-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Jun 22 18:53:01 2021
-- Host        : avanpc running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.gen/sources_1/bd/design_1/ip/design_1_dfx_axi_shutdown_man_0_0/design_1_dfx_axi_shutdown_man_0_0_sim_netlist.vhdl
-- Design      : design_1_dfx_axi_shutdown_man_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair178";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair180";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair156";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair141";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair143";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair164";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair131";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair133";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair119";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair121";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair106";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair108";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair25";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair27";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair17";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair166";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair154";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair179";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair182";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair158";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair142";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair145";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair132";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair135";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair120";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair165";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair123";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair107";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair110";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair26";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair29";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair16";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair19";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair6";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair168";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair155";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair146";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair124";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair30";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair7";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair169";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 88;
end design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 85;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(85 downto 1) <= \^doutb\(85 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 88;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 85;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 88;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 85;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(85 downto 1) <= \^doutb\(85 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 88;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 85;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 148;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_n_4\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[138]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[139]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[140]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[141]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[142]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[143]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[144]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 139;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 140;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 145;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(145) <= \<const0>\;
  doutb(144 downto 0) <= \^doutb\(144 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(138),
      Q => \gen_rd_b.doutb_reg\(138),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(139),
      Q => \gen_rd_b.doutb_reg\(139),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(140),
      Q => \gen_rd_b.doutb_reg\(140),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(141),
      Q => \gen_rd_b.doutb_reg\(141),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(142),
      Q => \gen_rd_b.doutb_reg\(142),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(143),
      Q => \gen_rd_b.doutb_reg\(143),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(144),
      Q => \gen_rd_b.doutb_reg\(144),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => \^doutb\(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => \^doutb\(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => \^doutb\(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => \^doutb\(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => \^doutb\(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => \^doutb\(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => \^doutb\(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => \^doutb\(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => \^doutb\(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => \^doutb\(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => \^doutb\(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => \^doutb\(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => \^doutb\(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => \^doutb\(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => \^doutb\(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => \^doutb\(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => \^doutb\(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => \^doutb\(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => \^doutb\(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => \^doutb\(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => \^doutb\(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => \^doutb\(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => \^doutb\(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => \^doutb\(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => \^doutb\(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => \^doutb\(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => \^doutb\(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => \^doutb\(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => \^doutb\(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => \^doutb\(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => \^doutb\(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => \^doutb\(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => \^doutb\(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => \^doutb\(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => \^doutb\(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => \^doutb\(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => \^doutb\(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => \^doutb\(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(138),
      Q => \^doutb\(138),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(139),
      Q => \^doutb\(139),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(140),
      Q => \^doutb\(140),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(141),
      Q => \^doutb\(141),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(142),
      Q => \^doutb\(142),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(143),
      Q => \^doutb\(143),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(144),
      Q => \^doutb\(144),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => \^doutb\(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => \^doutb\(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => \^doutb\(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => \^doutb\(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => \^doutb\(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => \^doutb\(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => \^doutb\(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => \^doutb\(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => \^doutb\(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => \^doutb\(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => \^doutb\(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => \^doutb\(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => \^doutb\(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => \^doutb\(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => dina(139 downto 138),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(139 downto 138),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(141 downto 140),
      DIB(1 downto 0) => dina(143 downto 142),
      DIC(1 downto 0) => dina(145 downto 144),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(141 downto 140),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(143 downto 142),
      DOC(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_n_4\,
      DOC(0) => \gen_rd_b.doutb_reg0\(144),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 148;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[138]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[139]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[140]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[141]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[142]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[143]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[144]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[145]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 139;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 140;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 145;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(138),
      Q => \gen_rd_b.doutb_reg\(138),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(139),
      Q => \gen_rd_b.doutb_reg\(139),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(140),
      Q => \gen_rd_b.doutb_reg\(140),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(141),
      Q => \gen_rd_b.doutb_reg\(141),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(142),
      Q => \gen_rd_b.doutb_reg\(142),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(143),
      Q => \gen_rd_b.doutb_reg\(143),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(144),
      Q => \gen_rd_b.doutb_reg\(144),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(145),
      Q => \gen_rd_b.doutb_reg\(145),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => doutb(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => doutb(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => doutb(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => doutb(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => doutb(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => doutb(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => doutb(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => doutb(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => doutb(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => doutb(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => doutb(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => doutb(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => doutb(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => doutb(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => doutb(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => doutb(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => doutb(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => doutb(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => doutb(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => doutb(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => doutb(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => doutb(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => doutb(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => doutb(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => doutb(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => doutb(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => doutb(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => doutb(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => doutb(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => doutb(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => doutb(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => doutb(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => doutb(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => doutb(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => doutb(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => doutb(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => doutb(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => doutb(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(138),
      Q => doutb(138),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(139),
      Q => doutb(139),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(140),
      Q => doutb(140),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(141),
      Q => doutb(141),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(142),
      Q => doutb(142),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(143),
      Q => doutb(143),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(144),
      Q => doutb(144),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(145),
      Q => doutb(145),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => doutb(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => doutb(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => doutb(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => doutb(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => doutb(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => doutb(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => doutb(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => doutb(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => doutb(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => doutb(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => doutb(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => doutb(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => doutb(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => doutb(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => dina(139 downto 138),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(139 downto 138),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(141 downto 140),
      DIB(1 downto 0) => dina(143 downto 142),
      DIC(1) => '0',
      DIC(0) => dina(144),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(141 downto 140),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(143 downto 142),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(145 downto 144),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 12;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_n_9\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7 downto 0) <= \^doutb\(7 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1),
      DOE(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_n_9\,
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 12;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7 downto 0) <= \^doutb\(7 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 140;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_n_11\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 137;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(137) <= \^doutb\(137);
  doutb(136) <= \<const0>\;
  doutb(135 downto 0) <= \^doutb\(135 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => \^doutb\(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => \^doutb\(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => \^doutb\(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => \^doutb\(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => \^doutb\(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => \^doutb\(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => \^doutb\(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => \^doutb\(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => \^doutb\(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => \^doutb\(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => \^doutb\(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => \^doutb\(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => \^doutb\(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => \^doutb\(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => \^doutb\(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => \^doutb\(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => \^doutb\(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => \^doutb\(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => \^doutb\(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => \^doutb\(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => \^doutb\(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => \^doutb\(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => \^doutb\(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => \^doutb\(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => \^doutb\(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => \^doutb\(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => \^doutb\(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => \^doutb\(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => \^doutb\(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => \^doutb\(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => \^doutb\(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => \^doutb\(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => \^doutb\(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => \^doutb\(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => \^doutb\(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => \^doutb\(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => \^doutb\(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => \^doutb\(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => \^doutb\(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => \^doutb\(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => \^doutb\(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => \^doutb\(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => \^doutb\(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => \^doutb\(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => \^doutb\(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => \^doutb\(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => \^doutb\(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => \^doutb\(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => \^doutb\(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => \^doutb\(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => \^doutb\(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1) => \gen_rd_b.doutb_reg0\(137),
      DOF(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_n_11\,
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 140;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 137;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => doutb(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => doutb(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => doutb(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => doutb(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => doutb(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => doutb(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => doutb(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => doutb(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => doutb(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => doutb(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => doutb(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => doutb(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => doutb(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => doutb(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => doutb(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => doutb(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => doutb(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => doutb(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => doutb(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => doutb(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => doutb(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => doutb(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => doutb(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => doutb(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => doutb(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => doutb(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => doutb(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => doutb(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => doutb(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => doutb(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => doutb(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => doutb(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => doutb(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => doutb(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => doutb(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => doutb(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => doutb(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => doutb(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => doutb(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => doutb(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => doutb(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => doutb(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => doutb(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => doutb(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => doutb(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => doutb(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => doutb(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => doutb(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => doutb(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => doutb(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => doutb(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => doutb(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1) => dina(137),
      DIF(0) => '0',
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1376;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 86;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair21";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair20";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair20";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(85 downto 1) <= \^dout\(85 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(85 downto 0) => din(85 downto 0),
      dinb(85 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(85 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(85 downto 0),
      doutb(85 downto 1) => \^dout\(85 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1376;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 86;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair126";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair125";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair125";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(85 downto 0) => din(85 downto 0),
      dinb(85 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(85 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(85 downto 0),
      doutb(85 downto 0) => dout(85 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1376;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 86;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair137";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair136";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair136";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(85 downto 1) <= \^dout\(85 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(85 downto 0) => din(85 downto 0),
      dinb(85 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(85 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(85 downto 0),
      doutb(85 downto 1) => \^dout\(85 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1376;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 86;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair8";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair8";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(85 downto 0) => din(85 downto 0),
      dinb(85 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(85 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(85 downto 0),
      doutb(85 downto 0) => dout(85 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 to 145 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair160";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair159";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair159";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(145) <= \<const0>\;
  dout(144 downto 0) <= \^dout\(144 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(145 downto 0) => din(145 downto 0),
      dinb(145 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(145 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(145 downto 0),
      doutb(145) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(145),
      doutb(144 downto 0) => \^dout\(144 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair148";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair147";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair147";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(145) => '0',
      dina(144 downto 0) => din(144 downto 0),
      dinb(145 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(145 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(145 downto 0),
      doutb(145 downto 0) => dout(145 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair184";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair183";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair183";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8) => '0',
      dina(7 downto 0) => din(7 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(8),
      doutb(7 downto 0) => \^dout\(7 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair171";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair170";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair170";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8) => '0',
      dina(7 downto 0) => din(7 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(8),
      doutb(7 downto 0) => \^dout\(7 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 138;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 136 to 136 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair112";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair111";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair111";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(137) <= \^dout\(137);
  dout(136) <= \<const0>\;
  dout(135 downto 0) <= \^dout\(135 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(137 downto 0) => din(137 downto 0),
      dinb(137 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(137 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(137 downto 0),
      doutb(137) => \^dout\(137),
      doutb(136) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(136),
      doutb(135 downto 0) => \^dout\(135 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 138;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair32";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair31";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair31";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(137) => din(137),
      dina(136) => '0',
      dina(135 downto 0) => din(135 downto 0),
      dinb(137 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(137 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(137 downto 0),
      doutb(137 downto 0) => dout(137 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 86;
  attribute READ_MODE : string;
  attribute READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "soft";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1376;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(85 downto 1) <= \^dout\(85 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(85 downto 0) => din(85 downto 0),
      dout(85 downto 1) => \^dout\(85 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 86;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1376;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(85 downto 0) => din(85 downto 0),
      dout(85 downto 0) => dout(85 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 86;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1376;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(85 downto 1) <= \^dout\(85 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(85 downto 0) => din(85 downto 0),
      dout(85 downto 1) => \^dout\(85 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 86;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1376;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(85 downto 0) => din(85 downto 0),
      dout(85 downto 0) => dout(85 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 146;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 145 to 145 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2336;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(145) <= \<const0>\;
  dout(144 downto 0) <= \^dout\(144 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(145 downto 0) => din(145 downto 0),
      dout(145) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(145),
      dout(144 downto 0) => \^dout\(144 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 146;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2336;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(145) => '0',
      din(144 downto 0) => din(144 downto 0),
      dout(145 downto 0) => dout(145 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8) => '0',
      din(7 downto 0) => din(7 downto 0),
      dout(8) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(8),
      dout(7 downto 0) => \^dout\(7 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8) => '0',
      din(7 downto 0) => din(7 downto 0),
      dout(8) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(8),
      dout(7 downto 0) => \^dout\(7 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 138;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 136 to 136 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(137) <= \^dout\(137);
  dout(136) <= \<const0>\;
  dout(135 downto 0) <= \^dout\(135 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(137 downto 0) => din(137 downto 0),
      dout(137) => \^dout\(137),
      dout(136) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(136),
      dout(135 downto 0) => \^dout\(135 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 138;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(137) => din(137),
      din(136) => '0',
      din(135 downto 0) => din(135 downto 0),
      dout(137 downto 0) => dout(137 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Z+9RrY3WfRfCPZZ6AEZ5pkP4VuSeqQJJpd+HO30nWYTAIU+s23eRZKG2SURheVyDgDNvktbV0tUh
aV3v3wejAA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ZcFLuqLnxqc8UX0XB0pfnvbcLPpBlzqAB1yP3T7sNy9hw3PZ5dVu+3mKZC0dsz8pO3ikSlpTIXkD
aK6LVJbYNg6ys7eO4/qMxzN1pre6c7wJrsyZ4kj55T4Ja3keYJMnMA+JkPMq2dlu6DdLMcsG5AiN
N0pneJkz6Vi+ymtjUxo=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
drVFV0MFzym/jrWfXsSrJGtKRsUfnPy1jVA9lMMMUKcmarIChf0eNIkULMXtC240QmFMGtfat0Ca
8NdCoE2ze58hT1hAnVTy9BuNuKFiDzNmMtkDtynfh5XM5kfGg7btz5z6PZiSKGwSyfpg5Eg45T+e
cmTJaemIgY+DuP0nk8bZlu3x9HPQksNBaFc4fpdNbSk5ouFNEpUkBB5FO3AaehodIx0uUQE54QSM
OPUNw+sMZgrxywNHD60cEj+d5QsaL8AtkNxywzg++t2LK5ueswOuoiaedjfT81PGYaxCy0+HdJyQ
eEpLRtnbgDLljQU5/pKZMeWaQ6SkEKNOJCS0vQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Icdk1t2tx7MW24xf4cVQN8r3LG/BGsFth7PYoDfmhT833puwuFD4sIncNvFIaDntBs5El16HK1i6
ilmiSEbBRQgGR+7NaIK1hFoYot4x6llxfeGhLtzbGFURh/cdL8duVx9AoURGS+ngsL9FiocfdrR4
entvK2mCgHodB6Bp0bRgyrKj2D9g+R6oubaa4xPbEDjJUIRDM7BxUUEp3AUUkXzVFL3F+Fr24f4G
Jaa5JBGrKHUPm6M36ETFwGI+1/uQ5VDY2YsRavCbrt06eQbtDXJ1fNy1mjyE0SvdM4UfKtrlg4eJ
K5NIhT6NDsYY5e1KEvTYjkrFVWbAlAeE3B17hQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
URTCn5+8/DIfDLcJuvfi0HIx8Rw94eupar5QjSgrB6VQzCqTF4pqNPecWzfL345e6JQrhLh8jIrr
zf3EOb8TQICBaGo/APLhoWkcGZrK6dBSXXc96Zf2B5d9SFXucwADEZ1KZzzhqJe4Ye7Kt89tmpNN
YJxKzAhVhT21YeRQnJI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
bKmtryQgQBwIrXnymmejllLqyFFUWKfD/sa3MrF+UW7LgTmsoqhyNq2ypUUb3E9dJeUaPUWyiSpP
/RfMNoV32D1dHo1d1JfU6OGsIUEcyTw1Yc5t5Jlr19BQLsd9KSc06DcBomeG3tMLhUTcTseHrlUa
ljMjFCC07TVqZjzheu8qMx/yqsEL4mBQPKJPMTWyvdYoNmhITao10Q+XwQV2jZEfJVlmRR8dvQeH
9S3ZT2vgNd3IlEc7n/8K2jTtTvRfwhBP8g/Vme2wpSnThGwhepgKj4qR62Bx+CIO2dyh/mfvExDn
01Fo6MSnHf6/ADQshkawztadzAri/DkmdZwf8A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tPE1N6vDflo/sxQOlDerOxf1q3Y1qlPYNRL8Xil1og/R8s4PaFW3PTKV6WMhnjrREDY1feVl9BoZ
kGe7FY7rF6sTEtvEuWRJVYD6m3aNIX3OGZ0txfYwKHPM5sMRUG1gOvblzgRbNId6ncyE9IYV7Y61
SO8sVq9kBBroKCS+DII+1I9N5KY6eaORsf16l9lFRFWr9mxZLDwJTY8F1IPP9ZBdyGMIEluAgJ9Z
RMUX2cEg8R4r+S19qfJnggWjIL2OJvUQOSJeqEXNVSXKbFCPz2T5ZNnC/2ExfQeQmzknruiioxZ7
kfl4nk8zAxL9iICOMMxcxOS75t+TT7GnZbHn5A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hvW2ASnvfE0uIwH0j1mdA2GFJ0Tcuj7FACWUllu0lW0QP/ZvPd763LBKNWBiZiofjD/aIgU61Wqt
CBnXbJ+67Va0yPwU28LuFMeAP4sXQF4nK0LzZJaGKqv6hHbOM02aygU1NGFAjAUxQqI2SRBdtCZE
7a8zc/LWU8IpKeooP7CVuXGYXK4HbgpWXyoAE5ZdoQem6wESvHgcGxaT1vIHdPxdnIn1gwqpPJ/J
3Kj/QQYGfPIJff0xCCuZ3ysSLsWjrZ0fCzprmipVvIkcLOgbRpd1ALUCJuQ8zFhlweUXll99chEi
qIqkR1gdf5aH3sBDx1MaogNus+j6jQ6MVZdU3Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kJgIH/1VXUIQCY/XuSqS9/1/WIwuTyFpKBrg088WVD4eUIMQGHYAO8XiHD75dQnQYcE3KCcaQFIW
/SUUDG3JPSkDQVY93DQUIUNioHSghgJ0t7DHRHFKyqlu4rSql3halUGBq4gPgb/p0ySD8z6CaONA
02nLeTqgUdc7p/HbrSDiUatQOfGZMP38u59dB3NQFscUXMpUohMk25JZrZNf8ArL4rpYCOaoInHD
Rq4MEmM4T4dA2UsrHbnuMeO7HAQG+IGUyoOpZN2dIbWlVaiI99dAW2AMJs73lcU3FKjArXel6b44
AAr52PKrUYEkymIAyL96VQ2SlxqQD+nFs7aDKA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 234048)
`protect data_block
0Dx4gvy57QIs1ZpsAXnAk9i/mgHoM6v+NjEE3k0/DD0bO9RjiqpAzuouk8ektWfqdhZezgeZnT4Q
EaZt5BnT7NCYVMHMBleYL6hH46isvXEoljQj0/tbSey/ynGWZ+Bx3FG9C1TKP1t6zckaKBBPAjc+
FuDBUGcSiWZD+EQilLD6lPWozu8JmwakmshfSCN58Qkm8emQgGnRD04AW4DeYLx0mK46y3LJay95
QZckBeoN6kaDHIuv79AIxwH4qzWR3ecY6zvZXdCs+1RZWYxgWH0/NZVEGAMDc+tOD0CaOZU2N2Rb
UvVXvbRROkJt/E6JptmMZ6K/ASTUNeNEX7MV7+2fb0EwUOrfsABKGlXrTNpRq6EpAyUYBXnY3xi4
BBudTKcqXLyH58f0aR3O3LxMF5s29eOO6uRrWzckSstrofn/oPn6rDFiTfWO81/WMlbcOqZrZJgM
0nF6MQ715uWcw3UCTlo0XBk5WjLXLRHjWA/GI5GpzYcjQPAXpVblHxcvGaGoNMxfJRrJ7NOSwTw5
fuzHUJXBTGOExFoo4B0gxN9XVnEcRfYw6i0jNM28hvAnudLmE8W3p/HH+tpKWH2wevu6HCzva6x+
4oe1U83I9eWj4XUk4J/buOiTT0wUoWAABtIQaz5VPl2Drax45F1EmtHyXMExZGB/PsFx24MuOyaV
ifjf+YOIjH4fdlG0DmF4eyWlD/9En9wwRhQySVHh5yCeqjf4DJdS9G9l3Ni/XCcm22DQXPCpwqne
QijSBW2IIZ5UHMlGAP/HLpiXFqou5LefRfvVrK+17+erLUEJtY1ew2RfYOGy4BLwidSJlx+gl6MZ
lh+5KcnmKneuY4tCHPAL0QWeFb1u9oNcFkJ0omFSqmqSQTL3TcElVqd9N/YDN5sxsKG46UevElFt
K10sLAHeQhouHEGOfop1Y0LMypzcEy0bPFMOhHadb0ZT7CD17XoXYzfz14HktgdfcCfqow47sZvm
LaqN7BZ1CGcysA2zcDiGyIIjfkc0PixsPsUdbc/w0kaAtRe0W9U+lWUc33t5DHZVo0/2+uivIImh
T9kMOvlxXKHjxnMtlP9DSNPa3EJqOZpv4HDh0t26mSmd9cj6/XtMOk6GmEWxEYB93DBMEIt6o4Jt
fvkvbhDyhJic1rLWz40VT8rk4uzLTxaqgHobWlYXwpkbe1vSO5phnkdVVPjMumvtRxONZ927wlNG
3vmbEcG5r6v8amLn8mhbFczHjaGEfG/kWN5SmRiaevblIqQc0TbITJgXYdhwhGalVEJC4hu4s/YX
245Uxx0KzW/QVxTtXmSycuOeGROgBWhDPhsYAwjFTfz0l5tA8TfkUDElFiGompvLdwnHEnfivfaB
7I2dfGyxq7VN2RQiRp8gEOVEEuuVzv5zgRoP2v2tmyQ/JgMVyyRrkfgSDV+M6TcP2nt5B2lM9Bz/
N9/igzh9C4ADjuxWkeFye664HAT6T5+t5GQORQeqF4A4owKCJia9a1tydRZ7G2kZBgj90FXH/1EI
5XJ2rEQgusl0FMfIIU29QVbuw9urIM7Z2cSy/Aq/RLa4wbPCE9c5XvS1ipE80jTMpRxMN3qsi7oO
UL5IYTsDNRGM7UVhsvRyShwJcs3z9ula1LYDxIPlLaH+fIwlHJsrvZP6XRX6UGN06csSu6dzs8Kl
6DqIJIN2fhJ8hK3A/G/fenbAezYJ6EXj6oQD/ONQk2nH5wWzvv7NOEjZ80GzIt7pgWYGINNsT9F8
6nraXxBLGNXp1xEQ4/PZqoirNM4nSyRVbES/HMsV7zj5JotawcastT6ZZWFLu6OJFBX6aFdatBqw
kTpP9uED1pAZYpYwW+0EfsHk0fcL5YLi8XUJ7QxtcHfUycEtit2c3UJaFqabNOLpPMY85gomScUz
9VYWeYZNDnidgqZPvYqVvZTeQi+aBr2ZBnvna9BWB+cTmAgq1IEF2vDRlL4m4xlei80l/ZIgqUpt
vhZfA+bV5ComPucZT6HSaRsVgN1pQ8nYOpw+rN0j2VLDD1VioIcr2HzEJVklqv5dUFrbbg1kD9n5
NOmmBq9kgPqP7o9X9HSKqvTf8yMi31oSKeV8BESeqmBQopptIaT0voNMIm3AaJBJ3RPrfWOjEKKX
P3HI+V76QbKMWiIMo12w2TDqRJHIBcb3UFpSmKL/0tTo9yW+P90SGXyXC1EyvNLDMvs9wBNPZPO1
zh/DfQj7XUmLlSYDYRcbySumJeAmKJgRkweEFAiF4J8o6LW384ejzaggGyCvPP3N/95OnD3oJT93
/ADGOiFZlZeJafupIya8IpApNOwFNlY67eQWNrPcZ3/mRrPQmdPwFORW+yGRKPScPVU+kjFWIlA4
Msdi+AflF7ujN1aFSPHEEhnA0Kw21S0u6RCLdKLSbrELu5+bL1KFVG10oS+bDa4pBLVtXab9/nQC
jp7wIhWAeFGEidEuhn4yD+RhAC/znqthwkqHBkfPo/VCHcEPJjE4HNn4gxHR47/31KM+K5/t9iDM
+HXNM2p6q9vuLYQiRMMYtgeX8h+kR4+2x3EAQjyzvqmR6y3kjKJ0HPsfqWNmkhxaO+0bNDaHaFXJ
eTZULZriyCwSxlysHpVcCPxUGsU2Ta16iUwHVBp1RW9YZZk6pFV22714sHJOHI9JKLdCuhndPIhs
wJ4kHL4GkECvtQviQzgchSjls23JVjN26rLj/gEKhPl+ZsWX6aSPJlK+1Ek3hlBQpT88BznAr72G
bizeBmwiA0d4IxHqvTq16uEMM34o5gujmgNk/cUf/8klMr3GAwLf7cLyKYUbrrEjm8/QPyxtgN45
de8xkiWv1TQbRXhRA0EppAdGbzRBpMz2nPcsCaCrbIh6ZTbb3S0P7TDxV7OwcP+RGzTFbJsOXeG4
mHy1uyuQZ0pSNietynGH546aeMbmsJ5xGOt3N5aiCJUDzbf7Ir7axDRVTlio7w67Xymk9hdzrpIb
XuGcjqbi22TTDOiZWHoZZCl8evVqUphJLJlyTFvT1qJDPMuL9jaSAq/WWD8ZeKMtJrPNQ/EjytF4
ijc1DXLXyx2Cs3lQHop3zqqB3y76UCvznPO4vaOZZFDfOuh0N0eBPl/y45ukn6UsS6T6Sn2Ud/z5
C2Ng0BKpsg//niMhPlviNe/LHzaz54SUgKrvgvhITNxsHarov0d8svsd0lTJp3csbZeCaMZ/0uKm
PmI1HhBWckHf6/4s34R5wo8FlMJ/h8CHCN1Ffyh0h4GxOOYq/jZd3xvi0mVB5NflQsC6Oy2dHwOG
esBVx3dKl4ZVXCS+GsT+XWpLiNm4v6MKjOscqHC7/mNEoYHKck6PAwkdlKB3wMFgymrJkC3ZJ4qQ
T+HvT4Hk0osNOEmnaSWxvBHc5OyoDMLcwghGan/2Uvh988zCh2Pb8wFhAlMbKXyTD6216eahbcvU
wga6txK4QI07xNfB3dyGzVmGzzY5NIOhdw1/3s8At3eKU0f5qZyVR4sL3ouG0IMzd7b0YL9a1mlX
s8B2NxH+CQDhYFa9FxKHAoC38MqgLhP1uO/0upvMl+yEQRn03/Sfbri7PpELgkS8/qy6q7HoiTST
JUK7CrfLiPnSQGwcuY9H4Fs2Y14NmpR0AirThMwVILMt5qda9AdOOf9y5QPSWBVHAzLQMcRT2Te+
FsKyvr5lhJoiKXikwZmHjOACAe6WPe5C/Oj7uV4q2zhbV1EojwvJOprrc1KD9IHkSXRdp1HUe0MA
uUwGX8E4qq/i29dvT1eWK/56bzk28v4tFSaTq68Vr8bCHzN68K8V/WnZqthg2YVXDWyZSDAA5EtX
t2oGLM6q5mu0B5I6W5L1EnXpjxaWZePmeRK57VeW7VWbZ8mbM57VJxr859wpmK3QDEumL3vKFAVg
rINQvZWmZ1SthQ83wczRRWbTgNtDf9eXlTjWQGsQxV2iDjB49spfelXoWahNN68YxCEKuA6miBtb
vhbmJnSLe5z4EagKyDB/VlSlUrVFXIdWhmXbPf50jT3Nk+rGiUPO7TbCicxPBtM69VOOhylyG92H
GhSeR6gu7sZZ2lkYEchuh+TcImgyWStoJqw2d7osnsThop3D7L/P2u/8nsNjZrRXmczArxrH3+cp
KLLQCgZPUjbPKZSjijU2jSQKHE5mbkfoS/qv4YzAmC3oNikPiui9PTAzgF8l6KvF2nuj86RtEnF2
GrmM27HkCAuqttvsB0yx1yaHfFGj5fXy/EC4KOhE/2+HjCNFicRzVytIiJXdn9aqtBc+wMfQa3df
7wJNx+Fk6trgp5mLwyCQsaDNpfMV7OQerUePlOYJlSBLNmy4c+UsIg1L3hePoa6VR/dMV9UFEpnm
iWNpNfMl/PIrZB/GGM2r0+v1r+bS1AWRMIPrp3NiSzPiEn+FeiOqOaSl15O57kQclhMsU4d1sM94
RGwLM7pl2yU8KGX71X7uEeVp9zstRa+zWwbvzgr2IE3XMAqm+3XNRuI7M7uDBQnhoBi5jELHRwpG
fbOjF96vTMcquY98O6vJN8tNIZf2zH+1YnbX/Td3Hg/qr/o9bBhuR0faPf0PO5OYOYsnjATwSLNW
sFolpUxVfsIQStaK6N6XYjg8H35pGwajUMWfAHqQ1swXsPUiHChtZo9OReAiKtf7covt/BSA4yTg
VUIL1KIenYnvmgR8J81PNicKfCYtM3uGi/rjs1UkMqsK6l72W6yOGJOC2LttsWSD2fZh7j3Vf2Zk
aEiCVyYb7pjFvkFdy0Kyi0sbjvKXMniNPi5u4pdvWhyz7KAyqvb5nsKDiDHxvrWHa3pxRd62Vfb0
DL10Y2uN5ufrT7X6/l88kQ/l3CmZ7BKyDemUnEKEpxGb3YFOxSn9iQThyTPZP46AZjCGW0Lv3lrW
Ig1xUH4e9PA4VK2cq9oZT/QKUYX4HUwiVtVoBc1Pv8d2MqRDIIGv0P054xdhSI7KSpE5hSgZazGX
GKGPVbzmRXsB3CXpqbVSWRv/e5bOpNunFIAt/LYI+ueDOfFeFE0XxU6tJP4Si6cSbt/R7+026N+W
EIvy8T6TeH//ojnkifR+RwqZNRrMUG0MbHABM+oR5lk0CvfNyH58p3Ne6Y1+n1XByumPER880Ls4
FoXeLHsBmcn6ToJXVMmqtZY7DXlADSv/7ik+r9URMAaoXrbU/pXisGLu9AnXlcMsdguSG2xTaHGr
QXv0Mrx/rRYGqSU9Dn2pLRM6ENvWK2xR6qM/jkUfpyh94z/eJ13/hAZATbA2kl1e2gDfvyalYPXm
ZhiTgVjrl7VCWmr/DeNWPX1FLaYbKJ07rPa1imGy7GSHDpjzB4fE8LrdkqrW+RU6mj4vqOLApq/Z
hU5d/pyodiTDq0wOPtKS8Evk3hFzGkLDaDFLUQNPHe3p0KpgLH/Ku2w6OGX0LmpAiGiIZKaAwXO3
Z8RaV2fVrd6jZTtZr7QMLxtZjrMIYdipq9lnwMg47wuAZCOVr5sMdLHaSNqMjgL19x8cX9th/NkU
wJJ5Hv+lBqnYno6HN7QZxhnM0E2QHECW5xZx9txkCPvrmQhjKwDJ867LEtl1niNEVVeCa+mB2p5k
HzOyA0dt4ADeautqDQskx4BJ9A2lOsdTNb8jCKdkOXofodVUVmX9Zhn1atJyldimV7a218NhuvFE
cvGdhaqaXdaWL1FjQjF98PCTqVURf46NdF+TZHD26gtrxJ3ZCB64R/OWEqM3mcI1bWv9UuUyeYcb
Ms3bejJq4gKFNNp2tSF0mxv+JemTKzkAK5nB2bYc9W/2vWvqeDVKHgMSbh0L+NZ1EniSUlf7tzLC
ht7MTIUKHHYAxC2vf5NFRi3IF8fpaMPNe7Vh5jG8zg772QnsmrK/xSYuvItrYjSv0111jgk3xt8L
w0ieo0AYZkDCDx3D+yeXYYC8YcwkbztaVCwBAq4ElHOFI8Jt8oJplaO7yJpKz09wbToosRFBeQ9A
kWNyYA3FzqP6YYUA39BMHPrDcGwFCHg1UigpqFruaNp29q1VRV8CQLxkC0RGDUDznxDy4/tKqp/U
5BiIRBjU8soSOHI1GHj0XviHygp896gurOd1jT2fOo3oKI/zJW4eB6Yy5H+2Tqkl3rV8QEGizqR7
AoGNSwd3buGaeHXVUl5UC+w1KErCoHvyLM0rwK5cgV67PEE2v7LcVKm/tlh21W+Ifqnr/t7Rhka1
3dR/UclLuIJkhHx3qPz7rBf1r9vrlT5QhAY2o867ezzocvwnFcqGeKiB9yNjmAfkoKR3dx4V3Vsk
xA3p11gBn9N/OyjNZ2TnG+G4LJSa48IDkx8WEC4RTf1TKzAqkbshxRyZxnNY+IGgKUxvFbhAeVxl
VTLaT6I3M1o/2wopaX8YBVvkk/4w9gdfjXTgv0tTeJA4w1HLg7mJm/PatFeNPKGChE76N+1oUAF/
a2Gloic9wYKZ1pvDI5AxQ3eQSaGPa3gr15Ksx2TmT94LmYPJWzkitfnLxoEWmmesaNHBb06oPSU5
Ybes9WRFsb/oIzdgz+3JFRypSA79rMOLyxsK9+kPsIuNWMH4rcjnD150cdUaeq+15QCDDhzNMZH1
AI8P80SUYe2AL7iWZeKGucK1tr7HNAte/5YrZPoW++et0UBWcGUzZRn7sGPU8iyBtGC7UPYF6PRo
OvpjlkYq4Go9j6gGYgItxE2mTht+l18oIdQh+3vKbbahnLY07aY6GjpzcOaw+kGC+dFAcYqhGHgz
CrrYyTUfkTtfWOyzerJBDXDu3xAvXIAvxIkapQCKVxIpsvgXF2QsIH0tMC6DUXIZi+Z1dU1f+g7J
M2/hB7mW6w6Ixv1RwJyQ0u1DPIdgokHWEHBz2kT1PdoOQ5dpfHSaJ+99vQ8xa0OGrafsPW2nKflK
z1leJvwLvN1ruZKv8SQMiKx0Gfcb6cPmVeb13YTtdVQOsT4XTSbvzgK8XzrNw7DXxbJkeDSHe/Gh
u/Y30O/2BuhbY3wEfkXg6XOQiJ7w4pX2XZYuYGrfKfOcQ0dK256+cvgnC/WjlySDnDQrX/NQu5gA
1RHWUpFc0INQjse0vNS5Wu+KJp/BiZ8lPDbtg//xfCjgiuCLn5nOuoPaYqQx5edPuZdJo9Y+w1JS
KZT8HJXqBDZGLfGQv63aggWoy6/eRfRXr206kMg2JIc7aqPBn5ipXxxP8EMt1Ru9hSNj6Uvwj022
ODm1HJ9N/7spCselJn3VejaJZNdiaYFlpYtzaN25x8MTCFCUT7N8k8w2fszbSQXkn/l5m2d1S7Or
k7YtP/gXA/be+ha/o2a+PEJ59bdU10bhoPVh3Vnyvw7Dtkwlmdri47/iIcFeoCWziIuPy92BVyut
uZqWAZTYfIyJN5KisD2LZhFqDnX5ZlqDGYCogwDw+SJ5qOk+0otr8SmHq72965NiC7zk66KrnqZw
U/rorK4ZHGaklG402bxX19Y59t3V5SjkcvkGGyp0CxKfVp7/nEXxMkOuQpxRPzOxXbxsftELlfoY
0hkb9ExOdFxZFZsASWuIR5D+pkrzALLFita6IZhSM5AIMTW+Mc3FDgMBHOpCpSiCpKUFn8tEINSe
ojvqy9kpfXdhze5GV57uZMjzpz/od+bhcAAE8YkXpMDyqtxBnEqOqTjqeeQGCNhhQnqdkpL8J2jy
qHMWzV9249DPynOKQPgJkNtjkfPkqWZHSdolSXk0x1Q4kH2sRs/eXnprKBXFI/NuVJa0EvucuMIH
QdhrGeBI5iMVHcbdPwHR19wRnS4jmSsep3Sk5X0E82KXyCEyPyHEZZppefaCWFAkob9Bx1o8GLYJ
HFUISjvuE3YFHI3ikGwP9Kx4svxszMDrxYS12C0WzfHjafxeilYY2bbzoLpvVsx5NjGFlE0yqnOG
mBnKXYktdaZPN4PwNjuhKBnTwESwg4x5zaQp56bWo9YOzKFft29Wav0aOdbvP+a5gYPmOOiEITLh
3NiesQPHf8/ly6hwp7Fti7EQKb4TVq/+viMIUwn8OsA3/wwwR/QcHqDRZQQYxC3yWnbiwwo6qdxM
7y4kgd+yu8SJy22zu/K2fGu5UUdF65KId8HjN1+NX+lB1VJpcbAQnIwYc/b46zCYa1b+RLo/zToW
7BbiHHRDZoXGUslhHkLH/Lwocb9jX9A78ggnue3wsEuIA2Jma6KY5lL1lNhaFgEQ9IYY+kSZzOl4
3CAQfR7htUqea+jKgP9vknT4ysc47VbOqdE3ub3bYXqftf+hp9cSEehUaCQ/PzCPGaUh8g13QH5y
zn32gZOjFgGzKH1O6XdZGB/5ZL7nq34b42zlpof9k59ZAIldzVpDvkwyMT4tw/12C8Ip6ePnarEI
TakRFkFwDsNTumRHfbWvztpjau+3O8dgtqG7/uys4CO1zPE1W16OoCALStawzGgJFN9vg9zYb7rO
7PawIX2zb7KAC+9rxj0UoLDSIicnEjvej8TpN7pAjl6FpRdvLJytT3ZsIYSLSqfCPwFhtwfxV1a2
aB6+7PpuHetfilhXDXFGg8zHOiYmkplIHvLLKH9830OdgLiNuh69PNYSfNRsteostRmcUT3JJNts
hJc22OwSsot2n+RJQPNwJwmsPiSjO92kc37v0k4b8//7eBrNQNTYz3aDDjABQTmrFfxst+n/GDmh
YQwqTy4o1MmuCjH5DaOZ3jmJo4GO0wipUB6DrUUCedBsLSiblzq8gSVl5qxg9y9X8dT8/P2Wm3lQ
1YD8Cbdr+kIO7sWhaCuJQLcl+p4PcoEhBTGWhs/uCstBdr5QQ3cJranmxDI6AATfXj5/CFnZM0gq
TIDFRqQmykKxNbIF28OSWW8Pjx+DbeCk3j3y8JiOGna8WuFjsv9fUeirRID8/42m2Pk5l3L4eLcI
R7JhnAq1GI12MZdekdJIc7htwDjeZI5pkrRFsyp+HxzKWLFeO1dQN5JJLrNQVkkc2QnK1Fqt/zAA
6wKZfF8bamAkS7XufXYbQjVEZ+sFdu7WrY/FS2aamvq9ur7Jz/pMqHPV0FcWFZRIfoQK6PXPWffG
fkaYiwSUtYYTwGiYuQvjxes0CGpPdn3SE2ynLQXJFn5DK9Cn6znibvDQzy8JWYtop09Knf5fVta0
xc+2a72dYFn1u0h1BcG32yxVDHV5YUJQZ0qJA/BiERDvYXzOuqIx0PjssZ3mc67p3wXazkB6fLc+
m5HtqhrLYRn3bUzKkvB0HUMBJ4hFuCXIYSMSgwvWx5PE9jzg95PgGlaiAFOEhbGqwGuR6OfrP0l+
vvsZFoWwJsGDNS8wK+QL/U3TIHsXew/wadcjKHVSKDTS4x5f7PIX+h+Kji56rl0jkO6inh386Gh6
eUSoHxj9t7SqmteRr0+clQ/86RLZXcCg8mk8jxRh/PF8qRHq0PvbzyPhMmxmYdiYw00hEacjqdhl
8+YESryaQJv1mCswMsXmWPFZJprheBAVWUaXEtrAsUi/N4CVSEmRekSILQSgIkeYAVWZLblFjSPI
Zue9doIayzZ+HGb2V5Ewu132VOnsMSdcYXLB78v3tOfiOxgrXuacyG1s/a5SMKrIJXrf6ACXlm5X
x1dcyAFm0hJ9n0o6YUNZDmy1wIpur7x0WNWv25Go3GtFZgUdncI5W3+ydcqXdmXkM689fyKJZMUb
pnRjzqlOK5NtCoVPDDcCxD7XcN6cVonV7ZPuTegO5IQ41KgLTFP1w9+m/ZpVKPhrQIGDsteqyZR9
F7hc/TuaVXShyOZryVhFHOJpAdsq7/dey4pE2J3hNjREXO3f4MPBk+9Whr20T8GTFIBNBpWM0+wf
zLY+xD/ycn74H052hjf0PelHQ4fhfdUjNQYzh4sZ93EVMsJsVQ68vDqHevLAkGFI53fU85CAQEGI
SRfBOE0ito9W+HUT9o4K2UrcJHw+0eJIEWJ6Zxp1tdsHoH4ihczMK/MyB2fLN46LD6VHe1bKB7uN
m4CXtNkDT3YFCknD0DwcKJWNAxkIxFaR91JDefjsWrHx+GPUT0DWyFrvYRu0GCUJCJdBRz/ujbeJ
eS/BzCgMeTBWGysbJOBC+SytjDNlJOJts4nYrKaJvPBX3hiD1Q5xR3T7qby88t9kBIQvfXIFUtOA
Lk0u063ypZIBEixPowG/AZov9YRaIf0NgVq1XUmFsyVzjqKePBhUuqtwnnVHJ6pHJgx0gHJS3/Ez
TxCKHNF6XM/rACNC/6qvWer51yBSCI7U36rVoJblUFGnEBMUG7ONCl32pYTqqcraYnO6j6DpblGA
nb6DqJeIn+iSzXv/LHx7zaFvyIZWVtluZA3cmfGNu8lgsnL091bFBb7BqCwmKXg4wfXl0ZF+2y3t
Kxl9kft1bR79POikEWmt4tLfu/u7isde/dzFPUleBLN1xl4eDsRoWnJ+JdNd0GNKWQU4DiSdEgeu
qxTRS+Sf+FnpGyhpZUsKVIGkc/0UfwmM92MC1nQBrhZWDxhfgmthnhK3XIqUhKwTsYGJZ77viBhi
vrIHi7UfXKlY1j2wSQQ5xm2qzHYSkU9UO+EZGRuF9Tzu41hN+9NHzR53nyUNkphZZU9XYV5vvc74
1EjS2HChEY+3go65wPN6CmruPzWhB+BKiuuWQLx3UZUZGy6ticQmdZ0MIg33wrKjwJZrS7/yh54q
5+IQNOEba6eGFkc7rZh4L3pPPnKT+esi6fT9Wwuff31tWjUUetwePSVPK5CkdhdcC8FldE3m1a46
8G3OgkB/9E4RVfUlCv1uv6nk50dz0ly9ULMEdJLJkRhEjzcyP3Zq+1ebVVE5/jk7x0FVMRqA93wf
sNypjihltBOiNrZ0S1onXdJXMHiMBwGiSMgTV6nV9zllhBgE/QT2dqvAAqTg0jGSMLxYYjYdwBvP
5hdzmOYVHEsYEbNpF/Mqt6/fPZqNtQ7yD7WUqo+T4bIWOrkfZiiUNg2OyyPrvb2nHmEu/yokA544
bFtKtmARj9hRd/jNWFw5niG1y+cWRTojnm5UfSrxg/t+8iX0BqF6ZbvgMu+Qqgqt67HEx/5rmJ+s
vvCDgGQNp+9J5tywszq5wseVmox8w79dGUOsRA8o3b9K7xXhJlrq91wDWYzUCGebi6p+2XiZaxNV
ljvZkmc4OvKinrI8+VHiNMI27QnKt5pausDkOsi2v8314uTu5ofvgAGElTmyETYm7DIbAsE23HV0
ado95idTVmyGKy4RMYS9rYvL1yPz6LoD9NzCyOm7W9/8tgtb+AMhIFidgXqf/kW7/+amd6/N4qnf
POGadteg2HY4XKMtXbgtJqH+UpFvUp+2jaSaUnF5B/A19mV7hSLdLRFqym3PiZQs7YAl/t2XgV+d
h0zgcDaOpz/Kkvka/6n1btCmsEVvkoPccRDe+5xRZKoyGtPJzW5Ls9MeZ/0tUb56zcAeEh2OzCrj
yYz20wI9s6w5TSmtEcXB+oDs4oW0XrTGCzwD3gbsdgE2frymPYgUKXh3zUMZB3fdSj/F3HZa3nvH
h3Spruuvc/QduvpPThz6cWF8T3FDNw2kyiLdo831EEVBEJLwwyVTM2ma1m5XBC9ozLK2TNV6Qod5
Ed6tCOBWtr0W1Z9wHQD8vgjzHo2SxP4Q6M5BFNC8SLoecLpvfjF1NOJC+e+g327/N+Xqu1f0ifnl
716EH3gEtkjaw4XSKP3GtDqGUzn5CsxzDC6YPLwU7MDe6TbapfPvlqBBvIIFAGUUf2/ioN92ryp6
jw9Hg1xaWzWyEBdv0BLJoZs0KAiTT2zZGnRgV/hduHbv8CxLOOAqk2FCSx5kO+q2x5WYzvKNnY1x
/cd6zje5IWv99Jy/G4vdbHX8Fd0GXxIQQQJOJLVI5omvROIGpF2aKCm+Jma7vt7Hn/8Soa+esbCG
28XdEgeEDSlar+7lxeWkD0TWqKq4ll/5lDi649ttd+sRZRfD97ee7WGYFIPnmV6bCwt+aFXiq1OF
+yRTXM1F9PIjycp9aCkokvyp2L6ips/kHvcW7jsr1sgXKhPEB2NUIPuugOfVkOrT3Eo9evIoruc5
XDkojDQLNlO3Z0BfsqsgAZRLyuZ+AHM31nV10asp7Rzfj4Qm7d9ewUZfKCPSXrVX/+n8+hSvUM6g
f4aGbzbLO2iG1mqkJT2jmBe1QgwHHbpaQtB9Vqsv+DSuWbaK1Drsfv7vyE9+QGNFzoS4BKmP3D7s
nnPY9iwyNKtZWbnzTx99fXnTIHFgYbfrsRk0NPDuBJg6DUefNvPqHly50/2VkN5+g8dv4RQgupt5
9Qw1MOU8lXte+VuCZ32LJ06OVRjwbFJJyv8ntpWM9pIXsoUbV8aOq6PjosBJFFEqyaLsa2KCVqJP
ZKzQo1FVvytUAH7883iW7099O1M5Rjc4wgjzmtt/EYm8L9sNJZHNbnz4tTUd6r7oDNu4Td0dSqm1
VAz8MKf8hY63InYG5aAF+rmjAupI9QHda0PXtsP2eqQhtGA2gFAIMtv4IoDM6+c3u89boAkh7qoU
ZrT5nRX0Z+ZYyRwR/WYPd5hCptScSJUJxoZhfpNBJcbW5a31j1PScen49Fvylr0wjdchKFAjpUo2
M9j/dcBb+kZr43D7gh6aUOWfyglq/dNTkaQuf0dnJZ75XYZmcdhDohC1C5cvx9J2rsjSH9JGa9EM
KKqIu2hwF1+MsbDf1gGSxTPXNG3F6e0M88xN4ptwLAaIqm/5hQ2oUOjA23mSM2Hpb3H4uMcTkBb4
Wo/RYwcSCoBfsQugOnc6WmWUgV1VfPoxsW4ikEoelPZTIgqcvSnyFvIyH0Fgz/eeI2nTh2KHqoWC
bomWGuC4eMH0Y1qf4FA6DgLAwu/PjUkm5q0y5R/jDl4nyp/FRCzGxyTBPoZ6TRpeT2qdeNJ4S1aP
GW358KOMF5OBOx+YmKdYgzcGcllWj6Mc5jGZRQRGjvg5WLlm5fDKkj7x339GBrNfkCU7cmb46cEL
e87LjYK/rgG3oAjHx6ZQDht/fnSnijJdn/1jYKqskEpAIPVCEeEBoRCR5eL3scOQOqYVGkW8GncT
HxF7VFpx05TDRZgdlw1WA40awY7kNBIg8VdMiOxKv/vQ+Y+aVaHo5nILSnF8ZfcujMRPfHBZgjNa
SW/3U2+R2Gr6Y2z9M7B8VVWbw225FispUeELtIUsDNwQ/JgM2GeZgE8CB3mrqCS1xQVRmJC67Vlq
vPEmJoV3gMw+ymi7a0+BSXFFupScvq6Ji2XK9FNJiO3NdEZcJxUm4yxHAl4kGUhQhqPjc133siPd
r1Hvo0tifYfYxXeuXvwPD1awnoTa3LqyWTs4HTjNGt3xE2eqWKccIupmx7hE5m8T7D1ho0g1SI6r
rOJBRfkU67J2SOFiUmQ1X12AqRJq30omWv+HjHeom0SVxb1Sx/te8OOghp9BALcHvPLteO8MIdYt
x1wPe/bZm0azew32r1bwP1Qai8wGuFnG4uajNuZGZYnc1FsewfJkloi905P2iK9pj2Tiuaiw1QLo
WzRQtPs6OY6WPSzpcWkvxQ1MOV4dn0sUB0MYryC+e43iYUsxKiTEmiF52EnxgNG0S4UwhRJlU2St
hX21a6vCvRWKBuUw+kkWq48PKdzt++NwSMmtP4QXo98rarcf838gMLkS2AKxLD/Awge6o0S6BzXX
F8vvjanTvZV6MyRUy6TBmLy7AkV0TQzs4yvA/cW3z4bYcsorsOhj/kUqk9kMXduKoPEC7Eha3ieE
b20NSFHos1iriAf5o/Hd7FMw1JgzBKUknXedKgCWP+fyctyQKPsknkJgRgCTcL+VyLm6ujAqan0g
2vK4VBHmtDi0qXOWOc6T0b4FAMJvflJTn06Dsc7OTmJyQpTqUdFxghNh7a7Zn7eKNSaA5T2WFsPv
kHshI64+P6Umg7TJto6xIe7kF52LywhFy2BoHaPJx+HIuwGI8S5mW/AzEd6ZGYJGuu1yXqalwxG2
5Ze6KtaApLK95+O0o+59IghZIPTN5l7emwQjYJL1tiqaPctje3lvCWitD53FY0qk1nYvJ8i+jf22
qTOTh1cO7l6f2sjQlNM+cg0og+8MJC6oPaUDOUC6JGuq7QRV3tPuSkWv61z146MdM1I8E4/5PH2I
Pr5X8RyO4mB5qvwEjwTX7qLvslmBokQHFBCdVJOZtEBJq/2lGk2yObNgmTwfhc+hhaElyqNBc7xo
h+lsiHO3tWM1TBqYXLto49SxKoElfl2M6OWX7vnrwyNP5jcZlTGywUNLEBBn4JzDvulcwsQF8rvp
+lVTjs1EbviuI+1Dj/yFfAYGPGrfrrszZYMJJlRIm7+6fbQJIwgmNbB1ykY9oBaqaUT91z0l/AYJ
5GRx05SNcUMlVh2s6LKD9Wm0tB0JNW2dkRxn9FlaQzhRxZzAoooUZ9BBNOxVbRXZjvZmeRvH0Pdd
Q1D1+fresUNGA9u9z0upPsbC8UIYkGVnaQ9GZM53PH876yT7cbxhUv1brfVkDOfG4wpssTErxLqm
PScbFjh6Tbf5bPwc419/UKDVJJ7avEyYGTJ3SBjD4PaNXiV0uVH/mqeHcEOUoQSAuRdsLThbaJYe
ApTPVleswB3iMadljbw1TFyXMLktCRoWnS7FVl3//3fd6XUIdN0aRjK6eSB0llpkPypHdzmhpxGL
W2Sv7s6Nsro+CpHGxbbaZEjKyis7z6exdt2iYtOLyn8i6599W0T1LysEpe1IlAkM0NogH3BhYbVa
HwFja6HSCxW9jk7NjfUTgFzM1Km4czTKTKm2OXfeKD05LRcAPClrMbN0wFR9CLciLYQzHuDUwuBO
jjA6hsPIFnfmqL5kP+DEyS+/5YaGIB6wGJyQgKVixpkU8cqlj2tnyZEDNCZJv2YGNE2g5Bd6IZO8
Y1pw8XKiBF5oBETNE8M/PZ/dEnGhbrHM2Cer+2kfVmVQBEWvZoHODBxw3XOP+94VCWV7rX1U5H7f
DxLgeugrJGDZGuZR740o4STUzV1xG7rhLef9y+7MyudwGGHlwHHSB4xA19WXpBj8iM+KV1DtJXzN
1mHUwyR03RnHCRtJQbPeiHX3ynl4SA8mXhzP6VCF9SVq/UXjb/p5tyeXVHS7tUCVFKu2VUUWYN4A
7/a0L/TU+0oIMXpdCv8NfzTTBPP5bI1wLXyUdWzzTsrVhcQroAGv5ntkrtsWUEnx/wWp6p6pLvq3
BmaKjpo53ERb+ntyUcWnHYpexb3XfPQDSotoRcUoRUFt139R8LIbzZR21wKwGUaSdBsx7X+d3n6Z
fEX0z84hfXgWh6b6xc3aEtQT2AgNeWz3LVhbyQeIN64rCACGRxWM7I2sndsKSQ4S3h1Yj88NkVta
NrvoEKgJjK18bZ47QkofKymTUzjzXeVSvOCi5CwnhmqpEuPkYI4ybNM/lbAAcbD5ENPL5s61Ps4s
owHfrAVIDAX7MArJ3F16dBCTx4e/feeL2M25YM7J0nn/qYyGY1trw+haEYppqGjAbEVBQV1d6cab
ViEy6GKV+NYYPY2gAZmMg7YG0GEmyXv/2OMtWq3PrMsPgY4ABv6umt+9pchbwifXZipm10WnWz6p
wcoJFepDIlSCEjeTRNvpZUr7H8Umo3o8oSj6UfzvsD1cVok4icGz/Foai+24MM8KWpoWbuuDKOwE
6BMH7UKVZkL0/2fKGiDf2TaZxCFmik+6A+TIi/wvnuVnDg9dx5+xDnl02P6JvkvsEtJGRY6Gzu/k
2DlRVoxiSYH+iUhw6nmvRIbaCqNNwwgFlpJpBeT+gVOLQ7a2NUzWfJhpVIZjas8oXpxdffc2JZcE
gOx5FsFrQT708dY8JIOsH98VMpfVieTzAUDw+yjDSTX4ymfp0zRCsc47+1Fx3VjdqmcAWCwVCKr3
GYNO79J5iaNtaAhDAxHuv7A8o7rvn+87q9PTAWcpAbRvIL16v2JI6gu4Wef4CAvVW42KNduCvwF/
1Gn1ZZ3vtRVFKbIYgdzTDhQMnHDFiOwYjZdLlNj3gURGKDBpyKN6USyrd5reRWJhQVHbmQ5eTwkt
PiBhP5VRUeJYfxF3M9MDurusMx4Y6g/gOlHNIVZN8rfSclPcCGFxNLvAJmrCH3HQR+BZhjL6qDcf
YToPecfday8YTRuchFaT6B+Mg/4RUPhWtzsTxg1QLFa8h7FBA7phYzGW5wMG1ME/TWVJviVzIatf
PYlUj2doGJYYkeva0uEvG7MuEreWyWSRhZXeuNyQ78ChUSR1WQwZk7B8Kq/89p/YaNqPslCa52s4
CcMntzOr6lUX0AVw8BrYVChMa1wtUF5naI0AuJCjjIKSQ3+Txu+Zb+mNNv4qlBqq3C/3Am3InRX1
iiV2CzrZWYowt9pO9bUZ7g5H8JnTmfljVrz8eL+Qks87s47oLBLi0ZuzGqaBiEfNneoLU22xK+G3
QZZ58nNUxQshHClO1np+1ghwEbCM3EKqdMEW3hHiOKef2Bskz2qn5Yko0u9zqxZYWiAhJkYRcRoZ
/eG8eMGRTTyy47vq0z21wdPVjKB0hE2hdmoUTjpOiMWLzaJ6kiYiMXnjnMJ5CgMkT4psivDmJSHp
UBrerE5RLQk0NkOT0hWogoH/oxsqNbN7UApw0wVYgeF9mCBiIk4W06E6AzqYq3XDjWvcNMrYzfSq
iNS3aOBooRU9Aa+3xESy2jFS7I6rMqaYlBuO0p85g0+3fNFMw1XSYzWa+gLjxip4JMRB9a8NX7kN
MJ7Y7qbG5y0rPOI8xB4s7zze6iMji/BBrg/4VjVXXL1oqjSlGCfFL7+5d5XD9YkoIpAcOqe49B9p
VAFnCpvsYJH4ZmymjZUDf2SW47MYQKrS3CNiuGU4kkwFnZ8hv4PETFAjb8UajFD3+py4kjP6unX3
p78KTKkI2rNvbWo73cwtXTIFmgzUOy3SKfGttTVW2Rts+H46OSpCBOkd33DiB17rczmdGQhIoz4p
aOkOHAKBy101OV9Vjv/zJuQumkh1SrZo2SZs+GphYoOcBKNrba+XA79KadPCMGf2G3OsZPWN55lg
/rTjHeuSgWiOoh6om1KMK5bD84Jkp8JtHPNj8iDNSL0K0okUMbh2nakfEvgTBSJtIG1rsecwSqOe
x5sH4+QZRC8MZXhTLi5VZtfbIaHaeUFz3R09A8Q24lLEvYWh8BxHxNaCccnhHGe7I6lwp/Qu9vEW
HDuDNxzmx5f0qaCv9fP55IEuGB6nDemWGu5mCm7P3RkUH1czoPhBwVl3CKURf2S0Ihm0bniQN2Gr
NofIw1UIlTXxd9ufawbmk7a0Aav3Xva93ggfpA0GT4umrGj0QrNgEmg88mcMUfJcWsllioepZpB0
r0FK35PMtovyG/jIB12YUfhBxBgENfV0gQEUBaXSp4pbXxG+MTVehC1a/90EXsBuk3yhquCoNH8v
ONfB4Ue0sqyR//KKqZr2koA4VxispA6iGzU9iNc5yYj8w/NV9xQ/xVvaye+IGQpAAFg1EHtTD+9q
kKeCK2czEkH/eHvnzrK1rwmghfvFTCo4fVgfvuvHpX6EnGawPvVwSj1JBurkRkRm0GLnycC9pbXG
PyZJsrJ3EpMtxz0JM+p/OMYY7lgQBBB1eK16HDzTEkKLO0Ahfa/vEv3COiXt/hffblsNJJ2rtie1
TPa4rRZE4shTh9Dh9RdBKjQPZ+nKt1N4tZYeoVOWJPrPKvbX6ZJCu2RIYazUtIb/z083Jk3dAHL/
lleCs3VVPOL9tKMaeJ+hFPMDj97rBTUDVkkHv2L5sXUbQxrPCw0tuKziY2Rchi9NHmFDYxHAfOJC
Qvv9ZAz0EE1TenjiiSkNPVtQIvQDDY0bM/f9SvBquHUWQF/3e/uT2TyphRm3pzjK3aVXd90yq/RG
goL5RYbB0AOPgJK0T5ruGtsCVyz0PBbmpMS0ef9xNQJtEmohowz7e9v+qG8hJf0zqgro/nVWiH4v
2PPi9V3VY7Y0rS/PXC9M9XZ0QF+qpGadpcpwzaLrr0MDzUjS2FrlVWRzQQ1sTm9f7ek7TbqmAoco
rIJK7u0R6ZUX5NW3+tgj31n54XGYIdE+mvOikBMubLnLInAltA18VpxchxQLBkt9NHd1AL459Y7J
2s1QyvAyiPtdkWKZ4VNzzjhmV/5qxC2S/hsOR9b4qUftbWrCz5+O0fjY88Hev36g3z5xI1bmXX/g
VzMVoQbyYKZWoy/DP209mEnOgQe42OjI5iwSUy0t6XNnyWXUgB1fi837nS5qbgaNos5aAUbl/2F/
++JfBvpO7Gf4u/+RIDfOjZdfcR7QDEcmqVzhuisGXEHDWv1QKvHliuvFnnkLPV//1QNqdvwyBiOF
v40GIajXWHhLkWtBkg9E3UWbg1z+o+bDllC4wLLdTySCdRvXnQxAG3ECUdysKazXXoRq0Or21ZUb
t3syDdRQBOyn7xt1bLU/Dm1GL7vw8d+TdxydaNUI9h0I6cJhbfm6ltPSrRMBxJ5YKvtJEyudYDDh
x+omEK5R3IidZa0a4v8AJI93D2jgBX/sEoOg8t0da0skn6uZngPDIkCA/nOZwTQM1U2azLdD/b1g
kIEfYVy8acIbS+yqREvfNiCey9W4WkdfTpKxBedd2sissoHPCea6iP1uoTSLPN1Prf4u24isxZKM
P258xtAJY+VufQgq+9ybdfDRo9Pe+biZErU+z6EbeAMzeJMKuwzAZ0b3fxIy8sNBXBFqZjSBy81M
LSYOcThBS6cBhGlLRa2f8uNYy6eCzFhT2RdNCf3tJExaFL1/zKQIokVOoznfuzufLOvmkpLjgm+f
4bpzEEHlrETJz7DdE3arkXgeX5TnO1ahVYGnVCbaj8hYM/ezKiUDkm6nz7oRSZsCifL2GAAbJaV0
b3+0cC5yZ1ljNZZNgMQV1d5q3YxslTkLsDX3YVonT+a08kM95COZquR6WtEvfvxNTqp+MjehCMr5
73xliQNJ/D3ZbrCm40UyfohK+d+ZICO7xq/9jOjaguVkcYSoInYE/bqf9C2ZZj3VrAI3/ev3Uj6a
p9Fj7jqN2OsNbqjhukKDB1bcngatjw+0px3rn3T+CqBhvp3G2c0pQBFwFtYugk2GS8oJzIaY/XJP
T8FtgjfREv0nITD7pyXGgACy7q4lFIkN9BGYkwQ9VRyzRJJO0b5Psr60ssf7wI0E6pT0XdaUYzCh
qjGnEVE2zrGWwfZuCzIVgJo2xuHc6z2DX+MpnIK6VMwGMQEwiqgYCLdSZAV+RPH8qQhNlFlPWl8o
qxyrxnCrqeCor9yTSgI9QTNn5NtvfkTK7a52MyQjzfwRZVSVx4F+xJ+p0WClY+ZEsUn56W7RFixk
oyWzSQeVDi0bc9BitnXMyTJijoPO8u2oIxcftGabRLRCC/x54SaxZPpSNI4KHcUG5/RGbwDm9Svc
0i41rM9dUPnwbC6SgRJ2GCCMYpE/DiGkecfXqddBH0URZVUHplfLZIsfgongDI77FhPpgSzYCw84
b3BYP5EXcSi/BKpxcYZZCu6s6jmmJLrgfy2IGaIXFa2XaVjofQ4mSC9oBnF0SAE5uDjFSWKZgXAk
unZcdmpt03AaERGctPosBkOWfRqj7MdgtdixV80fV3/GeRqi34HN4wrfeVC5efaN/s6a/lMPvxBg
qMZzO05s+BZQWeJBs8/V99ZGazd0j8iZIe1d5j2bVwwH/mP0SDygKMF4rReLWcy77lnRrDb+l/PX
pIVEi5Tzp7IdOx/NgSX3WzykMnSEYuEffNaNKSJTNtwjqlO0/GvBCFDRlAftRBnx7IQ9XdbqYz4g
pw9TJ1LSf9Rgh3JMcT7T9ciAYlcZsctArGF9EAMu4ZckEFZu0WtDhg2AhiOLPGv2jPAGhedVz1dJ
GaCdJdvs/5Z2P00PqSygvIGzNvDmGrZygz5yPYTRxbZWHy+7d74sYslfrXsUfgHPsiH38TKb86mG
lbbjGCaiAXmAqGgaboDL76tvKCbVGK+7nvH4+Do4tAbhyxHMCMTKaxAWdUhcCQanzeiXqksPnrk5
m5mucIpdB8WbRG6ld1uu0u2mTNyoYRpTIPIS0S6326sreosdqUOOJKY5SHnO3fgCLDr3NqRJFwD9
Y5bSZ/P22qN3BXQTWvem+gefS61vO4fQdQoiivbwXKmDZ5CZem7bfjKlm2hvuqwLBKa/y0iMFUL+
bMsGvhLHu3Gnxs3UeBcLhVREXUmeyz2e7qKEBhOG+DpOLQa1MuwayfcyY/guIT7jj5gKSzWMVrjY
kmRKyAkw5boHQ7SauOppT5rCh06NDW/oCOUdIRLRx5pAOTmHA/w4rzjffcNgj0Gwxaa28+kBlTPZ
naUKEosm3lyfVugAnDnjb+ljz2c4Ctzh8rUFjXJmM8pgGx6JUArIEJf2lEQ5jH5M9EIYySVpZu8Q
QwT/IUkrxRrshppEw8cSCXZMsXsCHTSqNmIjiv7/cgNDpbscKy2kIOV9cIfyYhG0Dr40Pv3drTZ2
8gTeUWQhP/WY1saGDyaL89MBQABRBj3oMgcHcbY8+KN9MfbL6UVHT2Yu5InJXOUHRiEwqlZEWa+n
Q2Wsx0/ESHR0uE1CCm6w0mS4PEgqBWH7fwmGbmuzimZSTtgSlUhENWQK7p/JBdaEfrP1XXQwhD+9
TVjAuyctIP+HSUZ8Vev1oDTSn2f/0Q6PGse59JwqRpI93B9NhtULzZpIspOFxTuQNEob2d0h2LPG
+PMl+JBEFV8ZML8NmZi/igg/+Hz4rvY/3Dvib7+147btApuj42+fXd/oj0cGGO2rSUIZh+WZ8JOY
uUZ5wqQWOafjvby+aqjnVOtokVr6iA5fkxHslyw/aQPlbcY3RqujfFaRCtLOnyoSXklrDW4f8pql
myIHyFI7cC9AtMNllTfAHsOXt0o2xqy8mRt5jCLUe6oY/lxyiVO7XuJ9hBnHRYROrAZ5XXHV5ApQ
Vri5LExsdkuxkR+O7ZVIj4aNKOucPoOxJtMCM5Xd0u/pFtv95gdZoddLaowWYOKbztqW2/riosCQ
BuJvnTdbJFXWndft5NHuwBeEXDHXHY+zNt3ce+E5NlOE+uVNoioqgsGQpZVJ7q2ZiBfeSpLwjLWH
fClOCGW0nUGcYbatGXZxHCetqvf13rJ1b50OqJJPiBqly4jZPXb8kohPa9AaDiUgpZ7nUStV9DQs
drQaExINydA+C4AdBB3Tts9rS4UWuogrRJfen86EG0a5250Fww3CZQuvlJ5H0ppuFdda7BpCQiYA
sE7Y2oGKYd3cWiJESx/S0f41M88VKTNVyaFFDeiKRFhaSp4/1JfI9Y98aM4pQ4CSAdSCV+anzxEB
bmM0/KyaTp1NbAiJCgYUds0rT8k5WRhVoxR1WdsRxTD1uAfM8rf/USXrlEN07+M1mKL2bhcliCOy
X8EBp+Z/Ugy+B4Go53D7CvCwtAlIM5WE+tGOWouR9ZPUBO/9dj4RqT1HTG34xmeJpyakuirfxaT/
E0/JTAnJYzfkrcukzoJr1c+1UqABDlcb6cOQbdSog/ju7TKSayGkZmMsuEXHwsoXhwA9hytug1TT
zkfq7rGDYOLtNZ3v/x9PDBOuFFVrB3YhwhInUXqI6rCa+OFwyjwARqpPT5Eona+w/hoFFfGfQaGr
cwVVJkig4UPCnuIhhDZG9pA/kPrjENu6oicWDJguIqt1anZC8LGMVHDFFlLbbrc0c1M3TA7E2IGE
h1U6ETMT5wpZ15u851LP6DbXOjPWEJhpEQSm58PMNcGsBf3fIUT9rGpqpQJ4OFxJvznsDyLHcE+s
fvE3Gb2yoV9DexAYGFH4drllhSQxSypPA1610bWSEQVFZtln0yg1LW6bN+jc1CzOCcB7+7uktcS9
4BPiG0xFWsux5AkIa9XByPVcxZjL8BtgTdUNKm/WtqnTsdqAFgfYkmuQBkO1Hu46fz5+GZa/iqyw
uAH7lHnPHRUB+0XlPqDy/gUqJBOwjgwSXfFFB1ahnwNOTeFUp4jMCdCVhbVuWh/Il1SB9Z76enIV
Ay10gS1/e46pBKro6T8wa8GXDkVfsikHFXkGZBRBdk0myNeKR7/dDjftnmYIdLfoYsEhfJVx4Wvk
4omne0aG3XHH2YxhzrFZI2vyyW5dqPyYGo2g//T2bk2vVw2hczmkbHb4USLOuQCPE0e/sLhi95sj
FBphH62Faz/wBZSBc2dbrjakMJtDUF3mW1bFacDLOPqFZ6WaTF5tMK/RBnnWWI8yVWCaEw3U5VtG
BGYdVphoG5j4yI+YL9AO8YUr7Z8uXPzXuQmNAgIouH3brA/bF64AnwaxtN7vVldNwGaVvIia36PZ
xmBkCQOWbdU/1w+HIGOomo6duaTDUm/Adj9u6WKnQAkudzPaPVhM+xw6ez4S0eps1IngYZ1jxucZ
5SKusJs00bcTTUUxTPYo8Dm9UNFnsNFeNDRCUXusaZO6YWN47o9IgfyUfBzeccETLfvcBLA6B0Cj
rFVz2uTS/59A5UbVHmDI0+lD4eJDPxK6jap3iixcoj100DziWD+ewhXRmMJ7VqT1fe9t21HJQRk1
eKy1ZIO6471VLm1bPVzlZgSwvBxpjcG5zgpu2GpKKSlNXTMIdzAM81KiZV63mj8xd9Zrs3ysn+lW
68pfQDu6dheZt1o0OD3bjOkH9Zz32Q+ABMKD0z6r4wlwpwxGWTFKlJIw7v+bP/O3zS4E2gCpFfun
9Nfnug0pkxouwAAHagNL5n4De2AyTIRHCLXyZJZkGQG5zgXigwh4msCkDsWcLHgTDFiXDsZgMcNF
pCpRBhq+012YSApvOzHOjBPWbGQhVBzLEdFFXA6Eb9O/3lm6FvFM6slnSfbCYZww0vAHnkmdLrF3
/lxAQFSpBrFBIxfbJnkWa3/bo6oZiwwTv+C3KSuTKGgam8kp8lcU8UNH8rImYRgiNekANNWR7FFK
7O5R/43HAprRiIOSY62VePairwAu8ugLUmdQ7oLQypAxq6F5t3wFXAVBO/0/67Mw2aIj4DoB7aMn
CZsXJMH3yT04k++H6DTGg/RpKavQS22M07cyrklwGsoq76teEMsiLp63KQdRo6u3J5D+Efe+vqWR
D2rM3dH6CQc3O8zRikTjT1xKcNiQwSflNrCHzQCDaKFEMYOeS2cEXJU6yWSqAR1dRpeCdzQFlYx1
UckpJUKwbdGWay8616LPzrJsRVqZxFhkemMxFCcmPJZNcy/LJkYKDmUpMVBzkJCj48sS4m451QNk
fpdiH804YTL4JHutpNLEJqiS9wiIgKjJtEifCc5p1x1hY7QSPQAqFxIGxHE8KOhhIlNv+pqRtI5/
/jy2EYyerseGEZOe6DvDJ9iZhw9D/wn9RKz6H7rEUFaW9sohQQNND+Ek3eE95glR2nkTaxid8kuW
Kn9og+CvKKgmKvhyCzqIqHHiLDZb5ds4fGeD/WUqtoW6q6/yMR6JRfk9xrZgDr3/ymfADE7lYF5r
tssYKq6eG2sfdt/ytw1Ux6UQQetici6mACYIjeOnNGn7hob8prTvTkuO7FAKi9db4mZlja86F52o
+qIycFCK8cAKJl7fM5g4MSdqetYcWRzYAafQNyzQ8a1zCgKUr3+Hl3sre91i2JZMep/D35gYORfh
G0sl9y8yf0cQiFuOW4g0Sn2w08evFvdehyIdQNAMwwoJnubNLF7gDg4EHljs67vgDoxbggKYPWeC
JpugfJA4SU59dpVTiekQO4u3tpATW1/QMpjL0wGHvQeiltSxm8L9je3DwxQZ/AVWjOR6G9xMf369
TBXTdQZ0eLQkoyuOobLHyBCPo8qlJP8Or3HsOFGNm3UeO9pbcSrx9wTnDkLeTxZOzD2YaIZo/HkF
ZsuZpx0t88Y+H8nSxVt9rQhhEk/938ZqDwdl4DNHC2hCkSjMeiQI/c4apvCwMf7japi/rwmpHg9d
JUp3JKy/Eq5kyeKOrUPEqryGKH6O6E3vRtYZdEHgIikGKFJE77MbtVlKgWWCXjklC/dd88Kjf9ec
oYiCT/KBNt/1gb+ox/Ew8lxOH516G8YYlIEj+CyvCTHDg8jsTK0ry9IRFL87SjuGEamDuyXsKKW7
nmI7u/V5WjopoKtJmgfOdiCJ4Rap1oOObbr5tFE6YfrY3mkgWd1W2wtspYDyDuO1CK7ZV8LJrBkc
Vzdkc2uscqVze83BQpnGf5v4HvOcBC925AUSitPXOQPFv9NpTtAO1/tYC7+2JptJP7i9/uJI2FMv
oNSeHTBZpJDYmJCLL615TDPRCkvwVuYNZuXF/+Sx6H+mRWm6epYuTeASoTnoJx4jEbhXj3NQlUgn
VOYGOmEMsefMIacySYhKNbGSfTcY16ndlm5tzAKawiK4NDuKz/4c8Im9ohaX6PD+XpKMLPqiWi58
ZCSeoJ2M0FIP88MgZEe+NQX52A5pgiP3PkVA23tQl+Fve+limRoJS7HPj5P8D8NZWtUEnx9DkcnA
O445Anep4Qcb/CgCQdCBffw+9qJlkw4OBoCFM0gjQWK4fa4nSgYrSgJ++3ghLhQhi3VuEdWmorgm
+Y47o4yHZuM1jQWcemD3AXbbCv4tSgHyhFhwgNPd00JDVaVwEcyqgPtPrSj+VVfJPp72BWCcLTcv
Aj3o3VY3TdS0Ov9tp7TJ5D/3M4A8dTgCWiFHU3xDX3cib4y4tCK6Sf2DYUdsUlHW2RKvK1Zu6tne
D1UXGJ/72LuQPkfGqRlQy5YNqbXn8BEEpTTEuVWPx4UOMqIyrKHjguzPPW30ODGkbXFz8fDbDr1D
Q/USHcJqx55e2A8BHz4i4Flw1QL/3zMAb2HVEw9WeEGhgBnsMUPPcSkhv2tsOjs4GF1JxL7vy7++
maMAqlNDkc577UlKOy5XJ+bsHVPGI38IY4k/CK0AZkTXoCY8emjAnx6wW718ZBDdxTcz3sy5f43J
Ecf/JTipplCIRSpMwX2byK6moyssAxVoLgSYsRSObq4Bl3KoDkTOGVQ5/o/jNXKx1HpfGFNo4dMY
muzQpAS9Vpkkmn24oVIuFNiwTZeFLj6BThyM3kXd+qP1MjDmut0/0QSN5mSjdZDMPjUgm/85h832
MLGvgzmNFaGUu+i9v6wKHIqHPVJWn6Yw8TotW/g5sU8jTGfRqWDlqIsShS3UXp3pj8QsXaDnX0m3
zX6tU6bAmiLD76ay0IuPM7iRewFxRAZO1pz4rz86hcao7ZJBy+aVK+k1djJWZCs7ZZF7WF6ieTa9
MlGCwNmmtralG+EwoSI5Cl0i2qu+5/FacUbmxRZcwonr7nwUdkTBodo6Vv5NueTurHTlh3Ul/vk+
0Rnz/6blyBE+xTYfSIu+PG1t0v2wBZpfVOq+Ipw7tTp3MY5rC7UAvTjUUb4KTT8vSgoMwkUQUukC
IA5icR/TziA3WnQ8ARONrwMSy0IBRiq1roRtQfOy8QKOfW/q1FFCo0jaiUdnWldOvDu4IEoUYrN7
VLeI1RsDgfiTCEJqXYGdLst64QVN9BQ25vESVxr5WcMn4zyc+6+RA4tZtF9WzeGeOu7E+4vLt7NC
nrcX7mmxbUmJtn7YkJen1ZBHK1UMe8THffJCDyweNUy441eWyhuDTHdN4c/Blxby3K8SyYfWYdkP
VQRc29nyavDZ/qktbRnqLa6A7wGCsG/7FRYsYEK0yRvjDyUOMgX1IYGZDJj/EYmcOCXfoiLcd3Iz
2LXqhOIc6aQfwTLPtKaIHNopaG9NtTusxYI2rh1/GD+/RjczP51avINAcHoefAmC92eVuR4Ms8mP
QG8lNJ89uauaHYPXF9m/cbfDBB5vKAPdfjOxqxvvQjYH9E1HqTSE8D2wfc7L7QGqT4KzmOescXHG
y/CNW99p1O4RG7azGCAVBxG9ba7/mvq8XoXXrVzDSj4ucuUTolDe6KQlMr4tE9N74WQM9izdiSrt
VkG3wagiAjVrWRwO9uUdklw/Yyy3YsCahxH16cXSXJxurqJmXoqB5MpUkoV0F77y4hz6ch6c87Ve
FcjwWv5mgfl5JrlSSrdFrzzFgvPXfdkDd5/xjb3B7XBi0NhIlEUdkMN3636Z0iYynKLz5DPw9Mll
FBAc/6J3lWLS09ip68KqIWZAIpFsXL/yxE9q3Wmt8PvO1Z0r306yVcHgALMU+ouwbJJeZR+jNYHA
Br8zzYwbjZqDjOnVaU51jPhObrtUtbqSCbSMqrZLS2fNy55cxbMDJO9QSNRGxKn9TXLsufI3h890
CRsOnWQ94hdI1hD0nhH+p4R7nn0wxumtfwzLOOR+o4iJJPbLJOScw8gJTC//PnC8Q6k4nt/nIsFb
GVzf7QhZB1cubKsyPicv8joa/p33Ik8XXitgiV8giAs1t9vfsYGmkbIsDmS5JBPD5XnnATDwCVTp
kNLJKcgqUll5cccBZ5UM1USHKXvKWz0qczmYS4XesKqtgCt/z+77YpZkXjQPhaNU+r24eQdCexdg
iC9M15jb6XloXX8Nf420Tp4Wr/qqpBWe4P2RfVlrRt39/ssAujGJBBtYdW+uZF1dPNZoBKoBr5RA
ujqDDz2cxQCP86umguQuO3l/5Mj8zNp0KFqL+PfLVBbvzwYtgTPoCa3bgiAmFbIIbnfa1dSS6V9V
CBB8z2XArxv5lg19Pl5O8h6Cj7HrhjbXaWGGry+lvAm7JVWRndX7AI2PtAwOvjU0ZZVcq0rYkeTn
w0m185donxKbf6DrDjmkT8jYCooUMg1abMdbC0z2IApOUk4yBsiFDITmpDvV+woLt5yr0+J9gNIK
L7hqxDNHed9I0mQBBZ2dFnQBqngqWXDLczXm7mnA68b/EnIAxNtfWUkeLz2+VIY0TIMEn/xYki3v
jBIOC5rNpsTYTQW0cvycg0dOFmMP5rrA4/y4uAYvUBi6IZSKpIfW+H4fbRbZV66tMPpSFM08d89l
RgmuPGSr6IEqZ3bwcSgquzuZSOHOQicbyeJ2gJBSssxgdwCdntukOWpuZqSHr1mBYGgSdh3KdBhL
lHiqhAiiYZLPJQEZVmhnuRS6ayYBCTgVGlwqLGAYVUXegjghrJTbkY2J15TmI+zTqFzuSx4rZSu4
k8Pv5k0WSi2AOtNaoI1+MQoSLM8aL/+R5mEzUsR7vvPnU31k2PgTdyXMIr72cTsQjazQ/GBwBklM
2mH3f3ob8vioknfczB5htOM5xLnvInPSYSLgxRmazH7mLn1U2G+XJDmkd8+3xN5vs3brTiselG9T
FFTqKW3WtU61YeeAzlerARu0rz4wGp5SZ+Dmv0E8lWosulbm6P2jtf46jlstQHxUyK/uIYYZzaU7
bm39KdF2sRaVt1cHPmAV05lPBzinOuif1T0FZUQco1vjp3GMtPvA3yZKXi1tUrPAOhZh96gXqhEx
WvLs1zUeTZq9iRCZkUSSUQKcDdS02ZSgIPb9ifc24bm9hUH16Ihh1g3fDAqf89lBz7AKoC+BSCFl
77ecPemLsbBnqDlnVN15jXcX4m1PVPynP7DximEq4aBhIu2CSTnxInMOT9BFnPdaZz4bF1NWH6U5
KWE1Ad+IghQGdZy5+Tj5IMSiSCWLq9d0TV3zmSgBKKIsmtc3rQxtKZNJ/CuJK7hQWPMJGY76NcLl
Zszlsr4SUDnty1ewAsUJJbR2+cAjZg4OeBsAIobFZ+vPtopm3Krm2FCgCi8AAvecaT1P+4V20oz5
pGBD9gO5o2C+GeMDYe/RQ5eFfWepb/XYSE/s9Zcg6zQ6IBZDsbPsyxqjIt4G/+3jnj5ZKty827rA
MCM8rgID9+/S0ppoY82Fc4a22r75MHrUKgJHcBvH7KO3AEhNxdSaexmMRUP3uUyI4BmO7SjKh1rN
aIGyGDUDHTM8qweKyzwdqeMgHjK1XPUsWDWNDQGI9qz1Jwh5AvlxqyNxPRpQrASwafS1JlTPvB7B
CrJLTzlkI3P6UAFslTlkVNL38heEnuAUlUlNnLBQGQLQeouzIfdNsiTqrZJFOIKOi7czQaXWzU0Q
33JLBrNnfd48rAYEbHyVmSBsALxEqCARyhh3joQbONa9jVXu/YLvALVg+dvk33iiw3vnC9QsVy4d
QXskn6iAL7z5cS1a1lqW9DczKe10CyKgwe5PIGwgbcK6wTuCzDNFRuV3rdiL+sqbDabfeUG8MOOX
SEu1ZYJxRKoHVg5+fNSe/oknL7LLULkqLXWD/IyvtCocsqld3H3y49zy6Az1H97SA8WbDzEjxPMv
bIfM8+zfC1/ZFH+FT83avEPTxTF4JOHhNjl6dR/KNjSNghfIhy3eA6cqmXGNMuGqaNi9JI/HymMk
wN7PO2ud37ZfsWc43dIotm36KSWbREw/R0X8KI7/lMnSkkYMFY7SCsOSQBQ1ob/YlOV/c1DoNnDz
PUuzvfBxijC5huoDuzPSOD7bSfbPvbW3lT0tKm3NO17+fVJeBRF2X48BTffLVVC5HcBrj1H09O/U
bMFospSegn4IfOehsF4RIy0fgh09agYjJOQrefoBeWjyV2swGNlkt/iSC9o3sezS3xXqzC6POGyn
YxkBnG+7HgWObHKP1LLHGm7KAzb5PUVkzWHgEolUGE8Xrde8zchmiEwbFstU4z5u45CLx/C459nT
aKJAYktcC/s56I4Fd97HwCL5QAxun7cOr7sH020/KdAHVVTrcP3eMkpXuy7BrJNwule4jW2qU+Lf
JdPI0HR6IkQa5YVzEofUCdbX/qANUIIyYOLfwV/jo3PDTS9SOSOv8MHTZnT8s7g4K9qejFET1NtF
3tBjkcpJ3yi1dyidCmVUTRzmznf+SaP65/OpFBiNLsXD34JAoI9chnPYPEOxBFWLeDg56VtZa9bm
+2EiqJI1Rp1tjBz6WDCktwZSGwQQzJ+T8X8LEZAvpE2aeybYWVc68SBzQZJyW971VUMjUdFwngXi
HHNvzQhJJ9/W91hYfpMulP7K5azZ8gGldrLQUTon9DSgorumUIa2dlnK8dzwvNmblZcoICEQjmKH
5KEQr8BNLHVVLx3gBtU84CETxZIAcRv92//9lkGsRv4/VZ7dusAeW8B543woIMojYUuLG2koPK2M
0yFG0w5U3jkwxMLcsjmZ7H+SiUYPDChcHelKWc3nlzASNPakZZwissdb89wYIf7X/f83/9S//MEo
1faXkoBtI42ohyI30bhYp2CP7mFPZ5dLeTv7Eutl5LpErngxWb3j7aDwRF7Wehvaaq6xsJDKezUb
6n0BWt3aSfSVGHJCVDZskf2x32xOWjDpqEJ7UZVrho5XevxuEVA4+DjPZCJJ28YkTOntqt+SYKQA
Tu5f98oBQKXG+afVSSpsCWefIxCtdAOTScU42CRCR6S9seffK/FWmdSvsk3OikzwVKgeT2KIhrY7
NFuja5cmpCdtEirXqU9LbgAiQ0xqnCT+KTQEiOzP0NwZpuzvKpoy+rnPIvTjUg8+I2Az3/0KbCsG
6yujSkDGbHXqEud9Q0nQbc+3DmkcVUH45WtWwz4Hs2h3pbgxrEzqL37dlsFV/EKUbUPBo9jixd8t
es+1dNfbNwbrXDzSGCepJVLpzhxyyu5/jhoiQbF+PK1icfPcs9QVTZvk5TX8WQs+1FT7Z9/jNTHC
fuZ19u1Oqnlcx8flYsUHwlT8VENlLSgoGwzMBfGvXv2WuBXBZ6p/xiinA41Gbdsh418qZFKu9ICy
EumX+Pxw84qch3VlpS9UXD3cX0PDen3bYhIBVQArcNO2xA44yy1WDb1P5Li6ZEqaH8uJmWsWrxbu
jzkl/G1VApa76DZBPlwvyvLApRLk3K0JHly1zOudHJGQa7TLB2qk7lwBRDzRtr8Aea+yko4eBIgD
zzAeb2Txdtnic3ws81Vyeee6TCS+7RTywL7AnnWWMq9H8lgzmsuelLDfDJ9DTBZLYPISOY4bDg/i
PJ6/1iEym5PSXmqA4zR9nt13OrybAJ/4sbJCBC+UHpm5cgfCbsDyBD+P+qe/5gT7pI93Wl/4keU/
7yMyrHmdfPp590fgXQDe/hvz9rBEh95PzgLeniurZt54hnXXN9Ke8Z3cPuqNK2hYQh+13yNnkQXS
akj0R9d1k0QxD1x4MV4vQqD1d7Mihk/POpwoVHm93xnxdZFwJhKoeBp9urjyLsrWgT/ljm54qNOu
kTbnNkZwjPRTh077MoWoPtMObv9u1WjGrHVwLAKQYrc8dORLGjCxccnxZaLEywel3pO7lCQrC7jQ
incl+yUCX9xxi9Yg38NNuW/kbPlqTQ6PSQZJe+yOq5mGoiWaQIeq8KoUM+YHmu4kdApzduRZp5Wg
H93W9xOkCgrsPD2iM/B4e5Jb6fkBzUD2MX9atpYFeQRqCNA50ZudFjtjpY98ME2YFygJhqiK5FEl
f2jO5zpVMV8gv12FsqPoVZANUfZFVaOJHgAk6AyHYTQlzu8a+CWS5V/BIObt00VUaaRkv+20N1lk
p7p0/y+N80HtKhoUyNGpVYkXwo0L6ymWe/MPKuTOB8bAD/dYdopoQYoKlkCdMxWw7j+Y1dw7W/l2
NVn3JyEem3GRejH9whfiIy3jahaO62kVqbbcoO6CqYdAe8eTFX4Cj8CenF9u9cYlACEHnqJJP4kB
drChmOTHwFtS3WNQVLZRrkqIHo+Ls4SuIGVDeOJjLCyR/omhBnymzLdtpMryqh9XcpS1esiwlyl8
+JfkwIdsaKrFLmOyyqVD8b0wOtf/rzXFK88xO79noJeca9H1LB29k5Pr2xskGvuWsfp3h9ntQNTh
6eOiFiVcUnq+FxWykctwrP7+Wom3WkLX2IrxeOypv4g1Tl9+7WYLz3NBnEzfkQQ0ZBqd7i7gk7Vz
GtOET89LhmXMPW7hcGZyJe9B7PgMp0e1lZ2d/fOqTs0RuGl6LIolh2NCRbC/Srdflgyn1RYLOuq2
nSPjS6DfC2ySmDMU7dXceEhMmKWIDjDfJs+ZSN55srUArA8+rg45GtjugzNxYU0CZqwoMvJLT2O4
SsuyBBpkJvnSaCSekkJk24PKqTH4LghVgvPaXbgY159sJuuPzNCgL6TJRVswKhBblOYHQei/RlS2
guoTtqNcIqJ2pgRnCBpjxYuk6NeljMpTJ0ibV25p7ASrCPUElWUtTEdLdBoHxAKvdE1TySDmKsov
ja6QyiT67/ONGogxBenGud0iYntMf1sExty7HO7RHPBkNt2HDpuabFQ28EZhhq0pxoqkeUileS9p
JApARcSdl8yyKlHEk2qrqzE92K+Eg7MztB5C8/0p5N6dtRLltXShVeX47QhcaPTZT+OaUfhJVAdH
BfgfLvJM9YR5+KinTTWwOhEIW7HMg91XvAsFdPXVMLkIHPgtvDippYkLZ1U4boPjt09Ca73TTZmM
XpKA1e+zaOzdlNdwsOfxcpCKBMr7JP6pJKOu3AZtZSHRi4PIgvg0o0UGLZ17iTgNoA6hF212jdX2
F78mKczu4o6RHR9+PW5jo8qDbi9DyX/Duls1c76x3x0u/7gBdTxx4qhrnz0CV4zi+1xq1uPvLpKN
Gd67vyjGDZxBS0fpoe/GVL5Kv94m56vD7hQNxWOx6vchm44dqr4f1j5japSXmpIY6ijTHXWpfSLO
penSbHPOlBgiQdXG/SMINlZtmGcWINq1hx4k9gMjQXR9LI9lgSB7yrXOapcLrq7ohKT3aVGE8L8P
Y4Y5Bgg9PRHhvhdod6OAS0YVPRtqq7sJ23KoQ4l1aGQ1vQQoCOP7JJPKTlbhtMaFigw4+GJ/Wjzo
/9U5FUD5bjtARGRuYDedPsYeWgiFz9ocjb+v90Sc9RYqbcMnpFvH05erUJSdH15fcybcLyQins3V
nn743wQRibPtuK5H3avQfUhSTJFrxLrFoOKcUVNwQ1GzNmHyvnkn5lrEHo0cnLvnWNXtEtYs6joB
uPARDZwEXVNkPXFtV3AShOP9D1Ezbqk1sFg9LZz0ZYbkkomHSNnj1B9ro0f41fFQkbxRqjTNjZfS
sO0j42rwMTI9sXB+pxKFfZNU7qF1ZIv9w6uJiNuK2P+XNOYCiaL3WdUEQIcjGwnCOAJ7nNqrNylW
wXCp4gcMkfeXLQod3eeYDbzPsSS6/jSnNhWZbdPMfa0FO6dteO1RxxG09Xmcoy88wl04yTQNdxHR
mV5pe+duZZKn0x3Xpji4AsNYzb+/5UI8voiY36nH0ifi0aZk6tJds6379LIAJFbFuFuAt8v4lyJh
Tv6CjWEikKA11vdOAN7/zg3z89GPKx00HpjYxBKEg/T2Wkf3+laJGBt9GlB4molSS/Pn/WB05W/W
Wrk4Lnnd1c7J5WHznKKH8LhLpA5LQs/GZuvLOE2sJeRDZecKqS9QqeH27SrLeZPFNKwTwvF5C/n8
xWeJwnFVbaHZ50r7ZbSfuEgAgO9YWQZZgTYF5aqe2AaVvwAjBFItgM12QAfM0mQ1PBEL33V4/CPN
xtDwCsdHc4n3Gg+scI1lamqeACX0ufBvlBXbpyymRZ2smE6u0GIUi5etUMUkkzaSlvDKIB5cA6Jt
P77rJBEfI6bjqQEtbWt/kS2toQVmRjoaD//rhAfyKplmAw+4tXMY3usc+1JD8ziM6qESTz0QCgMi
/cgTDvzy72J2ud6/JhntJkYM3hOqubaoqxonuYZE6fQ77m7i13g2M8YqMw37qmiCuoipDW1vNUYS
4uBLVebz8FmrxVgPJSYdpa/TU/QqrJSKhRQE/9psMsp3Xv4dH2l+HBIgB7aiNLkqV27NX/cBP74w
5LRyjykaCTDl7PKSqwKRueAUEseK9yqdYWm5w1oy+5cXFUbA933q0/ImlmBSSelPoKDfXD1JRjx1
gHsNrPxZO6ZbYWNVIMsyiaFMy5AlX9io3nxDTNX+voZgXYbbQbGcWDIkGsKW8fAgydpF5nltlW9M
Z8b6JWUSlh1ZQSnpOdoekSuRrth92gsIDAQPsgrxVgzQlU4F1CpoYe8M8kgTsHgzypGjOW83JtKl
3AJldi9cDGbDbOgVnJAAGOo1K4y9gOVWUoffhq5Wqf5SdrVViU8QOB73SvBIJCyuS4I5aQAPGLne
pJbk0K842O5ZK77J27CFf9158xZvZNHaS4tcHoUFcdZ03ypISTnFSkz9NzUTWyo3m/KInVxdwcDR
wHBJEjCf8f2SpgReNz6mEYqU2fOkKas6+oWWKSl9h686FypM+TALjWfzQP40IqHJ8suuIJ63G8qb
IvacmGMjgjiTnWlm2xKeJCH155HXYHiXoc/gcjz53Ju/s5UggXQj3XB9d2i+wekfJu70PLkCBFNT
pOQbwW8iWrGkZp9Q0EGvaxjzyJqscmCxxg7Ero1qMkJQl3c/I0LtgNZxAurFpluXTk4+94fOZXCJ
bF3+fThm/fjNDUdq8XWbwY67dRHZl0ko76v1/y2rsEYdyk6lMg/rCNhPPUsjgYYIYZgyDXdGfglp
HmAY+HQtUtUrgbD9C8kzqPikEwsDX/QsLBUlessvtdr7gsg/+AF1qGtQGUOOTdPbvgVYd2fULHGy
tQLXcx0HcjUJtXSfx9Q/Mc/xzKaU8CVWEFfniSK96DmDbbqfq/V9mPfAwD63qhIdeqrZwEsEY95S
5oVmWsMjzPVVfC/fNLbv78/aaVrehUdd+fFpkot0o5nXRg1Fa4IBe4eW2OjF6GSURnQOtisq+hz7
/rW0Uva3sWuBcI7df4/+Rw00tA7GJ82Ad1uOCPIykH+5/b6Qm+UQDN039pgc11pz/iCfYEDukitj
EF8wfpxc+69NwcubcW9HwpiEhw9+Wl8Y3ObfMf+NvuzXpEPaLwUEVVcHiBneQy9l7sCKg+wGP83H
+LcVP36aGvYMiH0qCk+rWxNIWPBpPbNR6FoQadJ9CvcuYWk4zIXIhhpOh4hUyOy2J4MiNvquIOqb
aAIpn2EHFY+aTXJTtxTDEjsvD9J2hEgLxtG+9pqVLzDg6S7zUHVECyh37PqIDLZea+VRI69ceWY0
Mb41adKbokn+4Gg9WGnUIuacQ3/Ub9Nt4OTolHRDiVUVt9ogS7aokuKwz/3D/3KuuPf4InuUdrml
jKgxq0f/aoW3Z4z6/eztJZrQezAZ1Lg1aAO2VhcaLGF/fdiAkHFtvOV+bFLPG8Ty2pn/Mh0n0RXm
/1baR03C5S1IeQ1Rw2FZcsUl6r75pqKC+X/Y8juaKIFR3xXNM9UOPblLkYd6+ddcbBnfzgni+yKk
7EKOwDLrSLBIo3YYjWHXvMyxox/XK//iV19rJAili1/DVETc5Pqz0RDx3A5QeImT3Sen13I7qyzc
WOs4qna7pgOEQX8c18v411q0cL7TyRKkqbNfueewm9UuQ3ldTF7+Q02UNUVQF39nePIYnlROCdaC
cCsxXS6qdVMo8AE+E9WAcLJ1vzM0b2lB7ukw9zreC+SlpawnMn4oWFX3BjWTfQo7EZG+HZutbrP9
0bjuA6eOU0SCe8nzRj+wkr/TAZF8nXUqyjjgPqJlKH7AoUn2nOsfFKJypqRrqDUvbF1GXwE3VJGh
GJ1blzvkJOGDDkGyVbMdpgXXoHTfXrnadNpScluefViDHzj9IxGrx/K3bQB2toHzYs6lFsD9lgwP
CoZunUndL2Vf9qbuMk83TrtAmRPLv61dF/tRs/ZhiDvWukmNQ5VoLcjTwBEW5DSlXsDyQAIbwXU8
GpFgy6PZkv4o3BIz+xtNZMqyycAcbjgOJ8jBX2AHwa4fmR5z1lFCYkhSMDwq39IwCcktW/jSjYxr
Al4PVjfANMN5P90v6ao82TmHvQw39ED9dC7yDeSUVroc/KwaKGaoKHGrRSX6jCLPP2zVbw8l/lM2
OpnCEjx/fk3gghKSJxDAt6uho3Yq8TELR+mFW5sDugQdVuXGz15Y21szZ3cQS7XIdeTI1HMh0Czi
nQqqY7XgJnvDAr6Z8rY60ym43zPfwcORPcJdeBtI1UyA/VKO+ZkzUeGMjID1WJWExiiWUFdhItNJ
W92pAjGSnQw+frCyuQ75vdMgKyNUHCPm+120Ajo+ZOZRdtyddxpxn0bnmY1J0GdlBqsz1xZO8OOY
hqutirO6uO4m6fjewwO3M1fBYuxwSZGnW//ujujOw3rFVf42qgdWVxYVpRxAPd5hUYcB09kguUtY
UVNuXDZF9g9PUJ3GsfpeVsuG/s3VuvneLFjlcTb3KwXel1ntZNDsyAPsNEfiR7efNaEH/kPsaNNQ
EmzSAsoSXAkNgcQ6uSzfF1+WTfdiDgYtFtc4bxXMHbWoO8KgOouxTR3nBiyNs7trW8T6DrFz+Tea
WSd8X558OhQLlszdAXbIlPTLG9Td6s63gldjdRvEL+Oog7pTrrktm39jwcq0pv7sRKUie1z4f6Pa
DnN+SrIgSuxCjKj0jdef18cjwlnWKEPM8DjTjy8271jpRUD5hXSQ6S4H06W/9TWqkPKH6DLrMbFP
4Pohsr30SviL1G3eiWCA9gNeM0nfQ7E/x/mB6Ku2NN1VTht8vdpj0c/aV94iLqZrAMwdsfmoVEJq
B+IpYl8UrCow1d/4jrbavWdB/C9/CQEPRmGQHVngNqUY6TR2drvJX5Y/z2vxNPV461R4ESTg9+sw
wYPClsjE3uSmknFuTsNIxX/Ux0sMqSUBLdVbnjQRYzGCNQtApyJZakSBqe3EyXwxmSY8xo24ovUR
b8StlDUuqXRiuwMiCjDu62N70B6Z3PYZefu7qX+ZRmH7kn8x6zlg6Cx0g4pVDOztdJquQwOvE9kg
HhFBBU+YtVO3ZZF3F2wguafvE+Cn5zT4usSy1p2QmqILYSKQBghsV6F5Xtnl76lmo3X2UheiDqD/
QZ+YxEazjw/BTHZBu55HpaEH8jHrlTTxiJ3R+Brl2OB1Izr9AJ/JeUVZ0tfawK6o/ss7MqpHtJ5n
hdiD0rGDp9oPvhhTTpMti8+G4yDi2BeUtcUB3BcaLAA3tH+sJAFO/PWu/+HDELlQlhhoXBIrR5Q4
eS+qSwpgWQYjAGZabtRfpD3awvK853pEQEuByMoiDG9QsoJ2VuMOToCke3A8G4RXIEQ/gn6eNJ0L
w6ZbtqX/Een3QCb3p4J/PG5lTq4EgBJnNL5mFrvqwHN1qmzRdQWEgY52NRzS709myyCRdwwR23eC
M3CKielsgiiyF0MaMdcV8rVA5tu06pXVKtZ61ZtSIaFDoppwy/QeBDiEnuYjOMZ/CUwV/xHq+MTz
aS9TPrUsdk202Ko+21sTxuBo5SITzIsKgiyRV8OfVKWYzcX2y4Gvn6ykUkUmfc5IpHUjGSzAjN+v
znm3DR8K9EwPCnDxnkWsgEaVH0uO+debnTBGGG2h3jWxbsSysFrzVbr+fgWfuNB61AtRzr9NRx/e
WHln5sy3roPrX7T0Ng+ygRS/2QqQo+ZdDO3Aq3f7PwGNQ0i9VbvkcWxjYMg7xuqw2oHbnGgC9uke
1Lux5cJ07jLsYgmH/+dwWtG7sLULCqm56460UB4HNBv0Uxlp0k4K2eJwhx2ihZ4222l+f7G1njni
o3S/0WHwapsSugvgHN5QlA++qkO6d4xMJKS3945+Jc53uQhVRZX98K4YjByD0xUptrIup+s9Pjgs
snJo34/Zfg+YfAhAxmksq+hRTyb7tnL66JnhZ8fdixxOWw3IhxiJUCN1joz1TAeCO2a0rfT3ajoZ
bhaS3P1gpoJif2aEmxwvTh1cIhp3nszuRqoROVoNrmLaVBxcHaxDA4OUW088jc7VV1RppmTv82jl
Q//ttmaZ9YGLqJze+rijDfS9RqqLUBPduBL5NjErNxr/Ozkk3LUbklKny5YBu2YYR9YNfeSOfE4+
T32fgOtNQKhbT/BHNefPVCoDdG3uisS0Pl1PtO3NPhNIVhJfuZ6x2mmZfyuPz0LtH9sFrhYPutgn
uC1r1nwQsQKVqJ9x3gOJeyr3KIUabyZ5FVlSEzBGoQmRT+jmJEUMAS6SMz9Fp+Obe2k9F5lIGs8k
mUwAS2bo3SP8bKcxM5q8aWRWtOfNtKIbdQ75R4uBFYnAbUH9micLbCPn9e4zDjfFN/PPeNLeDEdn
NsLf+szy8DDjHEVxPOZTE2QnqG9O/33LJN4LbUnnsoG/pc1VfPUbPKkTQ4L5W6+S8tcnd6IQ1WH7
04yooKUOaZFaXc4xVM5DL1ljARPljG6zHk6alJMULNGIt41bRpr0H0LV6bE7Rx8hM9uXavvsW9lm
dZlAHkT2sSH6aLsvMOvlrdK/VFqkULs7DFnln8AUJrP+cWA8BGjwmw9YBnlJamWjkwxzLxHoOjKU
h3ifepZ84DXXtyIblIpMCV774zCmVuaHHBOgXJG+ZaK44fSX8nX1Q3+BJbmk1oF+3yNfKNJjSjE6
n4XuUlNFzRmSjSD1w/+F1YffZ/IKtQZzfbfSfDPqAFtd4aV8RJLv+dKkUgUJf9jbPXq6rGNf4SvU
sRUbhCjbK3Ym3QJfrQXAjm5cz8zvIfbJIkGrifEKugGoOxZ280JeHsD9dsRJuxEh4Y463zc20tvq
P2FajxbEX0sNu9x80QPIvvezaRo1fNkL1rHcQGZvWq4BcgpNS06Yv8/TcUFvUoP595+wB/fODwC+
2zrKunG8OvCQiqnVpGfoTePC9EQ1CivaWMiu+clvGykltRv6Uvy0lTwL3QzgGpOTfwNkPcj7XT4w
o+GCZzlVWccuxBGd5UETrcO9QAgMOEXfnQtAtoWrIQY70FLKV7DGPgCvMg0UTmUzyF1ubg91Uj/f
HzVYWJlilSEV6t0FKyllPkdW+583+k+NuZxyLgnwrwpxKDygcK/R4XLrQJBXC+WaW0M1/7ODSPTG
YfSngem2NQ0pFGDu+xDQzO0emYinczuuR01Mu/nvvaOtaFjG5mHLWGxcdyDYD0YaJiyRgbKPzZJj
QYQ4L5BE23sy1QRIX19mEzc+dzQvEkRi5ap7/TCJqBwOkhbfk97gqqygL5nDjjlCnsm9KAPRaKf7
e+/1eSLZWyWJZbPPpAJ+qm2P6+mWN3/vYWmNZCxdqGcavzeSXVUMg7om3cT/TpEKeWAK1JdqUWuc
oAZb83hwAFxCvQkGuwyShwn8PDliwjpr0SGZ5hgdDiCfXr0Y+QEWWRWWPj11cwU0KkWeqGm7QKlZ
3RFrvAfMEyCilnMq1DPP7y2o3Ys5/LIRdpNnbS/Xaei76eAVNE0uE8hwZc2ekVpZ0a7sLgyIxgZ7
81jrpsc4TnNR2JOrfGqGCeHmElYBpHs8et/pNaVYADYBsaNjwUzh4CiRqDQoHrp3VoF8HqVwD00L
VWp+YXFgVICUDhsMHGqXkfr290CteeNFrLijsnQB7zRUZkRyV7xpoub6sKU4oSgnuz0hRWqmIBYZ
p/3I4DlzcWd4kkGaiNzbqHsAQJr4QERTPkqi8ZdomWVTtmsltX3k7T+alZyL8N9i11GbPG0EAU7B
3kp8CJoJyDUPweeg6tm586vXZ77W4/1b263TA8EMedH8iaREz89b+IghShfgCCRxZQDsJK2/fB0u
o5baMLHAD7p1CP2LuqpD1yZA3kyVYYuHGX/8psHi8gxHDe6VaP/h/uvsrRmXMGxAGCPNcqCOodo+
7Z7JaIEiB6hwjafRop084bsaYzLnAdW4+ybyYQOMD40hOctytReTU0xHZ5AaVSyPaaQvtRp5ptDr
jyqo6RUx4HM1xCRk+ylRMk6VHQ7zOePZ3Ysuv3Ofo8IqUvKJGSSLbKKKtcaIIHrwSzmuc+UNkbWq
2ChWijW+SaHfWB5/SokMCChTRF6rTYseDIpFikG873Vi9uSCicMHX2zgZ8EczQW7Fp9qdtrMWilm
1+AlE6wMtRhyLe5HJbQeq/f9TVUQAT7Q8fmqjuO98sgJ227s5FBkLkOL0k+S5wzLTPnqdsSDfhmV
H2iJSqN9CN3hh5iGWPz2a0RO5diBV+HDvYBEnOV1LlxZVdjLe4pLVG3nUXBT/eH/GIdgYz8BnmNp
fPwFbNH1g2Ya1ySgbb8lrGp5wsC1p5BWPA2TtsVWNXDu868a1iqxrnVgNcW1dMUChjE9bvL0EKzc
pJw6dgXDBX/V6jKX+yfbm1F1uCSMqNqDPGFX6PGpap+RpcctyPUUPOrQQ/Ohs4X24855lxBESL34
QHEPmURp/rZIrBDINc0/66E75IAF706z/bsxx4Iw8aWTqDuclBCvtKjJirRkhr/bzi0GCc9qSGbS
kzKDG18lvvub8zFHMEM6no44B5U/b153gfNI8Fp6in2VMAsPK14OVbyeQkFmGaJb+Cu1pRwzfrLv
yvt7faAJDBTmWCUTkElniIbjaGcsr3LbtbjhoUyRviy1glyVN1zb6bJOEjDLvjPmI96S3b5yqBYt
3FSVdGFiNn69CC2924a1aWaBl0cX9ptyEAAw90ktIrYOQ0hSqlJGQFmUoEYNlKTS+S2tPxoDAOkM
XUqoj6q1FtqEbnp+1Ke4QZIPuOHoySb76g896iW2ekIp+4masDW7yZM8cpsM1R8KH5N40bPhgBOK
v+eayKRVRgYh2S5YYYasEtinSrAWaFcVRrmUoAETglUgQiJHhikf5I6SHfwomzZesUIkd0ddBPgN
DuGhUf8sIMSRvXdPG2yTHHjAV3FIxDlF04H0GHJkvVhFrVTeczvtBqeH9zgm5/FZ8659p1/q9jQV
TMr3sUT/M3lKAHAvPjDfd+eWWeW07CTxgm1gVLZF3SrT8E0wXMPHBGhIPKksI0kKMDgfTaOb9nrb
5Bm8wS34+RFcArbwV3piYJ66oDhh7U4hbcXlSc2hLv0czwfpvDsh90UqhOm76WwPEPopkd9fMAwG
WXXbG/jz3lPzhSbOIhV6A7uSL8IFUFKQvVOcW01Rw10iM9KShSPC3Tm9HMoeDyiNrneVxLXx+23T
lAlwCdC90kqnW6/8BOQFaSxX4PFQ15YZfmDur9G3QIrt34tUu7jIoyceMH851Wuik42Q12wvOdtt
xZ9cdRahlLZnkiMqXA51ZQw9irT1sUPJeL5uyzdyhS5UbXuk8np4KiodBBC2iisgECltzjbrVI+W
EgbhRu+yp3h6kB55CXmBY9W4wjTjsyp6msspQNsQEK0RYtIuzRbhRUje9W5hhwhUI2TthrC9xRkK
Js59LmNKVPOzpbzrUeVxZmFzUsxin3J/cUXY21YT7Wazxt1GttXWiN6LEM2HKgb/RXiktDKSRYdS
OZCOqwct7z2PwuFOJqz9cZVOhM2mbOOfY0hUZWnoQl6OsbgIOKaoXLhQUtTmGXX8PP7m7WZfTuTp
Tv0jeBBzfScWxCXgU38krZDAXO7lJxD0bor4DvKP/fyqjnTHNUeRIptY3ssvbMJBToC7C67ZR4C1
g+CF6ZBIy/aoV9gyxs3llFSi10qfH6lbiIVcaYBZVGnWA/EM3ef/UciBRN/vsWpt3upsfrpQK1AP
jC2M9pv58SFfK/HtsPfyw6fxZc5faa5NSyDAHqRIJflRXz6llQdNOS6A3NAjLXs+XzBm8oz5qAz7
4fF2oPItKoOxcmVKPSHVmAlvHS+tRZ5ShFpnBoDdw/O/HfLl9nSaiAkNffSA9CefYpTBiflsnNSt
+9Z5TRXElvENjxV9qWOYhBn63cRXxFkq/qHxEgsTTzaDqMBEYLuV1P84I7jZ2UsIEXS7W0+cv/lG
QlQ1weOksKwkmaDZ+pTZpILWc4eif71u0um1T+BJR3b2f18c7YGWGxQOn2wy7xXkLAyCVHNS8Brh
R6Vh+JAyxvTYhAfkxkA7iDmmbnZi5dHD2nI8FqAJlK4XjoXQkI/LvWYaf3Sln84TVLckVYwfW7LE
EvvUeSXkCjFfodZYggg4/tif6Wz3jVpQ1K1GtfDx5faAlWUsHU+qhCH1PTcE2OFZUVqKz35vfZ9m
opert/d9UFOk+Ecek4K+a8Ytl2tKZRIVss7qdfK5DeVAakQ/9eN3axV6QzhkI3s95PMJH55++4Rv
tACM/OXOnNv/WmeI+zz0xQdGnICq0VrlMkY7hvG/cENDuUA60Nx6YIkhdOukqSoPMUohn/J6CxkC
2mjw2q3lEGDKst5GqmgiGOJBusKiQeRLmb2Wg8exhI3plELcVeOx5upGqx3XDqr+kyWH/K59vgIj
YHgk6TvpJP9BSRXCUu6Ma0sBR3pOBHSy87ZwKOpycWK88OUuDT7V5V0TLE7HgrbCOOsRXhJ1jrba
hqco9BOpmkw+yfvph2sl+XJLMZFJV7O/ZwIOtHILhC9/6eSRgZZzQFoOX9Nv9go03hFiR7Du1SoS
el4PZWKJr6u5PQS8honr1I8U35wQ1FNIm0YnJ427hWj0xYFmIGbAWx2DBzi4agMc2u5ywHpW/1FL
d93/CCyswDn89pcsA3FJzlgQghmWlUqxA0XspAYJy7eK9zJrSLIXaFYWbYqDfeV1QHBC0fppLLod
5x5wy0SGEZU1cdEbqojs8CxQSGzscqexskSIFk3MwBeQPT0xNXy+ISURCJYGWsMauZvL5bOBABK2
JUAINcecJT7SphKNSfSA/NOjS4G1V6Qr6ZUmkNCGczju2XKHXdKwoSly2VjSIz+AyjpHwjVZPMJa
KBnP29F6xmI2w2QdnK6Ow5sPdUBLG8oL6p0v1Vm43bmCe8lb1EmOKCQZaI6rdUa9ARRA13KlIKPk
KwFydPsc1Lqa3+e+ts5hQ3RFJ4nL0xIGDkXX7ku+x2ujggnK4xetrdP3DvuZ1AWDH3Isl5p8Eh7U
m6htZRaUfb6j6Q/x+0qvE788cYMtDNCWgCPKeIVL/WQw0FFnGgkMBrCSWf3SU5f+9Hi8UcWqD1FS
vLRfXlVzGq9KlIizbjWPEo7XiAvcdKKL90FBiX717zQXhgQ4+41M0Bb/Fui/4nIUXAA8+wnGqqh1
V7/2pFPQK+nmXVpTDg4DLt83Zm3UYwc7Wig8L5clyke0fYxQLRY9EbSPRnxcBMX8iSB9b5H+HaOT
9cvnUmsC6Oy/4YUZMX5uokjwKZiAGvODZ4SJodcakSgcE0+4qJeKQA2kgxPdlUMXjlIxGFVrRRho
t0Oqns3m1Kle/A7LgHerhiZE5sU9IAUVLVlp9PXmjnodOxG8C4nG7m9xJc4CQDmjxx2vFnieydhk
yG3zGc72Hyu9oSLDfL6/hSmJlXi1zTiQxFyexH4b3YMo+c7zgeI2YXAcFMGfcCS/fO8VtlBE3Gzr
HpX4o6nHAbFdvV5RaDkuyCT+ZT7lAJdw5gqllisMsROLFTa7UQAgwN6H/+c0IVeYRTT/p7H8oAD+
nKVZvHIOagJwBvQVgzhBvFUhVdlh07b76DhCT6ew33/oSzbQTQcfOBZO/HnpiebsrWX4XcOk5nRl
ywGgTcUNy0qOupkD0kgCyy4ZXGJbJxIBzRc1lmpeRYB3AIsD880cmrD6aSgJfyvkmR10u814/S7n
je1jdBX6dCLCEGdXlur15SIPUeX+Ffwy7jEtbA7V83pzD6v2Nyv6YWIljuRf2JUvEOLPBlFTwove
TR1JkdboWsbV23ho9AVTfbp34076amX3QpR7ii5f6tci2luVrS/3CtlAthX6N1lKGA52wcBcqtKC
QK0LLX0rdKpYlOCObY5AmWU8wr3qydbj6dsZuJqr36YlNqOZZfL5nVDRl2TBkPqauxUQQ2hB9XP1
xIpvRZjAoMJpLnL4xe4mSTDwj2u9eRL07T/2ONkl67qCdEKW1iba4zCeXYFdzLVGmabNyk5Xidbt
fwL9YtIoPR/j4dRb7hUbwihOIyO6Cw/aszPAEX2iaw6F7V57ff9b1D4TV6DwuPGX3LBLz+BOYd3F
BqYo7tTMWS3QvYbrUIcB8hDeq1VbfWjnZwT+1QeqCHIsTh5rDwfujh9IlaDTKJue4CwMlD9UZAC8
xIrLAy2pBecoaZ8NeLtYUkRVAAzvHFVaS4MEH/Qa2QLZHnXqN1AqxBRDF0JJvfSbzekkSp16ehr6
caItfcHN0RbK8xWJar8MPSL3Y4ZkllCSmX0n+UNoOqf0m4MTl6GoXA4vzRQfDe/uYaLrfuE2jr+T
8Xi0JDnDUGgcUMM5k79vVflFWUMRySLgrK7z42bsKiEQYLpJTsjPv5rOHiGRhIobSO6OVWENxhxo
gXXPyZgAjmss0juSxZ5dYii2gzAIFlWTD8iuezyuY8IwLIRkgE4hC4SI0c3ZHmHKFS4dFKWew1XW
cl7B7aej5bIyYxyQVkG3HWNBouzNpyWML6cYSCeAHTBsekynP9ExP8YGdUQ99jylVvlN5chtrHmD
v8Zd1I4yyZoSr+4lFmFjXRArAPspCh00liE3aHP29ZGHspEHNLtixzAPd8tyg4lhJsHqF+nZ8NUZ
zv26CEs/oDZ5eTdSymCe+siy/al/YzAYmBGtPeSimhw1tr/+9sqxbIpNnL78e4MzmpvOYrZk/3OB
ddtDA05uNpM6HDnSw3yCMbhVahIvwcbI3I0BY/5q/PtplQpC9VNgtWHhkXHYJ3f8+yIER9r0/QTU
RkDZfST2WS2+gbAgEhDvf9sHU8jacz9FslXIMWQDcnfrvMtZQ+ZgRKvthr63A/DW/Wx+f/Yachsq
AsQD+dBx1S/1TqngXCFMx/EYoi4Wd7AGQdBX/xPJSbHNMuTUbwxRxdVCjWXFWZfGGJDU0llO/Luz
q4+4ZwZ2BtYYPc12KLWUJrLF+Qt10FW+c3L6013IqmIFU8tIvPgEhM+5I/pQ05EQp/iJS/08zwZK
XHdIG28U5Lgq96HtVYBsjlK8AwECzgl0CI2ZQeCDj0n1Gj84tIRfpRlxV4AWU6ZCP4z2hKctDRoG
mRTSAzMyQJYb5ZXWm8CeYHUs3bFIq9qm77ys3NC6/z0KfvTIbRz/jIIWHxAVmFT2uB2lVbIFxGzW
ChF/o+LOtDgC7aVcdPHuMa0G/O2QCDtKzioP+icVos9DR8YWL53dzZGAXeqSd//TSgj9wXOvv5Md
1EVKmtNvc70oSQzEtFnbnexeen8jZvV815Rku2gKN09a9ugY1K9C+HzDQ877fsyYC4iIw+VwwMek
+d2hgNmaUB7lKpXkZ3W8oAzwimaT2y28qhR/MYH3UTwDdt4Sm6vI1W/292bPayyOol+jnYQcZk66
axC2e4EMCazG3NuzOuV+kZYnJuUZq808ug8WlQFGppN78Cy3muiskt4Zv6uhmobDZ3AYX6QQIfba
EutsPSHPmC041xRV3R1bOT4tggVii3jV3j71vzwVQns4gPgtFUaoA3XI+jlWjXb08L/0p4A5O5NC
u5T0r/Lo0QoA+lH43y32fiGj74puL28w03MdwR4kKTzuSd9caoImR5xCxBLl0lP15ouIbBIDi5vj
92bi8lzmL+nE+iMOBQDUfJiQgxN2Wtvv1CQ9WgsVASkqur3hiSb+6/a3CathUEfWMLpT4ykvDRp+
EdIRwu1A2yHPkzKtm3TLjnjQsm2sMGloDgq7Pf+Sy5Epx697fm63DnsW1DBagtg4TTkcycIM5nwu
o0yl2/Brj4zh1FOFMSh4PbEXf/XiKjODDG8wVze+SExs9709H3OtyxruimmekyjZz3MJDVRyYL1u
b8f1zn9rZHkmGa5qTN8PqpAjVxLSg8E3ZPnXPtwTrtUnd9a+5bmUARCd58I9HYILwxSCaOmikDC5
zpBfV98eI52yzEyvE73s1mp0/bF8FCwYNU4F85+hc/STZxmR4PdzyqLrBJGHAPtd987dK+QHtnYP
4WhnShb09rKdPmIY6uIXfaxEa7Np+xlY/IbTkdWhCvphdk98z/1gx+U2U4QagkBYLlORNqk+cyOF
BvOKJQmuZlqE26/qPxaGOhSt2s5o0AmBh/chXKd0S6mv0a8bCRTpH1R0AN0Z/ym/d23sVbllars+
Z/bdDXCqY1y1xI1U36VPjwsUYao34uQ3HnDHOnl5rvQxyn5zH60Ei4tvTAeEV3QSTflCd7Tpyfon
ivEUU/yeEPI3QaxbCvhSeJc0W+XNit/hNb5k7FKLWLRABFInRaQExqBED2Vaam6RK788B6heMuKX
AGFEubspDpFNz8VXuHhrHIKrKGYhODoBqrVSYUpO+94wz2ja24ePwV5ITuDz05lQCbxSULN5PGZs
gDd7JFrSkyiqnnI1rqC5Nx8Q0IbYg7fk2kNDkZuPhUcEAkzraKdN8/7SDtkIKh9BIb8SxB7DYFDg
UUF+Bluqu9AoogEAL1LP3wMzvbuGTvTO7nLBV/q0R6lEv6aaz1SpDbyuOe7+iJPqWZhCw/p036vO
Tt/zX5M3UqDLMACvLRietxhX0KtTZW9UWPlh8ThMUrCEHQUmjOtPS8MhBZHnxjW1wp/yZ1LPGsBk
LdiKZL1cdEkTZc+GmQ6ole5czQNEcOfsnwVuVl/Ao8CjhdlFufnaS/GqlXSnRgFD3XJ208XskjBS
7l3RQw/KiwfN05vvHXh+a/Tf9FjxIi2Bkfen3NZy9kcS1hEIlONwQpFIvK46nlzm82jcUjBoueVG
CndwJmd3CHOjq5163tHHwmAlR37jsqrKOCasm5eyfrLckvQ8+sioztFGyxB+yNATw2bDF5qi3NzR
5kn7yLyyxaPu0YocR+cwdsdJxdhasf35b6AiYihDXCdJ4tdoz8NmAjeN530H67vysToY/nwT1Tlz
itn689DFgk9BzgeLyofgqhxH+ukuK4tvLdvlNnqw1POQ1QQtagS59hlKH0Ew4zf7Owe4hRU9UOEm
QXBUybnwp72rlpRrTojJoBGTw5vF5XakDoyBWxcq8bVwWpemeuqvUTS4ZtwVoAZkAf3s9YhFYx2m
d/DZU2nisR2vmt9eZEvU4JBesw5wyGS72oc61kgVgvyQLqBZSrgoFuqWJtUg4nHS4PsF5lxfTA3I
4xJZG/zczJTO1rT97KT+HDdwxUDOu0KJhxzyGwLIkN63IMj7twD5zwW7dQmklh2/77R43KnplY01
xFm8we/NUWN3CYMypjNUZCFqOKvMWYQo5vipiYKHFtuiyIzK9WL10xSAMWud5DYExw2Qb6qUh+bT
gFteT4hslKA3GsSqL3E4tNSeI1Ckjyrf/gjuVzKmieNX+9MyHbxyLN7YzVnHnWDqAIVB/HLqpCHa
rvnhuMehbAxRvmHWhW5rd5TsUAaBuI2U+LeOxWGwZN5J8jjrLwiChPNFr78TWC9qBa7kTBBwK2JI
OQaCraRo4hf+bZtifRZCBf+hsFRZXLm4m8ziA4jBcGxQ/6NveZi8zdiRT1NIdsPNSG6mZbdErQcd
6ctVfzKPLHIulvJ1w19iQob20sLCINQcmRRpWlvsU/NBvlNl070UqOi2mnp9NHnsxP5f4o8AqDYB
uNDY5WuFTJquhuZzcu07Zjiu/mckRny2bn26YkTqrMMgdqBvSmCnbZr0Fwn5OuZxYWvsBQnHNyA+
zOBTrj0jtFC4ZH8cAo/A6LR0TFU+xjl+KN7EgWHNI3tXoQwFpkNhYRNycMGd0QpDo1jNWLOt2aEP
egxdaiKQPjh7nojGl0iw75Ef+qiFFjwR2iShSeNHjkwHEPQbsuPHXZtZh6Ql9bnROpWLdpbX6839
EL3TN75DDYAeEZ/MoHVbYZEup6iEWpHTYRe9orAS6X8CHNP+Nc0CIf60gz8tL3r99Y93k/7/C658
xWUt33xCGdsZvuQz9EypcLmQhqjAv7Y84UOuhYuhGcak/5tAm2+I83l3ScHRd12zwXWioGkNYLZT
wZ9xoiFLBx+6iGzAsEgwET798KmjUlG9kNLUTcolGfPD2xIyJ8qTIOnTueO0TGeXjlvvR8tAFzRn
kLfKH8/FBcL2LYPoooTN8Ln0RgtL5rgGhpBQzVx0H6mSAZIgeqpQGEPf70/DloFpE8LMqPccMxB3
6r33/LEn0pmK4WLomsJMVSJdJ/T05UTGau49Zx+Dc02w/UEm1OzVbhQA17QWfKOY5DXHIePmLrO4
nSl/vLI1lpmSWjfnZZ3gTLYgyh7WS+wlpaDUG6qqWrQa9rgSmuPry5JXLK7opz41M25+QVHOjoLO
cCqObE/K8r+Qu9+aqBflnuy28USr7Qc3W3TpVdM6+xU0G85B9ZPsWypLKfLJYjzaPH2DiHkoGro8
M2TuKONvE1ONL8b19RUiWqyZG4AlqiphpK1jKeDgqfYLjMJZUTsG0+SCvEbjlgZKIlxTshAL2Ytu
dRM6vwiyfMo+puZuNzNjVdgzty/Kf1evL7EgaoAKru3vlEQCy39fE110CE32wRqk65lImjngv1wk
tqpK9hz5zSxs3JxyfsnWCvc36l+9+BYQFU4opUELN9XZbB7ZEjtUknBfiKb4eOQKqbLMJCBi9UHb
Z5YRWvUQDLvl/doIi3ZrSgWXINV2wyjJZ3uOiJawppDQnKYVtVweynft99Et9GwgIhv1HK5WEQT5
CM3wHWWazQVneoR6BcqekHZ/TyFX7MaPh5iJ88Riw5WHuZyfTEh0vWWZ2A2iQxDPQS6bsu/GbruU
T2OtKaHrinU8+ykC3uds4WdwiI54vVUzHMkfp6Iv4RTqVFJk5ekIO1OXZZ0hcP7lloxq9H32ENTB
JmiW86Qy1Owv1C/GGfnoa4UY5vMU9tnRgFKJpQ93mPtClN6Cw2ONcJqBLyUWvZH6+SUVf6dyraxF
PbbSY3Yr+/1rnzoGq2c2tcZ5tnr9Wn4PJJj5I6UTcEp9ODkmRmprljgu2j/AGaTkEFkmLwRP1rhh
FSjijY12iWbdJJr5cicU9rDEsTbUXBRNtdkCGekDRzrpI6Dib6dYuWyiO72hzsES9CeFpCzQRYH4
7zLEnKis12qvn4lbfuBWBdTWkZgZhc3rxd6TtbEBSKg6GtFSkDxC/U8OWejV0deiU46+GqI0MszQ
F3US7nz05/y3bewekUbVc/mEIrj7GGM/YwCMg0DYLsT2pXf0uohLu70YHksXuQXncdBG6RicbfEF
nDqkWaoAaVcflgYvYZnyMTFuD+suNmrT+/023+OgJ0piGA1kNlechVN58r12Dc74gF56K9fwBcE2
Xal3FXWEXW6zDf1XSCfqIdDFwErbl5DQTEwftSgLnh2x9jEi+kfXNR4h1rj6Y+lZPQBntcv0cOB9
hYyP80A8L7bHYUIZKWeVAmeDp53cmVpY5mkXssL7nY/GqJ6/hBdvHhFJ4nlFzFN8ppZQniMSaSmG
azbi09EYUBCb9XhIJsnJ9F4p891uOO5pxQ0O8RzURLGIHOxIN+u4INU7Ej4C7V2hFDUbaazF/2ho
1HfLSazDF3oMdXHoqVFKKMEZz4cqMzsx1X3mwpQMMnXDKHFhWIZjpEVe9TAghLOKxCgqlBT1WIFq
HSzM4iK8lSnsqvcnx38UTZVIwVcrNBuq4cKydUPj4NZElE59fQZU522+S0IrqH94OMOwnWT4qp5A
9e9PJeNIdc/ITyC8CMm134BC6K436hkVH0FB7m+R9mNd4lxk5svGo6aqzIMUktJjwSlPgLPCV7xZ
GG1tzVIR0y6/cwKUjlw9WzrVTp3wTqey1SNzc3xrT2JZSbSYqzYszlL+o80E6+D+Dq2sm5bqtqx7
5RBsmm2kFDpuiQbTdSlUkDCFA6VGiM5llrul6/t9mGsAzXYpvXHp5VoMFxILQtmie77w5jndn8Yg
tmzyExyiDGYcaMOImRZ3iKGw173bpED6GhVEbZkti2LHPhLLFHkn7q6wpO/2Ctz+W67L8AF65bVT
S7kse9Gi1dy6FZysbzdvGAHqzBk1I72h7gbSATO7uoBPen42/KWPE0QB1qcZ5REpYz8ykIoLKhXl
6JoyyvbnoYS8U+viWRFEynHw6v7v2IAi3aGWW6lsPDqkqHndQR8ViLzqI7EpgOEFE+sjo+R9ufs8
TzWSpCT0P1JbxhKGjDIlo2OkP6udOs9AZXnMq3+noi9LaOeYZ+sjTF6yhGWUOiIHUV92hBPw+syQ
9gWGQcJLBLnAjWIclHlE6SsSzKXVmjjrXA3V9o+nDDVsjVtXwwqUUyaW6PXnqRxGstlHyTLZCAB9
WqpJK0BpafouW9+7AwqCgwYtK98MrWSG4rY2r0NWSRZa1pLPDBRTMj8Fv8PZ5QbdeE5z/4XkN124
t6GhkkqRiDx3aN9nm/9BCi2TDG/ln4DdWn4Zz+osnH69y3sdPXksHnxfJxd1uHcNhbVosFzmrWFH
8T4PbFUqt3D0ORCe7Y9T9BlH0+9Rict6lXeQIjtuqCApDC8dPbYBdckhv/tdQf4rUhmIpIU1BGaV
63ImdrSYWMcSplBtGYZCfadURTD27QVtxfffDf27tBuupojZXyBwBtS/soEOO7fiwcUph8GponjF
+8ptNbAOMuXpF2XtNQIJSGOfppNvc/OxC7FvNpm8zUeOi7AeKtlD6Bc2HOKs9e0591fLMXOnFrLN
1lt8Sv5vD6G3Q1zmg2JOay4dos7CUB7W75Jl4w8N6RXaV8Ww/CIjNUuaQXYLorcb/lFPq1oir6DZ
z4tlxO0rdQvLihtTSjs3h+xIPHr6PqcNK/uo8RjHgkP0O7PPpnTd7lcNAct3UIGQxp162UIcAh9/
RSqe1r2ow8vMOzMD+clCnYu9/mzuDxBJICfvbbzyVPjpQ7KMS4T7mwYvHYiwTrxhunyGkQdZQ2BZ
3BxMAc5a2Dyt7LAladqJvvcyrPkIaxJX25FDC3JBGQJpUtQk9TaJZ9xlDTayeECqeaa1Gjxm+oVE
VRxjze74B03wFM857aK+Z2GvBASkmkTxe7o3ugx85aMseoId/QpvDeJxuvgSsif/1v9ni5verh7m
+9nq2b9+TZ8fM72oaDkR+BfL+06muXv+u/Dv50eruoHIgDRFq00Cte7d6pYwKB7pELVp05opnxjI
OQ61UOV26BJm3bwHoM6fiuQx2qDLbh6xmYsOac4vqEqTI2FyQhNTiYZUQLzVF1ToGeQYo0+ZD2F2
Bi3VVjWYby8H6mBMoXgJOk7pG+TfRQU3qKX3SBrQaq8gPHux2m1HZ3TXoJDXFxFksjfqYnkxxBik
NjTKdZAoGEM+cVeyDDrE1K9TQhQJi3jbuT6NTpiQc01TY9zDbY4m0zHkF7Rrjmrqw9sQusiDCbNW
uCoRMwSRDUi2DQU8iYcxyQjtLPcyddzmHyHJlkdp8GoMeTMrZ358Fc0xeX7HiMZ2OjIKOuJKki0L
lB0OvLy8hvZ0/12kVgIgnBq6NJDTQOmOiXCz3cJPcngQIFlh3LOlKan1l16gGK/jPPKiCP0vzV8g
3GBUkvLLJeZsar8eBdwP1reHWu7B0PWp6HcSYvQZ2hNlgrplo0eMSBTJGBlZZqMxMt8/OTJD1M25
oi/hDH5MJRGptk4nCYczt3EeBvg/8A0FnGgtyAHcBE3Lf3D5FA86v8r1iyYJz82w5XAd1L4n4NI/
kpFtChDmO5C3R6yOp8YWl9sX6jagSgFPdsAJQMmnJJX341ma3mzLldSG99IjOPQoT2W8QLtJLWEp
vYjERy6iU3phqqcNwrGNZ/5Kzu96Rou44NPVApiR21zAoc1jzq5+JHg42CUdbuXAQdHMVZH9nBbE
RlL2KnYxQUjiPfJ48mb/VM2gEzZUCiZYkMj3yNABuZ9jNkd07tAdBU3gebLmnx0srZ8roqm2l2J8
bXC4PKi3oG5u1bICJB7DSIw1EaIhNIoyOtRwEv+WobyiifDhxWOSpOEtEWVeQGfWqcZSGezLGnom
jNN5J9Lwj/1EZAcg2VKauvK0MfSTTKrL46geg0APan3SzLqvJ6O7OS7Wza6B1CD9YMfa8Fbk5mkd
L6jvpfjIHGfqXhVZfzfToZhWrhzAdQ6NGtzUKBo4UMHQUfUCe8W2q4GnSziTM0xIunnHozmbXmQF
CRDai7F2JAx5/uwe/Poc59ARDVyKR6I87WG126g4r16eSPAMdh57+AdxqzGN/NxCatVLqklG4szr
JDMwDuE+1Yh6buHyReIhCS0Xd+oQIVAPmyZIg1WPJmbJlu+/6Pqv43jmScCXJtgOTrPvAoUfAUoY
D75bXZR1mgL7/X8fCpFimUkAGQtoEVor/ivhbAAnTC7/nfRC1Falq3hpsQ6/oEKiBo+8BbxpV72N
Isoo6Y7FX4AG8odVU4UgpGh9wO6eD/3ZOVgVz2a14jJem/6m00hZgIfEVt30Od8KF+Ki3+IF3Pl4
EkFo8h+ijJEZAoOpRapAuyrfy8K8Y8MVF6Hvd5YuHaLlqx8evvrgEvVmdGIRIJr7Zb+yScvwGVa+
vx9YQUb9dR/WNhJ5cBySV57PIPe2T5YIIao6OV8CXNVdy3VnY+k1GJG/4aqmNnCNMDMoSTovMgcr
9NHpmQrBnxLsjUXKkGJiUEqDFNpWlPSKwLvjJ9IxzdcwD012zknDND5d5s97tcLVB5osY/aRjS/7
SuxMsZIUu79t0OlNn8c6uzEAFlqjT0j/1a4LdcNcayIRzvWAaGZJHtBVogSlli6zWCet4cPjPE6z
EJkjskcuBEznkyDv26DBVZqV6hIaYBLdbbT7wdFvYhIRV9bT0jmsWWAulI3o6gMpsDvwTKF6w8gu
89Smc9gfz6wHK2SO98GfOtRv7ij0X6mNqdwR2DuO9tWekutH6PoSdMJ13K9gFu01YXHVxDkAc/Gg
ay+f7VdWcQ9lq+s0IfKqWv9BB9wjdtv8J8h859N1cLigAfNoOrWo5ufj7TUK6XWS+tJfHg0fhWDg
Vy2tJmpjCvSlTxYMdD2Pgfdt1k05797J7/H1Gta155Nc9Rqy1mBBPGERcX6v/MaychP/5ZOPG9Qh
W1oYjhQVJ3r1H8fgACRfuIIZahF1EO54oBHUsE8A6a8SrbRpC+DGEHaxn5MHdaUrb/woou/LykFU
e76zdVWzrQwsLtGPTkd07KSwqroOSC7zGZzsBMu5YTaVFi/WAryGqjRld/EJpbllr3B6/lzdFGgJ
UKBxVxtdPRecaxrtG7OlxSBId7fyI3wUhyAdUq7nr/EEbPFzg+rnH4oLQCg33B3vdQMueRHiModJ
n42wSFNMaNdV4GuwvOQqFM3kZudTS3WEqTbPXDIhcVL+dN4P5Fl67XfnhFY3aTgPkgqKvX8f0dYW
Pj45azvaDKJ8uC4GQUPdrgZMYSOW/XmrQQp4uLXsqqbxqdK8x+6BkomO4Lhd7nBFb3ttNDzr79y0
j3Sy6ew0gotgxzO5W6rDPm6lvLr9zq+ybEaPQExQxd4h4wg55Q9hC3t4zNxny+0qJINJHR9Lm2y5
6tENTCeJUeFpqSjnLPqRiaPVW3IuSFeNCW0qhTH58EQBb+uyEt4kxe9cRMrvGyF3pKpuo0R1+28t
ul8OWABMPxhGM7ondc186iPXqUh2+O7ugHRcFFhHlUaCPKznFdf9/lsZgIaE59UrCAe2oVhcuvjR
viVdqUT0ktZ+5CdQ++0b1Hu3Y7teBJDmcOBtMm5JFRxNLToizT6vMEu24Vb5NjDvAOW110UdCt97
LpudSJUFmRRkVpi7CFYXVVtm82Y7CZBAp7iTjfC6fK0V3EdsrH3r5vlf3WMR0I7MyMxGsLmV488I
dkQwDsIDzxPlX4rd+9F9vLaFzTmfqV75DW4+l3NgJw1cT6+JOwZOKBivz60zrENyAjvwI51dvW2l
b/aOIIHBWekSwL8elkz44K7mFyEvPROd4qmnvwn4FOWkr3UIxhxM5KTw1s4fQ8mR/STDZ7WIFCZJ
oesHvCEx0Q/7hHH63jx2PtFqKrYTLyrZcerXZzVInd8gdNQDygopGUbGUy51RKd19f2CpHPuIKFu
E81nJNvAoZposVI7ACsiFmMT+qWghBynCv4hAktB7lZm4nC7JrH6d2Vy2y2FPUcWTU2z95pB6+Sx
pFMJfap0M31ZgLfZFMwY+tom0FzLGx84XutDQ8py1xo3Cj5qrZ8gwf6Fx2ImJJpdRLkA5Xp483Zb
lfXst3DyYrYWQUaU+wSeMUv7iwLaQCBVGamoEVe2vgeliMZXqMAadC5tJamz6w1pjrqB/oe9Q3pM
PaUt7daf627kGub41rkym2gBpfSVRr40Q7Ho+q0eUyOBI8aynUVMVoKkehDIfmBXIK3yCL8bySpl
wKsgk9vd2XkIOXKXZ020GeIeXB03C62849DhPzh4ASX/NIKSqPieFIdoxujHAG55Dq8A3zycEoP0
6vu9lHKumB/SQ3fEDUGj79zZo5FIR96NuV96Ep2HeEYBMZX01iLPdVB2U3GY0F85EFwdlSRNlRg1
Hroa6aL79hdh1Q5kY3VeKUv71LXO4wIWVQ6x0zrc0Bi9kiHM5+y69kCRuOfliEVvdIjhrvyRPBW3
r9vQpvBV257GcrFNIVWC4UGtoizj3JibWJH3P9otbmO3knVfQ6d9gZdn4FC/ouelZNvkg+7a/JMx
Xxh6fQdDWOKsHyGErKoBgIWaamCvcd6pEe8g8mttlMcKgkF8EGzlY8k6GsKZoZeWvfB50MxZsvpi
WtOVPOJfbaGaIvW/J2LrfiDLmwMJ8i4eff/pIvW3OF8sLAV2wRN9N1pU99FypGIw7YuMSfuqeGYu
GrXdAFyEFPx5SJCLwNjhX0Lbk6KTBdSzeX41L5kWJ+t412J66YV9VDj+Hnyhk2pj2qjKoFCcIWGX
dgc72l7iXAmisxjCHpxtjq/ptqRg57DaYfuxQCacf7/5ULRD551+1N5VcnBYNq8zWT/TK0x2AtLQ
W3yl3/q1dHZSeO89BuJJNuPagjIpojsNIdRcj/VMGLe/w1kgOvv6Y6Q3C/6ez9s6EUm7glpR/neB
QFv13pcg8+3rYZr83GTnEHoPEhTtpSegjblPvXRuXfD+M73g/lLyTGvN39kzRiCeTJ1HIdLa0yRJ
o9TfYZUtVO8hv3EY1l0HTMTB4eUBIWDtl64nCanXbqjmioaN6W9ayD1kQQ3H/x2Q7zkSM7oNU+Rn
PsGU0xcqi7mQtZuJAHqpvCnffVZBbBhbhs/uVQoZXXxQCpMmEa/0HIZVnj1+/7bJ1u7+LVFt7DJ1
uDClKrtqsJVh5+zAJIMqkSKVL4FVasgXObrAWYC2i27ODpWlXC1UKi+2foYF9J637ZnwrZ+Xj2jg
1IzawMqA11DV/oXlwI5vJt4xMXmgDdTnmcwYR9T+IIcILjb5Xd9faSqpZswDxkob4i+QEXOqNnUK
1Q8aco3zZxuHDVfYRDdzoOgm7NUC8SUQuQXnFNpyayCZUXVp7b464XdK+cXe2rfpfqmYR5usts/J
l9UTsHmcjIGYtjFTeHSPG4ITWMUtXLeZUzP6z+IqfK9nRwKyITxpE5RScPWUZFLsqSncLdn/kg2T
DVPM8b7/ZlW2HAiv2+A/lYPbLvAZwubmQ87a4cyOxTyeCDDdyHZciTYSL2MdaTWfw8mBOxnboMw2
nHVAE3IBpw2NOo3xPYNpjnUUzenA443vRD/qZxidp3aPXREFsPebHKrf8zeG3QkU0ywEhdHawOPk
N+NX+3xWptUlvAJZZX3uWTeEYqFKrzRPSAzwNhGf9KWmuhNpIKoaQzgYOLlEmL6JKBaMsCHr26hI
WDrx7r+0KqUo+CmNMspp/iM29BSw1nTpqkkfUKrvZS/7dyLvuwvN2k4mJiORgKKYJiZtvHiR+7pn
nEaDV+GGqSGo2UG/IA7TjnDcvlwpivapMdQVGyicKf4YDNnDw+G5iKTSv0jaDBO3y535ZhmnAm7Z
cgc9VSe1P4ArJVt8r+AlV4ToYLBZGY6LvZf9Wd8fi7O7+uSl3JTM4fdFIs7NoidEZMCLeUTxLP4g
/WD8zFlpgFEY6tqfRI3MM87MUjJGF4Jh9aW8hEb2zIVkoaGO6392TS+K18LcAGn4++KIFG6WtTkz
i3SORVVEA+vIkxcbE0OOdgNSp2N/uvqA2f2sSewJoED11ZF9XouM5XXg4FjC9kxmV4Zpbjb0oYMD
Htq27iWjuMG0dPlqNjnvV8f26KQycGo8lzxmLa5Lmy51VVnFt5yPvSNE4e0FUMgpRxTQaC6AcA7G
+6Nr3qu4WDEh6izrdeFZ8VQgBzkMk0c+TiLS4YGC5/hMV6f4vrtkl0T20wNb9PmNnPH7ud2LuCHb
8JKogIjXh8aN5vgjp3t20VtYi5nKoxSKF0/TssJEjPFvfk7PeFLV7NnkevKGWMtpaSiDDRQUIp3C
Y4gIHd1Kgt93XItdO+rSd+OMUegm3XoB68nJQp2cGMOFZcSDeAYUpI934mZGnDRElTSNjcnyqfkR
1ZWB7HwzUHykxZQn0VbgRaovksyZ6ZdpKU5VhT/kNofdc06bFgCeMgfdvMefu1NbwwHO26Mgzwkl
okj4H+hGhAMv1f96OIHPep/C2hTUmn07MLXpisGRxp1jzc61y9JHYCwOws89cpOukdcBDUBaAQ5a
+CVHGXjNK04PpxRZjD0kd+nYmKihx8aJjd9gFY4RlT94sVlZMP+WzMRt6RoE8XthUzekh/LT5afR
mxBgPyiddq/7FOvIGJxtGWF2qDFu+fb5llPO0aZauBapUKzkpaDdDV+AS78lFXOfao7sAjgOOvkv
NHIvMyortxylGy0Oyhem0MbsS01c2eqMCMGurXkJmq8eyiBeKXMZ2EARMEkl93DZ5E0Q/Fe9VHiM
DcsNkZMV9jwEGkLiKEy7mMFqhhm2fqoaajMkmLtPtZ4PIgTniHfAlMDdX0UpP/HOol4WH2zEHmAF
AV4y+mf5lcicq7oS8YoBnsveU246wvVaNxm3+64ux+agXMQDbig2YK704+Ed6fEHHXsFMOGu/v3k
w6awjcwW+7QO4La2GMpn7JkcwdBM23FtldgLnKkye1ZdFvXSW19FS1febAdg8DDEV+HaoTzDub4y
9kt5e9rJTEvXSk4jgTbj/peLdcb5yev5GU2H6YGCzYmCwk+GwEcJLZAahc7hnXK7tIWbyGErByPb
OcMJzoStwWIoYtTCkukq4SIn+v7wKwHmOE75vhvZb0v+n/ihaWkiWUUtOTrHV/tDBBvuV1kdvGX0
r6TOXRXv2dLnoYUdJdH1j/5icDupWMthPgLNjQs72wx51ZYPZjvTN+SgZtQ/IbCT9meA6rqtA514
QYDa+hsbJu2LlHFi2qYJkA9hpDWeaogCWw5s5aKpb3SsCYb5qrY2p2ExYqhHg91qEv6nVKh9Svrw
iSZeydnfvUfxkd3ujs2P4wls5JVVeRtuQ+Ci+XZJLwEouVDWunnyQMAnkuU7Ap4eRyxf/pRJPuvU
P8W7II3WPwMcmA7itMdfp8jUfMDMKlLuqpYGD3YlWrSR4hsn31MjaUo9AfCbwSGep6zLLKgh9h7d
98reiTuv4yNBhWWKdZSNYi0f3ZgG83WaCPZRoUSZNiu17UWfF3l12JGqkYBwyap9OsPzefDC+1lJ
of0SwHSwvGqqblVG2nIsxgFETQPode5nvcQljwSxpLc3m49C9X5f2qWciok5C1QIGf+F2Ze4q90j
6wf8BxkJxKLyKlow53/IpJzjo29i/HsdHb+UF0gHprxvCuKL+aibhXmLd7tSw0Y9iGWxSuHpVm0N
4yhBJU61mppqjdidrsRVdduUesxDHps1lbGtbYVWy/kz7Ze5cEJTVtXggRz+Je3ZJjJp+lWKd8z9
zR35JHkH145MR9NDTlYxBuqXBtQX3cbEIMbFTWZ1pCYFaDlepqghBAgeE/NiX9W3m27hqmhrFkXb
YRwtnncWazG0t05kWoGhtYl5BdlHubitjV/LWbyAimlYrxVflaGsKYFf//UcIbvK+bVBY4WRt20b
Q4YUPUtBcM2U/801ahLKMkKLkL+zBY06/ygsB9+NvuTSNH0rhLzD+HjieO+tp43pHI8G5p6tIHOT
85pZIXoIHRmI465zf+vP7O52WWfRorEDS9dzkh58ZLZThHU1DM8evDq7gIzUU1AaoySMl7vTKrtP
5sn8Rpajdre39lWQjh6TGnQZdQ9hmryZPEjCAgG+0eoLm8P6bUWqQhx3MlhTmi/dAU8DjBidA2gy
lo5HX4Oo/5LVGIhcaYjdsO4XXONMYJB3ELDxzc3JlhVfJk6Vytw9New+7Anm5bbsn0lG4OVzwvM+
Mch6MF3+2QyidUJn5e2dHNKTrJ4KZyaQpc9eTyTGuUI6a0/l8hXIZ/kKK+Ik19nWWwGv2U8LnAcm
ch5J6C7P6bNf2phralJ/Ol0piL9hI3J5i/Uvaw3cx7OFXFS7HDv4jI1IZfHq8jZ7CXEtbh6Cv5l+
lZUAkf4Inm9LJARD904zrs7XRZXtmJoy0W5VsKewsauRhQDbDaXLQXt9pqG1uR0aMFF8z7rgt5bC
xGv1aRKW0JYZOrgWzjq0ebxw78C9ahQD4XSMheZT63X1mbRP/JJ366YeZKEReeIOry0ojoLXalYO
+L2lCnFDnlExDCsJL8RAGYl63xgnZU0KhpGluXZyFYa4csJ+ovI9RAuQDJ+pl3GkjyhqNgeFfY4a
6859lsdLXnvrq2UXN4YQBpWMHi4QS9+/PxcPFjhUh+/QcJOO6Zv25pZXo7VLrCrggVAFsuC56YWV
lmk88HGInJ0lF4yGPQ22K/Bp5SrtKl9zIIa0+zyypXTRqNAHGZ8vm1qlGV3jUIWTES/9+4k45LbC
3RcWZZZOP4rjAeYVwoa1YnOJaWtwaSss57i2Ije2Zw5zp8o/AVriPRSKyUpOMmp9WiJ6PON5Xq/+
SOFleZKcXhMWpsY9Pv+m4I+GC/KYPBnzjMMdnjxcpya+VmUVcxI3ec54D+4N21rgoJOEuWt/Ia6q
mb2ostukhvfAYkOAosISvo0vTzkInxQI2P3QewdrzuFCj2nAF9U8g0PAg38UoZSXiFexUPvABoyG
HlsUQlChs7Ck6MLXl76A5CcBqPkZxNtZtoWVRPSAKmJKcq0iFBL+XG1n+5g36VdRTLxPoCmd7SiX
K+mkCK05/s6POGZ49m2ZfTczKOLwQoMREP2Co1VN8frMBasEWz4b6mEW5q0ih85X/e8tD+yGagu3
5K2FGYwB119fJ/zJue/b3rfP+rUnb5I7GubRzee32dcArdtIAVwjgWtwNHSiHSGGPI0SE5UOv6vF
FfdczKCD6gqgoKyM9cM7URWBMzOVyevlPiqyYapf9cgsCzpA+2QiLbWKcuDgXjwrUi1/9qbqXVNx
SH7TsoG+60Wp04iNOF2JXbeBnX3urKWCY6x8Tbzs+YfZ8qjwxX3yECVpRdEne9Zv3LVouDOkrGaf
cEkIhjW5+PbBgUjZC6cEYSSw5ZT/z+9p0urMQlk85V51p27UwyDd+QbTVkH2KQ4el9qg/u05Q7TS
wAsXtyMlMXwJ6rew8S0fkU5Qcwex9YFG+qwItZ9VrTVYGdmNGKLyDclWG5VPGtgyKzQug3Q6DL9y
AyjH8RkTVT0w/iLbSZTyV35zUHD0cUxyqCIjUjqjUoRCeWmYqWwRvTBPcx2ISQlFmjJ7+TGGW8sz
CEiuAbYbbfFNXuJ0FdLaoDpAcwNbSk5i7RBhRAFkLXpCXLSX4IQQaun7qqKy4cI9N27LkU6YhwMn
ge6Bzvhibw/Cf84u1XcjNfUIF6WIK16vqoJMoIXb+wb8SeBQHo7i9Agiyx+oSDcGpHoO+Xf0RAMO
Hx3AeOHDglkk+1hw1BnbP+GgzSNGPtsBG+YqVDN+1CXoX2LQwF/i/aAXLGWEq3kD3WSCwDwye1Th
DgYldGUzXQM5EUdJ+E32dIY486iTJhP6qCeqwEoTNXRFOIrOA9/9gwkfD9pciRSeAgjiocBB4bAU
dvmqDe4aayX6DKKmTDpvigZLWw4C8aJL55tbmbxu9iZCBMAyjctGsmJ5VN5ibc4swgQtBAw2/mUL
lttZ+Uib+oekXAsgXDgAat/rcIsmXyFaIKvus8k6Hm95PF/eHOFG4PMW486feJfe7lD4A492YZPZ
thvL2HWJRodWUWnguPSk8pkC2SdfcCplO4I5PedkXZET9EgR+LAVmqOFQtzZRIcgDS7JCOpWpL+Z
zugVOt6szn+FGr6Rn24XMjktPyUCS2J+Lqkeu485r/5YIXf/tbsTf0+xd0ZrqKc2tpxsBW/L6l/Y
XoW5tc+eMNW/Nv4AuClS3e4rXJRMWF/NFXelbM/ZD2wzVF7aOQ2HNJABw+EUXKsOThj2ErP8WROr
bzF4RuIbRja0/mMnsaFZMXg9hbOUY8zkWJ5aZhXujY9U90t26efSzUBkXUat9leujZbSNIPt7PAf
/463Ec38t2D1VOqgBrK8pt50kE9tI+cggdH8ylWsB7SNsIM30L+TNR5IQwD+lVE5FbzY8C4R6Pxx
uztIaCGanI49FcCSz3pm0mf1e2pScYzLzsco5mrqc0wlVOwI/E8IfbYEA5vmpb29EWqNIGhYvDv5
oIQC7t8BUH9rZTvhJZaAom9aIGkjdvMa9rIz7HW1kHNQbuct1Mq6h5kI8OATZNx4zvw/2XFYkx8L
AEBzdI2P4ipQxM93XMxTFtSSI4DIGKxx3TblAzILMomtk66j34orwP9wTQkmhIHZStgge8gyvAIL
DYmMp1zD2ZOhtqhbAkq84v/OyUYWv9krupTnM1tnH6icHBSsep/2z9KvYYS7Wk0h1tpu1QkY7Ers
lcIlWp0hrULaBTsDQqCC2/DGoH8c/S45fvZ1M76HKtYqq/zmCKughYXcUM26GfJjlEdoua+XWfcz
71xu3sxMyifkRvz6LSFoQC5yqHZpL4I6f+9lbY/wfhXXU9GIT7kW4L2S2jVKstKGsn2yJZEJlOKz
RCqH1kWNkfGVMmnQTV8oho5roA1e7N3K3ZuDFdikqV8BLhsc/thO/SKLRYNt+mV0GXmW3VCoVWiM
tG8c9aymkFDL7iOCNxffXDKx9zAc/h83aetoYAkVtAkHHZ8pv5iQLOTzotgM2wIbnDw3uBzf9LGS
9rIWmFsgUpYRwcLnNIu2LPP6T6CRT/ulI6OrpzTKr2axuSPz1kiDAyOsbQBF28t86w0F/vRiMB/n
iBdF+tkKYU80To+UoYyReGLBVH+yC4XrOx6m72Cp8uxnB5vXw5IOIpMHehERfL6+ilLZwbLTes9P
4b20H8X6X4TESbyPDWgJifWfzsKiLopQkGqVtzmPjCHj1F3AvboFBJ3NCyBdsVQYO+l7ukK7QQ5z
eSqUoAykNuKbzT22e8pTEGNCQsU9vvnSwK2avyT3R/AxqzfJ6X89kbtZLHFZ6tXpjOeWfYV25Ts6
jmnEibU2r/F0kJjqTx2kMzPRxkxF5tF/kWk4llJ9krVVl9CHMqOoSTktppBUjnf9m/2lMIZSisoq
iiI1K/47mRc2TdK9Iq1Nbdte3KT76BgcZmgo2a8AgtNHtDtvd+7DvMhVHSIsmrF+wR2mgw/TV1Zo
wlmRkctTa12FMMJ2VU5dcJJ9GOSmETh2MJNzyViqWBcQHEEpYZo0Sp+EBiNVUMqJ7KozRfKNednG
lcOV3aXJ01mlAOgPGtRJs+td8btgXHwzdpYcirQSaPPtQ13hOhkLbVaL2adbkGx6kdCkGZ3OXIoN
tSoz8kHdeUtpFfN17gegcmLicdiFDpLi5zeWEtvBx92v88tuVEV6Tkf+HJtsZ2ACl15HvThDYnia
jqWPxLYIn1UESRpIlYotW0ERKJtDmhD26Vxi8do8mAX8uoXIE90l1LH59NZfPaERqtQ+wYbRV0t9
mfH4xEBMMmKNb+f9ESfc1uTMY+KralHPjJpPVedP6c++kTprG9wkTpaMKLdKEWcitLG69zDm6U+S
GwTUUZYxCrEYz3qI8M4iUMmvAIC1AcaPShXcRLaOX7Z7whGtq5TgqIhfMVyjnRqfd2LAF/9ng4ci
kJSbf2LEzMIaaGaQDKYT8kBLEwwEiAhhZegV2tKf3EZLdbgorAq9jfHfRvTcPO+4mdDl8l0tsn8i
MRTtKMrfnhJ0hxSYw4rymwdVIRCYor4Ey2oCu8W9ZVZSOzFKT076/XC/RWjvPmaglS9cxMKOrL9M
1E9l0cumzTDoooI6b/tQ6znMKe8wCz0UlBvvGzEnsVflY0BjxGhAygvXqIv+rugOz57ufT9awHGk
Bxia38YKTZ4ZMY5xE6QsJFycjUfkCg3aA4m+R0I60rDC5t+0YndtbqwLZOolAtJdFHNoxPnUa/Fo
wXOKN31rtkBmy7zs8LM9dIdc2sbFBzYRSZU1LaFo/LYkY9rpfBLAyTIaZaxbm439bGSdDugEmElV
fgp9dpjYX9Fb/R3voU3sshx3eBdGwPQBKllwtpwVEam8QvPYeZHa5MPRCU1NxQwtLd+/F6H5z+30
1QbyW092+sy+/mD1xGJ5VJlY5z3Rs+e6QfjoVwbE7I8TMfGBYiT/lPAev1PNC2DqjRlJt52n5F/z
4FezjB+KnKZGqP60strQdgxSDVNQS9vt+K2Ct8suxtW/8hTUWJxX4fH2o/vLRgE5UzvNZGIhchIm
Tz1/ZSjc/zKPTak3eIX7kbrROLBLX0DvRqGJqd7gvW2YfMOPnYnDjcXIxhrVLccNV2uTXUnf1CXk
j+5QD2ui/812HlZkgojMmLBVKs00S+OsrzIBzQOEXPF9LRBqd4ajWYXZ+o9/m9yeAsNRT9PClOlj
z4QjJssq86J7DMHY3fVom8GKnugiUySnwl+V9xY5XyCZNxZzgXOg7I/Mj+C8PpnAw4XEuI2d4wP4
HvYxE0Aaad6EpYC+bPOTvB7mc8usDAfVeubni4oaJ/FqqUtQTPKd+rYSZIvcvubjSu0FX4KeV5pG
nBgBASZMFtwEIaMjie8Mc2U5kxSQcclzlr9JP86vEMzqRWs4xpaA7cVesIHzesDC8LpN25eMJYfl
uDgOdClc1O/OPv18bk8Hqjev9pyR8HnDtiP/eVL7Lb7Q9ltszHdCj2SPCAjjyJ8r6M7EdC9RLWRq
8rwYFH2Lo2D5quqSoWz0c0NgEmqPXP2CkVamGQ5kreLVeqEtY2Gdk+7MYZdUIOa1OuPgqjRLq8iu
wbla19PxUnzB607WodvhlM1xgxSvv+cSAnqf9EgBtEMKUY97HXeZTFMmWnNaJrEEnYM3lSmPed0+
74v4iu+tKukPfXDSA4bNz4+wd9En2AhwTQCL+qsIa03J+tfC4UoRzKB++JQnoNf1vpOFlhzmBULa
WYe5DM0ze6/rZSaPpydQ7gThQVY3E6mVghZC2jfbwodepk+g8F3kA3WrGuJKaQlUf9CNtBI3ZkC4
UBBz0g7XUlAN9I+iz3Kb1ROiWXS+vHj/hbGmUbhb2mhLmV1oiLp1QBrZuXLeDtFQ84GAEt7CeLKt
DSYHBzqp5n0igIjTAr5bejDL7QRVF2NFbIEiod1iOA9lTloswzmdrMsZ0dWc94hutQaKbttoeb6a
0jquSHeGpIoNBnLMbRLxn/E5R0RoKo3HFMOpjJ2Xvrb6ERDUmcnjH9MC5SbSyz4QwzFJpsdbaqUo
5wh4dsgUmBrvxwjLxsFyCBM9IvWXlOFWbhYkgp2P5nlh/dvRhtWcOeqbgHRkGpKWMAdiKPb2k5cS
Hp8vJnLUxwlPmCE5N/Y46xbZ04jSrXqGwB0sVDacNLPEeMPryiFK9gJywacAKu05sO4owslEWOqe
HBYi+YUYHcccpWEcXw4lOb0T3eamcIfsHkIPThH9OIVD3+iuXwaqfcBhNLWTiG7lcLQFt0bg3P8r
l+Dvo99beXsTcCFce10Gy3dzFOHf/SiW6auoOhNJDnjT1uNbcFcog83RTAb5TrMqTCQzwmwpAOMK
dSziP8lghqRDViC7IVjI4tfdDVsG371/RpgsiuPDnWf3W7Jt2AsNi2PiWNPdwyDtfNUYQqz2ZkwP
NVlYUejdB3+HIFyXKwAUrc0nEaSO7iL3t+fGySdfQtvh/vyGv73L1nZI2bZPdOMbjXfbdJERp6Pc
8gg16mRskGqIgjwHuvUf1IXbGUBpqqTtdwnyC3SH2JmEoRKWymoJrwNo/57EwKKPYBKdxY11FdFQ
6uOBakDVUUrPblYtQAeYmmvgWCCFkJav0BY6Xr0Ran2NH5/B6BgOQ+Sx55cBIswVVhvQXzdLUEfE
LhT6/JE1w78/wBQbgyURblif9Cl/wUcLRwpHF7bZEEtqHxoSc3Tz00TKI2IEslPLBDvjdTwxRPXD
osEHrs1+aAtJUFi5lkqt2yFtkh8Se7/i5g+DLWx48AWTAIL8XzqgTvHI6Gjy6cbyPIW1UupP68GF
NOVcfWK6XWdp6kgjMEQJzguax2/iQLVYGC5p2Mv05iV+SZGGw+7wySUSh0MzZbe51QWtNZQoBC3f
ztPSJBg8XsMyXjz/iG7FCdnA+QYzseFM5eumKAIYrHVR+lTkv1H6qVmSwl3yi/4ZIIyUkUT47C7M
HLNUtnN5psO5GUMLsVG0MaoDdzPiTKSJK9ERDYXd0lHG7ify6hEVW4fSGhmeJsMjqsz1JLM6gGQO
bPb72K3Bc6vDET1JKoIMvSEYdScoi/TG/42xxnBPD7ViDmc2PLTXcmoOx6DxSpEJyEpMlFAUFEBj
RAYy/RUphItdnHZLS0Sb6vmSskQ75Qpj91KBOmMm5Q03gE3f8QXWAhaYmz/w3IIVy9mgbQkEb6qt
o/5zJ5ma+wvZLgHTegfkEI5PBg2OMhpwMzE4bV6IdSszz8g7rNku7828Hs1TuLCjH8VouaNrh6md
MZcB7QdmkKzt9c+etvwhxxRGKPSQ7VFkWHu5rLe/or1XbPGjYoQUVyngXWnmvyXiyhZ6a0x/rsyM
hbXnQlHlcLkWmeIpTC0tOpapwishEs+t0QYZriuXTXdGhPNx1aGKgfDHypAAp+BqKfAWHRiAyihf
7zgapuDPgnnlpZg/1OwcopF0pjTqMfr5iszshunAqy+gOoywIKMluLaA2jnt93f3rpn7O9D2HyXh
8eRAvP3xalWj4nqD6Jhq9WHxvKdc113W8zbYRATu18d4mJNR+rJTeSYPX+TyL33EvjodXzcDYY61
n7Kc1TsHycl+zltYGmwxJD+duiCxBbejdSv6lhTiNeYFiWmhRQdKa3LcKH6OdTwEgdHnBNg6LVLq
xl8wNM0mjgDGsDRf3qYsIaSkkZxmWrEtWliNdNkPlpTjeJaJ6k38FtXqOOXAloQNKJGKrO8V6ZzY
xD6991LuEIMAnSnDKBlnt8+JG2MH0iTfsjdKSaYz/c/HTfZAQhdR8vjvHzOwHWEbb609qNqDRcZF
xoCa+nL2MyCLncxIFhAy7NEEnY5yTCqhRzvCdgjwHxJ7gcEFf9pBoPW/IifWQY2hhXu/N4UCfdFf
1PFoUxHXNPfcuvUpxbAuBeT+6s6aaJPbVWStJ92I2H4tfnZcK/P1yB0wzFtbYhzhTPJpIuWQFBJz
sgePljVS3RS8GVa9Ucur0cy9pIUTMYkXcNHslKoVCRFQMhPZqSHdqUBVjliOcaPiLF6acQedbNIu
bCZLKdTX5q+7EpUUGuM0z9RBSdR51ePD784ERzpEpkqvfarOEyUTV8oBqio3pE1yjqRicKn1roh0
RVGkLA7tSJQgQjdTVpEUIlBZae8Zin123Hx+b2uCxXyKfe+yRGw9ZS3C5K6HKuaGa8dSpsGvT5e/
eNnD6BM5ab7xuRd6h/EkAGIYLz5iCoI6vl55c8B5kLjRzyO4K7/KQPv+T+uXICGWV0ORZ9rEYiEy
7Z+MfIla8zRP1RFji/zbGcdCzXVXIYEnwZJv/NT3VqS2rumQcXAgYWPtd94gpx62gf50lmYTaLLV
39wahsS1z1CyezUY7bDh/TpNA4516S37h3CSlcO/ZmFWjTdwhPwtKtRF/PdsebXjXLTCA6In702P
WJNlttDsHoMN2+o7/z+wYIQA4uVgUSINQFnVuCLeGESc7G29hxTmdtqnoaW6kSIU59tQUsMf4rcj
QS7E003L+Do7Xm+1t3L91TgTYC0X5+5vdTctXZON1fn2z/U7BgFWOrrtRlpqXqE3KAXdHnCAo7fg
HoJWaxJ4Vcv8aGdWGHA5BOhulqlnIo8d1GBLlCWWsW/Fho4jEX9SqnnvC/E0ejuCj8Wz3LktSgLy
GJT7+8ZwJlaNA4pEgs61gQH1M6UlYRlxZWYvg1Uy3C8uj8IVsEcioTDEq/7VSSPpzEI0SRlyMk1j
q6S0tJRiw+wcTvvWFc0sglYU/nrJWoghEwk7nHeS/Quj/02/2RcAVJYFNhSt7/LhYVilTcxSLmTX
0zj6W2/jMMS7VtnWOsjN0jVGLjMzyGo020CmKZ0wZAuuqCpW4GBULV/AIbhietdKJpbi6ZbjX56n
MuYJUKu7f3NEga79j+8sMVnY6d5wUpPN6Az7pLboy66CxFkBSnl3N5veP1HyHLJsML3DqMAFLQst
0soFPh/MrMqDHW0FxB8sAWL8y9UPzZq+Bw7m+qR3wQGzqR/XdzuKJ9sGWlFQs2KZCQmL05uHqrJP
Sscz8e1QQtdnJJ8eA6RYhQ2x3K+G9wJ2KQKKH6TYFBG6hfgNbSRRFuvWDezdonTgtI5belQyJ5oC
CM/6T2MojcymQl9AMO3n7xCl6iQRG1TwYeZdsBgZ/nT6xGTzNxHlCEINOiUGcXeVvSUZlQ06haEb
/iI32t5A8ezcspbTK1fcb/25qs5stDoiGa3dSTCQl6QjSwx+s5jK7DO6S/10E0IV3Xhjv5oVF/Ta
kA2PClsyOfHgRJQ++3pF9Hy0oP8QgVmkYWBWWLkWuv+nTvS7uVvID9nbwbKeaWgAx7iOXRJ14kBm
iGFDyebrAI37lIDYteOP1xmJ8WWNCkDx+L6MvL7JNhKwfXr0PCBbNlL6BuUpJNAGBeeBDErae1+x
OHUwcssUu4taop/ppbzyiKRP/6VMxqCycdVW+8lrw0k/QabnOo9keDYhAp5CwvT53h8Q3cCsJ8B6
DBB/fzz5eBoAQJTCj+uDofzkEOnYoVDl9VrEk8YzdjYtNjVltOqwKxbQN4QTppFqTf4trcfBHLvR
bPAl4i444+EJEaJgUyqRpuPyiVfQSfMnUD7knbtXr5P5fWUNiiVzVF8rZrSvoQ1QvIXeVUF5arPM
oK1HGruan1Dw7fmskibkYQo4q6uDi6pZ8OwRSE7jjFFh5wcIh5YXkDQnJLKOvUG/R1okZDoIhDLu
mUJM+dS7463iXNNjM9a5A+9UWl4awjwtSGwYzQxm/mdYky8zdy7MUjT8Vh7hC6zX857E0KpPqanJ
qJxZFQUHZJ8Zv93RV+OoATLwhUBuHW2JqSISa4O0l+DUW23g5q2xlTzqhUdUjlZ/I3CLn99pvItk
6cT9gtbPHnuk0XbGj4uRb2PENePzbm4uKiC+1MhU6lC+xq7ATdYGOdW8rF6wMjKDZRm16ed96Vb5
Aw+6YpHHUoxsSMSTQ340qbE3CGW52J+uDKfPY4vlRwGE0LEWd6HkA2V2NAPZ4Jt1zGv/ebwCPE0N
njS458HabKt3BD0foYjqhAkqwGfyohUDrK4Ebyxngt8ganpUr53E14a3DX9rYJCmWFosPkAa3gxG
FSvg5pvydVd4wVYmQ9bXKpjXHgnNXq2My3g8ItYs/Lv+rVfJ//RVSRPjkmswpyqnCOfsk9mV83lJ
so+u2zsAr4sdE3zM0IaXn5+bg2NMdbHeX8WLgt1QrnAoM30o9+wVlf6z/lTiJZXLFIQiDJLB7LSX
ERZKPIIDV5MKjDSkbrrszSnTau+NZXfz4WxgRAtF/m4709z77wgYfeNfPV6zbt+YBoOEFoBcFCqG
VEJ12FQ4MSLpuE1oy7XDFKS7bWkhKv0ZYurwnI7rnU+gMKfiuuScF8lZGsgYmCq3jkSbKKDnGM0W
Nt4lLalDhAMRiRsMz7qoHeOjlWx4MC7zzSyHb735WWu98q1Dim8lSEJ4/QKrj+IDDUc+UA6OTOYV
YF7+rZjh4V3JDBu2Dg3wgbSxjA4JHzVskWHVJnt4Or6WDVP/p6m+ySJ12tWRO4kp8MBvtFCp9+p5
eMISdt/Nn4FiOzDLqHDoBHBjy76lM3dlGXaLxLRKs0eE5qBx6MCmUwTBrQkKj7z4w0yEENzI6zuS
RZDWzHwcj47nuVn8PULe8pFL7U3q6HGdiXxYTeEPKjL0/G0hMhxjx8mW95mnBghhonnGWeFGW1Ji
8mNIhApV1jLjTIefyMccI6cCnNKs03Z4kbcNAiCALzCZpVMBShH+W81fqtfDaUk7ux6HNEsGC6KY
XVzuwpQUGXIcy7H+upUZNp6qRfYlIsPYBxiCvRKqiCcyxRH8XvFpgJd2WcT1SLuhQYbUH2Nocf17
7Jalpr8k8wFy71QJTqOymmVIClAN9uOiNBHC+a0vbj2+5sef0DicAwQR/kph1PnCNJ6iyusWn8vQ
asodWrapJRnb9d5Jkt3HAGgGx4yD3VsfJcmVHfPOu5p6fSbYxtIMMwLsdz/SmDVgIybGMswAXtHi
4VAB2J/SqhqQmNsJ0n3oWC/DiiyhqO+NOkJTWoylnsufk7DiNc7bRXECfR+d7g1PJtT4UvcCgQf1
+JH9621ZmZ6mgFHbC7zD3Fi00zHm1u6zFw/Ju4grZDSiReyQjRzWTWH3duYhUltDRMxxF/iYFdXH
DnqWjTxG7C9sDbG0ZnmkNig/wFD2maAGpW5NsiEJ5YNEDFgKGzv0WfbBD3VqE2cM0VMHHJYOIsBl
Di2MO7yolfyw0uFxPWjuTAA5wgzZpPoxRQhPSW2YEEwxKBv+jcG2Z23w25LRENZEuxz0AZFaFRBD
zK4m5NGma7yyIAyI0a01dWjhiygoE/9hh71dMulDKhWNrjWnz2L0A8AM2dA2BwGc/YPThnDvhzCp
wD3IWEiAYh4ZOVyYVIoc6GQwwJSnzWZDIIfaS+7JE4r5JlyxbCSoKrDSP0MOVv7HdwTlzAuOndz+
wQPMwWgnCQfW179eLJrUU9ZcyKoiHmx/yfu5sojcxosxD+nHXGQkwEvNHwbAYeuIrgHQ73vD0l/T
2VyK6DUIZaTRFDS7bWD0zOTgCIQtxoBGoH1FJlP59LnjpVnDjoTxPnV0sn+5/IW34u5TVc15VJKo
l4972u1MHbaCsT8h+AE30Iol3JUWa2slRzoxQHh7SHD5SnJzQOmEfSC9DmyjA+lIppUbGbeWh/QX
qF59jpabPT6OvX5qbYDS/Q/Q+tPctbciGlu4bblHbkuQcAjYMuUUvsLlN3wbAVop0infd0f+3hRh
TDdH/S7KpUTiPeUXpwcdivervSgwAJqkz1PLLr7oUvQ6x/I9xpKDKnFcY37B3P4QZEm3xII8Bu8T
LDp9HMunSD4wxT3axLPNZx4reSL3RfbjQweeCLk32Fv2Y/moYY7w3O2RwlbAuoUQUvy3q3pCYJ89
kiaHU++gbavAVTWjRhDxiectCshK78gn5c/PocZ2RRBGcTdCrap45dViZCh13HMspGYGdiOlHPjd
N3lMgITK5jTFFUFpFTiWMW8CRzFDLdRQ9Bl5wKDURE2hpb5rqHvUEzpGYRqNgbcU5/YciywBy0vD
xdUg4mvHsme7lzlHLDAb8CWibTk/PuBEydoXioP6uSvumM4k+lkZ+X7dRoOp7B4vS+SJfu1qcpAH
5HoT03GVxaSXZ0J1hUynl4q4SuZwL+DQ3fUWdWtf+Ur/5JD1+vez16BJ1RKHjrKoCHVwb/JQJZVP
Jz6Qp23XG0fyPK1wZzHYiEe8JIrt54Ayr4LgrYx+foeRamb0cHyVvnb634g5lVO+aBKnFXo30SCo
V2QzOtKeBpcc9TYNwV/e/zD6xHpLGTY5PjOZLykaQH7HYsbpcInw95JRHfzDbj/AO9fVPUi55MrB
e3D/A9AQNACN7kuGjbkh1WQhWG5LfzOvqiiM+SsBeeNDcz6+hI7VEgFCyNllMw9dpIBbR1TuU9nx
Z62pigJ0JDQMIvbGETLM4W2B6VlodtuVV31dVYS0YirwnD1QUv+IMOKBkNg9yHcDQ9XobYCTyGcn
KC9OWB6LRAXhoPWyCkTdDElGQAN7r4Hty5RBs1B2ndhJ45Ye12iCDGXc1LtkZusm4uVEmVfau2PC
LhtUTPUNYAyBPs9xj0xGX0dRJbKwRcbFG/xg6tH5CYrXXtJY0hIVyGGTDzJgxhvxULSZlz2N0HHf
dkg1gtpDByswHoxqehAHn13zUT/I3iBgyPRB7MRh+/oXTU/hmNKSBK/F5aDUawj6oSAl2QentJl2
CkfBCuD2JrS5Glt+/Z00HawP9d3D/5SLJEN2tziU/t4igqnFclv7LH2CT+VFEfAnu2qEvt204vXk
4Ts7FnkRQHubZIEI0YQZfrSsA8qLNL+fs/LLJmyaHFUjrzY3HCxPEqAxeU+IP2l9dTFgGdVYirkA
pB92VW6ZehCvHa88K5vAIid1jcSrZxfdUqJ2Ht44ZWSERdf8oCDHt5aQaPMApNiFeTbsf/8cZBr7
coBDc5wqk/gVqvrm5bD23dQUsT2q7ICs3Gx+uBSdgozyZg9JkCq4pCahNluKiRM5C0KTVuf+zvxL
UmxEWE2xZGfCyRsJRY2MwSvstuSC64pyXXm+F1c7artg9/yYjJq28oqGQevkJVKCuNfD9v5gwL3G
8Rx5dGf91o5LnT5CL5Y5dRkZQa/GYWndf13rIoZu4KhkgX3Qc/h+/cffebGLH1OvA5iqlu7x97Px
RIocBNuX6/VM4VvyHrFderLKfOZVoWPypP3JK92qasn+TXOJUrty9p5fYrqh01wnL+uFmD4Q0pll
9/dfaIP1A+SuwFgoY9V92h+mVoH/NMBNCjGxiHEUaYPbDO3DrghHNnVVp1MxhsWBUjxy4cE2WuSX
C1y2bUHnxDsC9zi5x7ezOg9bn9gD6vxPgWfwUdth/EP3urbbcKqZxJofS20tG90MK8ew+xuK7j1g
JwWX8sPqliqC4cL5u7L/CQk7cNX1SbWv5ikDBSGvtWNNdiRoyZAV7s94/IQ+EHpNDBxY5my0kUmZ
v5S0VuE/koTYWEVkmkwlM7i+77Hs9xXU+3eZo7qVX8LmGp08q0uCIbw3z0Hw3J7RN73VaExPTLDz
kFwKNAdKT2eNyvAaVyrTjqz7yiczNDgMt8TMnASvqYvBfMtX5qMj6Xgk1V09lqRtflT198ccGbpf
aTsqMMtR3pMvCVd2itOz1baR43G3fFmKa2k219kUwPRdo9ifA2hWBHGWJO/6CZVLjsu6E1o6uNXh
DvUjZvMUZq8VbkQjgvydDBzDKTxQ3Fzu4ppseXJuxAKzX41rdTrqcalIPisF13POreLIYwtbdiLh
+ebNfDXTmNRKYY4xy/W0biBV/gVGgFNgU+x+sf/d2wLxEqoeeWWnNDzk18I3TbmNDgHyyAPYESrN
iWV8Yj4lAnMmjf72U9YDwV8s1y8zi7oeWGq4lzDL5Ewq3j6wJW5I5ewKx+rFgezhluQ2tqnymECf
9kdn9WN3j9pqp/hIIqWGjoqCDiqUehqFoUapfAa34bk1EoTu41FhZ3GJHK9l4ByCCb9BjH+rqxZl
pvZisn1kh+jVBXNOadH/F4TPxegDn+9bKt+X9tegfehQP5SlpJL4o/gXK4XM+hfEcdlB/x/usmdy
FIVQNWGKqlfWZwR34WlThXKqsQVlhBWz+0Z6fQlpDEyeQUZ4qNHeO/LEC+pzTeJyxSqQYjW9vEyc
g1x51r3wneG7geuJd87QI3Ev/kUInDxRSIySG3dhMRbv5F35KMpL4jrYDhZ7nQ+8UDvRfT3qjx+D
XbUzxCmaOpcBjzwPbJgyT4iHcoQl3XvBhogsIeMaM1u0cVAzV5L5FOq1iQGiDgOO/foF2Yl5jrnn
5/E6wfjg9Zpx9BAsMAJ/+vdVsrChm4mfHFnq1Fp6W4ievzE6Fgasc2NwOr6zOKllDRuB91zhhAR3
FpKdkrmobNenAv5zUYWWFlw+Co0HYpCw/RyMvabi4u8Pj6XKzPRyj4H0m2zrWwmvzHN/3UjSQ7FZ
yu2WxdgkeQjq96vTvE5QUvgB2catPC+sQimJHKkztGEMEVCWZXCuPv7fPVtxI0eWeU1+RNKD40If
HTlKxsO4s0NiMUHv9P3vWHmOVB/dcaA+JP03u9PGmth8Hoi3VcQU6NHnFbsaE+QnMd6twNrMEKAv
cFoVTiVFqvGOhRraEx9dwtqye/OGDTZeXaQaWuqfCe5lW6Jz6KuzmqfuQ9aI/uAcKLDTDj0qTFFR
BHUOQ3TF8+BSu2I0GY152aL0lECFCFCTEyluL0GrJ73odG7ZSBK1BsxRLh6QJHYv7djfjJlLZLFe
KNSeca4BXawMr2aE6BktztUQ9VuJp5Hv16GLL++3E7LO0pRn3epmyGyEYnIhz5YKRwGcOmMix8aS
V58U0jkp6bUnlge2MiCv/8qezphYyUeu9GObgrXXYervVdigVKjktgDALWIj04Pn5noFJIbGwyRF
1UQZDtz4qOB0kHPOCg52zLE4VrZbke+ZK/sK5kBbocyylQPbJrOiHdg0QJ6U6jseMBXUvtfVmT26
fszI6xx2dFQB9yU1z71MjMmlvYsE4v0cSanh29t5nGtrKTL1FNfI76Oi4lHs5s50JIcx38+Dwbdb
N9xkDmfjtU+s/Z2UbeRag78m11lpi5MT32BoetKWThzG46VSxz9r5KxfzFLWodoaqbClwUaIkPq0
SEEjDvFEitEiypXTLJem16Ck0FTaoKb7IGzj9vrBt/yyHsz5OoWHMgJ3ru2WMN7W5iImw2wGkXfi
yfm/HxqPUFrJezt2x5iOa/MdZHdHniulknvVKEz7K5ret4sus0C8Vv4TbM44jO94O0GUsBaQuyEQ
vDwZmbDP5kBr7xhVIbV7ekQZOz+OPa8qDFDd5gQLjAf7JPzPw+btGivyP3HWZIXmXlk5eiKrWqfR
8pBumiSk2iuh0IPjyD1b11dULmb1HV5STWq4TSKS3LwXbsnHyawWCaYl7Ih64KwjKHv2VLXkzl//
qJ4+1uQICfRUw2BYMUrR2TZ35GoJkRAAmMyYgogcrUxRLs4NMgEiuTCX2GdwAdqGMzQ7T2Hb4dks
aAUivvPtjUcK0ESWJkhR5RH8l9fGpi+TPjc0sGwGW6TA7n55uecNj6G808rLa3MWkREOlQShaEqk
pb1RtsYuSGhLstK/N5A0k4d9YMSITE7zkjR315tE8ilt21wzgToFpxIXUQPxbGHuX2XsN4ecgalU
PXf14JPnGNrQRZV4i6Ny51Nso43ZUwhMQzDLR+mtdO8LLz4kjy3IVRcSNd9qRiPzbsqObn8N/r2D
wBot9u4FR1MRXDlEwBp3/eXfEdGCqOnX39Pb46d1Of8GFVsW3bb9/59/is3Rh5xOSpuJ8LxobphI
xYdHMph+wafbRwATE3WuU0wkIMVsACKFRHxWmvhB5o0TClIz1kpk5XnnI4XeSgtPdxBxIzvR5iEL
OlVOtQhTSlnsewqdbvvuNYdEaYQzuS2L42IAlkZCGWxYyl418knW+HWElbIRd2RFjmTNe2eOXs6u
TZFPles/SAxrXvNZtjZAkR21BJRF4Xv1QwUy2wgbsOlIULUf8/oCExH8PKxRdqFocI97C2IdBkem
9dkmviSA3TpLYbMBeC/uazkw9Z74JnOm3NCzSho81Znvbm2X3Z7wDQ0GqHJApl7BMFxr81j9HQ0O
Pg00q6qEsQNsAoMdWu63W8C2Y3FrQJdRU2ITUIjEbhkiOI9Dq6XKb4bjQney0s9tINr+mT8dR1gB
DZOp7gjYv2E0jdzlC8cGOU2QCi3BwRCF+7XDE4GdHaf/qFZXiPcZg2x7WYvcfMdlRcBTT+XWhzF1
Rf0eXG8CABlNGJjW5VI0lY1vWw8mHG6IZPmK9LBUnBZiKcSTzMBLUn+fDJnhDi1EuDniJIwgNVgK
vljm1bz698PyktcjTCLS+qWB+MiIztD07MAoPGT2Hgco4X/R9bHffk1dW7Yw0quXHavCPedEutWk
tuY8btq6B+CHXMTWDZAJxfo8KBcjU5PeEskAz6vPc7AEA5M5/rPcbWJubUSzdVZ+U444ta+Ulmhs
BsICYGwWfqw2N86gNQ4w6GQUZNbKUc2rT1UuBYzLKhU+/gNiPiwt1Btsjbnrnt0HuojVLIxbbFF/
QpaUD0bdboH4wA/Lg+g+KkNLPF+f5GHSMq7NKiIn2wzMXv5J0484IusuLPevJb6N2copvEn8WS5i
zlSUsYwYPf/j12p/vJ4Kvdu4kxu9kENXSzPhep0m+wRVLqvdsFsDKWGwiLe9h++0YTU2pY6N5KEr
P7thF0Mkpa4hlHUWAQ/lZNsI2QUuz4Jeu6gUfrv1/jn/XaxHYzN0oLcJ/bat+K/rMItmG9JSPXID
8vJh9XornLN1V8oOdI8X3DeNC7pbEbo28xvrEXmknQzGfUQQoKEKwXZLc56CoayVEeTNUizfKchV
LkDiNu+5WR1bXLQ9dS+gF6Id/T0IlqIy0bnemQXOJkFbqbl+h3zL+tODvmqJafJc2u2SUIRY+bDZ
mlxovs5OCpcOz1K8GmCXXyynxuC7eMerg7M63r0Oy3icbufEodZCjb1sSlvx6mIJLOSu9nhO4AIB
cRJATRxsvRmdp51x4myi5ALb60aJbYzKQQIm1oWwAlcwXXaMFwP66QzBwoXCZHPr17ZL3i1OYdMC
xl3hn4YE8pv87Ty2snZWQX3AKtV++fXBbv9cCmcNtjrd9bqSV330WAKfQLVv4QfzHAmdZc7Wo90+
gPje3TjuDBNjfOwkN+NnGsOK28zuHEMcceyqdMbiY3M1j0GIrnRtY1fHnGXNuHTOAwScoVzdgh9b
K7zWlkr3ACsNqa7UJnj78RiBxhkdqA8fNzAZTOGBAGuKrDJjbWYDydxvyR6LH8eLFZyQccvcf+JJ
2TUGv5i//Kr5JE92xKWBwsBgCN/EojwC+z1WfqyGGgdsozHGYr/AalFNXwuBeK9S7HSm73BCrPjh
oF7vVlHeXLymkDQAhY4S0vvMKpwLEYR4KyAMtT3PTsRNjnQEeMCbBdemiXL+116eJAUnL78Oo0Em
EHlUhj4Gt8psQb/iamf52T8ruSzctTYhRBsNyTv7/tTLaM4oxj/8D60nGWfF4yFiqzQwyn+dVq5k
zGdxOaUS95xfyv+4X8gr4DnoMCHsNGfp+g5tnfaayX78MMVG8QXAEQTXzZVrA0G9hBKrY1C5qKne
gglgRvE1ZEKC2qeyUOQeSez2vBuyxNBofetH/RDZItiD6RiHHjSEy5yKRpKdA+OBuMVBszQbR6i5
QPVCRZRNOrHT1c8w/GoJpQXiTgcy7GQdlPsybnVLMpo8b8yuDLgBZ2gstI3XB207XKMhRUcYEUhd
8CMazmAMNeWQdDF7noSbfzLGV+EmW/0VL04Ohch8n6TPZ1lnePq0mdlvTUc6EUVedINQxDXK7ihQ
q0JlG4rjk+i5W+ieJ3Nw2pdHd6wcgqkxhsChzCGdvPvm/rM33nVkJ3n3aX0nN3M28ISLCuoAmsqR
6+8uFd19vCTKyQaTOkEL4o4Q5k5yIxBBTB2mIubPT+xl9QWSfFl8U0hd8uapsz2jl4lMG+299cxx
s4CTF/ymrdjDntKTqq/I5iV5FIEMTZD2gz6C1FWoEAXHypVDxUMJkVBtOSkAy3dZF+wMnkmQbCv9
r03+T8gmsHWf5seVJ2umQtaow8h54YdoNrRAR1sO5kOIT1myB3kljQr7ysNIicSnseOfnjBlDr74
X09qNLCSgGvB7pWQxKMlEZXY63xkbPJOfhU11xXuKrwXPJ1UGNXoIGkGlhZnAuu+LLCZtncx/t/L
xMRJ+nWTC7T7oJEbMzOk4t2h+PRnyG+hKUdINu1lzOsGVd2mAxFWwitV0cXFmiSyQiZ1GXliVJ+o
ycN/AilKbKb9VTivDM2rf7rESWExjfDGmkSvx5lEwgS4qKwgn/Rks0NhPD+YMiqXdO5WMN9W3Zaw
/g/jDbn/szCgZK8d2AJGfMbc7EF+QJBBljEgdrk5RRHhC36NXCn9B+gvMrd8x+LUqDpawKzOUTnu
07tuYVKCNnhp/n4i3CQeY6P2A+lKouJB6dHO8Xj103J0HNrowSHhdiiRyTDWN1C42rU2xYA74vl2
n2XrHhaNWme/Plcibs3vJ1v92fcAaZEiZemR2zxIiwpByoAF4IHU2pHN93tp/sGWckH64k7xGTPN
NYzpZVwVhJ4Luay50mZBXuNLPPBxDO636cLwRwgy7gf0sTXmAGeh4Aid8umSAz8FHznzr8yNl3+1
mAUd+6iknZe/B4spWQHXD+L2zVqa5d6MEFlCTSgNJfWvqWC6QFyS49I8OkNavAK3gdNZqhtbgKXR
ABHDDz6KJWp+CHRgoCxUTfQvcaAIXwLlj+GFGQGRyJEsGanfrSx2EluwIMmN/u3pTrG4qtNLQn3F
5Z3BYzEFxQ29tsXuuc55R0ijdielFDF6kPnvf98+KjSKEkLbm338RzGq6bqUPpmu2kOGk2y0pfjk
s6cKR+Glrrd4nixxTB2DjPwE5Q6HmR/jIo1oUrZrjK47E9glY8DlG9H8v7+8GqazTvzo3jxRdExW
Bx+0hHqbWrTulBRj3BVDhYNxEQNRd/606KRRatxd+mTAHjSB8InUYOYC9c4olS2ttc7vmXUf4u99
QQoY7NCQAHnrHFVCauZhnOdpUnLYMiGW0CUe4ekzo4O7Ms70NjiC5kccEF/gtKdrKoGsXBX89zmo
P6twMvrTd4wbCPQrk3CUbpT0p7xdYFm7Y24Q59npO14q1jFBf6votv6gHrcN6tM5xJ9+Q480xMNB
sJvj59JtQVLg6raKR79xEslr+ZuVdPbRsTtMEOEIVa/0A3dAFutp/QL2p7bhwS6BhxDNBvHNEcF/
sDGM0LYN+hJVbsuU2j1SSjTGAoejpUjo3OxUB92qLpcAxf4zeN+rgeUWU1uA3b+X7d+iA5lb4QPN
LstntlpBq9fH4qSfhg5RIRU3/3CYDbZUaoXZP0K1tuxDvE1u2I8hM1o2GjmJxL4C34xhVGiKVxGm
zVRtc7WgZ1rJ/vZw3YNllrSEc2VAHp0d0+Y2Vyr6FHrKapUHwYFayT8QBmvCreE3zeJX7roZOCeR
/cgxvcxWAfR/0F5NmQGipnitNKe+E1MpCPHb9vSg0cndwYhjy2LLbgLY/3nSotUg5AGMuvUUUylY
cIHB8oM1bpgZmXdHxiapaXgGf841SVUvhOezdoGpD4NYjB393B2lDYkgHwZJWA1ABadZqs7qSM9w
sYFy6Ty70aoeJhCTLK5TCMA09eKnVPtuITERkO/4b2Hz3ScIAtaaezudj4Mox7LfvnEPG2cBaccM
KW1DfGJp39jZRubgoadnkQa2rBKa6SrAdGVKRREg4r+ln1iYh8Bt8THBY3LUieAm9OV29PkSup9q
lRxQx4RcJOQXh1dJAZcs0iaMUCeXLsjFf4e7fTz0VXhc5+uvIxFIM7quanc8VKtWHLlHOTiuMX3x
eR6Qc1OO/jt0HKc5XVpku13gPxZT61hBTToGid1y1TvRM1emFl1a2q4cKk78ilCzU7E99l65U4Lo
UyWjftMh8ev8ktDutMeKXJFjSxpmg4IsuW5QR3LjOc489rn8W0gH5kKm0f+bYqmxF2HJ9zC7xZoH
1xr6cTKgwg0IF/eEkUtGKQ4pT3uxtKbLc9SNkzqMRsPnW+P10Rove5TVuolNKgYEzwoj55ynEJJ7
LAlT06rx8IwLQ0P8ELeJwpfR5Z5YV43Fl36QntR5gbRe1ZgCPOgIKfAb1xJg5beOzON9h3EOrDi+
Dkmn3YwRVlCx1bcyzzqGA8Pa4FJHrE5ZSBeWdpKe9guvu8+4RWap1Aoau21on4TWdQfZ4jT05ovT
HVaOm/EQ2AivG6a/pOjk8165/oFnTU8KisssK77Tg1F5246+rfLksKI0NKVc4OL+PO02Cw0ztwJ9
xm2qahVvIM2Ub5L9Y8WIVWxY36HOXaquHWT4N3Wx2laMTsUbjSkGB7JXiWNdj5WeD1xb0q7YMvPg
LwdjPCV5FRECyg9T3n2+FeILn42YQfcG9tdGJC3KYZz/fH9Hd98YAzyr83HU/van6Is2NbLzluU1
kXxi5ZOHcnSEh7irfQaoTub+djfAKIDzT3a0PUNMfbQ27i7jwHq3vkEy0onHSaEHAMDXQrgnQqPK
0zjpazmhCzsUfPzWlYmep4uc3cHDUUEUg5XMEJhUeoppA+mD6JeW9cgZ0KOy5FCCbyAq9wOApxNN
bHk83+03KVd3fRpCBcWJaZ7T7SM/Dcv6OXpiLHwcWvTF9w504uzcCSXcRpFQDxhOA3SxnmVdSEmX
nOykKKsR6gAYfaYRHVQP1Tb2FxsNSKFAzJIpDaJI5y2P6KSeNrsitML+tcHULQem24Cyr02+8xXE
e37NJfcZWmCu2BDYFP1NV4gvipzmw+nbfYGBGHygJ6rJrcC0MIfknv7VNcdzy14YyhZWUDT9Jzb/
vZdG0/6wdwCXyBPYTopATtj+oYSblVtwAl4UPp/MzfZLesoQ+nxzRw2VMH8s+xTyVurCg3cLNVWt
zl6Abs/8uvCJYaSUDuAItUwp3KJmuQfOvVp0T+gK3Ehp6jVGQyAjPyjnZBWlhX5hZiz/MBHjAWaj
jgs9LtyIDMvtlnn7YwphlZ/IEd8h2z7+b+W8yf7lziyWsbZlkuWhM9Qd1RUJisQxQvzS4nrxV5wx
SAjLHUeZ+RMXC3x5WhVNmnj+q/Bp6czy8tAU0zCFXgnyvVAL6CbZuHdl4pAuFcWH7tciquXZdna3
8BUsr2qqzZCJUwQ17KdL0xqme/1CQmUDDdwdm8yLyGDwcWAOia30Krc8sFAl8QIi+B3LB/1hcz8u
tuvNo/6PtsaKVjR+urN0gGtHiGjxAfhyiK1+8nxxCJ1mXooT+CktzkrxYgy+JilzqcZjE1T5llqX
Hl83aNYq/DDvlfR4cb2pqag17AR7u7HAXQIF36hXmSA/4X4SeGxUV5TTWZyRrOgFoCFZ9JQaVzBp
3q6fQ3UhhTd/HzN0HN4uTT/WTM9wHlhInmlJWCHrPgaI+mGQyR+uw/oHpktEvIQmUsPmHkwZNroY
7sTnuU24Kk1lojAMTDNGVMuI++e1YjWyQtwbspKkmZIgOpISF39o6HYwdnIsvvisHtJs+NVuJV29
92k4W7Me7guG0eu9/5/p47oyz8LGm3BTI9DAf88eAIsIjK/MZTHs4cMz6w6pGtA4SAeuwW2oAGOG
B3GqVy+TpxCWpZjN/RxHbeWPch82G68w/Pfk498AEpz7EH+Wmgtt3k1Mw6RNy6NNoKRHv7esZo31
mzZx++vtGQx4sjSrXum1VgWKYfvNRc3t2SCjzaOWoP39a3Mvz0Df/pf7fnnZ4Hx+JdapW4PfTRsy
cp3jX2JIIXKcOQ98gTzRDFrHSe7W0kqAbZrkrEt36GaCy6DT1+6dbRYsSidu3gqnO2RUqUeE5Xy7
F9/iOUU+c+2sDMRiF1Jcpk9u2Wrmx9NYMrc7iW7MUGLALFtfjxEvPALzm7bzNFmW99MOFi205wwS
NAw2Jqo2N8vFmUAVJ9n7aJyJrqymPt/Ob9MXprttifmpJYpVAErw9v0s6Ezb1wJpStfYM3KfsxbS
3Qa/4gvDm0WUl+uQopjBIusTCNSoPy0OfO8mxeXBYAosbrMgYlUw4VGPtRqXvY2ObzzwhtR9babI
WI1xxwrAQwYpwh+bfWZ7MU3LS8KCEYgABVlbLYxXh2lCXPxrPK6KJvJ/0o3PbtmQwt1GqbwYEc0G
pVdSXXL1YkZuzFiIu7s1q9PaBw2Q4WpzV4HjaXEhy1LvTJfzgW7Hoz1oLylpVPd2mQ3/FdWrnG87
opp5/U7OYw5tAR3oKYRrnDVnhiHbr4OtPF8ITrENCnfsxcCHGQW+u8jzJd7SPEKvN1c9TW8XXfED
zrg1zvyfHn2VHTl73h7iDttMVNkLlE/u5CBjiLPF+Uzw+DU2wbao3QDM7HWHSigvusZKhYjWNl8x
X5+phYocO82I7wURGyCuG9E6ObNtwkqaL6F3AwYXJBNOGq9hmNKXEmSqOU3zDSDupD9hOW6RUKW1
KQQykzC3vzATLtX0XiqgB63736lLNZiFMXahEyd1dVbUqCqh/C+L5aaqRIjMyGqLLnCDP0zkRInv
2OuTrMSpSMsak1KicXr4sj2NpACIOFRmXieNEZB61pAv4ZdnivUDcutPOTU3nXx5g1ohH76gVUkh
Qmletk9tNhZKq7+AwB/bzrVKa3HC5fqv0nNWS+DfXU5difOFJ5Axutb61KDrP7pcOm/Gf3Jl9xE6
4ojRuRXXXFmY7axscsOmD/uMrwRvFmy5Mf0hf0VDElEiHpk8Jvz4nei5xAgmcARG+pJ4+Y4AUf9i
PPM9CiVOcM9aFijcIWn6jlNoPNhhRQ/iObG2vlYRoXWtXbEz6OR+syqmmgEQG5BRN4v4tvg0eNsi
mwwPSMG8clyJYlOPUM87UohLnkzsd3EbF+hAGVE8FIwOA+MrXGn0sNHGWFiUdHUQDctH2fkqq3zJ
9sCocNvox/YDmiPb/zqWdQ1mpC5eI8dlyiGwYnTnDBATgYX+ropKPrIihBE/KlTpz6H19zyZEL76
AZShpiD+2arY/zQSdzm386oe6GrM2U8W8qqqTKY6hMKl8WF/f8cOgJozxU0hvFWuA4OX6cCiOuTv
9KW2qNMlfGlB2FOQDCkdqxbXfn6SmkbRjbPUqQszrE7GpcDkc/VnWQa9ir2Y5fTJpUqdOEB2vGMX
MrEddqdozsq0BP+TUsgZYAy8h0RJHmb8273z2V/vKpMp26LWeAqwUP52RBlRfkIUFvqyLWu/bkls
WdRhCHyOG6zcnsdLqv8XSablZXvkQQApAos5nifx1pUuE3xgZTDv3sZPI3dg9oWeJFNctS6/2eop
08N9q5GxdUAffBoAeH4mM1bIsfjgLt01o01x0IdQMONb1bm4jky+X/oIf8Ei2iv70oEB35rtObAV
oH16izv+cIZql4vOQ0Pbx/zhKHPJoaDrIbiCcJLyGYR3t62hPKWMUnOHhLfvI6Oq2myvtYetopYk
GjJ2x6Wi2obr/yYTF4HghPiuK/hkLRkjOlk/wydW04D3epTjmPdD9NohdntN3REtqVQ5QVeTrd0R
Ku/MzLbBB27b+i/svuqfYyf4gIw9B2onN0I90htdAvtAqVurUUcbs5xW3OXqI2KWAoHDE32ZeeGg
l5f5dkuZhA0kGOuV3WkTixUU3DGHXYxBwEVRbcm9Qx6MiRLh35J5+IdnCSrmJNViWxhbFIs8Uy27
ZKxRO8A2kfiAqy+v2VxEqqcw+fa1UUByOeb0oDcQpP53+i31O4AKW+p/LnmMOUkanc8skdIM8vrr
Uq/ImPEjVG6cCqlKQwTzU4YB1hclbiq+VYVXqVBCie8/ozu2ocb5TwUbEQYAo59ZmPJGt4U2KmtD
y3swWqi8dlLNUSrIXp1GdJltKVFjlnKiMUe9z5T7kkQLRtPImSz5QwZmzGkkaFnvb0lkAnOzO7DV
Hkk9Ou7ERgS1kqibSEXucSjrPzRRsfHrbeTR9xgSe1xTGDsKqAm6riHr2P6Ie67CTVrW4SaifSwE
KoMYg9wzRnWfQ1XE3U8T/M9Qb27NxEwtfbCDZ3Q0ZWyV4wenLLZevWjWOfJ2k4xNsTudcOxFebdP
KkFkX3Mk6Iwq7avDYzNHHtYDxS78x8wlklEMNj8H0k9IEzVWRfa4BvI0BeIXqodGLpxvL+F5tapG
jKOtffbIf0V//NzFMGgX8rzU2IMhw1di0RYRTBAk9HMkYry83RjOahW0d6OAu51ZFaJ+ALinYDxK
MZ7YXubovMtEHtihFNdqtD1VQk9AB0AR9hEbtc3vzlF47GMArHBjAd08gploMH1GE5KxJxkej1V1
ly80ZiF5f1fblvUUeQ88dI5vUukFYWuMRnxOddDSASbztIivHssAULxexUL4U2K2kPajaIQc/1rU
keUAPZ2Tdc6XC+/sG3ZNsCwOpFkLzGM29JeRTJX4onBZR7cZreNpfo2Tz4cQr8A/nqhTAJqX/PG6
sfYmNd6lltKwpR/PssowzYMJhdyj0Jen0cKDYtmARuFObveaVyMh1AaTFiHiYsn1xXy+xqp5QszF
UV2dXJbeVmpaQhe/TFexSWV/ZCTR4kuGKrmesD121tgJnwpmGCScGWD8uUoe6pXCY8MhcDo794zq
K7nbxLq7Ml/MMDuqgAx1QJ7wa8TBQLI+cesIP8kqxz5CAIIuiatu9qz6eR8scabU5ZaKtWj9kMr1
agtDib3Ci/zHuMWcGv8Rxl4BsiKUZu34TD1doZvyDo+YzcAR0fXAvuvArIZdYtvwEiYvMrzoSNds
8ojz5SRBZs2/9Z/9hcd/CWW2jn1jp2ZXtZEyZOowxoz/GT01o0XDq0tqCnxKvUA6qDKXEscRgFGW
x8H0w3H1hywT5NytfTLo0p5FJWRVEYSezATdkP+bcPuLAB1giS+t3GgsmCM+CQU2ZazHmwmKuBuL
rA5ogx6juJjwMsywMN+6nJRwtnvgKxEfcm/P94P1hDAsKlt+JsGEpcZBXqFTAgJWj27aICNWX2vi
NW/vqv43T8HVzq2R+uXcMu3BOhajdAFWSs3t+yKxR8n+WOxNVbvKVOTdUS4+6CMT31x+/MFuYLUe
5hrLXMshMs8dFHHYNfBUHNdtBHZi9E5yzrJF0v/ZRki/bMUhmkXXYCHpFlnhB/qIWDVw6S6BZ8kU
2ACNTOwS8HJqsIRq0zIz5r5/+DleEUuSM0lTXFq0E2qf/JduthX2WyOWn9hhyuqAbgrSnyyoDXM2
+LWGrx8WWt+xnHFjz2qV40ZHR0h3q+VFysE1gG+DCDajE/eFJMbnHkmN/EmFQ2F+1+oCUo+khXmo
ATUzuodXT5ogRrq9buYY0s344kMwnPClhm/FkDVDOlZdGxDYTrUArAcyx7x2kFmx6DGUsqd7UfNn
HUQY/7X/brodQWU93yc+n0njp+RZ1eUKWBPfXUoBWNcgz8kcdf1JNgtcpcCjrloS0jx+88ewiLkM
VN9mbNYnlzb7YfUJw8lSDenNoVEtRNRs6v10KArNvLL9rPBSBWrsI1Phmtj5zaFsHUjotCrrdsFf
fwHU5+g+OWuPlb3Mb5aQ43EV/mFS0r1CKvG63L05+XNatwvu0+iMDCBnQl7At28zCs3p9Uk/IRXt
NC8pjy9Xa8YAIYS8AhmCYGD0N6t6OIMfrRk/7bcpPGBgGvwCN8sgEXsjH4QXO2DMf74kMBVSD02q
O4QG10RcTpiGNHuI3x6whD9ZBsLXNnlPr03XvZP1phDm+t9IfF5rh/RJiLolvGS4wzI7067lUXB7
pJ63kFZ2WLdRA+KPMvxH5PwfLy73UXxcDkKy5uSWtQC6NID/fcc1b53zyGdIaaZvw2Fw92kLsRwF
BccUR+mxZRwfg1udylpmI+kvfFYe3NZbmztJAbL8fJYaxKaPTrN9VtUO2X9ovuS0kaXPRjnM5SDK
foSpEhYdgXG7t1GAZmpmCrLaVst7nViJDU07o5Z1Gx+PUZLUiCcnlO1wWZ5h429FG5LhkTGJ7IEr
yKXe6hzabjNgWXCnqyjqO91cnACjyrpN0+ZlW1/viRxSQrLsFIWxIw4+XVWSTKagNi4QwO4rFEJ1
lOIpeU9negwfcUQ/doiwOglb8TBoyVp8bI9+/vXJDtPrUNbALI08HL91YTG9H2EyT610ARmvnYF2
fKTwn2qeqyEWDcfrbMAhLTUCwKrTtfcGFpyyOrhJjDQSmhlYE3dG/L1gtHue0G96gpFugEyBD5uH
RzVx205oGkLmMBzbc6SI6pgc3Oo9UvRJemlZlT329Fm6ocBTH/VHbCu0+4th0Zuc20a9pDGop/Zn
RyLgANVLh0VjYLITtpZKLzRRGtkP92pDjk/VjG+J9id3vsJHZcIz9PIuBnnaz09CzJNqehd/YNnC
JCqtlSRx/FnKs/SOMOhRDilyzVeCwBPhwzTYlsdjihKSV+y78OaQ5NnSJtvCudIkfu/L8le+QMvl
yVBeZ1CYEhubO9NSL3r656iOi18kF+qtrLXEPrje0ucwbcNw1+XxptzAnRYoNMxciShAxTGSMZJW
tWZI9UNhpE7AffKGCAMGqfajubu/dxYIFew4XzyokGVqMNm/OvEb/2tkdxeJpw2dtXKElmWgJacK
iHgoK+AFkzubswTmasy+xL7iCB2hqJddEMdgUlC5JtmcNtZSLSmHRxJi8PziHsHVthU/esvmdRxG
5YfvVWvAs+3PvYabK+XatsB33AMTS/DItIEo3PrZPrdzV1Tiw307qXR7R70oFRhJV8weMSA/zcoo
6v2PhNLj3gQij5GZJIbG67bLF1N+kZowzcjJVSNH9jB3wlqU2DbJqoQdWOSHnQ844lpSoiXr8pBu
GUcYHDqsUA6IomHVzL/nlMvLkDqQwsn+4Jf1oKMHftEYNF78vCwMefluZT3RPnc0TmGZNK9py7fz
zdg//hnYa7QWT9dje4KIsp+92dzHHkapUXMA7A+C9/kPPuiJhFAgR8NjzaP00hLY/RMFshuU6PBQ
Ehndf62UGEPw2AcGHTqSEnawGX+XTq3O2MUsLjdujZ34zoEE5z0iti8SM+Uyv7eG3CsH75TNYMPc
7/smR2vn9DE/G9GclEUn1d5Jjg3w+vWM1wtwKS5bnzuMRsbwlSsKgTYHTS9xY5sjtbfssdBPRi29
U5rfZe794Wly8Jj/FLJ2mtrzI0evdx+IRo+vtkua9i7eLG00wsIQNxsSE9fFTdDAIwz9PrHZPxv0
ynEM9LXA+OT3df9F4c0bK9zcB34TWY6U4L1x+c/w8EPhr7nN5VMvvOqTCSnbFjbKZlboz3SJ9+tF
opBjD66JTgeLohhwhgVbM4SlW9fkmSDG+yXkCOsDkKrpVg3BAmVcH4RwUkWoTMRzlU1rdanfbYzd
zVtFecYdWSXM/essDHGwn7f34mJYNOypKnc2TwypC3VDr4KLysDgnEhJpZKANzPIZmOsVhS9B4A4
rCM8NSjVPK9q7oELtvcd2s/30QA36u3T4QCqUSq/deQ/FCF3jXo3J/CtIJj+uXb8O8qMlek1LeeJ
IPWGHRQ2xN0CXpF9GzBe7QqPxfl/8g/ndBnqEwCfQqmJhS7gldHqYKYGexQwxLrOMUrvAonC7sG8
aIWSJsIFmwREIUVdk9+CANfX55LYhgiLkth7abnUAYE6juhjmLE4hpKLwF2tO3vZYa5Cv9WOeJ8p
+2STeEsE6B6sOSX0zaj+3HGSl8ELNsPOL+OThXBdHy9hv7v0ziMFWcj95aG8ZTqcieDLqLE0wHLH
CR2Sg3y7k0a267Mjkzx9LmguYwjA1k+RP4jtym/fQDxCVj1QMG2glSU1j+gjBPBtNUjhrNn8PyeJ
EW65xmv5fwytW1N9QL3XI0DH3DBaTEk75++S3tP+tYs5FZ6pndvDqbJZoS1mdqWB5mdWqegoSWht
FMx4Imfdh2yRD0VExUGRMptV0Nk7sa8zPVFbCuR3dmDyijrjcPHsD/tKmaHAoCRcTezWMxNQSIJB
vTWsJghLlPgDfIVCl7XRxoZnPUZgjy2b4nvC0RHXfcguSpNozBZ9Lal64IyFh4opsuMZlf2GVewy
kFpP3l4IYHnNdhk4Q4Y+VqvyyOH4lh2NIJXAaKb+xZhkkSo851XzIUmj+l4FG9AnzIibQ774uhoI
ILsOp+PSBnkZelRyTJIIW87b16rYeLqI7H4DHM2J6qsvbwVcaCCLIhweazbstSjyMzXE4HsFTKNe
zCD0jAJMGiHQoC6ckLr0tG10Dg8T6wNLWk725Nnlj4Gx2lYNd95s4L++btOlhwjVDmXfmbdqc1Vd
FVhgPXcHilzB0khbFS9PBg6tZnis4brRAxWaWdddMxeWeRzWPxCPe8ZFif9nHePIFm1HLS6ruKtT
y1p5SmTjjjQajSJAEal2YpldWlx4Jy+wybx2RgbB7nkJF3kNrudgsU/1+kPZ42QSMLKweRf07maX
umstaJUC5HdNNL5k9QcMrlPH/Nu5pc5vffSv6QqE+9owSf8s4yyV3UdZCDAWlnEVRUHRk/UYWHmr
LqNVsEipU+53H7y2MCM9U6AiJMunicAFzxC/YnBWDmtC8d0JMUMBJxHBrvO/siLch/wderZzBqZ2
cgHzTHpV4pBaYpNKqUfDTkEMm7+vwj+SOOF/035fCLGAJUx1f6VoBffF/oe7TM/Ij3wnN1ijiFzf
c9nWWk7h9qop8kjFb+RHBTK1Q+wRcz7UsomMpkbuPfGRtvdoKN4ysGiJr7QzpVCQnluAZpo0cdCJ
EG3S6prcUDtAcLelyw+pzszsYheTQ1YSXLIJB5GV6Ds7dgHmj/leKzo6iF9YzMzX7wn6bhMLZDRs
rbAzJFvIetSPzLpsraIme34Su+7avR+gKi2YZ3n/Iag0MiNP3k9hi6oj8k2wOwuylKC9IKnMe3Q6
6ebukNIbEaxpfN55ZY6BN3MfToZu5I2hOn6uODqwXiRmopj1/CKFXm3cAcU1b7bKYwJLc/xKQDTF
gjSxyWlSA3IIIbQZfthUfbDBDKwj1K2z8ntBOvF6gKUvwzGsQ9Xwr6nFn8m+2q7KcjBHbXq3vHyI
2FXvP/xVhSr2g8A5T2LqGBsXFAE5sA8NvOWC9qBM3eRNT/q6xqPPXhQH87PxxcYANEzVcsrtT0xJ
/gF6UOIrEQ/+x3vlCgC/mRCnC0NAtw75gPX7RD59DErX9OY2DgnOcbMAk7IfU0iMaFCQnDg4LlM5
jVWEtEe1wE28USBUqdGRe/LKZcm1t+SYRC1Nnxj1pusN7cuEcq5rcylSiHjWmxnXQ2EqgFEMwBCh
neF2fgG0YX/i0COIKD/8+uD/rPuHDdcC6pgqtPiZ6AsSWdhVywygOdN5codW5rOPMAF8YS8Cap2D
aw7DyKjR2IrqFi4JWgwnHZft3q/KnNEJXtiQVZZ1uxRvBZdm/N3wznoNQCdifKeM9RyVrMP+OlFx
LSoOsbuOHj0CfKdf4l+Dj72CKPJi0umTSrhxR/2/NT92MNAhmv3KOpWyzvWrj7I/0nXmn/Ph4m9J
9ZyD8EKisDNuESibIP4e15+W1HI9osd0ABtE8qDazimPS/sRHhJ5ec+kLzZyW6zBI+Xx6tdKcHPr
cnj1ql7BJNP2D2l3oxckTKThanZIkAlCT3MgPbmFUT6ON4oojvv2VZ9l0jRy7HwPPPQv0uLIQ6B1
2LVQfhg76UE6Zi77GNfE9FUnCUFjKCxp38qrN2wV9uG0CmA99piWZGj0eLY3zbHDpMxPQiXOP3lC
cdpOka5Hb7qTblmYMWlmo7uvtYdR/acI3tyNQy53AmTCRyggmN2eCC7XnR54qRy9UX8V48J5Yr4+
JVwRCed4zq0IuG3mUSBIs94kLQVKA8lNi85KuS9BiGBapVtrP2IMZJndsAO7BGB3NI3uqt7f9xv+
E9RvXRaH5TI7Kek8x330Y7vw3/MCxa16QQhrJKM53hIZmD6QIiCL+qBwsGNxe8B+fMahJaDbpT+N
cWUfGoudU9pqYncE71AMrLlraX8ilMla6m9oN3oolLk/TP0qnuYH3T7eFwaKhKGDz2TUe3KHQmw8
IXwYcWzUu1/3jV2YY45NGEvaynLAU3dWcLY8sVdn9kmQc7dZbCGtz2tXHtE5cOqVH5xeSra6szNg
QOBG9dFEi895OT8v1w6Qvlb4ydIrT7DlUhpm2JBCDKJqlVgJBvvQTgSGd1rd/UHotBZOwP7iXp3W
bzRIwyCjUmH6m8GY0MQCwrP8iCet4QcC16ceJ39ECeF0Y46I73WTbBKGNOmK2I1iW+v+QYdbRgqe
VPvgRygp5dEIvTotoGMrWdoOc00SXifiTDdV1qnVrL+q9EcjPpAx6RMFQIBUa4qlmm4tRwgP5Z33
U80C/p5aWE7FdlNboHMXC8jI0HJgfOt4EixmJwiXo23ELuworfrbaA8oZVcO6p5IUenJx5PsjA4O
r2PSVJ0pryd+bhI3Gc+SHqWI9u5voyB1t2Gi71ZY5H6qqzsyF98w2pW+KrRQ3FQk7lwu4tiamIyE
CGSRx/wp6Rs+wD2wY1fIYQPQm7Z0/iBmdcKnpgEadSyAXUcChWV4ZoHlCwpEB2LuwjWiexxLOKHj
Wfd/qm1v3Q1OOki/CNBt2lFTxjKnbiVDuQEvGhh9zBrhq9z+7fqEFu6AHzIIRLWW53hN/ptRlsr0
kUkzYJj+tQcXLbsbxiL20HEbDKT6Sb4DmUugzjuK95pOG97dJxtdv3qkQ6QhW415wwO0VsRjCfGy
wx1QM/2SraIjXW6msc6r2W/9vWGl80D2YXD1aAr082MpwWvEACGYpyy7RYXO/CypqyUgIZLdngZz
goU2ka6OO2OyUGgpQTloNVfnn028+6E/yqZ3bPon3AlrSGsJm9YxhJZNvIzV5VaN1i5WlirxM3Ab
aT1Ud+i2ptpqewG1xUlnH+1yI6RupnqMNrZPQmE9u3fWY4AdOAtrk64lDGftyiiXkDpbbkX2IZrO
bzK0RmIt757sKUkyRHn05G80bXtGX+r4sjWrgHZDJzS1zil7A3uVFRGLMbrEE6nq4jKIDrrakBsL
5yw6ETY9PQG5uoV5ti/Ii2FJG7IOc28MoMi2e58BDWe1v8ikE1YvrsjfIXkv+ieEQ4uicMoDQp4Y
Lj4KEZoY252m/ARjJdarZ3HgJ621Stoc+ITXeljoIUEw0kuyY0/OZfL4BqLvpaJea0WPhDVwf9Zk
kkT09undkowccN6Q/fKyJMjWXEvPqcNXH2PG9LoWQ5qIxxHvldoSQphpvT0cjb690UEBhrGNcpwT
ZTY0psv8mW1JGUOnCynqRmmNraHiPW9PckHzc+aRjDz5krEFcQyX3OWo9I079UZbYevitH8KT9Nh
RXDcoq2+P/PDX0QXPDyucZgmEpYcpuiN90uAG7NiLxEGyMMUtt+7ECfS3V4YDXcokkidIzU66C8j
tZkh+a+wN/x+Yk6ByF5GtGrLWD6asri67KBPJicDcbjE2pWzdheIqX7stz5sJmllWJCjML8Vv3Uy
e/MkWRobB+ZyMI0xAoE8rRhBogm+7marxVjqEDKZIO7ZyRMTzw3znsAK13a7OF/DuJiQYUrCd2Vw
9iaeS7fV+rcpUiFNETCN3s4OPHAC60frSmawU+J10gcoJgpQhlJVMeTxQmc0E/cSlrBLs2f8Fhfh
AWmOsyrhITxYtM1/rqQDaX1eYXD7Vi1zmZ8PUCC8d8DAL4BEnvydrVfwxtj/34pr2Nf+SSeHffLz
pwYONsNT/e+A8ZxGvGX9dzVqPsFXQxTHxaabCSaR69Psv1gGcFlAG+sDf3dthihA6JTTnvvPsMiu
lVQwe4qW+FRUH/UeIW4pMV6WqXu9+aDUCsAG49q0UwhBHSKCrJ2hQ6o7TDuMAgBKroHw5D36kYqy
2ZQ24Vc5jb6G1RPsV9E/8BC0Ck7+qN6rjlf43+uPM1kcRcBCwEFKpXRBKm9rQzA4wnxUyS63hW6h
I4Xr7Z/whWdgTfTf0J9rPX8j0MVqGLztg6u5413DIvlRJTe67N/bAnFUCgrXxxt73YWpwqbnNjpP
PSbgxYLuDmJ9XyhFLx5IZqmcgsG8HQdKK6ZWkEXjZEOP1lM6BSgZlo52J67isAZ9BvwJatvInlwz
Y2nF4q+8zXV8HFCk0uJ0riFjulKSxneKEfgvfbrtVu0eA6IMyZfG8Gvj4aP4uFFgKYfTZlF2T/eI
wJukMIcJB6Ws7pZN6PTpk/czXQp8rDbPvWlt7dU4KcskfNZxCgMcVzsoD/lTp/ukMuYdRbfSYWwH
D6aL53Sy1FFQ/3DPESJ/vC4fof3UcZ+t67TD9QapG60+yPnI95Lao5NdmR640UcbaYMe5syUpEMy
UnU9P1FtIS7EYU+OufxRE9WMhlSNCRnx7YIWs/h6i3KSRAUcehZBFhExCH92cU1/EUytIj7nWhzA
bN4o9X4fWQpvMeav70Hr7lka3Gx0keJEMBH2w783P8pLGwYzcOY9YWmASXT/Sq6y0LhA6+vGuvH8
/EW6MwUoYP1NO7CjAqB+d+VBHH7RZZlPqevtJYgpMgs05SCjuwO4QbdUqmUIcpTTjoMm/vKDGTQ3
LwaRLxKaETJa0Bd+CmcnWrEz9PHh5Z7XCAv+UrRzLuD2LKUTodr91/f1VGwiVKzCYyAwjBFZzJlE
OWWvaM7OxRpnukr/Vm/ywYiVbxOl1dfXvqnEHccEqzhjZeV177Tzdv7NLcsbP7pWigeAF/u0NVOH
IvYeK70jdXQKREKmuB13GDFbysbmr2kj6GzwwB+E+2OjPrbMjJhl9JrZAICEsHhAj2p8F3/dwgBP
WH8BT0uqAK+pgquod8nVuPGGmJkn/oot33EDGXTEkgF6wthifvOQTIb1xiTjwv5UT6WKb/OFJYM5
ptSnVSiheKgDNKnKYDBdtclPw6uXeuKMoTG3/pnFat7ZCKeE5UEQ+DhYiShJ6bgu8RyAO7P5TP3n
iYJreOX6fnEnlz0L7Mn1DqWNqrduBoqV1E1Bd9+b7nleVWqgQvUQvfnMOlczreW2d+VGISlVT3gV
BQr3kZGx+OxqpJ/F95UlA1M8DiYhk7loK1SfvmkFef1i8Jkz8h2JwMNMNSoT04oSivaNTA7DnKIS
JgC4wHhLWT4mJlQqqaqEYMl8ssSLn/PCBZ3va20R3B4lNf3JBep/EPV8yKc7UnmLNisDGpEM1fKR
UW1BmT9TBIBvHrGqd1DlQtudsYyLm1xH7NUb7WQyv6DmK4fHREln3W6zkj4Mc1TdjNZTGLqx9NsM
5wgU8xz+raTF79q8xuiS1iPrfUau8UPy5hpVuDJ5pmAxb+eIT+4oMwG5u9GxLb23xsY2Z8+TtyeU
rGjxYaHGURLwHjhCY/jKf3EZYVroBA+4flzL+QJy4iKP+UlP7XYdJEF8cYKYGtNZooGJJr/HNfT6
ErzSDUJxLbq5RoCIiOxgbc7PUobcBFljK72uE33ZqedSYjXZ6IGjcd5gQMLXuYUMb7ODkCdhV6Qr
Y2mBVnj2Fe+zhoh+G9ilCxtnKOSRw/mD51BBM9iFCbnPUXZ4DXbhxzXpMOMjOxsCXiaK5plQLGfV
MCn+gvH0IdNbCY4zQHCCmKNV8RgBPQ8wA0jnjWfXZlMLkSX2slgrF2R93jaxULJErtdwEKhH5icV
FsDthcKo82/mkEgVFvGSWD61qk9x5IHnlgXXn8zhpaZD7YlqhpuaoHTkImM3wKY3B297gzFDjw+u
yLz15hpwk8LlSdKJqBSm+GbwpK1NR5IGPBs4/riPSXdubLbS8hoW/AasLyBGiihr7au+9QjtVvad
9CzOqh5h9mxGAKSHdnxSvZHMeLxvekABNRFnmQ0R4oYtUb3eDIuaCGzVNFtm5GTkW9YGFu/zRznS
YlLX34O4T0g0xMsCn60sw0yJJz+1TgZM6MD6y4gSrG/3TrDf395TBARSUsFuQBpJ+0ZKp6O4wioN
fjUOy5LI1Gq+NWcFoaY8yHIskos/VczEi2Bi4vArCNnyMOYQ4DjopDdKr4EA9P2i6htD2hPKqqyE
bst+emlB9iKB1p+zn5uVCZQazbqlNgVGhCGKQMvHS4bNgRrt+J/rkBmB9CLBCk1rRVsGLdIeV4St
igU+ZQViTpVhbKeMA9ECTUmmJtXLpmsd3xzdpwLM/JXFWiR8ud+CxU32DAB85//T4qKvswdA9Yti
QuDCl2MfBZP86F/bpNI8JVVkrQ8hMtQT4LpjKgofwn/i4fsLYMorgjlMWVcQQXs331PNsEdCn7Fh
jWP4zcAOBfsN3HsP156ENf9IVd7I/EUeMD0ZfqhNefD+P1gqtAFMv3rMuPRw/YMYePJlDK8QOP9a
cynd6OBDT659XnYvQ+m7utKfnyRWA24ymAvm/7BCEfgJ8o7kC4KqJ3Xbk9kpp0TFKUtIM9VUMuxD
+eZeugU9TxBnV1hN14624wYpLLPvx7Vrs6TcoAQ0cKZBClaj8+MzTLyIS8Fo2dSQhmEy0ToOWrnY
81RTZS6k5XEDFaAyUwBUCxiG+kvN4Ctiw+JyCc9vgnOCS1gfNJOCSMIoJF6S16DdxSfSHKEk3gFF
kPBzrOFAim01WLzeH9Iy/SPGl4EMg/tDT6e2n9lH6xaIeDkdGbU4BIyne6by3QoO+WZwx5vQuV0E
s/1v8WMCccS9xGoL4n+Nn0TQSFJggzp9zX33uGvxftz8mZkPeYfdo21BvTAb4J0b3QBTEWUMBFna
U2nSWy+SvKbE9HvrcavfVH2saeEnY+HSBpmBzYNvFeMiRJc9FVqKXPuGjX2/Z5CH76R7a9wFiQg3
p4hKHQVDd9TWScuv5DnuuHjDpCDYkNgCQQ2hfcwe4jVDhPtTafSQWbshzY6HqJ0DhEAfoPw3daTG
EN4uGXVOinM06B183UAPDdE6kWiOZjCc3q9bqsEnqI62EGl8pGxVjfjO6R68PYitL/KGL15YsfOb
L2YtwMIzm80mijSX5kjA/lXK3/t7H5DR9iKuhOvCrBFLsKWa9OOWceDACLoeWtVtW1OBQ7q8tzAh
qir9s1tKcILCfaFdTUoB26iuMcSwyZjfLC/D5qdGTCUvMe5FTUuCHQlH9VWXl46tojVBexPjIeAQ
m/sHIJQUgMfMSFy28MXGXSuevbSHXqQJT/yPUwFxPKe3oJsurDTOWf8FJRCKY4fm6pP1PI9fkaFb
CAUePKmlDWDfq5ola9ezywz4wUuuNln0fCl0kL++xYH7ojsisCCPz3zldlEnawoc+gIFSXUfY5CC
Xfb6JgvPT7QT98ENDAUUQbSfohJK9VWQ7DZzhXVwLaVyFb9quzFvI+evXHmdLVENJ8NCtSAdGbCR
RehxQ249+UXwDMlOhOs9az3wVle/fuE18HXKsyGZ/g0isU5lvakoGiWJ/lCPDgK9GLkvYffWkkCU
tOScL1WWR7/8I4LEl78x5d4riVnxbY+Wovkt3w7V3Ph8YKiuCRjmauXse0DS+3nIb4IxzEgl9XHj
zywKnIRCE5GIU2fHHo6eI77jnorYghrEbWxZP37TBMIbSfJ7BJdSt2+QTTgHEUeR9q7xWaZ9aRjQ
X+w3OLOWGPAkesTjmu3hDI6gxJbxc4dK137uZeayEPa/Uh5jGArADKuML+ZaqI02cPQuDRuoUe8Q
Rpau5yyyc+qtmYGpoebXZzutUC3Dfijw804GF6AoofTH9XaiTiySAJalLvBrLE9MddhQz/j+1sc4
WKzUIgfx8mf3ka9+Y7sH85n9QNXxBH7iOHsQPX9menmFrmCcoKZiBSWJYrr5T/iFRnJXNSUq5Qxj
/mTbgQIJi9r4fm7QthlThtfBIIm17pMl5F9xalKeoHe60YnScP6Kpex0H1FJNuGcRbk13EAeeJi3
23O7OC1pWo/UrrjI+mEv42RNtMxDhQnQYDx+0lkKShnwkTvB9nkxpWwHfpYio4CKQd5AblAEgJZ/
sthNRlj79jL9KizCoIVpvA6pY7qwCB+xkiJbIiA1J/y8Pq9bUo9jq3jIHrNB8Td0aQPt7DHxC86E
1BiEvqxqoIG3cHGSmQUY8V2ge7ybEUmp6NZVkqJtY5yJn+Klbfj6+99HzR4LUuhG5tOshovT0tnr
kxLf1eaEC6WrrLpBQ2raTVktLqnBOWHj5fg+xxlVpMPq7PYDEp2ijhiMJXHELa+rsKp7BNUUAkXW
OiehImzsr2IL+LO0wMCNXFOGHdg+a+mwdz1c31dOfOJEP94eg/u2OJWKIJHrXFtjMcSLTSOKR+ZF
YzZx1rg/9jWFQQlGPHTCXe6HqqyQ1Gj9s3wHzRo3JGJjytlOYkMGEgnr5M9l1pscdXO0KQpxUZ+y
c2NaltR7mJsEtfv6UDoeA8TUVwyTgcnZPOix48q/o8p6WkfW86nK+RsiKV/O1YamFqq2p2hAhFxY
4EAAr+6nqGo9t2VufIob66vLFOffLLwbW5r/OcuhvliZqf0rkr/k9F8uQrH97ZR7lC3plNdV9bS8
/FGq6olXRZqJ3wkZnUjhpQJwuyGglMP4LGF3aPG5Jl7dqjWibUGZC/HKX7o6RwQqpRJZ1T1XMzbQ
z+gVOmA0Fzlwy8V/WVApyzpTcdWpl5eW/juvZYtxDMvyddBv0Okx2gjJhdLoBrSXQSUe894NiECz
8ZbHQoh+UNAqYDFPuWUE+lAB7b18XLy0Rveyw0QCxbhGWu/WgKgol/9/nHPfP9R1LEF44W07Dklg
Sihmv79+BKtbNntxPpk/sLFtx237s6xULyKG9ByAGZs3CdNV72/fBTVvkCkxEHaw0J/XplSOgDfe
B5ONTptVkjdF99KB1iMBoKYTw6U0zEpKOZrnw5bw4kz9ha3R/aOuAkeKz2G0V+P0pZn0Oo0hbYu2
O9VVeS/rZNEdzjHB8951sb07IfFycGFcsw4WG6JUHI9V8gu/n8S8c3YkoZ8JyBkgBQ+VCDw+RlWs
8sBuzQkVIVfiP10plK/p1cIyuP5u1YLRMUaqIOXb/QawJxGXqkqqdDhsfQcXjqMGMD/YYE6gK4IK
QhEWaCm0RNTa/5RkzQfuPziCm/DsiohmcgiZoAx3ealrAT5IuJkIGhtLH5vYxklUPRINCeA4XZT9
0cQCpkmyc1hXanyCW67oeh33YGhxckK08rqv8xDUxX6QTYcmlNWRPZBOpjk64vUVxxgQgLs1COU+
EjqV+bff5Se6f8MN6HHKYW8KYWD8o8JJgxiOA1sjVgSAFOK8CLWxJCKgxbbzOZF2fYUGEVsVq/L6
YUBf2X5c6ZdxsjldaVFX2g9AsFVi/itI+vYh1ap5fzk3Q9/E1HjllcciPuuSWRwT+EQK2UGDEjq4
PS/wxPDtwsf7lBlu3ccI69TfeXAOCGwHdTRBW5BmPzz0ELS1mT6qGGZZGTvCx6LCvdnzxyI7INVd
AMVkNrVbOQsOi/daGcMtJVGYhCkYzI2vol2r9mayzJaltkBdw9gK8nHyEOB7ikKEDbF4vfd4/wS5
D6kgepf/XbTMfKD775EqsMcKoHNiyFu7K0MNj4z53WJVScEViKxO19tXOuuAomdjUfqRN4gImIJ2
aKB51MRnKxGcwnpv8C/++CLYwXdLz9VeW95Y8Sr9s1AaCa5q63RhiIxNK0lWFLRhtlS+1Wnd9o+B
PwPQHJvIvdva25vGcwx7XDVNi44E2TbaTvE3JdlqdO0+1X/Nmn9hN8z0UYNVEFw1ZYYPm79r8kOb
BnH5qF3QZA/f/reYBBI+XXJpIGBY5nBbEF3lou0irPNbRnUWqgS+xh2ZvCNGmYuS6kQ/GfLy7cMy
fmDvuO8attJbeSBvhJ5Z4HYDNUHTsMJSrenlB4mt8oLYhYpDfljPkeHGSStr7iVERmA1DV0JKvba
4ktz4FqjogEjj3LZyLgwvJl70i7/UDVJz+hWx7vMBCr/5Skd0nUiPyyEtaRBgiUjKVg7S5EupHwN
xcIXIswWbe1qVv/MBnGLHvuJJquP+wB+6V2YSS0Pboc4QPNFCWuqZQDlk+Vybk6Wb3hdCATAZTXv
N25qpvrR7sRAbe3s0yOehFppD/7XjbH8SfgxHkjzDfwVa+TI2EVgpztA9qaDlqWW4XoigwKGibsC
I+uGxPrzBfDGbHxuy/t1T0Et18zgyAIJvfdTV3GmP95T6pGfScBMcZBiTClCbxJImFx9WAXB5fnL
BJkklXdWU8X0AWivs5lASqT8JUx/isZpwFwGBGewSkzAhoWrG7Cva+U0A7+NHHiL0NHBrQrOjMEK
7LnVsXjrdlVOygE2XNrFqpaI8OV+mbbScpH9Jy8O9pVVErRazgbNRXznm21FxD1SNaYx+W6VFJky
rb/powH8RXos1gqq7levqwWE2U4xpmXjb/UB4HJokVcaj4SMn1JkrQKD03+g0JEVvFSsgHf9lpLD
RJgeT1SHqlA+KZsN9P+ZOjnRi5K9RdIIMcr2YG+42qgcy3kLX5mkMH8mdKRyU7nG9VzvRlNe0Apt
IqDClgz431UWak/wkdt5Qky+Pg/5sijq6P9V5/QhVSeIr1nCc8CB53ucLMIphzANTlZq6shu42Fw
K9H+Mi3OQSCONZC4Al2o3hZzocTdoHRFSXrEYqrwhUEidHlvzgOJCQui+qclO3uecGTIc3KrVrjI
D4uHGHpKffujzBKhKdyK5Y2Ez7ZYBVxNppJ6Kat4W3/3f9SNHw56Hnz9drMRS/P5lem3dnnP5Loh
srY1eku+wR6Ij7NUthGAwWleTqQUaT08EijzboR4EcStQ8mJTIwicKWqlxduPH1LY9ivLfLEHn8S
qIlFhYZj6sTE+iDZgZ1ZfDdbvqAc1MZV48tcJ0BShqLxTdqSWlgTFqv3xFXLkXLDSqHz108RPi7b
cDXIr9UKeBQho3BICZXZMizZLb2V24CBg7b/LqahQq0rD4TedwDAL2NKhxbGKTaITmHUuF0M4GdI
iYserxhlcfCG4Jv4n5ISpqFbvaEX3c4p504aoZJnDdqXN/0pn6q4/bC9yF0jM91DcIydg027SgMA
diKiEpnmmepFVGJoyj753pin4O/eaGWiba1nVbcGPeDSiNZw6+9ERnjQgb4gNlvw61pSDOlkgc6h
SQDqD136O1hf98pKagd6h2lGOyqcREgC3auja2aMsMggWqE8LsAG3BNPQY6gQE0Mg9I+vP5PRNSY
huMkjIg8aO5XJpFU6Fk21t3M1HQ4qHcVJuZYI+PPiDF3Ws8UHr2moDhY985ZrrbqgGqChVSMEKD4
Zm1hNj8batVhJs9LQrUbulY9OMcjjVLyGu4+OCiFH4UqaDEXmxugj+INEz2QAppHH/96mdcYKJFi
OlgBuxIfcCkoSL6L9r8Ar5e4HYM/p/EbDvhY6if1h2JgQstvgSwW9kAuyAE3z5fbLCpoPJaAUWkO
NluJ3Ymnw2xdxCwyqfq6v3l/5c5AcZO7hpbWW1vus0FoFqdh9MAQlGgUOlLHGKGBncYeOidw45Hw
nT3sY1P6HdQP/01/KYGK1OTdB/eNZRrmENIcBAau7v/R6JhD0kj+XJ7tTK4R2BIbMieHaeMGKKyg
2f98I9vzTJ60BTA0TtBCGwHC4rXAahBxQG1POTj8lbse0CL6ixEqYN0KgEo1DGmS6Mpoz54Fb+fs
TMA0hAeFl++YBEyLYuirr/xbtV72MhyLuTMVL6nZoVZ0ROSPkrNbXckEievq48O7JvLkdp2o1F8P
zCpv1Ocd0443Rmo2fENfUC95bE7hsDtNgEDPx3MH02xzh4jmIOdUTZJGelo7blRzpE098Y+y/8P7
VTBg/SA4OZIhoqbl91eOKl20ohGY09PT32DX+23RrTrTbCEN+9stJH3IXhh1+0kFXPY40EJCoBgY
FnNZleQUszL6U8DrKS54CT76Fu8JH/rv97jfF2dMmNeY5ZApqWyoDvxGY5ILkpnm1R/C8WH0dXdY
fHNSd+sGfKbxhDAua0HTjUyrSCNNjrBka35j75SE9ax9liotodWNUkJPZpOhqwixB45I3WdxNRLo
niB/oT2zi5XD+Fx/CLhUJ99shGh9LPnK51w2iykyMJSYFhFtrfBUGSZmsbZhv01mHoSvpn7t9Jyg
yZez0Xpat2WIODiaw8HLnjSbmLCLoA55DiqH13I5g/H8nxHo0aqO3D06uEPgWGQOkpOi3+0O0sam
DCckkaJtWHQ8gJ2i9WMdpziUpPjtzighBZ/Hj7RG6uPN2hk46bBADeB31G0RtAcpzpdPn48bsPTn
BX023zhz+Uo4xxY1VJEVJIMbB/SW7rCddpr7+Gsp2s9G5DqUe5v8zgw8TBC0AVVqZICBLCXkxv55
cVPCuFP4ydqHTnDIkQ+9ZRfZ7K5MrxRUd6hTKVTtcbN0RA3MqI7gKOnKYS40djomlGowGCdG6gPz
Vjzkt+ZUTCgAOyfcIjXwd0Rfi1mug35AHlMLoeM5AjvqejiCNVmbZ/qaMMCybKVRE5N7og1KitkT
JfNpW508DN46+dGNc1s01HwFjFhTMSWdHcQEHs9dzH/Gedm7PctFYaAko9Z8Knj4o2ECgEFepU6U
U9Lzk+CD/FU9FDOvjBIGiis8FK7KcMS0YAVCsqWIT2RgyZAd0LSubD+GZDaT6yJCLNq1nxWHfGbR
fHoT78kB1shXCp8wn4Dm78yhc8FasyS0FA3UO9NDeaKNwrU5/adRu8Xy66mIZgWB/T870zRNSN3s
Em2fzKNoaj1WKGvkyq3V0pgufyznKuQKGWLVJfGvt2ftav56FBZvYD4/H0oelznQQqXJhvIXsaMU
sCPuc/GQdZkfLlsmzA/7LJPwygueIt3dtxb4+rlnG4lN5Mu4yEVB+aXXrSQD50Ovqv5o7GeOVr4/
3Kl0q7I0BGFYWFrlIyBMml5lT/guE+q2Ho7KxcWkIU8lwb2jtVVoosDn2nfzeuh+Med2XhnVn3VO
/U7jiL1T2NmNu7t6JaWUUrFMTd6Xe2laBIvjHvge3j3XzOcVaC7RzG+lFdFR5v3lv+tIop7TluLD
N3Xp5IM68YsiPa+ZHKbiVueiECD13oTi0hmZYAuwuZSKDdGMhWacnjicUMtoXEpdUKo/Di6xRwMR
6B/e6YqbUzAl8NedBYf5HE9Yn1Y6UUi0aJDvAcqZenQr1lFHC0D9c2aNcspUYucgRs0tBLfOn4nj
ks/U9WPhjyA4TCxxG0t+fFOGIDrYl8QA8wikIG+2ZPyRAhMgyuPUORkbVb76UbDcWqu7uWA++W3+
UUDlnhoeyMqapqsHUEsY+78Hzqh7xEJHBesY+wc/5s5W+qdIxncP6eWvwXBdKVBc2eoLzRBhaOdQ
2ot2FwU/SLpvuBupl00sKqsgS64YZQe8J+SohdYYds3IyZikwq6qVvP6/dCyNwiqS7mQ3AxJ8gJ/
y9jni1sjGGzxRqdecY6910ssK/0r0JHJ4KykygFoojMhNf3n4IkKGjKOn/IGsTCoUi/uENkfAfyz
jRQS0eGAK4Ji3B+Jicw/OFyq63w9pn/zNI9VTr1beM70Xq/gdLoLMFrvrAbH4LbpHybNIP+YXVSs
LB/FSGsO27/QTBPRKlR6vCL35Fi0H3LRZ9/dUiP8IAnrYDYMx/tCsRcqXOFCKNEGIePQd6mRi9yq
JKId2EBwR7C0xJEkJkXbAemEoLzSpwGT5gU9lek1byTNd4AdylVLJynMY9o/VnabZHJAmx7ZAZEJ
svNwF60vc3SLTsMMlJFEhNCLzkaeV8rHxmM2XuFGypmngkzCWEaN7ithrfEhNidWzee+otXb1NBh
3RkeY48RIpE/xHKPkHpsCNWFgnwpNj/wEheu4k0ZnfMqLNDpobKz8jifB8ck+0fd/X/L+KwbmamX
ALQhqng1HbFjibk1ncygJ4pqs9A+AvONqdzEhasP6/51cPKHZdItB226LyIWGV/eIjuywPjB9cqP
n7IsN8gnQAc9IMVnDh/IJhRq3r17/XthSPs+90tiFU0fNSRDTkU3Qv3UM0uDc40qb08QnBrH9WOu
T2MrpDOhbD06jx1Xiy2BHFzoyuGsXHgOBpK6/i6KlBaFd/aJ/h5l20ujPsz6xQHHk6GAojf6zHkz
OTrcf3drOZ1iOOqYlcWHigT0IlLIGHkptmggyJRd3iYqNufsyts19sSDNOlkxAY+7inZK0wrS1tE
xmodLgSRt5TcjjWMwlw4NmWQgVp421a0OGNIaydth2APo7kc4hyPn1qFRcUVchjVTa/YjBD2/O5H
1mCQnFDueJMtt/XFWL6UWKSf7ESZmopybJkRHQycd3gF3j4MS3B6gJHMt77c00nMF4t++O268wh1
0/WylubsZa6KTw3EnOk5r9cxRaabg9GOunXWLuBppF87rlfNODEbOMWP6FnsqWmT68A4SCulljdp
br3XHf80BxCTnVOz1iV+uQXRRVVoGVpul8tnCp2OWUpnwv1clr6ZzN4SiGpogi1SyOczejrRzaEE
2o3nkM/aX1+5+YMtJvfYD8svh3vu80/DLR/ncQNXFUI9QpuM4Uu3weRNfWk5X7nzExwkxEwUzCag
+FdL3t5Ul9GMrC5q/flCQY9qr/bQULkxQMK7lRpVfBz1U5h14fPO2cu4Vc3TESj0jZdYxta5TjBH
9XrrWwTzpBZ1JITGSi3oSjQytdDZJwNuZ0LyE20HJHSIDzNvKd/+3S63DFL5Rj0zCIrli0FP0b7e
+6X9aYGrmHtR6jQY2e8oJ/CCust2qiea+ySumT/7KjuQxrPyL+JdCRpToCGao1nxQai+O5XTJLaB
47vlGmS+cWbrOLVzXC+ZcEQFUZ+aVlCHIUKJlaspZN14K1O8LwJw6+U6+gqnYRfWUPZqi76ISkxl
SF/Yk71Mb7/fbtgzsz+1vcJI5fnYiy4NMPD1x9eyK9W/LDvMfeDlWTmnugTKGHWhNhnaDqx88w74
MmnOIs6pWfX/RoJlJHDyOm3fMKy3oZTCvSn0sYt754/vFiZQIAPJfOoi/GnJIESQgmpDQoDb+M2Q
OsRoSMgaQQCI9Z04yZwIT6ET6iuN/UKIvy8THEY3BM++iR8m7yH9mcJOypTKss9hz0cirizt1WfT
6XflQ2oL1OrCMGkfZZQiOhDIrIeIioGnCb/nMkZ71YYawGOq9vwr4GJw/ocHGOHXI2cY0o0WpZe4
rymXlO1bsUNN8Rq3quQzbFcivfdHWF6pfkohq+6fq7HJvNXegRZwXjzrUYTW6sjW10RmgW1bD6zv
0d/dg5T8MOPS0Eb94yDc+PzwLg9YkLL+cwQ7prDQVtBcshc+oCpXJqKY0HFrZCqQmLwdYJTdHyG6
McLucM6BZIrXrDKMhUm9AkfgNoT5PTvYictnvMndd6TypqQnHEXqAUyvBSCpKeEQV2KQBjV+W4Mn
slN9RgNHgRF9RE5ldnB8GdGQ5jwfFDkjpxIc+/Itx94hAbrd3jSbrh3aWSyEAyOq//Mt/IeXfSWn
GJWhpC37+PsWARsIJaWGXpQuhhxVJhMZyzuMBeihFR4vPBRe341Vvh5qDMFYgXv2rGKm0nY6FqRx
4gk5al/vVtP/aEs8r/qUc+QDzrqRvBkxRTTPaIuF/cuRuuoc8kyWlZHax3LVTji8qsnmm122QotB
moOcnOoKpX1oT5PuPJwkAz1W7haupKimUVSP7n3VUjOauuO1Frfdcz8nxd/g5Pjscg/IGjANocIB
sqIACI1Q+zL9OxlPgBjIJZsu9qbEbjC5G6n0QffUvm7pEDELrKuiKxYh4zjG2KNZy2JGudb7aC9z
iZxh2WZXR0SOQAAvg5jpNyxTzf51iyWDpQORTC/P1pHmym9o1keHnXDeZ+9vpmB+KsQl84rd6m5w
nAlm69JgcRzjaw1wDdQkFFYTpKmCAm+BC76UOKlK54RiaZAb8RGbdiFcG06Rv4oDJIohB3g/32Bl
yfpt+fEA38mAcaMagt/DpC6stczPujx5Rwh0peX1S2T3qZzdy4RE5twHgY141un+EDVisIu2sDUa
KDzmikel2zp+bFwzsgOdiX8fjMP928d1agPVenq1NaC4R4i+6ZkoCMV71zwDYMvyIB4lfibwlbwL
rS6cTwKU0d69OTsZfWOmvHD434esU2IZzI6dQoW5pNKGKVgASzWdGAPig+fartJDfpZd4LMYKbzn
yJYasf9Dg6k5R+jo2po0eSFIze8VvY/ziOTXlW2BLvJxD/nInXuLxdCVDkE4qzXMwRcmlNGOLABd
qQpMqSsgUWxIwnQzxfG/vsN4FoicMb9E4Ft+5mB/Kdz1CXovZQZcpau2r9yT9mZVfQf7Irv0pAHD
Q58y5ZQR43yt5Mgagn/U9uQUTU5hr21K/Fbr68N2KuBJTm8YW/iyLmVT8OxoFgdQu+o78K/Osqe8
NW1wFW6gOgCKpfo1lkv43IQwr5HUMN+z8C2HI0mDIo+XC6k1lHaGcRtPrLcu+IHJ/Ulm6SyN+V9E
X/Eij3TKBIgP6bUg0xz2A3H5zyWRLydrv92z1dGiqn1viqGksJF0nm9fG3TtPfa+bAfXJc44w48R
KVSx9oiDproNPSKxDsAJKZCsrgACWluaCYs3r0eUPEaP9jKE73V5sIJjS/8v8SC8R1U61hGHZNj5
2bRfCKoqOIXRSB1K9R0sJ2EHSUN+sQrZ4len4XStnYdu1PPorIlUnjreH7bfP0bdQU+eSe4AIO2+
hpTsr3Uxnw2cUHCpGZhXNrARhJLL13f0r7lttVPJmjyhTcnyOIvlqmKfLPh8cVfPZrg+0bLFLzph
wJT3s3od/J1FNcvIEeeFnOd/6YsOVLUidfDts1O820xgcJWzI5s3DlpNn9AmzeiPmJtu8PVlG2n3
85dXTA6BCZ2VypoSqX4TLHD2Rwv9OIBozXroCOC0tTY5rZ/KXNdLXNvv9jIJb9ENRGtpEBbb8J1K
17FzAW5mlFodSD+IHsWMQpXjGF1RNsGwWF5z9GGX+HOBSMm+GPAA2/EgM+iBCK0kva1DLKdgt3q4
Dfhl2Y/LBneFcG4yPsZ6F1e5ngG81jev3sr5d0VLj+H52EioMrrskgnsak1qpEsuT66rmWa/8vsp
jd9xr8WSdjYBpld+NypXmhjUNk6hBrXyiPX7hb/EwE5qXAwmFuy2OZ2fsYTVw2YnUz59y8w6nsMy
T89PCZ5Zfv4dYHC9ENRzm1nF2/HGOoJwWPb5gc8zwbx/2RlF5kbPLMLOJYNKAClKA1kyd/Ghzz8X
GXHEWttgegqC6nxtDPrwhXzPLijAt2A2inRzabZLDC4j3U6E01cJdoWIsiHEo67f4tTe3H1mc92D
KezjGuE4+AmlivtZIEXlZHph6zuvV0q51geSyxSUN97WBxxkyjTFDvmzb2ZMoLxQ1YKTzGJ+x+BP
ePpnaIBVb1SkbInUxMxFtDkuKQbtWZPIviH1zqSpKISy377CPl82tF8XMcarPuGtalzZkLzviQnK
HUuJR1C89blZ60yQbGi32IuwIyBlD7oMNGkkSIrZWc4O0WYEh2y8IiOxX54OALdJ9gWVNh78LBdh
Kq3itucCWNJQunDHve24G6kC8qmRXGCu+07YUKqj4YU8iMinKbvWJPddFegx3AEtvWqbHIDqRDqN
5l0JgpNOlDdjABAwinDzujgCg+BcyEeAqk+l40B747tEJRA4rA8Dx3E0clSykv9OGelvlYRTyCIk
gxENs7XkH7T7jpr3q0PodctkxuBj+/v/HEKBq26lXyxyUgEsnjGJkZk9/NaVf4pJDGqQist/I2/3
ThYYRBPFN3ok3wS9v6jom2UutRWpIpEwxdGoTsYUx+5NO0SjOtKaxEtnCY/NHMZIuX2MnvmNd+nx
DQWtcLkLG93qtnDZBgh7PB3a62Kho+kK3wztHyWLsfYkmsUol31FhPnMS0McI8XX3ayjntlZYLia
cmXp5lj8MfviukqOMhF+Iqj4uFvtKerWLXWAZo8TDNpvnAxN1/QQUH2JdFDJiFc08LSWhr8WfGjw
Mqfr2nx/DWgCrYdBKxncVStrIx4M1yaEYi4lwONkt+zfVCsbQiVsnBVfYVpYdXQX+b0ut9N9cP+8
YDoqaFiJmd7Pv6iAiXVR2E5NNy1zkTPHlqIrbqxqdx29ExOq2D8eKSJtpeow5uSJ+koCYEJCx6V4
R0vDWy1BryrOdb7M97bPM4Xw6rV1WL360eIp409rxdeSChLwwX2gVDeq+Cz8Ie/c6h0Kw3zleYez
Hs7MYhiVxFN0YyFm4z13g4AEQ0mcpd0nZtfzHqdTEoee8KAdymkRGj+gaFMEjBQSO/bOJAqxb0KO
a2zN3Elc14tFShonNahs86Cswt9YF5/tJ5sEL6YbsYu2BMkhzraLu+kjLiV0VIyTh0wo/PRCv7mT
ptL1QNfJD+tjIostrRHpmV45lqLqiB8zPZCLhi1DF4fJZsVi1v8w+BCGowyhl7p/OBqI3DzCXtTE
q4023bSQGnAlcc5O+nuzW9QfaMQ3b+NVmRH4pQRGR+QNLb4j9sqdWFjlcXgXAr4JRuJpf7i2tCBj
lmV8g5btidZ0yyGb6v77j/ZzvKMnmLinXewfOjcu+x5vs0XuWvEWq7gPTiwSur4ZXkAfcJRqbzC0
OMn0zyM5ZXIcd+dZV9DFLcnaBInCmxTlEfhnQG/KO+Bz/ZFImZbuPd1q9gGp8yq++grn26j4D/pC
EDrMSgHBfa9h6dvn8fgVTkOS+UUrxsU+ZUY2f77MKv/K9rEI7doZwwLxJCIA6YNPcQBS0OiNZN3h
bH5zHnO5X5VQ7ryf6ZRDXtU4YOnibgIB5bl7HKEGxGy9rv6N5dpc0RMRnXRO7UHh2k1PcDKy+2/0
YXXZ0krc8VIqlLtxFrzF7cs4v8oI7q5HRHZJMBLtuyno/C6T5rM3XI32MS1h+kLPnjQfDww5k/hq
ImKixkRARmfka49MlkxRLSUVNMpGSMzUESb9/ZLnWowcGC4VLqPern/hA8usWX0MTdmGqMWS4Uzw
7chgnQw1U9Gcx/5CVfcmLt2A4XerhY/LhNoK0S/Eyb1cfHEkbgFFquDE4EG3d0Q14Bp2+Vbk9P4m
2zh0pVhF9YBQ+d31zcJJQt5kCpR96vmIAr1IuRyC2CBaRIB/DPh3oQOc+ooW0BDfYABWE4u4wsXz
y25PtAkJvs8Af3nbtvcultd/Xhq46WdGEK4Wv1ToLX0Bdj2grDcghYL7uRlfXXs05Ztw5H8uEVwM
E9hZQk0mNzQAx30LHsUY7gF6pcuaoFnTckQ2T/FU+QzHzie9q0uzYOwVRy9K3Oq4z5p4QOYWOoGQ
BNLeEwhHjpDlqgg8DydVVswXxt/QtrwgBvXOG8gssQLGzQO9vlLKs1i06U8RIyK0JeXOILsnt92q
3vYv1Rf9aOumavngft9nfCucJJuv2xz69AE3i2ARih9qlGXKiFnvWPRgQPbNSHowA23nwUFYRdnb
35D+3OlOr4anxwuZnJblTpxVWj/fFeAdKh7tOPi7shrsZHw2YP9KzVr1SVlHvT9dz3O1oeQk3FNk
XdmKduo9KqCakOU7kEAb31Z03nZ7d1lx6gF77XAmoDMXAmzcc8l3rRHh4ro1m3Hb0YAiPppCY3VE
hXX69vl2degT7sdphPHvteTv8Yh5AvHPnnfhbu7BJLjJudK20IoXbJs9lEtmEQ/Q8a1Lmn5rI2bv
ze5v2Obw1YWApOtl2hYpZ4qvcEG2w0OzraOIT5IWVMDPnIa+mwyQt1wdFZc3fuoPygFFH5fYLzpL
WjihecCDerAVMzcG0ojaLcQpSbkCo5ECp5bAw+E5sOxGzR1ITDZlr12NoaDdqAxtwQ8IHvbe85vj
cw2FWvG2huDkahKzCKLWQ5fkpXC5Dmej5UbPIU3IuRoCXWivQ5p8Df58PRctao4eP+G+/8W3W3io
v9n52c6xFR9hOG0AFuvy5AEl/9+0kcnqZ2SFXGbUINxUV1H+nTbguOhPp47k/a2pmulRIt4xM7Xy
2BeN90s5v/sgXNTT3x9HQGcsfuV1mNGNqCm6i7Nc3sCotxcgqjlittmR4kL0/zOISY4AaTG1x67t
TohKSLmg45UExxQpTSWJSStkW5LGyQ6+ecx0YvLOzNfLH56DWs9xXSlIASLJpI7crE+TmZfagmhi
lnCumPZBlKBgXUc8TcvBQXq3vAb3/R0bIiDXhASrJBm29gZaYiaA33GTtx9HAt/HFNb1s6Sasv4Y
LuNXHTRgzxEpfVZhcYR60SjxwxpyA/8WngJI40EpHj3oClxRk+5mx05QwtYbRTo18WIGA9ENO+nH
hJz+sAzQKnrGesU5hick+oqpc9gQIInFTy08xgU78pFABLSV5VWjInPQ8Mv1Z9+4oIp+K6vu67Jd
L5pDTpPfjUGqTEcBpJXUHRB6vPVrtc+LCKTttsmvgrOLmGnwVZYWyW13oWr/KM8hrMqjpc6Di3/R
p0ZxQ1JCbTXceqECi1KhevFycI5Ia1ocP0suzLkeqc4l6r10EPnskbA0yNu7rSml4hOSim9CiZms
4TG6NtAFwn+QWY8kebPCr5/NkQFjU6IYuv2sfoTBk8HuuH00hmO1P59Kl+F0vrPAD6ayugx0xuQq
tdFBM9C50BZhjaPzNdr5dkS4/rOa1QC52XBeBLqI/zQQNaL4REZ1+DiVuqAKPGxe5U+6F8S38BLM
nEgJoT1gGQpFcf8C807NUX6c1+Gp7GfBXvszqad+3p2Mh9nT62SFto2c33vfC5TCH88bNEBdE9b0
xKbOgg56x+LLYxgD0axCmrViSxoJZkU/XvcvUXz4dOyr5KGIA1v6+SKfnvtiPjkcw/WE+BSCsXUO
HGY529wmlPb/bG+2DbBMAtxYWyZ0q0shHdc2REv8iIO52VRlkQ88CZ/p95Yas+fXIdx7iMU8P4HF
mFMbsPD60FZSNp5XB/PuYJJQMzPK/Vj9ZQIIU1c2zOvQWNz6PsPw3tH4IB5Mzi1TYY6KxIagE9p6
+9ps6dz8GV0k13uD/sMq6jaJb2tmd7WiSSHLdJkgMw3Gx4BPUVXn88Motx+R7UGNFEhbg4BtmyKv
lkh8TT8Vnsd+zWF42uvVv2tOuzUh4c9SN/XdMb18jhoATYGFWQFZl2bTW2gqGPOiBZOQR39Vse0c
yNAz4ywevWHBaUlZ3oNbCKAQW6kmpNeNSd7dtDhlpHcoS0nFimzO67rTIXccNyXDucVaDZSl0DQq
1jWjn6NzhHDsPb2bBIN2/LWc0zhnhqxbm4NfS/gtMP4JbxCZGV4y6NdvgX52wx3SPiYiR3lybmNP
wla3SDSqPxb9WKrGODaphjkGJVcIeSSESgIrM3aM7QrJRPvT606Rw9GHy1Cqu9l1s9Oug9VJls57
MGWriOd7GuJkdvmPuPhewGKzCxIEQl55QDz26zWd0JXy/3Zw98OpSx1Dln3i2Qmtaw9u4g5MfS0m
R0nR3slgCWBRvWgpKULgfqcYVqy/IDsk7ToOJjpGNcOAU0MXRB+41cF6K1Rfw/+00h2H1N2MdwzT
gbsTxVrLZzZFvRVL97MrZ7EZJCawzZuuuPcGykHi70FyyyYaW46nRiUWx94FkxU6LG3CT5Rckyak
YnzU0u/cPkfENPp3pBGyZWXu1dcGvDyhfQb9gjXnjM+vf1yAQl6emnjXh9a2pn/IgzotHl73zJqP
fLGJ9hTmRIyW2CUWGa5E+dzpABeLwsFd2NcEIQ19g+pXVftVEY6U6obCFZ2uMvt6VbLSPzKvq+U3
M10l4Rd5OvYQBdxPla/5JJ3lhmolQP+Kb4lLLQmjTeDYjk7UNb7fsz+jebbzA+Xg4N34gdQceU8A
3KXZWoCJSY6ZlBauHMlYw9va6Sw4FqN7/SmdTWwDoNNPrOhXW4NQYLDshSlvcYWVDR9uVaizfgAn
3ekNTjpUVsfwedb5Mdc9PwbPlG9IOBuOo50f2FkzLJys/oLOzfhkP3PSzKA0aayvHD1xqCpqVGu+
Yqz/cSWGzUy9LmfpoZ2ujoo95Ww2mhA/8B/AQIGLI6CoZysudnvVShXCl+sxFbEOCCm+HeD22omZ
jj+SZey/RVIf001AYRrzmRveqLvkkualAbcTFA+l8/1VSrBxs4JrxRqBX+9L/vuHIYyVyIwb40dm
wGSXNaLy39tW0Cjrw/k+XV32y05Vk4wusm/NljsVfz4V7BkxARsFnO006vjvzcAM6qKfnem/VT7B
4ipOGUCFn/X2P7v8DTDD3y8eH8iNaCkLrc7kacyUxXgoJ2wyTjnn6Fkj6CjPCYp9f0R0LLW6OkLx
FKLaYXDHoJBOZoUTl0FqEOz6Iv2chGhbyFBoRBAuqz8mJHIDp/iS9d9gYkA2aOYv4wLzNFYiF5jr
/3qA0FTtP/XuanGNf4CBymGtDhmwwe5eyTzwTF8SmcJxdmOvTjA8abWfpQn2y3RyWkezf3meEI3U
lHat1TGAveABo58FFxfrEVDVA++uh3HqlK7TiaPkbKE3qyJZuHCAv3WPNV8urjm1bW/T/iByahBV
pEKuvzAA9iyDWyNQ4NnacXqyPbxP1jq9BtY6eQrf6uVBusqn6izfqkprO7c6BVJwpkLBBbzBgoD2
asgt6cYYyF5GgfjZjEAD9z/nTwkquKBtkiArlG9sosq2tSzLoQgthnAkEalqxBmKnaXzK82QCZNW
sC9twidWCP+CjyqWdqHWO196s3hfAbofLWLTeGIsqq5THWMl8XyrXnKhqrefCBq+5QGz45t3pYJW
2GHOqScJZFVCfIYY0ZWIXxYXKcm0txZM7v0JA4125jlUohbEE+EG5LwPRdc/KYJsiUBlj2UltAQf
d9N7KVbRXm86sk8HRe89iw0jhZ6G9qdWNBH6ONIcXvApKcxrd+EJbHI0SFdtOAIMq7LYLZcJQ4xA
78APEzWPzSb748KKxNvmS5MnNSRN9TpqBPEdxUcN9qW/LF26AGs5JfqIBKBhkfEQhlfewvMJ9txp
+GEMCcNi0BvIuJPFzMu2RYO/zmShtPf6Mk2IOCg6DnrNg0I6GvQhUTIFQlNASses1tqocyYevdzF
LdiIDTHD8X6Twieb9u9eUWkOOhzFQgbeRYDu8lSiAdgIvr26ic9fvNDDqcwOX6MHzlvkP/2Y6RlL
jL0g/Kwp8EWYJJJNwLlSdLZ1YF+3LqAXwKKy+TOzdN8a84Fd+ErOOx58cJkaySSojECXCuiL5p/S
xTlHIS3Yw71Erb8EOYcZ0zMO2AeqoJ8VXvNYHemqetGBRb36cCNz4Ad3KuurjPQIvJTou5CZt/cb
ewqlkjVySb6Fx9/4E5B6eVzkK0Y9LpNGIgb5xXkWY65rFd8AFAqJw9mNtvfxPC4k29AZ6Gc7f+j2
BZ/XwrqV9u6mIOWMaWYz5zWZPkizOHboFlhdSqaVDmFSTdBdqkTEBGs3NxMBVi7GZfS3BT/ptzhX
iozq/u1Aiz4beTLTbsdEBBhnOsoqvy8IDELI60ixupZNtb8KxjkBWEJ3A8UnCAwsK4B2bMkiK5w4
zgde/bjz4CD4QUldGD3f2AWYvM5SXtF7DHKeCh2yFjyMesofneqdJ38aauaDi+Z40jwPxoBTPelP
dGAqLsBHFSVWjN7yGgOM+I8XwxcQzqvTZTJ17TSbaNxBR3uQLC/syshkI7an6t2qXk4rnPAvS4xC
cNGZlGtx5AWT4jlqRMxXK7EFG1h77GVcDQZwTOE454a39zNivZwHauHpn8FSDaJ/4bv+CQzeCRXx
cZI8qk4tNU0iWsBKSX9q45kwolEDeOxoz4qdYHiJWR6MEi9S4HCni0ws9ayiyljQWccSJRF1PH4G
6XTAMR8LiP4AlhdiDFz9vB7FhrOBdxq2uaVe1TNH8P9PNl0hOy6+tH4LgVDVor1JnsBevshQUUmy
h+7YfCcahVa1KQnnI0+imu6G9IIuXaag4Y67cY8QyUfgOF0rDWBUQLZJMnD47s+5RTLY/CS4Bsg6
l2FrIh3HebRYRtQ+RsDrA+ppEUtdPLjtnIE7o8uQ/A6C6R5UbkSSm/Qv1uMhfWC9OqBORzDmH3Lk
JKE647CvDjDQr9ZkJYP/mux2FcPXwIJ5wmPK2WNfj4MkBzhMyaz9MkctrQRc7aRn9a3ieceS2r2d
Swxndczdnt0eOv8ZA/u1vgAh2U93YKSLDZfZT99MNAf0symwROLvbQcLa36MqBlzgc8qVViiQaVZ
mzT6mkl8j+jeA+UYrUmuKKLvman94XslTc9sHIc43YvQJjvBDd/2aDusijigU+k9NVO42l+a0IHe
1fssY7LhtkNVScS1yaeH55SOfyJANKcrkjbK9D8KICyVCq7TQWsdekvXGzjHdJElulh29CbJfILQ
Eo4U03H56gyy7ixAjYLK9UR64KAgY9D6ZBLY3bFUv4WuClFGnENjY3uutekYPsQNeyo1yorcm5/B
3bfCAbVoTDpkEzfsxqXydXzHyOe5FLVeZexLuRLmGTqX5AR7lZj+nOC7qiteThdcStvgAsy55GV7
PvO6wXeLRRM+bTRa85ExjRngNeNDpwguiEjyoZj9+wK6naTVFVdSD9d0eVlD+dlSddDhVP8sL69U
dHzHwKNOlHGuUz8yTlxFp26WCBd/1O7PvTt7AkOJwQ7wt7gBLlfXxRPJIofs5d8rKey+IvB9pN0G
QS7/AtlRNUm4e+1VwjI0LbwqM8T4ZDuKNhuU2iftsksczuxuDwks7LlHBPN6ynJn1fMVh+1M2ObV
/MlgIaPbNOpj767qlPlykbk+B3jeOIiy8CtOj2IzioZBksqISRCcHK8IBgpbLmae4bLGHTO3SCDB
AYGILHJxkmCMPyd/l/ufzvnvfkWqz7hFW/200x165XOqxYKHAtCNH6KRK5lQcKGcazKOWv8bSR5f
OF7lTSBQKCsYGufAJPqHGilL8dMUN6Ut7Sj/LpW5OvnsspOYZPVVUUZMdxVHWfkNjUd1axwk2s96
o9KN0/R/5u3FLZr80QDwEo9DHvtmgI13nJVQE49pdF08eLRTtelNGVuzrAfC10h9mxHejgaRRCh3
ryOrKTWVeZMOXdWThqtq0e5Wcv7cUHyZydGSNlodqnO0SFR7UhSTz+NpQ2P8jerkCuv0oe1iJkhJ
ytlpZb8TvoJ6dpoochv0HQ66r5T8elTN/yfO8y+KcP0T5UwbAbSXKfEQiY+xwgfD/IMjVZT85/Ox
aNEepY+SeOpqtHpX4pe8je/AK0WBOxgfQnttFacFzMyCgWDhtqjPm4YjVZha5vE/9YbtQJ6OokXh
vDCV4N7+/9vGOd1c6SXqRMg0dgyJGHJ+7ZTN98PspmkRV8eatye2tF6xwjXSNqE/xF9lpaqjuOwb
/uzAlRvSzyD1qhVGYLLmbRr0XYgPrAy862mgVU9u1CFQ2RbXah3oxEIyZdVEuXEyMLYEFwxupNK/
PHuNEor0qOLDKqWOT8IxTudnXYvFktOnZJnTlE3wngQ0kBe82wV8R5umzPy7Ivl6rJgixsUiDjwB
3Xxsuhj1Mx5vooiJ59ppa0MoCZbciGn4pLHPcgCazXWZMsvI/k0DBstzh4cBlInMfflVL5M/WcrL
EgA5AWdmiVhLfmQNyNJeTfy59dYY8K3SLk+1GaD5TsrhsngZZF0Z5mwVmXxKOblAyzn28IKBYbDK
Bd1+tM97gugfH6xnyqWswkAyv5RsF3LkBtuXwmCyPRLbv86sN0onOs4cQY0RYl8zNyTNISHeyqyd
0NVlh+PX5qJYxyrKA5KhmbUoulXY5s1Cj38MJBvwmV/2jvTyMr1z9tkpZ4SG+rST98SwA4piAK/A
pauungWOJAiJJ12u+Q9dEjAUX+8FDeIffvAWdBbMc2XLSphFVq0QZFGCpNz7zRf5WXmU+SOxLRx5
SyVuNA94DzuYZ/F8QNiEveAySols+NVWK8vT1GW0mvuO3VvHW8IiXzwjLdDO+ASzdKXSzGgW7Ivh
nG9ZjQifOFCc3JBg5VHFErBx+Q8eNiPOG8jN44klj0bmr0hKmB/fwNny/k5A3lsQHToHtrWoUSEB
0oCURF/5bL/QW+wiDivaxZMGZcxtxmRbefhwOMHEOiuyi/l/CSgGfsFLd8ZNiSjb3YC3YJTcN0P3
rxiU9QaevdM5ldMeErwYbh4K7bsSsQz2zHrJOe23dqR1rPM/RkeKynExxEh6GDBMhLWfQhN/H5r6
9GLrVoCWgBQy6T4I8xTAJ9tb1O4Aygh1zuIAQoddgJvheUVtxQHE4NHfoC17e4qBPpEqzlx9lqD0
FKP10lz0g7x7/beZmHrN2ag7aRreQeLX4aJU9jz95fASzrRvi3HjT6E0qzYFK75UCjIDdP7za3Ym
KSNQN49cgPf6MeEXQNe42eM1yuzJZ+Q7g/F3WbPnTKZbomruz408vYFGY5XPfHkS1JeqCXKFveTz
k9X/cbgrm47GdtCiKXlkQA9gCzo+NQiK16ajtqHyW1odPacQd0mOJGlglm/7KwD1+4V1ouURRC9y
FZuLEHSWRfR6J7HJJ6HeHFZSd+9cFQpjek2l2iHcPABdjvM4Wf9RioZ+0QHDQX6laYnAR+8HaGUt
B6/ObgBev5s6Cp0CjIjwmiOgBEHwTRlCpRCEq4g6ZmCrV2PlCiGg+QssQuPX/VUhxCMceaMTPFkt
4GljlyTZEuzDTKF32yDZORiTuovygrWJ5ISgfoyexRp3M2+8TAtgS/Vp0yiQHmFQmy9t7ADKMwgC
8hQxpf0i4rrdtcGGwr0nRxNQ5HLIHgReAnCZZtqOnKJHxGfppE0oIUhVfrL4v6bSXIrUY5B/qB2K
SX+Bkh9Ktag3RmNbroWqFuUGt/7J0rJhhQUkZHizjvLCBzh/gypHRqk4rLnfQFqNkdOt1LU0WrQo
Utu7zHOgdYRnAOBoBahUtBC4m492qUHddXmw/o3nS21e8dI+Guom7mOSm4tJNotPpLCVtamk/C3n
X+trzMgpWuYb2KpesQCXS8MMZqXpK9lQGjtTVM4xQhV2wVkk1abO4HGF5PlwoOh1ePn17iBffnSz
OuCMMTmarTwLd8p47zRZcG8z4pTpJacO0pU+/nWk5zZ4pq/r78p1v4BU9n3QsedRT0J7CzXBKgUg
90nFLKhOFgZnONw0h71l5UPDD40AwH7keNlM/rScSBIyFPo4vcyl0fxTHVTM1C4p0uY8OMFJsQsB
qO4hT9PaweI26N4QCOs9FIPi0dH7XiHl3mbN2lXZBWftOcuftutIOL5qogr39w0Bae+nXDxCJD58
fVmHDA9TfQ4Z0pCgOYOrrheDZRgrsK2F8/wYxouJIfTd5zYGR1j8usUo/CXMa9MdPX6lZVk3s3Yg
k8kPR3xKjDEOC0gLQtGLca5ejU5nSqpLqqTd0++yKlpi5oxcqJ+sBooOR5m9Z+kIP+Lj5dPabZLy
q8KEsDNJP+eL8Hf+cavb8wW3CHlRdsB0+epl5nsn9TLm+dx3QbuYxrwI/GFyncfNR86cNYQzemtE
/vRGLTEx2rns5XD80TByXJmgRNEwdiZ6UpXTUosBUsmY6ebpTLFgT6xg7JKeuR6Z0GzTqoRtasxZ
B3gBSq4kaJ0mTu2Z2M6SFyv8HxPmK5EZFhUJzIw3asyrGF33RGhtZvrY+NzSM4133E1HNzZkIkNl
07USuE1ErAxDcEm/Tdl7LLlfP5i7Y8pzG5XbFfXhb4Vo592X6DtLPLnim+Ahxt/S6x+Xnk4eFf9J
MKMZjRZejFWSfLXHBHlg63HJdCzSvgx8dr/n7X8mOOnhUjce4LDNBZaQN0w2uNptnjPKinYTJToF
Og31AkhG1rhOMMnohYbfsy3txVZ63Brj3VHKvbHGrEjFPiK7xPzBvbb9lOJ8Z4xrOR9R5ruD5NTJ
5ffo2sNuNHXQqaHlYWImjEwlLhlywgBQruJHfFOyM1YA7tBeXj4xJSLnV/9apj+tRh7Kcdlirfyt
sy/cX4ErEUZMjRe5kFphZ4HztdHwRGlO7sm6dIbM1UhMZ3F1m3k4CO1E4flLI+VseILRiKhdjcXJ
m/gWsDLHQeu8JVMCHyg9T5NY/ZObRgq382tVnwI78GiEdpIGCMc7bVv/3SfB8p3C+E84MLw0MBSD
JxpvVLLdgOdOymyI2zNavoGvvk7yQwXfXkeGbvdKONIKPqpGfre1HaS6/HizsErtESYOhV7izWH/
syOUXRRCTPAfUMVd9bqip7AzCYM0e+lJFVKfh1DQk0C+w9sTUKGTKNsLPVhgjwsaiUpHXn+16yjx
DyivJOS84Q37zX/+iR2yszfuc5In+alNp+2pmWxaGOTcSqldQa8IgYMguKKUr987de+HI1FpBPaw
PRliLLwlCCGvNoOYHtIJzAR6aKYubvKV4D6hPwCsNZ3J/9MvlbRNokm0YtrGjF8hqqeDlD+jZ4vI
WZVbKydUCpADqzJsUI9r5Hrha25Ms1D2uQmOlFZGEycWYE62fLETWVnf/7uK38obI0HZ6fa7Pq2W
B5hYXbel2f7jI3j84UcN6wv+Axrn67xFaac3vKu9zkxcyEN5edQUUcflwSPoZhcHpWKFjmIx2lQR
cn+M+PFniQoJni77KBR23pCaniCt5xEx2qDKiKbWnrHGc1sqMiQOPCgCvJe4j5a2ClZBaM9YcoeR
FA5hPHQDUEU7lLuDvsElekBEpp1SW14DaTd6caLEDdS3NA6cSCOosPBpw0IhON6NLF1OSKVV5o6w
DvISleg5kRyjCPSqCcOiyIA8qSnV7E89wRhD69faScyxiqiDu1frdzU9g46YbsVFQa0iLHhJMmWO
3xgY10T4PLDacFcAOAigfL90VJeuHV5Nin3h0NzMhNKHdt5p8WBSbO+br6y/Tzry1TcZw8kKYJf2
zRPdPxg0DymoklBXtGGR2z4GY0y9SwnaoeWtMugl62mgLlf+8FYMFbZlQvmMtPO06fL6ULNm6qil
pLTVz8hzP8ZkSGO1vSm3+s78Nj41Nids8cdasEgWOeJBDguUyVMxgZrJfTmvzwdxzh5tyxQVRTC5
b2/P5fNAHyQCVSIuyZOf3v2nHNiJIPX3rGga49EGIKqeUSpP3117LFHZD+FaKtFX+bT1uPmzBRxC
e9rO4wb6tbtLMTB5Ry/uG7Uqf/gmGymDz+fjhHTFotxAw3/47syNwJAiLPi7Q79rPDzoqYjBVNBQ
hGH/t/oHfdMZ0Bc0geoLKToIm+Qb5aq0aTqrWa/lxiIsvB3B/HM25iVd/r/XtyHIF9sAP8ZeiwKN
SA61LMR1PfuBlZpATfK9AP0hSmZEAqLIJriIqkGfeiwmcKEzfS97m72rB+gW31yk4apb2KWjhYNX
F+1oL8SQSqmoo67Jzmqy18gFVbT1PrI1+GfBQP0RtaS9IkYsEzYUQCVsnZFRGgDxdPRJwo5e4U3B
F5dHms4ewuOVyjvhx54kTgq6mwNZSvb0zzwcCqAx8vYhPexsD9GKVlGRdBxbdOLAGUAyh1VsIpbp
2tC14tdP+hBdybrFQ4I1jZKE8XPA83B9yE4Eley09Mzjt++solST6LT4LROCd24gABzq0y/1Lymk
1tBmH4f6DeyoKxWN6Gf8vzPeqDq5dXxVT70jhQAcONN6uVJzZFzp3OmDXFhcDcCljWr9loN3eh5O
UPVh8sgBfsmrwv+Loyr948Ah+BpHvOi4qHT7Ap0c/cQoQxURT4pFnh9Pv91iA1DQ26FxDkSTevg4
X51j4NQoejkHGJSbRi23hNdKaJZ+BVVHWDPx6PwORY9J+0eOdgEvOtIG9FoG7akq0XOKUwjphv6X
W70435/xVzJxkK5xtLbbuJ9BvGOQZ1XHsafszIgJmj74n4VLa/cCK6blJy6SCifIlS2sSmku/GUL
bqmw/h0cHcXniCSTAvJ7R1eyJirVfq4guN2aKeXBunT8zWojwelyMXRykv2o9qcgJd//iHBYPasB
urn+lTG++AabdQ5XCO9yVe3kRDDYxH9LnWQCcbE6NjPSNpt0wgbXwcYDk+8dR+qMUwnKcejcgv0E
2A1jv6Me786821XcHRBJ+3gnG5eqjG1GN085m/jEp15uyot4/T/2MCryTPZDPZq8oO+eVWh9kibb
7aYrLIAL5s3qedLxiqlFbpTp7b+JVxWv45PgRhk3KmYscqa8/Hzpfr8a04mHEcaYj55cEdPiWX5o
D2tf21F+lIVK9T+6Umw4IZXqFtSwd9jWltU7Lf6vxK8WYucqhwDtyfhk+GfJj6GRLGtmEq5BhFyh
4rkyEvCx6tJWeW7O5GzpWHBLGx4tkMRVZBCr9iSOB18l39O4Uq9JPr6Y8C7hEYo6SOf/AZhxuvT2
3WyBl+l1eSOPknzeepcA9D6yFX2iTghBd2fARZzPcb+uJ++6HQajJljoKk5FfE1dXQHMbeA0hNXk
5uP82rGzHqwfJP3dyVAY7UsJY2wxa2LbnYnkogx9m3G6KX6AWXi+V9DWZ4c/G0p2AIpu/+6s9VNE
i0pEg+0Q0i9vKzCEp8KRPaeGK+NY54l+0u+VHYqMGEdnH4WngawrsUA0nkEn5wWT8DXD7etfMr8Y
+c4qNwN9aZ4/tboSmtN2zM3oa8fVxwhSFR5YinphXBTCS+LttyDR6Jg8c+FBRECjd6BKit95XqJp
ThWGOXgD5V7PFhGmHQZK8krxN4Lt8OilcBL2yolE4yTMBrRTYRWDT7hzTlVYNfL9eHbjSi2oSDbN
zFjFd8bmKhVa4mL8uLnmy7X18jH9uggn81FUIZr+ShRt8zB+Vd+uqEPAQQ6ekJXcXFPFzA4FME1y
tZErz7wW22C9ceBqaIy8NItdYaV4YjtVNBxlUWgAwg+NoqRJr65pjy/pj5l+1OtYgkdR6dbqzeYE
N0b740j12vudtnis5Yl/YN2mXS6Pl5M1q2G5+ccGbg0BQfy3UF9a4mnYm5AEFXYlKIAylzY1wYDl
dOtDAM1OgHHWUJ1p/3/uZwob28mdAMH+Mi+q1CLC5XDj21gZ4AlAuA10DV3pR96WmForwP20DwBM
nXm+CxJ228t7LRtSTQE/h2Zx57aH+H2aERcBgwlL4NPKKYt9Xf6p9LLYVPx+YXYhnc9RqEDFvl8+
faXUKuQXrH+UfK3SHWYHihOromdtdf7/HLFYZm8U1wp+ikcRNLdQuYEYbsJuycOn+H36c1xvJ95N
hdNLuxOakMGScJkZvpAZil3XgdTmF9EuAgoKBXw66fLra8ahmVEkgEUqBGRbIcnv/AizFO1onrUD
lkWdcRhy4usLwmienuWJ5RVIQdQAhhVwkuYbAmi8Dh21sLu57xQn4caluJ7GePWAwVXP4kXg9TG8
WdeoG9EsLFATmu4Et+qcZ/GMw/4W99g3r6MBFnILdvoDEgL8OrRBMYnygoxhoDpSM/SMPxpIWKat
J4s90++5L/lI8g5VVx2inrSzL3+6XIlQ6utSAyve3MZSKQAf9N/p7OWWg6ysDASflhQR7saFDVCS
2RszpRgDVxjYnMTsmFHDiw+v35178hB0hWuSVI7MJ0Tvk1/GSZ5LENkRRDJL2VzA9l3maSAdqf9B
PNeLuN4M1WToeLK9n/wjCgt1ugREeRJ+zaVmJ6m0QBa7asQAk/fVT6jUKnGg236PDe2myarNpNM2
OJcMi7OFWfnlrcJ9dnujpOBfrExrkDvwA3H+Lv4NTxCAOosfFNjnDthwz6t58aLl+E2KEfv045nU
nuhtUB0PsNmxSMotG5IkAyFikBbLCWMY7t/aC7i82dyxwKTlJ71FanFnr0pRWHQzCkn3zviCTuZD
U1Rx4Rv7Jdt/nr4w6Xo72Qr1gZaccbx0Ali9tVrNz5LKNS/SGi92td9s2bnTFbAXsGef4vEjWMpu
N1CHwG9Ze3+ao6v1Z6VL6ix5C1IpadpG0WWTyiPL9LKE1Gi9ZScOQGAkYKIrfhmT5FeDbPMDqnM9
HmmhiLfhYzNbtE1lLTwYmkPOWeaSC9IAaHGIgk8D5bj8jMBG+8NVNASCZ9eSND5/5fOcfLaRy0pH
1piWZP+g1RLK9Mg7NjyE246N/2V3Rk4KdSNT2MJpVpp25Z5DVsNSAc0+uovf4XxGkXrbQIC2bpcl
PARtBJBjL3/vJvksF4uSNAU+nUGecBlp7ZLtoEigd2RVPY4ZJNQtJKKit33ZgSGMvzttOMxtdoRy
tvriS/Ei85/yk840BsQzXBAaj+KaKAI67uIKMWi//7lBfsebV7A7tmaqlY98Zk5J/SocULG9zycw
Be70UiMcX+bBPXYr5kPwWAd9O5UuG8uF/nB2zYRtYhUwuTjLCFuLKNJCOgiRdiR377b9jxm01eG/
fMm2+x82q2FxZ22mIacV51BwANG5YfGQlCmi6BkZMDMkhGPF0oJaNpW1GPF9sNFFdXS0pYKaU/Xg
2PkbB20luzEPt92xdbot8Bb53KXYWEkEHUwqaXon6MskebCMfewgwYKtdIYWXzSh+iQ+Eef4BOIf
EnRfav5armao69Beh0EFqjyAtxooGlGDlG1morn9Kaip6mn2GkzQGirGQRMx28qfNIxmf8YazhDP
YunqBuZLZnTWf3PxtbDyoTIpWAV+JG6gcAQSyG5HRu9tLeOYkMUP2kcV2Qs7yxs7r4+ZH/Xb2uSM
3vuVovCsl3Dfw+RbUuzejerU7OGBIL6NglTp5CWO0zdqljHh7yATo851j6Jw+LsXvenx2LVUHOlV
uCH7Z7zyfebBJKe0n1nvbj2XXBq0KPbNNIRC4mobOj0pChhkQ1TOE8AUc+ekRAJtSymGw1pcmuLr
gE95Ki0vjpqMkMdmOaXXUbmepJ+clVqSZu2OUoqi3k3CS9Y+pgjv7Z4BqQQzOk/IELRkakGqzwLB
zChXSAHcSIbCGvyoIQYrcjdvfu1t1PbggP2YkHtNEa3wmckDiEawjSmAdOv0MG2RkEm2wbAayMry
isx/ggHfY+rqLrFv8dYcQP0CJHJPZNfJRrpTSCt3VnM7Jp/NLeKa8UbUtzG30HUp1e+0EnD+T/ry
vKyV38MiPq/uVothZnd3YmYQvma+vbP/u+80gupUyJvEkVj9Z5lkFiT+gnP2FUuyR+0DtvbB7q09
47+/Nbz0qEl9RiKOU2TCeCys6t9qnPr62BNc1kX7dsB6NCWoDQ0iCDN7iITGcJH9Lk6Ib0BdnhoE
DK++b1+za5wkQyV9sR7SdvR9+oDq7HTzlnlwF5zkU2jvN0t4x81BddEQnZ0jWZAsQ80OdL8eWWPC
xMDXUMM9iz8j0kw7ccJU/ALQh94lXj8IuXyp2SYf+n0Qvxvs225weutcS1Uz65VRQ2jVEdNMHvvs
LjYf536iBqFzo4uCW3wcHkT2XaKpv7YVPBheofwSWGckdCNgQujg6CGQMg11aYBcjRSbX1x6Ry92
UGn15y7AyU5zCmS0xcCj6nTS66IHef9juUmCwOS6TTxZhHAsaSD9UimPHHYT+Q0UhJoNJ+7W5KhP
tzbXPdABS0sw8cFJsaxSJw9aSRzWPKa8eIsf1f0YxA/kfRMa1Numb7UNxXOBV+tA7HrhhjCAPWGG
EcC8u36QB9bVvz8ucADTnqsMK37xzu8wrPh0KPH1oZrckIKk11Ay+6KS6AW0SGP5rBw7o+cClgbx
/mxkK5BojmpqF56IDphLFjLK5e91/qNwFGkAlkmt/vQFvIOVO7NXuNoH42Z97a2L+3aO1MjW282g
oYWH0gSjxnDjdoaLZR4AO4Rcteenc4qiL8jnaT1V6Ad8zGZtN7U+phA2uuY7zWoIVLZLVSsCiwrg
smsSHQ35T/GNQ6WGyEpcO93T+N3JLEu0ufjuo7x4nvEBNGfAE4e2BqRm4zkByyVsZ8551qfA+etF
5x7/aucy0K7IfwyPFaWOFj529bTxheZvGgHflXRkPVsLx+JnoY9kCPHm3e8zmqFZJBCcsKYGfDVS
u+95QWSYWpeSu5VMwbbD4p92ECtlrpg9bc0NwMjDz9TbRYiGRM3h9i1r9A8fm/X9ca+H6fM7OJpl
Fjua8wLl7vOLz/K2X2fLQkOSb9+r9AgUeaGs+wXD8SAuf5TxEcqCyfwZlmxlNKEX/k8BmYPrZyxS
zXFKhrSnQP8L/Na6ncc58gi2poDW8LVtVGewUguk0HFXDTB6fZtbQOPj16VBjeKPIRlQ2xS6jBKp
Ho/jfzFNa0DOCLzBx7ygT/T4BUdpzPg3y/yLgPZo98xVPfelqeQkvwTF4A5jCxDoWoe5tVkMpMHN
OYCCevay7ATXiDg8o4AvQ4RlUB3JKu/qOqrmm9NMqi9UMpoODim8cFtgkX+85Ge2Gq/Mb2Eq5yrD
aN+J12c8lEIHkzLsTJPx7/Plta0Nz4eFY0WVISKkZoUP287xEpJrYEQT7g+BG8DAryeN+W7Ds/GM
27A1otQkhin7x0LDet4Ep+pZgYU3NnjS3P9VgJDhYNaPGYySG2Y1miWnwPexKzE6J0QWRQYBrhtv
dh8QtTxhoj3z6Y6CptujdIcSrMVAnC9raXOS42yUo8YOmXowKXPDM+nFH+GOuPgv+PXC/wAyulsS
XQ3l37YvkqKWaV6N7Wgrvz/wJhCrohkDv83mz/6zl0Av0mkR8N8BCthdq/9cpxpGYBDX4hIIB3zU
CHxGXeE7kEWBkSzidxnzr+mCbWA01qFm1ush9vN5NzzZR8BRvQmXt1tr6nYFw+uaWxfn8lI4hsbi
Nzvk8V1JFTy/AXnzV+twgKSxxVBeVAB5/xynQAfoxgsozisdsfEWE3CWCvYMZAKyEMBKHKYaKTVg
kcVKUTTRNicLi6kKgHu5oteata1SFzKKFSxqnt2MK7+6Vhl8TKmROvc0fj1u3AOFElZH+ljcwgyc
50aOwGpBYnMxrHghYtLzqazwY5UPxY9drWKaqHgFWsHjOGBPvQyqI31NxoFPp6QR3vjE6wjobWHu
mCkpZqfPvBuS/gXaIJbGO95AkNYboUMMD7w5F0ed1UYsE9lRlEqou9ko7MOBZ0jSMpejSZjoiYlB
x5n+stmLmdyGl2xS4e+CeuZZrmf3OxSFXkxQx98VzQmOME12XAJihoCpY8tZbxiBriIXgAq5RjQ5
JYg5dN1Fxj0CeIYbr04OwB3bekPcI0Iu/jwq3lueW/Of27zUDH9awU1JVykTh1vFqHqSAyIHZYou
pSOL+fwrriQGmYSL0/cp1YLXkN9Y1yLmd6dbuDulzPyt9xymvEkdl+27gn6VBWbiqoQ3HU3DB14Y
+CjRy3DJ0vrT0MzOalx13Q2h+EhG+a75eaVfb79STIcprZg63D2j2NXhq2UbOKQ+WwUTLPJVIJll
+Jin0QyNG+xFtT3RedbjviDKsGtF423on+q+GIs+JLwkiNj0PA/JmVW/0GyUzUqB2Ii+16Au8H+f
5f0xIBEjO6ugoKL6k2EhyxWdiEyabEbqBljEsr8Y0UST7FGkheDVmuksXLs2i/UEvcCbjo48EL4H
6SYuZM50I1X6XJe3Vrr/tEKYXPkgwnVK41NP44IUIWxx95tIoQW/r7LeX/7ciS32v74g5fPROLHg
LN8QHm1llmt0O1YFH+8paB47GBspWbOShu00+K+2pUX9bMYQO4XfxjC863gEJ/IyK+qdAQ0YrDo0
R268n6LM9t9Ivtd6mEfpMzDyHtlRDTuLsWuHoA0mlsA13CVKCmiglGe6AjWOxCfDSqBmDq/2ZsHP
aqprTkKxxGIXmYD2qOkQ4C+MWoF633Eq9oesasjMC64jalORk2aJFwOTo4sXDPOwvhrSPvpyJdJX
SrCSvBEkWoZocBBmDALp9kmrs1HUhXg1Nm0cPBvl4mfM9qqPHB38/FfBTyUvTj8QaYd5/PlTMXzX
6RlSp3CXw3lIIMnAGtzLTy4c2BXWPRrHB6lcA2y86tO54KaSaIHR6Y/Yp6CDKL9aTD+ryTuqHhIb
DancouTYC8RLSL0ZfiK/yNTRoy29B4wo5pfNQLY2y6mIiXOrzjaboPorC7lRmTu6hwoPYmHxqjPD
SSBx/KnwlGaUq/DIRRY9qBXVJDPYGGdT2vcDq4bynD4+eJvD1hWDUhtw1+MTAmIaUxJ3hXK+7AI/
NCiRn7jFAZUAfX4rxMSxnjh2hPZlk3PMG3tw6B0yHW43RxfO84SzmBU/skyFaeI5UHBiaWLQi1zX
UDGECHH2s8wpYQsYAPMAXKQoLTxndrT8ICIbqtaBkupJA5Cf9aFwrKfF4twKBeRQZnLSyx6c8Sw/
cQP693o2FO5P5zUeH5nekYQLEwwEhHZ/vIesrqpXBbPGHEHqv2gsvjG8CzMCudfE8gWtxVOEOY7v
nW6T7K28UGTY2QzB0gAD9NUm887G9qhPvSsBFOdsXMPXEyVg9WqPYM/SGtKUfhjB8Fmav7JV9cD7
k3RfygfL1CKkICHIzG074pXET7e1WzqYnSXN0/pyRkkQIoCtCl+DpsoKPYf9J0s82+uJPkJE0wCI
V6LhgAPpom59EuG4OY/DQPRUO0DD9G/8L9hedYo8WJwF/LMI8qnGj0/siTm7+QN7Ls2kUViZgTkN
g0v7F9Mb5iu2o/eMvv4DjEnt17Hsj/v3brcdeYnZjMe60EEOzR/dv4z+tywTraQG4r6fRX7Z1IdB
TYZdWfUBa2/2XliHmsg6VaoQ1OVD0Xj9UKTvIqW7zLb+1/mqTfxBtPahqEmmkIGfES7eRSQkm6ZY
kJHCC0jxlidrx03Jwtyc87Ltd9SZoGV4EcvbWrHS82qWhVsnepxF5FIFA0C1ee4fGB9mWcmB/D86
Q8PsnTBpt9/B8K3YwPmo+OmLXbN6auaukM9pkvVEt82HzodR75LooA8DzgIb35ITRDQYDPhrwSje
9GY3QpTmtnlwUFhqW3iUH83fo0ulWoMPH9oqDAcOyFINhBXTVe9PHOrDuTMaAFsGM0d2FLgeRpl2
O6TVxddsU3CdjXUV2Ukcbp0RP1/JsbRfZW7w9/d/uCtL6Oij6xfD9YBBunCB7o2tOUD2hI5vxukm
Nwy/hw6wdHmaJCjPH9bisiLlZupU8LdiZeOFyjx0M6zMtaCqIeRMJKun5Hkihm88GDpN0MTaMvTX
Cw+X+WzNUjELHQouozmvqflfUbJYDaJDprtSMYxkfjO2UF9fsZPE+wNhqo9tXazHtUrzMA+cLopK
qyld3NxA4RPPco15xAuWMPCpP/UjiXLJ4Ws6L0WW+Lu/ct1WDqzsYfNE+ZmoEpq23TL44OnLQa++
vEE8gp37RanJE8FG059gRIUH7WGKXLx7QiKy7V/sdm1FsgeRFp1WcPHEfRa/av3nBZ3/p7Q78fWK
NsBcKaJMT4HSYt12+h409883Vr/4ovahyKZ0E1o4SlxBCfDRPiTfHCSnYkuGILdjsFaltFTlj2uG
0CYta/bzb4Yj1g+JB5ZiZdCMB5AcgT8ytFQcsdnc/6b2gplKYMhaDk0H0sOIyCxKD3/Jn89Hxjy5
8fP9FP51nPBLTgpMW4SJwmF6hZJbFc6mI5uPaNxUiWNdP4AQurjvAhuUOigWHJOrk6f8jcAv7De3
r6kHECKnpxlJUOdPTf10y59BxQRNOTpEVNsP0+Op1FvaJi/lwS1g3xE1g8mGIWVwzgjb/p7hDUZP
R5gcmJ21ZtOmTfDW0OLzl+7qHfpX3ItAAxLXUiVAbK4RykafnbAWC9eL4guWb+FzC+R5A+wtqaxM
BEGH1q1KQkfTBMIaoKQKu1qDpCMIz8TtsIiMxGyzoMXXd9VbtpUDXA5z/8j3jBaiHPco4bt2y2Fl
WDSzFjLhP5sqs1XxYBYPEuAzZiNDv4KNMpyyVlTWrvb43Xn2dENkZYG58kjpu/7WqkThAMEwiHoI
xXOG4jBZzwvoTCv1U13PEkERvBVZEVMhkGozg3IGmfxBR+EKI6k08KOq5ZC5cShXkMbsBpQrbS7Z
MeGVlY1IyMLmTOYLoVECQjnb0/6DO+wTw1PYmEUbq64lB+aQQ3cau6hRoomEK5kFhDAGJ9Lb9fQE
uvXxfvIINr8KBPD+mc/Ju7+Kz+8SPywLYt9qFLWYGlV2zl3oJzDD3ZQEST0yBgaPF/QS2HvhK7U1
tHuv7Z3VB3iZSa6VRPhtHXBnOXxK3s8SQEUzrdjPT8eMMqvGbUwqEoFqPrvcgby805meT35zND9d
k07qW/v4o1FZ1wYrZW8BjqcNHzvMarKIqvnD2N+9Jpyqzb/vUW2QI5Udxo78/86IYPSUCu4yJn8B
7YVp5EzQ3oXBPQK1zcJjrS2wsAM8CSa1PtXbZA8qBuFnPemR9l24JdSmiQp3o+HZHgIOwWuruxlU
ccX2WNnc0VC/ylLT2Ls8dHJeR1ztvI48/2y5lvHeu/LfD5CZ/u1w70pWoAdf8vEg+A/9x6oCj/XQ
JiFJc6bBtWeWmTLOrbwVJh0BEQxKfqVMYZT7YGyDkYPh6ivctFohGiFXQRGZc51kqTq9Y6ovVZ7h
kpOGl+LPG+2jFgwHzUMbQ/ULZ/wCiTVh+unrSyKpvp5svF7N90IhDU/dvl1Ta2cri9MIf+cvs7Ck
py5ML0nTHhYYUCoxznfxYAZ4PWYkKHBVSlCS6cCLPuNXbfGKsZq9VJa+LIkRWHtmqNKPH9Pa/pK4
vSIiomhfHcbdsBjT2ubROt40RfhP5WbeRInXjACBsm77Kutoy24hheXY9VGQu3rswJ9VNboninVo
MKCulHL3oWhAZivSgL4SL2a2vj5dKjN8XyXlH0guWmZw2imKW9WbdR9xNhrRYjEMLJqnb+hN214f
b+6AKdKdzoP2DWWVzxpM7OV/dOdvQlJNeYAXRn/cnydR4Qys4XjK/nAgviA6JEb9sY3GcDUdJzcs
ffPe/IoiSAKPahiic3d1ycDksn0TZEa0fiYiHP+h2aAsHAiTqgxf1j+HS98KR9cwJwdBUF+xZron
HqDfyiiUxQGgEO95vTHUiRTCpcTddvv9srIHK+yt0A5IlE4b2cnxNDJL9ivClon4yp/RgsBHQEZB
lkPYRdnH+1DBg/czzcqghmLuNvNvkyolPfkyD3Va4YfKY1qF9Xh2oESTjR0YLCnlNAT9iBqK0yxm
RtdGZpsRQiXU5lcpmldfmXVngN7XnkQ+GtHLppczXgf0jmID5q2qHme6NUKyVu6SuCiwNUMImPpp
/zk2JzklRLvMd/YYlxU0TlSHH0sjtgt1D5PPKZzKmr22fpl8MMr5LFV4haC/HLPm6MGiVj7Po0av
//LvmliMwRGbIc0XdzC+B1LSBGosQH3VNWWYJYWL/9rx6Ilv3i/1fKonQyAFwM4AyG/ElWIf8Bae
rZ/F4c5qS9HisbcnZ5YzlmFEDDlJuLxcEyWUmJr3kM+ifAb2dJcBAAw0tm9VFRGhDV2yYHZh/g8f
rPZMq3NkRJCod8WUZVAF+SLvTo6jESACOMqY+z6QBXMBLgF/18btnH+w8XsVy20iTlKm9kxUOx9z
6IRX3rTG+8JksWq4eCK8ujIcnnFO+a94Er8NZb3JUwlmaVPBM/FuRdPdXjBUTy/CLkNAyEzsFVoX
XrYwY9hsa767gz/t9AVtnEbR7Ynf/EojIDEkx/Y1d5cyKcFOKYcacJ0kYIoEokltZWyWrlctkJCv
qFP+W4Cz1IqsKN7BD7/qH7yFvKGYFQJIKH6IiDkwY+WkhKnnHV5v3YSPNJcqaLgSXezk9ITY9Wme
Kl4n6YUMZz4dtfMsscdClQSa6BNmK+A7avqO9sRlvR+8c5isB7fMju4k4YWLFUlP2CHwB196wkpZ
tUmWwXxjGNJa8i3rTmoztBSSZE47Tn2y7e4/+iNzJCaYfImKq9x5XrlCZ7MHcVDBBUpzbo6RgigS
9B+IMwyCiR0gI6ivfOR5E2w85oz4x6FX0B64RKXOWizp5htNPmBEjtb/rHbg/4fN/1owYYwepDlP
HuDoWZT6CwBoh+GApsteB12W4xLmLvRt6oXVEe1v9zNao3rdLazWLYoIGvKWLrLJksqXIZmdL9B2
1oLU2jr/8J4z2Rx+eBUI9OFDwEQlOjUCgDV8QmhByLrKFT+nSWcqxo99HHQfR4bldtI8OoRmlqkw
n4q34LsAM7lGaRWa68qFdJIWHeZzMdKyS3wfmYQJ0tClCymDwKtDxM57hvRvTMvch92e0hzmp806
vMBTtyoS64mRnHQLAX3B75CPNRcjxRpot/k5h+EYWRgRUE9DCGwTPdLRimUHPNttHz+wDhpRbPt4
ZEsEhcJ5dAfXyILHGRm5gAd7VdTCJ8qVqtXwbJUQxSyAN5rGiw6Ux3IYp/8mUNfzJudFsLZxnVPy
elUEq/9zHYmZwd0uLJjSqu2LoJRhOae7LskkmK1jVYKmKizHwGqAdo+HN/YVwGt8ZTCn0zrFMo92
96ifgZJhFNqbjHNYHZMwckLAulA4mvvY4Vtbb5l/IdEJPg2JIxLIO9D1Bvsi4aBjxmEO/s4H+P/O
AfYIExPid6TcrkB0IELpsb/43YLPG2rfF8ZLyRgJ5RKk39/2sPMsAFMqoPp6gnYi4G2cOsCPyFYR
aJ8w2LXyZU7oNGF3acvclI9Bl+qTecEzGFO/foe+kuxJqEx8NRArHCK8CpVPUpJ93iaLLmD4cxNu
jjY9yg1EU4j/TWScia8FyWFV5Dqvp7HPXLf57JZdkXJuvMIXUwkHSED8Tt2O0/gWVsSFrjOJvoIm
2WLSyr8P6JrpCPPyUycTF35LO4b4eVpYn92Y+jOuePNNKX6d7NkSX3wEEf7j4qn4QcoJS4Vonhni
CMUHQ0Yk6VrZC3zQhWQ7V0y1QECV+OClgLfXn1o0WurFl5TxwZ30UnLs/0bMDd4Mtz22uHr+RQoX
61Fbzz3WVEGPjLwf/VEX0hNZv6IjWKkUh7maVjZqxy2Quff2QUT81rrocvOHkRCTmzoXNxzeNACW
oXrDcmdib7KdN6yrsKdfLGZjJ/T7w8rilEaOcz7K4LmlhV5a6L0XRyvoHm9sBHXmwLpCc+UlAHua
LIp6IWQyE4Y94NGSA+TQQkFZdoomeW2uVcvg3krNvsz/SwWpTDHjNHGlLf+9er+sG2t/1tnFRpyQ
wdYbUak/rZjmZJKWs+sZ8xFkn2fQ2JRhfwvyYDD/DtkFF8BUMFsE3xh7w9AyCAL6sOpP7qc9m9HQ
MKcfUvZEd1q94ngNnR/xkGKYWZWsyrAYWRaKjKg1awTVV348qykuR0QZEWxE8oXtO7n18lXV9Pdw
SgBMBF3+3Ro0biJanEhoHcPIue3yiFxo0tW6C6dq6NCdxaK5cxFCRpV88GgLyboNnIGtonu+6Oq0
zLD/PF3F3Kjl9AoM+3LHc/ItJuye51dVlAyAv8CdqeBU1n/kLtKmoCSANF/9defP3RWmzvnr3w+F
Fwlaf30pEHSjNZFNsJMHKTOX+aRHA72h7uYAZ3zJY+ndj/KzvVTn8RmAgnUijBhqSkmQK83N9Cpl
F6W+DNFGCtwQyaL326KFv1Wf86u2aG8kWV0ULujyh6gkC+mCWNGZ15vLxAJ09ket04xRkPRRFRlC
SjuzyP652YAqF338zl4JNaOVAdpRAbMBF0R9POMmCZ/cGlxkoKtUI/o8l/H02BJTeZkew1+SGkk5
xKQlIxLJ8dNIfKp5TTIJQCqAMq2IVM5LPGKCMhmZ0QuvtGzTDvhCtbhe941tnYOJlwNbrh2Bd9PH
1zroENA7QJE9kysiUZ9E24AnHAX8c3JHpdXIbmi1KaLTZrKeKwjWE+21tGS2j5qolAcAVgk/yyX4
mVTK1rqjCG33uD8ugFGUtJ87odWMqfxsJEluJBkIMzPPmvhRTamFBOynrA+I0MeYXoC4wFFaCP8z
c8YmT3+5Detj3HLKSBELpeNPlhrcZblQHQMZ31ANUOSXmHE1kCvS4XfumVGQoHTLv9RKyf6yqgcP
B7TYlSu43+29F7iibRrNTpOJSXeibLGFiAj9LXvRv6xhfg/p8K1xaHk8R05477sYHWb/ifxFFvKP
x8Jl/O2RYGY+fnRB9xjqE0GxfESQLjet6QjwJYqzKGjb0Uz7xYIt0crBOxYc2YYLK6oZK8JgG7zG
jZ0GUnbWn7b59CWfZ6zNNcYPJ3CTNqhd8WdfXFHW3+nE65KL/H7vsiZM+dTXiTvRnH4+pka7xjfV
+ghrj0pH83deB5wKYnDvu4ybhr9ND2U4iwXJF1GmRe5/oN7zvSMf4YOi9UuirurJqBXwbOIvSZA6
cMAcJtiv6eN7Zyx+snYRBHxcLaMwbQ5+qlutgqWHefLJicSGvCrZvcBGSt4dcg6HIeoFEvtzDi9s
9/9IM+9bg9+e4GHyejBuAVM3uQqfZ75olTXFqvjbEomG20u8fa8/ahxNji//p8+Bzv32n1Qj9IKQ
kBX11ygk124/v2rePUFUUvfZNLrZHvJxjJs44xOOW+P/9gEPh9xxGaNkEyq+rmW8S3rkL6a8ZmVm
ApuE+wEUOtS9hdKVeNRNm/178idm3FVzRtdNBbwNI/HcBtqKN5FGj/+iAPMNi0Oe7isqjUDmuGG3
uXeUvVum10rA6l2FjADyyQnp71g/9kGIpNAx3Pqi2g2NL41oXBbOXEIJU/CxzGJw6kxBRPvwAtwJ
OtfGrpK8/3r5EyfsDwROTR9dW/sq0V1F+bwU8Ymf82IY/yPp8zt5Je93MyuYnA4qEimJC7XfKaMJ
nu1aIDFWGpwRsagoeLTUdCBJJK5htIcDCszbzZzwDOYcxw6QrySVZj+HHXqb2E+kynGjOEhYxcU2
g6HEmJv3xEfLpyk3GFnypXV35I6Y+UGqV7aETNXM/CfwuUundQxZEDy5Vf+z5KzziL8/13Xr+g4q
wVOlTndpP///f6dKepGRSdSZaDFod6xXfpbfqCyIvm/AzPwWiwEd4HJ03KZA8zNAm2ykXfxzNbz4
YUy54oJtTdr/QDLtEP1xm3KP3DUiOvJQTLUfO+n1mek1tvrTTB5mbmdXFqqIcoArdl9o9B2ulUF6
N7QNB/1nONgeIMOOfK48FG0l+lphYBx1lvxeVMo1O8n39Ipk9aaJHij9Kujxx9Y1z9209SLwHN8V
lpTQFyuuJxCoYD9Tl7iWMMCrMg1sxpdEglgqVah2RulMOqEJULI80lg92s/t2gxUHdCMOQmp+smJ
SkaoqYY1pzjZQzkwRNfF9VP7qNtsaJwb/OeHgPoBMHQ+XawoCt9pW8lW4wqgnIRJ+vEzu4m34P3w
tRazDUX1gOrYtqnYHWlon27/FvDW62ekCLnrrkkftcnCjn6YZOobypih8cOwGoA+Q9H8Cku1/1kq
CekqxVuXSWMzjcicNsd0W8MIMDvgi+gfBUoZR4n1+azCpnDLR5KaVJ97Vyo0gKEokWF5a7DJIZ4r
0uQlJLP7ebPxcoNXn/Uie8n3IlguJeYqW8Wokx8s1GPB7PITphl77C7/RIJ4blS5mVtyxPWKiyQR
jBl1rKXN/RoMu+0oDW66lsKajLOxC8Zybnp+kXKEXUpwzxAdklTJtrX1IdHbQruSGwx4OPs0wRus
nI6yzA3baC9S5ZmmMlODvFZUweaHf5QcRchr/kdF3K6EItrLdoF6ae5Lv+0/ZAabI7i//XyYkM8r
TMP6UVxNI2o7HfPYLs/KaOrylnL/L9osiDKibMnDvbNjd0bhcUXnhWdwQGwAvgI4/EBD/fVLTKOZ
eGImjMwfTrJGOWZq+yEw+4vVzpRAlnsD05Gh6wDbD4fHDKwa5XqrG+/+lKxSSen6qOkZG1qcAH7A
DrYw1E9AQKuvk2K7LkDNqDt/jBad52hmBAX1Xq8ciiJc8n1YdNQIyMsfxlRe/i79CX2Unud113qn
47VvdXU2kHGbTCEh8vNKPZxXO3Z5gYbCp3Hisnke/S6pZoMXZ4FpqSSEMrz/4y+5vQxqzCZ8NWfi
kzyvZ4ha94dbslDJJkjJ4hmNtBTq771i9ynG4u8PBzILFG4sfO/nD+W42c2a+F1HGbntauD7Jvh1
zHvVsz3sWLO9QwAb0IuoyFr8TwLMexYwvyObjUB1UZDiaZEv7DUNiSqSepZjiPngF8TlVW1Jgocj
lSlSVX+2wGuWOWPJ4PAZRJOZRv6wQ/FeyHg6D4LrmU8j0v3M0xiTpelOjeb+GNyXVhFBsa7LlkDk
KJhD1Fz+Bd8LLNdg+VZ2xM4l0SaiaiQh8TBoN6pdIC0mLXqbOH0GE+OxKFAXVKgy6hmGLUKBKYNA
CcTx1nrLHQ/h1d8A7GJqSy+ScpYTX1M5P3YsEavpiIjPHTpLlE/FAzoqdLDSthWMHsttgxQGQ/2t
WfksJHinpJ3sIv5/bUcSFghzUzBWYeQ+7CZFFUMYX3vs+24I0YqHQ/6Qg/3uvXrNjHPRIIvzzk3G
SuEuNv4P6xpOsbZhmV+dqWPHM4edBHM2QwvABqfbDG+x6I85ZbkNgSNf7VGXItPIlyZL5YfB3CZ7
j5CQatU2Z5LxMfcNTyXfaV/YiXV8taYt142XUnW1c/boQ4pn7rkVp6Q5xdMNVvQJvHRGdpsu6WOc
HTmV+2YPZuUWBfOPcTomHyhjWsSTBtT2fz6IVSB/MNSWXu0sm+6GWBimccL+9AsD9ZITsyQzzYHN
1WzFP2v1WkszoL4CVCigiriXTkXu+As1GDnhFtyxEjk+kPw7QDQ52HEp4PjpX0TQ3+Xj+xB4NGsf
HpJuJM189XAfZkVCu2zCEQ5a7epJ14q33lW1dbDrryi2e021rb/vKiFjl/Dq8zrizGRhJ0soJKB2
NHcip8wrf0Zc34zHc/jLxUNyoPvTp9LzPZ5LyF73j/RSg0ka8LGwiGZY5pc7fSBMHYKCSMOA1JTr
7jsKx5YAYwR3u9/Kqp5X4CkB1x80ggtyG/TsIad52nfIOpSvtWaSGuXoMHOTfejHeX+KQkBxbtir
X6u7WehIjfm+xTcdaRpjxBwrOYrK3GaxFblju4MEhKVzh4VSKQbHBGVrKN2YT5y28x0vBVq2o7pR
wQt8EtvsAOYBkZZMPD940cq9bRDaoALPYrhSgdR8IvJ2e462TdASjh4BuxFKTDoS9CLdHlFowa6o
VN5Z4yCghjfq7wIT15Djei1wqXK+/YBpc7uIlarrR2NxABDNvj7ZU1jU0roH3g/M5KWPDCftWqCO
CPrAQa4IT8G4WpryLSR9JJ3DwS0v8sB+tGqctOH9wv3VkBDmQfILoSbLsFVrcKpMjardH5sX4foI
geNIfP9tVuFR9ynhpB8r0xolMtwxPcWeBTrsX4v9FiPyN9O85UQ7AGo9IE4I/5cYpRYB0vwYDrm4
OknYvgTiUYt6YAgVbQpr5ZmxMs1mdQh6A51FTs/4ru6ukZoGqxSyEM6k5KV6Bq9CvRUGeOwv24Ws
b1RNnEEraXJBMtSMaCe7KQU1KiN45sK9Qh3BmPDXJMhfd7i3iBS6IDQGvbVefRj4tzYGyVlMEi06
dcfGExYqwHAQAlgeJkUk2RZxQq/dWYf7z0R+RC2hc32JiKVtVcOd0J7PhysuBqlXQPa1NWQewtA7
HrwISFwZ1tgIi0VnpME1irkl88JjIiC+WNYEuOT/UZ4KYVG39XMiqMCT8c6mVqz9zLjvHamHFp7f
wV6w/jPq7KpJBv5xFVpikugasYAKEu+9FF0FVjM0fGNRlno6S6J5u0asx6BEov5FPRiE8nGnyA8t
OLaNJCi+Y/7YOFZHKIzQL7MImLSHbl5dSa6i8NkMa1dbVkBTkSKrEDTUVITr54UbQs6DXVdD5vaV
cIEX8kxqZP6RPnnNTbF8jJnwfQa7VFzQLjTw1WpST2zRIpS+E4dWhb2792qZz7BCIlHL3GT/Lke0
opPKT/lb01gDm4cz96wH8PUG37I4B3Pwk3arITJvP40AhTr9TnNusc9106kh5SS2B3YdwT8ZPtFC
1dNj00hsk2aYdwHs8gtA44fGSEnp8KVjikmDwlN06j51E2rU7fCZgHK1rAEJa56mTX0AogbLYX/A
rq7/wcWe/FQyf2Wq7EPbV4Sdwk6trj4CwkCAMbUnSyf7Hsc+Xuy0o1w41yqfKuHIpuRmZzw9hrNL
m9MwB/BvXXC6wrLGbaX0DaVQOhKwfMjYHTC4zRn9x4/joljYz12ONsjL5m+PIcQ5w34XGaG0nwrx
J8HVTOADg84yRyK5xdu2m9HhlqJ7YognGAQdjxLGY37O/q9OTJu3V9ZDoS0AW7xFPDm84L/53SeU
kTuSjM+ZwZlOE9nmKSKAgdXZtcqe0DqVLEB1fYUkgLNqmKNjrhm7jQsIy1R+7hm/ZDc4rC7gDvC8
gplKsvyssZ2jNPZoHjRTGmpDLsIxw/wpEIeAZBuN194Y8jhgBT7j6vMZDfUifORSLRbipLladdtv
zwZdfLTTVYfdRfmtIS646bzcCGHIlLVuVAXBTwJZby68th3ri6dMWnlrx684mjksGteSb9L0zy2P
+6wVePhs5D+XOtf7ajU1DotUAGbKbQAbAjRCGMlZxcJUwwqsp1VgeAC3JcnGPUYiPElb2YI287Oe
yv2vXZBoA/ew2dmqQ5xi+a0q5x438Mc296aBRyrPtTSX+JlDkImCWtO3VKCANtSGtzVJJpbY6uay
sxCRvYdtLTYUltSYKW5wE6eAt6k3O2vhX43O3FCwHBTcQakkaWQug0CCFmHYjlaV2JIwXKwWQugP
RVXyQidG++sQjXmGkM0qkZhwk57EsqVcKkc4xxBW2eL4ZWBN2xLzNLnzcpDisH1twrdb20EG+Crb
Byn6lS2d/3cROds2k6aMt7TLAoWHuNAW10/DJOvPx38e+g0gWfUYI0QcBYvlDMr7c/FCWQw7Z9En
8II1U9V29iNPRsTWdzFkjsiC21qLoe8HFYgeLuYj52Ybl1lcQrhqDrI5t2JYRKRMiN4yxJFZibkX
qi6m0BtJMypMPLtiNHdE7WyCMrNJbL+z1iMoOZ46gxMZ9+cMhFUkbMyHSsibjq3NLZnWyg7RIxnC
7RKIlCHKaizhChQjkM7YjwcAA2Ucuy3VSub0SaU3gh+u5gRaBg9d9RVwv0zGSHHf6jz8PZZX09iv
i+AwFv3O5Vk9kbHZ+0TWnBMaApfDhO9ZLt8vLdDNwrK3ZdOVyaAvCMcH6KUIizb0463IFKgVlfYf
S85ebP/YXCifW0Jqhc3VzCN2g/MDs2th5CixzQnC5yv0H5dyhXmnux91ZL+JMQCmfJ5DFN1UyxQS
3iEKnEvftFq6uNuqQsmWWS8aP203Q2g5UhRZuMI3q13TydHIZSmOG/hz1VxUVd2TxLClMrG8LESH
ZSp3ZBUs49kFOD0nh7eE+6NEVqMhd6xIiNmM5rO1XWEbogkv7kBWqv7265geMxyO+mxs7x5P8mKM
SsGDct20/8kvidNF4iz3OXOVaDKrBhLNo1RYPRI6/9HIuME/YHh5n8a7xu0YAkae0WyAum0k1pdQ
1dQt68s+SnmnlWcFaplqegtVbNqvcGg+IbAynHnhf5lujIBKVbjNNjVPA9i5PtFi2ETH7NVG5Kgk
hQtgtbeMzq+B6AYj8hkN8ABsqA1AA/9mOa1MmwwJ9b0o+yWedmIsCzkMiaUqdosv0Zk1VNbKw7Ku
ZQuZPjFbYx0+YdeqmheqZps1vVts8R6PETE7hJ5Q+569fO965DOO0BfjW/SZtasJ5Vm5DHfVBKKw
uR3xum2vKF1bJp1mf0gLNrw97NW0/CUqf6yqd5RTrApAp3PX+rHYsp0YQcbGi+8KIS7UqWUBJ3Xw
8ixYkDtjGc/02LxYKrjwsT/w70PGcUsapCZ813dN+Uw/kbFp5C7sIsPQFFGGF1iDdR8lAEJFSIX4
cNaNJl93GKuiUYc8hXbVwA+wE+lM2/jT9jd1cOUW98wRDewgBgy3S0iof6lordkJqdz9PdOlpl7q
10uEcKxh9+ugk8mCXOesPrPMp4eKKtr/eri59feQ2Xj4Dzv5HF5MzPjHphbasPnBaKCa6r2YyTh7
3Kx7OWEx0Rc9UDwiM/TrSfjgNeToueOiSsdTbSkJPSqKv+hDgfqjnFhmLwbLt7QBLffahiFYfzYt
ApG/jwuH7FiyII5DXHb51uT9YrJ1FLIfa8TgBN+xWpUgZ9pNDDUNneCJpyEuubn1rx3y36M6H2LB
nVsGk9TmlxItswz2oE0JAVQUQJaDGQUcCM0xLMwHeOYuxIJhjEMy6BlMAxPTZSmOcPlEXGUz/zQN
etMTWYNpGTeM9323WlNYcj1TBFiw+zN40oS0oFqvBZqNdLalUFHBNRQ2on6AoAJFUkHx2rtEGnwb
pg3zYcRkGSRfUMkNCuTD04CpKoHysSdMrrc1UELIYzxSb8gT7SHpy/E6o75BBxiQdlhbVlbLzSNj
IcGDABEjbe+GXlNYSGngTE0zGTUXpURnIStJuNb+9GKkA9eiyzDouYlZOqdsyWyU1kRIKQcHvpAA
XXoV6lwJT9ziXNudcw7hQflTVps3XWAAPCHIG0u7gcSwLJCvutE+LCl8ZItBiEAAtEJkUgYUq0e5
y3gmb/kx49UOWxdjSVZGmgc7irScORYxSeVoDJWbSI9Ul9iLzc7zCGMFpWaoj4JWIY0xOWWPKg7L
nCK03GT6ha50wEoSXwOjuCp41yAmvtomXvp1bXAI3AceZ5jPZ95rh/G71LMzdV7kSwhYLDOo6uec
qbViWVgm9BXnU5Nu+Gs8VP7R5ahjVtF8nhNEbvr9hG8TEy97CLc6fTunYM31T4r1M8kTM2AXpgre
lhtzC93IjSUNBoB1Ca7HzTOUZc/docEJ1WWceY5tsSoJNfasF6AofjfrgtE35x1VAEawTmDN/xd7
hSvnS8YU5UMBbNabDpAIym7RuJ2F6gxxuLUgDfWxvKP6p45Zuoj2nJtILXCpNObQqam1f8bEIV15
GP92/3rDJfilewSj09Ham+uKqwRheZXmHjaJFFWg+mHJNqgpfNU7kXa/HzQlUGiZKhVfStp4F4d3
CQmel6evRacuByb7gZn0W3/QMduyfPj2sRE5htlKocOP1pbGmT2TclCd1D8zMuRB8L0KMOVB9bgo
bbBl0V7lwMYbQyWsZ1PM08QRrbBQ+EQwR2Dt2E7B0d5v5riwL3nV7JK5V1/i3rO+A22iRgO/I1yw
FEFaYD3X4WF055QXd83tI2UWTyXIBuBkoNZNlkfhlesrjpJBmMcl4yMAjYGo7Eod0cHQ3NiEqclD
to0+eAjkPFe351+FDyTPUGxW00bA4QJLOFJ73pOPItzWlSVUiFiWgP2yn+YlMFLAURjcB7533xn4
FY4fBQw/ne1LLHZeL9pJxQz1TTDTiHlqiLWIUdxM5VtoWK7RnemX8EiFt2opJpgAKUO+vi3kHQXw
I4FrLB6gOGiZS9vXXEjtx5Ec0pdKre3/EiyP3UK4QrIvn722Xi0OQGl+5hlBlVK1Fvg4AgZXxAYM
LQY52UVd2skhJ7ukmeU2tly/7vbM5BWJ9s2NAJBKnZ1IlXM5CqWL/sinTkai0YZAVA5LO1Hvriun
f4dApgo2U684I1Fvlie9Bu3IxyCL0o/u+jttthPYoXAcM38Y9xEBvNqOsKeDcuUszolcpA+Hm6Py
tVabNoXiLy6aZgVCTuvHcgSROefnRt6Pat3X8wM6Zk/bL+uqXev7gkNSOo0sRLU7L+OWcPtCtoRs
8gRGOQaPaJ7NuCDgXlzS7U3p61AUG24pmBlCDxpQbb/VccnOQxA+z07QNVA35QauYMw8qL93BlrI
TcaeSiptaIYyaaFkbOvolynKjOKtqxciFZJ1cGT/GfXXI854TYaOCioDplkgXZIyBqAenGEYXZgN
93yMqIitz4cSQs1uxDyjkwUK81QIqyWDlJqulBU3i0xgl1N2j0KNELxfi5I85XXQp/SXl+aU0HBU
i+L1LAQp2VZ/e+BNDB7tcNCJ4pDAr+qtBfH9dlZ79lVa+JM72kz295WivJidKt7eIiH9B+uyo1OU
9v78p4HWbApRebhhExJZZ5nbiMvD0AthOZJ5VjDJGJea0DGOMtR4zfWKD4Gb6473DueqtPGIjrmJ
YNLDbedO1A4tlPRDhqEIYGLh2Ff2GC7ZjFusk5Uktz55ak9Cmave05jObAoc8SLQ0H0mn5XY9tgt
LIDHMoOlUIAqTykZrmwucxrmwYsw7f19y+95e9iNsiFl7o4OE+hWxnta1y/LeCNd7uQHq2BNzL/l
j5LdYni+T7XpPwKuQgCRIBJwEXf7XQ/xhH/1KvdqrXVvHM5uvOeHcVMamF+levKr4AtBz75thlMo
k4hNV4L+ZF0c5GuIeJ8O4cYNf/ZREqSdNnG8/2Sru+1O8DAq82QzTB5Vh9fAwNoZeNybYCkARIzo
1ZXcczrmzpYdvBLbelwVgTDz0WmoKIvh1rg4hmzPX2xzchuQjsIS/DZACxzMEMJjbMNGRYzwYumt
UMCOa1eSTEOm+zrAM2GELDOTge619x5tAoZfL/NqUOaNCX9NnFofqauEgX1ts/zXcGrIjHUTCVY7
j6b+id58qe37euc0EgzEf5Rr+CSDGvNMRhIi2V78/J2BN30gD4ZJQd7aaADmELIeD4Vs6oZ0CUTg
DLPOsVobtS3BQ3xtVG2/BjaTxHUmYOzxRqzYwCzOpPVwmnaGrDsy6xBrahGJ2mbjTOsB849bIhBg
V6nCJ7TtPxYEdVOPIB3pXhsDb+eH5qcREdB/zWDxZ0KOZIY841V4nbrIEF1hF2ofJq+tha88svgc
26T7cR9J4ioAgUfB1sz57MmQMP4cIgviWCfA1Ak8brViB79O5dmwnltTcg4fbtOKCgOECMAsise5
o2KMaImUAtjfchOkugTrT2y5T0s3RmpMhyZvEFsSyxoc5e8Xo53yDQF5qVW14tl93n3QMPgHqZ4N
5pAofNeRlOweN3H4/mVdyMjaukwbGRhE1Z7MHD16B3QOop+YmeBCz+lDwJ41WQrFRiPiaMdCS+D1
sO17Prv3mG3Re2xcxMHFwzuPThOWKB7y/Xzhw4IFntxmQp/VCEAxJQrhUC4NSJAIJaDYRR7Wg4Xh
K5hEw5QwIynk2U1vGBwjjdeuCbdg4FfAxG6vP2X6RGKz6GJiB8Tfsx6BEn+8WwLlsPFqflPOL1qZ
Y8MzfOjqO3DcRTQc4CrDltFqmaKyxLk3E2pxZTs/1VDE7obFsuOegjeLYKP66eXRm5XoYZZ92EP2
aRy3ZXhGiaxXyyuIf+nMo6TN1Yk9XK3nu/EqsMYpmckAtMxuLYjSiSrV1vnnQSvSFUYttM3dZGX1
gNXvl2EGptKvYq8rq8HYWfzcTIHt03+nynGAcDTYLuwJ8f8MNrOP5zY7iq+Vn6m6Cor9ywksS4Rj
s19T7dWPUZcAmniTdH81NjvHxj1YVuS/2/6OFm58IYbO7jLtd8hR8Uv00jqUrHe/s+U2EPTw/DiZ
a13DMCujM07TsL87qMJRKjXp9Dzg4nhbPDqssZW460gA0COkTLbHyeATmoWYN5Tdk5JTxXTdAo0p
6BzK3sNv0IM2vnKBNt18445HiUmGQDIdcVvHVRa0vRr27n5Qh6rQLTN+97mrHoOVQc3pDmjbISpw
6sbtjg/+Rs/DHU4vcEEo2znqTZnPokKw1/w02lUtlUvUeG4jWVj3VIS5czsoHxfW/IXBRNMiLB+s
FjRrH7N/znTMBVLAIkHQg6P2RTQurC9k9+qadZ+Pc3o6NiZXaCTngUgt0dhV8vc5GcDyTFZItws6
fyaZJCR9OOdCCPq6YE4hCJu2zY95hBgUXyFYn60Agk/PurAHWGAq+A/TSTSQ8/dcw+jLypsyYLOb
n3x1XvRf7XXXU1f+fofjo1xGOmbkWD4bW2UCy//C8O/9ZDraTZah1tiusYSMifMgMdEx9vaU8HzF
3OhQM3PrFZD1ylTsVsGjjgxqK1Brh390Lxj1+Sh3Zcbju/B7iSdy/YJnayJRWDEOKDWCXOPA0+7l
hLY4Llc7biPJwSelaM9ZVFXPxLRxxwcaNhrEpMzwH0gukDjZtdOwAIxM9Ymd1/soAyq9pNOh6Ame
nII4UZlvWbFD2kEVxYzzD664Uf1GL8w8Ri/XIfr05y936QH7IpPpj1GcAlISWIFi1VA27AOtzpSV
h4cwnrZgg6ca+kIR6HD9fW8nMSISIj5bPOxborUaecOHB7qzI0dvtGvvg4Yf/hZ2nF3LWkNTfbje
81Q7QbRbx+bSokQ5RP8PN/Eh9GSmSPi4IBCobDrew/1v4srcefE4juoQQDy50fdizDkklPb89cZm
k38EjZPLTKWDFl+MUXvq/LWE4o22J8JtLOaQDjn5+5ru/+5BP1hPEaitUhMtbJjS89tHSCZDo7J7
spVfcmZNUyaSkt2mNdXfQlEYbU4TvUXXjkzN7hz/P+siqFMq5Q2AMhJiKNUVi+7WX5nVY0yuQThI
WPQqedeU6wxMTN8UHPPEsHcpW1++n43SOdUm3NmcxR+G6bccHW467PjpHWxQk7uo5dZ9qR4VR9jn
2wLftKk8lOsqpAgPrmy66qwFyDyKatXxCZzT1+jDIT086eeNVTOfMYxDIlCiy3miOFd5nit7GoOB
9jYi8VpeH9i3TeAhWloA19ElBghNEUhHpGlFEhLFrmh3CF40o905ZNA8X9X+knCPDiZmpuN+Fch1
O2wY4uH3iht+GJsPzcjWP7jVhi3jGerkjWmnoIfs6OaZ3EDFhnDkR+f95P9+D3RuJtgsZjZvaQNF
WM7QsNAXVGn+rVkN4u7b2VRxrrKjIz+hCNRw2ps4Hq2sCIA/dysadfOjMwpTDxAlXI6YbZuo2C/y
GAQQVpOqQaDCCGJxyhMM+3Y3ZYNPNbZ/kRj7XN6J7Mls5xRzvja2CJdsjUM4cs2Tq+PbJ6+s0u6o
7ar9etgOYmMJhcg9QB9eXauVsjj+uUPrvl+9YLYP/J+brOtbUN/baxrVz9N285/7kHAyhM6kTAvn
K48XmiM1P7FAx6eaq5G17h/HIFAII9Ep3kvbWFxHN3wU2Vqf1cHgMaGirMdPkm4+5RLqwis1h7uN
foCWoniXU9oI0hEcRgW+ZIdd2T9rr/vFkzgWigyk2qPYeC5w2364F936kpbtDDupwCcklLLsXKFD
fZcwYFpqhQ50JvptiRkBpvv/2dZfmxfaJZJzA1lKk2Bsi2kfVDB/jjwJBawvCzYEGdcaX0pOg35E
tHnWvtn0kln8LcsSGMFKYVIfGInjNRG33D+2VgVIX1jMzNfE5cCi52nFYJFuBIFxXY7UOl3Wu15d
TJIChkg39anybjBnX0VEqhoLBRbEi9ztKAoUXVzNte+dUWaxzB8AJVB7Vl+m8VQG024CknheBYSl
DC75XbdsCSo9RQJ6iYgTWjox3I1/u438VGtvLUbZwD/c0RHB3fsagzUwhv69/cxQ9rPWNxnAx4cU
HyAgo74/cE3qrLbogXvMI6DWbcdFejILbNRPQFcFUIDKlq3wEu4FgfMxlTH+d/M4DcC4jDVrLj/D
hOOx0IVXkJoixD4Ztly2cBHTTm1mliClJNjrc73QAZRzwUkGEot4fv+k6P71aL/NylZvX/gdK4kD
vmcH4o9ccjPXZnX55CId5X9XCsEZvykpzfJbiemkmNN1NMGK2ZJq9C5yn90YW7jZDjDIJ2AYfBh3
sixpv8GaQsVFDzK25xVuOz6eqCc75JjUdo6QvI5mC7AXJ5K4juCRkDmwPRNn+1UJtFIGecYOhT37
OcIqTf8my1/1LpBGlKB231oMSmMO2u9V3peZCzA/yVbs7w0jG2YVV4lQ1GvnCVmhwahvSh3EvBcx
6CyeWnOzpuFoQVVabeR1H/o1f67j+RtNSEx4eHba7EZJVZGiZqEC8QtnCsK1HPXkK2s9YSBELBXV
O6C0otY+QMjzCfQCbWYO8hsvRN05XE0MTucjCLIA9tYJhNtUYIzyipcBHKj+giesQMT03Xuzgg+3
VM7jORdcIqCkESu1MXfTqqNw7+LLdsSLmT4p1OoyXwdcmQtc/ixTEogFrLTBCXCNOel3rKMOZfim
PGGlrAmYjgo3LjSE2yc2tYVvXwgrBVMXifLTP7fYCfwDuMDa4xW7+o0pliXxQtOCWxkZVSHss/3z
Zi2nwyRCX96vkKl5/m3fIMutyDLOzjBKg12rRAI/jMxBpA0s/wg1qpJAm6oN/78ZRCmEO7hsv2w6
o8QTs8ex9IROmL4PJTcrTiROQ9ff9wM40oVuA4jWERWTBB7Nh8omc0sAxQV+9FUlxXaG3YXxRLFa
NtqbgyB0nlVfqe0/cWP3RizdRAhciQGATelLeM/T4rDsMMT2tV2JbFW1hIFR1BhRkXa1VxcV3Uak
x6jpLe1VMH6l7WpsANstHMmS7vzL++O9raNYLKwQKk56J0wB3snGd0T83VeSbGK1ghItid33vPbr
1td8pU38rx7pLWkHfBz0j4tRc85G0rD6aDmd2uRFiNys5L7PhyReaBkRd/0aALyhvnNNYo8jducC
YaYKRVGJ+YM3olge9S4Ba6Sr2VuERJnRCaZSYzhy/gg+m7rkjMQY2obd7SpxnkTZDTHVGVR6hXOo
jsryGvxuZzrMBNYOOncKNYWSm043eTULnOa0dZMerLYxn+hU2ArnCVeMyZKsaJZDBk4OYFsClrIF
W+4f4yoFxbLaVFljxzO6njbVARcY4G5n4vOuUhWLDHcPx+jLZ3BWPw7B43lSNir4G/phaEJPAx6d
ZlEHieONlmxLLSP0NRRfZjYe4ZMkr7OeSL2j6NUXLQzX9/NO6F5gCCPVmlZC61j71rT6pOw37fGK
NsWvcKCuNbv30kvG4PDK582y3DBCTIDJO8i153sGAeC7OT8JeJ80M0kWg2ngfSx+IDsrkwbRu2aN
DLpfgPOi+Nlt0K94jMHoXlxim2gpMrOSN7kQauMrP/6pUOkrQ58M8T9cGnb0fLuH0nyi8axoqKdS
UeZOF6CdYuPP2K3bnegjzvYXzBII/LP0UETSj8kiTlM+PNqy/Ki4p/3qKEe2OGb4zQOiCTRXmiU5
eoOvH92h0d3aIYj//tDXmXkbbkbvE4nNAsImqALsy8kZQrrg0Z+Gy8GHafND+JWDUGKePHLmup+D
WKGSj3e0ClHTDOXwMOoz29ZsNtPtgizHgaRMnzOicm8q5tLEPLoIpAJosNnL0+bKjYWEFKmweYcQ
qmdUtl1rpROO2V63+lrNYpGKWhD0I0P7P0VkIDAojNNgaWOkm0TSOXCXOWMzOu+spkTV4QXuNGC3
VlBWbknSn40D4wwuU2FD49hTp2tQoxzeYc3aLchmgUHX5QAB4kDPjQWsP4YLNkhGfFpRrmdPwJg1
nkXguNtJ8UwnHjuG6nFAhYHcq0E+GPGaHHNjXZtlg1m9KClBKi36QUR+d6Ce6vdrzft+W9YOww+h
dPQgxi3nTnCWeW7NNfe3TjdvIy0+XXb9H4JJH6UZhUDoPgFlZYboxqXHQGbe6PsoRXbvBSOFgU79
sOoGQbPDScGTfdb3OThWKEa4azAaFQpLOaYWAU6nQprMA81v2zyt3zk5xo1SFj/QiqD+Z2LkUyKt
1uN4111WMcgiJTWt+1wDJEsK0aWmUe7JWNq00CMnqAJ05i0C/1I9dtC3DiL/NVNxCguZSW4rM+SJ
ygwpJrc08MuPhHKBnPp07vFrgd1ORAgNqI9W7h2K0jEoxLNvz1uFKK/kn+p1kz3aaLaaVu3hT5JF
xiSzOkzOBDlChpCeb+xbTrLeB2psFFHVm9moZr2nEJ+4ufHxBwBq2gH/4y1y7Q0Dws2bgIf+jtXw
jUlwaLOZFNmb/kIJoy2ZkgA0tzaNEwQFnyvkXJF8DPPny/CjshbSewZr4f0QB6Cof4uHPIvr89tw
n2Tp6yRQVyqyCubXB0y3P0c8WASLzoLOh7VRaf08rcFfxu8X71IKLug9IL3ValLLFhNR4kTTieZk
op5/+9DWP56GBHaER5Vr2JelwHyqGwvyOeFHxnfUm+q5+jNzYrppWvn70ldRP6SoEDj2vcpFGbvf
UJFQ1jH6wb1sSdTjYrmOp5Xik8JhvLOuMQJMkbN6NxDc17HdWM5wTGlLgTEdv4Kz/HbkebTRgc/q
4JTzL3DVhQnyXZbusbJNtss+vCwiSuDsD9mfTe/Q779qkQTmIvUHnmRfiSfbjorEndhh78Jf1yKb
Z1H7QjMjdD8FF6LQzVW6pVQfDw/yNUniyHyJ4vttCvNJ4XrLDebSPiLT75bJC0q6U0boSokwi9Wd
U6lr/90MQHPH4DR+CnWGcBvR3TQl3UaRsUUe5ocbXCmiTyrMUXRGOmxmb2b5ypuD59OmWQSvs0JS
UHUYiSSBDgeR/nOCFUAR8eiQIwGZ3PWQa2x2DqdtDPjc9tYu0DMeoArVm2P4VrnuM1bZUjPjlcRa
KdXCD21zq/GksxMURGS2J5E3iphsBY+swpFFW8nN0Ac4+dDwu/4qU8+E53xyl3Wmmd+pc15xrcS1
5tdbyPsxjWxPWrErawDLTtrHEA6MtzK7bewHYpE/AalWX87b45EMCvqjbvI2I/PFFGR4N+LAmAtR
d1WZvK4ryYgvkubiFMU9K8vsl6q34FqYZtxWnPjYw1hngcjIEaSrfTYav8ivU7oXtez0nzCuKLip
iSJIDE2Kdv1dG+39Gusj4irxFYQBYMQ6S1u3fmC+v4Xp9WLHmv411fMyoec9GIxJFPYfGd9iC7sB
2sxZRReykzRRnw2yoezXIIZkwH6iGTZh+g3m5z02hZ78A9j1mp/7+16q8ey9wy8GLWL4SC4Er+NR
RzGcPkNVOiOaBctCyGQDZ0KVDwIpLo2pFQ3rCXNuGr5EFVxsk36wx/nH7ARsapyn4OJDiVVfBJ1J
WEErhr99VRSU99tgQFxVzdDea6wv9RNtbJ07eUY465aeM3p4ZeU6VaxSV2srIwo5XVzwyN05Yfqj
ukSrB5EWCEwdpmxf4WmtFjmLxbc0gZwK/r1/7NtcIPicwDhCRUXJkQvFa56gt3Co/CrDKy4GGT3f
fwTQkY7TqUB0u2Nq0xSJjJ2xK0fuMnVb9rdZToejYhcYj2UCkQf05clanGaSMfoROBjeSF0MUMbZ
/tdNKj3BqeiCKP65QuuEbNc0W4qQcP+e/F3KMpCRAwN/pJZFvA3Pd/CTyGhHoij+CMO2Jk25BtIn
LAOcz690DA8NqNYFJ1nzmEkfoYiXmk+hooOg26dAGaEKJtbRe8FITWPuYYDjviylpVGGCJC8CrEe
TH35SbBsYHqR8DLr/XpHAJ4+j7kcsFS6B9sJDsQPOr6j/5OiaWX9ljpvJuVOAyL/sCn9q9Zm9y3W
mUuKpXQ04/LpSU8Qvn4hFF0ZxdFMHJtRhRQ0vITjXzq+Tub89n7voWRERS06tvnvLKrYq2ul1hBA
DncAlCFhVVyH8O0tREU7Hzkx9ZLZGu1rxGMi9HnZ7K5V+RoeJsolmyjgJr0yx/nAS6lm3F0yXpmu
wigsE2c1o1AOPNjysl+W0qc+yj7F1Fj5xHj1P5jzLQPmaV6j37yXvykBQJ0gJwMXkbial+U/USVZ
z9JILVV71pmOelpONVNuF2AN0qwvqLi7T63UQKntToWAqUlO7rj94z4bm5r86mGqNDwUXz9bvEOb
hBAoTcL0EiarP+97U71NfSTiKdnU70id1d3+0iLIvl46J3/PI/g/eyWJ0mletAUa/OmM/cdlTSM2
Fmfw6hN8JuUcxPgi0kTz9lcGc+HC4a0DyHLKSolLnsNG7LeYxXE8rvX+yXrymb7sUj9N6CEXTH5j
8PGcUXv56TmLzr8PPqvUZ9DGOaXJ5oMfh43JJB0g1E1gDTba+9aZw86P/SjWiD+sPlZ8uSQUAa1q
dte7VUCFBYSMNtsAR0PqhuRd7QwiYKQQ70gW5u5quUb3WAy0mfO2yyqmiD7CE6D6gxVfdpS4ytAy
rf/r53/Xaez/3Cf/3KlynU6XRKPhXqsJ4Unvz2MKBoqOyUbRKW1h706wtOgv0+f9wp8NBA4LE+8A
bNdasujrzhe9lt3NMpoaWVKToxRM0qI0mPeVyfWxzc4S6cMFjTCNn4KR6biE298wx2qNXtUDbyJF
y6I3ItCxwPdy4offpXJZ607zmwkUlaEaCE6SsJSv3tLh6C4rCOdshj/pUk4njrNncxobYInjl1BG
tOqiAzGkJ9xxzMX2QrJ0gRth4LMYy4eRCvRuLV/EmcmxJwfkXC9pNnXuVmS6wTk7nVR8BQWfQgZq
cZfhld+6nhjfLGR5Tu59HcQowb35oPa0KJQEJadKp1muwsMCEQt4lU6wbkDsIhwwyl87xVZDZYmG
E6HHSrQqhlyTbhuQo9E58Ay3x8ezZOA31b0BOLui6VaJDS0WcraAPNFeC7BFxLt9t2nBVQdQA0Mz
AUwgDn0mpxs0Sw9ZnTenWaKmaDsYSPdj55tTCas2KNRiVD/SE3XEs4XdaqfUQbjwOLpC1oN6qSCg
IwgW7Ru6KA6OsLxjngxVMrbL8MowbMtXxzaotMiChLaHzO6iakv+DfBAWxaSJxhAlV1tLGw7aKop
j2nD8EzBufZa/v3XyAN4ynpigoTOfxr/f/G3vZsd2oHsFl/9CZSn2OQNAl2E0n7EmyCyGB1Rm/cn
d8ydPGXfLczJIgORCpBzbFZO7R+fQut6R0hA+i33x5m67MoyNaJ3ASgSnsa4UG2gVsGFzxoLcmrI
CCQUduwgAp9S/5/N7TAmgIIQk2eZ+TJZKHfhn3h4gvIX1Hkn7rBcAzHTEywObzdDdsELLBCCQpR5
Vg4FJblnHEv6ZKyxmtDmFzu7arCcjUafXqbBThiQUA8Zhv+E/iRGp5icivWayJwzrpWpEEoWWTCp
yrTP0Xxl0ooLfBwwg9tyJNbalrEjEpVBae3loGchwXZuLX9RAT7ZHnbcO3EKDP34A0lPG2e+3rMQ
IuuEwBnq494na1O6AJbU8ZQKpBnNu5VCTMsvysGqBm+WeD67IwP+Xw5mPYIM7ftxhsNgdGc3LHlF
plGIilIo2kyjhtTvljUDGSGxIJg2WqwUI17LMoEAAO40A7h0FPkLmJyrukCxZDLGMJ5iVyxZ4p3r
ZUNGxUrmbVd5MSNG1LUb+d5li9QRrFhv9IvOuSnYaYr0EBkPAlRlqV4fbj0VVvyA+/RyyQHJQaiH
x3fcmX5RLOEV435507NIeZ4AOcHFGk1OAU8qn2MavHdb8bCrPAR4WgtOWDdfIFvBHfDjdB/Ft4aY
eQPSG9x0luBmaUlQWcHCpV4kqBWkeuQppjlvJS3U1VY0PdRQvnppOwhEWF5ayIsTH5k+9gAYZo1G
TyYhDhF13tbtJoatZbbDnsn/Vw9hSXUCrmYIwB2bn2BGIYJdLlfo+PdSZ+UubCsBLEK3MatlAYmA
hkXV5CDprITip7XQFl/+uOcPryuoc86ONo+XPWALYZmC3+aKPmiPHYr0bSHYNnwGD+pTyVPo0MU0
09ZEqynShsRiCGzXygo+hmdXQ2U8CpA5RoeBCyn0ax+NTy1niez3rLyepleD0rHc0yE6/N31+ruo
aXTsrUz/u4mWo9yXCsi1HABTMs2G317xe7rQW+elInByMp2UboN+q6hh6YwpSDBLCP2bYGa+CWYQ
zuaNdEwKKbdZSAN2yifwNcJ+KWnVXVkF6Qumtmr2XX3BAm7vax+Q9x6+HYJ05jc/XyipZyOJTr9+
Tk3USxLl9IXKLIdQ4xrpsZ+ShIt4WwqyOnYx14xMcCZys0JkwOL5+EG1hd6MwEi3NzK4WdeOhwo6
UQf0z61eKyKSEPCzvQsjIoDK/Er0i9NmPD3GJay65ZphFrSWmbgTK3WJ+/wUMmNpqixGs8b2QTzl
RzB8TVP9xAwDnEvDti3A//gxz1y4/cj0kDZAhppOM1Ctkj/9aORhidHBSr31z/TP/CTCRi+dVEbw
7NT/swLHdGF93Lsq+ti7I/ds/BpZ3UE31n8E/QCDfxUYEC9R8uN+DMSubQTkeAqqs7xdxuWhgBWr
YLLP8xKCIQ1+cdzaY0Z1QQsiKCa66nPZl64TMLb7CZGZSlbXf/9OxrTSJL/EObkwR7Mb9HlbOJDj
aNjyn7DmZLmppUgqgI6bnl0A+zQtrCDLQ9lGv/+TaQxDM6yMC+RbRjOPdk+EtZA0p0T4oUUbj2r7
jEAoBkWSig+DeVn7RlWGQP2oa9gHNaazOEaROq/TPNEgMFfUOfYicJ5lwBkkIC4hcsYcUCDgZaCD
gY78ShKrSLlTDDcVklFYWAVvXwIh6GyYgh9Z5AdIPt2Sb9JAElutj8udbuaUT5d0nRIMu/Ga8/IC
D04mEiYL8a9A0hkNoyZ9de2vOeHJbP51FF1z8fLm2fYry/3KgZf7zgM907nTODypyAJ029IOPENp
b86LDYutr7kdUoSFnBvQprVCItFTNVtTdSvR7Z8Ra7XiHdJCYV1vmGe/5bdiwHU3MFhvWiXBdFZ/
sEjsE/C4NhN+qzm2DG7LQs7kHxYWkDzdd6cyHyfmRqHgIwGO6xvlHCE3Eq9/ovPpXXW8ojdkZS6R
JYZ/cDJqmP2CnCyLuVtbDum+cuKdCIdaQPHgSkaDHUpzjpdyBrw8pU2Hm5kDPhYCnL2xDmoYSiSg
dkNQdzcZA7aqGtohwK77JUnsrWI6y+cZqWsjc1kal5GDvKT0CO4iY5bjqg6iwYR1m2jvHrufJ8rD
pTVxc8V1bE08yCOpyWN1ZcqPZJmzMNDpABKHd9P2NmyANBbor4CpuMu1qIkoAZXQc5K+SSnKvrl5
bcrPt15lLKzE5w6FrtNzjBKJsmneQa6BqoqBX8BoVHoMG/1SvpUACTCMSJ0aDNakDbbjd8Nae/zk
SvF5WYG2mZE4pWxOe75Zc7eSDtc3Uc6TO2k/i0/nWXNqLbAnubE3ElPi34MZDhwDRhnSjgvhzqSg
fUh8kA/2Kvz5wCKEVCQb8/DddJiRk3uyk7jTXVCovles7fRLCQvPdeySxsMoaeof3UgQBDxBNbvT
Rc2xXYKmPlhHHK75uDImZx/gMEpc7l7mcRZCfxK3Lon/nlyoPgtFczmr8W7NYO3XG4dDENPKe8wr
i9FkyzT8Xz83Qzkq8itNEk7hQSaM0T861rfbR4Rp6rG+H9D25880S1lLa9WEltBFmASHYKNvA+Se
lngfS5P71znBmUeBOX4ssN3N09YGlCUHv4R43K2c5u/SLeoZ/bhoiUDdBu6aQ84+9gvcTvFzz1qz
NYW3VPKbQzZzJm6sbxkxgfxF4q120rZcuLA1Z6yXrqvgwUGxv1h+8tN0yfjEdP/DBR01/KXGQmZ2
FRvK7+baHfbnWPMnnTAxO0ADM/1/mgiQHtn0dWqZQub8HPnvhwf9YZo7PE+IQzLHemHobZlhJfFQ
efQu5YX+ZsOkfPQvdwnZ5txz86USlvcT2+zGEGTSUo4kNnJsu0q/XkdmSgCbSJpPJ17oPhOE7m8x
Nma/pTEJB0pMUlN6OMu+yJNV2LPrgIEsuJmX/Z2NfY75X3HpnYQJRvnqwLAfnSaILl1vd8cakJ9K
Vn27j3oSfMVi4aDuMCUOPfHMPlnbjzMDS2KQMgti1cHrWvo7K2VfQ9GGx9PCSSUsNzChiwuZXKzv
bvvBAVaFNDr4S57vihnz8pB70fnRawiDZh2hcuvm+sxLWnVBBFYlZX/oByzhEUhoume5A5keQ/Ty
xATsWzkfp1AdUsCpUEJh103XvVBfRYVO8p+I7Ns9/dJwlWcT7/ZSsXH3/ToxtvujGW16Vru1nSnb
LNxLBF4jgRP2LXIMorjOpHCHV1s3TtV6o2fHq6/DCBrJAwLcEW2U2ULwHkj4HhHPmcAjKRIClKsm
xXRKx0pkLV5PlCvXL+8aCdtd52jbFVy5xE0G2T0SCTs3dgEvgwAYAxYgPqX9A4+ts22Mi4beUyLe
+cV8rjaldcMh6pO1mpedbnRRUAkimcFwh3QYsGaaihx+SuerBTB/O8peDNSuoKWLWrnD/x51R89R
kdbXEgVnRSYvPwky599Wgiua/gAnN7xY2ENecm5CEK+hqu13QT7QNYrkpMrge6RjqZ/CLhnGD/TW
C9X9vcsPHzIckSLMMascE0qMlJ65bufH1TlXQ+rhgMiT/V/XUlA0GSzfHuu6gSW+CIaddml/CkAU
TVXQKZKr+9kXBNpVxynMd21wbWRTjgGFsv9Hh7jmQmehcFRAupNT6Q78ZRX5lKvqj/Tkt+o5jCNP
28b525AjG6t3OAGq833IdgIzD+D3fGvKKGrYXIZCsVqQVsBFHWexUIM3EVBP43KUnXk2a+wwgF9t
MFE67MSFc1WzL5TAVWHyvsmec5tNtr20DN3q+bnuFX2QAk7WEAlPkTWwv5F4w5YHMb/zHYFFbfuU
nRo7f+b6hoEfPW3DhCgnE9AOnuZLzPzZvBmjxzG+lIF1HMfch7xnuKreZnBYVMm6sfGNJqfG60Ts
O12p4XCYc1MPimU4viiEQpY2d7Sjl1jYTe8MgzBBZrfaeasaRjaGsRMt6Lg4SULhaeJU6W2S80KO
uRVtiOBjRNQahqgF26CDARIGCNV46WFchnvz/TT6F7MBXDS+DBkJdXSpdkvHeeAN9eR12ZACqG4e
WHbmR7aYQvDI0NQagQNTPmuaTfpxldVP1MpE6JzArlE2/LN+ir5DFKg2YKxNDUx2hKtMfAHU43Ni
QyAWhxNU1AEu6/z7wuDT/oGLjSg6ir/kuzOk2H5Iid9sDg8k5M8mgnkyLs+aps8r2SFHlDbZ3Pbp
gkvHtoXtWIubZynUWmIhydSROqisgzUwkrKTEAUUHoGX7AjxtW8H/wdIc6HCiEjgU6nKZWagRYz8
8lvv7JBvOKuRIl9OSq8fNoYgqzIaX2l9QiQYiuSKX6mELdC4c+B43vY/1HH10d5nZTvNFHYXaHm0
Lgrl4OXkayAgvbBCkEf/N+8KSNK5wvb/bk71jwBIfM+48sp6nnIRPWnKNyAPx+0O00jmtK1JjV5z
IqVl8laJo4mlK+uQf8gQLvze9DVhY91gexk4e94lvgbgLiJjQmOcBcQ1gXBykVxipDbrUvKQ2IJV
17UIFeix/CLYCXANMQLwQcjAxtCx7aWZBMgpDpqu3JPKpd1+mr2ftRPOVk0NB6PCUQfEa8cXSX6u
kwMrZGmnseiP4M841DkGNpJC4KPJk5eBglZlrLG5kkBrSAOiRTOfnJ7cp+ZWKm+JbeAUrknY+wOe
3Qh4Ino7uMzbID+1Z4tlRh7VCnDX+Wpo6TQtsciJOKBGsB4EwS3+H67PQ6mHOIJ56EqzJG+LeMAm
3uo6PoMb6shBfiGQ1BQ5/G+SyEo4RcfXPE89vBIGloCfbOtqVOQERJ/tvt6Qay5nwihCtE9urrTO
6dvaGK62yUjRIqxTn5X4Ubg5zx9L6nXiQxCmcxZLCZoz5DzvkBMC/x3sQSomqHNAT4mzvPH/DXM6
KGzDulhWdCZVdXmZdDQbikj003hjdbl22Gv2M5y40iP9IByz0ujbALwCKYeHnrQqrWIVG3w3zhO4
jQ0hLPMF/vIakA88xLn7wIzXdPUUPcprgEvYd58FLPX4wh4HsT+wofKfMkSCvlaeb7t8BJzTK5T2
bHa7eSCwdsDWzuwsxd17UoAD9AdiILcg/zfgUa0qwpzJ5ctv+K6jHbLVQJS1K55QfMDhRT/v2G5B
WOaunrfrM/MzMppzyk8t5s729vB3n/dwbmhdpQEQ4nXViRp+Nb61MM1aOjT5YVk9E2tjc5pz/DlI
KsfuvRyirYsdqqs5+L/RCrLN6rDXooVdOnpWjtgusX8N19PWYMSaTf5IX5LRn/DX1rzI99AI6JUC
ZpQf78GI1Hmgy4fSxNLbr2K+yP6TAsiSfuJ754EJjqxoNRXlKrAhCrvtZAU+nSksFXEBiEZh7LXk
fXzMvVAQwvCPdHZZbSO9X4SGEbV8XkS6/I8dlIitjI8IsocPDggNVIinGPv9U0NuPwWaVmd69yaL
61h1SUUteSmlfK3UhkwMvdc4qTybismsD5Vhmngy11U5zMdpEyeL22IEj0/o7MF2DdBkVaJrYnty
pDsPHlNlAPBJrPyZWQtlHG4J+FhqgvhqDIBWGbQ2Y8FKGcLegCz6cwg3b77XSXk56E0Vvn/9K1CK
LnIpqoH02OPcaQmsr8aJ0kT+JDWlCgD6/vmDkBcwqqYzmFq9wuMiA8T8TXTcz1ZRyBsnSApL3p3k
7hbFbTzza7ryKCR7h3gjgPpM05Gd685fIllkOYEZeUwNFUNysabmdUJPoD46tdn+s/NsdGaGJLoo
eI2VSeZGBnrjhfTMPal36ySc+Khq8GTerNGGnObR51fdaSvXS63usdYEJ5QsIuFbae1rgKV4Fs4z
oUBGBdGbkmikQ49hNBEF+2KZuUxqQ8tyNYZWx6vYRi3gdCqPu5mxbPO1S+0WT8Hs9CVpcaQssV1p
sXg8U64tNxJqMaDoxi6B3+Q7xTO9AM6H1ytXqylAKQodJiyhfpxVUMqb2T4ICqco/op0JZzkP0WN
W2th1x0dtuNc86rYe1Lhbyi6WCNDA7DerTje5jT0n9nxOJwpNA4I5iTv3T7Lof+PxJtPjFTmO4Bz
KO/QTOQSHbURv4mtylpBTC0kzhjwa4t6TN87xe/6WjBpTkcvRiCE1sebMdzt/amCZ7XLZj9x76Bd
po60pAncO5uzIW0rVA5zFOO7DtMbzr/LChoQkBtXR7XwYBLU9Kue0WMZFfS7yAK2NKJCVSnlz/Hw
YGQezjy4jVzgWbcvu059vKKM/lTdf3MSv+uga67/q+nQ1MTwtzsC5WRUtwVG8XQvdCfnOOLdJEAT
9UhsFUUcrdfBZdK0ZCIHel82ImJeSfR1Gmtd5I0+iJK/kfZS1xn1G7/gG25NRaE83njTntfxooCn
FNCVW0NqGK9U5DNQJglDsu+M4HfwLwBQzC6f73U2IGkmN7i7449qk3X0ViLL7meBnb7znbU/sMCI
N4ZJRJDVFa2HrAqJhlntaP6YoFSS+8rdc0K8H5PgSubUCF6mPIYJ1LvE1f5C8PNZ7HB+9n4qidPN
f/KclV1EdrpPmP4g4w0124+6SQ0CQycbMe68l59iz6jjmzxzoaocXbx8H8MUNPT5aTAEohkNYJ1w
JDytkl4LEGmvoAXOGwUtks34PNmZSEWHu344K9wymtKjlzVKmhWz4cZV4wirlOSgLHdtLRp7uqWQ
9XL9F/1qwbotZJhjrTwDvAlLVefoiZTFEJoWTxpmoD2cmkahs+meJQF1VTu/dgfSYBOjASm7RIJA
6lKXLF0F+lJtWPLeF0lMjCqU+ZA+8EHhykhq20fMHky46x297a1s/dgAS23Rw7JtrG8UzyC876un
2ZOY7rvVo4y2lsVG4ot9CQ93ROkba4sfcAOyVQzrbX3EwdlRwwKpq+7bZFtPs4LTrjvzUC6kJkOm
LbxibihHVxShyNFobv+u2Dh+TOxCagpS9QKQkMhnwiKXZFQ22ATA5/sa/KjIWVSUSrKxjpFqqADt
Qhp0L3jmFM/wPr6aeImvRJb3JtnqTtdd/D1TNEW6LDwgz/RbWnkl5mAM8n8iLw/wEUJHByrBmrqe
eVfhpJo4oj4tjEYvqkVBg1RBe8MPH88hr2JBYw2RON/d/U5z52jzHdh34Zoe6+RhRcTP8l6N3huW
VPGIH0tROnpp+Pn+FwjRlt6Yat2Aasth7iH2kWhBRJBjO9VQfgzAKnazFyfv4QeqFR7N1HSihFFd
AoClCy9PLUU6TKGJwr1OkM4XSV3HHYpnhflNpWUEaOsP3huvvN+lWSr52E/9GH6bmEXPnxm1MOzf
Re5lMW67PlWr51t74+Q1qWyagzlfzXgvE4f4JoZErhCgvsl2AJNf7neCt77z4HmtuaE8BFBlt00U
fkgj5RUonkBLEAso5LON3V6NmRqUAfTvr8uGe6pfndOsZX4Ho3f1tf9+AymieXCoc7g0bWbk46Nx
nNy0vDJxkcjMSWV25s3EW5jts2FbBjs7yX2PIWUFLKjVQc2M7HdF0x1lGxuN9JlK/ggpbO0zOTWG
PU7D8PXcyrHuTKCxXxdYs8e/ItsqNUxwC9Yfw950DSzIrO22enMwmk7unU1sMSg4PhXml13npiy5
Zz+nRVrMhwikXu95NehmSc039M/7b4uuAZgZFwl7kmd7QuN1IfZW+ZHGpP0dW85kOV+zrLGPmPaX
fgUwrs3hQ/nooEhYhrE5shfn9ni8aYQ+glJ6kXHX6rHC9vYfGp99ja+K0Gnglw5qf5SJirjP/3ka
uSEc8qxoUjrm4fllJah4O6IXLoucYno5wJ8uqvwIEWYkXSaN0tC7oSkAb0hJQHstorjfZjH3kIEP
gNMIcUVzNcdS3RdfeZ9ydM/VJ5h5uuzkm7yuHhVdwqTeyRjiw4LoZpa5MihGxyftcmj5XyogHPI7
S8Nos0WSb4VPvDtHJ5L/MQ8cASEqhRtS4bUmtncH35zjwP/k36oMOgdw7cVpKdsAbaM5xqqhepLb
r5dk6SoV46bMxXt3DPSXx9SkS/lRPsQLxDCvbOne4IX9lLiQap5n8geXelUnmeGV3LVprfpaS0gc
d1yJjH0Ve3gQZ6X3ho6jjLnjeUEJwHWzQvBT73qt1P1glNPDFxSC1YKsoJ8FrmCEvVuU1f9n/oBg
fiGjyBVeOxetYy5OevPbYhIwyrU4pBAbljk57jnvaiScIaMXlnUJii4Idf7a981e1UlaGibDcgk6
mKTCexwLcemrsjJq6kbgxuf4DgtKvFVRcFwPYd2Z9t68dOp9zGe2gtBN5gijAhvmYd0UU5Q9qVtq
JibAq5h46Z2IQmJcgsDeYDrJiX5ZOjVR/FFf5d1weOPVK42qMNOcMfkd9RjJWjr9StPMU0MMd3dV
dMfJyh42kH/qsFFj+DiIBPH79oX0L4CExtbAR9pcWCb/RI4bFCykAvawSc+/KhISKPYc3N4kAsor
RG6IQwel7rOGEOl/gzLH9nHVT+PdHEmlCgUwlVErDwixW3pyCeAXRMzjIF7k10xo8VXpCRwXXfHP
3wt+dvjvaWJgrtYSnfxBdlUwIPX+5GnpX+51z/T7feIRGL202ogYI1rQWvecl5Tuo4P92ON8cJum
6EBjTVGBQMFiu90yhamSxghFgT2kwwaAYIMnN4kI8IGWNEKYyPxRniaM/51BRcCN1yOiRqFEhSH4
NCJGC9ALIpZVMB4YGNA2nFRbYV1GNH6F3f7pDJLIijErJyfNFhH+bF2lzzpTityrcybRCsXciFmu
6tYE+LHrear5I83YdTXH5hVFCD8S5qrGHd1icRWOD+O3OmICF+K2DIq17Fe4Felbj5eNegpf5Uz0
CwHra6DxF2FAmus3504SPQBzwmAZUzt5l9mx/W8UFZg3Kg175+Kz3bEoOB0CkFSTdIyPf78Js5S6
HYQfnOgDfrux8y57ZifmbWQkDEZhWuzW5Q29moTRPgFDu8kRiM3bKVLJX8EuuLo8K2699SgbOthP
pbuf6i7m/83ikIUGLMGvb+Ca2EiMGhqVTcfexNSkvea+fGXXFUBAn+Qq8xYoGjIgUqJK1Obj05C6
1kXdqy8q44k7tFmWzsVrHi2/f+zfP9L6Hb0eWW8mu6BKOk+l5VUOGnzVWYMEtgy7lQY1K0RYvdpJ
kCVlrwWDrzxw4q8hH0c4F1J+smwzqBiDEGh4g3zps0pdB2rK1R+xMfhSVxtqKNzr5DU/AMm4/LBM
TgTarsplbVOX4GTN6XJb9f3bFxYgByh74V15GYk4bHMDEmMmXl6YNpIHH0dgDKwWet71mStekgQz
vTAr5ScobCa6N+F/D/DVS0tX53v+PhES/DWxILzlCoJNIJC/TrH6s9oPllgva/EbF1lysVBXQJ5H
aFWlt6lIaLJ2BhKXJ/dOzxn6oMl8c3iuxCvYR8zQQ2NBIyfcAZXANoQxxuDMBg19BoNOsvjtH4Qb
PVBoYHARouDb22BoSWZc5Hk8n8ulrkFkyFpqfw8OyQBQcw4TTF/lC1sSdlxNRnPLUw5+IecghJ32
AuDkA5s92H7WU4pkhayrBqdC4hCoHOXOe4hVwDHF2PnI5Cpz3LGLAoWZ7U8L/UMI9cA8BC+7fh7f
j+v9PIdU0MTdS0CcvNsuYQpnYchTw5GuqHXSTSW2gSt4ga7TSVVX+u3yfMbC/5GYUcPakJM9HZb/
lmpKXDqTqNXKihxPkx2j4mD8eunm4/9VToSVMXck//PCt8AihZlp9j5OkeYhJbQpKg4xKmxQDgl4
erXWyS/f4ZliBKWQNIdAeDvDk70eQQ5CRAhTuP3MhbNJs2QjeHQtSW9hVLxigzU2LqYHHnRz6nDK
GPQVZJweC7N4qfT85kJyTK7SKR7ujPg+fUzg+bnpUPw2O/7WSab0ABpZHXq//wViys49kG34KU72
Hd2DmiAeFMyth6QRT/9x63Wk+fJ48d8zk6x8+NHmavTv76dCo8UPeV9va9tpCBDfxUNTkeTRiKNO
KuhV2sD331Hqfp+2zz35Wx0n0qAh4iuWeK/3ivFF9edc2XRY7qvVeW4/8tZ5f1V5cyevmjH+xWEm
+/a1tX+P3Bn3w7ljFRQpBDfnyW6IkL4wj13eLOUT+cERrMLzyxz01f3F9FhggPQqW2ff0k6MCx7F
0iM7ojivF4ubqbVtpU+2fMI5DW7arIhWlV4MN3oIvZet0YOFXhA3dS7lk4iN2GbZa9eqfft5zE3O
ctQCAPKCThQb+Rf4h8jLHVD39dZDWYX0Eo4QnSMHPEGqeYNTwHlm+1ZvzygPiQiFj63rJBReAT5R
YovcLQyYuNTmLs5OdJm1CSvYBHJTeSXNwX7P+aXevVSmrpSRRwObtYRwPXAA2CKXgEMghikHaACP
9trvdGK6CKC+pCZaaoFEbSpbeEnuhED1+sfVrmY2LDE8T4WVzPOfGejpPT08p0uetEYw3HU5Kz/9
SKKhphaozeByoG1ttKD+rHqtcnBUNpTGCni5RewuhSnlVFT+TNvr7zvFfrSGW79DoeS76Xskn9UW
rbIZZzm+6Pis2IQUIcps/D2RaSCUZKJnv2QrW9Xm1n+Xx1+3mFC7fRVkKZp3paup7wkiZRDMGgCR
lri/5YzQ3nf4Ww5cXxmr1DyoDp2D+AvA2MOlhaD7oopP3j6jU14ca7YIcI0vmwbuS+ZpyDeiid6U
kFaRucK3Kd7/kOK/q4c0GjsSz8Uq8bs+x/piCqkKsLT+Bsmvsaxap4gWUwx6sr6w9ENBXV0JaXiC
IG6Dg6PcH74wfPJiVnhYL3RI580Jr1gEAzH1syNozTtFRfvRe4hYengMViox443wuhe1A9TCNMrk
0FEGlOoWohExip0E+DK6TZ9BYnUPnZVFiXQgyIQGEh2fzPGFZxxP2YXuJfSbbGT+mLMJgiadbMiw
7vif9oTleeVvg1PIe5epa8cNIXAQ7QyDkNV9aJq7bW9hEhXZTgFjQ8Rc9U7+oGLE5lybafXqfHvC
Tcwh3/1iIPz1oF/plM/JPAw7VPv1iuPfQggJZ9slxxJLqp/yxIqdQBGKv5Rwid70bZy0WfheN8C9
f1jkTVS/lw4zsxydZtqKtsKIYo3NtGc7NONRpFT4Py0PnFhHqrY5+b7seHjhO7VWOamSdxi1xqef
ep8KpjqFIU+ka1fOzSXUxk4LloU55u6lhDHvdF+RYHT6aZBfGuqkzmQ0YScvOrccaNdc+/57naFG
scMCNqp0ei3eRfIYrj8nRqmEppFQ1Z1R120eYv1H0I2kpGLLODvbiNdTyiKrDQ5Zs26XZ4/CiRXT
8IEfYNipr/xuDt+/whr7yLYVsAi7GG2pX+Wxgn2k8h8M1l4aLF026as3OIz7rYKERorRVXQcZ4mf
qW3UVghAKMGZ1drxxtIOJ4i9liTZMwVkpzplMajjGdauw0wFWIoYiC/6OWlVBuyfZYDaOBq7AdVo
vdEhlFxPFIwX9EK1CGygcoxrTpPBOu3H95dt+/woHfXb46rJEPmoVzLyLCYph/XhhNKinBmYwbLm
V0ZodJWeCBZ5cnXD0f2S/x/gXHvxmgvDSNA7Cl+jw7diEQ4Td5xDmYxcwul+9u0WDjN833IPhwuP
c1UpNVObpiZAPPf9TwOzmhtByUfZUazN1fP61YdqcauwaYDOE/c7MzG0bpyfCjqlZ66it75C4zrA
crLzcR71SAkZ3vfiUPdBEYCxkygBQD0v1ufigVdFHbEIdDx4yDvDn8vXD18wMk1aeATR8eFWYlTO
FouovBJ69Dygw9wN3+VgY7m3lsSCMOwOShk6aNLD5h3MYMYTpd6A4ozWEixt1hg9xxrVDgSumKhG
e0921CXIBeDKI9uCFKvuK9S0x64O9+7RcdaFepAoBec64k0JKmKAFYXF+rZk4AdQhnY0Tobjm8wz
Utx26+XGDoKpKd8akLZGZyeihn50p0kFdJjcKvU8Q9SenXFk7JQQZDin6LqVhscYCxNTPm5uPhim
Zpr1MsTRSnzOB9qGcyPGTv8SbLQkbeee9y94ZuvWyjwAHv5IfAsaY9p1cLWZ5iJMHK7m/tzm4pvA
38roluzAGs3b48LHih3EDqs2bKHMhlVj6DswjhRkwVbRlv2D5VG2exrc+dvUG4MrnI09GmG/+9Zd
mravThbpNSf5FsGmI8/D1+vkea5hAXu149kkAKa4oKBFt7//ds8c3JHMJL1qBNFQ2X7l2RlQmVTu
nlwcPWMpAPvMoiDa6eAvSwOccp3uDE4cj9FFfp5ppv2Q61yXtYlPe+H5bMJyVijBXndxqCO7TdUw
SHu8dHKaS+Iy9G559lMa5nFB26JWMZdygAynQrSVj5yfJ3hLforA6YwSi0z+KTYaw+J2tdaHkW5K
1XKTevcgt/xjGzpEPg7/0/qXFUAf+FmOVyrKsd9HDHDrCTfafPq9thwIQDHQMwqGxO9dHVg8EA5Y
QJN6GuVvZODhH+1X1MWdIw2ssown2mtdxxRzuNx3OGrdDzCj4196kVrg4ikK9+GFjoDbEaSzugpn
XrBX5eWEUsZudjWSrgZvS/hv1CQLAu5i2JUGVZ9Z0GTf3TkXalph7IPDDmlTg/T9SAzT9iOpCP9r
bOfqH2jm1Qgi5kUveHze+ppB6QItbOI4asmxmjndaW2xKlxGVShIhMoYFCujDPbNTbrqqM9iTqwf
fY0RFzQtl/gkNWyhZJ9TH+Qazo+ryzkOxxj3whAxcKe4vWG0qNRdarCerH3QRHBZ0XsIKSco+3gN
0J8Ppf7QbLhfP8YmwTAGvV9yGswk8/xQMimxOk0UrofZaRyxf1ZKuSCl08BlDaoVvgG5Ihnmq/8z
9YdZH5ZuojT0VypUzOVjFpVm7poiOEMtj8Qzm8M39b6AgfscEJd0tfX0qUq1FGvVXZBzu6QMHEzt
f0YCR4MNFUTrKJKuVkzHUjeLItYQpYpehFMMxfpoPN5iqoQqGxpxk48znfNjW2hGvb8RfTerLkwA
VbrX07sSI68HMg2kxiHXeNXMCLlGVZa5/tft6PIuGsvJG7LYmdEE50IOmUgMIz/qzxq+ennqekz1
MK0UqDox70zRcCL6c3Lsa9bd9bzo+CSnliDPltkQMX0codgFaGbF3ViB2vHDzOEN+2chL96Cmhqc
g/DPcWz/RhRLNGED9cDCsy3ynrXwdYcMqqVMYBcUa2UmwV5GXs5UZq8BjlFiANmFMdloyCnvxg+P
+D4SHWpXcuzG/XHuqFwyMY0ty+4T4KqSegC0E2+HIoaHVnbRhCgx4wFX1SSa57Hn7IUg1wdhH5K8
6LEvh91zF5DEgrt7e9Nk3bXbbUoXh+OG/LKaUvKrBGpqAMHLH//BJ+9o++0cIJqQunUs0FtsULw9
mil1MGaSKM6mebq/Gv9AbHw4UHCOfRzuYIavzF5/EIJ/gmoHI3xa+RCmLBonWAxonPJ+7LM5Dlrl
lDjg/MpXTz4p7Q8/BQ9J2uOEa3p1QG7QG/Q2OD2E2LPVObNJ8K3vUu+AlwaGAn3kYgggLmNz5Mcl
HpK4IgJGqcSnc6dfJ924xz+V1ua/XVqGUcw24Zx96h1oDRRy/JNTc+yRQ4k36ffwUWX/ca4yDNIg
1A3dkCENUVf+EQAg/YyZJWDNUE7+++++n5J+CyrK+o6o3Xn2JZrGYvOC4lC3rTSVuAhU/zEwLW+X
hfWXbnCBMmYk34tqrgUGSuUAJWoyfvjoGJyvC98Iu5Fu7NuugVLtIy/jyYpN8AJzB78rVWFaATtf
g6RX9HRv9BiM2rnYa2ctR5rv1jfsOhb6DfmbyxIOi2wCU1lDtXo0R4Vkb+KLofSi7QfwzLX/hfmG
4JzyIGm1ko6phPcb9nOp91TcT1rcemD254EZJBpsg90JbVpZsGHr+MI6ZXx63ORH92Fg8OwpVuIt
U6ju6YHcCb6Os6SY5fMwEAfzRxd76Aq3khHhJRfk3G81XTpmWUW0tD3bpslEPtMadUHcYYdNZNU7
NPsRhIczupahirBU5KVaFPO2ufgKYLagfunbx59cdWW6fclPIDqXKv2DJYX8yt6aDU4pWY8keB6T
SdUUBIrGxNCKLczJ6uOERxJXlIuDAJZl3Q9sGxTUS7w9MagijBOaOqGwpFffVGkTp4AZyAQhBInT
yQhefTz6YCRp9ZORktVtyrY7YhnRvPsijtOMb6gJB0J4U2CE+OB8jzgOR5KjGl3n+4fGwmGxh1g/
/M35PYu8L6W201Ur+Pd6Ttae7LcDovMVIRnaOOZVgFiqBQgBRLGK2w2vE5TScz85mXJoOg89wn9r
pn8Te7VfpzxgLBMkNQ6wvW1T4Rpa9eYoP2L0VUVZjgtuKqfszUbfnlMilTKD0OzZcu9E1dzbhfQV
FsWLnYRcIvqKg8O/G973V52A6ehNNJe2Ia9vDOvQlOfK21ZtXcD9U2lX98IJ/tcSqebqrbqKnM3L
QDDP0CtU1268iTKT4OIz2pHqWOX4ceEoIosfGEqq6GVpgG7YL2lPk1YoW591acNnwq7mOu2MsRBf
5Vf+R2wE5fvfLMyIAtdEtyvyB+BjA+5JUomP3ZmV3+GCQyWUhb3pNGyNjlOlnkHOJc6j5y5rNvNT
puCnH5+kENraoZ2BUgLQi0YfBRaD5OnjH1y5gqpCY7JQ5ZxKVHqlA5r+Saf5PR7v6Cm92Ta2cU7S
THZwh2MR7ItVwSSbstfM6RmboWeE+lITAKlt3s4d5RKMram6QKKXZHKHND0sg825kUDpjUCc5E4A
GRVa82MTrdsOii1wLcy3nxbKN3qDQJC018e88mIW7CfAoAjrxi7J2cIOOGLNXdK3dYwXkh+wXyKz
qb2VKVIrFrAOdsOBMa/Kz1glO1Jmtcx6kXFXyDJ+rbHVFSI3f3124xzsLIsaBdsR0swTGesrCITF
FNWiS4iZ9J+6fSUyNlQSmS6aS/XSWwi4t56CoT0cxmFHUbYWeRRgd6o+nY6dCQDUygzwA/73f0gZ
6WmnTBRRpp4Ek5/XSF3NY4DygH3lq+jZSPIrMOTugne2NcRB93/KkMqvwA2kk8QSg0Le5CI+25ZH
v9v0a2NaZ+jNs0wsWiPWP0hsDg3eeHuyKt5ljS/gMiIAIEdqF5CnG3PTP/aV/hmA++76PC1B1abn
B5wDYvKcm4TdNKiK95R7+moU/mykBpB66wC1L0+39WIktaeG3J0nogfUoA4Ptsk947qRKdUMwmhh
SY4x410GBixbODNv5Kz8zArzLA7BMGEkqmCcF8hrxdY0JxyxdxZG+PmDxlo5Lwj3lnFDBn8Il+hd
aa0YJY1Ym0XoBwYFsb5kLDPJABi5qWBVA/2rJHbueyG8OvHzpN1AdDNOfN4Nnu/bGd6pojcjnFN9
AjJPZAp27G0XVUn11m2str78bJFOuxemvYu49WTKzOmbFWj2CZ9JDviinmXyzU7mEhWK6l+CKNRw
X0A4BMuyRbnSmtZTdcPPk9hQnqMLgpvaQ8XEreWTb5NDEEeNVWG9HdAdbC3xV9l07V+FwGt1SoV1
oR0r+EiO6YsHqeYVe06299H9w2NDuDVAgC5rhB3f56E8Q9qt2CpytWdh++BWJqA/8a4/9S3/ohAk
ahDwuHfA/80kek1hy2ZrfcDOd41Ap8jHqAEnuD/5IslsPCKovOqtxQLz4E12e6DyvQEtmNdpV28s
c9Brv0ZW0FSoStR0LmYHQ3jfAVBzeMS4nk5r4HX890DpTJzQ0eR57a7rzs6mhvup4We+1TQnDZb2
ilywi45CHakFJQGudZYDLXx3e7ysp0m3Vov+5P2AaQa/x5ZNtCguBGfT/OPe7I4ic5bw/nlZ9W87
xUdqlZWAt5SCOlV7Kq3SmDhkWgoJ5gg27u7Msblkakl1h0GiAV0JicF8RQenn8dk30CZxwqBhCjD
uSddCY+npKBySLNn/t3YbRCRXc2d8Acd7HE5WDmjz2yVLzN4fx3IRMG7oFtbChKZAwlAF1qr4REv
04mkgLIdwkE+0LqDnHFru5ayhgqwfTOk3UNFsOCBFylmdAZpvWRBiiBdK2tU0Iy8g/v6xSNC980R
sk740HgZ88vcymaArTWmFo4PgSfkox3/HgAPuvfC89fuq3XHHWCpBUaXnP2fwxr3WTQ3K2GTdW9Y
GYVGYYxwQ0JBL5ieGNH5Iw97iLf9Pjfn07Hv2iKD+UuYTBkA6nwcHzb9DBQfZpPA7HcOXHI6pUGv
q3JbDTniPwH9puMEyuW7KV8WOPYcXt+sTJM0LfDsBytZlc2af4p5IpTK+tOv3jvPD7An5QjipPIm
2KnqtoemoPu+lsHA06Mqrwo22uXigrXo1BW0OSepty64JLj+YrbqpkSlmHTzyYJMGNqzXc0WaQ1L
TmWGGFzJTY5itPbUxi3b8GklvU663MLLejrTcVuVj+DGiDRnwMML3tE/lHgtUTi3PP3s6KtaLXP8
bzQIbS5ArX2kcPJC0VsMEaLtQGA93bs2C7+bVE3eL0u0SYeKPFbLSJ3hiX2mLh4P+w9x1TDmqBA4
LfZDgHYHFMRGLdaXOY8n2Ld16VvW34h0qQUu8t/6sKVCZA9FEdURr2jQtd31k/AvzGErXawfoRTU
ZFqzq9SVFQh0UJh4kVOV+nO/cD1OMZXcdi5YiG4dvxOICzr7oZDLMuugVQazgWIoQCwnG7+9KZ8P
GL8RA++ez0C/ixcpCZA8qZccEeKu4wzDF7yOEoO1K5KLxpxHqt/lYR4ZrgHLTcSVdF2nHypLFWfY
6ZO3qzOn7oncmfhgoED570BCcG/vZASWK/UjgI4K3phQS8IJiLeG1W5sjpxn4sGNPRGmL4nsgt2Z
evjyWCq/+qSGvNA7L/nbd8Ne6qU7j1YTzK05/ROH4wzpAGSqU6WiSr4ZBoqSzJXeAW6sFU8j3iJv
QvRn+thL5wqfUn8AjvnC8cEi2Ek94vFxD/VkhguAZ4S2snzEMUDVNP+GFYlg8qTXTQNKxF/90NkU
sNVSgFT0rD4l57g3an18RSB2RJexATkozSR4iGNsPqh9FBDF29ZVtMoMsXnskQNQbX5J1/LFR9J/
VxyiNb/63RRveYJ8DRfRtRbqSSv+GGszEnAa0jSeJpDpqSQQITRNBu23SBczIo3Eist1NVSWktz4
XwjaZK3BiiPxeAKqDXxu3fzBm9CkoTRlNphkQ7l5cSdq/R+fzccD0Py6w8h6CecFqtQdnY2PbntS
zszwBxCwTilou+nlNRwvVAWlZlPUSZMv/YMzy5JZGCHSIOGB81xKIHYDh+07ahUvFthShqCMVHoM
48P57lzosS9SBxmAd+BhImd8TJsIjl6QpNYTiKUyEWrQVb5hUkfmDfxJyHlOVJMb5oWDr5R43iUD
qBj66duuzoI1R292VS99It/BF5TnfxX0/T21oqQKYezn1KX31E8XyCACP0gzkVloBmzygHKsTAvk
yBB/l345tFCxarSY2yZJt/ztt1IF7mpfeWHBr04rpGC2v/4l0SFadxzCq8XRaNI4sl8u+w5rB9TU
qd1aKsb/ytfjasYej2scOnL/AyKkmp+VwScneo6zrb5LjlkIA1WZRxwp1hYY520S9Di6nKlkSpIl
olN0I1CZE6iXL2H2XtTMAoZorKkKZ8NK/DIVOCWKuc67sC6/VgyHLukuPn4hSNRcxUVCpfYNeXKP
eSlmJZIlhTcFB0Tdp8SUVyaFOOtEKZkLdp8WEkhUV2IpCVxl8In+3Od43F2bojSpkodIAzz1pLYN
zMvY5lp9S8nWR+c7ZrnaEjgSP5kn6EiM+N9LqJVjYKtXgNBnIVpcVZY8lmpqU8Mt/wt6kTKqrx12
wiTCoc8TiiD2i8LuCKzhJ1jTpvFWyjlo6neR279/mwAg8P8zx1aTuI34RdBgCU+WhxyvB6hfUbc1
IHFHhM+ekfgLk2i6aYuZT5+Ov6OyKBAOU2iBBAlAlm0mWOsE+n8Oj8FJ5Uf9WoVLbT8yk+rCEDeF
8DoQeqjWfOhv6O9uh+9+AW3Jf6jAfVHrQoWrPCc2ucX4+culWLcd006pE2ZPuTCTm0bplOciBCV6
CZ2v1AZd3NCdRwQxkpFl4vyuWjsYrE84sWxBx/ZEghjHuQQ/fwLzGC894zAvabQ0CJMSuip0xp/W
CQCHTZe4TYWbx+mZdU4shaOFFHT8m0oCKJ1LAGLtVn2YpA9JHG90UnsB+V8cVHePSCD/9K/9SEba
uWXc5AB0zM1D3RUB7d17EY1LQDZASpxT/K8vEHiPb+ovWfC8dJjMuSmHmrP8GW2BGnk4CG/X06Mb
uB1uC2ndAx1BazB4etoIloEvV6GYPSc5wFF492nOqMt5xX8zJ7Fo8Wr4HszD+Cw2SClss1ZLQpRr
dyxXhsTgwyNQw5J4v0pFQZLIL6XcCOw06q7gxBXa16iQCLyrGTEAo7VwJwcXIlHSIhMt+6J1UNFb
VrDQy6MilHIoosqv7qNR+RDtJJ3bjkJKAy+87DjZLFEGFOnnTPpwtLv+K7KgjOxjWLXI80gcZcRA
TyYwCnADLb4MmDnU5Djh6fn9TzuPdL+uTImzbEvBunOEqQAAkMg9YkNAv2MHZIF7P0IMtlh1IPzO
I8Rekd0bb9/W5aAMgzmsVPlCJgKjNj1SLNynoIyYrDXqKWfgSfBV8p4LCvQk+nTJTZBe+50U4VMG
1rFvJvO7lIL0TisWHsMleVr7LWfulT64ADd/KoRfDAho6q7hgzSNlGZgIMZ093jaTsfMJZNF/3Bd
cUQuSY0KUaN0BeRc31otzsjdwuqDaauWEz2rx3S3mbLQmUeyGnakoOJ+uLUNzhL4229zQivuh2ml
Yz233B55+ZlfCJpbuC/ZHG/P74al+PfjyWift7X0RzeDLDjkuaC/PokN/nPFQhoF9ft3qcNL5ZLE
U+uALHRWB9buDIrtng8z7KetdtcI8o/5TU9U/2bDlF3njNpbAuUIXp3v07/DIyEiif9oMpj545kv
27HHBDYoSP3I9muQbPvmzjgmlftIztlTlK/YFj+z0jJhWJ64mNqeZtJlwzb/Ds8yhQRLSteze6Ed
98an00pwUgc9RNTuztD4Ir9VpFkTlequ5k9WCvH5vKcs3sltKS2+9FZyn8P9WCE2awcNfj5GqEwz
QuaLnWzd8OtbT6lXqo3IQuDHLrJwwg2necIVHKnmKuqss3qmoIzVpVKYw75UluI50QqjFdBMzqjn
iKQ/3OgfSMKmG0pm2j/LArJ3yY/dN7bEZ8sz8LWcMUYcyYgIE7v0V/rFywizATe/8Ip1fuhxKuMF
FmXcwt/fNMOTuhxY6+6JjMpJ2EfPa3dufGlapg0cUe3H2K1HClmJCPCTwsJAnITTBn1bmCXu7ukS
Kkg1msgjn2E/A/9z0y/aGnFVqiKu4IwzCQyngFDQlx3rPLDLtVeg4J7qOB86H9GnZZKorS6YhMKQ
dkDNmg65iEBcGc5fSq2HU/+Xvw5ZggDPErUJVpgLhMgLyEGW6BajNPFoB8/dt3CYthi1PNXA2Esf
lri/d/8WdR6kCJKP6/Wm810K7QfWTs6pY5WPgkn+Gbw1oNqGT3sPZWTw/H3/IVI/RR3s1m4oOA2o
zc4b7CVzWbdzXTyMwZT1x2le/E//so5joXNmMJac2YCfxWozDIhJ1QGxGJ+J8xQgDZUZKCOEtgXM
Wb37KWIVcnyYC6RR8pFO5g7vOwcynLmkI1mcKRcASlI5EogUrlr971IF82bz03rB93rXz41KdAu5
4soQATtdCaO2iYDCvsL1El2uxG5sEui6qF98CZcIeZk7OcsvRTtwf7hucrY1ObKunqnGW+spcFJv
UHSqJ68fnXqr93qEmPK+WrOdNP0yfnP8jAdp3OCp4RgEmALfysPr7OWrfx19AjeqydSG2rm2PSXe
axIJooNPeo0iWaJkJoPqgpNq/Nsu8z7GvoZV+N7jAYqq2PI+BxYAqjIaoAr7nISQ4/OAYvzaoa7r
tYE2lnWp/yjCXeXcUYAM9JG1mapGX/m2uu5ZucapboXYz3r+nQhisEVYnns6uY1J1muM9QatysfZ
ssiW1n2VQHamA+mXcTU9sN1qXdXAfp63alDkM26DmmOHn3Ac6w8TW9XMN5ArkhaDFkYF+mTI+jPE
MUqMLfu1LIq0dTcxJgp+JYmRwe4XjMBKrsFV0rXgwN4ZKo68hUJaQG6XY0BX9loZuWkDEU6erpwG
YLKhFgf7+dAyQZe3+Q4uOSA+miYHCsm29Rv1JMa2f8AzcxGqt08sLoa5buQiPtt2goMq4BC+ZVZn
uNdKy22JJKLsQ2D+6ayuhrQ+Wljlc627JYr4dsrCToirVjtLrTar/9Sqj8n5QMSN13LRVdjo5Uuy
WINJIsHzDEaF0woD4VY0Hryd/WwVhj598XWwfwbH9FwHdlryNoSepE+Ug+N45+jxdued4N9pq8NX
AZi/cFnUPX3RmLICjPEikj6mNpHkJyQ+bRLjR/ZtzvfvPNKVTZQcwJ9NDm5Y5H/IwMXVq1nboB7L
OYUVphsCiFSCNqPtG+nuOOxhar0hz5zlIId1eiOuB/m+SGouZEa+rAhFLQhslzlfh8dJynu9w2pe
XZmAZjpCbibDloU9BptafAWEwZ3RgGmOdeVyHjZFuvHQeTW34r2nFcfE/1lJC9vVUAw80+OF3S7S
FzwhyrG9njiJ3xg0iaZsb3Amd+VrLx0OqVh8Mz/06+I5RKGwFwzweP56J8HyiVI0h6cx0D17wPaz
Z0GyMFCVtThSfkF6hdr2OtqVavTt+CcBmr0Eyg2NFYFPFfHjZFHjNQ7KGR9MkpnvNhEuaASNK0Qw
lNy/xG4ZyLe/YfrCrdkw2UBHEZUFoS2xoE2Qzug5BsHVifZN9nUK0up1cGVWMpx50IEHK5+n9JTK
uu79Z4BDrSmUgG0vSsf5mviwgork70Tf2URgLcq9dBATGOeI1wK2vEBlRfNWKct0sbBX8I4CQ7Cp
DAXN6Kq3W8PHDjc1zdijozXDe8g1V6f/bYniNqSZIXlFNSzshA9hfczc9HZhZKnFyzZXM0pHzTMR
3uWKxU3n8REDj40UAGq9Hdr+Yk2EYZANWiTOFHqddHPMdLBDPq5P3dPKidtrJOB13Gj00euR99fD
V/UN1Sa/YiQL0fgCqYJIXOErVTWu+0rM2PZDrxzYm/6puPX9aaotBrgmiDE/26cE6XpITK1hsK4K
ugSdbcfiyXzS/7FH4/9NJABegolOi+CkeWv/ZTHCZhoM9pHH2JRjP6xuwuWKupkgCpL9n4ceeuyJ
eq/+KGL+Eu1aSdSFOSBgErbM8JGiJv3mFp8oBlma4wWYTsKghgyas2cNEiKuRrP2FNTxWqprnOD8
DIiZzS3R3vUiBHoH6EWWoCfvoWkeoE7t33GFW8K50X5ZjPqoDEsrr0A0hvfJfEmJ4jdD9XUXXr3h
CM8N0Uhbc9HmchpmCKXYXeTN7bo29VwEaHtKYLCeQv70Tpo/S0+ZUPV+I0h66Lb7iRx1RS5SFWrw
IF3GWjO95grR2+RWMH9NkjyO0YwSqbjz86LIwhrt9uSoCtMVByplrRpTdKPiCdCcb9+hfBhaVrpH
AJ9+dK5muEPXpV0sOXBOCr4j26Y3elsDXD37TsSomNP5m54bYtOB2CgayTAeZdWW5A33tkjaLDNv
BkXMHHhh4hAdpR2flp9HRhd8MQ7i8AGIa4ZIlOpEK/T2hbCrzClUlfy3yhBRqrrMT+ffIbsYc+9U
908o8BUdQzLMq3Gd7OCoYFYrVtwDE/3aG+ctYEcEKCn4QiXqeWc+F/cHe3hwxs2Iwqp+k/5s7wFV
Hi9KtbXMyIa5PHcZ5IiUZsyHyA724MxpJKounxkuWjnUzLzRtz916NBnT7OLELS5YQAdii2NsJRx
5czKdGhU9ztnkdkiOgF8iepIm2qmNAIy69OLmubJJvZPdKBZIYRPT4kRne2CrnqOpeH12rsPZ8yZ
YxUAu0bbVdPivLFrVslz06plbYP7w5YZZZ4QNIWNZaHtZGPJanUqNdys/dRoGmQJNK2hKBzfSJY2
KeJZe8hskJjunNetr7nKSgU9G9pQ1VMbqGZKhtcjGNixlB7Sj+0lVDZAOIZuzunsrhkV4mhZWkXC
3RfFq5UzPI9RjwVhHfkIPJpyKqva6fYdFzJK2SI+vmaE+40HQVnBkQyUoWejs0aYrV3dQ70P/m2d
WXSp8gJFcWDTu7rlYeVpuFdkmzZxq1XI9XljZn3/4yQMvmTMUGME7sHTZ0DQAm4gWMFc30jfxYuI
kO8/iORkQ3eYsWLpzIZA3twwzUdw70d6s9c3wu6KSijElFvQyBm7HN3y2g3Qrw6tq7w5ExOz5x/Z
GImFns6w9NNXkwTSQ4lcXY22Fi1rL35kj2dYk4ZxKm9PMoLsU1yAFSeWf/3YllvK9zsiagd4AFQ3
8BeJam+KgX7Xi9jxSOTJVqcXP5+GLYu2wo51hDo0Q9eMEqJVH2Se7R1U9Vh2UHIsyGKh7Spou4gw
omjP7V9SpZWxM495m/6rW1JuC4M8+I+aruavgn9gP1xo9Yol7tKK94Ej3FAaXgdttV/riXcDwNMu
KealO2v6IwR0gMSVXalux6Trwk3F9g2fMRWRvapDdj8+n1PiYC3rqgo03pkwBpaxdCwVwdWDACDo
xbmiJZR2JvSfXv3+y2rovhW+64SiCXHfNWAs39Qw34aOk/ks41Ibu5t8fFz5vzRGRZRtKK5oXIO1
xULHKwHncrXfe2H7T09pTthWcn+PztgeS63SAal5shDX6jnnnFuj9LjTMedwNX8CZZ0fGOUKQnHE
ZtOo8qHa2WT5bxUYdbHqqeLOPMZ3RJTSAT22+YjWXW7ZddVkm+fncxlMQMaFjs7JpLTY/Rqq4SKU
JDEmGYKbROX/vD0NNQAst2TpA8mR3tQvpzAmmm7PCHO1kVeAOaIJfkxBXhfmdNBYWGGU35MjDJoo
2vvpmOYBZClz9iT78ijFuvMBxZukFYi1MT7NE3ACUbx1loDrormnl00xjJ7CA2+heXqpTYaFxoz0
/sWxpC0w7sfgUK9/yyNq+2BoUPPtIhoyB+8K79K/CPz0f8gwpCrDMUl2RVttNnoii5AIpgLwPGOz
XgyRMehLLmhfmStJfB7Jy+s3SSnLDXXQ30BlzRuUsZscIgH/A+Rg3bzwvZsB8mili1LnHJCoKJab
k5iLixuOWle+IsCPUUMf2UCgjn/bzC3gu5OoELjHbqPpprCzd/IBSuwagkCay/06a9JN/Fqbo5i0
a7o18fZ6GTMYYctYXn1NFSVDT/sr+LTOviI6+cbkMnxVDdaPOq7Qq2NsTNf/R5WzV0W2Wd0a9lXg
Nabo4l1s05Tas90t62a9ATp+Av08bRrUfeDHyJx4A9fkdT7Tbqd8ytgJjBMqglUc3G7Iq/SPeAan
IQjYni15JtrCLBlGx420yDu4t9V7d2LE4hkkkaiTpLZJen1LROYYHQQa6XIbW5pglyHGTRmSt25H
cKTSrT3ZnlrtGdgzVJLr2CNeLhApX09SNQYI988GZPy8XW4KDK9nkveQupQuyofoP2HIDO/Jq9yh
dXlcYW1TbEXNpJY6nmYD5PAiiNySYcxxVnJDkYTvCVHSmkOXEtfl0NdtkB8dDcVKfua54o36jLpR
LHacMn5iIDozOx++YxaqAydEjHsgpd2L1+qePHJJFsJXLfhkKQDpxwnEtN+apx3S7AhtIoodfknM
hcjE9XLJ568sBGvWfwokTc/iShOVGstNMZBFNK7NZJo+cLZGkhn1Ckkl7LUME8tTPH6hzzkjQ4EJ
ZrfITf1VnVIhjgPwYMdMElJwQxbNk3DdDrAUzhggsAl6E+6Y+tMeW4dIopcXHHwu+kMqnNsV0Hnj
wxN818EPJ5onDc14/+PDPv5Rk53s3jAKvUw2NJMc9Gf0nKfJeS61xxewrJXCp0FLkXo4W7MC8knr
WBGaOKUdAJ8KXZUbqZ+18oHfHf1nug+ZdTQG+IGKd8PulRURDQ/nLjN4Olo/8EtGKIszTFLGB0bO
WVcgdt8DQqGcXoUGTszK98aM+FeNlVRt2rNuFBFZwklK13+vqIqgCXZcqVmUJ7wqgjhFngMl2z8c
E/4CBppo+bKtK5VXEwVqyY1cKrqjaqoI2vVrBgjF3zIR8AbiZXWjjqZ1R011aP3AtYhF6k3+8F8T
NV8mL4BKk3oYYBF48UQkA/n86SHo5kGiP+v81jFbf2zNoK2Cb/KVQAKiiqJlLHLQJswwCpkFd8wu
XRZxwxh9li6Er05KuRHWUI1H6JiqTR9qHre+nsAt1NIgld1Un5/+3E4DC6/GOKutIUULBKFVfOlp
orUalw+PDyQ1IZK1ZQdcAqYZJu/rFGyKV4o8F3HOTdAStqB0KFsZpIkUs7W+N3fbNnkTzOR52cIp
duFZkjDJ+188BT5WsvqRa/5x/eleR70s14xaQBjwLnjxcuokdGglINwxneCS7zFhoOF8UB4gTeeL
gITrSVw+NeG8/ez+NGkevkRmQyye1Z8MuEYaK4D/e+ahA0l39kUGis8iyX+UqXNAG7J7rpi1nJzO
SxNDu+RUPug/nRf3NVvmQjaxp5ZLYCl5ySk+lp8MB27+rBIaBUWyk+O72MApQzvTBRMMw1evUwja
WSPXXJ2FSHqdCRw0m72yLkdKS5scZikySZTF96Q48lMLnMeHTpxifkfFGOUm51zYXj6HW9WlLMkk
mPHdT69Uq3je8ovWgVdUWPa+bILWbxfPxaKzlYeEjJvGiNjeVRk6kdZU50i9FJo3iIz2DXr7kc64
uPNxiRI4lZlkS7l7PBGN/xmypQtqFJYUzs+FPzgPRT2EY/ULMsbuSnWFZsnE0KnZkS5rGD2Dpu4h
Gr7DUkxiTFJ/ON5CxpQAisMmnRWW1F4Z6oVDI+jvBjIfNDzPUVKhqSV6sV03c+0LevndCJiW4twr
VNiGAblLgqx7p5uWyxRp4zuFVIdhdrflhFqOpoSrgZgrv1o6ja7cGspoAxwF379r2XjUIgTo1TWI
bz2Ty8NhplYRN+gdpo93ks4xhNa3+IqML5hbuQRsdi4umGsJkIqJAoGQVDFUpPw4feu6o9yu0GsG
P2ksILroKH6MG3B9BNC0feCv74oo0rggnKZa3m0o1u9J1h87AI+bKi2aagg4nDkuEyRMEJvvbqNp
nAlL4VQzVcWVQkzP5OXSdDbvvt/4FwI3TchiD3bVU2P1r3B1oRi6dWQgzvoE6a7l9qdbUPb9m/G4
ZRdVGkj8SrGhp0Qg/VAdS6BqZJkmO0EpVrn5Kg4gAkOfddQSMK+miUYFugTk6Nn7gkrl/HP49Yja
A+AbyrjlBPIeD4WJzeaK5RdjuKK06Q+Uzv2fyK4tNeHyOeic3Gv31HvZRntXgDkJr/fSNSlpjxzF
4sBwwddwqvzrvtPK10ZopeS1J4vH18VPtUDkuwnJgw2RPm3rAVQEdAvjuvJGguf8XdZ1ult+6S/c
ao3mthCgEfXbfrK0YbTdNoPhKI4g09or25f7HhIiWHhA0r4FbaE8ttPmazQZ/IVcHA9GF1ofTspy
uQ3SomrGe3fOljWDyWJi5qRhzOuvarmCH6YyuqgXlWuo+/irWhf+5PuKzWyvzCRkLDiqQDiCHdkK
JrI5ORB42EVxXmppLnxqIdlsaiDmUCE4Z8aEnxPUtURHpB8EMfAo/wtyoQ7D0wJaZmd2hmmcwtOC
B172JdkWLtc+nyYuw+AmKBJkm4bZOsvLLFkp1coC1Ym3U3KpoJryOPpfE8yaLZ6gwWsHeG5fBb18
cWLr10HBhdCq48JJOHHtZF8+Ta6g3i90T9oHMdqsn+jLsIFxv+MtB3D+pfhM1yDaEC+/cyCBI3ZQ
yFEaxUzNlVsORR4SKO60VM5oU5suLRSRqWJbCgQBoPGNQBtsNU0hu5qbbWMNkIwYXvtKqhVRG16x
PmsjejRVLh7+aHTICv6Wi26i7fnu0SfN3YtHhIl/wCE2tGJ9BO6JJgM9eR4Io5IIBqDbE3ylRpUT
3JuSJjonK5R3pqraMqSNlkEYIU+95H+qLi4+gImchXlBm6CfhNMWS/Gew13Zt7O7O9DgJ+qKngpL
eEs1vviqVviJZjSNYvz3R+zjei4VZXZgnKq8Yh3to60/7ZIpd8SqCrjFfPZgmO7EKBA0O6xTj+OC
n3N65TDQeW20ZnyFz1vhXbnIekJnqFdVaZ/ETVJqcCahYxMzFUBokU1bzrugdYUt5ysNMv707+MR
RDGNUkOnkBVT21Q1fovxobvqo3zXOHvnoysxNBrGL56WJuRxmSOePERESFF8zoF/t1inKIBAC4O5
Me4/YKA1MC/kstKY1FYdudUjg71ZYAXIS8ghLH7QRIhT5d9x8mjGZgVAvKjLamD8g4o5vHHU+ljs
TNHRJAy+Yk1m8T+nTRqR30Cyeyp0HJKSreF3F/t7gF+PCJOsRJ4cYKDYRe7Wt0kr1tpVTMxsNXw6
OfkpZDu1NI/1Os++VX5EeNAt3ulpkkvx66ONbNZ2uHY9N2TU7Q1zKhAyco8mb/CCFbLnjaK0D+ra
/PoTgESo4e+BDMKPkDHV5iLvH0rrJtXHD1XDn/w0RMIsd++7NzdpiGq6F2iUfcXt/fBIx39SPoCp
6y5grUgpeUF1Q+uNzhuSvFI/Lg7SOu6aOHTXi7TPfh647TQihkxweuqAoCaoyENmVLRnv6zViRCk
YMMCMmjKpmub6XpgR7615hESWuFZKUnpUM61NVKzQgj5A/1HLC5+NzRvB7lin597TphmZrsOXv1j
OhZKvZChkdqq5afjm19pV6uk1Ajq3NK6e+T09CvuS9XBNj8fnLnDcOuAS8/1FGAh31jDUppnKh9o
MQbS7nS68isIHk4VAsoUp4fIUSd/Gv/hI2pHRqte+jtVUhtcVQcU5XvSi6eWrF7tsb/vPog5k+KJ
JXpATH/zPjm+Ff33lXC47a2KWNwk+k+65k2Palul5ix13655tSvnz4i5KSd3CGA8xr8NHSEIwYTb
7h0QFPQqUOzDWdPwOfzkcjgU2WkCjUjwXCnUC39Vgt1rCVwjwWx2CINRita9WH1F5DsuIGT8lG1T
VNjJKE9cGleFUp7NbednJmTAXwz9f4r4WDEdoRbUYuQgFykG2keFuOhng/kknDxnjdLxK8UR0DUb
fRB8q0/rVRky/e2jJnj3XRBgVIQ0SbfhBNrJwuLZVn5L5VBW1y8tBGj1qkR+e7quyeOeINLN4ZYI
wkEG0Cf62kmcp98l+xP8x8Q6qTCa5M83FbVkzdfvnlPxhL2jsF6fe2DAu4vpe2XOvkbhkQvsLKpk
Ba1hn9u/Cn+38tGfvO9vdlD23t/67I94tnqHT1kvxt/o00YcgTedPKi0I7BnEq0+tKwoIEHXnDQR
6r8D77ReHZ+X6KuPBbo3lGIsvPtgb0GSBNN9g0wqp3ZGrFN74nR0X0gOzZU5rHM1F4OeOOk7+JSr
3HzLIpg/eAsw09caXxRQ/XxCYxt/lRtft2j7AsPOYF+mR4hjD2E3CXBXnXMeAGuvDu1+K6FJX6iE
cB/DJBZLHAI35e0kiyXLG+h6t+S1V1REOxieHIohENzDJSyuFVCqs7s7DmF/KlyIEonP5nvV585p
OrytpZBEWNlGvJU1hIxBikysSR2Rt/8Nw3kjHzWLVtZjQlDj8Vzt7SnguxVjbT8/3NOwx0NB91fp
unlaGrieu8kKFeu0Y18gu724cisfKHlKUGlxaUZmx1OBrp0eANWH753391UgORd+Fjw278O7bHZ4
0mNbHw8mWp+3f2Nr3TXOP1ClAvCD/DzcWspJ43sfu6N/G1Hd1jCxiBA9OXxgpwoFGsKzmXY3un5A
dm8B8JAeNBc6acxdcwWxPS37KgQlq8WxXXQQnCquQVX7qSbvZXzJi5SinFFBZw1nQNUJ6Gxdpf9U
sZcmnBuNwOC9tmc6DDTUP8J2T2wvlmEPlGniXru8DJbhC4zy+a9fFi7Ld/EHoGDSnR1oyGDgRdyK
ZvFYVvm1oXGnLjdbSBVZq1EBV4+kycxmUi72c0oJFnq3JzxJs6csCwUGxpmw2ZUoLwlcoqVG4NIj
mswPNy9JbiYL/oPj6OculuFr7N/+LhunXrH0Ds+WEa/QN5NPxuvPaIKqD2Cmam+yv22QzHaPy+Ie
Nj3BzjC+Ufv17P+MUduuIMgfMBvTkU1W3oWZAp4QXZCjj0MzysgcVlBMbZDedRHakB296ChEZUJT
MXsLOPubfuXTzoN5WnK4hgCQCu2h3qd0WDADoOHyZ0/P3MD1MWtmF1JJXHQOX426YeF7nCP0mtIF
737MZrnih7XV4+BM3JfouahwPGHKp8kUsylFMBJBWzorHFuKngf/sKnkpSpvLOZc88AIjc1Un2Qf
+YovPPsiY1HZ88sNciXrmwFvrd4aJCKMj7np6MI9sZP/zwYdN2hMbroWr5mQXgmq2EMoFArcXR/7
xpX+xfA3pkeMN3niFdgn6aRzyH7xbRtLpUclxK6b3/c7ZW9821qVfY5fEJnGvnAaawKyrtCPb/Nm
RzV12uxi3ZT+9RfbbGv99CQj7MqgKPU5WIs0Hi9khTsTg0oTXd8SGWYM7yPyPE9J8OAoOJPQiFN6
pjTDgpPVHhQOD5yeguzSwuuQm3MTTVOGT/HHR19X2jrvEoKoAjl0kRrG1ufxyGwm3X5tvS6n8ypP
7MXXG7yf3IZEhAndaIJ5wW1KYZYnNtoR/ujXlb3oQczC4buaj1ZYvheM+I5P1LWNEpUJG7DEILin
G4HJKPebwYlXirX9E1DPCbyUC5oGRj2NOHKGjLWkgjxsSs9hIX6be0oBDn1OpPZIbiqASgmMIL7h
Nw7VZCOBOu14PJTUt2QLZTEE28oV8lD3DClmiy3AHSwo+mViiN/MVIZeF7cnj1BDHFq7d44LHtA9
u5Vo8Ylj1zZDzzv2u+dGtvkwylXU57HQIDaEYXbqIAF70zif60+DwxUrHaN7+lo3MK3kKOk2YcBr
OOjo0qV6/mu9OmJVqhVCqQCukOwomNQoa/8AvIpI07OVWu8oXKicDRN3PcoCrYqsb6XTc47rlhMG
m5DBqoTYgsX8q9Bmav96ngBwYdMTBjwL1z8RNfTWXGtH9gswsWNhx99ydYy9RQpITzAl1Ao/ZkTN
wQF1Ia1BxrSDJeqFTyL6pA+lGbZgJsMde5qobX0bT3BCbQOS2FxQ+TbpfIfK5z1oSCbpBMto7UgN
Hma/gXsojA+E07kbuDw6YnitbxbGZJ34Y7pATk0MiGZQ1EIfN2VSUmxnNTeiz9Ru6DmNPmTlvj8j
CRQrk8iWHze9seFtOAQRuY5XPG1u9weYQYr+/QHvhnPRGJMSIdlztOckHguE6RWwUmM/wieAujYP
a+mL9PuyazlW7LqbL/7KQCkHphWXSeDc9yjmxnzipp0jk+/xhZDGHeJ9Os8CC0Sihjso+UjXLyli
DcdRQsshhjpNqddHgoPe/917KJJxpdeE/704jZUX/CHd1y4j5AY0E67LGyN3uRFbcIOwoSEZAep5
iHek1CFKTs8S6SYVtm2UKGazO+DS9PQS+qWcbRxlBP0xiBlnGh8MObxaoHk30nJrl21RvxykfOct
QE+xpq90ib254RQRgwCWHVldUvgyyJD6P5Hu35ApCkwgZmAR2UDsaWj7J7LK4r7+nTkGAx1m4HXG
LEkeMRg5jlfEyb0EFMMt4GfacLI4ybLEuAFV9/DXENHgE4OXFgNZKox0oeG+VKYQ6bt96AiaQhRK
fAgGv4CfIfPO2X049fBt4rXIykHyigFchNkEFVKLJXRWJz4sVe57TD26eFWHX0Sr3s+oX7autqsw
niePdsgS/WnQ9N7PrPD2NRrRV4ZPCwgJCwXwKiayDE32sKfPca28981HndyM3mQg+qdMbEBrSAgJ
WADx1UmUZl3auJGs6hKNQK6h6ZbXLw1b8SXOdFgq12BINvhjPfx+nvEL6TyWbRThnrrJnA/g9XAy
ElNZLVkFfPpoO6EfW7BbF9+7t8+GvkVAPr5OBg1y/JPHAY/DtTmc3CU1vRR/N+2yQpbRxgRKVM8A
O+m3HdzkjejVHPgbA+FAEkiiJwOkHl3VKJurYhCdiBhpXsEDwAJwKeYNbJNrU1Aa0HE+roCrSPNj
0gtPPcq2BPA1JKfK5CyVb/Op90zBuHtwc7wvjiAFIGqkKiOSZWMOmgZn6Lz+u261bbckts26whd8
sx3LcPCKjqQWTWoheJkIbvG/a61b/wjsrZ09z+p4TZgX+NGyUwGgk7cfZmIi5hcimkJBV8m1WiAS
kYFuIlz7LUP4ZjCc6AN0D4m/bUW5ZlAbhEwD7FfgqZ7V8z3acOUNjSsUkFi6MjtjyeTWLT1iesjx
LpET01b9+BKmI/qClo/SrYlTIcfOIcjx4nNd0gBgB948a4RRSwutibbxOj+mpk1PqTc1x13+U+0G
/Bw3P6rreeq6rFKk3+/o7HpCAdcJDAETkKeAUHH3tXn10QJta+kVTLYBe34adQadUndpfdCFgsev
STdb5/EjO9hzr5ttgKN30+HXaz73EJr77ozUMMjS+XA+9heMzAvdgvt1xDbJWrk6tJwSNTPOlHtt
f1oeTjs/C922hU1fKUdepOMak4GYEgIo5RFOhP9xT3ABnP056kmCdHUXLAcHV83j/UXfgzpKWEs8
VU42zinC1b+6xFlqU0glVQdQIfcXJJTRVSdSQOSUsIU12e0xxlelXWnE0AudAg+7iZwXfQJH7MMe
bE9qEC0edCa9J1ENJ5tQWDruAOXIuUsHyskIL48tFO8VpyOQltgFW2mN8JTm/660Vrk4cP/jsQCG
xjhmash7aHiCRYqqKGbOUBcWvNSgouEe06dKh57/ik735110TDaOWZLNIO9f2a6pnyROVGV1wGcz
M6gpNf02a/T0rzExhHtcvtAEvLkH9hMo2IVK9jgatEuHi/6EjFuqN6gS6jfsoR4hs6fwYz1cNluM
FdhH3pWWt7nfK8HbrtH5TPSSGb/bcrYKPeeXLne1A4+tNZeU43mGAISrQsHTsFKzmSP3IoLgP2HG
ajb8Dq7QPoC8mQhJrTGHVqnkHNVOBYxX1F02Vt/ltg3U9+byGVUPDIn3sDl8V+5uPZpqt6l0hHX/
YMKe8y8wfEaGC/RX0JVn+to2UILW6vwFu6ZekAx9vY52c/hlFmkJdbSf+g3eaqz8bcQn+zXHXDm+
i7GNZSU3575b6URLi0DfUX/f5boqo5MnOxWVY3WPLCKz2ePSsCIawCGUNWBfN9cl/FJ9yoj4YI6o
xdlddP6qsbge+3QBKL7z+xeOJTbslaFULHfFQiic/etB38Pb5RbnrA4tsp7S3WEdvI1OcskDfeHz
e/V+sNhH4Xv5uH6IFEYJXN1fADhiCL/GAw+qqkpZkUlZVGC5CPmMhSFcn/WjGuNzSG6DSiAJ6AJj
TGNtOOIy5a3EN5I1cYNqrwq/f7ti2aOClsrYfC8SE9/Tvis/zES3y0DuVpY1NoBx4QHR/RhgRimG
cefBUqN8mLceufPFSLr8wAAfsj+v7hDIZ6tXMZ7yDsVyOUHAfWl9w/ZkISDFETU0Mb0+0U4XgRJ4
dvchY9xSWVq3tG3hXwnce1aY+w6xowtLjfwQtDY2FuYpDr/YjYlKT0w4h/s2JTFLVZWoqlGoxS1n
wCv90ajTzGv2w7Q4fZKKKjq4hjqrPUdTGBbn6z8aAOQaFtU0iZudKzFOvqRTQUYa4V3nW4hijbHb
QKbvCqvZy6rIe41tQPu/qHMKFvpolA9XuyM3BX0GWD562gaU4uvQ8xzcrcPFvoBPfIhIW4hdJlWt
RtUE2M0zOJuvxa2hMyzLNPHdhdOIRBptZLsPTkuXJgd53oZdK2gCEw78u40mYz2Jf8aNeFl0QdHL
Zep7dG+K83UtyNVaPJgxdEw5oHlnLbOgP5JoC2BcDphMosaf4x7sAapbu0OV141EOrxDm8HhHxBE
iBlhZAIU3pRn79b9hMBSAtSwHKYOLGj1r8sfsnB3ByR4BZzvjCJIH59jvaMI2lyQ1Qo9o4xEjIBe
ZDlMXpbthx2zwAldZ0mMeMNmxoplOgjZvCDtMqVbN6whdhNFH5G9DXLrR1tgP3R6bTKlGiU7Gy4K
7OU4KLKkfhiHacF2ld1suDLpp2Kt5gBdOfJXnZciruIBvYJD8MmEAXkNC0CVSqhtd5PEsm7jUpSx
C32LViT0nZFZgSjRobrWo2JLuJeKDB3t3CqJJHWdGIPEyDEqyCsFnyTo1Ym7X4ZwTHeziD1BBFuX
5SErCKqYwMJwZbvZaFBSWVBMAjI8s+q+x8zgJrdeZ54oW0/Nw+ZaLr7NFL64Shh2EFdGi1mi+Yfl
8K2l3vrDtw6jPEArmt9SgWSf0LN6/8jiLoFtq8OMn9ZBrH6mcstmWlhtdtV0HLMJ5525G9dHq3C3
XOzNg6t6aLdPZksd5TA9fkZbQCaz1aeSih+8aJX1YXj50AVyUBeza0w8RbYkVPcEfGr8M6UJD+Xn
RjQk/y1o/i856f1efAxGuUa0zEf18GKbxX58XalyFkE+RyUaeBC/bLtlRqSIqRk6K/XnMvJcjHqG
Q3Lu22u3Hl0OxBNIQ0WY/rTQl0LEtMBdam9XYp/vHNsloiU5fXMsVk7gxzlemT6HC+pu6KHx7Uyl
HvifWq+B+kW391c4vO06pvzLW9LI2PjhX4jjJKfyehAS0wUt9p6QSF/HOaIdo2NfquyTDpb6X75z
JGcUOMDvgWJsWb2IykpRYoVLWti1l5nw0usqP5Gc7i0hkQbgoD5uUc4vKp9jqXbIsll37B+vaWAo
jdhiONkHb7N/PeOkeBc5JtFZvzMK2wHAjT5lJJ4loXwDiERcGCx6M9U/qK3aUeF8Rk3KVxUNn+/C
Ylt4WYP8Gqpf2M0BpPl1ec8tpM7XtZ6hek5XIlXwMeFjLGOnzJtNsajFKBX8f7wx+cphgGUsolnU
xFXMvFqHCjXLFek3PuhcvtDeOK3VLurVK73iGgPJFA0j2S+tu8VQPrBCzenVRlFkdPgniGBnOGU9
4DIeGpogsJg1dFo6khWKJP5y0Rzu+I3MN66wSMuDdTiXx7740PZCyGJxcOkbTZJRAaQ1QSm4tnNs
g8Rx3OwQG5KbJ1pwUJ5lfJBleSYvChtGhPBWWVjW7Ak74xdnpj+QanQ9BrxRVWbPg6MzMo2VmhU/
GRrDGrc01oxr0I5NJ+hJVgB++xzE44Y9maJkGjPfwQ4tpG6RotUnFTPBXFu8ku0zzrrA1rzn+bws
ww/WD5slisg/JTXzfBncnWPP2L6EBS27vjzclIzZaZWbe/ZwoBjcQx/aJZfynpWfJ79wErrWaD0x
xEhWVrz7OOFyNt34bLPaLybAkirfaGHF8+x/sEla2jJJWqWrvvfjaI7fwCzdpBL8zCyP6yhcvaYi
Lmbnz9gXb+bMDoTefKvqB7CgIxL4zPUjEuu6gvK3qfW7Tq4q22haEcCDMWujhyA+CXuVCBomidZz
DAAGR8KxQQZqHsem5H2ryUPHP6zwaeHAK+LQaU7+/mPzru/CZwJnPlmk/9zqegWnOBcuo79KJhkB
YmJaxev64BB/wt0bAMU5Lg8GJ5iO5MbmijVe8CkRL/HTrWX/6fEzmQqm8Yw4NDsE213qXJAzTAAZ
wsUI5VbTDLt/7r85TRE8mHx1xCxmk0aY8Utc2z7yxvbwwvKdms34/XzBKxLXb9MLgGaaCmGQPCsh
uMXJvFeNxz9f5FYb3I6tKounTYsfzel/fpqh6WN2Nv6poMKgjmJMdpoFxn9F9CPxHCbN0IAXSR1u
n0s8OJTw460BBaucpO0Q5e0i8MPhb0YlHWiYwWUMrJC7IPYhNZYBh0SzXWu8USqM1ABnA1+D46AL
OzjoT6OWndgahZkqbtjuWar+xVeOVoRS9dp1AWlb7JK5CezR3B2FT1v/SRnb0HJmnuSTovrVb55y
oYQ0iqhLt9jJ2zCJaMMftX/lq7TWXsMEnDaLLFnnuTlfD9KKWjwN7IMQ38LIfYV5BuiHOvhHbacY
cZujY/pler/n7O1DWFSeanEtzxheZMLzfRw0uUT6HO0uinTiUnLo1uPSN6bElwTfDL0GuKATd4NR
RzNnD78DCEohDtfMTR4qsemjLwosCt0sWV6SS2FcY4PQSRr2+/ms16LWQxb3SciEe0yhe9CxoYsj
REkVyCYOQBLv13yWzUknnaA2RLLL2KeRWXgBWM5OkllzhTu6XETca1lsRW2a+VkopD2RZCYkHva9
jK71ww+L8sm0JRngLP5sGYFAkuY8HDkRpjanaDKGKLoQR1LeoPFi5AzHgWJEH0F9KiMvyD0jKhJ/
X4sorrCU1oRLEiEnWewqjNmk4lYJLfRX3Qow/e9JnC6M1zEyBCRUyfF/tqBDWI16+t7OMEMlAXE6
GxZ8GdN8j7CdVSKdFihXIRDVeucHq8rcl1fjkOz+BpI1EKqDHvfFNkGhZPtRAkW25tCAzUjFRVDE
OKknHgH/vec0EORSJrDcEggDGXvBs9Dof11UgGrKk4pR6OPZHP4a1lRTKQt9uZ13pyt/AzOmtfco
LXAz08PKoe+mhQzD+diaFTxPlNGiKsMXScVicpMICyn5Rpk1+oZBVHX+s+qetAg/gWW6vSvodno1
Ezs0txhoGcrWTze/JTzqrwSmZAw0wVmtM0vtQKs/cOUFIcUUyEO7eYdw6x4/PGNrWIOVxzwnZO4l
Pv0wZY5P7HhOg9thsfmGq9pKMAexSCcKUeIvAhtsLigvDammI9MIxyf8ahB48ui7DSpr+wXS1q6a
ncYwOeR6YYHmN5q8jjtZRazeVkyssZu1U8mfPD5EH1xVNAAYkjgq649CmTHfJIeA13MC+Qtma3BN
l/kY6rTUtScvTZXyHKg79wNR4Mun+1z7qgCMG2hntoYtCpuPKWe6VjXaCdW+qYBYtyaT6MMaoto6
HY6OCmlPzp/aEREhwjO975Xb2J5LKS0N6YTKopzSVIpYH6Gg0oJ1GIfKbBLLwuKW5hN3QYCSVJgc
Jpm9vUIpBh6IGcaxz/IKoLnmNdNxCseQkjrRgAIi/RhpDONlq7zjBsjFgOrOCnPdDQA8dF4g3KMX
t9G+u9gj2PUzrl4Sx/Aaeob33zqnxUeabF+2NmaYraPUba/TxS8AIXBMJ+6T1sKLLhKSWqmGa0K7
7jmrKYKE8zmVq3/2FErEwWJyNbwYRSBZz3/ji0rAN29O1zm1FYz3MMN+BU2cmjkC3Wc/1JX+C936
4FjkU/MIHnOYZMJr8lbcCBNFoGyqVEZC3sF7oxksABut0EMrjPSSWW9cUqIFpeBAKWTfzO134t8c
fMPs5lAef/w77QhodWDDIyy9rvQxRwKksm1MlLsCZyifu9M0Q5lLjcB4tV79+s++IoU0xO6xGoyb
ifvD6Z/waTtZW0MNtkWz5YofACeJm/nsNypGDSqMB3XHA8KPIWqY4gtP3wtPF5NcBrm7SNVGB03K
QNgLLcJWdkwRBDcDye8hA6A133J2K/MG71edaoqHMjMxTWeNaLP9PuXJT0x4eGEg7BTZOp04nFiV
Z2NJtR0Vkpix8DhMT5+WM1kjeuipeXv7ngubtV/gED7WeAZ8mJ25pN1tnXho7ZW1KPk4u4bAdlTM
UroBU1nKS06j7GSHCnmH4Z6Zh59timxmAl/FtLQF2WCF3qJneeG9tZW8+V3nRxM6HNtO0A5Z/+Ew
/sed+VsRJV4N7hpbdM8XGA/k9gJo+qCDjMGukfjMfXvGgJdnHoPrXr4v53zeU9xlr4KtY8I+pRa8
Zc8MerSL4Dr8oGIe/CpwdXC4MPLJlszX2bbZTOlbmiOgGSMfIhlofpXzObj6ohhYedjEqkpF2J8c
1OT4XqAG81eLYmsV0Cnn4VcAc2ZDuAQN0QrE5ANDYsu3G4WeOCrEgRqFBfxLLAc3yVFULD8suIEg
gOnRxd0LQdzPik4IfEB9BYPIbP6tktXF9nqEWt79fOlTWRBcY/c1pk9s186gXmNpSJpHqZ/WiXdf
POLm4QFJVd/DFfvT5zVNgAZ2Pzc7TnDhSNZRo8c53ReCOPUXYp//c2i2E/nj3vGyrZtk/RlAVLwI
Uf8X5ksh/oMFJ1QVOyACQmQ3dXcgYgNO3cT5ZVRhhNOs7Qj+/tZm87ooyA1GFcFR4yq+gPFiAex0
g41Ou82VVxMl8bnkLXZ8/NeDohtX7vmxeD/pDGcYc1e+Qq8iDfEDOLBkyP87jKWCo80NMIVB9+c8
EN5zlHUvipzjvYuxm2IUX3d3jJW8CC+f+70ubEVtmStYEhFodpI6sCoCMhldhsTDAQWEb+s/mwgw
6s4g1rctheCJblUGuE63SOGDef2kguaQvNnH5e67sqGHCO71dit8OmUq9BAJ+b2jl9f+YigVTaU7
PkMu8UTVQw0oFhsSdOGe3mIZw9GnESw/z6kuwZtVjwUfqXlwv62XRJPZfoU+Zvi3g2aHYfvYL802
bhFRUSpEiQqFhpV+1jAI5crPxjCVpVh2flcVBDALw3rcUuD2zKUgNsuBm3UO8oBkRS26g0B1M1cP
ptQpFiXwFamsebTNp++JodEeAyQ2OQ/s9yR1MidmZuGNNS7ugwhZtrp8nNeV+DCiqG3ALwVfQsO1
9uba6DYOkdjPf0fyM5o8LNyYNgGvO1ngFvJVZrXRjzV+s+di5cdpf4MGrfqHHrH1GfOp27aXCXZ8
0IJwvfGpjXlqqY10sys5JZru/OGS2IXqPLW9YxtEMtgt2swhJNQULZGx9QZR/oSTkZ6a0yJ5DZbk
vEYzl5kt8znIO5Nub6qnIzhI8Nm3FpiAryySx6mw4dE29QGNyJIVOTCAYA2VH93eBDxnmu7eSKVW
zwoJpxjm53oruy7euSr+m4YzQEj2K8+uwtdX3fU4oQ6iVEsIQNYYfubNnCe1Kgj6kUnQIkTE4AnF
VzSkBdJkQ02RqCz+V/AJOFV6FXKYUrz7NU5/CbPcFL9d5ZDW5SxRMsOjgf12uyVZ/K9T3MDrb9So
MgR45pyTnf1R8SU2F7eRIABDmxk2mTC764Qt4ZFSbbZ6YGxkGsAhSVYe+1lqsanr8npnjFunuaJ5
Ih17ae3U+0bqiKcGbF/97yuttNwTDPdPc8IcC4z4Nm0FhY2BcX3VLbjQcjEawxrKyxkRwCmRTKKa
Oa9FwImjMe7d+QCHF6X59RkgV6Vf91mK3BDP8ArBRBGReLmDPB6GR5cYXdM70/hiaYgmqqEr6E5R
OtOFnYSLKkZHaOfyBSclCWpesPOuIqj/U1ksoGhUHWUeub2HZpBtrJgDuaRUsTe8CsxyFdRgp+MG
ArB0Hv4tcGcdAo730Z/VdhknIo3HsTTPFUIkQyjFVgSP5gSi4j8b6bYWYtkzWnaIjmfNeqxOYwcC
TvYzbGtsfy2gxw0EM9+aYoDdUzjV0ReOPlOemBYxywiI5TxR0gt9qyc2CesmRFBiShiXSU8jRfmm
dUpi4kaGeog+f1Q9MnBAOk7u6lxub1HsCZR2/dbw3naTRBelOlN3bngUzbWiTX2P4/tgNYgx5WaG
jYAPFah7o0bqa5k5rktFFDzJA65qBcJHPCrD/N/5aICSYunjeapiyT4jI93BXWIg7gDqKQH5K2x1
MoCg7XFy/83NE99mCS1LFfjV382yJJHOognO1xDlBt9y1ZcluZqYEHd/5GPUj6jxS5XSzOlEAKPR
lFQ+6Fwfv0BgDj8goz//Ks/shj140SK+XC4PhTHjEZAgg9ACoqMddPpQbtmp1w+0b/Ncey5+nGhy
tg0f2qVNzrjPUM2gABdOjJ6wgekiFJ/1QMYeojKSfS0Ib6klvwOZJkoaYMYVQGmWoaZgrN8rlaI4
K1lr3+w6s+QOSiFNToGjp/Z3Wmhqo+5cM0+pu1YSFw5DKi+CadG3vNpUh2AYBLaIJqcB75adH/1Z
gqaifT/v2XYVpvAZ5++N53fRHnXI+O8cxo+fODjeUKia4/B+TFuB5mhZ7uQ8xBsq6O3C5HpC768L
wT3I00E9XzbL7sfWXClM4LduSVhIQK1ayrxFw2ROfn/ajSET3JotkgWdI1+PipDhQHJSdZiHpfvq
wzM20EM+lNhG/5I7WYabNhWeB87Z3qUmPQZ+W6fjJjjdoUihcNxifNIGDN2KxkegCB/ftMVUQg4E
FAK5YuENLni4ndrdMgIl7u72/g/2HXYqgq9Pf3CSPqhLq3Q7g8wCzlo23XR5jVfZ4pAGjBXKzdy9
fuZMoFZ6Xnsy6bbXm+GJuA296qgk4E2vBzr1C5tNbLn6h4/gBAPXaJgh5K+g0dns4WkOlsrXaX5b
oufhKYiw9jPHtLqfKDK3a4o+X9EaRz1QTAjm+igzK0LwA45YHf5DJyoPDWLiRVip2q2UbjmCFMbZ
3dO3zYPD6XA7XBGHrRbGw3+JAokdVQ/ZFy/3ahaJNxI9JK7AXkA4cjTE1Q7ibuUFbNSajGLVSe5q
vJeCt1HABLjCkCWokfzIoG4n9Hvh5b7pDagvsXutugpP+EwAQQWilYILrmcbrmhk178+v6Zxh152
0EIv36IV54/XKivJAoaq62EyVBWK8SBPaP62QKoHV1E8ukDYmeJPD7ihcABQkwHkGba4G7Z2c0Hm
Om/zosLN2bGzSkfI2X2MyVzPgVgzA/GWJXHvdThkrwFPnfNbCShkVuVu7NY6rIOu+OqiyC0e6PiC
U/i5Ob8X12m+hYd4hIbJ8uz7IEHps4C06y1PaYmMOEE0tkzIeLx0WXj2uQwSfSaF2DiGcqYCUV9f
0qGtnyKcgJ8iP/h0dAkpMXDtd4ffk05hSCl6FFnBZqWvtocoiDcj2l+vFRmcQbsRIUIF1tV9eWvf
qhsO05TDyqIarH5c3m37GGxpm7IntEMiyEs/jDQM+oRw1oMJ4vHZmOztl1s2J5pkvgbyTN+Xjzay
kHHaeoLAkzMBnOa+TV6Zgn/k7VGd3fclmf2Nw7yFs5AQQ9DTChFEoSMax0gr2ZXK9pP4FHKui/e/
9S0dvuyLBz6YC/a3xv7qTbGUiS5Q/lboX6s1Mt2LW81whu4FZ6S1EY9lwup/I2KzaBoHeVNsd6M0
X6r3PEYAxO7MWa6ufxL+suzlBMwxMQCznwGGEWOsyhlXumyaxAlozaAVOmzM3qA86IzDZHG0gxOC
kbDewFZfahSoJ5RAbU8jxEz5lWmV6BANbXYgprFg2rM/HY0RcWersezFVEgDRCMj1bvmNxX/c7NR
tJWuASZ5MqqHYtxqv0EOgNkJTcClQjNjPLPormcXMm8sqXOa5xkBduEpq1ymNhaMEN74IlefuWlF
mdzObeYiWS8T86oxdKGSKyFYd8FnZCa4D/ChRPUxXp2B9gmpxn26JG4tTTs3qo5KSLrzngDQ7WXk
vlTCpOtbOflCzOlwSpm2972G8MglFGHpzmCtVCfq/C7TYBbNyIh4vqjmMRBXGeZFO2Q5TM6TR2X3
yP3VJHxDTvIlnDQfP71WPyRhmXIZ1dm80GGtbaKEi9zTcNsGnYV2gSCQmTWcE8DLOG6pzNCu6KDT
1unJ74fm+kAPMu0XawRlvcuySlJvl3hXbOSEJ2M/w8fK07Pr3stmp1b3ZGeLZi80Z8v0ADeohgxb
x+uMBG+Qv9nCNjO+YLDsNzhCLcoRcbWEqDws6nmhAp/mH/FJL6rt5cMTJ1fw+K6func7KQabJONy
4VEFlmNSUt3WqLcDcb60j/ky8GrtHh8rwGz9wjc+70B6ZQdqfm/dmooV4NSpiCm4UxPwBTw5N8N+
U0wYwPM0aEA2dJxuveYwrTv2priXr/lVtsLkTxuQajpDtONZTd2RrOZDfAchpEulFvP9BM1VSzpR
pwPPN57keQ5dKRToLKMaHq623mWlV0fzbCKzXWUCVlbEPFJUop7TVuFb5zNJRFra2Q2WoQKtOzG3
FlhQ9v5At+wxwMLJsJalfby3M0fgyRBec9rppmlGqdmfVI9WrePtA/AzSBMGBWNDcfOc2XJGvZ/3
qGtjoRapSJnsLf9ZwYuRinm14lP1egAEi273ADxBv2pyATmiPEIORLyGeUEC34pL2KjsVv6bZQ9V
9qwgn/Uo3QVCqdMUFPwxjR0TNgeFmwlpVW4QgmgxpfsaqIjxQPfuExipMkV+SjDIiRaSccoMroi6
ZBg4YhaRlYvZsO8xt9GU8R/7dbYr5ONy+F5cQRya1yl8hWs780eSE9KJbQUm8FQDhraio/4pjkTP
JBX88Lgt8HQN29jhGwYgdQJ0VGT7BQdUUjEcG2/4VnxfnFL/pzTgbuYKtNBmbM7Zcur2RfYhXc2l
A1rW/c+yZtwYNXcD2viItFOSr+v9nsWIjabhKEEPd4nP4AJc8U4CDShXtN7F6nuvpZvmcJ3FSNJ5
URM2FK67gfHb11g98/kZ3PguI+KWQWRzQ5f2F9mRCQwkSXxshznsAETpuUGRcszlXjMSd+kY8wxJ
jMNIadKYu7DmrI195L6nV1DmpnV42zcQxlr6rVmDVSNJQT1U4Tj9gBfyN+Pz+GNyL1Uo90Qx3Yvf
rweCI10QFvDkgO04IrJgoLRF+DqJFQ+FeREU0wRlZVbtxR+OZS67yEezzPL9hhrStPZO7eqA4sSv
jYdVrcX+t0NFEvWJ28NKA6hT7su5IP9KeFOa904rgJ8uUlEIm+twdwDVUWwEAbaUhskgBR0TbLKS
OYr69xiYFrxQnxgszo27bSOZby4G+oWMBsg7DpoWcpl0M5W1tPGleP2+fHY3CJievi4Gpe+7o6Qh
YJrp678SgkQ4Xcsvss9U42pAMhpFm/oOosUS+E19T67Q6wow3zddJXzuztw/xMRe/3ETxffB8boR
uZeC8YwJqxVO+D5mt1BOzszMDMMLQq/YBHug3KpLDrBG44BL+64MRAiIUHhZIIuOoaWlDQLkUP6w
vCJgDaNZgVOPyolmWRgBpTTZRQt+mxEbuhkoyQWYF6WYTA/A7Qd4iOyTahYAYIKxdcYyfdJ4xVae
DP1frcWJm6TU2ivJYoi923SV/VK6ehXxyCCd4KQxd/wAje0e8cwKtXNpuOCtvEaWycEjnubTRffc
DehwFDvvNM8HbFecq5GrprBeHTbJaRLVPI44hpiub31HdpLoUdRthYC3DpQ1TXt9z/XbHJ9ml3sS
15XS1xLmdD1LAvs/9xpwTQqMrKUyZg+PhHYu+vgoXTRtJsSUOD0k5PkszB5djV+q6cQxn7/wcncd
R6wwVlMrl6YQprPZbsn9WAIZnL1iOo0naXpoWrt983Z+r3FwqNZwFka3lfybFNcGvWsCi3IFZV51
La+DJXIvXwKxUK8eCIcfUld8G/iIggTuPLz4VVIzrBjZ5YYsMw21eUTFcvQYg8jBHknhRtqHXzKQ
pqJO0hY6N4aE8+5GZectAHB7HuHMaYT4AohutHSFlvAfGYNnYByqeSNNqS4VKeKqbqdWFixL32/g
eM67QXFwbsdoD22LtGCprDHcps6YhFbiDtaYZ7BxHbmLTGLiO7oRiKos3uaVkXrmZ6O1IwhjYl0W
ViyrIOHc3OW3pHW6bUgv5u/QCtalj4hGMf0pmqLUde/O0+93KI7jHEFTPPe1qJ8Xr4Db6ezcpG15
wkXfnpy91+EAeypoZT8RkzXU27L5GlQ1WT7nRRRTlZUWml6uEx8f5wfACEf63Dnfzc1SNbiXOdAW
Qmv5B4MmFGBnWYBjVvpz/t3IwK9sT5hHNI94kZxvVehpudnanl5lc6BpR2iukqyumMH/o3/D1+3A
vCvxHGJSGu2Witb+taJdXo0YlCjTpuEAUDnbeAOf63AGX4ls+PPizYAr6AyXmeQ4QYSxcsUXQ0Er
W/G0Nodd3ACC8ylyqjdELobaJPAFJobraCUODSlsxcjYnrUPCMM5cIuFBFEfJw0NNw2XCiJCNQjc
4l82u2PmHcAIfyJ/G0xD8TcLDUw2OJGgmaqMvGSfh3Pdn/o4sHUbvBkVCe18t04Rv1QOKhUTnSMH
n3nF1xVBf3YRIZqvy94+MEs8zrWhsJBf/JgjFexeimCNMqh8C5+CXiXV532Qj7B6zmaOIiehbDVY
MrbhzXYSbc/I87Z+vpWssQ58DmT095zMntrTfUT22bjRB2SZxQcJl+Ahqwr6SEaE3JWjb4cJ36aa
UGMrnQ4beei9sKn7EUjur1nrn/5RDE2DSQdrj2/NzmzmzXQBiky+M0slPwFNLQQ28jszDAAuMB3o
7JkEjPmJijT51WQC3W1LN87hsimGlQno1TCA3uNWX6OZ1poRlXuT/7Vbrj55KZZBkofB5kFFWqkj
W9YZgLwM4Z/KB0VhXX7IC0591IeZCnGiO/O5rDenMmNAW4tcoAWA5BX5jVOuWMmaVPenFh76BBSS
ZATLZmzz29YMTQT43o2t3SUqSdKD/7sz+zoJ/b3U/nqPKLvtA3eT2+ARlD67i8MD1bhUmMa2sbT1
7Kf1ymKOAZ/nYOrwNWpNyPVdJrVkHjZZ0fcZGoHQnCcfNygI7AOyQk5flCfslXIl9RrdVWrgjqpP
2Vf5aunJ3qmAUfiWJ83Ajd2h21CQOUpbyqOV+pT4UOBLPuWgH5zJFoGt6uQOEz5Lu+qlwv+lGAyM
OagJnd9ZYPc2bj7667f6hR5f8YaLdr6/qgcjgGud14xpBnCJOIsPCn6GdmyqSom7DcKU0j3zKKw6
k0ZWh2qLSdOEvI45HkQL+TFVfG223V0Zr62AB7Y38L6v4gEFf434kLW2monRS/rNNZ5YieNYWuxQ
jPt3ao9uHhwe+zn8bFBqMe4G4WkMXTlqNwQ/RPs0Qi263nzI3M9YXtTj9rc62djjCFgELA0skmRF
0TqPIsMe5TEctjraiEgnr5MW18kSdJ4F9MPIvXOJkt5gLHj4iVKZq8iV0Q65rnGCgI9scn4X8tEx
E2Hp3jNuC9+kiBscrwxmcvgrUuuhqdayHrMsA7/LL6T0xQxD16OohXd0L+1dPVVV/FeH9zXx00RK
0A4vHZHU9ZDgyT+aX2l3wmp0GzGeIFtbd3A0O4wxRY463ZyNnvdya1OELDzpgduxTCJoSoKkZ7jq
IuGS8+3CFLFaRshA+0B0lYiyS5RUXcpVFixDYsbnBnRuY1NpMkfvOM37umzrIT3ZNqq3F/WUymai
n+UbufIkx5NG7Ldh3ePxVjziWt6dg0uHIfI8JDUQAxs5OWDUQn2TpgMgA+woPIwxnzYllXsUDOlx
ujduEGpJ3BqMG194BAGQSqnjQmvTiUVyRiJ9iGnH3AL1NErS/t9L16XV4uCKQslpULHKhdyf2hIe
9bRap+M3oADzh6IdfdSc5J0QClXVbvQmyf5VFGKuhdVyiZlyjkTAkYxXKCnUAbhmih8a3f7797G0
pxlhIa4tOZWXl8wboM2Ksp/QptHBKop8JrDpowV6rNYwowbtRIAKPELfT6yY5KW66eK4ofRlUGPe
jSwj8k0zzxfF5QdoTA9i9JSwMMHnWsCSryztmD5qGXzsO45MOR/cfqJJqpyFzI2rK/nYWPCB2tfs
ewyrRzf35o9ODLzCNLDRN9k0tSG/unwo3KXTCNB/0Hbtsivow433OkJJMJwS4WEpMFA67aUz7scd
nRJW+PEySLqgKHK8L7MT9iTXL+ao9RJkspbENrstkcgBWzWlt6FpLOAmtIIaW4w7vpTF2ILhTwMk
8nqqNMD5eflcwffb3AtExFI2+DZ6/YGPk2UvZqimI6G3WTo2UujRSl3xCfrNzE/Z2TQ/g/Sus5RD
A9Q+xjLoxuhbVJeRFo+yE40rkdLwwOFS3ozZGhMu3VnBpLs66ZCvQlgyB2JC9fVJmGeWKJQa6q/b
1gi9jefsaZASZhLaDTyDsF41ZaCwAKG9/G8/T6Cg+5HKnU5TLccxTPr/PmO/aYzSZkACsgJbDvrj
i4YK33okLmvzF1peha6IE3Hr3OLgouk1N6UsSXlzq+a9ShRhuI3LQwO1JdOLfoNw3aKgEkUZbyz4
f3GfFPAbKcNYiOM9zjqjqq55uoUQuwDsaWm5IH7aByMi4sD9UFFX+RsE1uZTKdaCjZRQ8XPJq2Ys
aK/2rLYg9d3PfRP/5eyO45LJD5iQZbrn9CoP9Ol/wYTXymAWb5oV/XmYRsQkvEnzkCMkmXgCF1Dc
rIjmoEwa81cWzr0LnnKEhMLtG/UfC/PvhWMrSaiQbKf6UsT6DsFpXEt17wvP25G1FSi10URxAAhC
YX24fHRsyqPzS4NU9Q6bFZ078NsT+S4RPSXIt5Xr3jkJ5BwjB0Xd0zXtAHWrT4eOzgDXi9YSlWTx
Luckr10QAt9Km5yoNH+nkXQRUhpZyURZ+MYdQlJY0G3hr2Ypnd8hEr0zHWXwjfUIFfO49fjPXB5o
FprtRZnC3rX+3UT6JiNR3kCcgeUPtX5hH3vno1K2f8JeLVc2xi7n+Zh7Xo5Hv2elQKmcxFeVZMzH
Nb/26+vfWzesQxms4AwmqIW7GvEvlo5J041vceIU/FlqS9HbNd/9K9+o7Uiz6s3/cH2tOKBAEwa4
atn+Rz9HapHjMLOw9wCfqJsmdbWe9M0RTzo3B4jCielujrb65rP55z9Y5BiTcMweBxvB647g6aam
OPpStD+FOoYIlTBHWUwsIre0sSHyjD6bme3dzPoLzQZuMGugffEGv5Tq01ITE5aP/0vCvEltNHfH
PdHxSGS0u6tH2CC7yHvZFZBoRfy2RWCFLQqyOEIOS0+ih4jOJ3xZqXbd5x23V0x6KK7lDf8ly4ns
3PywkqLYkdLduSzdAVh2/gg6Rk2a0tlfXJOebDazzFOJD8m5T2l+OK0V0VyIe/3MkVkIphq+Gk87
FauwWxoopKS5pMiT5zvIMI+4jraLKj81B+OrvC2BmQXl4Zb4VF27I1+4o3jzfX9kNomQ/XvL3pH5
C9/EO5gnbea7QM2t4zoPdN64JagW0KMCvn3c1Ta8ILOmnhC2nNhWCAL2kZlSpdwyPqvy33vOUdo2
eD9rE914miHZ9iCvZOHFbRfk7r0Aaac0CWAocx3+1obQK30UyxGmnU40nFc96iJdDGJA2o0MlVNJ
DsHyjAwwoWSGcMO6//0j8afK/PH5S/8ZGMCms8dUCLfgWHFr5/VKEhR1Q8+oqE2DNuZ3RRLOKexB
EZ6vcP+JMmBf/stIiNg0pVTzLGB5mnJCbw2Fo0G52p1TyuGTq6Xt86Z8no6L15Mo56zfn+ozhBHl
1PsrdiIK5tAP/K0hh1ANcWTf5Sndqp2YpJgQjwaQ9i+yS2xWDSnYRmx9eAJrrbyPpWsXRAB2uKtE
YhleVznLVitPmcSIdDAzS3w26o3FygI327Ec4SAwPL/AFwU/7OfOXy6RuvO7ugzMEeWZIbThRmsQ
IDbxq3NtD/QSnx/Zv05Llj24WgaNEiZXgyfvGQIhnwY4xaXSLyY8EOL30Gvp0NpFeCu8PwjVygV8
Ak/CgNbc7FA83UWyMyDnrcqyCoyMae1ACrsRFvan1Ga0P3olavBA4ZJ6VF42wVhDIAW8L9ngkHdn
Cu6ggk+7VNio/4056toMeyzjchCdAHwdq13SAndUnePl+zyGiRgz5xH3JgZKoa9NkJWToItXdof9
fZN2tjyLKv2Mi0pSV5cNphqJ5xd4cGd9S0bqEC0Dh1TVHfTX9GairTj2PYvziwAWvaXmay4x3gWT
EJF76I0Hl2Nujm06cGGZznjUCNlwXGS0vkS9Yj1PX12OD/GoG4DCamENpdtSHZim8gHobqtM8msO
lMQZBKlJJwAbrkqrPrkfe/nvjDQZThpfgzPmIDDk0YwB9BFZhpy9z7Ifmkqb2SrQqh5biui7cUG+
yHujDUzZibLFPC43mRgJEOVyplkJJUU79QZ2fiuwDmJNnL2vhYBzbdh7S4sqjlQvcb3/BOk8j8+O
dHMmPjZPuTJV6qtlxG7C8XU3+8Q9SI7/m/+GC/5ElQSmgmZ8/RWvxxP8m+hFUSwZCbAdQ1fADL7V
9VWU7aCxwLHxhnUmdtgbWz3IaIkgbWKMpf5cR7F+vIWWNSwM2DWjm2KKQOLv2151G/MjirepVPIj
5ZNAKcu9Fyi1745sxtSrpg24m+N+2NEDonr86ThkOKSaNvz1f5IvWKKA3qpru6flr22Wx8wOYgyt
fHLPaSeYq14Q0IhYCjRNE9RtWUQw8CcpySPVtrVviqlBW4kocCEzh/tsTxbhKtXhV/0EENa/FWx6
oTsL2JNscwzM7jMaWQbPFVU6kl5Ig48MlSJ8i72uBctAVUFVl2f5iP5np8y9tBoO8e7g/TAVMY6E
OHr8fathf/7HJp+S/JN3Jhxl9s98x36jS63ZzL3OOniHPM4g6l1z9uADWVvX25YM+2R9w+h6U/63
gQUjD+aKhloM5hdARbPvPyXEzSy1xRx4fyt9QVIPBp2swrL/Vm0Df2j+xKLMrbs0mB1rrLROPOgY
ypHuT4ocvea0A2iLeTQ4FaKJWNVr+HSDQWG365Wvlt43RqAaAb4rO1UV5ioydpka3Cj3Mz/skvLa
C9yaruwOzN7cjerqVs8w+LTIqU1/e+SE7l8YG1CSfA/CJ+BHnUdub4v+udhsaUVAXMPg6ioOnhYr
u28+qK8ZbWwR9HwZSoR2ea9SzTx39SnK/fBSsoYrQaAWw4kMRbsqSTXA9L6z8wgvpj6PqxbBs7lj
ox6GJvbAXl1eYGVPZU3Qzys4kEGazMIv10sciLXNEKsTSuWGSI16Sw/QvsQ5zxGXbZZI6nnGkeHp
JcMoq7eo2p39/m50KYSAwc5lU9tdPB28PKgs4dYjCy1wSv9AXEF8Xd09qB+d8JJZGkj/fGIW5BhU
InryuPj/wOsNJ/n36Pj3hdZcnV5H+fvnZc6zyRBwcd1njzvVvTj0+0z2SkNBazPFMcUEFrFPETQB
U2ohtFxEklGayzh5zMTJirnAun5QVVrDh/yOzCojJ5PFU/3nuJHvgpwj5NJ+e3959Tr1jWxQctPU
klsAdFrxC3ko2lHUTms0uuLLTsprEQCFISs8ZWqtJKlue4AryYHNZ7jW7N+TNwyHvbjdYEuk7AOe
Jrpy05nyaxqj+ONS/Bss85YCVgZaLrC3VbADLcL3DqHQBw1FWcxnVx+rA7CerHlrcLFHMoCgEfC+
q7LINWl/9cfJ2al+yI2bJPOdf9aSBPxCMkKwjMT/IbqccvqueYteN52qt6fOMgHmNlOVdnO2Af7N
lUcMpsRiCfjIX0UNY+39z0ZbcB/E51BIq1RUL1ncmGr9HxhQMsCCkQKobFChIagyDbLBebaHNlAI
27Lx7L0lYyUK87dvgddBQJ9SzYfHbY8GYug/uc63GNg42te6mDu40uVIVGranI547fBT1Z4Ghge6
ymFL6nIQHmqQJEhRji1YWogr6a6clo7lhJgerIxRLjJ/orQgh2LfnxQCYaVS24Gup317/8irRmr6
7D8xLU3nxoF6DMiU/duAx6c4xmiqiSZF1duygEK+KE3xNNSlwtuAsLP5wEj2JRA8DDylbQVRpZbV
A608AX7E5WXKLggyhiiqIkBmoC0e2edSxT2upnW0Moo9R3EnrK/rN/1EL4COL2a374Trx09iK/ay
hY2cJG+VmOE2PLbZhlU5cIbZbmffL7xYBOuwJaCuP+2qojguNwNInhtdtDy90VvGZwGi608uMFDf
/A74gZ0Tp2wNWfMgOkNwRd7suNCf+4QJVGmjCtBHtxzLGVbN5YTCOi1gOOWjUyZ9fOW8bAMKP42x
ACajPYACGpWfLDUdleZ9OkpdJub3t94p/w1KKMAsxgcJUChepIZf7VkruZcr5R1I7tKdiNoC65tk
SUA4aA0lQcSBgFFB/5qAGtVlTy3eGTYYpti7fwaTz8WcRBQ/3kqNDy4jDKnhQlD+QVu6+tKmHiX1
alyiMupXGcmbB97RUqRBBaem5yxYkL38+vLd+RpxAP1w/9EU4+29IbyBS96cqnAsB2g0yJTR/KYw
taRWud4TaVLWnorBOwcdFW1Y9ZGk7bVnfw6fwWlSfj5IeF8FZ9gaEk/Wd/tyq8IEsziseM6MYJ3L
e2h0C1BUnTMPvEjMi7YlwvhBSuSQ9xkQ7U8abWc8tOuoKvEF5JZ5VQ5GHCvv6YZBT9FGZKjzQ2yQ
bLA/ExG2NLYjYLbFhL+nIO1HP77nBny1+DQpq/8v/woLdKRq+BaFLpGMbgMWEMqmSJxfqbgg2h7H
f/vIFr85HyB+hKiOeI0cAP89Zmk7mawuL3We2zYsxlnDzg3jLvyqP3R1f/B2c46mFexnfDVILUdU
M4tDgKYLc6E7e8vWR7CBB9URRwikYFtCeqAPiaWU4H9gn3npsgkOCitYVxK6lvToylqf4wkSnmy0
6IRsreTdzAxB5YeiSdAtVbF43cLnAhYLFoy3fdqQTLW9Sh0hxSOYmKKzLZjkQ4Vq5YHwibCHD2nW
GZt9NmuHRMet5/nk2+K7EqVmc94soYw7QgsmXsc7UOb2bDqJgVv6302VmInd6x+KMXQ2PNCsyWps
HHI6ofwNvMqwapObnyJjSBXsSjG70egse3OWdyrj7jvyetOV6pQfLBJAK1EDsg5wRL9S6mgI3lE2
LNTdRT+CSAieu1/GlZu2fcgfEb/oL6PXJRE0tUIXHYaJNGQ75mVTMerklyD1+Px+nP/3gPNOTMdQ
JCTV1lzP/LmRAHUBYJsgjhN/0eArLrZ+4f6fJxIwz7/RCMrSVkjfsnghF+5SqFFdAfrf3lsRQy3T
tjDaeCE0kGZdjo7X62MbxTF35XWHq5YTUzbfUOEYZt0kQ2dWsLnOKwePwBgPXC1/Znw2TuZAG634
sjEq08i3QE4AJyLJ6AOzs3k/L15vudDjqZVPNqrm7nao+/Lk0WZ6AOjTPwqQmbAj+lf/OsRIVG6C
8EFQottNP6SLxZY5s3d8fmB9kob8R+XTT378cEBHPAlDJQDTuXYvWkOoHl+WqWKhpISA9D7f8RTv
k1nNSqyBWl5PJJrc4no9AF+iifg3OyW0Ej0kvq+/H8srjX6DtMISLtlKar4lHuYc++hMvBbC/jDk
VXM8p4OFvaoKmKdAZAay9/IhzX1iIiVxJRl8syYWhr829Pvnoox9c6V90SlGII6MCiDWMvwuKdHx
oBn1/G7uxeZdY+9RTlsJcIuTNX3Vhuaz5KsSzmhcr5u1bTedyx2VNfBt9uBIcNYtkGqX2mXDyrnY
euBv+kVpeBgksX8ccR+1m6uTBBMMK38jXf5zpwrIVfi/CGxHSOyooZuVW7oDdz8rxKfAVQKhvRlC
lUuX8L3ORBQdltE70ZjwKm9LhyyLjEIMSeHu9ymZB7+lh6L23sLHrDvhfqVejtSSZFQ4GkzCbNb6
ibONj1lxmHFbpl934BTMQn/cTmN8p9mm+jhXLUqDWheV0QFfbr71x27tSEzDxJ6xuc9Nd7w0VIBp
qZuh2ZYu6R40uvknTvN30RhMOmRP2MihKrKxVUTyn/RvYL95rpDdqKm4/7SF8xuRx+FwbtWD1nUQ
hkTiWnRxZCK9pirDDoCAsbZIRaYVdmOKcf90iYX/aY8etDHzJ4bPx7PEhgIL8Of9wiW69VrDb7rZ
3cpz2GpxgOrfuA1FEoXeMlH8HdnBvFr72m+eRQPBHht+AWcILDiOl5TywNo7xBSsjjMht95qI1bR
88x9/CuWpi7la2sO0P2yHZbVhAY+1S+vC251XXGFNocM3gybepF7PBX5mEqPi+Tk3awVVzCjbf2z
6laefrLTwcl8qPOMHqyoqTMw3FCy5/rkpCZqsJHUqVpwFInNQrIhT+/CoVbGgGPsJCvW+Dwkafw8
duAWHhmMXjzb92gRMG/ZwsPZPXlFNCrUeWO8QHIVoZ2SXhCrcKQeDcTKTN20T3FhapYSqTUW+YeN
KKt7N64e5YdD2qE2qXTRolza7p5BikXAszGlGKJaxEzq8h7D8tE0lbTISfxjtui3Ecic3Up7Muzy
38Dht264cJPrwTEslL6pwUm1ZaOVWCLgqkF+PU3M+gIG8MXg00V5CZXGdnSQtvcjDmVGsd3XE8VD
UU4IzSbcegsDMUKQodv2oPQIofaSrzen28pMyuwa6fdndlLC0Z36hOMCu2A3XMp2X1v+8Bs8MUVj
8mnhQzmCpaUQ3rm68Y6HxXfz0tMzdOSL88aZcuram9VWi4dYi1h/tTA2/MzsCKqPrH16dM+FlmAj
pXhWg7PCxTRxwgC4YC5doC+ewzkKoqfN6wojJYd8WwvBYWpELwIs8tkUDQ9NU1kPuJBgTJJDy41l
trxX1sHNTWbPq3dTVqrX9AQfCJj2xCpLtiLWuvCd9oQhFNeqXkzT53xoo+PGFDXELdm37ehBd5I+
TRe2UpyFTkG2pTzTaGk7/X56DyqjYbhCZmgFzd+eFIMH2THjt/sao02jg7MkCBE/zxsIqVEscKaA
o+c9DRzy4I61gMoTWfQOpaeDhjc+AraE72jYSCq2REX/dsj9wtRTUwc5WVYLP04eWA0Mznki34HM
uQcxaDDODxcmUMc37WHxAYcELSAeguWsJCWauRwkz5yUJXnOMpSgH2gCC4Yo0jMMJJgqPoHT1I3r
sg9SGimwiYiLG+NPM76B4F+IOVQN5gjsnnTt0B81dfh37QL9hTC2aBVVHku2a0eAIcrO7gM8Dpat
oXWNCCL5SP3wHDgTMpCpVLIAZg31Ekw6TXfwEHOattZIfU13dNXRyFQCZOrwxjB/8pKLYpx3pbxl
cWgtb9psoujddSl627pNibH3sMneg5mCshgXokXJrWTUjPD9GEQdLmVxAS32jGCszQ7uAvzAI2k9
qI410lwzu8xd1jW7BngUVUMyraDKFu7WV8vedvO0fsqvlUT5w5mLk5YUKIC10Ti8e3FlQcxS4jdA
ImxLtFHZ4PjBBxr6TJXfHzt8L577Kl5VSTWsYY0bSCHHCCM+UTkxUM68MQJ7wNAiaPPtfGqQShAa
dwVKkVlC6yv2jd2SmvkNdV3NHAWYO5QLt8rfVnOcSoVDBGQYA8hMKvenMwpPrs7Oc7l1QE3AveU+
TTfZRjhDWkAYlk/zpiRIi82zRPVc6tpFDFgSk5S22Y+O+/wEtJriRizUTKwr2HnveLi6GcjF+zI0
x/rjqpKOHWJcCbe6t3y+f2LSsjZ8jhqJ83D04XjeaYj4aIUUKYkt3ycvohz/JG6dHlqnHpDK1Ccx
SE3T4qRPdE1Bc17kZb4xq59VrG/Uf2T3tYyYtMXxB1/lr6sYpha+wnmJjUZkDOYjaoPtr4vb71zA
t1bhwExZRjDyKxRpivoWooSQ1CgANR5/U4BKIWhcDK4en0W4w8LABv66EbKfWR61dtmjHOActlgz
9wT+jsoR2M/OVduJiJKNc2OWvtwO1tFXUMEmwCtlP58dRwpwZOHagv9bkxDqvvKgsy0mVfpVLzBP
y85GD2lFA8jRiajrzKG7S8TBdUZFeraBWjHPNaD0t2rnQ2TQyZHEHVY5edbnbilzm9yhqvMFC7nw
Ko6BuikOKBnlp0/xLinhMgkH3Qz9BBtYF97qYqrn3pVfm5KYziMXi0f+fa4DDHNdM+PCm+yRlC6/
s+U6GbecV+IVVekIukEFrOhMp32Jgto54BDaMhYd4nhtZ6SfN6Xvaw95kRSOLK0E7gpfZbPaOILw
WkCfYOaJyHLr4S3CF0+4RCJwjCNZObj/a6mvlfx0BcqyI8VpIxMGZprL7hRnbyBZow2YnYPDUZZ6
LiML74BHaGNvU8fddje/khz+r21kY0cHPZEbavd4fUld4G2aCAI/S5IiLSoS6JJb6IL6UW715vRI
2RUCJK2+NtX6QdR73CAbdrmhWBoxLI9UoN947tAt+ZJVyiydN3RkxaFD5NgdDYVXneVYAvbczdwV
Zn6E+vhs0pXiBiTrAx/o3051OY6WmfpBydfb2DgLDQIGncOFSlKYUIC340CfZl7QVs78USZe0y9i
CWqYarlws8u0/pTHvE+4ILPhsab/zTi6cV/emEW387qjDufFN/WpqnptHeC27+dXlRvfCGyru/B4
HRMLaQ/mR+3erCj2c9c464SUANUXrNsBiVvKA2zHfGKjCOs9g4eWfnuPp0AKLsyOob+CZpJ0HXc1
hWvsMBVDyZk1XZhFqptuKtQIcRDcPvx15E4dCcRAn/kVU2xc/1hlqO4MRtyMmhI/+d4yZU9RnGut
x/4fHrErubsyC4XapcKCJJ9gCxeJtDqjSNeUPfC/4MZEMq1ftU3N4HBpRBKerKQjn+IbrQXHcav3
whC6AL3dupf1i1PHJYKcwOqcZAUFOG3m4jp5QSWsftYdwzPdHgIwSkUMNOsQ78IFcvgeTeFaFVys
YJ3RBf8WaswA8HFZgpbvtemPPS9r3kWjWh4dFAvvZXSADoVEK8t+i62JShKBVpUfaCoxN/yyq7dV
eH0WJdslGPbjPpyn+3CYJGmhXSmZa/plrOEuoo9w9qXshpqQTDYZCTPOozwLcuJqHY9Ixjmsdhy4
dFPVTRUEsA/STc2naeQPWTJPVSxCMOwW7U9BHamSZNvcci/9O342H3ji5kEXDUyO+8cXEmzBStjy
DGu+sc2K+1b1kYIggV+IFLBF3WopoaukC3bcXlNy3OPbcU0M7I3X3frXsgtUffT5Rk8rCLtvWnCl
c2maNlVJX3Axt1E0KgqiO3dJEONe9cHOv0vJw4cK5da7u9mSjkvvDELVypy958UDd+pfwRZzk2j/
MGZ2vJIdbT9eE2LFLLi6N08miERvP9SD2ZSgS+Y4rJM7xHDaptyIlImPDD9UHtvDdQaJbe1PJbe5
ReeeO2H3ZmbpTOhvkcObgGvR50DdqWZ+rpAhbtbUL/Mgc77D3DnKrtYS2OfixvqP6SWTwukT/H63
jjjojKtEUyAVDY5tzy39BTLr180z7d4Fj+6LHaA3lPvZX7aH0EdcklXvSnYrrwKD/QzUyGpBdCeH
iv9DHwiwW21dZeIx1vrsRaQUUjNpky1BOJUa/gDyZkzUwjmx8fJRnsVZu7RTnai0ZD55kgkrV13C
oMK43gfITx31WG+PckTtZ27ojDJup2ItOCA9kFo/A3nKLJJR3lDIBN7+wc6a25UN2w+WD07sQsuq
u371aBKcgKtzS3U8GdHIQ0CeS7nW9H6EoOqjCWDV6XwkFro7LMRVpfmefPE0+g1W+N8Q3iualsa2
/+EYHd7wAnCDFbZcZ+ksmLTcUZLVVOgiFHSExj3syNuptpBA0+dNChOCJld9OxVfdK5OH3C5B5tc
E/sba32SFrXdGwoK1c5oZZW+oJL4ViiNleCIt+TZ9x4k/1DlFIqv3sR6rRyrOlLd3RSlkxqeeIUp
9+V15nJ4o66evlD5fwUQo5FGAMaWJ8G/9P+79ntslym5/wbdsik3AXn6tvz9U2Tu1TdmJ7osVktz
Xm0D6FCXXbVSdkVdGs49l9AvVc/q8eD3wBfU1EdUHuTWD2Mb93YChi5HuOK6jEmu/wOXk1D+RVCJ
MmSp0D5sZPzIygaNSOY1EE5XGlV21hcdsEk/isfUB+ueJGMKpYssTuCah1tl4qbvWyh1SCxyGiZD
dMzTEIn386tZ61sGsyVO0s1MnRNhYKIcAO3eMawL/ISzlMpj4mtZV+EaNS0bAvFhv4GcMt2hQ7qP
zpwzDBaDDuRVUg5HZZ5z+fj/eKDjQzTxsyKDt0EBwycy7/10N+E2uwx6nD9AS+08Vpw2QQlSXMsQ
sm93qfRn8TO7ARZKbYpG2CkTJoMz3jxzluVchsscgDIJc4QmVF3Nw8Pkaadn4lRAe+tdYNkIxAYJ
NF/p8dJLFGd0TMhwCmhBV7DktuEoEb4yeLK4OCu37UzXuZAistOiwCOP4mvUvHQJJMEtTc5ATZkF
Y/+sxEo01frJHeylxD8WM8j8OI2xqJ6gDZpxKn1JRYiqT1Bf2FCgogoWHUhs5WcpX3c7kDei+H2s
bRilf3NiTmOUi94oNW6sgV58T0rnWFeFsljxrDbhd+cZt6ID/f+Df4/I4Oe8+tLqalZimM5Q5vwh
P8sjK/eUsCW6QtdBBQLtkRyUBXtQtiwoweoXXtKGunudRyQ8zulty+DfNWVXW+5FEtOFDW+DakvN
t7xiN0F/qA0cmSeTLCDlIzdt7LN7BFdHao3w2RQWqHEHLRWqfZ/ALZWEU8J1+1lfhpbOGAWEpok/
Y+0zGuNVWmvE20MBcWJOdnXH8cI9im/RcSNP8laL2kbxqO+gSilfL1QrnDNRTNkdIjMxJwGKWTKa
5YjF1YAjXO86EDnRoZ/rtMrHVcSVANaXoG6wTe+JxhYBpVgr8vjc5IIL7LxKWAUF+T+J6OBsr9G7
4AWFiBQ55dGabZ8VhjghtIV2yEhHseF9Awwh7lVWtkoTGxVl7hzjfBfbC+xzSh40h8gB40j0uz7L
hCH8K3hw/Jz1WNvbVL4n+0Vun4GZbijCqdknk+czlRZTW82TXiymREkfSWI0/BIRRkxDlRHRVQwn
DmO7kicj9VxG7uVqtSKyVPxXTkeyeyzx0EuJXma/FNLLFuKUZxeeq0USRj/gJ50OtAUM7hz7grke
v2Unxhc0xQWNDgp2E2ocGgeG0ZmXhJZdDqudgmWpCaXGlvA4pmsIIn247LNlOWhIjlVW2ZKpg7Mq
Uwzfp2Tdkiao9kbr22Pc+A6Jvkom2parNeLq/uj3O14hHCpSPLAcHIxKSTPo2NDtrCAOo+yjLMa2
t/z8Xa/Ebsh28fb0htWLJxrQ/k4ngPPXbELZHRCZWlwE6xs9MEDYjhwyIbf2P3nmp9HQiw0iHzCB
im7AlTfk+UQVJVL6rOBHajcpuli6R1uRYYOjpbdeDF8pX2qX+NQj2sA0Pfcdtvua1E7chxRYcVay
TMryOj1QK826U4EuhgsZ73oEV2jtOAzneBesbCV2D4UH9FElufh6U7cfMjtZeZ8oQ7mIJ9STl+1B
X+pPeQGi2f36RMlqZ9oE3lwVgH+1J21BVwKIuU9WTqMT4YBQ14J68xhv6Z2drJEtBjuFNfTAQgyc
NDjUAYPGfXr9XoOTZ96T+/lbIsdNCyWY46hXCo8rahyDDB9YV1JXKHau3FrEkV9FClYAejDm6iaF
hvzrQppYI4x3ZarT7z5+JUlVlcB7sERrxZk8KBhQA52blUWVEHPpJDCkSYLrkhmxvTOqDwDh3/Fb
V6SoOVQIg+RodxNNfbEbJktmNqYslZMCSwtXuaqq9iAS/VNo5SPODaE793mhJUpdo4nh/ywhIU6O
BeWeIl0z9qi5tfnvyzFjSCAPF/DuTq1/w2VllG2HPuyv+K83AlR2qYDRrj37iHwKQ0aFsuynDrWH
pNvJpJtTnkb5bunwHSPJDQBQR38i/njo7YjA4vC9EUi5gJwnGlVXHFOOijRCKeNWzF7WhSDO2841
QS/J3Hko81kvC5hOO2xdk0EveAQq/zaa+MCvA9TmLiNINKJS4o/gQ9sdtU+Fhbr2U/9IxpmOvmLn
mRPvet6L7OGziNynIjlsKhHAa9eNba/hKKR7ia7ODuy4EEay8XYRsI1GE6jPDoWm9ohVGcXVjmhp
vNyrewhgdLsgylf46L07uoAKSEHL5xBJrHGj+djq0kG9tADM+xTHs/myXbD0Wc2tmdI+BkbLwGZG
6lJa2LUYQq674zmiAlu0r0hwZXM+kn4SIABfz0eHKWPH5l2mm6eGqMFZ2s3Jnwpj1JHpwJi2jKtx
CCLRBe+qwsbyIYO+LXZxNZ3K5s6Cw9kc2x/02QeZqJRyf3DWwDJrvM8SLUFCkZg+jfCCO1KvWxO9
CcqSqmKmxOmGB2m9kdyi7tFPvLtH/wqmWE7ws6KEreR+0ruNu9wKLBwQlk3xCYQH5eVZL0TYnLpt
zWFvJcFuT4YdWxNfMqAczv7TGL9NeS15KDstnXeWWAVxJZMpA4dSOIFoijbaxBTT8VGjqXG6kcKp
Lsvb/J0bJZDtJNtpYyaxOb7Qq/BVGZpynLTKAYkte8MPUCcp2vrK8rH5cbKOjYNEX43GII647zJ2
o4aIvv5GMp6233Nz8S5YIHjQPH3zNboMzZVUbX5NHwRz4XB/I3i5Tg9iTNfg2C3i12reVpy8PBNU
do4oBgcVd7iwt8XOgHGCi1ibYnVG98bkcDcLbmKN92JQrb5y8QBxTegkzgGez1JkCUDF2+rbgNTs
1L0iGwSqfQ+jRxEewRbgggir/Q3a65eowewrEJq91+spBPkzoKd1GmHaRyMp8EdtU3KPOKjoN6Xp
ahsGqZdlwfoWTHTCd7yUFTSEyV2R8w0l8Mqu7MgPYODjLfDENQdRDsBJoSbp9OPR9jqevOw9ZWEY
b/mGJPLVpHH915yZZyDsAnhNrPT9Z+7lqKPkXc8K+TLpqA42nw3RIMdQMjFA9/4d6QJAubc+TM7F
4fE7m9v92LgGC6uKAKctbPbqtErZmld6hKhjINCQZCrN7eQrFESOAF0X8ernAQ8YC/dV3lTVU45k
FYddSHv/eyENUHHLrWPCP2CTWwcUJ+k6/fd/1K7D8d6ztEDpsUTgjpFiqGJZDROXxOqBnSA90dti
1N3ZZrbvUjjbHez9K5pBKotJ9eFmsvoWkf5S/0OzXArEDAn46zNlhhzbj7r14+Y9gcOX488UcBhI
MSNU5QLkqsZtvhWjnZl14HhBUz8LuOU7Un7FpuMybMiwVC5h0NrxBP5n+Igv0Gm0MHmbn9po1Ffg
G8xAQ442oioG3FJwkGicEKhn0pvmvabppbybL+OTZzfm2nqlomZTZeTctv269H/RR6pDeE8iBOIN
8HDnFbaSwTcVm/7WPUDvbD4JAUBYx3U8Fk1+4cHZQv4Gk4r2pSX3lj53LYKc2im2H5X5J8xxz5Ql
vgkjG0J7vqCtTWjAPrn2MRfh6HcYIj3Q8/2qbtZyPZFhu9lxa1UVquyPZtf875rmnVdoDXA+v9l6
H9SKQVuBFtMhZ+stt6JasgQmkhBpwfTo3oDBp3c2ChZhEGSwP854QXzS3HGPttVqP+exZ/J9koh1
JJgUtvEUgtmwYIohj8UHn8Qmr30pNr7T/NUjt+aOJWc/SU9VKGisdwfothLm45RzBzti85oiJKNC
fM6nf5HQOS9hWfEjC0NHB3UPcD9AH+gf7Ov3Gw2IEx+1onLCStzkj/M0AxO9NcRJbc13Vor3TAG7
BVAN2KAPuzvhxg8VYr4KRPBlipwhdXKSw1YzYWC2x+5ucSI6V/pBBMtYeU+XDjRXaSBXbCHNl5KD
k9faV/0vTgCsM7A4jfdqjhL4fZxx1/YTBTSKJomCei5m2CzXZFLo8wr4W76kvUI0YoxtzEfwNJK7
KxuBPK7hz7R11HLVgZmnn8sKJJQGLFVZi2e43iIs43Sck/YefujmWkU8u93MgTEpuu38qoj32SUf
9pkzEfZoAWfvM+5+SAehh9iriOFTJz1juZON1TzecVv6ZAAoABH0YVkVdzVqzcOZ5ZsdQ6bfkdn5
58MO6gvyKzT/LigPPZJkPvvqJwvrOMrSHrWodSyWrm9oBZNbJUgS3TVqVj4VtGiwy7fb/CBti0y5
Ngq07IO97y1VRTfPHNRlpZ0/EMjXZVhmV7OEx8/+CbOFfuE4khvTSedpFpJsD1mHTkR6kP4p0yU8
RbHlZHbDq6ezVvivsrNmNVzOFFV58xo4tnGrP/qHXZghjnHATQmo538Zalb38zYIBv44aClModG0
HMAFqxBMcqPiLh9Eqd3PJub+S4s9NPOmOev/pPv6G0RmZNHuXcr/zC82G0IqHaxnQpVTbW0bnXxN
Xi1TmbPP79EByjRDClCBgC2TAKwNoc2XQ/Pih+exYpRXv4FIjtO78VN1RZbYR1D+L/YW5QOjcVAB
gRdRVhE/h4WVmqrh1hDoKZ46PnzVMatzmkYOSmYI++NwEguEBvCqXXceGEfMoPXQYTRkVOPJPoC5
1AQHy6wGwODZa1/ZmIZY09ag4eLXXPDHJD6+kauo/OYNl86+/7W7Z6H07+RpYl4fs1mUg3z77uzE
wi2I2y+7Hv5sFSAzih4+kvPo8oq85ZzqxOBB6e6FFdH4a4GTZDVcucUWMy6c78NWWW6URZLh76Oc
9hqspx5rMeex1txRuq5XZrR0SplJsg+QF8Cbtq2peV1q9vNXftrViodAshnwxjVOJnYFEyiLTvUH
WpUgpHlaqZykTWmLK6illHgCNsQXZ900hkNNYQyEZIvdu7AcDOkcJP0/020dRP2gGlP1sGyI4avf
aBLWe+eTGEzlRUjuWwvmDCSsndbuu+z3WimuQ3MX/hgxZU49NPx5h2m6WbKNaZzBH2URQveXGuz8
Z9MiLeBP60i65uqbOTfLG4G5sxsXUe3Pe3ZACom7qP2cfzXt7MCG70+LPBu0l2LJgn5MqlyqxWVm
5QCfzmKiOsp4GXqomyGiNyvjBfwdAhbkAmaJkKSNMw50+IIe8PGrjW9oMezg5/usxafwIjB1FR4R
i5SGHoFkwS2WCYUe8nwuXmpJ7Xgvnw94IByM697bWwNzmdz4wpAXHTt5yRpo38ng6MgG4iA62mlN
um1c08SnJOb1e3TGi8xixaktqrKwl5K3YyyAwsCLwy8Oktaj3k0QQwYqmkkTWAhk5J7IEFn1lA1j
V3iOuaIv/7AYRjxQVCbpn6puSW/6CQAi3surOB8RzwHyx9jPkBbg2z5y94zlHXcM+iwcyAVL3TpI
gSY92XValRz3OKYbtjbcP2c/Mkdo1OiAKuYXvBi2c8RnsEs9wauEczsB8wAMIKCZW47BEBrRNrjX
FGpDNVG9QfEs16Fw3VMSFw1uCs9daGOl2jUkBZNabfkHkCQGwNMiettgTjD5dRGRtUT5sChkA5Mq
pFh4rHq1NoCC6F3qFfI+rXw7PO3de4SWGvoPecgU1qQBuqdvQ58JWjpZxczApkZEtM6D3G30xGQ4
fkLtt5JF0/bauenScQ3q3wnqkdKxWB7Zt26o+7qqSr++1wmPhhIBvOnliwEGiWYLbSF7MS6FfOr1
oy9mlQ5CJDBZsUKE84is0eKi8ShCXQFD2Qjv9RYp5LJ8gLQuCLCj+lY/787EQUsaV/x8YKyykEcd
oqJWySzWUxgHY8iEmr55TSntl4hOWQ7Xjseg4A8Go8ij9pUflPATRdqnFOg5soixbgbRH8w4RUuS
dX3wASG1MPzXEwfI51o/rPlvg1KThh5XSLzMbvJH0NxpwVxT0yLe9xRXXhYZY2XEhb/ZmZZh+JpS
i57ykfKG5BdUL1fX5kEegSGsXH4R4/d3hNTHeG7IOJUt72Mpt2xp7+lAk31VUI7PQipNqn8wYUEQ
3nksEgcMYwSJBAP+RW61AVGesDImlgh6j0j2TdzK6Jc2tD7L8vHH+QN1mbDjNCJPNCqP91Wy10WT
o2tXducZbyGTyGc7wYJgtEqghBZ2vlSP3JxzupHacO7970Dv33MDt8njsa3zEj/GgfQjrUEdw10t
l9913m1nIKK0RNUvaQuwDSQiY5YkR+LHMUlyM3WD2xhULl4eZ1NZiBj2mTa9gdk0y/QvFUlo6Vc+
IFkRqIp4HY596n0icjTxoGMgYAue6QmKwFYIc+L8fToh1HkQZrzFqLhcmXEn0ZuYVTSz+B3huGKw
xbr2YtXlxlVS1+x++Yt38PjpAQYvXNhQOzUO4AzXlheMMrSZ7M+wtVBOF/UspHAi457L2hGAMQZV
QPiAIPU30pS20KQ1eDmE7BUGMmWYCpXvK7/EtgsWau9twaszPzx0Lnrv1w9vS2HopiFhWl8ZVqe7
UEAoINvz75Wm3BBrxu93FDkUpGphn6ydR0eisRiP3yX3FyhkVleFQdyIK70Oc9NSnW2bMautCcRq
UjtwR7A7ZfCEOO69RlxPKKKSAgsX73kh+7FWyg7I8kOj1veK+e8owtkaw68tpUIhZqP7QWbZK5Ik
APnHeDTWOpG/RTn9TlYImewMglsPavri0fx399CLvGrnTy9Wuz1oa2uLNdFOjmuV0d/RYSe9N5xM
KuH6ThtoKVv1nYuEPwxjLydWpdHbbwTvz4TDS3+WhpC3s6GuxuknKM99umCqowupnDs22R8neR0+
6f/MUIoSQWxS+QKsbp66Nt241JXEm9GqD0MWBKHdDnOnovVvzXRsHWR0JvBsdgn4Mjnj0vrDBCA2
iNDwyBCneN2LeGzZmZ+OHsoloUiefu+IfAzDXSqcpyQTC2AZQUpHgIfwnqDYONXjz0gPdWzOuHB/
iM45E8ljZNp3/Mg412jHz+W0UQdnQAv8YURorowSezpBLF19hzXPxZ+O1hd8I8CLxuleBZf2Swvt
XQcrMd5DhDqv/3qobUq3/NJ6lJYZitSm/6L956mslAbKSs9LvtyZCt2E+PL0YoqWa8N70X5kLs+9
0RyA6i9B5nXXKfcfhIUvJv9sMGL7EtYdebaJaRYudJOwv3vQT0bKkfM95iLlwWs2T9mN0/uHMnyF
ZDlthrqcWEs9hX6tmaMI2ki4QVVO1oKf4/UJcJ3ziX6hX5Veb5HY8nQwvSeV4HTcWL0btgsGs3By
x7lJxVXB4U3BycNR6Oo8mMS7Y4G+Q/AfcfmogLATpRR3Lp+TCntkmr/0K/hLaM9GlOuYeFu+besQ
JeLD5lvZK7GTjnUTtUrhcBEkqzSnCQTjxTuXCUZ4Wa6xpJUYoN9iy6QX4jniTZBgi3HzKjgM6/sN
uhrdW+NTfPVGybzI2A3OTRn2JwMDeBoIFZjUt9n1TaR+r/Oo0mmeZNoNWq0PNGJCDDticSdYxv6M
czXWeFo7HbBWQTQf406L9oHqlH16zSCt/oPbvLNNmeEo7+kRrO4xj3JicA9ii5nOoh1X3EOS5OaP
YbVl9z8mGyeGltCYC368iIlSiiosN3oGRwYRd85NL5yZFFfSIFrXmXhJbqTAuDNLXOKRCQ3v8l4d
Pc+T0HXAGMKbFv3V/dW582uu7QHHtAIuF6DxYZ5wUBxf+tSv6c5E65fcq9aU7Xhb901gt5lkjKKD
m9OVgy1qp16zsGgIlreWrmj+y6PImJQsc88DgVKXcJ3t3pWoCeVcPfkBWf0Iw7EMADo6KvJguWDc
u67uMegVwA8WOE8HQzirWcqAn8paUtiuIEUL+ZIDJ08SHkf/TpGDE3R0Z7G+8HCZwSMa0Qc85WPz
D7v2/3hVQ53vN0+DWhgdTaMUZPl2FLczeCDtYKPX0upIlCnlOc5mnlz290VboBPShVtgJpwelv1g
M/G+bvqxh3N2JNN0+OqEickxGtBbB9nzdvXN8E2mfgymev6cHAam9P3/dmMpNe6Fm3ayOvSJyd25
JztiMgTzUBYxedkIj3xWOjVAo23UWTfivDoFFk24mo7bVybBU/DlWVrDDn93g61gnZuUV6e0Stpx
hP0ddoabwHQOQ0czrg6EKqsGuKRlfhf3Flv0Wg9FHuEEUSnCnYLQl3L4vbeUKn8i7U7Mgl4y97xX
wNLVf8js3GIxoJRE8wfIdnmZaoHn879ep/fzlCs6uxvh7tTRNv6K2AQeqFytNjakExgnyUwqLPZp
0DRrn5qn1SHsiA+oHiEVEty+xtAsmh2BOmtTy6D/pesOAtLOVlQ6f0PxIniC6UdQl8nNyuy/N1EG
e+WoKAuDrzGlpPDsC9foTgSLQxA6KKavhzme+d1HQdM67Jqu+lxP7W2evJanxrTfOuYwKKVB19Qv
0saEeje51wSfgnirKAs0pxplrsMRPVhlXOje8yRI5IY0gc1fQ69zdOV+JtwIJlZnuCvUQtjpeGDt
A655Nv8+9rH25klAPBrXOx78MJBFw+WInfkIrsMG9msBb0UFY2/8GavE8Bgb40TToJZUvI15MRWg
FLc9xOzXwYPL1KOyETopddoFnA9kR3nBARGlj59BdRFwncrXDULarUnmuCQm4MWdSwYVc3qUr2tq
TbdJ8rmEK5P+gF8DDDEph9H5zwvgL1xi9dIKgLgQAtM+LR2ooE1Z9EVRrzO287Nc7IYaKO5uR6BD
T2KoRuIAqLS3URXl1Ry/GYm+O/dCnoV4zO+axsByHx6xBcgZptDsDy+7iaqtkjm0DOaIEzOLW7qK
+fyeOFKt4YgBHOVLOoXB1SLOnrUPdYpYDDko3o/fxjpaYKXizYxsE1ypbPM6TgJ1BXbxK0fUa5Rd
XH47PRQedZDCE/NcK/Jdwh6V+EcdlbQQ7HhW8VNAbEyOozJQOaW9cWnE53eUtSYgogfkzO7ClBqG
ktI5h0YUuSGGoFvqBc9rg2NroS3osHPBFIocvXA3fGmosoOySJ9iEjIjPSpJAIAP6OI11wkWcC3H
h3a4CnvQFSMBcKMPhOEVinXfaMnbk4/9xRfQ8hKZTJd0ue698CLuDDFToCMEjJZhkFPfcOnBIrIb
QwOKL2l5d8MdP5wj45oQ7Y4Ckb8xwJ9nsEjeoA7FEBxUgtT2BJfQcL3hSqIK/QN6F2EJxVRTT7hW
11VEY0FzmDyG52ENJ35tc7xlHZ16Epl0bJzRHNGwuBiX+ymqMg6dBvOIFFg2PUwoH/YBhUkiK8n9
2CaMC4fxkH9nGb2ul7sa/y4ZIZZnh1MaUnIOtMHpoTGGXYlcrkVFp+/JnBsHCeK6z2M4/v9mS9EU
VI7OXmY8COZzO73xCn6jUyrtzzvzU0OjcAM/r4VQb23TSdnwLgTmSln9HGvrvo+P3/sZq8NESYdI
3WNYexRxFigwvrioLdfic5Plnn6ZHIf/XlrxuloSe08X3VObJJapQehPrjXx5jsDOW8lKTdZtZER
7zzrpCtNkOgn+4AAClu4DhstC0HtBCqDdn1h+4/CwV23x4VQN3/tXcJzKRRXX3/y9qvdEgC9k24+
jdNSdIYxpYOCWEpcld3kBzsRtLtim1QNVzgyLkkcJZg3PkQ1pD3IkcqqJNY9U1SQKkR0jP10pNEl
CAwr46/NXKJs75gvUmKRlej+QAYmYHnIAWN458Gqadt7Hi0W1WTv8FUNdqkkouY3gTaKYFPzbBoV
rKzTJbLBzEn6UGYM0SEs08lMGlFzarhwGm5z3zSPUxJ/dDYEF5tont+nTsOfpEYopiY+QxuDIboX
19zXpaUTOqcfesQkW/GUpb7dAA9N4PlvNwP6H/YcH/Peuy0ZNxb2zJ4sKkyWtjNoXPyYUvA3tKrk
ePHY+51Mbet6l+VUeyMi+n38lp31gHcnk8ptFcL2sXLj+TM0B6jqUrmp2czXRfgZNfFn+8BvOYz+
6Rcv8gWp4Gx2F0SGyn+G/YcbLo8i4Z2UpvYqOWKs+h8HJhoO8Vlui58S8eGUDO4gG4k8xwnCtb3n
jInzCulJ6k6PcKmJndTPgSI5Cc+rcu0Vj7n5szBvY0CPG+ay+GKy9TkPjQM1Y6s/gkuhhyWcGhXq
ot2UMaUUEx6WnQfFRMnFjj2kqFQrazM2NER6hycq82KRLLuvGhNl+IFpl1i5Q48adJ3s7tfxMmDY
mI6E56TnNwpKUo4rpZY6Q6etYY32GYBg1NNBGSq43IH2ij45Is2w3L1JA9nLCZTa1nu0OAfJ6wx0
B+w+bwsijSeS/4m6T8ds5K8QnLLQ8z2miqCJIkIwa0SE4UgLtTtc8H4wnK1zPZRJNK0sgYtZptrs
/8NbP/CDLuD3vc68xCyVD/qe69M+hsuAV6pJEUVr1caFWi1J0dDx6Wv4dswai8ncrWYAkFsSsqJR
t7m4VtrXPlV3g7zcBgYp71jYnGF+UHfDOCSSRiArs2/fScFdw8u3H3M+/vEzmLtSUfYerzSa/LKu
ssG+ezu/4mtDzbNyUEe1ylnlibvgBFEDvVzIn/MIEZIKDrxXi3MYTzGp+uMPSZ1l+zB2z8WbZTo3
PXoKsQxJ9bdqAYb7jUd5EqePVHkEvJgAzik1VMAYiIiVOgIHgqlBs8xUV3M0SUCSXtcjsPhhJbUP
r5ewWOasrIdVv4it46yAGDPs0Zh76fHgRIR/83QmhrHDhALIid5FaIVqGMkg5Lqq8nbXswJJPBMV
bJRY10BjyDRZp/mmXcV8XEY81RT1Vme/r3Hv07SaQgo9ySEsvqy3IyVxo4rMqw6YAh46u/E8mBxZ
00JwetQOD117mmSod9tE9dEXW7fb67aVnPDA2UYrdE4763J94JvR37E0sDy9B0k5JJ3/SEWsRYOH
GcISO3hzUshVzWUevZpLvwhiEYBAhcd2AAflVV0duiWARBuTcwVJnNcBk13lTKcTUP+z+nPdGkap
GONOaQNvuxX0aEqpJqZcPwCoAN15E48MeTjrfL2do0y8Lvwy7vV7bblyaUrGWY8dEnGWMmxnSkuB
tb9/DSItxY87Cz458ORyZ2nkInumMmUq9lZypaxSNNFo2Y5/+uyIxR2d2wpijdjtktU9JysClrtd
2YwEEZzkDZ6hd/8DnzCEzjMsmM2SokN1qgDwBxCU+powVC4KST93G74K7Vpyg27GVW6s4HKWGslo
yrOg9zRAPYb8hOy/OW25hgskBTm8yk+MlOGHccHXWM9I+rzDVo8p8KQBrlklMdll8uMXRRdno25K
vk4mylP14jp/z/W7NVbMnGtwBNXA7RqnjbZukWAjHBn3xCcoESS9PbkRfi0JOZsm6f5g/9wjbrr6
Ah4wGmxRA8bF0eWBok6/lpVU9gjvn66aFBstTDy4CfxHsPkUKN/8W70Tslj8YEC8gPhrjyso4Fwi
RuVLLN+9L15gwwZU10RW1tMtkEM8dn4hDOUsk7Q6cmBer05yE68otSdVcmnrqtqwWchoacMFPC9o
Z4Dfi57SkqAUbKBAng5mnX5ty2jT6Y4VGYZI5kQbJZ9u02VMrD9xBX0CkM1hoMnpNy64PF5Ss3Va
dDTZH1HxkepPDlUtTMoOmR0axA8zXIi7xBRKKrNfg7djGHzWjQizaboCg56OWm5S+azIywZLIaJt
E00FC+m+XWCW+oClTbLkguyVCsFHBfcnPCT0Ra4YySx4e7MzVWb3xgdfujiYIRFyQ3l1kQH/S00F
vhUejqaSgZs5le9uDJ7Hyuld96aSJVjyO9ws23xtFd+39uSoqA2mLHWSdoFiPfnw13f4K/dP289D
GccBFPgOq6UCsVU527O1VhrC+BFfm8JU9vGk+azgh/5QhOb2FwjPS9av3mTySTWxmsqC9TvaARL0
hwkw1acrXlZ/K1PH+YRDVk04j5V0iKdaC7v5axB5dR33X9nufy1nkaTENi5Gd4Rtytvws1px4CLQ
udozCLqEsYCwCry/Bj/d+FClCFu36mqg2cZ+7EA3+hWeJtoxYVleJA5d+MOaeZp7cZrXQuqZwSuA
D9cmfhn83ekv/njXp3jR1PpFiI5u7sO5eNiiRuuqqj5YKp1/o8h4Yj5aq1eAp9kpf6ty9hX++fgu
oQZ57D5OIANhIbtjAOhQlrsUmIvZ/6OtJGbmzP+b7LrFn5WgpNAP+ubWML8hgz72/xq2gHazwStb
makTyYhDAAIH4qqhKGdSctOsUcOdT16a/83gJBjPg9MG4ukY+YjXXT+rn44/y+8OYdpo2ufYQQNt
MPU+uY/FNNNI4eItqKZ3rafVmzePFNW2RI6XO0SQC0Ev1jjj29M9fakmZV005waRubcJevaZeStq
sZnFrNcDDvKAq9afYmy3DVT60+LAlWQfFQMZQ98Dqvex7lfP5S19v9eDjgggm1SCgKfceYXYs+JM
L9qqhlS8QgaF48vlqYpezrF0fJBTh4Ho9HijQlYU2JYuC/bRR/JlfWoaGTBAb+FnLjoMryw6VI9i
Qim+dcxDok5X6QaWym/0Hrf7baOyCKNrKpt7M7x5r2ohH1iPpz3nCnVaU18EDmm/dSyLKcuCiG66
OoVqsSr3kRrLi6zi1bEHYOxZHM21jBxyIhtcgcJts9kkn43byjmXLQ88TXZ4ZyUEIs9J79oODMll
qjge6YekIYuIs26nTjhLmmnvad0S9OachU6+q1qO2mBUAw0doKBDc2DyXaF38jaWr2K2wBStGmur
Qhf+ybUpzgN4FhS86BOwXAEf/u1fIHn5jjnz50pqThbhLb6nRslMbs1c+DyfNJYFjwFJ3uAWq6BU
8SjuRKvvhNaE0USNO78jFqv+4C5e591MZEdxzoAgk19LmJY2pxdewKPKZS8KjgzABDYH+0DdYAO2
dxFdfnPGeed4ZyXCIgFiRxZbhiOOyFB0jPGJzf9wPInLHXfCiCRwr4QuVlKkAKSCahAufcBgjumn
Wf9AAJg68gh7UC9Gw0ywK95UlVdoChbwvWG6KUfwtsMD9i/CxUktBU8AO5gGZrwUPFENwxlpswv9
bJU8hmy285Uq2HX9fY1NNsYOeHtjKUPkUt2lEQR6exJqgA/mBGwqbikSaO7b2RnLqb2PwXBdVuHk
RhouHxwaTejUt0oyeWm+oYgOeObbO0DsFhaOCDAcaK2bdn3ToJ5JtzMe+1gQ+TKVZpZrLCRVpIRi
Pfzf+/aICsmFMnqcTuO92MXu2wCBJvbzIYsNeFp/nY5kynznJ9VKulA9u2BkdcAWvbFpUcEGwP+J
93VSBhF2J7emyjoUhRbhjqWuPymQPggGGxSdyj15ywAjgwMY95GfD6kZf+rTCH7yMYNTpbImic2q
6/d9ouBCMFPSsswxckOGe+ULK86lO+l0x4uVHPfPc9qiqrWAN2dz7ALUVHeKps+vdfbzvqirRFa1
oTNrLZx15iVxzxaPZVSVONmV64tCIJMGCc6vxs8TTCMiSAanYQB4DhDJcHlI8eBFnWmMDpR0i8II
yPef9NEZR854hqfrT/narRk+kZH8I/4XB96otf5O6ZfloHR5Vk5laStKHLhu4t+uGssrLIAU3J6S
kx5t8ky6YbFZ0ui3Li+O86eLlQdsa/Xz4K9TxD+U5EXog2ejW6fC8WSMjFnt8tqwcVR9wooFWuAI
7JkmwXhyHSuoUoXh1q7u5uIYtxk8/5gm5uV5LPrPsA1djMFB2jhsGf5Y6s5Td3ftEzrwjmXHOqWi
TFOSdigASPLHQFgbIEjJqMjX//XJoY0GINxjFH3bUSLsbEayN/dEGEtthxmcgtuqvhyoN1aiJfPA
7lFQtI35BRd4Dg0q+gjr19vqQdBb6eCj4fLC0tgslP1NcalkfPtEu0mtbYYtMqa6/xd6Idd4LmIa
vm7oCGdSsyESy3SUMctopFlRMULg8KUUtHNbTN4t3aB5f7L0G4CjShsK5Je1kYIhWMqaFtvgXabP
Xq3NNDINTZu+zPise58tkUIOR4RxeD9G0jyRgxIj1WuZvwllvYDcPJHC+COrKofvMVS8sMeNVsxG
RTlrFQX6BideLl+UEJJZ6QTCsieab2y1Q+jPAm4D1AAo9p0wTKwOre/zI6Y98Pw5+lxiKv2W/87Q
4/u6U/WpBejU8KEujBKjSjZZF9tBjnXXR7/7jK7CzLOaW/V+oGaPqnPp7aiEIHnwtea0cbcbDdeB
olYrubAwDbn+NiVNZ9BN55jjPlsTgk/VIqnA5TZmHSkHBKaVpIOyDKiGb6DRDOn2qIMrcNcGTclW
CXGrxB1po3xNUpK2z9C4zrhZUB5ArsPw8iU80UpVUB4q1+pMHXFmLgYpeShX1rF3VuLdBAYyYw5C
DZ9bE0uocXKfHJZd4X6aWdI0TowTTaFEHex6LnphXDPWP0erSBVBJ/HTEYDrm+UKe2hertCahbPB
FrDx8Wq2DruXY6qQ92+BTu+fCFxavhbmr8IBBihycvHIlxm0VTm/noXU6CHqY8k/Q3wm60f6u90I
dnJHonodmRBEkgvGinuFf9tZ3ZyO4rwQ8Dol/mXr2MVr1Skh+wcoNn75MqIM4UXVw/2I0O+F2V7H
u0sWwqQY6oscGKPH1NQbmgIBFN0HLsxHKHzWtngp1/TzRz41tUPzJqlZ8SvaXYSUg0wYIs8nfH10
l08vSds+gla1rYJOYbUhM67ETLtwUvGOi7VusaL3cVRHnn2jyF5OB4XTLvQyqNRKMp5395TckzaO
GWgU3g2SS0JkEKaESV711hEkLu7XRDpU8oDztjtN55DprvbuUpHjrm+UNhIM90WJsm5MG/c3m/Re
WjjexxsYjdrgLj3vuYHQGsIoDX7yz9fZktLu73sx9ofU8J59Y00GrquGy9lN53cEUWu60oKKZO4l
zxx3S5YM0Ux4pW2v7nANqIR0h74dDxGOV7pQ667PnTEL1wEunNp1HqMVO07OaUc570c/SNmzGbjk
n6XE/9nOfc3S8CVUYjI15Tn5u++IWhNzQW1LoebWNwCrkxxZGYtWMFLA0/WO3WzdLZwWB7RWHBdz
uFUDxfopnOZHfMRPIWMtHyChjLz8ZiQ7MVfZNW68k4nMrVPPaWSIh1eiawh8xBBGmayF6oiQZ22T
JtUO1pLF2YWraswQ1PnQ5++cv14n3UBvlh2kGgmxoSDjcjnYP5QHoJX2e3U7xQ+AvG67jsQXwoQW
0nREGqQQF+7hzXrRHQ5yvP2U+g7D3a+NldOGHa9P+gnoK95c1l1FyfFki0/8vcY4nQvPzDkXYEH5
PMamTLyKhUjQb29LV3/4h0lVqG5aHReq4wundi+ovM+Ljn6MO4B4ZcsEfIopOaXn00jDx/aH+NwF
euHcPjjZkIC2FyaNDL6Mi4ciTws090UOKZh4jmmlp8L5aEwOk9QUj/Pd7NGa/h4hl7rzqzP39Qc2
YzOYym8jKtLt/V66ZPbjemKEyxe2j/3jZlV2FBpqjBgS97e3cO/Mcuov+nDvZ7M3rKrCklKsBqRJ
zLd+gm9Iqea9SBz6JLsdOFNe024+/ebUcNnXXZJaFAZcu/3irTKoHLmU1mt1OzhzyTy3cwsVVI/C
DjGLwWSROQGXQ1fwh0+kNou59bdV5az1ldqJmyWUNRXLNKILn4JBbRMzYaSxc0Ys6DNaLMT5+3BT
zn56Vd7s31rg6l0Nf7sqiwDMv8r6kz8ig98cghrdE76FCSMUTMNQniJxmeyfUOLL+CTZRFo2Z/s+
RBLlfg/TZriVKBbOvBnirXgfR5kP0JyKCBC89RhXZ7jG9EKU4RtF2YfHBdpyrKNw1t/Emfb2AnCM
Q5A+QanO69IwkNW8jK36P8DdsBA4WIpooHgQgeKAKpNd3Fex5HAqXv8YnKUe007VNyHtUjea4OP7
vl21OkP9fDwHmihwpliCL0C2yoNMRNjzBAC4VZ5Pt7chu4QiSH4S7W9qZ//WABF1DFViBPjMZ3oe
9fi59HYPFqo61G86TnLIavF4Jhklsb5bABwxGLL+3S/49dVvxjZTxE59zSEyimBFz0NiPQUqJ5LJ
tM6ArnJgcByAeRPcw2wKCocy4yR7oIPjBEH/UwFR0XK1ZBgjpgchAuggJlSMz/md1voLquFUQmtQ
qz1MQ0yqgcShJN06forj0/Q7w72oAOvIr4CZwdDpE2zEqH/OT15/swNw8kqeIzwsMOEJZ2UtquFX
Rsj9rylr9nbb2xgQdWSpku/FXk3UXSNMPlXsOfpG3SdOybLsc6zvfh9sKqQ/wfyuFXAsEa8vQjIv
amMNXM1cBp5RV0NvMMadvBk3BvWF84uAHQKKx4iJkDkSV6j5Gkg1b5CNq79WWXrnjtFOkk2zvOGM
1P+3CQGb9DVVx43Hw4wUe/jLc6zXEIngGxJWejxpuonYCH0+P5Bx9ma2oHFh04gpOU6SX3XDzcaG
puRGpKybEtxIivsUBdSvhUq4i7TNz2xPylWD11s/1cvSq/jBib1rgRMHIg44obUpjy4cLsddYNM3
YOtI6fAdlXcKhGfAkUVcLpvN+EB1AcRV0QHm3ZIwtsPHrt0+viS52UNPvoaZ+6MARODdRNLHwJji
/AV2LAk1Cj61AyL5So4dVCHwLxYXRIQPZUqCdRbDP//s+jvArTdkdk2P1hfRG7A7cA55HZH+4cXT
Pxky+1x7M8VCJPKuHhiZXGWXNu7q+RIkjgj/Kem8xo1GV/qDWX/d3eLE0la+qyGSSquDHRXZyytN
qHobjdCVlY1K3NNCyVytix+gy8u8rSRC84znV0Ftvtcc5UFha8PLpmW4UXdUEYcj/MBqtOiRp8PN
qaiX1qE994HmpFdvEKcD3gYEoSSBTzikVZI9j/oj6wmMkMdAX0hEdnujnHQTyT8ee1YHS9f6o3JV
z/VQ1eNY8aBgOZTkuLv6zl8vkIgc5LenGBplddLws+bGA8ObMtAnq11sd58VjMJ8Gvw7AD1BL4QQ
u3Z6Bl55H97dzwLJc9BEDpKyCnHuOQu6E/PWkosWq7Y8N1aXfSUER+TYHOWbKbqbpg1PiG9EFZn6
904yB3CozzbFa684gLyG40c4dAJNs5/89HVlaoNjGloNIwKRC995LVeKMME8f9UfADLFu/Yy0vLX
J2/W6IHb5SKsrBgXuwYKhwkWHGCU2lWUW5pgk1Pzvo1CDgdO5PU3EJJ+ScNYcIe587PRKmxNr7Ck
WNu0IM4v1bhQV/3leAb76w2P3ceOgCz6yTSSzzUYemd67dVi4GUfFg1ScVelhaCmybx3eRwRdLhU
UCDW7eGgQC/9M6IfDbe4bHC3SGMrDlWUjjdQ0cMfM8vO3b9ONG2Evj4ZA6H+EZOkaO9DCXTy79V7
rDMqBRYjihsSUXG294qKkL1eD7r5j5MYEtPJc6N7z0f2BSkwwXTZl1mvzZOB+OJ5OkCuDH+RJA56
kCcgzV5QAcNXNlWeO3soPq+DE+BIagJDEzM7bRIkT2ZvNj4+6RHLEs0YesBpYutwaeiHtChx+6KU
56jk7kIXFgvNlMUnPqKyYw/u1/4tqRzq7HiRXaEGLLENQrAqsOL4G4Wt9xpn6ZrgglgG+EHBD7h/
U2ySJrK9SVhV5YG/L2fux1apTfaq2giOuNYjNyWDJRj3Xc42k0YRRzLl/T9UgzOZ9eylU0hSEGVj
9+Yf0pn851qNMlRLpsgGjh9jIJFGHb/MypabIywzREQ2pnYIoUc+vuPXR/wL7Za9jvEb+pJ552O7
dJZ6dflp0YqZWIivdOJHIrcDoMJrwfzZHaz/K9XURHzvAWm22sipJKpul3/XKpV/H9kFl3nNPBSo
t+pqmHG/so2VKlv57sFsahTbL2ERS6YWCA4N4io5z+SlQCP6Rbhpo6Z9TCPubvNlyG8Z078kTRzE
mOQqAUWlDomS6RJ2NFIkOU1yHdn8tdBrou91sVL/N4vpmCmKgTCfzT8cOJUekmU1vNz9HqumNvg2
8sOC26VbZuwwvBIvdjZlwNhC3nKj7y/lydD6P+JtQ7bxmj+/UXdpr1yB4lDcLBJ8CjYoaTPbRcXc
QIeqsTUSZdmXuUAaiGw4opH1N6MZV1vNJZC3fjtjWn2yrrDUicaVJ1lAwPF9IvUK1VWhNjRzK08K
y+0vBtVtRqwClr8p8Mk8iIREq9sI92YPInq+v2jye0cJ5e3r88MzyyMkI5EOU3myOEi1FyGEAZSe
auR69Y1bBAzdthZ1fpt98mbBYSt+9eLElbR3Zl5f+K62yXk/8CtLyL3EbjtAlIwxrLyHS4KdJj81
lgcUajta6I4RxwXqKFmFUgzIL8nKVEI93gOcyyOBMwahbhyFcEKW05Fmerf6MFCyb4ck6E2AY2sJ
boyahfdTa7satuBMbldjIftyH3/68vamW5tu4PPXdPg0p5Ng5auv9VfSy+IV55rbI9f4zT/kr37U
lwo5dgPueqPuZzBsQ90IupE2XmSUI3aVGFmkZ850SXn6loGuTeD6PyZOj9UW8VXl8m745vvcYYEu
cePmVgmMWjWMpiRd3oExVoLcRT6qlqlre1QlnJ4yM1tWwqMEdpH7lRW3fIEROsMsOKaJH9AE925R
FcnoyIs3GAfwanSfNAUelHb1+k5BbY0tUAKv2UwS/JgON6eJcGXQZUY0RglMvGQRdWMQErw/oz/9
zjt/EG9gxDfH5kZTLsDehUAZhG233CtYmxmNNqYrFBJ4V+KwsqYauZ2m/SMY7/oUQ8M6tlncoN3f
ct31XWGS/ahqbs/mGKWuHm9zHvTMh1yg5Ug5xRpD/P3X4hz5a17md0+V4C3zzTMqkYCPk6zl//I1
TsoX+jNokUzee4zUngAyz0FJDJp+k1WjOssi4bm4QHpIXfUN0J7qwy0m1/UEZYGg9buSgPAoxlog
cU0Pb0V0i2YDgrR22Jj3SSbMNz+BZ4YH+G6Qq7eluyGlnmTfFN7B2I/VUaTDagYKIKlwGtHjx6qW
N7QfqqCpWCSS0ej87qNr4OT4ahdE8jbCi2v9LRLvM8Pvx8yBDxHAHCHFxmreYjK9EVmcxFEaEYU8
3pleo3g+Z1QM2iRmqf1GkSiFJUo+PqAhsYqWKvIuJWEi50BhDH+LPRUy/oT8MMlnuiIsOKOiyhty
/vKvQnLAVm+MJLrWjvf3adg0KD0DTZdKGpZw1ptDfVEAWtY+deJfmOT3Q0KzO7Uq88kCDJNKsQVD
QNtqtaasiYqd4bfvFL+Rk//0O/mJCJ5WzglRJgg4C1ar2tqtdFkRMaFsiyKHJBvSOvhn5q645pAN
pVaXg+LRiAi3dtb/xfn/6n5LzeYfN9wZwCwrIjDNnFBCxQzZweDEAFQwu0u3fp1uJIyipq3nRGJL
DNQ8diwNHMIVjrl+CwM028GfLOGeyR5b/R2napvZi/oBbE9nEv9sWBv1YBFG9v/XsIn37doAxrDs
PCCX5OAxUEHuNa9AQX6nP0SOJL3OmTiJAWtZGhUOnjje6E3RPyFwbG71ufn9PTqkcgC73wFlCgXM
EyZt/jllPFDRUrfgr8An3gaOAiMORUiRLJtIGeh2EhH5UgTGXyj28lxUMiTpYK9WnMplFk8HGUQL
po21pvRV0I5/t5gzM81NeRTpUbK6bCfKIR+uJc+oUPlnMJReP7etbYtiTC/AiPuc9vRpxEr06U3Z
n3dm0Mbk+Jt0clEROE9WmurHu32Mr/Lc6V4hNIUWaIa5abEVClNFgMe3V4RrMg7met/+/qp321Ti
t/xuxBlU80a7WwACV+8ZsiuRC8zZzxVuGFky7Oy8IOjE4aC7K5zW6GPPgb34nKIBPYeBwOWf7rzU
QO0Wah9d/vsiUxzGHX8+6NqRhLbPaowEKmPpMsvQic9HtQS4XNMDR1I2Tuj7vjtncWUospMa8nCv
4xWY0BltVBM1gZuvxC5sk+svhOKBjrUPBjICB9NScgvn4gYEIJ3f5ULezKOfnaXb+rHxIo5k8s1F
YLjjApkFKz2dYIK2XTeUm7xDd6NWWU/ZwpnHVNsRUWrDxDeGLDGstJzQqaMwg5RIVrlakiWsNrrI
4w2f0WOpiQGC9+DjreHmii9tc3OKme6AEMn6hY8cY6HxJ5VmmHSCSfidljY07yXeFRXN8loTcQ+H
hMegxSqRu4dUTZOjjzEDF2zJq5HZVzg/D3NifDar5cPF9V5QL4BLASHFwZ/Zq05XK4pfnSGjpMG/
B5xMIC7+zhIzbObjkOWEy48ULrMx7+va0Xtp/em4J4SyKBU/u4s03rqllRq1DkvyZF03l3CyjSWJ
eIgWUtzc8MrY1sfW6lKpbbm+arqeRbo8tpmqe3nLhPsb6DzRPmnQCH9piaFYF2tf30Y0ljyTQyb4
YZ6s3LoCSUO3UL9vYLDen9fOx0BAzddgDll8B7ikJbeQ6Xa6SQuFGGv//2Mgnp8s1AW1rPLd3fXQ
Dr/96OeeaACniq6OcjPx6yVur3VTEt+/2Fs3xDwezzRVhgJCo+Jnm27XgVU53F8ncpCRolMUWt3h
bzzWiTofeHAqBjtaZDMB0kNFLrs/qE4W2Pq+CRv2YKEr1IUVdA3NH+BOvV5pKgt19v1Mwzy1hpE4
jWwJ6H/EnWARB9oF/h2wJCq+rrQ1GZwnS5ztDymmQbhK/YSA6bWpHpk+7zjrNnWYjgyfGqUFaLXR
h4YYkAS6/DxYFL3PjLsCr7c+p0z5hGABBTUIgjdhQenkufgWeMS5bX2jzgHU469jRT12y7ZyRSbQ
ShkNXqwQT3smLXhbxbxaKwZXXARKZz4A2ZiqZppaIwUX16XdsmzhfbUsPRf51GZJ0lp3Dj+IuND4
5Q/tC2rVjx5igSaFMGoY0IUzaYJPknu7gQN0ofi5eZbai00LIOcbDZbBnkUqWkK6kvzii1Nh69Rf
5DTAt061hT4iEh/Vo7cd4zZBQ0lj9bxozGAY6jcOyhd80tXc+tSSDjOznvsUFEQIPQC39Dg4j0fg
qNU/j3UHbVy2M4XLwSHSs6sIUBCwxEqAmVXkPGZWRO3x7YO0j1Er5AXJWP7tnCczXTQcbi17Ga3W
i11jXf447O8Qty0JIIQE4Y9wEnxueVfzsF7dOMCjECH2mRkpXjNOLj4oOwoRc0zZc0NWkmXSpFYQ
pwSBynC6X9kfDCetaSkNm3qgaudm1KUGfdMyUbhk+xq2fuES+wEq1mdK3GjyUdHjl4uLt9a3lyxY
tTPYaVrzyhI3oGhoSoXAWzYd51PQMhHF7CJrep0ccYF887KZ9cbCJp+5P6s9C32j/4RQBdyNdb92
dqD2BillQRstHE9M4LZ6xkkN/dQ1BQp+5OYOgh7NTyYMNLmbL+nrQ1VNGm5GI0Zjk77oXuoJJ1Md
5Y7xzIT7Flx3KDPnoo1OmBbgNexhJSgfO7pFb5DCCK25ggBqosA6v8NGekFoV0QLFoPHW9HL9xI9
X4hrmCH6yynFWCuxwNVpsIc+yYQsjVNslGlvXDDLmd7lkPRN1sz+HP43gqCALrjGIt42AyF+QF2j
E9Pulq3OnG6uqJ49emo/YH7sBp/gS+CuIXfP+fwMM151lCjFWj81PxTe8SgPxzhY7xzPiP/CwBml
KfsNeFGkv7NyNggUegF/uY9OSuDDYI64+sUPGnnNAdlrOIEIKpXVm+4nMYNnXH6iBMV4Gg7g+BIB
1+9/a00XL4eey0zuk6vHBehFrkyhAxceaoUMxZQKAsmj+/E3SqRlNgp0Bm+3Q15B+/zM0JeltsUo
t2i5MFRTX+N6XQX16YDh7GcefJzMgSBgvHuAG81B5AcBCa8ik529q3wbjO97b2FhodMXRyChjFkW
esf4DxVJ1HuFpPPjzFOPRjkvU3112c4tJlvCf3uH9ogPuOriCA9Pt2xrJGIzEHjRwpAojXLU06/R
5+0WPdByk/mTvgyJZsu1USnmrpTWKWlg5aN4oGnQyFCdL5lYsczs4xbpxNoP2KNLUZgw/ovmfcCs
il04b1ytxnolG8CqI6/mMpIrJEf8FnnMnsAcsVJfxYU7FlSjOrUF1KERmRRkUQlNCtmU7ULJ8+NC
AWnyP9bneRvIrnHNg0y1E1SBKwW41zBjU3Qp+R5ofQHH4oogy83LP5U+Ic+t9rReaFyQgQOvFit/
1AoNHjxapApnrk5QP8Wqfe1qGuHyefIPGzMBu2blKyMirNahSgtK9x/sTPJjauFfTjmGooHwiSg3
nok/GHHzCTlikVcxPXoCrLkycCFVAO/3Q9MnxzY83pg/yrSGHmm9h1c2jMMcxrs/Uf2o/XSLUZzR
2Ye4mU3T1ZGjFhAwFxBbE/8uWR7YuApDb4QqyphbXr8sXTbfbVjzXrqMQEhZkNfvcojWOPKHR+z4
xYuKe5Wb/+vdZ/0VKrmKEvUIBNgscikS1aqMkMr0CJJVx/CwZTKM0VxGcw8HLpLwn58aGcUPCmXj
etnnbcj6QfJ8OBsAXiRoEvEoY1awNWzp63xElw3/bJ5J2ISl07mtZtgiXvxvL1KC5L7Nu/KKaonG
S5YweqewZZHROM7TuUbw167WtmttywZhdmQcE5kUCCCqbM4eBLbf59kPYXL5ggU4BlA4R6zzKorz
hajwF6akIw24/+okEbmKn0IeWaRRTnG7X+Iulb588HjDJyUXH83qVci3o4DgUkd2Pig6PNu/US5H
5bKM15nNIEhBFgizqAOR1e3M8gkKIq5g9SSrqNz/Ts9NCd0+9bBjeC5G7thMjZqw13nyBjG0OgMJ
g02Sqn88lwTXSyMYz8D2lluVL7YQQ8/NDtnU/Rz9PZJhdqS9SHFr4IjXKSg+cgQcwrxT8YK1ItZN
jdk6FJ6ZnQ2Kmv4snUusVyaGs32PYzS+6l3000j/LQGzQSMvZ9ySU65PQtbN9KYaiX11tR+zF2q1
ZUljJkC2C7ainHMKUEXDi08ZzN+rtgqiNqkd5OCc/dpso2IaLNGM0Tk/IKZe5KVKJTATWiYaItlw
sJyPoie/mqBB6zRe+97ewwvf2WKDfi5fFuK2bMg/FnJPe/FiRN1Q/XEUHYhE3jsQpqx9xC1UzYqf
aT6XVuBdHKDCiTrd4xmZhgP4K4kWlZdMHugF/oOjA9sYxH4lVt6i5lP/uMqY9zl/u9vJ7SggRJlL
mPFtc9FCDSW3OSbLHrgUOTmdAdLkoULgSDPRyejX8ZL0esoUujnvwC8eSJxz4gc3DiU7zTkkzu8X
vRqSWr5Cc0Ux4/8psaMEciuMmITi6fnmGud/qJsukol6XlZpov79R43yfWn0i6vgy4pm42zFABmu
GJzU4gPv0ctpVZxPlNAfBBYDDDRMTS9hn9l5hINZsI86R+ppcdUYs+LWiHjzbcv9PyGZ6PBGviXG
9oCSKGoALVxerQqSDQ3ZOtj1rMJ/FV6ihyKiZsIoYRIbRcdEMtr4qwudo1rFQ/EtOTIuiq/aAFa5
DdwAFae2XPfskNm+f0IGPjaYw5lKCmhmmhGe2dC4i1H4TLSJvKYyfeTXwszYfZHKMCunOWvT8IGs
ndGWlBYIj7hZsrOBKVxBNAMNGPmneop6Fhl2N9L8G+pCNW91NUN0RLHI2Z+0Nk2RWWMNP4rpZUgr
Tihl914FZp30IN/Hc8s1LJPaYoNgHtDKro0Jtdr5dqYVSUvKhM/MdzcocugM9L64FEZjQuESLA3f
ptsDU63K/fBFD86UlIFjU+j2J6GLyac03vnaJjYbH10BeQrjpulmONSSz5GZ4xj0BiNzMizR3P0D
/qJ0jh6N+Vre3ZqJy/uh6EKZM37p1aiO2DOT9FnTLXrKS9Uh7W5txZ1SALH4NMjjCB8EEn5aKtvV
aaOOfU7D9n3bXFpxJECIeW97cfRo26+YpqPXOSHqkJ31mjhan53+/zs/wWrSwA4Bvso/ld2BQZwY
NHf3jMs5Wp0PZHkD7gJT0+ePvGiCSdSdGAMwPEn1wW2cH+HpI28XD9BV08Po5HZKxhJB91twCf6E
Ko04j3iwckhDrFnSJXS90vmcZ4zZanTJJYY+lbSw0N3Pmwv2TYepVAZoR5DxRgyd7O2kfNkpqaUB
P9bwuADiCQb087kdobIgYggqQ4ezfbUMrwhhJ5owv+Bj6gYiGlACoCXEfxArn18QUg8D2DjdCpJA
R6IjVlIYj6RXxj50HBFgp2AF/JuCnzlJgCEozSqcyY6/OFzQVDtrQzVu/EMHhDjniEURiBqFIYcv
KdPkO4Rr9irPGCfgDwKcRQiQa64QBjHxlnf8NfQ7usr7Wvyi2t1/NWBti+Yy3KHNXREHBafAinZK
CKUbjm+6qef6k3YT3hvc668V3EKo1ti9yF/6tRCNolQ7gBXbRGUkKqCM7IhF0sOWOQc4eB409pO2
0hG6rtC06z4Nwa6Bnch30bPuOeuPvZWC+FgW+010nmFs5D3VMA1KivfEJD3DBkPf2ceI4DXvITMc
R8wiyV03of0aGrhT/7LKln3wHBzLsW/2fvbXKE5BeNwN+SzTabeBETXErdYRCmq2ec1ktAfIWkVW
3ktdSGeLUd/2YcCu4+mLPttFlqDYuIAwBQKMYZCswdaodxj/BbpciYI5reXD0ZtIlDqiP0//Lpmy
y9jf2IDi0sL/xNcDtLqNfmpRSkSKTCPly55GZ5+UJL54shIcPGVaFaN/3GxhZvpMIILSaLzTAHeh
bfWpWANgl8AUk05Mi3Pv2SSlDTlyTNONuI4DBYo3xOF1qRsZGxMFBCiEsiuIiGRrP9/aLn5hX11o
sX1yQ/MNWGV3IU+15ALcM/66Y4M3lkwbFtHoVkovxwl6lxRigpdLgV6VrAc7lAPiHCeAk9EQ0sHZ
IIoba80MB54yvxsakvY+0AVoTY96lWrv2N3XmReGZacGPbXfWoLJ0j23L3Q/BEatqvFOODOWF7FQ
sGleG6uo5oOTPlwOeW9H6JbOJtcrCegyZB9l2s2JeoeiLx7/5/fMWwfIp9z9rpNpYCfWwf+SMlHe
vh7Ci8r3vWL/VeSSblQTnjVQxPPTr82Y5LeZNeeMkCMEIqqSYrrhcv0YVIy9zDakCn+gJx8Kdzbo
NBmyAwY26847KPL6YlJOjuZ1lAr47APMVv7DkewmGPt3mcpqUJjzrKwi5RG3bSfG8kU8rYNMQmRo
R1ncK9mG4EsOffims8YE5Bl6T5foLxvdskrKrKFM2bTogAz/OmYmMujXKx3EUe3fqSv42uvoJ25i
Y40QeBR/BfmhavXKA6n/Ez7YY5m8TTvHrrVsXFQ0pMW3Zl2+5kgRz3nDOIgUHKTTiBnOXb/8nwQR
ktjFKUAN8MxBc6RQW2wQNREfNa/KFygI6VewLTz6NkAs8X9b+PsZ1MS6NmXK/WK2DoM7FKUcwL5H
aQ3n4S2FBW9V9aO0tPMik5+mLl7NSf67wS9r0Wo8aQLxfy6wXY5jaQMWp+UVxXgdWW4akqBAUpxW
YKxcFs/f4kTCI57JqsKJ4PCSlCb/YkO0zIs9e2JWwEneawGLXhLF+e2WjfFmT9v2Zazx7MzVPnVe
H+mTOyTU9kWorItNzhriEX9UXF4tQokFh3l5cBF+VYIEl4kGN+kko9PDFKM6R2wYehf+o7hSU86N
/6vOt5nE60UUmy9PEJN2gAd/cUO6wyAkuccBap9AXGiMRWYoOjZWVWk9xA6jvzErVQ1KXX9SSpwA
vrQWEe7tOG0q1fqo7kgmGkUk5X98dHHX7rpwZaehOPq+F+j4kKdDLSiLB3zrStb3FQHjZg549R+q
WryXVc9D7DW3MXKTM+r4z6q7Wkmku3zdKLSugZiGZPr/TMho1EH54Qld9T0/TjRfuZjRn7hpY0gJ
hXeWxXg6bvtzKAi+5nlUCh0sDlzEHqwP4pm/yl+MCloV5f+YcTGgYlB2XPLUQIRiWZvGq3+2+w1A
zoWLkSYyI+iTxACEroQBGbxMY1OHBEAbnMko2K7JDS8F1bN4WhWGw5azL+WSDcd4u8g50/5vm9Ex
NuFNSLGF7e/3CL3QZfyB29kdA+rdbuoh2KgWE0Kmqki2Qrp34O8+0wHyI2vgztJx7zvS2KHIhHyT
iZOYgqdVtOcJkD2Xde0AOWhmFEZ+cZjEZOT7J/CVeCdK42FZ6J1MhYjhOrNWoSVI9g2f3Cxv5/KY
IqaJeZcplxgCp+fX1nGs8M3DhfpEQYLZc3y9mG+jMpYcoP6c+ug7JwHmBwRFdb8qHTlfH4VGeUVM
YIwihD1BBD1EIbg4eohm995Kp2ad0uiypDPeYqQwoGdce6sac+xzYYKKjsp1vLJRwMyd7Ds66aH2
9g+ZecZqNyskptmYDdadTZLSjZ82P9k0L16EsC/+PJrMpiCk6SPT9IPVK3NLJx0yhI3VYcI45kXK
l/sZKfuNzgcj6ioT6W4U/OybWwC3JIBKWPgH5CTyoSMIsv9QHy8g65+nViyAtbvjWo86rrJnySAy
KKBpKUM7Moxuxft59Myhh7r+QARA/9qsDsYs5JOMQcCx1RZK/8dn18ESFFhjCbSvcUNzxQ/3Ay6l
AZduQ5fO6Pb6FXqAy4Lo2po5NSgbVrYZd30LLSoyGuSUJPNNxGOL+yEXR0URJDq7rzM/di5tCJsC
zqSdqvkYghdqHK/izYXFf5IhEOE2XCVXNl+0145w+v8FBwZg++UsTPn4LSZPAwzQSYHMUFNXmuJa
9j3nynGUxIk2di78ZhIjFRnROXUxuSeLSMeNN8DA6nRNTHedXXgbZn47VWasLyDqsNecNg6GUjE9
t6fPAeKp9Lba2ngH1xL6yx8L7WYH9vryxT2HPuzMps5xLDCy8atDDuHNuVg+BKEcXMFuij61kzFM
UN9b4VewS17XTAqNhYTGN/Mupa2/O4zmYicwyIecwQI3GpZER8+uu8ft3euHrFjvjfh255luO870
nl9jKeUn+J3AkG2CTveheOKZj5cWVTASX0lxTYBa3a3xiMph53Cy2AN1cl8CfyVh+vDSztfUnEPW
RG1z+XB1PybT8zkGv5IgVjJUQ1paPMqSfglBNp60FxS6tYllMEN22rOwLyWDAo2MIxDCwrTgtCSE
xVH5rLzhY+tPvZNeBxtckH9bfOPgmuRdjPHJHQPZqFARmnaltAWcXh0KRy3mu1+F4ix2mV0VsHIV
UKtZS1gRJP7lqHvRsy0wJ4JzOnkIEbZh6D3l6Hak2kZjnVpbzxziq+Fu1iB86Nddz8QwszDO8QvO
Al/GtE6OSwZdnkR5wydTNAjTiZbLLS8WBLiLr7smyMVwgQhbJOC7gqFuJRCwddaFsIylBMGcyTOp
MRo0/KMnprRqNLpNFvYW0pN5XFIvRUd+Ybng7CESH2KMkavAy9tHpE6RZ+9HaKLb+ciUgueKigZk
Nw7/2EPhfma9u1PWTiYb5njnWRcd8jm5KAzv1tcOeB7cYd9C5wv7uAh0hjBaWs2At8n66lz4mVyU
D8rPelNmN83mohvuzNmocWhwU66N7Osy8drNBIS3lX1LT97R4tn7AzIl7Nd/MpLloaW7CpoFF7ox
ztJdlsg+VKHOZmSAzuwDDn0W4KNcbEFKN3fjRw3DXS5oUry+GSpGTHRdDhPMYomqRVQAX+jn4uxz
JmpWHdHXGOaN5LciMMRekCU3plMnUB7vIAGdOMVl++H0htRcyApuKOs0AChD2MZ1UaiTovgWDvuZ
FeiO3x9mriWz30pIpo6amu2ADa1ZjabCSsRt5zxHjFmRNVQU/8VdXcPJjW8eTBUxVUYhi87Xj2kd
EHUBvOSelT4T4DSosXszyiwPrpHSWzCiLZV0NrtYmViDpiDpxg9KtMDHzwZRZJyzjKccnk6ncRU5
q0Nbff8F7noGAOLWE+BKs8wF+c9ap+Qx0+B0bgZoj1Xq9P86J5oDl2jApsnU4aWI29e88tEhwo2q
+Nuo1MqRGlBmGrnyWtOc67E9v7ZMVld+TL476GLHeDJ0Z4vyZujMyHSXpbW1myhneOH0QKKtCVwf
rhvSzmCv11Z9FY+9jwYH6a6eFjTdxnNRc2GiWkT2bnwrvKo+a9r+B3yxXSdtkxEoXeyVqxQKeJzt
gVCIy2kAtNdEnIzwGG0yvpK0xuO1SrfogfeEHVqpLQ0K3YxevduhxtxmpdJk5f57Y3zTXh0p7+Ey
6c27H9gsKzuwtj8o3kfXE5UltQnkiY9t0dZVnH27WIL6v9f7V81e9X20ZzXzuifEoExl1iRNzm+Q
TOV40b6tc989naMBSKTfFayfepgaeFs00M6pfX2+uBV1BbSKdDGUkB5VlpLc6VmeR5lo7inCtXdk
m9WE2cx7EtLqCDsI/HeWjJAEb39RVvXfT1lGrGhuSuVscI9jN+A1p6mAk27VRVkZVHcyukVsf+hZ
a/djRy9XgJad67XQDirqQe0o2L/qx89tp8uPyAiDGfWZN0mKToGUGiMs3i2jrThudqacPu1rDXLZ
qgC+wOKcxpGCukkzwFuhZdm8F1YWJRF/GGnnQl2NqadssOdbftNN+6b8pXkMSuQMVcoI9mL9SPdU
5aafc/gFeGdr3hQLC5QaIAgSgzLDrsoFS9NIUGO4xyB+8EO5uooFWxri/VQFY2CPWgc27KS5kZxa
yoA3gCoByRW9qeL4lezeE5P2kN9vcIks9dYmn0sIqOOB7EA6rrn5nN37S/XC5CPoFc0Txh4zmYgl
GfKRX5wXqaVK4HJGoQInYKIzJ88q4eAVmITzY3Uh7ZBLe9mCVMQcbJcDytAYGc05ZGsbR+GtVGDj
AN9/R24NfjggurBoJD7qDmH7kig4doMhUKwTAzQgHVaa9aQVG/jYdmbTpZrE2v9RKfnNqaeE8jbV
eef+Euho3anOUihuWSkSp2QN80bxgBKvFIygnA2ZT4+leFpOK/Jdlz0v97gUhInhkYrpuKbDm8NC
qsI9+dfSrJmtG5j1J/5kv+8kIaCTr0X8/1AyfpN3ON1KizlcTCH9qum5H28bZbtoeU/4Z26x/+2g
NeMceE4iqLkoNNWYDWTYySSBojX2QYXuzVzJHqWpOUiVzA9BFiFE/r4eieTeH3tTBrXTnmf6C55/
5GQDHT4jsy3L4p/Yvm0GS7zvyQCRy0E+L3DiBlPCusQ71i+Nug1u/zX79HBmRrdcwORffyawv7Ep
KWQbidoDCy4AwhD9cHI+WzStb9ZX8NjJnOtSWtaJccT18msJUO4Sub4JYl6FEHrbqRrjz3Q010EW
85EZCWziNqg1ZncqZCw1StHPJ6/fIEAFeQlimjh7y6dzI2DWTri5Bs8OxxqZx8bg2MQXI9kW3CLq
nJz1MnxNFmUVhVTQT+AmcI6OJRUL4ZTws7tToZxpbq30Z8cVPO4msu0JFLS1hRRQpNVcQTz0d/mG
yYR3PfJTxAt/8wDFkTX1qNx0pxwIMfBkKvmpsPEvXI9Aaves+AfYqFWoJ4fUCf2RUAa1VSi6RHeJ
OTpRTxjbze7BQ/ZvAnQmpH4B0axXhwPEXAlIU0BL56L3jGEdeq5Pfk9hqFIYAlPvjo9rbVezCJB1
NkxydBGTYCYN3YbznvqDLAMltBhdpICYckgUFVb+5WG1xMjq5EHPBcKGLCb+DGOT6SyP/aBHJG6K
tonaKKwhvEtqaeaNkQjgA+Ua0wpRFCrTr1hsvlH1B0211UHEoffR1/sK4eGiicrcAVRhPwFkZSOf
3Bg43odU6eP0rJhrt27NpYTbEqAeh709bp04f72eIwSEZK8im7/j8yvybhw3yKUsr4GSZxuWI+vI
2UFNCGjeAYmRZXUMkWcU+iiIRCLnxHaNxcRmg0yxofkSmSB33dqZSh9opC0UGcyayzgVaEHF8rxh
QFYNIKZZ/Eiu4AAh1fACPJKahI1Tbn5QmVKDB0SN51Shtmft1Q6ZMBwcVQlcDUUaBaP7Nl589lc7
XrsoH5vQTBw57/sV9XTwoM7k3T9NtGC3vbkkmdKLHMglXCVgjaTwAimkzNs1mrW3lyWkDV4dBL1N
kmFL3eJkwlY0te2tzuisa84cJv+UgFGVMwhrNHWoeJrfRIyx+E7kx7ArUXxAcvXpWGKMJGdlxx4j
cHrt/1z7Rjx0XN/doWOB0jj86swNv9HdLYZyj+hz4NDIJ/FrRtOFCEPU1iaW7M3RABlxQWwa+mtj
E2VtJhLSGFXIo1BBpEGoSZpAKSFWPsJ36A6di1Ey3DuPU8zDk+dwTiUltMKZdZitXdQkmnPvs9KF
TBte5ief3MhXapbc/5buK+1WOMQc5UTKo/wmZTuD8sLLzlsULC63/KBb9THugVPOX9Z7Eef9sFZK
uDB4hNa8pkz9dmE9coNF1/+QloGXOjzM5mEMVqxHlOAdfhbUz5nySdUPPbH45Ll+NCNljCNpBZjk
aqjARxn/0O5YGO6jtqNqCKLC5RG3olMPgxOnX94Krsq5mgxN3co5J36jMig9fEjOW/B8HmOHAAKm
DMiiWu78eJmg9hgRDr4RaFGbXo+iBuTtqCZK0USCEQeHDimPl2gHmAvW8nv69eBszkaSrVEv10KX
uMPSdI0AZ391qn+3n6o/BbDT33oWZrff51hLIHLdvt3ANHTVoZP+3HKtZtFcXCtSDNyRPz3Felc7
achJVS8NUGQLjTjjm42a5gMHcTLAbsts5BnroiEy6m3rDtFaHTI3sPYin02oQ6uxWYTWyHNeLxlC
4KsEsy5n/aNPWrNuHhPlFMHW+WXh6MHnensFosMcHlzk+HRgheZbV5bfIWK+rQZjQKlXPHkE61n3
hyGR6rdssA/xogJadazbmJA68Z2uacM4SLBrQPcHa4vINfZ5+dNMmKiZ3BjHs/I5qmMxY8YD7Tqe
JzFKfGoZvXejc3aoMTACfPiwGu+u4Z5BVEh6ZTXICX7YhRnOpM+tD+YOvaILYkTxf8InMS9QpzxO
ijjuQ1d2VlxyfZRzQRy7smi453zHieKd28MygOH1IZXIJQ8ecNba6C6fOZBKxwYo1CcWLlpX3TRU
KbXXrx0DFa3ZOfMI9FQCZn+OPYOjsKjs1llpX3L+3+ZkYt3yVuK8TVygJ/jQGgqGno6CUmgGnc6S
YDAL75YAT+3WaGOvdBo5HucuvH3vYat10KfofYXuCWxBML3TznpElII7/oEPuyEtA1/FsiIuIIo6
nFXMNQ5i2zdQOAJZj2NuZobkzTYBrdw+yKkt/ZB5KS9q3XoEO0c2RxQcc8e+BTIwFI1Nbk2MDbgv
x52MauN7sRK1uYjhcMo7Sru3+XEQMKNwnwIhZI6QmkeUpoG3VffYgq4PXpaK8PuoHuVZ1NTGN0Uw
t4k+tErFp+WpdLXdKXXpKbOz9BDXnvTwBQh4D/FzTYcLk0jE8Gf76cFXcCHeHeMpysJqdWC9McHm
eHhOjtmCW7Y7uku1u8OttTmgOSmwx/9fEcGo3A3BDNHxgri5x6/fFRJws4ul6FkSFtn2UZoJ1aug
7hNTa13dwlsCo8rTygebbcn7ieEZpO21FXo4uH5f136L8rxTsthw3dBuMq8S1HHHO5ctOrjqY3rv
7l/PXozHvYRgKosRqNFv2uKm9cQ6vjxquIEprEg/zRjAL6rw/c5Dsp7vIch0H/PdepPx/QYYbuqL
CjXadnqgjaDBM6ZXTg8R7tNvdsfGXwe0NSqkNQo1Oav2CMHgVl7O62i01alq4flXIs1Av2LqjMX+
XAxVi7VRpjr9jlp8XHgDYr/ntwfMGDQCi05OYyBYWUmSllhGHEgUhhKBhA1Abp1vHGpRIPZsJdbx
xy1UHey+fEKlTmLMLcHZI3zsltCcSBjlNs8HfJ77loQBwf61JyOhpLcWPMJ49ZR+EsnpbnpNyE+w
ntpnO+/4299/VV6eyrCLMvb8cAD3tY499PBfgNiiMgassD3eFLRqoUh6Qfx/EsZhnEnbOltcAxUW
vYWuceS6/EgMUjX3iXAjPJ2hp4v/I25SVJrgdWNNbjJrDOqvam3SU+eDZFsQftlUwa04K3LiW53o
eigcs3nvft9nfvWg3w2NnlPO4d/+8zo1af89hD9RYBpj8naAERcRdBgHUJkhOcm+tvWoxfMo0+Ye
OQ/BNX3DMi2WLuYqnQZqY3ew54qCfB9CTsKlEUo9FLDEsSfj3nj2PLU+GyyKgVUJhtByfVciAJUb
gxHj3JiJ0BzjRvl6+oEG/Y+//ezdLOZVSWd2Yf8/rsmT5neon68fjPajI0kr3p6uyxEZU/6zTJiR
nvWLpoopHodhmhne8vudFf6eK/Ey1eCsIsV95owjbrG9TzrEuonMDJ6nFU65q3Cxnga6BU/OtLvK
ECqtP1J8YWbogD5o71hOhOeikUN1I45wQ39aZNgp4ZpeQ06/EGlKjCCI/xu4taeH/rXJXmPGmtg3
tKIIgt+bPKLxiht+l9RCdUD94s9qYmbmNBA7iTQvPbWu52VGPEQnR4+NOjz75tx7I+LNW8fLVuDM
K7cllVYI+szI2wWf5/jTbWH7Oe83Dbdn56nOG6OndQTuBAQ539pMIDEGd0K7fxiLA62NVX5j6hO9
SP5/1qYgeAqgETQwsE9HyKKwZJsdy8r9+W3sPgaqJ6oke3RjxJkNaR/tHrzsL3gJ20H/dmQlCv0Q
bAlqv+yWEnI97psSafDPzmCqfPJZG9TQew1yXp6C+enRHmkIDoFuPF3nz5Lci8MDdN0HrOVS8L9b
k8fnhPyB15n7otW8CDSUxvvPnUQr8QSREDVVEZzc35HtAzQsqYWen8dgbs4hSYM/xpJY/pN/UnLh
Q6YL/oIHTityLyMN0tHO+wWc2yqHhcRN677uow9LOGuN1hgp51k+hj94TfxR+jpSrEdIwASMSTHd
ekPft4vNljb0/cEcfbUZalAe08/cxKonc2BI3fREy/R+8FgiUH4ubLQ6DOmbbEA8xnOvx6aunSuZ
Rhp1xWRuHdBYdC2VlP0DgT0Eg3+X8JeXXDxSljdQ4zitgDec0Vi8qVq4eCQSL05uBzDiiCtFux/r
AS60SU+BLD0O+QlwJDJ3v22ZIy3f8m/J9wjdZuGRvSDTwIy7ujjFkuJSd1BGF1rzIRlMhtV/tkQQ
Y7Fd7/CgDUxlMBrsxkf82x5SyrpXlYIKWGv0wW91fPO3hDYnFMLfLUcC00aVzhOAvTnVZM7tQ1cl
IB/7baIRNDLSwkvz8qdk1kliOYje91Y3s+DnrTM8tI+vnp2nb7LLEyLGwKKYNBWEGUh1wZHYJjXl
r70cVZBaQA1iG0zv9TDNnES2M88bO59IVKHPpWnWZg9AQ8V2mmV3286bWXufQUMiDB4Au8fOlIEj
PZsdzUnnfG2qZVwk6Gmq8Lxfr0/1/0oZiBbcJXDHbj2Qt2QAmaSl64C5D2cIVwWMaHOIXW2Tj9bN
e2gz151Fgr1tWPhK7/PwgYcPw1MiEEJjAsGe6ohu85CIE2HGRlRBSgV/rfxSlKnPp2vTXWJ1rXnY
ZC5tNN+dwcckTmSNIxqyj0deYf2tA8QRdvP8QEJ7AWJRgkRChBOCMqxD7Z1Pp0g2rCx4I1kgWcGx
eZvQDkhjadct5HQ5tXBmUEIUGuGs0SzzkeviOJ5lj312YslyvPKGXNRNaS6nJopA0nxfPlodivxt
PVYGX/TmnXAEStCiLBHJweFC62KlshkMYT1EcHOxK0VVNETqCKUHDRuwxhF6g7cHW9BkWHb3f7nk
XpYq1nwv9+b8if4oywshjE6M/nAaGM7MdCa+Y+C0IZzdzYTwx1riFvTgMv/gSBa3pYf2xKbXhNsT
uA5PPu3HD0JGfPIQXVZf2K5nSwzl8T4ZjgjR02m6tF47jHaQqWbMlxplNCIL2v6iHH36tNf4Qwi7
ZCYUgQsWKZbNHJNCCin6fDTy//ON8W+lhHwbrnKVxjI9ZenBo+HQffjGZGKHLujXycn0zKnhl+S+
jja7999/YZ+2Tf4v1mkCkJ5dzBQqYTwFXmG+JPHnE7XPNUdUbKlgr492hTtndv9iTsczHHN3LmJd
nRF4kGZzGmtbcHJqX5+DJMDnouRY20nj9MwDYeQb4Zd0jINV8iIkX8tP3CYFNqeR3Pyo+yusj2O8
LnbMx/YOubjplCrApgEPLreVNpbgZBuWNS/SubRRjvQ66uPqfI3QiFcV1HnrH5/AHi17eTEaBEj6
YVK8oCwYEzXE0y1ZNCzByLwr+qSodFT1Eq8BlODdoxf/THbnKJUsd/OsHDv703maFyAcDmiIMmGJ
twnMJSlzMWIErMtC8kSLYsax6Oa91/3hJCp1q8K8YO8+rm8QU7eTxID9S6WRiD4a9rSaAGfiw4yW
KbOxZfeLDCA0yv/9WiiQhYZ0+LTsSCg6xJGRWOQlk9Rbt7rMMOju3sbI0b24Clkc5ZcOBrBBOhP9
w54H4/vd3/asvSkoUe8vYh5e0YI/mxwgMma2m7rUPxXxyFI1rwxwcxyZEb8JJyABQN4kJgbzap8n
b7YyBkQBIyllGj8qXtBhtPWHgiutEOz4BXt5sgNl1/mAsqVca3D/Tp0ZM3rvjGZ+QoDJaHe7hIYt
Rd33fUKowtrcXBVOqBQapVXOCYQAbMSIrGcDsbbxzgV1yeYm9N4N3smsrJ+SJr5p6ClWZc2/PQ2b
EEM6U9DRm2YVbBmAJ46mdHny1tQz/U48UBl2MKartVnQy9L1VsNCj9RK7wN0ByMJ1c6NZ21bAmtu
fqehUbSN5quUfNQTFbJbV4GbfOZD7bqzTCCWdVSHWQjkdiYgMxxfabfbs7B4L8IXIJXoDxxIQV0e
CMeB1MS9PK2yVYsM3c4zWavl2NdTRojYVvfSABSz1LRgIvkAp6vNaZddwMSeM3u43Jc4pnA3r5NB
nISZTUlp3NrcLe+ku+W6pJI2EHrmQ5+YorB8uPt3eiynin1Eam/42NPbpbi1n3NAE8gKHS2rcpm+
qSTBYrxF3x9sBQVQeKOTo/lIcmA6NNEqmQCwwFH1m04gYF0hv8QoVfiNJW4pFH0sd/jTDL4G0pW6
OTDOfz/ZqT+bW6QMYEYbG9I1qNaBPaTMyfdaRCYrKYpk1Tbt2UfN2YrpZnXCqKaKgz4gPO5q87tI
Tk3FQU7TKhk0ZBpTksCG4oontbHNhlnPHCQENuKH7VCjz2TN3oy6gh8jS05r6VEvyIhiOQZ1XOZ8
Uc+4HpYssfD8H53Vb5Hg1VBhk+NevGEQEOcCzgqMVyS6LekjfKC3haiJwHN4pMY0o8sRe0el5uG5
OP0ym4kfMpsIw2ZthSsNi9DC1dJXOc9XyuEwZXmATTEQjjfJqEUqD2fNCtzOepTVg2gccTe2MbUJ
02cvAlUoAGDUVTqK5P/miCzQ5LwS4K3q0oA7RQNVhbfMVZZ0ZKnWw1/KmAgUljJ7bZ8ZjwbxoWFr
eaO1gz1vIRoXF47A8Ixz3rQW0wzIQgsYA6j9k1FbQSgRrOMeAnqAxdHMMdKrSGaaiZrvGfzzDLDY
FhBwfGn43r6+OCgyMJwbfOEWSfEmYBJGbuokh2pztMdMep6dKvg5cPh2rsqnLeTyfJvNBpRyvy5Q
SjyhitVE0kFlHr77pqVhBwK28Ad3p9aO0QXWPe/M3S75kQiat6sPDg7PtDkii3l9Sv575WhWKdZM
lHHaAjXgx/EqxafB/n4jrQ7G/x60capmq+dhmrm+KyffNXwU0MKJa6WRHR+vtaNe2OjAzuaclZgU
lxDWPvMvMvD7k5Mrs3iE/iiDn0jGWNqLd3YKUQaBwUeqEiWndkoxG9qdaoKzeQwaGy1C96v4nJpN
VkPLIeQw2szibOUXFBjnOrZqh6WU+yDe1FyLh4QICynBboTL/yZYgC1B3smTc6UMFYNZxdhjofwB
g8LiUFuzJMgkKXerSc+Dhjm8C10nljn5Kn8omuPxcggy/In9Ontf+AvQh9x9lHiYZbensHTQU0nU
XACSLeqNChvxJpTd/gEWNpy2gEbQn0HjpXmjCJCiVQe3IOLlBlfw8GDk9yMSJyRdA8ObEjgGML/V
6cvSQNSJ44AHBhoyYjv9rdnSq8hSqxeAGsMEMUg35uypEJx1j+Ci9rY/Q+kc9QGdOiENOE95DNt0
mW5QTBw3FLvXM2M7RFQyHBQxBhureOIAKzZlgiXhkYd0nI/dhin5zhmF6PNP7CbkaHhHblMY0r+R
TxkXPo70BOkRw+aI2TPRtpu5pqpi54p3yB8xzV/Ek4ZLOYD8enLTQ50L9OhdJKN8/FDOspao1BGW
XTbnaV+/7G74fBDERmLdIO0Lm+zDpnuwCdxcKSNs+3apLHJzSXens8u5EIEgXL1AB62+YnN6rT9e
Bu4pLqRROy0W++jlI7s0PkbIoY/hvZLcdY4lCs22R/r11Dz7zvjGzedG1OfbXjPBKp06KBeud7D9
osN1+wYPWDhFUcHQOKYF/uDJE+NwXjsM1kj2vhk8rNVq+orHpXEwJGufa5Qc+LOBOzaZJSJ3/+IS
xzbtl7Vg/gQ1HJZ/scQBUS1k+Mxa7cTh4DZVIKvgszbNqdA8wFTT79kjsbAZ9WRwkeRldbibjRMa
dd/P1lUvCoG0E4kfLwvyzo9On33h2M5QD0JXe1Yr6DgtEGywXLTaoJ0ZZH3NwQ/Gn/4En1EI2Zmp
fKyUzGDEWkwDNhGxlz304A5sMqhwKk9nUsOrfwS6MG+SsYUUuaR8x40hUuriC4seInSMOflximyE
o4YuAP1XyA/PNxAlgzgTjr+Gt1LGNVmOYsYkVqEBO8USNl0E/ZV8xMrfdPpXF4rFEVnIH+srN7vv
P/K348VNmT3DHnGqgeRd4PuI4BsQpCT2oRRYGLXWichLu+Wom2/WCsK6DcjbNHAtgmaYcGRXA4Ve
UXD/tesKSz8TB+ZRQk0X1lcf6KcWx+syOBUZOTD/mKxQMzisk2RgXETDhQvzZn+Y8Mm88gunIbM1
xBRtJrO4BAKHh71MW6yE8jLHevZefhK7JGpHWqhpEdmCH6d5YpN41oZ9ksICbcfCTN6Hhpnq/TOx
KM6zwN6Fuat8LjA/aIgQniSVI8ongZs6bf2yDDqPF3RGeWNsiwCu3mzQltUvs5gQ3ObPhyxSHPvq
OYgwBtnr7wuwTFsg2h8nIdpNHk8lQ48qN7YJU5iLvUMOXs4dXQw8lIeGtiltSdj/crMZQiLQWPvv
cglw31kwJpHvS44SQ2LYt3w1Ga/ZtqLimSRMpryXnXMkbqL9Avt44vmVLEz+gmNrz8fIoaL3r3yM
7NKHf+upJjYQQpyvsIxnp8P8TmpORJNg5jAGCY7CAWwn88hUwDKq8pVu4uzB8Td0AW9P3VmXXHlI
DJc57R5q1XVQ2Eme06qO8Pdifq/tfiVPkXLI8Jmgj1zCTHx781oKAP7R8rsve1xJwQIRT/cbAswf
gK+PTjWICAC8UAQMIqQnbLcFKn/1PRyW6pASi1iBcZqcoqyTxJElX/wTL82tCS3ngjs8j1MWygWY
05XPyKoj/sIVmFTU0dqVdQl7Sa68wGaXabn+9vzW9kJG1KQXByxbqJVsELGmoRbX8+xcvjbbv1Wc
deqsWea9tN/Hn4sAg7E8FTfTtw4xX1zsuCs16icrLlXdUY3AEBGwgWg+JbEX3STDLfbm1R9XTtUI
O8UzxDufFafH+hbcvYT0A7kBJ2Vs4rfWJl67sDtXOlrkQ0aqdCWtBRzDPayTTnxAMkFKNcK512PJ
GZBwl3QG4Rr1cDNZ5rjn/pzE9ue1Z59FJM1k6WbNIo7wfKJHqmm0H3lFMOjAq+BU+NenWNeoQQI2
V+YM/2T2oBZlf4hEkWqIdDUouJCOs4WNGHTjIAq0rlSSs3/eg41E2VAWdzP8qlyfljRhc8wV9uyC
pUVOS2Sr16RSlJ/6LZv5Hn1wtRqP1auKnI6eSdRq9jpYzQqEb1ZT8daWGowwnJkcjMdVJgiR46Ha
NHekMGh0xYWlHzHo4EAPL2oMLZ8YiZiMx4rCCYGH2VV2fX82+yNO/YMS2X57ye0ujZpBE+GefLko
5K7PduzSVbVgCFkwLJMdfF+FJwJPhhF2gl8y8r+M/yhRdzC70gPtkLe3sAgTW6AGzW/UVUxqfnli
sm+FkYJS0dUIRKfOy2scdvRP7CAZM1zYXm8l3yNkHAhEhHBtlLwEftMhIAA+he508fY8LMlzban5
/rxtoGGdSQAQgSGbjumgP5M6TDOOGrX51I9MAowoIXqNUKdKhjsGTLAWk3qHToQxp1XQSoPKdwxj
6X9GC0ELYbM/UZBIrqJLKhS1eTmVb4UAd0fhSI33cL7qAIUPSJB1gEo8BrOgj9Y9o6F9DBrtrjDC
1eB7tdILRnFvO36e57IUmAVgJYpQ+tiWcDMzBPyoerXDyJS+i6lgnYB6nQxD+hsnv7F60gVpYegg
GU5Fez1iu86jAv5iRhOsrS5m9cKRb7+cUfLh4pxRhrhmaOY9q7w8E7Ni2VwNBXC8VR0a2Ia+5/Pf
oeBNHcsLO2gjNBBUMOGpa0fUfJp7arjkOm9xWXSaXskKIu95WyLq3JJqEoPGl2+ZUodyfr5YEh+J
TeK+VFitBC6isalWTir1jrC7UKvphBtMp/B8hPGKG41AtTG+9Rkl0Qq5Mo1hHpTnTZ/vKDU53Bw2
uxrcU6QX11sTnoF+I6AnGq5D1b+YD+WN+sYAZhdgpSBBv5ebcBxnUzqYehWUPpqBW2U9LWy1Qgsb
fdXvr1zfUVV33OKDAzhclO8UQ9lJDJT3q7jIaFS17b5E3h9vudPR0u58bdlJwOXu8yPxfHD44C5W
9R5rmVIRQqmO/Ckt38hhWZastUpFCsnISkT0fgqns32dR+8G6Dz7sT7rkvvHnkn/94VDQcVPVluD
sFtv+T5bhFvFDZ7NyUnh4Pkar+MnvFIWHBboObgoRsJzl8sbVLgGgHdLuqiw9yMWojbI8Dpg0OeR
wxcd3ObCrIMrqZ7ZdIM9C5DYDyQhABCgis40KQQBGkYN+ZP83XY0/fPp5Kp33hHpYpNcY4fAXMF0
CvNzvDP1sMKtzyXIBn7KPH2yNFiEnSs5mMSpdmeJrQHMxnk4kwm1qMlbGGqycuOWxHtnvhSQiHpx
7+nPWWb+JYQQgvYlh2GhBtup8AH5h5H30GS6Cn9jpXe3oFAcyKyI8J/o5waYObwtCtIW/60DEC/e
c8T7sTIWRyU7/hw0kMXZVuUydco6J7VL+Zegmc24OrXgmrzcat1/ax8prvt9VBEEzB+KMJ3m8xMZ
GWlskm1oTtUVusASpdqeg62KrCVn7MbukD75e1RthDJ3cNVxfjN5PFJnEDDkpHcBQbmRSQEtw+gu
iflzxtfTjJTq22m6ANkqOZxmWKdSvCkTZ6JjQLNdpvwyv+FRZIZKinF05f4HYIJFxB2StwLBOBQj
KJaivrJvNcFdjwOIK+2qHLG45wRaGFw93moMAkTr+nQbsMBRYCqj9uaQQizvQ9nAMOBub/CGsmK4
qW88F81Et88Yk23QmHXNXVHC4kZY1lvB9hx/jqtG8mLXtiyH3B4ApJbnhl16Bcebs5qy6w3lzrCq
pQyhgVwK5l9SCNJgSISr0QoBZJ38C2tgo69Dx7sjU32h4j/59KP6bTM7HOHN415LF9tw1cfV7mpE
m2jxw/SN+IXsDomKqdUhjrGSHR8yMgyoQvWlPqD6iuY1MsrNA6O9MH7Pa8AHWUQaURAIqxvoSeOS
9TvlZjiCM8gJXU6ocR9W/3z2lBERnHd0hlunq++dL4CmH9N3KtIt+is7QuDZSLZDiZHpsRzawPun
Se3FTiS5pH3/PUwHotQM6jzWEvVYKO2U9bjSTszMMmrZAg4PlXrBsp2J6lgs5Hsqe+f33iGGVUsx
7oMHOAKw8BDcGLmvttyfYLZD7bOkt9G5GtuKvRrjoWP0SWFLAMEjq1atUxWMX8p90D9RHTTJSjmt
sS4g7rpeKiSqvYP93lwWy7nvTf+mUiBDJBV7s9PLzNn8oXBtyTVmbEf9UnBlZON8fanuNAsioGMI
5RMb8DkKT3pOHxgVWwGEIWIvb5GT8GsGc86EzWpuSkGzMfoB4lN7QsR4wX/wNoLZs+eZE105KxFr
Q1gAzABan+R/XolFyaWJOL48Uq35IL4kqeINmGkkGHDjEi7GUbQwf9CfHiF2IBY0bm/MK1uKks7N
abIOOJjoKwIPeZDtJbEV5quOossvxJSxn7iIc31daNUqGTHjCvdDJ9FEBll2ZcVXV+MijsZFEE7L
GQ9lxdcuql2VnwIUv/SJx1FM7xhbzDyc6bqCqFW+86ixb5+YxtRI2EnJ07LYBywwU3Yaln6IGsq0
+QVWaj6kla1GcZFaeKm/5mnMOs2ehBG6Fx2Uahadp4OTc4Z5zHwqO5icprigK3sDnIh+VtiRMC24
wZistnY8OjgcKuz2txzo/hJiQb5xBS1qHBRa3TA7n0N/a8aM96InabK/O9Kr4+6H6l3kSFrhnlQX
aoc+9w5WCDYh9Gm8jC4Wiu7hfCZLNc913oz2kXPsNaIuRt4EcWnDv2q4SDDSNkWOcsL6mPkNqv6S
dKXcCCUhopkt1F9PCAhdUFHrv2OQxoSKvcxPNbA2j2CgTLLl4yNMcP5qoqWpnG04Ls/8+Nq95smh
to3Tmwq2j5BJu3aJjxrcza0dpWevZoi2F6RPGEpzcwfuw+noQKzwrIoldrxR9N/zpVVXflIO0j9A
OFe6HMXe7+Y2c+DBSzy2Y735TZCNN28EY0QRCCX+k6txgWwuDv0idUF3G3/SZZiwqm4chB1968or
vYfODDFoFENLHFsU2QIpBMq/vPPNW2QWdTqfYXbx+JQR8tW2zfFYWUvFpx7Q/7Z/sVr10T1f3VG8
bulOOkeRNxDdS1QYSO0Y1BUZwgE3s8b9cistOOKrQG6h8rC0IDr15EUQ9xA7gOKYjJvUlC1smljM
MqRQrUiUJrpANVLr9SXVX69laNPCehvcR5CWUpz5pPB58VlI6E6dr5cr9WaPda4dVa2hWRpxxP8B
DkA3WZIBLxo5rBJXPBnyc+infUoZBy9JgvIM9p21YR7uZ8L1in5/JIQ6CA/eT98tqZY/L7yjfaHW
GNaTl4azv+oZxEjX7ve3MwbORKgq2+rBa8LRWbgIEw0FlSS5N9WvrTU2Jj1lgmyYmqD0XuGGT399
2L80LAhoK/umi6MCMKBT+lgXfPOWe+J+CItmJNH2qrlJNYfkCyLRknZOSI70j8TO36hgAnixpH8w
ZEHR5S+kzbW5EVFSua3qcgagCGpCJSr/F8grV8VkOHvc4UQEsKP2SKeiNYprjgnruH1ifBIAoQo9
nje8WgIt1ZUAP6oDw30shg+MRBvZil99xv1R6RpcovE/60PoHF2b0rL7LEqIGBQwl5VbRrAte22E
W3TTSkh8IKkCiEKsx+ybI+0NUeyF7lNu+tVRJHPnFkWHYeGO+Oh9mu0AaIzMNA2jmEmIoVjfbnYH
W85cgKul6l7U++PDwsjUxPClrZJyOXLRLz0/SRIhmk3P/fv+lT4tCZD4WgXVmdT2rcT+ZvLIl99y
72heR9E3ImXQaJEt3PTi5kpm/lHCiBZiwdojcTe04wDsWipWJmBCE3375NQKGBZ3+qPESimjVf6D
ZUH7UvqOiv+cbhjg33gPK1o+ZOOOmNxeSnCCCXtksB++O4WNkx5ZGV6UXj8Z3wrf6js3onxriP/n
z3FIT81QxWC/xJ2fvpqG7dkqRkzpqPZExtGGKV2Hoy0PK0NUpWDQIOjG4Qj7DkznFNfJyQiochvS
VsgDayoEBHWSTHCKmxFHStZuBu4K7UFCqpZxe5Zse7XSxIFlq0/qV1MVfnjpTMYzlM/RFSw46EM+
sKqj1S7iOxLovKefynh34J7lDU+PFLMLv3fjQfUtLWYzeeOACAyyaxGPuDAgikUaX1QytST1q6u8
jZL2hl0T9j4kkC9X9aQ2qIQqZBfFj+TK6ds0LBuJ14RRosoN17PW+WrNqRwmQvzt4L/BBvAtSmTi
kKVBB10u9eYm3CB1rY3M9NML1Mg8NVIEAoRzZ7pKrZvMKoezRpcTkZ6wvN7Bhmk99k4hoQD9AwY2
VFK48ZonUGvIGO50omohUQtSR5oy6wRsXwfhU0M+ocLNu5w2/KlwfGMYbBitXZ9vvUznMxnJgAac
5E8lJNY9LH9GVo30qMxHcMekViDI+y3wfXXfc4P2SaBzPfp82r4fEh6f2j/KuTqRdNbofqs3g11F
1822JPZCJ3tYF0RUj851gwKmNFwiuMEs4LoianZRS+T0pfrdd/++11QxBI/kGqY5E22JNS14xBrx
594KqKc/li43Rd81qRKdRB+LfxpomxRCOZ3K1mRPwxUMGTpHwfbcg69txjs9z90cjZpgj5gYtV8D
xSxHvrDGjfpFbiVnyYofG9us/Ko0FmfRp89QYioGAPKZ8xa57sm1W+77/2MXDCTXjZ1RzOStrhbi
e5W2jWMOT+pNOdKoa/CwmSD+q1A9YowfHv3BqPZV4DeO7F4bFvMmCAN9+JXW48M0LFIexiYyUzFZ
ey6x3foVo3UAiGJKeSAoV12gDhSVbffFQCwvlJcx67TvZxoC2IdcLP1pXGRg1Qe2te1xlx9Jbi4J
LdFVSwyWNP7g/IakFh72pcPREAeJkExybOLW51Dhx5mET+Dm2yT9LYFaXXJ6MMLjVz6oAzPkZjZE
jAMXmbXy5tE3SPszBbJr8DNELxa65c9HkWmql/PbbCDf8Pf7DkT22qnFtDSoKWMAolLFOpRlKxVO
tZqa+gx6pfbC3avjehWGuBIpVvUPmAdUCQz4O/BaEGv0rq8QKSV+fnAqA/1KEiVYPsqVzZnEzq7B
VHC42VECUdLkySBG8AzKEulPu3ds3/1khOLljdBHbavn7YqFt7bmjlizhlCWG+zwBIuY8kdVxFaR
4kJTK5w14MbUdSb9F0+NHKT7FDNtsWmu8AEMJvV0hF9dA6yxxu44+4/nRkUj3rDGLfhGTM7nBl6h
ShLtMsm8tisiyS9IsM8gnhO/EXnCMwyj8Um+kCG5QGjPq7+IMDhqE+UvzNaq5bjOkuyRNO3EkC5E
gfiEIfOscFauhnUn2s5AjxwGM8qSvMDsoRi0pYHhIkjmmSsTkYcXh0WnnO+vq/fHIMANCILfY+sI
QMd5p86hYY5Wee2DvvHZUILyiTprEp88E4xZqMbBaLS187K/LH2L+YtGnYl6rckrHML+9TUkruCf
mw2KWLz9zCiyoAEJv3FNC0gZVKIZ1id41KtjAvT/hGwmZ8NcNH7iBmq4Ap6JBZvD6jLb9g9zV0U2
BHOhxcjESfzXSohsDKjJhmNRxcB0b7XeMzG3htNtd/BkYNeOhXV0wekUDRIGXig2QIzXdikGhZmK
KnlDuZ8GhVbZPCPF0P2/smvEN12+R4J7zL1n1C7FVzETxZliZ8YQZJWKgLBjUC8fiRcsM/oK8YKL
8lJl3mME8HwoDtdPltNo5QBC707tKo4w73rZzIB6c4cjj3N2Vj+xby1E1QgKCjApYcCf6fXJq2fn
6HsCiH+K42CpTGJ7FRwOUfTdwbYuA5o7NdO3AbLykYG2xB8FwRYoS6c7aYKyCvu49gHPQfTbnWDF
YnvH4ym0CtjkuarbI5OVGFKUUBHXAvM4xeWeueZs1t67g/aEeu7LqkJdYGOT5SAC827hlvn1kVdm
NHbWZTP/2jZsCSk4g5yGYvCAhMkYN8qZK/GpTNSfpFkEZvmWMGXvclIpEBi+bTIg+Ee4pV+gd+Hh
U+6C7KtQPQ6LPXfYH9iMBKEyISFGo871vyFtVH7oE+3t0m9jubLip++j8pW1MU0ZnH++pdbZIjrf
nZeoBKDdFxf4ppjY4l/pa5ORIIhoABWJww0B5x5UixqYChJ7liiYdiaVZ7VdaUNGMWb48aSSGn8w
KRArZB76o2xrVGPjQ+wxMUE7sXbF4jsstp3JW/9AOAhGYatqvmPiTjVhFivEYVq7jcVIBvvbzhTs
jwrTZ1xZODWWALDGmisNzklYQBcFbB33aLmNZ5jyf0JfG4IpHTJIoNLCqMRtoON4dq882pQ2n7Bg
qCpB6owQJcfDDFjlN1EDBHeNwMrC7WcM6tWbEXXvxT6pjXwm2bb7QDLimZo7uQ1zfJiYNZ8sOfDJ
JYJZGDHpj0qdrt3jjC1W/Bp2+ZreZu7R7jhy9mf56CS2Zp+wHIeKGB0LC/56NCZ9BgOAndG8uMY2
d+w8t4lR1vsFxtpULYc77gbgHCfqaILFnJhLAaLHakeiUtZRpZC6VBUV5sr+7NkN97xEnE/D1Lng
CDHpZ2nFOFTk+qyAwiPThaigES3Aa6gGgIIQahYVcSb8D/UI1h5qtAkDsnsLSKg+DRgUDEho5gkZ
nbjVo3gxyRkhbphAY6jHXiqBy7tmDq+/RU6nMCqGgiUVi+q4l095kDORvl4Eo6hf+S0ye5X7LpwR
GaYY6Wt4Tef7IkW/d5jmZF46ZEhrjjkg35JieJkbCLd8gQpvd1PvP8cZG1I/tjeO+HRV5V2GzXst
4ApCnyhnIpjbun5uJMB7LOpKWowPWkzBXGCi6XqVHQRxLrTa+zJOslq9/Kp93WHYLCpJuZPxZJJ5
FY8cMCYjTf4kDgXY+/bvweYbKqgZXqvHd9aKDfQtC6hTSk8Sc9y7Hq2ywdSys1FDQtQWcBRYajDE
7uRgct1tQ/NL6pLHGhXnmrM0noXoSUUy271Y5FWnP8hxp45siL3UqbVVWpSw9LeqBGojbgsAcnr5
YeTHKkIv0V2Mq0NpOWzU1J7DRB6pzzyO9u+ZIh9aH8ktM3QbhhngULkEs9jIQTwmIpc7IakHTZqH
h2PAPL5uqGc+HcpqzIo5BCHjGruRu8JmGGbJvIcgdY7/wit6RpLwQwaLSPEfjhFIUHF4U6c7Pej1
MqJfDFBIL09FqIwAbUOxihBJUo0nlJXthd0McIytPub51EWrINQ6GSScqRXgsP3SibxjZ10QLNoe
Zn95CXcNojJfhWtSmCudL+XeC0knXUbWzNHPAmDjfavJQNsl7ONegzEjxvMkNUOCvPgT1jYreIWj
UZALOIT5sDM5D1z2+3Mo7lvRbZizaLhyHJ9T6ubKD2QBW5acH4oEv8YUDQr2rskksbX8UtDIPLf/
seXaHvRcf3ZBFKEP/RUvUNrvfWN1T2FFEh+ldkcM00llIy42tpXlD1N2f9S2sRLqsOML4yWI08/7
vGF8O+AySaFJdcF5rDNJGrOCVhkwJtEGhSTMgWsOI5aP0HT3FAQr6Q5608ZMGFwWZPG21zas6Ha1
hnib2VrRoUsXZaRvnoZIGF8D0MBXBSfMvXJ/TGyG3QMdR5eZ6agv7acQ9saHbo4RQYgO3LTn1ixO
YDOo1W4FrDGelL5gASYz3F+n2jJaJrsE6DdOqLGv7wIbziaEml86WwJ4g8rJ3fKrxyv3Bw/PyOM7
l5r1eMBjKyPxe2UJot+yIsgLJOTGVCGaGAizTXYEajcbo6iw8wx+X/l035V63RPnEHN2CFFgJa8A
QEvoi1kP4d8IkcanZkitVPRPxsGYCGR05hHLIp0pZtxVuLCOq+FL7J8AhwwvA7+mRJZj3MWXEeQs
balr5yQBE33vmk6i4u5bs8Uck2LATDv8cyxV94vRRRG60S+pisR8XbnyBOcEEelyr7uszpqDhrOv
iLDdU0vK7mYhDTqhtn1q736v3Vs4/44z3Tf+78QmmJgOmNSwAIbcwjj+mC7aUKyBaJHHl9E9uzFU
qvqyELMC6+vCyvWp7obL7KQYsvG7tj6bE1WSBWrnV3A0XtGk6BK1iVYVslI/3lmwSaFtS4ukv4Fq
2ISHr3OafQ0SfyXujM7OomT7MM/BbCMsygiDQPzjvAAR98BRGiaHv4ceDM6+YIqRZxcma7ozsQ5a
9ktI4/tdL+aNj5VjDu2aDDpKIAOkXzHYqyIN3eMrAjfa0akbtBLTGDq+oAKCSc9P2bcpmlxPSF8u
lvRPJWXPRXx2Ni0CtuWBWYBxKdXNZl5sYHMFBpWShcziJmMO31IFryB4u76+9FMLfqlXoYcB3N4Z
w2UH0UXjyokzmT2SbWArDB6yxdMCyfbh19mLqDpHAkpXpnogywBodnlpuNRF9/0WrQMS9wBOPQeO
gWw20PVCz4HjGb4Q7xeK03F1iCXZYIiedey3zzJPCJinaghoofdztL/5RwyDmYj8kqGkJxLWhwZR
1EcmARe5gVo71wH7WoCYbcjjxVUKOAWqNWqEoDE60X9xMwQfjMCTsGjwRXR3Qe3AexHfdII/Ry/T
Gs9g4Cq57CFz+W+MaWVKYTZqqyOD8cmB2kqsMwQq68CgPYsXnPNpFC97LAWO4+VS8Dp6ox9wlm/B
m5sXzXVlUuxQj/lLNKG34tHHk3n7Ry0GVTUmyp8Enu7ZO6CjW18jNnID3Tlk9YzSfDRn+d6oMHby
gXK88kuGnIEoJmtH1k4W9p8eIlc+9TUL68s16Zs8C09Pyubse0U33bcvcFvXtBzm3Lpj0AK/828K
Ug7IxxzRsysemn00qkx7vgA1v9ACVKRV0pan4rOkohoXgRBIl4SChBIZcgr6ZdIDilukC4whhj26
rodpEGrg+I0YP01t/HHkFY88COnZWauCVBdxwWcE3rOUMM9FCFkjy2teOIJl0myK0ijINuIZPJg4
QwCMKvVp9o7a2QskGZhnc44Mh0JDdZIj0IpgelAZ400cE+2JS8cYPbDBACdh1peFAdnkGsfhjX7g
TaVmX/2wIE9XIaYhmt36xHJu28I1u2zUVyQ0l33GbySpPiNeoVv7Jn1r5MVI5TkzZAIaG4bm27pZ
qLyPEnAixu7RbUUakwXo2EyuixqZcosTpIUvKnjMuHomC8v3f3bvaUjk9W79+swsHHb0II/yV5WL
zXAgnrDMlQODtG9KBa/GH5D85GhxIgDz8H9nRtnvOfiAQs9N7AOArtySouLgQZMUy1PXfksKhR3U
oOxutOyVKOpeyOQnvvj9ca9h95xzx+ggoMN0/X7Ao3UTiiS/3onoHgm1AmQVQhSnOpSxmlMaBjhz
bLxLe6XUWqa5xwC3WlUPelVc8q3K8huVvumvkg1ZjmgAZHexkZIUISL8pMczY8p1mCyIsrZ/eA1K
6wChzKTjckQ3BPhJqJjDD+zF3G7ALjvkzFRD5807zxpj47YItkdbWVKyNVafWLczKP/EuRYS4K21
azL+hMG05hj5OcGMWSG6Qi7nFSpZxj+IZdHo/F+NoPdeiiu4xrZ588Lu9ZfchaUin3q4XT0d3MlY
HFsH3Y932p26pJQXOy7Lq324ScgI/QoY/M88wvbD6vt4XLamoOyvyLXBitfaYYflwFNPeVbGiNoC
3fDBS7WMbIqxX+kMpMPuugbsHE3GopibdzgBb45Dc2jRIZVtCoqKUaw8zJmkv7xMLkeJ076wZhkt
E8dWCMUBwimy9ghoBG7GS2nOebLu9eL03d2HGysZIUkMSVQBnWj26gb8AlMb3AsBHC27uuQ5g0gF
UeuGH/oniTHgOy40LbWk12NWxGUPCSQWomS0mmI7W0HcTNAal/48K55FObvhDToHn9Gax4nKwxkw
OEAiDRAjTpkjJDyHnIW7QAOF8BIjyYt5Uczd9D/b2jyZUBIe1L/ltAi8rJXdg80cSweT449am2Gf
ZsPgzgBd/uhQWhJWm8n8iNRVtyyZ/pvk5fOV3hWcdgSX8b0vTfZGN/5ByKjpIN0yfj2uC+wBq+oR
swGI7S5zatZ0heCKVpqcPfdvVphJHuRqk8F9b085B9CN1VxVcMdu8xFR4ypGckGBKUiPlE2fASgO
lnIHavKIcbp1s2T6cEIpjuvvBC2xq3qZx9tcjAYBr/tB/m52+FEtdcIY3WhSglGbpl+guPNg2tAk
UpZ3Lj0ZzMvS/MIDbGLQjJefmAfZfyBrDYMvXy4sNYpqUNkjflVkv+NQPEaV2BZu53FcfUdejTiL
+hFykIwUmDyPDUyxp0a/eMg+vR1ff9jhrQ7T7pn6UkSiiQxi5BZbWCNEpihZw4/A8Z7tj2/LptMW
qXLPODc2XB0J0q+uavVeE4SSycsXnghSY7jJdhiwkdErlkY38c6mAiC6GcNxL1RTK/wLM/zxvtbO
duT2jqfLJbr7Usfw91ZvWfh28X1LsLb+5jQkMsdtB2j36vuVkJu3DaGqOW/f9VpkhTjezWQaJMYg
fq8JInEXcoMpOpacfAWYQ5C9z2o5SvfW/CA5w8y7ZtClyuTtdmU02mmpQiA0zs9P/5awr/f07+DN
fmW/nER5lYo5rWoOxrPh28Gblw2ZnB4ZTot1h6UGmgcj5IgWdbVj86pL6DWoFqDMsHT+4Bx3KLcK
6jNPqCXtieJzylrpTc49hpeSdM/oqnVGrgI0TrLLD7mAHVzzacN00lqacy6D3+rqz8KSUPNY6kQQ
+2lhN+zviEst+SQP5Jt4TJoOs803ZTHs24V8qkRJBaDXcp+jUCKS0tC1xV5fDFJXe2pZHT2F1P5p
aVDBRk3IlUodpa1+983KsL/+KBnFamQPTiRoy8tFjyl8gRb3MIe5uaxS5qrLkxntynvOcqHziVtg
HAz863Imy8Zxcr0M+DTipzXbLsnf0Ne1F3fMp4QdQovHVtokgeV0VJaGmoEtOKUrP7YMMVDYgRI0
pyFvyrRyUif5ioTj/PID9I5hGwoIiGAUCYb/LxbSreToSDp9Q/nVgX9XTzDCdcY4D8MFH8qOHNeA
GtGVuu4t//6he7ngd89Y52YQFfAbUSdskF+tpuz9brRpl/DcQk+NpO8blqZad2A+jiKOJMQcAMd1
XCdjHW5r/4nqIH6M4szhv2jYgHurXlSTzu0ErknR6piwO1mS/AtBQt1iSaOnsPmpj1rOoqBqxfXD
HfUCkiLwcRWgCGkXPfko9AVjXyw6vm0npH6ltrdLd4/4bMj7et6nwWiqxgJc8fp6j6VRSNRdNvKS
4Rl1EfyFfCsIN/EUyEce6miIQY09IH9V6v7R18x655/jwcsCg0s5HLvQZDx5VKelp7m+mhLFOndA
xS75ZWw54bcyD/LixOWCfDI+lkhp4PvGEIBP2Qu/pcHewuIl7S90mDK8L3XZzipdWafZtWYY7t6W
GHt9oago3P6cBdIgriNTwtvmB9HfFD1nRjQ/L/JJRwuw5nYNPLSyDZ07qkm0cVCRBNrzHHwPVoXJ
kbcz+6zxW5jrSHs2enuevMpk2IzpulNVB+GtogEIXXNdNi0yXHXzJ89Xey84foWSsrvdN3fm5Ohy
mrMbQDftVPxnb/LLYTdYXm088qLJXOWhQrws/rc+Zncgy4Kr9wGDjLLmjM9Ydw4yZoLo6eWvoGGZ
0l6SAzswWAL1xquL6PaQM9j4Dmsk17nwhJY4MWheK2/1MmeN4sZja85gV7wPLfYCB457nrU+yHpd
V0ep9QACQSEQ5AbbtmP7IlZDqHjspdR588POz4qaQjh94roPebPNnz6vUN/LFaaNWqEgt9Fq8T2l
RB7HT79b5OJSjA3Ip+4Yi1Z9Nl8XUFRlzpqr3uuFu+nRogTVD7U3B/+YV8c5d2vdiB5RB7AkPkjz
ouE8ReWI71Kf8//TXkd7QcI7U7l8FBrOoInO2bM3rWzz2X0RrURFArPG5DKZa/thafVUvHbce0IE
PFirRRuUykfbmgXsQPXiIg4eBMHVGn3+SSigynjRV4rPOYqzuLByqQ1BSWLFlp9ewugYXozNLv3O
szRuIY4twnGiNFyyH9TSPrNlOP5HlDHc07lqEEyrO9VsbjaVnK6GO31+/6WWgZY8/kY+2RiTN/Jl
u+bTepLXetlkfwy0XwWocEEtIQLxNzFyrxPy0CEnnjYKmkWl0W8Z2aM+ijowjjE/00+sqHgaOLYr
otaicXO+UHrwlfqaze0MrIAvDe042G9LE+iWBA50BmULyUjR0o8z9QPR+kFEOAAW2Cx9pgkNSUDM
JaNnKtgiQX3VZkLyB6hFe1P5APNt3d1EBa3dV9KIgAsQ8oj0dhzMiDCLnL6SmuCdL0a/74qDLsFx
3rlVkXG51rkESo/gsJI/Ej9LcNxknyKQCtaiV+ip3gOOxfomMtbljpopCov0i9jLdLtE0f9nIG/+
EbZ+4p7m/iHJBUlbFkabheENOVxF0k/g1dOIiv0188AzWiflxE48VJI6NXDvjr5DJAEvG6/m1qTJ
tiP32aYMAOAPNn4ryMIgvreRe4i1FJKAl7Nfu/Vzson7ImiEQE+AMnWiqwfiN/yY5D3X96qRo2kQ
d/ucGQzGnyc3JdM3QE7YE2WDT3Ps7v432GX/DZ21nsrtBN7JIWHf/Y5uplnCsiWZHN5dk/4+tG89
H9sulHuAxM+WEk81yCcWLZx2IYThE579fMM41c6rjhDFFlrC9/K2JsG3c0EwOz7gfTvezuDEuUwF
qDwM1iRISqiUMIsVlySEM9xOdNCtK6EJYWoFvIRMNluB7ctvBIn/N0812zyMrw03xAS8Nryj2tcu
ahNbXejrasVfBZ6751U3/j1f8UrvNPxLzeiLoaPaxalL6+tpoYB47uaiDsMBtg1f7qGVOL2tCluk
lKqdOLoU2hmrYsJCCSm32c3Ccq+0ZFLWZTJOPE72ZrEW2WK4Pxh4kRpvi0HMBl2rSw3UKgVXYsY8
wFEmk9/IUYUtQ6lDgzW4SQEXZdEL2crTukU3Xwdo+4ytDxXmK/6ZtyjVz5G4nmoORPnoLyD0cD6k
vCsugQQnd9Ifrb1FtP6A1YTdHxh/G8ZJ8wz0zRaZvLyALqSwJOHucXG0FG/AfO/6MrbtR3YfhG5p
geTb9QMg/Sa1jy/G6NU9Y0xlbR9j49GHRhXenPwxrA4En8stLGgVnTxIy7eugDP0Nn/rChgelvoZ
fKa1KeNNvOHjU9uMgI9Oe2raUWd+/he69hIr4nBexDllL/Xsu11vzpz0Ff9V/V4iV7nqAhC1AiWv
qggV5OlwWglwzT4OG+UO0+u1xNbByjnc7A/Qgj6HGofBGoEh6Dgl7N1AHNzO9d5FTSqNEjk5WH9K
2zhkvqsv2GEj0fW1FjReF93fN5TMCWuLvIAUOWGcjGNkvkyYCQPDZGx34ucxYS21UO6Vx/blB6qh
1dZ+XOxhjWc06aeOR1rBNvNVvfznNw8vZLLjXA7xIkOfz2UJ39yFYxiiTOLgEZU78zmvKlEcORwM
ja2fWNpCDT1KhhjuftVKaTHg8PBsAxxcTCZyicwEzcqp9V7Xxqui7oeBpDBnIezrAypdNedkUJLQ
JmtW0WbF5owV0msQmTlue0w/8nBAOnncsb1+SYKeeli3vOnJrBQB2GNe4AJZPn2C9On3bnvJi9XH
d5e7fecrIJ4W6EF04sf1fRi0/dZNuvtAimdK9r/IKNa8dchg4d8BerwIzDjfMZhxX9fAZNlktC/2
7PWnF1aeRgkjMmuEGg3jUm01Dv7pPHseYOgFKoQsw59KFs73cU6e2QYxr3krI5D5xTeVydxOGf6Q
PiVsnzCwBbc3J1kR+IAsfy+DZbr2U9yPRFs6b4v/UcYQLlQNaUyVBJepI1mTqsKxSP+XvYtIw/3I
hx+NqrDsUh7ZTnhqHWmBJmXJcGpch+awEisBpKkKaOumfeVuvOZisPLvAcR3yGsYl/aTHnJtieDw
lKpaUaMG79QLHVApFwnWBho9ojHFPo/BtErgfdlwjCsMoTQ22+TEYrc93cxmvEfPMUiKdUyMCvvp
JfLjY29VOSJWq8b9FSOSFYjHqFn/GWGKy//TaN8mIW/O3HHwF0sFFmuA1QjKALx8rncSZYZvKXy3
y2e2TXYH+LBhKO9dfdQvThSfJXDWgUbKN9gGk6MqXLGo46ddSvYzsDRy6OogZFA8P4v+2IVRL/pI
Y9hsS28BPAnUvKsEgs5r0c7OuHq4rN9Zo95gzj2QTxkgNz8hRdEvd9Z2CKoIrrdHhynXx52rf0a3
GvAq+LL9Hc+Ul0Jojcu954QcLcYP7Vw2kEhbb8RFF44oyNyPrrduXIeBWS46kNy8VvyysF9ry6PD
u3Xu4A4NQe5wV/OGRWDXyLkXbqjJgrUDgcNPhlmVPBknxRmioigAfPHlTPUfuVv7rAR7tgefQDW5
b4gf+zj0B0fwCzUWIw3/MYo/SwFf9GQaLoHbaes++2iqP41/n7gH7DBo9t8nq79W+7amVmV4VFTm
TaaZrUOVns5N2U9XWVIeX8+jSIiKR4B+1xAoJtuYmvzPYLtLcRro5khxjkJ+NlDfcRfmEa7x7jLN
Wz+M9tT46RmAdkYOmHqja1hrkmU1d2zfsIwt2wQy/kuRssmY8IiNohFed8HlTvOmn6g3/o/Fn5GE
ISXXftjqS2uy63Xiw578G5RRl6LQWAJYuCz86Z4/kX0kHmX9G0PUpd8fmhhN333WhRAP3qG9vk7I
8wyWpXixWJZaxONoriqb2K9PtIbdF+uYvWXawlkZJ8BS+5XpPgxDLeDJljj2QqSOQKhoKOk/MRZW
lR6rl5yksdYULLC4FFD2J4v4yd7pFljpau0HZoznMfPw3Fo9K6WkjOhKfyKFUP4HwM+cI8/pJe/q
s8gjZcHP5mxoK/xrrdOgW1m6zsHOkZot+vl5Fz9KnQF3GCCXVgqe0tlGmzZSijfdfQLkLvQ4F5D9
xcsCkLTjGiz3dOqtazfBEGaJV4bimWju3OnMBrnueVsWsKseZFL7trqiiypJ4kiqW7K8yLP0Fp21
rCrPenLXibp0FBW4rozRKFxJcKgTQpCXJVFx6B/zdsCkkgaUj9O51DgbaDTYK7RY+6ZGGv3eiFEP
j18DKEzMty2Iv9QCaVC6rbvISyRCSfqezIvtcz0kG+J8Duva3kaQJN3woFKvROeSLXfQYvj7Xwpy
vqOf3Lj4/D/mrYasvpm5kxcM5oUe0hnFJTbzr1SEh/J8zNVf1KfI7lQILi3JXM/yDD1ySfSONRhB
bsvUIEmwWkL1nqw5TwVk+BvYAmFwZNtUzk01bcX+7VW/r+K2XQeKi4rlm2ZaCyXt9HkXEe6Eqf/f
dQueoUfDG0EeOpZP139gBLFEQmJhEctyrNVtTs6egnFomVDyvTNKVr4g9WMISjbcTNTFai35twgs
r/cGlPreH1+WN7fymerjsgow45m68DfLe/1Vg5bKsLxfonIL0EutgbveZ0kfUFBnuSqxRmccBP1s
sc8/w3ATu01LBWtlvaZXJsILdareOCF9azhgeFe7nUq4oHh6RL7IKzBXaDQocvH8RpyUXIPTKSsh
iDq6AXs/1mdABM0uJYxF5gy1wUQfFQ88X7Jjm3hJjC0cGn9FQoy+fewcWW3alzoYC8t/LuTZxWo0
QCNmqcPHNXH6mCjTbAbEjKd09i4OYsJ+owheV35fxG7S4ae+17duJDqpFHl3Y6o10IRi+3dvw9bH
IrfbXN9kJbSFA6aeOBG4A1Sh7+yAL/mA4M9WkMOocXAFQXA5L/cEvAbvlAEpgxbOSiICFqTvF9aJ
ysjFGhzMkkzpQ1JpGIfpDCEhBQ8qHBTplnMDmq9tFymQlgN512mwKveQcLYN6lvBnKULf0Fe4uRK
GRJHseAcK0+onbo1o1BNYZuRNXLr0ZjW12u13jUFQPKWoPkQflbT6MDWClKFRgQ92QKpUn51fe7h
6EQXPIbseekZ+tD8GkXB20MfPLg3w9bmbkzalH5hV0IovSwkkHcc7wAOZWJT5VbRahVWq+g+EPW6
tde5BqWA96cFyv9QXTWW1cvZeFoKPWMA/VXXSZofra6ng/jLzLK+ZU5KIi8dttdAufkxI0LiFywQ
//myy8r8gh889ArLiqVMhcbXGkSW5PGAxGbqImnXPcHlbx50JRA55Mwhl/Y98+urjWGmxMCtcDk1
keqQH7UKklV+9QzOO9prUbteM5idcNvEk1Zd5M/jEqnPO/VbIF2qWqhJ1Io7wFDK7Xzrz1X3fe6u
x/fSTHcu+uIs/wJvXJ9mMz/E6u0meIhyT5AiIlpZyHNuwDzpkyghv1WgNLl7+cK70YD0z+5V3RmM
1LhYs/ubDAMIoWYFQKpkwFNCtOXxIkW5LmtG+1fVMDrkUvvpDijxhJY7c8wTxKITd9Sfq/6Y/ryy
jD/UM53Et+ohsPMl0zdByUqeDx3k06anZgX3+2tiOUBeA41EY/HgNYj3AHfjOrGThjNh2wemwKeq
AiTpsJ5p4t/ebw18SKXytqguJYvBov22e375jl7lbq8Wl7aznNdcYJ4MMOoDhWtaFDObm7U4mkgP
rOkRK6AUYaYMHAyjA93RYa333LnumjNMn1EiBKGlDJudsBEyDopjv25A6ZiDl1BCl7MJqRzR4Xyn
3/BUEGpTu8iW7Xhq0Fqwg4bbRUYcvmerusFXGc0cec2lh6hGxLRTmApAg+/oy5QeMNfWss5fd6dV
VihnYI8f6BNmW+PTlbtGajqf7CG939XjmN4GHR4njCqzVDlsIcYvT07DBzL4oZDDFV2kiG2BDMOn
zxYmXBLyEvVBM5t+BgPatdkshoAnswxQzhDBkZtsLMXDTo9SPzfOiuuv9/gGBVBBIQeJmCTUVjMG
zxHmZGvoxJqXoPxZurQXJVzGdlQ+XvqWV0Typsc9egwyU5AeA4QGKnOaGmXksiPeuuOENuwXVPzt
6QtDQbEbtmmpibiyga8M7X63t9ct0nK+0dlWOYS9f1ebydZyt3AmvYeXLChgMSjXjPhD6R2Pgt6z
r4QTUlKbKM3MOC/WIdpkzQrlcWudN9wwcurIH7RctoOR699BKMVmQaDMMMNBhAHMPEDIReuRoVZH
jBPshCS3t3WszcN9idbGytU7T1mnuYuqiboCkPHVfHfPIiohNkoB8HTJtmi52uI4qURhNs0JMItD
DMOlBEsBywBbkJtexC0uF8pcCQtFcqNHflXpKMuAkKNzZoWMXKRhN7y8YhZQJOe76ulwrFa1PCcx
H3peHcC7JUlU6Yt2/TLnjc2Y29oPRm5zVmQayDkdhZi8C6ZpefUECfJah4sQlNx1+3QIVNRKenKe
NqwYX1XB9mIysfFKH9wffayMqucluEOM1+YD0o9+rbF5YYglqF/TJ3Ib4QAWsIZk8JgamXQQDpw3
N/oa048CM/ILuf7s3LKDsEKyLVNya/6sM8GFZIO/qH+4gX0d08HXB+9JxAutz5OgNYlUCAL+vmaO
v5AwJNy6Uam5JpAcwpNAy0emBC3mIV858s0Kd+BsI6qwIYrSvv/M+9JDzm03dXhzMB4kniaRdwJh
UhT9BUfIRBc4R92xGvUmoHctObhtQz+m7tqfsYgm3HUkOXnrZKAow5wrJt87dEvDCVSQDpy5fQPT
I3fWjX37IvUfBM1p0Hy0WCUCoNrRywxwuYGuZX/W3qZkanmRW0DrYEnroBwP7Q1aDs3bW96RKvpi
OFQzzLe0j6xGOExaYCegmlZPId5meJMg8WIQ7EQvNQ6jhDFRyMAYE2HE3AabgUijZSLJmrp3TF82
iVsH+DarkMmL/zDMiPU1r7J9oQinpdJa2PkwHLRw07f9c6/S3KVuj3bu1NWuI0E23g5BlF703pix
mkfq0d1nd2/oNDIlQ5KskpuLlob2iSE/5085RuGQ4PkGha2tZgVJcRij3lWSUjjJcypSrPQ+mdxE
Ev0giQpgcq9hLVuXfugnGdQU+Y979tnLLvzidp0ftMkLp2rlLod14wUwOR0WjUMmy9BNU+wa8I3f
XQCC6VhFq8pidMkl3btmpwoXeENRB//3pviURRKDTY3w9ggb6Cm56rJUcthkoGLkjm4NNWPL7M8e
f7HcTUTVPHtbNGTIOOLL017eKcxQNGX63LmQZXUjYpUW4I2HXTl7s/NnFuFqUA9UOEG8gIsAVRoI
IsNE5RtcMs8v5QPqnev0ojs+ysm4tsJinMq2NRO03RAfQcGETU+NKqK8kzxY+ssMIrdQzKbz9SHb
5bpMNmPqmAqELJ6ieNe7yZKJZ1Ycq2qNFr8rAYqPh9TCBGFtZzfpA1wiGDjr8KlZKR7HIZd45/g4
7iETc9WRy4Ueq5a6KXEQzoDcdDcLLS2nLcKESPoI+WuNddvqtGcNk7RAvV9M8dOVfytX4dKzHzMu
otqGIz08V8hBDGEVZRe5jEvb2je3a/iFjiU/bOopyuiXiamUjjuIeLp7SIWQFRQnOO3CzUmNnIkl
0Dpus4ZLOBPOeMROLDX4xUgQYwbQUn+kgUFn56xEVccwXzqckDR/bgd0VfnIaEViPqZcETrNtYj/
pBi27P9+z7ekqbmEj+TlpjEOLh5e3W22IlgHS/DcLPLBDu368BIGjvNWQfiRraqMNL4kNzAtjuLP
hjotb3WEEhnFUriLt/TrNYil4j79PB1o/UcTYyuZHluLKvu+cXqqDLSoB8UV1yMetjfImTaRggcL
UGBvkS3exoVS712iPvUJN3uYIDlx9wSF2ZG7ipyq3on0DMFAk5XNXIR7A7qD6TfE9HXCg72pMunb
N3ByozbVYjL57+wlV9WC/VNu+QtoKZEJklw/8km2MQ04GZSf752XnCBtIxXaopr2JIC4UmXx8wum
KYfk7rwD9P555oPQ6TjK6v73wHtjOy+2q1K9Z5/kZ5z+4aFRidEjeBH/7BpN9LI9/xy/7macTGmc
fHtAnv4EorM0/BjiXoOzA9FHQT17wP6MjoXKydeFcEC4hAJp+Yf4Q2u3MvVdYVQ2aURptnkBqZx0
m79YGZOTtU2m+MWb6JLuTmTZtFthivgr2b6KvTYgFYC+IHUp9JuO/0FVqCyosWd9RPGDH+c2etyK
kl/KSdeKi+pQYpienn0+0bi7ZYgE5glYniIcFlr7TBAH4+0fG/KmLfMbPS9zR3WkLqCLWTO2PGOS
8Ut8Ih6UFDdtIbeCMeGtf/Qz1UyF0Xg1ifhBqWiLPhH3gtKyzA9w5CIxiBY/M+f5ckq7fa7CYNKw
9CGksNYmgv72vgHkmh+YjaBTF7+CqPef+Cpug1zETAokIIB5rExsUrzMM4P1eYpIhSpFMaN1+g64
u3kwq/a2qmD4k0Oyz4Hl3o+08TI+UgWc9kccnPk0aj2qB1IZa8gr//ulw7sPQ7rnOY2mnoIxgqJ0
5A7QccnsuMZCPjkjPJv51lPsUE/L7HicpKiR0D0wY8IrS7kTMTolcJlRErZdvHW5giyzFBycdKX+
jsjqvoDl5DBXjmpQsN7YtyP2CP+bGlptymw6iUmD+mmIYpzawzzAt3fsrA+0dZecR+p3qZVn5S5v
isNpaE/rguH7GY+GJKdizpoWLfgZOkP0zddXpHdy+QQU8/jhk6k1WwfjH8trC2ATbmHQyL3+rBEd
8o7QHBiL+o6aUc3sWXWjY5ZDd5DGodTUkvR0oWNvI27Q41WS+nGeUQlpqcvyS90ALiMFWa57yiFP
YkNox5Ff0GPPWPssLVmT7ckH9BlRDO7uGa00ueXS2maZWA5HiQN7ofVEkUS5NOcpIMhZPnG8WVFQ
TAtFIGtWCufGmJYOrT+ApP3rHGoBKWJx6VWvhzq6iZp8RDNrqM6h6LnYYvdOjRAWFaxlrOQHmRjv
pP3jdpenx5WVqKt5epubyExKYoDrjR75VQnuFm1Z0lQ2oFVfZ8YNqMWpHcwnW3O90Bw3ijAUNazi
sBeSN213khBEUt6ohDDMdwDOLf33a53I4IuSxUgI4PRJPgg6Ct0wglRhvQlMDnn/NLwTuHOa3WKB
x2wsO7yWFre3t2B+RUWuIU34KtO0XA+W6gznGAsGGz4gmSSI6L5Z2mWoB2Ib+Y8GzKha5mfkw9Sm
IsYKOqHiuJtlpJBrsufC2+Ah2OSc6om6eupyJB8Y5LL2149Mf7cFiY8MU9f/RMy9PBKB19nBQw3P
uyb2FFyOaqlIPYbov4eVXrQ7cEBgo4otZu93o4Rrg0qtdADsni0AcbxGVzGv9IosaGWy3QPm9l3w
EA7ZH6q70btKvm8n2ZQDO1EN85pCagB+2X/NnPXP4nw4U9AkKXLJgumlTi1YoWt1a49TzK47zE/C
z1aBoee/EMHeolhiRMtnVyjHDtyX0SKZULQJHUEUukpQwbP3fw7LznmoBnF103vzUlxfYi0/LJoH
lzRtDHytznxTWqTMdfPx+o28OvY4YJb8O8jqv+14Up3aj/2CYE51B2k3FjnayAXojG35VzRsYHeo
fBovHq1vJdR50nkbNxEm9+H/dQ2ZjKfkdWIFGnUUeOT5zgZEPDIxlUs8BMETGlgm6FvIJBYCJoWL
9LBp3v7iia2R+s6ibRpNAwbfcTrMK3dpYHsoYXse29T4WFomVQz7eVwiGw7CAKLDqyOMKP1PPfiB
D6XDFXUXFU4QpjoYJaCAebhSm3iepP1T3I0ZNsmrrOsFITO4Fg+cTeBgeJ+p8TiiVKlAHUChJ71i
0URy+fGsYp9Y5zQEfNKun/WqK7zYdYBDqGRXo7dI+tyAV7nQzGohZWMwrCBH5p7BNQsHDnNTe18Q
rDvUq4kQPom6WBx3GZhdUpU01kAaiT36AYjPDea1boiDOfTKYHIOG3d+7FPQC7eVzKAvrtAd9yaV
JNUGpGa6C6fjVMXlbBbtsOfCQtb4I8xD7ny46jEW6mbBsD4MROtOLyCaIoBx94cvP5sZ2rpet72V
6sRk+1lm/SnCQ4rjD9UxMuhjirqcyl/XXalmrln3x5BTOVgnIGlYBJi3s1tG3JZm7LkhbA2th3pS
diDZ0wR2FaackSwKjW1TxtRU8SNOYaYpeaSPpH4mMAcyqkxJ/Ao0N+8y0zt3y4CpJ2+K2Whnev/9
iL1woZh4YruVFWSyWsZTueqRVS6/SmemclmmxIh/744hjcVkp6fHjgW4P63ISIH98FvxsNerxKqr
8e6+2LZG7A9CKh4UNNcaD/7nY+AKrDvNvRZ+RoKX5uNZGmlImCjSd5dgIjp8o0Xt4SxuynGcOls5
jpuKcDhCnVjv+JABVQ/oqOiJJXtmU1khnAgCQB1PVQF0JWJWmrhiCbhqmAdqx/X6g2g/ufmw0GfP
Uw8pwSCCl/rX78n15jaIo40BUpvGp/IeFOz1Oc/RDUFOYK4f/PwxQ9uySDgcuZeEAtbKPt73WIwU
GFiWy7HVhSUFiIxvi1kCwD92WqDR+0AoRpl+jZ5sIQjS9Ew6Yfv2Be739g/H8x029o3AqA/kPReK
YbCjRsMSgw/HYaM90fYVqpIV1I6JZ6UoZPDlsBJ3aJMGNmjRjZWdbVbckcstWaUBi4QITGhebnyD
62Q+jyNkTEWVQAxsGkikIU1mg6EiboaQ1F6t4N/XfH3UWmNLRw+bTytMJ9THw5FCuZWuZ1wLSgdz
ScCCUoouiHW+PdsbO4km3NY0im8Rk2RGXSBeeRvi6RHGcz1hDXGq1qO9zk3oxZZAUDiDRuOqEtmt
kAka3MWXv3MyUJ4A54Lf/dR67bNcaGEdSKepOSy2xD3AG/7adW6VKavWV17L6gEySd5Rtog2dPZR
iIqnYBrzoP0snPzEoFHpy7K2RJTC8tbIAm6AbLEvk6DsbtDU3I/Igaw5fREcczN17RDoP27O13cl
Jj2jrEYEYPeMumEf6zVRNmB5LvfyA+ZYJVHARj9LAjAfeQouCkBG9aS8izV3dZ8J6dAOwBLQCWZU
E3vPf+j3kIFkzCePBXpko0jxvOy+tiyKyGHlCGjsweyxHzAeJJPed3ypvB/Wg1APJJL/Swl3EI9b
NUnknYk7Kq2gu62selU8BrDhAbgQo5yHEJ10Rpqy9rMBAuQBsmV4QarkCqu+tbONSMHJ0rGKuM51
WAhXwcmV67XmxG33j/fJI5/8cnQli5iuu+bCyt22pTQLPd/GXQvaSGEeQkYZVC7Y5S0CikQ2SFvF
r+VnitWQSa3ZaEEZWQq68iF3u49T457CVXNkVq7+IVX90Mne+gBTcQ8/b3cSapqjoDTDjImAGSql
6Xml/M1h7V0gymAfmde2CKiBNOQaQ6afa4Cl5A11YwcuRlXChhKiwc0hHN9SD5BGE/6HIMgxCtDU
N8YUQ2sW4noGFXLGf3gHxaaoVQgqW8zsU2MpBQRzVFQaY5CUv37keTI/f6rvs57G/UmW8CKNMx5o
OjHJ+tSdHDrSfUIxlXTxlHG2W9hdkfR9jdebnpmdJmZ6GudGJE+n4usV4ioLacijcDh1+G3b5Qkl
ztPnqDOIrKzREetgAb2xT1TuMQmnRIQfl16PBMHwXoHcbUHMLgK4Say34xSGkfnnZhiMWnV7gRxd
0NrxRkA4T8dEuIJcwA24Z1NH9LxBnF6NtdBcTeMDxQr516Sir5Ok6i2hj21VEtOwtzBfmAmdZXem
7uXg+A3sYM+YEAgRHAA7NULlPVDQljZLHKbE13WSQ2X1Tcu0d9ESenBZoy785SzKxSipdSmy+XT3
Qhr3yXX7gMqscFxiiahWuEAfpvyMPkz6NkrJgFbph4Z89F0aPfL3w25CCYl9Ctqk0lKxOl5MlVg3
eAsnt/F/O2Kg1teJ7pSl3bGud12W8IDr5oMOcKokrXDNKMIc0GbVfUO4lqf+hEQw1kWp9IHnn8w3
PjVbE2qRq/tTE9MIRwgLNQUC8FgLA4Y3u4f44lQv3/kx7MvoK/UCwuafYleThojiudzLIFR6KQUq
zlI2gpxX2lnzuTkE1g63eIWpqwVcG0iJ6BUIH9wlLqeIrF8QCAwIoJ9+ZoDFtRGJo6jtSXndJV3i
LkKTLE3YfKnibjxZy9fZsmAA4FCtNtACQeoCUip7+CYyHPkLKQzvGlzkWouDm5w3ADoz4ELnWNBI
WenlhJ4CENrUkNh0KZhiD2tTx36QLsI1SDqU2ahZWtwLImVBd1geEdE8UV7Mj5JrmUkuqwzyx6gV
DYCS2dwBtLmah56VINqzrlhCbupbiIDPphP7V/MeX05BdYigOEPYm3sBJAFZ/DFlGLN8jdK0lVAx
+LiPthSKzFdeJujLS8Cqz4ATRH3vi9HtIDynSxcKVe939+1acpfmHZmtbVe2jCauYQDB5njshQhY
AuH9mIG9tck2pQf0Hhe2OLgo7lKBzhp3ZQsUV5qSV59VwCVIuTEQFgqoPrHClNGurhxUzE/VRg8q
A0pCeIrHLfsfgQ0YDreIPPCn12opnai/5cVuenvburSsrlkuReWfnSCiS3ApRhcJjBeqRMLjyhqe
gvdk0XyiPi2jpv3hrd6vdSQkeASorPHMu/xxGljUQR05Eg9mQQknbphia8pUhe92GOJ8hfjq2QS2
gbhj63XeHNNlDZ7qsnexP0h/6Ch98LJiLMugRnSrErJDgRcVikKsIUf/gCKPr41AU3W7vumo4J/+
F3dO+RhDJQuVbH3iy7gU1rncsIjubMf3A5psv/kvVpW6m+Qejdn59j+qkIUFjhaUxrcxvEPKGghr
XRXkE4CbDaSsTCs5kDyFzOi89js9mS/3piAH4xM1TwK8jA9IAc6e9w6gOJMMeDqOMtheatwrje2w
tSer1/kjilJGvvwukJeFdBlwPBOIk7onO0L04vFY4+dQJt3CNGmY47svXEi08l+gCIK5+kwKVat+
7NYtJ0A18UGvA6GPDqJ4qqPM8axND9IDRAaOz8kpq4VibU4WI5iHxLGYvJ0HVYIRnuQZAAtqOYCN
UQjB2+5WCEq9uzPSxAWJbzZ2oBjOhjleM1HQFSiBIx7YnwvmhBNTg9aUXB4mtCLnCseKAsbsqItH
F36ofPp5K4/xfUvJjBBPHYeiD1iFKtnDwW1pQfvTqG8jbisKN/RHKqyon/EeF0X5G0EPfPq0dctT
3FNh1bMdjdVI6sOALn+czl5ef7wNEos5VYs+6HOO6539ehnMGS6WWrNSNnFp0Y31DtxaJKm+KjOx
UfHOfxZFGVocQ6w+N1vwYHm9uT0tdYQbKjYeJHsrg1yX8Ja1qWiO21j8OXrX425X2CnxydyZuP/t
XTa4Qp7JM+SgBHCsBFVqQta7bGhTSOMhzncOGKkpFkZjM4bUeKm5/ytgggHZx/SHNNuBA+TANvTo
MSbrwcWLwHEWb1fXu7gUsW08CEj3DlfRa5H1+Gprrvzs9kWyxy50Plt8vEwncv/Sogfd8VZHer3o
XSh9dwVv2VVHwe/Oigas7r7MffiCumx9gqDjivvYFgQ2boUmwZD6SNySqDIuT0+blSJj4sMceTHl
jbQJR9D6iNGATEnAb/9oq7G64TSfGMIeGDDn/p+jfMJrssIKEvHDcFCpfyMmscB3yOiGeFmW+v9Y
P/0Q8f5TYNVhMaWJu7+YCtKc6hPmkqcgqA3kwNtryaPsJ/CtV7dhRHfLEqfSvyQLbNi20xiy72cd
rEB7wv2nW7FE4KM4smq+sREcIrcJnmEyboYXv/ueA/viaWlKZywkVhAyDk/e7Od8dPbdpkd6M4vn
Sp9vMsEs/KVOVyD7b6nktUy5b9tnCvaH1QSefXyXh7QXsxF5tCKAP51ph8PEMzfoCKtrgYauS9aG
VLc392irLA1iQpZlaIkSu53RsIUtu748kIrmbHNmCFUYtvSGpWLZaTcRnJywrAWCQ0O91TCUyqLs
IkUrRt2RSe2OnRZY1J4tN/tqju+CqnjMdbNk3ZZOaGF4lFRcRTK68dAyteTb+h4oJCXeXp+xvxk/
phdrpyvF7ZWEjSrAk6HdZGCS7m+zO85cqJyMt1b7XIxWfNEKKRH+ORw8pj+MTuOi3Da/SDprI71E
r78EJfTZ+i5G+AOh2IgByjBTCkiXO/PZ/L46hSFJRRfW7hHjqJIbCpJzm2fvjJ3GgxjU401Wva0P
j706iPHBQW3IfZCuVVEflWnRfY7FqRtPpYTJ1q5Cj19AY/MwbhXsDI2Z/Jl5T9Sg4xfkumCL78Xe
+c5FyT+MBNoZ62o6wYjwXFdVWtSiLNmDEAHY34AHyfJ6HsYFIrZOv7Qcmm3LaP/4lG0Uxus/PPVX
2yRa7gYwEmBlg+hzaPJ7l132yqH81wzHwnJw13WMmcAjwfnkYAUalynNAGIPaFknsrZGdcnLArOO
Xs6MaHyDYVv+mjT09ST8xJBARCb294VhiAd9aXNuQz1ZIw5wO5kn4Cur0VLdZGD4lNJ7MnYktH/5
/8Q513YU7e3I7Xy8tIZHjKRNXttSYDP1GJLF/sZTGvBhVSG9AdHhnwbJa90dsX+Ppsxl/GSwLIO+
shkjTHsLN3xv6doBqYHt9pR7vGwuCxkwVcUgIfEfsLmFNcrSjbc3ALL27huXASofT18/p7Wz+a/G
sXyvYE+9Kn/55jJIlHLDd8/NJisdoj4ILecaAczwLBuieSWjh4Rocm9xGfXvDETlLHVJE385Vd+W
+Ra2YFZdMXV9ZyUSuDA1NEbnRFyhsBmJZXr90Ad6xYEt/Z63UhVIFZCNwtXu2GePNpz0B5Pn/Hvh
VPJMFOdYUlMy51DYDjBk7R+Q4r9i5YKLfchhp6s+q5yFpHSWOPhWM1JebBMoGZQ1fH/TgkgMyC77
b/Rfo3ro+5sX+n3mMNIhYIc1Z9lA7cnRwnyreJ3BW5uI16pqpimyMaXROo4BUUMQmLtWrLSBuaTH
FC0rRYqa1OzB1+G4mrzTnsfFm1uuqcz2x8cJWunXB3obgEdVC/9n/4Udbe1Xu1rX8QySgq2iUzUE
gkgeL/tbQfdp8dP9uNR0mJw796OYEivtcJ5MKZoJ6cqlblBvxHUV7TPMSiMHZ3LC/RoR7c+mhvAH
OHbKMZvuhLuhYYbpWAcszhh/JkDJ//nN/WeZ1J+NHHD8XqMqIXW8UK1/cj0WTTn2WISbM9iJGUpY
gA28+0EDv17xzzo35h83n5zzDUZUJgXyfto/GAab4MF9Z5f/Ecab0zO0YsZkK8+/SZkF+jRpJ4LJ
bykrZlWih0wSnX5y6P37zdKltS+htZ4EemKjpX3QVLZHmn/uHmpEIls3OU/F6/zu8sVNOl8cV4q9
v+BsIOrXQN1Qd7FISt+LE1lqBIqq0elLyDQWM1FRObN+kp2OAZNM3IWU2LJ1qxMp6BnCIOEBKNR7
VoDBRyOrQnxnxAZ0JvZyHvyfcz0Z47DK/hHYh7UJ+xSGDbbetwlJ2fK+34FEYMBmvowHSZ9j/JYT
1S4Sl1mxeiStqf62FsMtzVv1mu9WII/l4BplrtLyjYDCisr3vCVJLsawOsMLEj//OLD7QxWwwepQ
gTXPcB1OoVr4F0x62gFEQeKSVmoiYcZQMf++mRVS9eipO36G9y774nMpOOQ0v7tn5/5DecQp5Inm
RlTD9CcmXg0HZfDSoeBmq3OSZnK9ip7UAQVFOzCsulAhHKSVSvO/mOrw1ngq/AYzf+ZD+hWf2chU
8EulwXKCew9gTWtUmH24hYwkobrr9G9LK5U+w2TX8DzW5OMMJeuuTk+mGkWuUBWb30psY2YVsXlJ
A4DLPHK0X6pp51UqUd6eD/Ro1j0rbDCWiGQVHmEPthej848j5+XQ56FyG52L+zcCNJkrWzUXnyyK
zKVRY6XZ5W5i8s/5zD0Hl3GHmuEAW89P606ot55PttcBL6jiu/iQY+yIBzarG2g8Mya+H6ojnz8G
XW2p+EqjGt0uQFLRLynEUg5b5UC4AtuU2uHPUmFLnurQgEkeXG8EiWRP/vGFfv9AhWJ6YUc0Az7V
d6qUFRxl1RwrnemH5DVEMoTUFCqWjvmA3660eu700kn+ICxudKRo6ezUdxY27pAY5gp5WMD21FRn
bqqOJQdeqd3kG+nJagDVFyMHEy69WCY459rWKV4rUWOmlmvhymrx8dFximErTBkUzMkwVC1LadVR
rQpSp1aozhnAkUbUrhCPtIlbka6uejBwzB+mEzEkaJ9oUTNjozWC7flzcmqyjvwXdS8rtKvPyT5D
JjPhWAhB1ABXzRQylukOwiLtbjXkc1JrTQF0suJbASHEi7P+2KqhJCRWSmBVyVSp4i1cABvuyXLn
VnzfncbmsgyZsdNT8GQUgvR7b8aQZEgHNKh4Z/JFoOKQWzr8Pr+KkRsRHewhB0OC4mHZHIT1/AH3
ukP0uht/b08jWa26Lwr5b/h6Ouj1ERjHDJiEkHrYY+RDD+GOunsLRp0NgFZB0Luf67Z0Xt1RzopX
DmkJWUvv2IhWaR2eWfHKwsG1/2EaJ5h89gIgBOrwPi4ZwPc64RT9hzS26zx+wbSepB3Y48zlqcFz
QB32V3GPMQ8P0AWk1OoPL19Kf5jr0/QFeuErPEXDKIwSPstwDYE2frIE4zMZVfeVZbtv+DmHpZ0P
iqlE4gYWh7yb1OC8rBIjxSgGDXlF1/qQVORGnx5bZHvCHKv6D3p8DBN56HrFr2y9JfahoVHPcWSe
s37+5XPUcoMVAIHmfZJbt/P3araOPDtFkMCFfMsL8LiiQeXRzKD0TNoQ21al6HVsWaiORR4hroO/
L4h1W+Pofp8+CeAHcholrXdMRjzDtnVw5JMM4fNALYqDT3KLXxyhaSlKf5yp0Wm/8ts4T4Q3Q2DI
LtoufOwaAm+sTz1xmk9K+1z22xB3of2k4fuDp0mGnDBht8HsoQUrD8e9sc5WdwWrBfnVIjj0xoHP
BV+rRmYDun+f69I3Y0jfLsZ2PUqfL63/50wU5LskU9a5VMbGDAP+DQI9ldcZyQTONy7FnaPH81Ym
xB2+HhLagxHvAJDB9DxmJ6tNnpActpeXTO24u2JPIWiRKeuFIMDWdlFe9FoSVIoVHyEP9yUswBzr
KKFxZq0+iU1ZTGhdwDK5qeOCa+XK4kP9KADNSdRHDdETfnctEkp8KbbenElW8GeMkVRa5kxFGzXy
2dvmkYREB2PbhlE05rdd7VsLcinAslvE7MzluufAnisRJAYYrUNrRsOSWg9N4CPZ8SYyU05V3UMW
jhJ1mdZbCZcUme52If4pagjZLzg8n+U5aRtpNsiyZtKEVbibSKLTtB8Q8fU2T66hxwgIUHFqJfmo
0AHNwcGxPp0dn+Vwo4p6JoxTS2/rY+gdoOHYyH1NrKm/LoeFttNUFJaCSTEt/JoJd8jP3Jh6wPhC
WJiG8gAunm3XDokuSXExhBqh2RmLwk9diX02+LjrwwjkaMFj4pJ1bhBWS1+9OKmK6XiJWtEOpROG
0zuse3iX5V/X+OkRuyZHcZxSd+Bxfda22OyAXDkb59t1lHkQYPFtm+XOppXteNgtk0wIJYJ6ST2t
ZCfiGVtLSmVUoAhuL7lOvRNjKpVQH+zCd/i3O2/kdD93drDjfpgNxa/abRB3gSLwdNnXiBhJGLVf
NPxz5lbpvDY0E03zTgz0VH+e3GIZ8qZr46p3RXdkWC6gbN5Mdbb89vhzgMUoacR7eYnjdWFZN6sk
MjCtPNSZs5ZLSE/TRgJ4oYfG+/SSIopIe8CJhMLNdRluPiv12VVcgYrTP0q32Emz4k4odHXRNGOo
GON1NXWQ0DmMNUp8TiMEfz7MT83vmFUoyKxB5LBCoAgbKvOojAjSSwI5x5DyWqi6PLtk2Nd7HnKG
1Ag/ddfXLdFskDIpECoyqZIbdGyaB0wc9mKinyTaXh9ynOwiiL37UBW8L2GIzAnxRsXSsUrL+3Zj
g+vG/7RYynYLkK0ui6dMXbH/17Liih062TC+divRZBV2HTOdbLTYgRf7Jb9Oz1x8rwgDHCl7jsTx
DVJs9VQcPGJ4W0LbpeK6oWSnFZZ0Cz9cN5IadewPPzER09NoYfriOiUbzPCQSW8iwmc37X3mhk1P
i170goo1beCWa6U95eDxfy3n+iAPE4iOqnnGA8PwSm1H7jWRVHIKlO68g9KcLOveUQjOQjZ+CSN9
D0g7aQBVSzVUTnJz5f7yxW/9iEi8L+zDLU1gIPJS+sa0LK+MqRRx50MiIOwtLXh4hsFPlYx9WnG0
/OypQSS6fkzB34WOiqZxPrSWvZfDzrWcq85sa9xJCDvxhkwUKhBVKnEewaGE/jL9OvqAJEeIHPqW
h909sIqIR8ZCXcFo6SSdNMzZN9Hh0PjHnEr5S10HWHSHbcdyOHWbt3eExeB6JqJ/LmIujSnj15fd
Obxd3Xp9ZuGEGT3uYvyuhsERWah1cyCLWiC1d1bGDP6AhCxlXMtpIjPQoD58lI0hDcB1bEky83mh
Fmlw2vW/HoLW3x0mlFJbpRKCCib/OlGgp6ZvKEXgoNVNX+OdTpiPW24FqRSSV/xjPrEZFbZ1Skqw
jmgkbbpEiPB1TSus07E53buRxs/8c4UEN/8TiH5UNm89ntCmqVcCT1esv3RHvgfOK9njELQdOEf9
4dhmZ7dlnTIP3e2Y5jrTOJVZB/Zbgb6ZOn/6XBnqr5OnfU2z+87IJfWAU2hzZPLYqp54k6Zddxbi
+ehMYg00cuvMjBu3e322roJNOK4qTnufJePID8i3jIYheq3PKeYkoQMtTcoPJ3lyX/FkyH/EACVs
mcDKu7mvAPtuipadP/9X6cwY6e4/4bPhmVoOEWZzhiGS+M849P2qQKI4JiREW8CINxD1L82k/smA
9txM2U4zK76Hq6hzZjV+X1vUsKgYl+ENmO9kNbcO35MSrSxg3lnAgijSsLhk1gYHzvGHRno27pGT
D8iw3sUi2lOKangzG139phYrt71JddSZ3ys/g7AqKFz8qHJQGsQ2sceCdzFyUwlVPl5mqiW0mZWe
YSIw1Z7DfQbM3O2HY1VLd/tF4R3/3mcFTYbPc6zqs78ea53nwFXXhtcbrLnyWmCKWtDYys0LHOUi
pwW+3Swp+K0V+6NBgZ/9g/LOr802McOhKzxr6UCmgv0BhUVrA+tBbCLKgIie1V7bodzfP/KYmlrh
v3eV/3eJc8Vre7K4siaGWH2cF2dZvYoxwcmryGgli3iq5uOH0RnQEXuIcwxqgeYYljN9+/7i00kT
lQyJmltPMEKxS65NkBls3s0UdKinwEMMV/a5iFeQ7g34zEVRoDA+wLZbzVsQOQo5IyPFJ+GDxxlg
pm6VccbQoYkQwQgdSnHdTIm7MbfIGMraLLuyFJMD60QQ0Qyj/EPFE/TywHF2GRjicPsYRBpTEd2W
Au0PC2BJX6YaDutPLB5u+Kryl66FE4jewYQSSQ5QwTnVG1fxvKiM/8x7DcJwPpQDEjTAHFkdpoNi
Q+w1nvJdNQaUmRageFVgIXq50yIgHbvhX8Gn+PMtHjjB60LA6Z3O3JioI2/6Wou8ZIjntS0bK/W4
yGoLXDMxUZyJ3iWTPKC9wsiJ2SQO1Clib7XeNLQ7ZIdduttD9jHJn2hHHhdxCS21ki9VMMj1ME4x
A471aa4gL4EhLQhpHpn3bw/u9nNnSJfhVFjetfZeI8VFO6yq9vNvUGbWk/PPvvaRFM1WewSIeCTD
i0Mz5q/nnWuy51Twl5zz7R4wXXyIbTDgThGnR+v6BM+7kxPAG1UJQ92kjf2Cg1zAAbd+TFKBgEbU
e7wuKwvmoFkyq4ZjjiQKfcBqHGS+4qbDTWa8fUbu00s/Z6OfZnlo//6ip0ep5FpvCYCD6NTre388
MMU7ZGsrAks+NcmYrfX14FJ3Rlvo9bUM4+udH8sZ0/Wz4aok5CK4on2Bj+J3n9uwHqjdlgkmGE4f
nvp5eGblwgrJAENChd1OePuumRWDJ7pr/2S/2PtlyIzkOuAapSAeW5mplZ9xd6Rbt2vhr14Nx1J4
DVQOlwp0/q8N8/tQwqpUE4gNshm8fAuxpw7l0sNFZlbDlPB9/91tiKhx92gZtqJksH5Sojhz2kGp
hS1PCzesUrFWv8H1AgDf94yCebd+CUCGsv/FGMybtcCxKy2W9MDnYSoxQWqS/q+1A52sgoHviY0b
os6hMwDqn5G27VUhwBp1iS5G+SZqI8Vnokq+T0KoGHqyp3aWexxfDmiHRKJoaIHlC/vyah/Q19+P
2EheWe6x6f3N7rXm8VBhvEYl5tQG+izi26pqZ8/QjjW6+gXuDgrQi5U2tO8g5eHWy+vaaWByhOOP
r/gdB5331JcAhLXkN8HJAl+pTPw90UxcnYnmUV4rUGwRLLmLm+Nq8dNzzSgGhGbRRVcEh7k5lmu8
VzSiUjaTeI3pAAd8NzWbxcAPFICw2iXaAhn4EC63Zi059q3wsc1kOsVEbHCIslBjUx2g8k7O+Kpl
XCgKQwSyxwLO3kOyejQv2RS2ywkQgoYN7W1Mi8YaVE3VWqiqO0jK942XqHtvIq64xI+dzOdQdCkP
eAsYZnKE30ffWuBOdgbvSq3Zo1BZaSHqIHgjUiIhjLe4GEHXIMqZfsDBbNI5OBjx1SW05m2Q7iL5
okU//V1NzBa49k1Gtl4JYuGqZ9vmVLdsULmTnA2Ojw/wzkQWgA1GtYFqOzmmWb/pk8D5jElHLcD4
tM/ag1Lf9ezubfNWwnt8CHW2w97NRuAki3EwDaqKlv3ZYXuDnX3EmCd0HpDy/uExieXdt7vRWofd
qvcIFC3erqFwjIt4nBAlqW5r6cFm+sUQbOMyZWeTwn/FulJiIPDbI7P6SqyMUJhNLQXlBc2YRRoC
5epcDayPS00dHMLD0hRIinEHcgeC4msVLGFixfFVwV6yqPkNt7PTnqJtOlsOAqkhIFSZEGCh28tk
VtAENXyzdZ/M+f75KNOQvIluP+IXBkC9zo6uCSD98JfvraDe1Lm7oPLDiQqNon4aG01BOVMoyrEJ
dMTLjUc/5CjF/0LblFCzVyOssWbqqOzUEVveFRIjst8B8ExL5FFIN+IPCnXsvTVHJys5LygzzM84
yCKa9Vd1xN127aHkve6xmyzr99wgV8mW9uOm1sDnuFKuD/aZbKH2418bWyWMCjAHEV62YNrXJiAW
Mh3Jp1c7QRlDzRQI7jk8WRa7MnXFmdGJnusJT0xk1uZsNLkRqf2IulIfogKH2WH+HIOvgPp9bXlS
/Y+eIHFKdTnKidBz98ceSnPddrRSaYVWpV7FyvGoeww1I+ksfCoVOjaxiXukspHxHWd3pWRXUKLL
7TRUfH1UqHuHnj6LpQYC32pi2RDPCj3AQQMM8h9tmsQ7rIOKeF7iKnFIb+egrhprdM6wZK6IfDlC
F9Sz+ag7YjM4zjoVubi0idndChhrEIS/P08gYDneonJn4EVKqNHZ1nemqqQYe+LAHuf1SeDFXdTQ
NnDck2bRtq6Wg1vWGpPReE+5JtfqYQOyv0Fjl/TwKLB6LTRXzqya4PAjWujXv4jrrvKpcWQJ5VMk
kCnfgatUow6REJ5k3hKHEfN6Np729Rf7l6oquVpjOfDGYtBIvgyOahCO/2E2OtDDw7h+uvqACACW
GYHEO/ezGAXY8iSeQtk3Kgp3tjGCp8fg0eH3ckqDK3VpAHcq1lG39VQsF5SJNTDlgdBRd7OBglrX
BXWMjZde0824njr4PorPfdQqnxM0B30FEGzHq4QdpBqwFeTiLJRPFvj9Bf0LZNZh6xSujTNzx3Wq
ZztoE0z0VZpETPFkZmBXjev+prQIBDWQ3vEmYZ8z8zUWQ7BXSKqsNQt63cl7ME5oqlymRmx9RePO
KWR8zHBWhMjQy1zvfBc7GDVPEz0AuxCKC0ec6sek0kuyp96t2DFFm6ZqxHT8UziQcYYybH3Ihr1l
rVEylwekxgpBRRVhfqpM3iwdMF7bHTUGgqpFyaX+N9I36puDX9ZWiQr7c5FMYGLWK23RNRBqdYxM
NUL74VuLIyPN6rTW9wdafiJanubBP84PlDBMCBdnhpp+ZpfC7IacBXxv6azUzymHTZP7xaiJwZRX
0tboVaCR8o35VKwhLnveg6Xtps7x7nVvuDXZRZRmVzx6MpZABkykyr6u7ZaHeHf0ZTpauCa0g5JH
FecWesUnbdBtvlvSpOnZml/18KtEh/23em4d/PIO9KsX434ZQOGDm3Xu5DHzff4sSb9UKljtY3Ao
qfkdNK44dKE4fU6P3XRz0drMnM4RlKfwjR7hAn9TvuyxUCZwn7bG6Hwo1Egrt43qrcWM/PxAO6Eu
7SWJUmT3NXHQBzTuuS9WrFvDzOW/VR1SUgI1YlOvIHbQP9zPmIprj+OVTGlnmTVbkLw9PQHFs+UB
+pR+hTdy99R/e30aRhrBclwUkfE4Pf9P6n85+Cq3K/s5l0ykkUlrBwiEmgJ5ZY5uNNptp0hJlXSg
kbksg2Lc2LIDT6OvSg8dRqYW7lqF/ABrz3W1QQomf1BDd+qy9Lt2Nst9+rNI7kld4z1kHdS+ab0a
TTx+IEHZr/SmY+dQbD8En7WBfNfEOZQvlKF8OQhwLcX80IDV+AOjjg2T6uMYhleGXdm7CFD90dq7
ZQPoFfq4KeMpAIwh7yOa/OyP4XputoC9oSLhTyTys0dYCbyVYDMIrq/FV0wEq8fewHfk+I3RZ1Pl
tX1GeMH9nYlKyIHttaxnCx4nTlWrjJkvHso7CqVTU9+9o1bUcgDjQ79F+9lSEeLt2/0s+yWD95y9
k2iukqzfxes3lwODYFIFwR3olGOHha328athwQGvGDFNi+4URGG8RP5IRTZ/IaYdSZwRZfJt2ynY
N23hU/xGx+jXQ3fiDoBHXHhzfprzGIXlLgxapV/s7RyShTD9Bnw9F9UZmMe+ikUMAYQNHap33/Dt
Iko01/5aWS9hwa+V55+ecQ9IQHWCSKMDk24ciPmfT9uDb5riQYEORZdrgTU9eDZVpY2/kr7pD1zf
5mLuR30pdESszECYw3PJK4ijg9tGbs7rBYb29qkQcHQSKLXUJIqNu2IBBBr/9BxqfpvmBHuNTacu
rn+0w/Z1OE85OEhINE9CV8SDk87kjAVzrQpsvfTgD8JWLJnR2zjmdIdygwUADmfhTFKkMofe+bsO
RSbByGsBUmhgE1UmuwBtUUMQyIHPBTrMbHZRaPd0nJ8+I0gkPO8HcoWiukNLKSjQvol1mDv8meSE
HYjpNBFsD6wh/W65DG41xZw0FgIUQilhwQAgTzzCEbLal8t/g0aOBHgOlCSKGCyvoCNO9GfRfjF1
EsQKiMuLcAUxB5J7s44td7nEAUWtBS0exi+DGo03kD5t1AOmkDE1ZkxpFvhAqtZTPLGhxssEN6ka
WLFEb2+s2Y6yMeiCWAbjdzSWXFuF/Lj6boZgIbHKkPXqPE4ldFhU1Dbu82nnsNwjINdptjd/Z9Xa
mL5wWRXEwKWQmT0hV0gGvbEuBdQKRSfNptEwMnuY/agTKZ+sesl3LujlS1NrFXDq0EFpvwtfyLYa
oYzFUWemn5NWjBBiDa75zd/GFPn51cmW1dGmax8oujyYZjRbBGhgDhQ1YfS+kContfG51iK1C+ww
A4yblk9TAQkMoKqMsQMmbYPvnCFQr0OyzEa7neT9LR4QxR9qrkw4oY8LoBdyiLUHFgjBXipLgAWx
iVYR/EV1uSfXwqmNG6nau3KDiWq1TFSYPPhHDUQjtXpAo3yGT4cvazT8EUoKSzJkdeExyHqcZNHt
4VF8hjJZRGvVswmcylatRJyGP8eHWqR9k3dErPdsWX2QDNdzTNqPh0O76ZHoEDU/Pp0mynZ+0nYP
TYKyB1oO6QUEcbSRgFA7yZnA1VpwAQOkhGHfO873812VB851lrZLBu5J+lg+oZmkRLL54f/WXrsB
bACz21Gdzwi8825/SHMBTupvjxG5b6jaEzYlxmFWwsObYlJ67f+AsS1PBnCelWFY66hPlM6ZUPYC
2+/5D2w9cHrxa3ilRo5Y2rCSDi7rSC6q5kGvtWgJb8aI8P10LSbflZ0pA4e5RPHdI4Rk6UKVTmo8
C/Iyg4ed4v6/kI1jbFxGp9NxmSsIw3bFgZsVzxtbeX1pgkg+JjQAX7BIoJ1G98dv4V9tgsg+93a5
11kO1GI2vAHrWmXTXP9hF2YJYLt8GdpdPmHeyhiQZiqFFFYyGOrpJOHg9Vby2PAZoy7YeKV+/EQ4
frvUyhZW+S5iShefV2y+lnqNUiJjHGnsPCxIJczL5OITWnBiPLJ9K3DoCv4ukG3YZIeo3xyRi/Wf
5yLkDIah1/2OTtSrYhQqSicyV0WJSgdjLngN47lfivwZFvizTer/te2NWkrGDBrEzawnWGvYFLdS
pPMZuBzWpK9gY9SqzK26Azuw3nb/PQdP4i1R2vCIWQJT2g/WfGYpi5lUvlhDkwcl/qAictEbDzxQ
03FKfhTHtRCrjGprzoR35nwerwGrKxEky+0a6L4ShiGXNHPw+CbTF31AtcRVTP6hqWvwz8FUNbAl
lPL87sA6hzn7wu03uTvewHl84ch/X6qOXAYt8kTwKerrE6I589Q4auRhqteVCCln1yaDjj2iyFdY
TEB7osRcr6NEjP4Wk1+XvmBkC5n2opVW7qLkhue7To+kQRvW7s3MUu8I+lagwaSivbpPGrvcKhyu
7wiG5zD0tjzEhYW9dOyp0Y6kZOnjqRbDBz2SbBA+Jou7NtPow5A2+Ru24ApH/DAunSRp7/TMnljR
0NrTOCpWm9qmDirwpdxTbNfhpGecugFHJdr8dATYm4ru6RkX9o3ZNqOs07lrz6srCG5lrOhz9EjV
dqsln3x1vm+WSXFkY9yLG8jcJrKWwRy+hRawnCwlpi2+XJNGyQcQ09P07E47ByUXheCpyUBkoI6i
PSab6zAqEwpCbbIuEWvv4CCfdwccEeji9btSD5skXCnYsIDfS1Qy5jHhq8Fb0xYHbZjDSf8yNPGn
VyK2s1gI8igdQD0eYz6vVNJvnem4nQLC0fae5W6xIttIzXt8rg4XwehkWEVL5ZK6XnCCewKnl42M
be7G4Yt57qaCetR77YJSfyy2tuETIPRzj4eOg8Ls9q+Lf22tC3Im3xy7P3VnvUUgvnMhEgs9mL9Z
uGL4EJT9NA7+bDEHSMaLlsg4PStZaBw6XPWQ6wvOo78XTfc94CU6aRK/jIS6ArEdVtAhogoNRc0A
heKCCDu96EWLTUe4xf/uRZM7EGn3noG/dLJNp9OKhnddpr7I/7yv2KGCu2C1yUepswqu8r4HKWeE
2zWeJg9d4zvqQoUFd+/Vl3x6OpCnT/EFxWPGMM0h/0uKSPecJjs/yArvOgaUimkZ7vkKag2HKfS8
Dzli86CBIYhHDY7BnyInqXYOwMK6kyYaTEBwe9SluN/hF04+ZjciPG0tCT1VwVhMD6mxoKQOUlQw
JJ8PjcaHP6J/vPLkclV0LuGvpG8Yjb+cvMLcBw1Ok3hTL8gnP/lKpDmVtS9Gr+AyLkDktWiUQf3u
MNrntwS3ajQv6X5vQjqeb61dOdWjZpjF+pJN5JXZqhGTKCjTFZWBgOYZM1ol2tMVJ0vuNhExOsZb
U9jSa7b4aLNiHplpp8beumA0BKmluNnHpbvpijC5xVqO43YAuGwAA+KplPlY1lPPDlrG5IOIBnFf
FeXXq2jyonUDtyft5UeoY31GDheETsEoIVRHF+IFEs1fxLmeFWD0p3wjtY1ZMBbr+y4RhAzduRDw
m4TQgPJQAtyNokNbJe0fzPNTwcC4JyjjC6eMA1AkVdgki0EzZrf3b2uVMof5B3QN9O/W+aVOJj9v
OKE6lp+YAL2XaTuTmA10J+uAXqGCEc1cNnsO8eNkH0DmE5ux5XsHfqrofXCNiB3usmvFodpMjaez
Evxarmkdu79q3T/ZdBZbDa0ncJxw6vuyMIk6wgD6VsaqK0KeHLS/ujTDgCFBNlZT55Vq1G/Fx9au
hhMHSdF8AhOB7S4usrmdNKLXaMuyMqPsaPi+7fJW/2w9gTQVQk44sqqwinhquTvOOBVg54XfErR+
Sc+KoWxbNF0bfBJhMILUMHayJldGkE/dSb+/x38xXPGO2yaDpVKzVXiKwvypq5qqpwSG5P9BxyS2
WQdnEEVYSSyT2fw10sdxbAcACC/HfPahOzBtcgNi88LhcYawKM4jkjp3tUt/mgOgJnjWMJ/jPJwW
nZSVLwwapNGYaf57zvdTBJ5UPW+x3kXVl0BOzXkn7ZI41I4cahm+0tHUgGwhCeFtFrYk+PuE1yDY
SrrwL91LAGoqOESqeq2z0eklkOCHUEFtMQRmbGImLifzcLy1Tu2p0uRrDM0fTN2+p7F0IliBqG+F
yjkCc91NiOkueaXvggPDPIWqlyJLo50J+z7dnf8xAarLSnvfJzRUVe+FoMHbKbMNXBrrNahFPJRk
G4w9vpO0lkE5iKO2KrW8RYIh2a4/fwsb8B/MsSRfSMb5ntxQ8n1IOnTaph2kWhUxpk1/2RytlGu5
y/mnMk/3i4+YVUry0hQx1a9nh8043B/3OqMfQldCT4eFOGLr9hHT9CmccseQpjdlrndjz0a0lRWn
7vgxpmB/6fJ//cQRumwMQY2HMOsyefZE0071Ljt+ldnSZDbgEVZiPBrKlUqdVTEWISYn4yBT8jlL
k6Bd5bmsxrMORQWyXzJnF86Z1p6btaPJbNw6PYrRPk755EhZhBPVZfZxcxOR7+FXC1lCcmYrCKwi
IyUis1pOR5ovfTdTltDZJ/ck+zJgy0HJRO4Y4kmW9aT9WLabxcIFoOljOBSwmWTQ/HrKaXX1396E
dtkswGpiTze627zTF6izPgjipRG2rdjZu6Si1Qs10+jNq6fEAmVeyzrFfKfkwRXLS+T9tv/kqa9g
fjd47SzQiH1kgXxio3rRzzm/zx6CTGOvNWLSymGfVT0L7tkzo+W3MOea5QrBZ7hgdFBjoKSlgKZM
qzyXI6uvhUkKOXvfyXeCSBknB7Imbtm4wX5Ki9+vG3rgGMhXl9tpuhYrhYUSAbC71XMpWejHnDen
6a1MPHeEtpLvG5t3Y7K3XhqdGqVzVSkDcwsEJAaDcLR64IfKSpJpSnJJ7g95xjtdjzq0BheLXmrh
p63XWoQaLTYICYt0sUjdJkd0XN+EvXtiCRIX6OB02I8LOt4FUQ0vfePRU65BAFzLhu9WQDWrln9p
nc3t4EmAlFOOucZwRgFGjS44IpeptkIYfu5IgJHX3YnBvR+hJ0F7+h2uh1Wzgknl+guxZnlQ34DX
NGxF73XOpF+jYBkwtr4ffA0bs0Gj/ysCKCdqKTXFccmMsMqj36gjBXGORkxnq5JHmkLvxG6APLRX
IykDDM4xqK5PRR/nl6enYkaBRjzGKsIzm2UPNHjnidZ7bJOYedZ/lxo4h/eXoMj8pl0eoov3QPJe
2Ul5NpJqDU4a+wpvAIlskaUaE0/Q9w1DspTXhF67MDZHqhUYGL6pHlesdhkET+r6KqlalnqLHerO
9eGvPmORU9KP3VKwBExqp87FB4UdZpuijpcRMxKKVvvAq2vO3Qtzf1PuOXfuxB1ajpjd2kfphy9b
uUQK8TIJUmYEkoFk3fnZl93ec5t0yOxH0bGh1ZWi5rqsUdR+9aP503gg+9kUx1Bg/e9UoxlX46MA
LPy4LMFGpzrFN2h3WYHjaREuQdgUhkQam9lUOckFOAsfcTyi56M6IVTsOZ+TLnhZ0+PwGiIl7Mjm
4ir/p9dYFZyMiJiEy9JD4wDj0ufEhr6Hlq0NcjBvjXqdL/dDvMhWz2NoVaUeV9VzaAxkGlbIwK7u
lqreIrOZWp/Awfwzgt79ZHSCLVTkDpiLRQDpWVPVmFAe7iEUpqwmilSnBUMmP5T0+LUQo95pePy2
pQ9QoapoOlCmXEpdSeWKn9nv9OdLyN62Wlm49n14BhEDmHI8mJljN0/rRq7gOl897i9a9y5ONoBq
bQqx2Vt8oUgZI3xTFT0vmn+aJrLO1ZM/LbKecKdH/qNKpX7U/d0j2wPXxdxfKSQARGdVnAWVi4hf
CsVxwDkqYNfTtoP+KTkXz+wKrGXGzbVcKjTPRLP+sAwfaTT0mC3uWq5wcSYWzBkh/MfR/UY/axI4
omZ9n8979sabZnXywalHws08DjKMaCipnxVjJdI3KFk57vWMk6lhIGt8BwargQESs3UlPkoWNq/g
7AjHWG8UN4OWSgZsCBL5YQXYA9b8HC5Bg4FQ+5iBNbi1zLbvDcO+1HBUI19vRsznhYP73e0x6xhe
c85sQLrzaYs1unnhPviE6BBggn8KrmJKkpI+D4FHy7pa2rJohuXFeEqZxE7UuoiSKJOnEZGjLoPZ
kHkSe47prjySfwAbUUuK/kPLf9wb7AFK9IzsFPblr4qxx78A0WNGarewBV9vtoqjiuTrGctio8rL
UhRhCaNK81ftVFgPwdZajqGvxGlpg7yFnM0G3HLYsbQvERnjLLjwlvW8lYOModHHKRrKuHvAiXTc
byZdnb+J3o9rspo80iIbQEVX+n2E4jBHHUQfASgBiaxzZnCUUiLNC54r7cvjsICkOzXpXlkqN8p+
gxwXtmFQ6Jfi7CAvaRuijrVrTx4kIgGrvtkkV3uQgdB8DQVfs1AyUPLt1/LUeNxiqycAlluNB9tr
ObHn1odvH42MfNq3H6ipCLRM/C8ct0Gct0vlrLjSWl/wI/VHg3w9JL9tPrwYbxouy/QAwLQn3HHd
fkY6XbTfrxxS3O6Bg76ZMoy4UdqyXU4o61XW6zljgOAZiyYGU4QkAZS0trdF6aJgsLfVHqOHN3OW
EeEfrnZA/zMvOyyFQXfcye0wcQE1F7PJLr55dj25TIsFsvP7Y88eiOt7bu/5oCEjjKdwz3lvHilU
+wbE4MxdIRuBY19nnHzQRBUzvjijOoGm/I84GVC0bWcUZN3/iNvh0La/lywPnhGa6cdrjUGDud01
vAppczZAt6QQQDXj8zNe4T9ArXxZraWUcXXCkJ3dYGs/Sa4gkfagLdbVEA3TG2QFlhnM4Iv56z0H
u8aGuxlBV9ICns2+Z9waiWQRpoibEdS2NrNDEgwQLeenrTr4JnUvfRKl4yQcvf9wiRXHP3HNQWld
cuXc5E0Ee9vAbGhXrlE5NdbhtxnH0rY8/RU6sBpUy1u/CDGNU3bJbIrMjURCipzphdyPFOSVOt1E
TwfWIoGPQZf9/4Yf+vqBYHWk0Yf0US1Tw4qrRokRbzN0xNa/qGFZnXxAXb5wB3X2rE/bFswdiZ/j
FZnkTZ8FtB7ON/TTV0GRn46gbw2JmuLlVlifILNC/cbbh3F9dU/osVzX3VE4K3kIM8Vd02Um6m2X
WYL4uvdyFRiSS2XlGzk0AFrEUApRry7UfYcd9Zm1OXiLqC9jvxGM/FlJmWA2OgPhefA8Tmw1nxQ1
UqLtrc/W8zYQjND/mFDVG9iBZ3aNFVOTrn6gTvEctRGmEjVcdEBB/nwetXpzdzCN3Oo4vFzChSsH
GmuuwzW4LPgmUwvBsuyMeuPN1EFBG+ehySuFcUDWzDqhYDPMG9BmmxCpUkJjr41jSeJAw8eL9noq
T7UZNUBTWtnoAcPCah67mnw3v6mHBwBFfxFwZ3nLqLnwV9Or0W0kv91anRl+Ek/glbI9RhFRGPw1
DhQszYZi3xXDMScNKUNfTbUtklXnvog6u5MbCGPhpPcRbSqSgwPXJx7B4vGLco+RzmF5SWOdkWbb
ZFZBw5c7PVDDOArDLLi7ouBjAzzlmequh9ClKG3WGLo+wFrLGBW6f4B31krVmERwvmGbDm5rAmIB
Ds8JlVpYrQtMFy/3H5IjCCq5tfvb98NDC6J0jqbS1ndRFuvvJ8rXnjSDBWMlQKiynkW5cXWrUxvf
BE885FaCQ1mHLaVSJYAKgmaRHMm4+MkqQxINxi6LSsp/+WZELDAs7aar6wmBWVVz8H3qH+lPzzc9
X1rXWaUCEYdH984TMpQHxcDaHlsaR/2XuHKPSNWC9y9BrDFdLSH7Ae7SZw8jduqe27I1HvBS/cb3
I49BRG13m3X9QWaDpSG2demHxetqc+anyNm1+5FVoyALjykhzRchIG7xgtViIYDgKzH11mYnyNM6
pBIuK+fho4c427pABxUK5rQmF3WstKbqF7+nfHm5Ojuqh04YlXroULeeKcDOEXlbGHel9aqbPgoO
xlL3wCx/TXJf36Nw4pVnaiQy6flyoMinVgygIJkk1FpehWSh6Y0q3hveoSN/22ee6RoZYkWAtKix
z24Edk7/iAg/PqMuOPzOY/lecbITrgL3+tHD4mFAT02oPpFfd12OipIEHnDj2QkGpugOgj/IhG9+
MFeejytc8O2bd1SYObVzRap+uylzpsyLinEU+kZIjoLWbfyICtTAzY26aRRaJnjtezCzfngoo6k1
2JQAVJzKlv+KF63G7LcJh91YmdZpGhm72L8KNmO2AXl0SYOeVtax6NIYyXLPxiM8HXt4Qa9eK1Pr
kDCcxqscYfDPu0O+RahV6Qbm644VwLwRdTUhpWJtyLGDF8/BE+Zu4nh2lkjVMxnAg75qQ188iY14
RqqNG1tolk4/UFus2DoKhW5FD+TyZIrs/0n/ASt1EuwDmCvrVdMv8g3JkWqvp8n08VJg6n+yalEb
eRaAtUSdRthbBgLoK4vQldSX5Iask2UhdOk90Ec4QiD1BKzEJ8pS+CJ+DahyqZwuufI/6FDXymH0
E6p1+4vNmTctWFUUkNkTWpHc2TPMOp8L5BM8xS+GLbjOHuazJglEuXD7YiUs9h0qlr9PbVEwxxwL
8FX4X500bIrpUplGoCeRA0FAcgPCaqGjMP4VDFA7Q1CNkVVaVNI1N5mWa3CnkIhWpKE4f3e/8uXK
2Li3qIE72Ashx3jfmTymSH+8Hxwu4wLjBbAAIL31mo68QB+6t76X6FJ1AlhRdlGsXTq3/euH6Ukd
mfqarR3bgbCQFFt6JFHRqvn8mul/m41sJrNtofX0bxPM1OlMjapGTE531AvVuJ5dKDhbcmVNQzSm
Cdtk+7oXKCIcF3X+kho0TBj1/qA49dIPRltAzaxct/xUqURyexW5rBOU31CdqaIHfFwndz1aAZl6
Arwv1DQ4UEafxr1lNMZsJ6ywoiQH+1ot6wWR5MIRT/I3dLEn56woh868kXkfff2GZEUPcPoxHu3F
frRYkJ7D/jt0nWkhLbh6aCrBKfFz3u9qlFzHnJ2MHassr2Ga558PLNnamNUlvP6JD+p/KJOytO3Q
bg79iwW8+byhozUSbG8ugQzXQ8dA5MjJ7mE6uAuCY8nIH7PnapErtMqTFkMiJojrGTt/Jvdoiael
38dhB6TcACpHBIYVNLsl54eqSe1gfgp8QC/oDZ/WWZ53onJ4MYxfuPv1bO4anQ9SjXMU1vdtxZBS
ahp6dpxuMql+u7iDa3kG4HBfk3skltx7hqJEEvF6M3+1ZM3p2TCoEZH8JxQIjuyRmUdMtsyr3erP
tEZeTnTHHTVRLMTcm4bVtz33UeXUo8D6m6yFAxw1w40HeJaotQjdF1DmR+P29XLnYm2TJXdB986L
RMtdei62OyAVonVmBAqOpQ3YcIis54ybZ3i1pyHnHBCngxC9NGcM/7wWGBc04jIHIW4TDvOZBQTB
yCwBPmaRkOXxgxBMkM4cPRgr1Wh7vHUUAQtkY23pKz08zgc8Yr9jFMe36eXVb2XGaoWUrIA+OPgv
h5LO8w0cFwk9liFWI9HNY9ZW+GwFtdaGab0b2N9aCIIMMnOIBmfzIz9XOSm5HMBxC9++8fxNybjV
OjpXce/KVdlRRqXgPOLG2ONhPXRyUYwMNryApX3pjHflEzjxoiqCyyQNzIYRIryHo9ctisJIHsJA
k52ERmw8YLqY/zY6tVq5lHKdZuOAHMhWI6a9b+N9b5sb8jqps/TfT8fHsc5RMbKcGkRHHwDz46i9
s8QawOXrFnFmdrC32xaefFoAP4lKw+aNSYWCTZGHO/0Bi1pmLg7mfS9v+NUm208c6/uEdaDJ+FV/
/Pcu9NLa2hwKY/nak0mniLZpsSYhh+eSnBcFOtmMDOBei3ndnDmhil6/aceZcFcoDEZDA299mhwT
r7sdgdtjPVY3caRDqOeyGvEISY+UVbGliVQd8Qwir/aqtymoLJk9phrbDZzD/twFCoFGO6U8X4TE
onMVYsSMlfHcKYPG9mhNXL3RYMP3ENTc5Vw6fQQpPKj0CDujvPLQa7ZHZVJfZNw6tK5fCK5k8MHC
V3ZkC7Maw6Cnr9ynNxf9hzzk1P/aFYZT97Nq3aGgNnspXHoain1Z0pecsimTNnNDiOCge8+Zc2Wa
Ie8ncF4EJvfaJS4dHiHtwfpZ/DBJeVmjGDm3FPg31dyG/QL6wKrGEEtRQutHoSWzZ7qzJ+VP59jQ
GYK9VTzxCGqNyQF4ypXoohRc8MrYtTWw04KUl5OpzvylPi0Ym7LxhVQuBMBSZ4ByRLUGL7oGogAV
8hMVM8PurnGr1K3PsOuQfU/XiOvJnw/XlQfVGBGRLBOQvq7kACGIffaktcHgXWrLkJzdO8jbIyFh
HGKZclt5qpJvSfhaHUDzI1KmRdUG/HRLInHSkyR5NgtUBFBt7PYAKRNRGSqyplrW8NXs3SgSxcjM
ulPnY3NMWxLoXbFN+20HCY0uFSKm81k/em31NOpLnIZCnstIYJEe/RDTKqSpZ4V9FlC/i8pomE3r
6nOJRNomFVNwhseP8as4SkCGTR++3oi1vM/Nxd5/xAbp1qG1Q7K7iu9gMmeXio4dKh9qZroaWSd1
/PT18iBmqW1N16VHjMBtsg2FWx2DShCpptWy2MsLbrJg+pTwZ0Wluc5Ohqq4DEW/Z4bsemNhpEva
BhXO0eSw3tw0kqoxhsjsCT9+JztBhP57ouw9k24t0seB+u/lrIElBVMVdRZGVHbQTxNKfcsaENsI
ibSKeoB+xCHhuUfDstRvq4/vHj/6Fv1htOELqdS3K+2QO+8mdW8m7YdNuEfO8xjih9tAnBhvmDGy
1Bz/h/zxwJ9YeYdZdmclDxxh671uvx3Ad6/hm+qq4wPxULGccN6PysLtnUe5DILQh8dgDMUsXqtP
IAK65JMYNwXfQtKIRqbao3rd7Ogz3gR5E0fJsT/h8qbwIr8KTdGulBxgEZ9K+iLu4wLpdpLc7Plv
qPOKVqCrSED9Q4fNWbq2yJ3W73ySmi+HUKePDA29ykVN33IINZpWU3owvgGNEe1DwnD6/tKIIJdb
nu+9xk876rCl6Y/PVmRFMzNPuuMUcLhqM9Un4/VOAtb18vcPeUdvTVYMZtzgii1fG35u/6WonpP4
uFcGMi33UDKngWsHnIVumcOUHq8o+69aG2DbH8XW+eashRCI1GZ454lbwjIUPWuz5LT7Bkpw+BdY
5QfodA5YGpc5AbY/dDDjWK09WuGvod6+vtzuik/UoxripYsyfqQTYj3hht4IcScxCmSCMnCwr3OE
d6PqOwYxyQqg3tk60yYwUalqfcjGfzHQwEtTGI0Q+NpcFAAPWRb2m9bMMOHp+hYvsch7tFrt4MAI
nZ9ISw/K3oedS2y8F1GYJCEFvwiWpK7MRnq4scO6zE/NZayCKWOyYhmkR9FY4nOlodRdRjFTWSYn
4ZKHU5mrDFjBX6+S2EwgOi91gOnpJ5rCWFfOEEKzQ2lMvI9bvJb8jF2AA0EDG/HoW51xYRdE/fCB
K0dcQhpaGRuA4Jeg1NOoBEwNEpVoHsWYyvUNRfNtZblajHTGs8XG1waVIIsy6yEuXmZx+6zoPR1V
sU9c0begnC/D4KSzWjb5s9DrjsWGEpV6kiog+mhh18rQhesSJi7tHUTqy+dfFK/7dJFREVoiPVoi
fIif03/UBsrzmVvFYx6StsXbaTt3QlVFGJQpsu8xhwcIoJRIkpRTlx1s+T+EYIZ0B5yIa4pkqGkm
0fhoTH9UsrTy/AibQx07GJ4Nd6I6Vi4ycIiG83VudPpo7uJHEZcL7Png0lcUey3rI9yU74WabYEx
0pZkYbURdMKc9RkmpyaMgZMEpB43BYWMgAvG1StWPrux8z3D3eMgCdp+xIQf8srrojrlzxAGmPdA
kzGCdpuzYbTJ+Co7gKB7stfMKPKbM/IQCd7+NtVVGDCVYkK+7UAybPJJsqiB+D+msyMajy/VJtea
4icYUmDDeRkxvPPlCje5yH+JufcNIX3JZBUXPUTnLby2EW0it/kvsWMHna3+MHuS8k3E861odwyA
xm+FOiDD9Hn1Z+k3rwB1I6ZlY/O15ptWSmYh3mPcT8q8TBCLVsj3Fuc1tQAbeXLR1QQfeQcBHrzC
v/CZP8cIv4A3FgV0L+AdvzFArN2qzvmOV2PA6iTyuMUzrUsEL2ICP1m/FLtDfQrd4OsRIhD5uY86
dxv2LTPCA8fLs5AV2vLZwQe0wCzqmt0e9Dcuwk+nhHVz2Sy9PitgJxr2+/cs5yVquvHoZ1pdgEpY
+Y5eYoTLD6JRf9WsgG6h0JeVIPRqZpQF6TmNSY7+IvA2sZlfS3zEorcx6PUh2XQekAooYE63vaOk
r54Ow75nKRl1LeJ2ntZ2HRrglrRFYzozDys8gA4OsirbhpvH/Kb+3pkU/XplpAXAGZe5pJvkxbT8
eioBYnyPlvuclJtTud2AyLZdyqBsKIuysHfc9+Q8kWF8VQnWG9rByBI6L+1KX1xjx1kUvZJQd8zI
rmtlCM1FXctCbHiuqn+we+xS0Qh52FsUgv7TAsuZ3JyI0lcc1vcTO/Ly9nzsgvA7kex0ues8nQ9H
rfTgt+t237lACB9wzW1OK563y0V+jRrBg27BPaCMuIYP/+7g9prNYF+lAq2qWwF8zm9hOqiebMoW
IBq23FJI6kefzvNeAW3SY0f1+gh0anqq2EE16Y8sVIe7eMoa1i69bGVy4TyhNcqMRhyVtmXXncMt
fzT4doHxVXgvgsYCtw0f2ReMThr8SemT0uSA3Y0gz5I8nqtKhPyC5n2LMusfecm25CdyyZGHaEKr
mVrldls+XjS4KRlAZQfN1U2rIaIoK/Jg1UcPOyWjyJGGnisV7W3zAuqfrQZ1vxkouc0UzTYY2rsY
2GfP2w9lMx20BBsfH+naFck9o5qob8DOqVMJKXT4eQDKLeQzZF9Xvn3g5yspjVv4AAXOTc9ehkHH
c/ngKoUEhc6bTtSm0+zHSPXeGhuI2DhOb96Ewa9cif7841FGPdw18oPFOjepyZNjwzg7szQnEmHC
TG2VU5Uf5+rtVmPGBeA7ZWfUkjKDEiPil61kUyPWYTHLYd48GaFDQqKtvMIk1x6pwk+/jGkkVT9P
r0Sgae5mj5MbEo7rcGDfHcK9Ki9ClOaEWer80ijTgovmUqm0/CPW3BLfGWjmGsuUqUrLKHjmCt8l
SjqffgPjx9Ginvnd3XPJ6eUpIvm3RE3NNJIwdjj3mxI5Or8M0JPXUs1LUJoPsf9tnOQbA815GSCt
sX/W3pNs3Xa9gZ5J98kngiVXmhtyU9axRFiSURx60L0lyB2cOrBIRYuPvNB82IS4gm/EfMOO15qz
M8JB67yBTUvIbqMP8pa8VInM4Xo/gGtRHnkOP2DOIvOhp3mcxAYGe6HpFgBG1zMMXO7WpPy6FB/o
6wJMer0GAFJaeWtnilstA4lJWXOOvPAvc8ij85eYoy78Q7pWQiUwZiKqO/tiOn+ogTppZhR81YHg
/IcXf5uHTWB0H7+Gwl8lWU9CHqq6HEfkg+t27uOpTaAyCLDRnHZqnnEaQuOUkpOa4HRFo/gj9883
MI1wzAGWlxNH6YcQMRJSdMxBc9q2Jd+1rCC6xtuHWGskIXK5tuaTbY/zS1rZrJkTHQckL5ER252A
Zbe9gCH+W6hZUCo5unaOhOugWo2tlCtTVfw8ebSs91uyWeflJJXFb7AhdzOvc++f3sVkuOZdawNB
FTYEnPcPoa+ZCw1zON3xyYTZML8SWSoHt+9QQXX1qwVKZdnQZHSnWER8dKPbaEo2ODR0sClLcInH
PuaMeBYcT51GrKM2DdYvUxGzgqe3/aJEiYxwopuDAcUs+bI8uHxURWgsZrvolxGjRJlvog2FU8Ip
2hxQPXLRxNkYxHRE+/k88AIlCjFMA/GMtFDvNj7z/MEJV9ilvaQkGWuZlGMMe6PgtMZ0Af4sqFHV
CfeM2nEBINmynkCa1il779mcNqy7qePL5I3Bj2MrZCd+1F6ago53CciLxQUTwdzYF6T5QQXiDY9I
xNWtUJ8AjTpUfONNYiRynR+jXKOWBsNuJ06zsnVxg5zhkv77HeAYcIjlOl0l6WHgKZLJlveTsW7n
VBsR49XtJdiqzKS6xidbMAp9tSnRnww8SjVqFbnDoStRYtJY46xW971U/gfDdsrr3OsPxk9lN/4L
AkXWi8GBPfwDBerIpohZcCaQ2xT2gtBAfqLK5vMeSUmROxdJObxClmrzTV6B+4j+abcg7K9ohTLW
DHjjqiZ8oOBHECDHbMtnXVl3P/ANwv6Skx0/8Wo+7PXO9QpNvZTl2lPmanI95GdLOpp9+KeLGOVp
Acbb8+For8M6ROEBqIYXmdWmI0+zdaVy0PK/FOVtD+f+qxChOMkof7M/gWMhjw9aXdJ6Fsem/38S
5QNo+C9f+Hhm3zpxNFPziTtS1sVHQy9G5FT0KcQjGwE0bP/9898AE/jJTNBU/4Vm+/1L7AGBHOm2
TKqQHOtwy1qcGap/AMxNPGek1qHoxQYc3p/e88eaUYdMiRljuSMjabv4e6/8bgymAJxrQ4TTcHKe
rmKtLVVKyqNNWIkmLRcI/+OnDPBFxbTV+YnLZuRx0EPlbO0E5eXj00NHWu0lOjRO8lkzGJj+fGsF
wZ3MQIpNbd15wJ2TYeKVV9cpIsYMDMM+d49rU65Qb6vU2DxaypaxckQXDH7FyEonuk8eHRd9+Xf9
Ywgws77wZ4LveDQB5RiNRP9A5Rg48UyUrNQqHchuOSodr7QKvrE5AJVD3uN3+Rpxemf0xcK2tA/u
2AHaSfX6fmC5oDIYykggKT7iyUJ+F52cLitSLU7ekzluNSqBz0oPdM6SaC6c1H49JZWx8lYktqvw
ViYKAcYZv9fIu5aFXoUOdKCsLPRmUXQ3j5xcvDYyzrNYCUg1qdGyeRnocg8NHpeDCyIuzU8sDGFq
N/W+AdmXkulreF7EwipN/zj0qIwnDyxuPm69x6FC+WMBLL/KHwZzxRU/YsPuLK+fqdtvG4qKrGCt
W0vdVwmtJwwaijEnHeshyXYYVS3SwviXPI59W0+kUYdkIYyi/RzqHPRg1XurfNB3pZs1RKCbYkfr
BYObutx2PVYrtzonJo71INkNg0R3G2nTpf9J5QmmXpb/uqaw2jREpuD+Ur6URhlRv7NFmm17SMs+
mIrb86ObFR3fvI9y3AKU4x7eF7xNvsMMo/bTXDjQnVxNzLfF2VIlRIVUmUlX0dXHhLiW/feAYk+k
V4C7CcS9O21x8GYgtN2P60F0ofz7dFBqyg7Uda42NBW3er3jePeSAxyS5X7pnrg66TFh7hqLuq4S
0Hq9Wcx9V1SotFo9gtyqboQVXZq3zXx8gX4OanZWghsVDLmyoyB+1L5T3yGH/v/c/aLhgOjUyZVc
CPWMN6aEZwFyW9iq1InHJ3cxTV6ZCtExYZmWFCNz829xJnE2GqwFvulUu//r7byiiQCqIinOIHto
HJrcBW15RgOl7OBx1LMn/4DeUEVxxEhcBaTB5cvtWA5zdhMjfSLlmEG0qiKPWpusgHjSSwVEoMeP
8lx3pPiidr01ZDynKPbcDHxWX5R3zI/y1mvC5WkaS5sOGGgFGbYA+vjd5hFw0rO4VXiRCEvC1BpL
xJv6w3LtzLpGh+xfUquXNW+BvgIaUutAvW34Mak0s8TVRlv+dpeVQNevH45utmzWsiY5aJ3wHIA3
vHeyndf68N465BoQqCodR6ZIxgvq0tmsSjraeKI5FOeDZmkxH9jp4RC8lEykHiQrpgeuEPTG14Ss
WqnoRMKAl1ST5tNGfy1ThbIKZsR/odHjwMqeYICfYIDhEiLm685sJyK/T7wWFI94UMIPo5MYXaFF
hoP0WKvomhfxkbXxWcxpKcq8+0pMzkJUe9Gn7AEVDEmZlIwE8LAcdLbdyT+2F0JZftJYVgux3Qaw
Y4r5cXRyTAjh5+/4KG9A8faJ7H7EJbsKwg4vlgUQFJzfJmDwzCdJclhcBXdKQv+BbeMR7YwS12Kq
9W5DNAfqt+J+9H2A3rJzSRjuRhAsy/riKz/XY8n87aRyF2hMiNDFAWze1yHqfBu8aVGWz9CoxEE6
gJAA8CgjBnea4dnSoGgO9k+yKoKZAZGtJVbbY/ozgwIbdjcHpNBIXsrCEn+jmjeRzou0rqSL5sgA
xrQXaWzQVCe+GXgD7UyIiQQdvrdB0zMgoWJlYk7rtOutaP7EuLayODsm/hZBKyrgAzghWRx7griR
vJ3EMf2sQ2uUmquWqUaiJaNsafBoWZC3gTkXj6ePCXVwzE8E10zgB9Ytt/kS7K3HWycqzlfOsVXB
0VH33DGZBZUoPkJL7PJmI1mXQrfy8G8yNURISxtuiUzBQn7qzK+c4xDfJOIUaLxQS2CrRhR+xjcZ
ZtO5+Iz83ebIugG04qfeKCtMM9WL55oB+wAfC2VM/OL8nrvQtNBdV3SfVWQS7eqwfWNFEeufxNdf
BJ0/l+pckcmLvtcw30kOg7ftNMliE8yuhYdgBj3oWFtqSCVfBsobAKHZHsux2JxHaYIYIabpkgv0
+/kSXuRBcW+bS6MCVBS31UPSxhrguVq+9j6zOAJ9EZmDnyj3hoTA4d8NfJ8u8TRIeMQAWKpAwm+Y
Xk3aAwqoG078xgTkXRSqCIHOztrkH8dzIywsnhDjt8P0V2+ljeKX3UnN0hVE8yxEkdTUq2ZjdBYE
fDh9/JpvQmAo9UZQbACxKzvrp67+VNLhyRX0ZBPe6hRLykK2JwZzKWLR9kYzqY/bLCIIXy3kIjb1
TJ6g18QpKJhkg9EGjB4lwwcVtmQ4kHNCjPUnn02srMGbJ2MzSkw55qQL6UfXKIvi8U3l0ZBKnI8G
vtIBY6dlyi3HvBYmn2Nth46XO7nS8ZHz35JUGlSJKjfoqOZ5zLJW51Shz5EWnFrElYJoUOvwsIpl
TlMB/LGNUj2eAQu5RD2m/UDPedEbVGEgvvzeSPNRuxP7IiE3EjKgPF4q7X0DXRCLPLKqKasB4EfD
19PXaoZCdcOLYeT7ldm88wHrtq5Jku6efJNgGW7i3DTEBlfYBQooHy5p+a9kCldLzaXe2nrGlEe+
7q2hXSd+26fAPOx/QXZ3oUcQ78PM6eOkoSr8k9VJPbKHZfzirmlK1IDX5ISog1nPL0s0HMWNF/2L
JwxKUxeeOzJm7wt+Tjg+64+SPi6BMebcRSVdGNpkY++1Lvc5+ikE+k4RWPuB3EaRbaBnqa9jNUnn
n4EBqT8yawC+L5Nkxm1X8TMRLm2OGko0DrEtpgppXe+eQ0pSsokMWcR/9C1wSqb9boW5vcMEgQkg
R/OQGFWrpOWTPNbNHl+qNV3DiNgZ3T/Df4So27gWwqcj89pYNTudybrQRIMAok7NaIaWyG5qkrOV
ZSeowZGXL00Zh7Azb1ae6zVDwRlmXRqBCdkJfs+t2j5yA7HZJxEduFfCudnAUINknJB8G+ZtnO/X
4+vWiZjja3V5O+PrJCpBSqq5fkmnjrNshbc6FRzzKaozpX00lowcMP7Jr6Fipt2JOCXc1pRd9u++
QhxWC+37fapoQ3suZQqqam3P9cFnFG9hlxhG0+eWKorFi+3JnBnJ65Rfsa7PbWTkbnJqROPTtT6Z
8d2XaErp7Jm0aQez0JRs3Vzjd53aitUVeLPEjeMTLivOnOYJgfzFPxrinqqRSdkJyppKUShvl4tI
zEikUNuMryx2XfgTEffwrxgxZRDXPSqVhcPq515WwXDyhzfQNM+Zz49wTIUZatrikFcwpzDBWvZy
ikdJJKykmyhINEmq8LSuKZqhp5cSLJ35N0uSpiPslwePAw+tgrigvDDzBqAGM96Ltz0dzCLfTbtA
LaLB71S+SG+nKs2wLLseRAt9qX+P1tQ8ezCRXyd3OW+dSuGquZFdZk3ojd6a6TI85dpItGYi3Hs7
BMyCirdkxzmdnM9pBVBTUf1r+ZlZJJ4vegI86fYXZ1D6gjY0AaxK/oHBessSb611puAZo7QJC2c+
cFADIs5BDbiVbOwJf6bu88UIAD41nnarUa5ntQ1RiKH5TfrXCcSqdXVpPirpMQZyz6ow5fHPOuiA
k9K4OqzL2308PjS9wieH+YEHqqqoJ9elRsGamUdM36j7du/W6LhVSSsxqa5rSCknJ0PGEMtYPrrb
T82gjhcRfRJ8yJ6qEV3BPqfM7N2EHErNhr7YfTbhy3geQh91icreSqo2MVkZlUbW+4CGXWiIcRty
CbGMM6XZqUyyyZbs5VOsgDpav+a0JngiDKAKNg4x8rJyb1H4YXh3iFkazcXdA8Mph3f/2BYhs3DO
sGsMlv2apqhj6u3AudtWGIXs2TFIsT6xsUIV5O4aOYqcJkleyIu2X+GYHCg8H10cv2tFTlTF+yK/
tpGs7Fy9KIxvCcLDWMUMR9pLENwC1hfuH5Ihc4I1efZydGWaUUosyvgLPsViz1XW/a33Y9cqBeHu
BxHG3KOLD+Vwb9dMipnay7nQo02XzynyVUOKNgBDVPHWwB0K1jg2Ibo/+Y+BGY3oP1l5kj7gwUFn
F5mOiWln/nq2VRQElSYyQY6wZVo8xnSVYu+f8RNWroAF+lDZWEzoVlgNtUhRhUZ0tStOokil4+0s
FYntf7JJjht/QocmLPwL1IIyofvJb+tCbhC5ylxdl/cJsDRwb4bvtMBW5hrVRuzc+MPB8dsUVjLz
ffltZifPzcXPbHLL03yqzk5u7bZnaUdF+xVm9Z3Fl9xpDGKplDl0U6KJbVrpS6VKEMYK61CR7NTe
yXw/F71lhKMxt3475BqGxwAQ9KuYr7I0dxY2MfWkZHj1+8dTSE2B+V8JravO7G31cQzrAEDcGyBr
lVMmL7r5lyjwg1UNY1ny2eWivu651zXJv25I2DGCEJL066yeHTiMnEWydgT4PnvVcZc4qB9p3wh8
+HYG2PMo7IW0wss03NITZMMZzvV+L2d83/prsARLqUjCGpYAXsIRBQ48RsEcRK64YuxmdIwdSFbb
2K42zElhXLzF0IVBV1nsBE8NOWK8e5Pl7cwV4BY24yczPT7SxLE18psazjgk5vj3O8hIfqGyrFiN
1GjbwEzsb8ASplSMhQDwQWVxACz0cGjngNg464acyiPu0L7rZzdKhTsrni9SHBhFOg/7aW8JvV4h
ytSu0OruWzXEFyso7KbUe1w85gMkRCWgF6CwD4uzy+YOvSYtgIYCxljxa7QMgXXN95CD7ABn4diG
Xlkaz3TZHbrE54MFNsn9mX27BSTMpQSncuz557ZtBbabK9iO3DM/X15uRTI2IDDbooC3JhMEis8g
17U8htjx9nZkzA4K1++XGFj4IDQW67ZEyoPE9NQK35hEsemuFhGfwDvXWF/LUyIh+hC4uTK9F5Er
P5QI+k6BDbgi8u5hlMNa9eQ0R6eA3SRH4XmRz/2CEqZ2Fji5/Wz4U6VxmNJs02SDmHzqWaMBf0ri
9ZBmiRE4boXTkLF36XB/Xss+UsS8p8KvcvC6N2eo6RU2Rhfi4u5qPCAs1i4tsjANhOfymAmLgqoj
it4zID31qGbOu8qcB/cSx5oMOArv3V2YSXdgD+WkH2ecxXxf5Yj5fq8UUnMQ7qLib4rkRTAG24Df
pZoNCpsOvIam/Gmm4h1YUb89or7o+XP14MT+1kMDb+diBCy/84/8OMB3zfZvAKg1dKIBDdnd8kpz
hu36848IP6UIRiR5wP1ns+duNwLHPEll7M4xIP3I7p8zKLMJCcsaqpP2a/ZXaAeq2DqLvowneTg3
LWSZf1BSUlz0I7eXKFqzB3Lvjj6sikWUuewltYZvIkk+j5KfkDmeKSndvuB50s5ZBTUsqca4tsBJ
bF1se8+Ds6z69SnjcoGTgQEQ1gQIyngBJEmde+gVEDTR8qTyFXxAknPqvF1SxZHLxcl+m/+5/swm
kb4WWn9/P+bj0wqu03Zm7Em4l+mOhggOdzgCL4oOQ0L5atnVMoHjNYBxwHz3kFmDFVqujWsWelMa
sllW5EvCTOyqXDLaK2Xm85XH8bA5lZh/Bpx0Ec8VxJLFBert/z7yXQDYjX+6wSdsrydpiMexlNrP
7Fe9eIWyIfpO4y260P9opLpzYTHBHWGyLC0Aw/bGqOSu9oasCGC2oyejPzCwwekMprD0kBMc0r+/
DJHNVETK0XB993xdxE4khq4FxW3ao2DBSugLXUc4wZE4aZB32L+MYqNPaUGDyEz8yjFaDBK+cTJL
fl38kJWhT6SWHSSMzwHT6ndvE/ExjivNaGjlkBOwt19ep/VzN7tvZBOEt0Oqs89Aldk7yIApkWfX
/ugxEzFe5jAnjQcMlpL1DTdulf+sWfgSimvD574+pDr2zd0UIFViNY43bWKSQQEzw2vVWOcdZpjP
3O/fuIn1peB70TOhlyqLXoQMVbQYl57y2sVvji8YGkbxTBze5UoDAaRqK2556KunocoSbCqAjkYq
PQ5I0qaWWqqbP1X5fR/iXt5Jy8eEAWjpIAPwRldKxCAXvMyKEOknn94wewchfEA3g7bBNy0TC0aq
863eZyHU7RR878lI8lM4SL0dKy5SKQ/2kzQHgofrsnvpeXXFSj2EEwyfwglqQx1m5xAjo8ESkmjp
3nbnQsw6mwDq0PkS0olLCLebAtQnP0aug3fg9kCbGOwiZwM7Kr60Jv3tBjWz+tiN1LMYtEy6Ijm0
XOylShwfsZ3UST8+owoAuIShfGnoJGJLlDBHfSfSlPovGYdRg1YaHbYNtRE3B44fgLSE+Vw+65Z9
Mol3i8LVz1GZ6HwDGrw1vhpBkhBT3akFXcbd6FVDStpaWnClvOKfGL0oxavYDrG7ycusEl9CRytr
ayFDBQCWkz1pJppG4iGvpUugjQNcoKUMSfd+7yPd4nsq+YBXApxKVY+h04G41ZGVTQYYaDEg9hc8
mgeSqNvBmC9xE9mvNrr6pCR2LlyQeVAOuaFEbzq/zQxzQr1vUuG7vjrdvFosxK0CsOhA6oqEW5Sz
P02WA2y9yOASD0Ynf2TAzkgmvJC+4QYpmnRb1+RcrSsEbiq+fcLAeVnhkTJzPGAAPLB9CiaXGcsn
b9EWxmuqiTIEtFz7JETxKvpHtvdjS3visy28ka0Xx/Gr5RVDQRP+0+qRe2w6HlgF9UnD6pbLW9Fa
AAkpx48J5cvcLwaGwDbWNsETQ3gDBwb/pBnoO47GIlXIA2/UY3vv4IvhDK1oDzMcBQk7ClpqVSrt
FqjmTw6gg1GrAe3Pu0GbfKl+oi3Nw93sx955l0e9p/l/nP7yC8L1ZxUNLaC5zVDo4u8+zxLC+MJ8
AQO78bQTmC/Pbae6T9zA0S+EgoxvznUd0zxgp5ObSeCad/Wn30R8O+xMvB7+ldePnw8Xy7K8TVWv
MBeQirseyqZ8HtO7siKOiMRGGF6tIGdHSG0bV1SdPgZe6w/R2MNxgHF5RinDQFNZ0RBAc0y2D59L
Vn1xEOafKOPNugkKNwx53XAkpOXDhnE64ZMHdKSzEGnTZ1iFfvOBqOAY6wmTD0mzCH628nWhzW48
bsvuVmXechedm42vyJQTGSj4YQaQot4hzmLZs7yH+HLs2YlmyUvyvuAo5/HsNqa4vSUFPP1qUxG2
Al76fD+jZsOSxaX7OdtoBNkTRwo333JW9U98/t1t12CUGf0AuMUZg3Vc5nA4w6iZkPdgDtEp24Ub
LIj7mg9RdvMe+EJLuWk+PTLfKtiQqqcfzv2fyysA8ZQP2iEacvz1IVhWuZ0teX4jt0eH6xFkGJ6w
BrpCyJA8rWnMs13PaaixE0HqPyYEWO3vUVIJydMDnKfquFphRYdeiJVZnFEjKJOVxc8vWUZ3B0zv
MZxEgOt5H5CBOGgCg05c2aGI0SrCQ7iz0xT5KnEeHgJQqiX5tbJsekjx/qBazoYfuQ5CzV20YMpZ
pj0INtZhtLRjV+HTos5XWnoT3PMctjD7ZbPo4i1F0kqVLBrwmH5IPQiLUn3PHwB9f/DdYEKzyJoc
ld1LE0qH6jXGF7tQWVXojQkhd4KkkkJp2/uJYQAAgbSuDbTyfU0qqivemPdybBROH4tGvci9uAKW
B1tLpJZcmqfw+nf0ZEBuULp/gnMnz6EATOxRam+PxtSUZ3EUdGZvERjAtOkJULE/xho8cLdfCsDJ
v7g/rphZBHCEkCmweYy4Znwjf//bNPn06hdJsWwFhZHLzFID/XU1FpsW64oGBnqfkl+oRD5bFjOY
CDV6CEjhLnw41ELWE83cy027ka8rWufBCyLDZ/IMoqHkuf97cgDTthxdWdZxzaQo5EcGo5DxVKb3
x9PnjjRfQfnih0td6svF+zJkvySXAYZYoq3fnUz7UTUvZ+TaiQ3BW226FDzJT3MxovKx2qe7iCkU
Nw6CJQdyskafv1bXFc9p0plJRSCHowAXOOZY3qJmVDJwyeY6uCBKzeUT4/aKQDVlhYlGsPgP+SSQ
BAlPjbT1X/62014KwpXYPWOSrqEZ71qiHr7YlIM45NZxyDDm3K3GkCCdGL/UzA8BmFarFVLfXsC4
d9JVFdENPJ9Ic41qKA3c84a/sPUwloSbI4d1vLnBqSxTfDkTDtyaFUpzzcGi6464xvQWnBpHB0SE
UMApi2Pb5HelKfBle+3/CehlfewA8onM5K3o/k3ZDPgnSCavPu6nfvGk0xbV+tbNznqNQFtye6xY
7ZYRks44UrvloKC3hmtK3RKyLq8PsEjNZDRcRDO7pl3iYfXfnWicQOFZqAiOTyqIiNYkjVyDixdT
/CsWf6vvmEp4KlN/Yqb9Vba6j2wB1SbGuK68XrQA6l94IaTGg/00rtU37s7R/Q2MOnVsl+BdGxX5
UNqz6i1mXgrI9hEl9PzHTQVgyY08C9yb8SkSx4OWCGbnsquemsq6HMzi3OpX2MSMQ5hcYS/lU9PC
JZu//Tb0gl6JKGRdu2+KHgN86ELPaw9vt+1J/LWyGQJwl/gPxDV1QZI5oqMJGuQhuPA7koqqHjCp
TME5TGs4vP8b8G/FT71sPco11GYUtdfIjOykErk4puHOOL62fgsk0LjE+4hztkV7j+pcWhHeqNmy
TIl/CbLc/JBhPBuKoMgizAdqwIb5vjBgB37LQPrhHi3PGln8dB9ZDziIRKTnWgG8qKDa4Xq52h5Q
TdE8qEn2LgfhPKe9qN0vUNfiLnNtXwS5PnILrhfTMvdL+SOsD+4inVLxzY9bcbwTQEgfxDD1kDCA
XRzMjoIfzsoVdbPxjh2N3ggbkjfKhAMmRcdJAWY9ZwcG/1qEWb/KtXLXcFjTGIEynW1Cz2QF9Uv/
Dj6BS5EMSdq/c1wfyg8ByNr1zXjC2NpDEOuZ5BXFgIKrE1kHtZlGwF6I1UQdXlmXcQoGTH/AFruW
vPtgtPB7wVlvmqv5EpmOdlrP54dR8fBe8W/pmlLl5Kpozt81WMCtFTsKyFcvPb0Lx4f/xfOJwscr
iXDvtztRlqMM1Y24uWJr7F2VlQvu7ZmWh7jxYhymkX69JqlUruMsVlLdLmNb5nDY0tEUEsAwbx4A
kG2HCdoiFVPGkYI6EyRbIRsyMgAAWWENlAlFRc3DuZYeb1iruLhNwRfRh6HiiLNexKgliSvrxrqf
cyVZZul9ZL5LlOQOGoXi6o2XPTEVE8Se8b5Zd460STuzOjd7OqFD91WR50RMW2B1CtHk4tAfrYxP
jHZZLTtyG/pJLktplqOY9a8xvqAmwkiC8HHMY9+btnOAf7YU1mTbKOZiIhHZHwcIpUwMRRM1Rh24
ssmHrj+tn7xKsldY51qsoBogGQo4KrAemgiz9C5VFNVlR94WYgnsPz/HnN1b6dBh8B7vuDvHEJCm
r00lDV+cgHT2JJKuZFPZuvzVTVOw3fhUC2DLCdf9Cf7nIIC/uAyM9kEbgoh42my10J2dtvEJCOv7
iOrABd8M1zUWG+rFG3gq4NAUKaIWvCbNk6UxazA7Za/TzOhzQp/kllDu2wRgNyrNBpEYiKiJ8wSn
yrDY3noqQHui1ucehWdXAIiWw59lr0WrPnUukhDHADVT/4eS1H9LdXlAHCSVc5+LPixrDDXgxvUg
amXVw0xkN83JWms1Nbw2GFo4ehAj+3vAzQ2asDaNeNc8u524KgD0MjR+vS7t6lHsGIaeAsq2W/+w
j1NVo9BFQ+79hvOFsFoA/ULAS5MWR4z2xR6A/CiMcnmtcxNyZskKIt5lqdECtnlCWnbj7YRnPOdQ
f1KPVTdEwjNG9ZDKpknRZJ0gWD18N9bqG1KUHiimuZnF/6+8AULWT41ovWb0ne+4DIS8zdG/XTsH
2o89v281AibsYYq0przpEGSpLh+WZkYl3IgEMO4CCcwVZEh8/67Cv6O4fByhHHpQastrTcf7Th5F
txrQWDf7JWn0GmOgrT/2t0AJeWIgXmcmWOwzxFqNaYzVJGqErPnI/6eg40zBg7sqeUqphZp4MBhS
WKTNmxjNwutMNW2SQq3zMmc7kHEN37Tb+Ac7ghwzq6dbEvJ3Ia3JVE3DetLhVDy2FYIx5vif++kL
MJCSpyvhXU7R3UTQlhFTp3gt6Cc6heaL7iWUsl9w8o5Bsdm4TDzdnIKKRZeZLYCcTgr/lJNeXfYH
k16fKM9y51H3GIUIUjQtnGTShscsJ/AWZoRC8XdEjpEdwQaJp4ednPyHnZUBlXX5PIGhxJlfZarE
bx3ypIfD+pe22+Lzxu0oa2bhY5y5n9BCKYqJUgRcYVuHmoFXqyXOZP+5C4IJjg3cLn1UlpZWylcD
D2+R/a2ovykFtrxNJYy6sQUhhR9JRsftf05c9bT3rU9f66v9Tjnb1X0eSj+QS6mOSkWnW7c4ONYP
+He6Y7i/85m8wryX8YjRdseQCVijPMViedbXZyeDi6LGqt8X3V5hap87tOEeL6yVZZ0lv2UJxW1O
L0gknqdJj6geXP8oSLUSEYfI8p80rjMiYkWQ1kHWz8q+aRb1qQOx9lr509T0AwAkbhUtLRLFS7J6
J5h72BXXq4xgbNI+aSWYDmyqtKJkogwb5aakssrQFZpJd/XmJb05n+PK4e83k5jUKmBUn1FyMhbt
xEVblBSJlsY87c+S9XzAejFktEnxCFyDKiAkplfCf3SA/qEr8y+EQUK4TZo2aDSwon0yjSPWgRU+
9mvrnmpfFu48G7mFtveA8sZtvzotvpfLZfQZWMAFi0EOFbPU6VdmVOjEz+xJWWuC93npGXaQiLfL
iVjZBiTQAJG8/mGBCHuA+W1oMN+ZlyiLIhIxAAQYGgiG/eaXcakJpZ92x53eXQcWBAMAcPh21h7N
OsJPI1BZTPom7L96XhWIX39Lp2CHrFe8UPsTTG+Qc5yEfe9Ofu52BK2vEmWf6Fm2NgKLWj5LJAnP
mAJNMDOT1HOWST5JZP9WP7k1q6ebuGHvLAQCfi3SysMktrUMr1i9QtfN05yxjfUONXGHM3ZPzOND
0U/qRmmvmvX4xZK5HYH6KlHm4pRGI/3UtwIrFEXCvQPXXrwPhQNEXjDv2V8DwWtyHIzrKXHwfcn4
16GKYZ87jpG5Mh8W1sFVjPFh7OSqxv05CsFuXZEHmIZQH3mri140xbsBW7dwAxLk9s+VO1OsqiUu
RAZd71tCoLdm7eJTCxg8pINunY8YaCRAgWBlO0ZC5kgBmABqK1+r71jIq557fLuDYeuf0Z5irQAD
2ISjicl1uiG6f847VAGmXHAYzuqEnGxZ+UOixJcuEJ/slkHT/5lE9n4DHYTO2uoRh5xRPeuQDi24
pYXXlmqkqs+W0B+jKQm0sJIwraBa0nebThlAd4T36vv8tw6u0gOwueVOhPKG6leEw0NC7Um9Kucg
hj2Sgz1hJbE2/UH3n5Hb7V7aDibJwAAEZJ9sEbbOXuVfbNEKUXfj1YDucT5x5U+VhzucCMskZV83
lL55ydhbxyBAtKkD60dEeDgOup0BmBjmSfuJML3WQNTvIDeoTemdO987uXxsLRPU3+3pi+BxXgMu
lvZFCILPDu+trwHq0bgdMzFvXbYLABmMte1lxYEYZ0NsK0a8UDQZxfrf+tBGakz0qlf2dz2jBEQA
V8/itMgedrQipZIEBVhzRrBqQ5FkTn4MtAnJCRpFZ/J3leWwuAY7OmLE8rbvEcdna8jmTickdlCZ
b1fiO+h9V2gPIIP1j1+NPvaBKQHFG0SaemOe94yrvjAr20lqesbSx7CrlFCsSA5rzavE2fKuGBQe
8gyn91cnQsVOYl3ELULq3KyFzfzZfjb+5lSKJcKH6k0Nno0Pxw9kPdIQGUirMf6emk2BeMcLDZN5
xtIrX9bjlKKKKIDZsn0UyHpZ1+slzM3kP9zGwlJbxRp2mqTe3yayHv8LZ+x46k6W1Iqas1WPAp3l
DmJaOT2Djs9OQxY7q0yl/CYa1PTlKTEKpAEDiAoYIOIhms62kqrTeKK9prcJQRNGIj9M12WNbrH7
w8TEcwqdvSdpv4LCFF3aGmnfEMuYjp6lFi0DK5QOvJciJB63dPFKXn2Ent39lSMcboac/X/xV1a7
X3obN56AJuy91yl0cgWr82/EQXS7c44JZhBnF9lhazGnqtupz4HVcl1O79F3q48qk9Sb7zUyhoab
Hg86KSUPb2m1qeoLtfLNQIEi7oGE0ilZ800ye87QbgdpRUZR8lQwPHUuVuwPlNOGdEMYrjmyiE3v
CVVuKRbcivDEeQCG941pKhMlIVea42KtF1cZLtY5w1qbpn+P1Xas4BK1jyxutjWZmX8MieGPphAc
CnfCMD4FG8VkcVQSimYxOCCcZV+4U88LHrpSk8jR60oN/oA3FOz1iZF8SH6v43gqxwLD+JDByykI
tvDlwCMBTiMq48Dh1QVPQyLyYkZg9tO6of+LXGXbJ2U6/9rhp6FaJyoYRey5XC6tqHWkJcNYl7FV
eEB/y9cE6D5+2PGiLYHZ4EBHSbSVZFvFPhjLoAtoXxLvC8PzetpQFzl+38ljOSTcz4Lo4jWHOJzL
2dZ+VfHNrVpmDJwne/UOZ6DEYWltnIx7onUdPzGjD/ODaaHwNjuCTekzB2Yll1zKD12Pq0LDQNZI
QIcsi0fZS0fRYOzQExmhv1eBTVug4ztwnMtm98rvEb2/Xf1+SHmlVxjCIG0Tpwy7jy5vQ/sgK0u0
EesOd/58TvK8c9zsZery3YtyDQDQ/Q4YMc5G11+GZ0PuqvMNavXLCtNFj3NPe30y0IxCNxQ4nESL
m7fWs9AfPgXK3g6ziOhNRcNLLXo7jKBa4WkmFdVe2G+gzbowTa5TFgEUoAJXOnXKS/U1EtZZLDxR
sS8Q57o7dJ+7z3i0iUdrrfzVtFBsXHrrKnSzsxvD5DP5YXttf7UB5DsBJVM+witIpbcw33z9KtV1
rTZ1VkXOdDb72joMkZbidlhtwxFuiLWUT0p2fZDn/cGY8ApYYVINKCcWw46Hvc5ZIb05TU+RA8La
TX+eNE2PHav4gvdIFB20RJ54aMse65M8nYjITzGCvMc53yeZNqd600NOaNgP48t6SpWLJeSlk35b
ZFZ6S9U2RCSL96iBpvWxvpUufRwDkZfyWchJa/YCynIhKcCkM9xOm8FcRw53J6DUOIlB5+OCzc21
hGm9WYgWhppXft+6nHyYqgaJ0aFeSOiLA/Q9Bk/fT6Azo/wRDFAeos34xvBaA3LS91uWjAtaJUQT
Y3F3hAkYBuKu9Nr4irEis24JOSWnrDWvIq+5/oTWr5HFs88PEhWovZeC9Ryc/s3SC6KWalD2GQF8
veq9jOQqnLYvJ/4/+PIqUzVWZoWs5MBYfGGH82vJ8j70pIUTMJvwGzczpto0PTmzAuV821rr//pR
ep8E6YzTFqbIyTJ0RAeuJ4pufRuUemS6XWgfodgP1KdTkrNWQ8dGLB4vLh8hEtI4teDdhQOhi/99
NKXuO8+C2vLXqunTzW7Kwttt8cuuk1mRdu511/y3msNEuKj67l2OYWuqGLFEa6hUilf9Evhiqk1y
GhQSqlt+KxltA4s00+roQDA2vxMd02g6/lAPyZVDlyE7YcD7NSqeQOWRQZ/ob4bXvgkbTJxZRH4H
6LO1xa5OcZhj8IAozcAypIvITBP4x/vB73Zy9AVyQXNF/d2QwZ8zQANUz9G4HO/DQoEDN/Ocqt87
5QE5qd6a3qayyGc3cUwP8fBdZLdpEbW8NqWnzCrjV2zL8veCLVf7Y2LgfZnzafPVyLHcYtremmu3
qvuMQTt+kw+XZwrqOc83wCYikIDV1MzP7RYo8IRmuNu+cr1Teow9TdgFGOjNG06S90zu3i5HAxME
OTYwziabb1vy8mwp193511pFkR+qLUY0SbeUplomUmmpBy1SmMkSbTOlr3ioOFeTwNl2IfQAKcyy
hYh2UTYd9NbA/lNFTI4GbtPIpappn8S1uVMfP493WC6rF/jTOUZuDfEQIoMKg/TLTSMiLNfxFxWB
Jua9rLeGsi0HC26WdgbcQOL76LZAOqIXn72XzpNY9OFcOkmHJrzZoVgiL8cYpoHc4qsx8QA4d3L+
3CFBMueb7LkfROlq1c4fB6sV12VRCtjWhUjVxHf1QSjeKuouq4X9Xzzxe64S3s0i/2jvDR03AFas
mOBCZUmEYHyi8dbc3VimDCJPGubg8ekwrR6nM6tI+0sNORBNL0OXLCHAKR7KnA7C9x+16EzWYPKf
K2ul2CHvd6kR9e5uisIMaTGxlMtMmtCMuP80i/RH/TJCj3Ldh8vwhMIMuIdWweLK8xg7slK0gCUE
ohtgy+UUArFy9VVvTGt6OxeiNnWwNe64IK8ZN9VUnJBSv0bfAUwUbrk/VuJm2QFaNKATST8fprWk
QeXQKU2tYzgNEJaO4dOMGVF8lrIi/6elX/fMYHXmi2GDY4d5uxYLgORcCdWrIV/7UWGhNQJJ4W3h
2deHVFaFhk5grGqhWatmR60kPRC5+35duzv2iVCeXxLGo3BEL7K3m/6YnSzqVlMYIjzRnqeFw7AT
psSMQnW9kbi3Kuy7sv8APgmbd6tMeY7/bioMrgAkeoxRH5Uk4azZh5tcsvT6bv6asOmAH0ruRlQ3
1Qnvz3TSUDwlpcVBd2+uTnqjOBbVK1XiYySSNaBW6YsmeQxJp6iLmbUsKlhIhWWVVJR9qRtL+A2V
GKcWhllsaKpxHnCc2RJfI6+vtm0crD8yjhg1mbwo2GHu/ui5sdx+sCq3tiZwfnXAWt/6OQAsF4pK
rywDFG1A/73bDXDDsdtuVtLld+GFEPkK/kRCc5+3lhcoK+SG5QHVgl0wsGMgzj80SYTeMoDwvXSp
C7mAAudptaOKUDY37DKrPKYbH5iSMtkS5pZJweM9v5yIb55cFjL8HdUao0gt1MnqIhWKHx6uweBf
ajM1d+709pCI5YwjYids27lTiDwltjKI/wiRE3qHxYhIixu1oxQlv/8tslWvETNu0Nq+DeMRsJq1
OlL/iyyQEWsD3cRcIi5O0xa9Hy0jmiGT5TSOum1rCZ/ggUsTywhhtphHQXjMiWvIvZ1DJ7gnEWVM
QQBA5VahQKyh37YvN1CWozan14+hAmV1ElZbySK5AXPf5Vxa6hHIMpLCbEbNiy1/DXFJwnQU3LhO
PyctAzSXBNcM8+5l9H7thXuc2jdz9oMGZsO4vaLVj5SaZwZFdIsOxwHT75KaV1ZDoCKOsTBV0mSb
waeo6+fhplrFio/0OqaxdXJlWkxg8iLC8kuqkbGYW9cHsoLVtVUYlS1VA14mXBVtgieQgsmV4otx
CRfGQV8og9/KGttOH6SzSh3WSPU1BsgvZEy2gOzowtX+17J3T57ZdPuuyFCXK0HF4A1OedvzOx3Y
dWOWzYXAItzy5gP9d6+mK9Koh4rb9XF/OXcZH4KHN/c1tHsUBOS5/XqjEnMf4c0WqXydU8Ct+Tsf
mG5nI78B5DVsJFoOfKyFNYtmgNwHhga/OSjoNQ7p2BReVGHg0TAG0uht2cfB+ZyeTTComVO0VmJs
/HxTt6MsvmV9Y0ZMODWV/x/ouHcGV1p/ha9vq1Hhhv7xy1Zq9iSgmhOCdfnkFA5Fvie9KqxD5dN/
xVsehnra9ELJqvmbToFYrh1H5fq21ehmqrvFWyjY8WeObvsq2ECu4A1mMmu705FPHOVKAkCmQeZ1
XCadE0xSc9JiYG0e9WlSbbUO3BGNxjgqcsoX7DcuiJFQzGQK5GTD5TFDoWZNfc1V1z06ImL83vNE
7mhVXDvuaReuN3uNDOME8nSrDbAvixWNfbcyFtSOyi3Um1Zcvkn8eMS2/FVVerOJBRqGI8cAwfMx
KtvWKRU29PckuJ4Ggks+ZPXLyqUj4nhOFNMR3b0pf12pzTVF5dZqAWcGi+ujHKj/YX+jeQ+PHtHO
ZU389iPVKC5kFcl6qVki8oXPWM5OuzKlK8sg627ofumL+P3Fg691vD3OgoAVA5La5p8YvckSLIL7
QIUdPypbUZ9Kj3CvAGhyCxYzoJOC5kPoyhiK6Q3CTCDYtRmRKlx+EDNHB9ffJznlJz9j5/7eSr5y
dDsSgPjW04qSK95WVqzAIcYS+AAZ3/k97qnY2sNd902ZonwLImBNfwT4UokvmXaFgfGZt7ZAQ/Tm
Ksq3M55pR5OURvngGZEci9uKugdXw/7aAarIxLnb7nQvALaRiHU3n4gi307vo/NDba8M21fUTMY+
v+JJnXx2huONHKiuP4wo1sK20E4soY87d4PMQz9rJUdaoc2E2SlUiTPa0w3OR5DrXwFfZYNttRVd
u3QDgewtngTHp+amV4FBmIa0YT7UovunUK4pYdhDOXgzImVAFF1KMyJe0kswhIQWfTYI9Yu5FNtT
Z5uq/F2Z4Z+1pY+3fsPjQp7WUyThBjH51MA3j33CH/SeZ7RiwL4VWZvDPzqJh+uzOwh++uiCxtlC
1UO/WOv6L9Ob7PCdgcvDQo68wO+Y3O4KvfAr8lDFJjnI8z5wzbDQqtD1nb0qPpuz3FlRksekSxB1
mlfGEUVEUtxz+0hgEcE/D1zhtdsq2xmVtBYSeJJrIk9Pz1D1GWNjGtFR/qrAh6nFzUMjAfm77Uav
hBUWnaTr7zDx/mKj33xAOlb1XTBA0Ditn9D9ZXUkisvL65lWitsJ86loKFCk6kbiR71AUI+RbZuY
uDWB/paKznt3dTLilsfTJ/yBv4N19HNbOOpg+nntnZOyFc56wOx1PjXkdQoagjY1yIDhgk0MIzs+
D5kN5lL1aNIxZFNoYOqVEku6GT22sPf55Y4ARvBuzBSckKrvkocbauhSjtqQNjbhB+yiDZQ7LL7w
Ie3DrOVcaILhLPh72g8C3I5dmL1I6G8UHjby3WuAlTzw3KEHA8XW+0U2Xr4F/L6dyYncAC+S27Cj
ZMcMBSkJVcfn61qIB+QBM9fCQ0aOd9iPc3kG4jKVdgFZYD2DjxlUYN4QrE/dk69oLo/AR+oCmB/H
EVmFtPIUh7ko6BLuVnaE4kndhy7mxGgnJwoIHQ/R4b1PgyLX9WxOjfkpbh1nRotvtd81uobp4zSE
9VaA5S+7b52Je0uTEQUK064TULTxMAqQk+7YLwe5FQge/IY8yfDzo6do+asKUQVEISQZRPDhq0vb
HqoKFhEcCXh1W4IkkHhiyZrlzPMOCzdAA1zEvCr90suDicU0rFz+FCVhibY7Y54eyuAwLq4IifWB
sknpzp6MD4u/vej90ol/tYsCQIfG46ID//DNmEAkq4o2pwH7mhJBZDBt3kTAom0NByjMiuVf38X8
6c3bbpAA9NPHYQDqelHi2U+Xy9JQfAUBRr/q6aV3t1hCX2CZPqOLiuDR86jsIGpQjMc4Dv2AMJ8f
tVLx2GsQvlDGze/0aFLNC2bsGhLgEDMwmSHGjy0enUUJKga4VbFkjhr6LReIlzQt+nHquIeLvaIK
5YcH/q4Z/604tie7S0DVqTSKyMExAyvW+BXQ0vvwMY3cYUty+WrOwNjkvxKt5Zz4+NoFsx0t+FO+
P6yShSl2iZWOIQaEYEwbRS+0b3Ai/JJVB3oSQ5DWskmxlzAv72+L8Bq043j8zbYXbn3oEDe5u5su
PD2BerMBYgikaci7Z+8llKHlnzKDjDhwEi5imj+jGh7C+wS8zU2xT6GzmXSMTJoxfpCiRt1BJRKe
RmNTthUMEBQyT79zy6qR//pXPg73UE7jci8NUE4ry/Cu9jj3TsKZmav4gyr1F0lc9rH2yS3AkEKe
kTgBnBPdaRSNV08VUrd+PVDNMDvjkJZ9lfBUgcbktrDmakGQhJssuYm1DGbnt1RMSN34PVp9LHDA
BwqmyBeQxfS8ExoUVYEgtcqxhCxQ/Ob1bnJm7Ak+s/u0416aQMRl2xtTSmamnjbyQuKaVHV6tOl7
iIQwxFcZwmWCrWKx5KauChmUQN93P5letSFJX+KtqQcyQPnLdw4+2jSTy0czULlP5XEJzwfuvVzx
TA05O2IyKgBuCbdLUHiLXBMCi94Prg+vjWi6pfYMrdaK6qxAV6FOjHS2YVDjLQdYrVLGD4rG2llG
n3SBiCW7Le0uSS0R2Q5/TJdt/AaIkYlvbLberxrRM327ZDlGttdu4+MvzQLFvA9HpnS4wZoF+8mM
XwaC2ZKZdhE/8ZioB24NN7IROmeS1xLKh2sntPmUnNGVXOzUw2Pns4g0bVQ+Ni3F4fTniqGP5AqK
FFwy7sA3Ptj3Rsehe0xc7d8dAHQ9soI1PCyfiWPBKtUHPmoOQwxSS5SuNbwXUFbB7WMGJv6wlHTY
cL2wFpoOvDLGIcrRckduazwoKUY9fS5PzNdvY/0QBnQb6Uz1mHdPkCQ7NLH4yyG3ETJ9gbyiRN1t
2myEuQZMorxkZK/nkXKVlPkFcZ58I+v/XlEvE+rEf77A4WFHMCUvs1PVpkWhY/+pWLV6UH/MIgKV
E1AMCIDGsvIcUu/JJVoz72iLWy6XGqS2OqLH3W2AoGpcuqzfmcPuuw/B3pb9TpBrwl81zuW2/dUb
cunv888mPZaRXbIHg62JCBJ4cpO90pGQupNcpLRY7om+3ErkERVq5Zrb/eV9U3dIBR+Tjr1PmSQ9
0MfPG8d1gDsMjcOJXVbiuQwQAMfvnzqh6gYC1gsvH9XczfDHws8+N/y9IHQMvDqFRaWElzw7l5LO
newIPJ470S3SQ9pbhaJqC2UEJgu+TJaj5k3g/0NoZ3g10BqEO/KJzsd9nZBuNI6G46mn3igOOg01
8TrAsD7suMahhjKZpPKBziaxEGzPB3EZ3NU3XAmWrD+qPpi20r4U1dIEjGu8kWWOjr7ZKpn+EbNa
MWacUkKvmw2aXw3bg1/vaE4hwWQGCSNpvUYsmoU1hoai+LtkpFUFCvemCBm4ubxZJu/lXD5CD41P
42DbgEWfFoZyZBd1GC/6FpbzyZkN13j6PB9w7JNsVKl9M6IyScLcDK+bdfJlWC9EXXHqEraQRkhs
dEb2psylGaVIb+kmNZF/i0FJeO25jo9XFaoPLTWbZdgJhm6NvlHhBhA/nnhJtpJjKl+P8RkO2fvo
vrsZkwcBqRIpD7EyTT9YGs55WzWBqJKg1GyvyZ6pGiOAYhHJTg/QIaQ/f6ao/PUi99f2sqlMPIRg
cGg9lbdoB7LZQXeo7rrvPO++E7p75LVpJFKB8J8EST5rlC1HNQZ8KdeGnrGEzHnNOPWKgUHerKNA
dHuUZHguEgBDhVfq0ssGo9uNQ4Ep2Dq4w+9OtjIlQZnxKdHpTwJlLgCPSCRXqlhIm0GFv1sze5Z7
Bqiu11vtoDPuvEvUe8BSoy4R7LmOXyUEh79zKpv2t83VPapkM/1gYarseL0+2hsNCgTuM8kU3cxJ
zR1cndTu0cQABKcEIRLW8EQzOoAAIISBBsKknLFiluhHL5RmIabJdL24pga41aZ8LB12+Hy8bDtD
32H5+xrNV5b5sx1V0N3wT5j97tPVhtNFGuOmhZRTJ4LW1FxWDyz+9zBB+72M8Zn+sMcwCfPe7LW3
m6mk4m7rGdJjIxnez4h7sXaXrd2ivtkfeVzxFy6SrplWXGpVOH0qlAMBZGbk7y/y5YQWri5MiD7c
rEmKM7m9wUi9f2oOrve4+VOabni4gEBcmDlK1S/YOd1qgCk7k4IMrOrWrBrx6gAntgRK0NMUzv4+
Jo602DRFULZ3mmEtVnuxVoD1oAM8ThRlfrBMGQ+UymDIUCIn9NI29iTYKlJ63cTY7Zdmsq1T3fes
SH9JR5JNcL0EWbyUGscgRBiS9qBat4ASRW5oCKTpQhQVgh1qObk7K5asH0k1uNXxmg8E7pmm7+x9
q3gwIbWr1JCd3pv/DhBwsST6B6nYd9Dx/J8D2Cmb8tfHaYNVdbwLGT+Y7ZIo5f6GEsqUBVh1TFqY
TiTulVBmx1YdpChlPJewhiWpbOejY/mdobcvm0l7BIO+nCs4qD5sPIWAB0PdZg+I7wcQBS6NhDJc
XJx8eF5LbHKZ9TWcLJ+4Z2XDiT90pVVe3idElLnOARiUrxEDWyJvThnQVs/I8RMUY3y5nvj4nLFl
rpN2ZpQn/cIKE6/FK+2R8BCTku/Xlwqor4W2BtFjpQAonhXhfK3WRQqaKyYC46HBry2rmr8nIdzC
QAQTSgKtIl46K6i1EAW6njVsL1qoDS15YvimEux9uMIt0zoGYmNdSYIcyBWsvadDSS0w6f/LS2/T
zDfwTVZm7yP3JQUwIzUchM30g1LgzCF19bHio+svBca91ME95kF2i4UgtBi1klS9mq4i3lzbJdMa
ewIK4xjeFIdGM1g8ATtTn39Oa//y1hTQy/hfkRx4XlX+gvIu8cB0V+Vnnnydr6m/ao5J1tP7bpfx
/xfNneQAiCgf3Y9ujFA8+7H5lSGeazVriv+FcyelMPSxRnV/2JPBxO9b4elGMA7KpJD8oEfw0nZS
MVWZkB/QnQuxczGdUfWdnK5qBph55OtSEypJ8+sD91q6V4omY08zgFp6j1Pnm2+tPKs9bDHI2B7O
8nthSvvQq4QMw0FLGeBYY3uOXSI56NnEqsi5O148OBgJbmGVVRArfBpE9rsCLhrQub5wt7/q1RI5
4khAHhZNjPJ7KqtitNQ6c7Pv/9cXDc4iQ90lxDUiche0LwhkYohUQQy8Sas0pILzTg3Bb6xoI2bQ
onLuNmVG6ARmSY8iXtSkWUZZqCsPxXjqPORsi9SJoWhM2t3xso+gGN2VvQ/aixj/WegA7TO7teMG
wBFLUaumfH0vgVVpy30iSBtEoG5LZts8CQpaWnfjcL4QQG+XQ3SlfzudgN4vCum7fux5/8LzGfMx
+FPKf0BRVdTNPODAdAV51q2ndY2JKLnZBTSxilyvuzRKxyJA/GPhbeta3UihbdGqwhoeUazej4Us
XX5Xa+k3VA5l6CxNfyZVQ8UV2Gn61kq0fz6SQKp7wvpIvSo0XVbKi86wg9sYHVPkx9pvrEx3axwA
5pD22MH/+mPpK7xNSdnNVIRyjpft2fX4A3UUBrNygUpxY289F47xSlZZtpaOd2f/xplJFoty0d03
19JoajTnTtVEyaWge4go8DIVPvc75OICUbx+O3Y1iwg4S6P6BjBDWFHLQz290z2LWqrVvgxCkKU1
Zq0vzitVbFtLFtyLF4nvhHvLeda/6biMDLwLjWGGsX9oKFf3PVB4roZlz5nIaD3Ksigkfw+IAZjD
6hfhnOGaInpEUxWza3KeSWlzMn5b6r0xG7sNTkII2zX5i2FX9E3vQ2IrUwjfXcti11mcaUpNz37z
lj9HbXWJzd+Ds20NtjuTpUWVD31d3Q8znkyW+A1oBbUebj0aX7Qp5o8qlTI9PyINCMhrWyEqQ6Cy
R7t6PssqSRqMrfxJZQ3YBkKNkGUUffAyk/iZKU1Yzt0YUTiKOWFSP5652irF6cp/FYYzQE54CW2o
A5QEgX3v3/Xte72NLdK90axvzym+v+qMiUtfZi3W2wKdZvO3InmuBQQ6CstoRtHfeXtp+oWbB9nh
a1f7dtISLVxT7QJnuL6sCeF4Uhy+ATcEc8utO0UKB6iNECPEfwKi/ANxLsXpVnaRlI3ZBWJ+mBJm
puC/ksoSiLhwIGurSZLMtXoQdSlhQ3HUHlFJeDZo5+XnNIYYwNL/ctmH/DzT5j0pY3Qc9mDsxhB1
WniMfGikhn4X1IKz+gZLqQtxnbvZoyb8+Zw/5ONNPQwC7tiCYCRsfZlPSdjKPXMb97HFcrfPfwtt
c4dZsLjLqKfyCUD+Ywt+d7UxHH/Hvgpi2xGpqbHPiikVwugR1CAzSdgZzznyS1YsBsuYVKcq3uOe
S5/gyz/rUsDaohCmyJfZPbhbU5KFSvoJH5tRAbcku7xGAdc2L9LnnjF12+kV2dJV+lhEaRLGRjV6
6YxuN4NyUf0qa5C3JXgrkmYGeLx6arMGSTtZpJlfByxHsT40LILHClv+llAYGqsTImNMk1bgqK7Z
VQN6OT9rNqAgcPt3MOBkEaOUesbitkoepfdGdXfpoh0Zm4oOJRy6wSupucW3bh0osn5fAYRNb8/B
xyQloEIaSVcu+AcebzMRIMl/DjrB1m2IufPoHmiJpPX7MitmOBF8q6qhaIOgwYl7UynWwCOw5PQD
95hil+PzCI7AqhQYGyeBAc5KI6XZD9WRos+D5OwPP8pKSnphInp8kO8otwdBNzmPdyUH2PHk2i0X
vjwG6VZsy+Qt1uezbzca5e8tBC24G73LIAZMsC+Z/ljgHfICLLItdQFyhkQQATGeEiup1rCHJCBU
QvgiGca0FPoKl32DMuEQ92v0Zz/SWO7lgS8utLAaXXjK92HfCoGH1f07H8DSc6FPBOsMweASU92n
uGux1t0rdg4q/L0VrZmhKijWc8Z0EXcBaJ99qIhwPq4YoF19Y8sB//awBCGfS65NBXT7K5pW+Bhl
gp/IzWZRUmMjUetzYyMpqXFR804rZg5VJgiatZlU6xAOZpnOXoHG/Z3qmGmejQgBsxDT5Y1VyfT/
Z7SsVkMQTSlvAjdZYJifzwEZi7RpIujxM71rxbKMFGpLxc/1ttiGXhjueaMQkRqNA54BmYMouwja
mq9BRLS16AIDtrMm21GUT9Lp35pEwUW338m58L6icAEZPSbjPMB+sMNY4qa3dl9B2DZ+T09Ib3vQ
CTm4Nt5V9lTqslWrdXzP8TLrMZuEM6IJB4yy/U8KisXqnYVq+bOFioGCCscBTKGk3gWv1MxyBxpR
WUer1GZlVPLXri7x7695ugt8uSAzeX12NSvJvw78TYaNKbumEnirAu9sbMAGHlsWeyYxRcUwyyOb
UC4dETh0O2mnlr6GxNTdBYdOGWYz/hFlBssNM1EoTCNkgm68RiUMKIGDHMKdfG/Q2W0yZuXA/x6W
hK80IYufvXKkcHyZStozyRXNR8WB6evrAONhVAtDrqnisB61FaKKUh1WLHJUIVRno4gEP+DvYADa
Ix4Sr97F1wjQji44JkoPzHwR4FDc7sF02Rr9oKOhRs0OD1xFO/V1OI9bJtrBvAHopT32pB4uzSVM
/ZazNmzWKdjSfNcI+nXT8ckyv3WIi1CM3Xm1Rt/FVvyPoDaF6/OSY0KZS5KDA87fVgntyyPaDWm8
GkIGcDRqJfZtrtGGRuUazDm032Dc4WHoPBYcWXuJrrU7kvZa521X3gjPAzZR1w+nEnRpvPMKWxTp
oU3n0CAqaAVAtNG/+ugrgx9lVN9XkGvgs1IpGpeg0QmB1TiZ0VkK+fI0QsYrdUbiTfFLJ1tIsCzN
kH7mYkSYQTUY3KRTGVQ34YPnD1pKAy8IHRvuyThxWm9wnc6PUKl9m9igW4N5wZDFWPTgT5VIn2Ny
ySSAUrLaRhVypGZE42tjRJJOcGnvYeSBjm1a+8jaeJ0IOHEm7+P0iCv1oIDxUDyH7u2Ow3J6jE7+
43clNbDnmOTC2JKzC3UMQkP24wTgA06bfCAx4KBAfCFbMt7BJb5OX4okD3egwPuoFubiKr2ajFKx
nHNVsfBOpvIIyelOvdUPjUzLsDB/Su59OyaUGu3kkKhEu2zcXYFajxtaJbkVI+5cfMv1qN3nnwTy
jaH50+74cIWyiVrkMZlIDDkI6MkC2y/iJq50vlxqi/lFAh0FGOr6bcjF9d1mrirPNCTBaeq0idzx
CzzV5TvVsJWF3VlRSAipOBPGZgbWZ5oyYXMf6WO9jHbLmbuI1nF4/3MCCaIhctApK1k2aOG5vH/D
B+rdYPn3GDHg8jE6n113vBXPO2ArUudr9V0SgqV91M2M1Eh+365wLF0p++CfXItC644frTptDzrn
eT5ssSSmzoQx5R/YKQQryiMknwzZXdceZseXKLYVxdAiYLnHaM5UWH0IeuGT67STeF30HHzpbej8
Zwy6CLfafgCd5dearjS2ybrHSdeyEb+HuPcoWexUC0/JXVuI6UpxPAscxJF5rRqQg6X8qrtdTPS6
p48MkoYkHQv74cnOeWseHoIT5q3DHZ55WZioqeW7v8jNQ2U64MAqrrd85dM7n3/BkP5uQKF9efrr
d9T5EjrqYcLtwxS0NUR3RMVeBQFb5H5y3PiROxlu/dEkv0HdFxLIE4ekCDR8gyhdkhhPoOeeFFvM
b2Da0QNFdQW7NCMwIMkPvw2YPT+wzTEvtsQz5z/n4arSkIlJFZlbd+esOVfSG1ScMU/ou3ltA0Y4
C+mbyQ1rY3zQ6n0DvLpSvQYowDf4WoYsyTqn92ypGmJN5WMxOY/JwuxbsvqRI4PSx3E/Nqt8VpR7
dOaBK6rhXTwg5oFeShzsVU5uFTTgKO0hZBPxHRIE2ehmNRdAeOXUhU+GP60pOgCoNCDQpxT6gRdx
gNNDgyZ5pbZnel9re+Y22J0b3RFu/j20u8GEeMXPz62KR5DBoj5s9eHKwdB3/ZAEjHUSLs1g/Xgs
4AnraylfwCzwd+eWpFLEHnE0XiixGgBitx2BAiE59rMLXu5kIzIJ3rDT0tZMzV0EKxUPpCrIWQdI
0/WYEO5NHN0tjDG7kLEGa9WTqL9oUud/jEtKBH0gtss2C80aQ1Gz4qBta3fSCVk31/DgQUmoJ+7Q
8G70N5qEirHbmyhHwVHcp5cr7r65S5dVI/XEMFoPlaHw0ToQF4Q3GsQa5zoNxez+iZXbEfapHGER
gMFE+TmtnvonZwNX0HTmy9+hDu5dJagYS8AbZL+cv2PI2uT/k7o9EKrmbBV+Zsxcv2xwfqCHzmAh
5pO4r13tlRq9kBfulLrwOqdji8KEME3t+SPcg8jMSmb764qeG0G+HzOWof2TI2q4Z+bxa3rDJTVo
aBnqTeLmXYM8FQO9zK9+UtdGkenAIr5rPzTw5QYFJzp9ddi3esa1uXMT2wux8Shj8DOfkcRwWbkx
zi/8hU82tOR5+JGEUxYsKnl9sM1IwQxZEvUm3/HZlcdDGpn9KaLqLDYx6JsrTjoFe6UXtlUsdc9I
CwEB0++zdpwBMJHFtR70p/AIk0FjyBRdqO7zrkTMYwKFvTUFMupMThS80+22nfFCrA3Tw1BUaHAY
5/gxFt8rqVVScUv5gfgnknyyERdt8K6c+yG7GuWkWwKBjRmJQdts3OHqM4mjoaDdR/NazVhn8Rng
RKV7bl+g5UOkIOiyZwuMKYgw8UCeFDqjml8gAESW9Pnl7J16yzD/QPWn3IBxVuonX18Sl2VOCe8i
KDol2YUl+tTcSshFh4S7xdkDj3LyYJR3lQmSa66oV8qPgYdD9Ps3JmELoKoQYKbcLWx8tP2Kpj40
LfNe/fylG9cliIO0w1aY6c2ffyUBjkLMItUstAYp2+5vW+RUoKuUJIKdNkQY8MILWm/3mP2UmiQN
MUd/WlytO5IQndIUk590C+l7j2dLDoBLGac/cDlAyA2EzkXxoODFqmdqy2OTmEd/+moJq7PoeEec
aW/2xEdSxkLsUjb1eGL821f1Q8/dnp9Qbnr2aPg35nkEg9A+O70F0UGborwPBiXAY9QJtgciv2JX
of/vHT1/1p1cwfwY3k/v6oj32A3jMFFq2lrHX/BiHfBFjEeL5n6s1M0zlzBT6CiW1+yRP92KvJ9M
uyjAIrNC1TGFnx/+FT1hiW3SdQR+0uEM3E1nnJGJ3WUAc3ObmI7Bb7Rjc4eyquGL+TrhAF4oLyxr
qQZwdNwZd3f3P0BV9hell4RA1G9aG41xwisL4KWqXYFg8gRMlsde3I+okE7uPpQWwQ68YNUbCt3d
TyQcJLry/NbfL/uGwUIVhlj1OQ5CKEq+qL2jt4fyrjQx+rhIOmIcS+qLK9Un02QIb8Qh1CJjtTn4
qZxeRh3V23u782kXh1jD8+M7JnmitKUIV44o/+JrFcYGrJS9xdH1dAY2Op7ly7sY90/AxGapTGaR
XBnDFM/7N9TviobMAUvf1fAhZbtaC79bB/hTxJfD3R3fEg+8dixDORLwIOmb+m5Q3b6hYBCc5DAA
JUhQ1mBiT+SdbUYsgQ/bu9tssr64ubPbcc8eLHOhOVz3by067bpLcnGeGtITX0U2N+wDZ3g+X0mT
cF/IfBZNTE4b7e4nYUmqPAw5m+gquqzuJsy2HiQGNU8Nj3VOfPk8w2XA2+koKgm7dpf+YxJ4ma2v
BHqaOyEowubL0PXKcR9v4Na+QRQosHEMC6mcpJaadTTBn7Xjl/zIZ49xPXxXQPWMwueFvilysvr2
a2DdkpXBm0pyH8swihcewpRdSZKJijFuFgLQXes/nv46g/g3fAekEjTVicdRmuvU7T57mBnYe278
s4EegzzkyGKJLwpnE39LHeqHqHj/gffdxu8Lq/X+ScBYdsN8gpwFNtFCvt2MsTG1SxGKHMYwcnGl
1SGTpBZtk7ReUK/XJ0F5Exb0PdDgxuM/2zsNkPg7ZGtGp9jnVNdMZPGrXs70G7Sy7rk1gat9xB2n
ADw0SoN6oTcDKCPjwkbBx2xigUjbUUpNg3kVnmmKMal7eEEh8Ha79/Rw0q+QiCHZApq/TqC0a7U0
bcxABVSKw3Pdi0kou7Vw7MgcILlO4Qr0tsZFa2iGOxRb+KZJ63nm9qrGYiC4qT4BFYhoqIbV7A/l
hggO6dlsFKXwF4TNLEVQ38VScAb6cL06bkWS8WFb2A3/89oqZKZEzaZFX2j8+YNpm9xLP9bBvpaw
mmZvNRhLRZtCrrQe8Dq9seasKdlHTdpoWdEYhrp+DzlTB3J9dxBbPpTs9DpKmDDJHsj+dTYPDO91
qR8RkbmZXz7e9pl2P7Pl1lHjCyluneFgS20m+Rj3lTOhfXM41EaOAi8190uJcM/ahPicaAYrXBq0
efj4xk5eUuUqZ1AGAKHr+2jJm5dR9o6liU9eeYdZYuNMLkrYBp88D7ri8tdn9QJBDK8v+/+wH/RL
zcrNtj75sgWfpIWFpMVL7Ba+NQwkquMvn83VZwylBzdS7a146rr58Mnri/+cE1iIX15gX80JJx/k
V1Paqwxuwetd+YX9/s7GQwiPY2l3t1mLLWwMgGsfUHj34Pol7XG5lCZW9cgLnjdsjk15bnozozhY
MNnoc89isZf+n5HJ7tq/yplm09nTsa2MHqIk+5qzOHm8wLilCnhf9W4XrrCg/6Z68RTfwPJp9t+H
A1vbZ0uADOSJPFwXXkaBGYnTzK0p/GkqsT5gtLnhJfvClhaq9tfw4tl1eF3T/xGa3o8Rj4aR9uDN
siEObgTCYdl2d9bsVVrIgZbdZTGNkQChO/SFSe7a7KfIcghwFO2QA9D7yGAl+EfjahkJa8xsWsGr
gvVxfLrxo4GKZ4j3dR0Wc/m2RD5MXPRvuVK6uoB9AgTa0dr5l/MXcYPVHDOIQRjlJJnNr8ewqHXR
YpwdFJxioRu7YH/YX+HQgQUlwwaxMQnDkxkMappVTjO9JLw4Zc2+Da1hiAMpJYo6dAjG1bQaXyxj
gL0WdWlX1m3q/ccTxRWVBHhBuU7HGvCsLWBDDobwOc0DQQp//6mnvqgVDN9dDrf00LGaeXvTeA6l
ZaqrTfu96mFCXQViZfywH/Ma7msYdTWdIFGULs6oPsVrWkk2utxF4E0rZtaCuGwjpgbGxmOUFi/u
kuTDHGktdoKjSlV9VNa7ObTrQLM+r7Xxa9Cqszifi8Hm1IKfB2bd/22CskEPnGFTQD0xs3GE5786
mWzU0N15GzEpVy0QHjLVC61oGjG+NOlacYSpbLDvXzRGevtm3a8fcSFj4ejX58yeGEMpLut7O2VU
VQQT+PGheJkyey04KXrLyd70B15GAjudE4X/yZVC5kuSS1cQRMuK0Un2nxI3ks6XFr9jwRV15DzB
I8Zuqa1TR9gYjUmSNOfWDZHt/wfZYgZRviFDfAlc29o4eihQkDqjViOWtnkwsVPczeJtOd3zR3b7
Ef+uPBlk0sQh7AQZcPiD/Mj09BMly8ecKHmWULPGeAmXurp4ycp7LKLRyU4aS9UB0/oBIn7/nc+G
91olmvyzeZoF2eu9aLE1QnHP23Q0e+fi+HNtinrbcYdHC5d3uApeNL2/FjKZf9t/4I4fDNoA041n
Yhgu7yPhycCswnz/hLZNyrDq34R6ICftmEmeYWst9Ct+Jsyg+uo5BK1MIvgUlRLESiDlwXdTwa73
aOoGymB59GzhjA6tj6qJO/1PAY1OCP2ZYim7yHHk+JfFAsyIFncvQJBUnpT3CgKGZHHNbAKHlED0
dKocOzeKYDBvekK2fwWBINxhUnxTCMgBoL54I8Gc1JkaYP9anxMn1B5IPTS6ie+VZv7ce50YNs9l
YecwsRCFfDvnS2Eusx7ncb3or70Z0Y3SXUi5bPj9Bk1RLr/wsOQdRwW+DwHsMuPp5RohuHdRZlWi
+YsN8LxPrO2QOyXJIydJx/yIuIPzjc23IagDBF9SUBzeKHF8hZ3nhQKT7+tu9yniOKNm4rzj0ogv
lHA8/g2f2xlYlvbDJnK5JNI8XNfyPmqgoXtXjcAFNoPqxph+x/6+Q929AYgAWeeA6BC6EMdAmxgR
JPbFrR1siIUZYLmdi0i1uCKAorD9PjG7/GbOidUAYFMsG0FgCmK2PAvQdkp1n0FYpbiZhcb5gA8t
lAn3KcmLMmdMHbbhKw/tMoTqD/AThZu95avznvz4USFHnoWquz3jRlQclSuyM9HgII2/gmdjZVGA
zOkjhA1tVvaohl84MhtmGPV6L+/Vz4p+KrZ+9c8OCxQuD+/HY16RYQYoRXpK4FTpHLEG9iN7s0w0
LyDsE7Ygc+i/mvMFRN+L18r3SIbU4ITU6aKRXXtaVeYKQvMEcY5NmlAoyxCdMdthrwrmGVHrcFea
LzU+n/gdUT/g0lWriYcg9JOiQxZr+LOK9P1KxgNdL6zhyWKn/xvZP8mgvrZJ7EbhMR/nDvr7LZCj
kANGxeAbw1oaLCfGrskkinbe1nel82oLF6oxH0rIDXZZaBUDgkQn1ZjUbb3nYg+pw5kuZRTuDdr0
5krKfqYO9NDxCED09ABvL2+hdzSL1ZSzeVj6welVmdWD7gC/V9OvmxkYsQ+Le2bHlLamVqIc4fMS
ptt20sPpj/wxkfoC91nvBo/1CahCSjtbm+JcHIci4rzzAvFRbxqyCB1si/bD51E3j2pdZVWX+VAx
TvQhX36CMKmDBnvn/BYsemb5qX4DdqOk7GSDQjYtYpOo3yJkbG8/Ss3nnntcsAPmgXXAJHdEE+nV
ZekhGE3f/4QVnr7PnAv4YukPUUj7Uduovx30XwixtKHx4xF68rQdi2n0sKTwvsiVctOXFWzgUa0J
XL+eMfwKBf/9aJBuVIbSY8xW4AyWESyRl09aLihfKJY+FNcDxS8giR11XTR5edyPRZou1Lux78CX
O9tT3Kspz8HlFDVLmSyxGqxaGEE3guTDgz8winG99v36HkLjGOM1u9EAk99jnIWaH3GrDpUqkq7i
CYteLaazagSD7op5vBdEFkAIu7UMHLMQF1W3YH5dSit7NCyXBoVefBVLOe3PF6u94c1uz/AiZt5J
qXII5ysgX3ZnGlD6DR9CyTwdTDiHcgR3LYwSbRBFcf3hJk5SHYkE/tgj5TfcJrlcM18+yDUmGLwQ
aApFmBCBega/dbmje+Pf+8y8mh8ay04KHeJc8jeZlc82uEoR2gvHwqQZvb0PpfmSfgEBafR9by6l
+3gxAkF7QIqMHi6/l4qqriXT/sx0h6GkzgLx5SN8uTqU/REGXnn+piH1NWhxMJpgA0icG07cDHYu
LUQ95+OxH5ynmmxo/NCybFzPYdffYFCa1w+3pSVB4R+/KTSOXvZVh85DGTZNJu1JUbB6ZfVTBb6s
vdu+xj8ldhXT9PkjkUTF1kC9iDIS46PuGYiJGe7rDptAENS63l8vZAYN914MjrSORanlMEAlMSXK
4YPK5ccLbBgUlEd1B1BetXTs5FXaRrt5zdj3hz0MvhgaW8IBRSw5COj8C/+aeffZwGcfrp2B8eF+
wl1DK/O4QjQma6ogzsznp9IOIGCgrKZ9lG9vJQHUiuh1gB6+tSMc3BPxWjee++Tq4Zw8dOzCRvRx
mtW+Hmn6AZemS3QZvCUaXL+NGfDYWELYhsFQKXhacd0mdU7+VfxN9zC86OHvKbrTf2zoQqvZ6d+p
Itydcc22oVThVOJeBgp9TA+CpO3DNGBv76AZnSi30/8O3s0Na90KE9TG94XN2GL9aSPYNu2RowFf
ZM1eUHQugOO4pIeQj/uF6cGobskyxgYWatpkO085AJ6QTrBpX3pHAaPYVdbSrV1W8RHfmqmox/NO
b8uG4DPMID2qDeFuGzq0GkwftdcilLbYJn0mnwbL0ZR0+O60Bhr7kO960jxOzOnXX3OrPQhmBvYq
vaPBqibRR3APAKMcQrJZlzDwbgYDHVxU3ETJsMnZ5v+5bK3Vip9CJg70PR9Mz7Sg5eJloi4Q0yMv
eTQGt/oksSkSwALgjGk9TqHm3ATwzD7asg6AXUKNCIHkmIRZMuk+qa9AZOgD33VGUDi6dwsquZVb
29p5UXOO1rgSWDJg5fSkiaeRFbDyPeUKdI633M7DKkLxFxcm3FodIhOoPHDJ+aBCMCPMj92bZjXT
0FMGrQqTMjJrleOVn0fusUzO1/bpu3ZgA5ZjASxgr3SJucui5OseQQ2+OY/MzCaAyLUeMqVrXnwR
/qe/YwNofKEH7zNHud+99EfokZuBLzsuq4TxyRgnORuplCVYav4P2yO8Cw62CE/j1g22RqP/SffA
Q96g0jTJ7ptPsXZSVuuV/PTYsCf05/DZQm/7bDfhefqkq55GN9uynGNoo+Xr+zuzNGNSlkUVnJ1y
ajccEZT6ijTJLD6U/5w6f/DqfcdMzZBhlPT84dFBl12s9jcizL8jTbXzl2Q4Vqlwbfvfy0F0ZXFM
zmOmz4XiPkJ7Z8ssXgrInk/T6ZKltPsIchNT/9PqRBZvBYkkM92P/E81T9H1FDoer4jhgxmizqjT
TtFs0B+DH/Ey7oZUYJE0CDNwJckjllvSS30ZFt5B7wvTkCR0KG2+ESuGbpuqeJVzpuMefT5zvKn1
v6dZWhNRdb34durDQouFbdzFK9/LZwrQPnVcZZ1dDBUbevzTMD6rP/z2RdSIdWDYXtVjKB6c+oBi
aTLORh1vTFG3LmAu/j04xPJ2IDlRJnSsWy/6TJBcPfQXpmSCGqTxifpliSenawkjBBolOf/jLSbE
bqCJ9TPmfkhyMY8Gf/1d6+qny10IJjODmKKETCnTNWgDdNT9hOoX0NnDPW5hySkpZM6yt/VDNwEW
DmgKu7zT8pCOIeWQrjXDRYb/SsuvkSonikx4o8bSMXa1NDeEmvTKBxpJDYRmYQZqLwKfsLx/0d81
7Dpa/q+S/63z9TXqxCoRhF82xPhWyAxU17laA3SNLT0+IexQN7jn+JQHdVJMuPPxc0GJa54f3lr7
nc6dTs7475iA6/V3NCM5U8DoqLhFAifUqhXMziiwje4mnE62uKZPWBo9+rbf8C42UeNz4D3sU2g3
TWJry1vC/HkGA+i3mflwk7WRBrhmACHrF+aDTfba//eotqxcTC8i1Jpj7JdQRy5Lf7/3YJVcHSk5
o9N0YaBcjEGvaDs3zG7i9u1intT41QuXEz9u5fCM04WZ4gyIcq7aF7u4h39yBnhR4PyDhGfzAS80
Qad3KjhGNfj/Ka+rIBFKMJar9EUtYTkCgRqgfCFZNVMqpky9gVZMmbitkfkANddA5EJi96F0L/qg
JIwMdkZ6KLSYAxJx6KGp055GkLEU+3T6TCltsYm8jgjOF1Clec7655hcwab47RwCM2anPSVcOHlm
G1pMKAd3GmAcW2TSPqGq0IcDGCebH/qlwfOZgomUgYHVcfDOvAAKbCDuJPJqYuFaD3GV6dVg1cgD
k8Vp+o+ZfudC0+Nq2sqvOcyrJ7V4uTBeNKWGiM7QhNKxfQJJqTBkR3BBg8i69Y9UwAmt4SK/wAGP
LwkpmzQovkeyV2zniUFZfLfmImKU6crLlVsjQP4p09mbuBAsQpuuseYJjibTX/PWSMF+ilUeIfGG
G1qPOfbzW09Mb92x8+MfF76EVxCTase2lO//zqsYeeX8bXtn1w74Pj/mJhcOw7ikilKkMh8de6Lr
b/gEC7xbTJz9tFgMZ0j6WuJ0LYG4k/YHhmj9UBeJFLQbL984F3qauHSjPHhdxrra2q5joH5e1XK1
0HcVz35KGKObnH5QSERNXOKySoKX8MT8FhHp81v9ePqmcsqlwApnzkgy5qTgXrxGwcd/8WqW8nlL
QmJw+UNkwDeRCNq0PfEFEU4yU9VY6JZTbxI0tfa+LiuAYlrI5JeGqfzdZh6ul4ISJjtHyosCDXGV
DjJH89Vkt2qdJiCzOItVdqxI/qw/qrJrlh8I3YAiKp8xY7GX0BvymoMF1Rn5nLPd2OQEJZDEwS2X
+kSru6M+3oLburTJUPrZVfYCFOf9FzBAljrrZQFkH6ZzC08NkdPgTxXHxW4klxLAk7kMgOUj4Fh9
b+KXL7vg4Gf8Uy6XHDK+l5dLRddtrkfbPcYCy2qeVu7DwrmZ5omji9NhOpykR2k9vsVPH+WTIWFN
fsB83z8jvfprIxe4fJM2V4H7T5u5JRbA2QP08Q9lvQ0v7q3rr8TmT98P2YyGmgY6fQalDP7FCc3/
EH5nfAPd/eWUbGa2FIOatQGMHt65e3cczeR/XKffNdAVeOhEqBaNyb5rMUp2+ZNe4SMZml3bjUh2
1BVMpRa5fcuqvkIbV8aLc7kMoT1cQaj8a+Psi7adKizs1VNpFCHWU5N697LYyuKeqJ7D9NlHD3QH
kCPgnr7s0MRAw2ZBzBf4SmGTIxtDWdkDe7gvj5toIVw17x2sOS9n9jB8e6KebGZ4mw3TeE3VP2wl
5ImzlFegt1oqrjtq/j5QJ5YUusvFQH+ft6nDPBiaNAbF6puj2sHcVjnZ2QHCmLm6/GHtWgqBsqwr
3s6VKzZMx6sn95++MMCjVs/VPjOBza/91wxcR6FdXmPlrSmi46hKXGq0Du1qbqBic26M/ZZwCpjf
zwKSZnbFyDLMZfGb+Wlh54YOoWRAOM10KD4Y7ppaAbSEV5pQUyvcArPOT2LBtX3FUnbJreXl+/KR
UVoJwdEytssj4qgJGuS2LFBst+PbvPrEcYn4eAROplhs2Ec5ZNqeDnUMSMB0oePH/3mzxdR1jJzE
6lg9CczOA6cLsc56myFfU7b8a/3LxKJFBXt+xEa+CxPpEWbc7DOZtU/t1HXHXa6zH8wLhYsvOvMf
mOWZVE1z
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    shutdown_requested : out STD_LOGIC;
    in_shutdown : out STD_LOGIC;
    irq : out STD_LOGIC;
    wr_irq : out STD_LOGIC;
    rd_irq : out STD_LOGIC;
    wr_in_shutdown : out STD_LOGIC;
    rd_in_shutdown : out STD_LOGIC;
    request_shutdown : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dfx_axi_shutdown_man_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dfx_axi_shutdown_man_0_0 : entity is "design_1_dfx_axi_shutdown_man_0_0,dfx_axi_shutdown_manager_v1_0_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dfx_axi_shutdown_man_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dfx_axi_shutdown_man_0_0 : entity is "dfx_axi_shutdown_manager_v1_0_0,Vivado 2020.2";
end design_1_dfx_axi_shutdown_man_0_0;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0 is
  signal NLW_U0_s_axi_ctrl_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_ctrl_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_ctrl_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CTRL_ADDR_WIDTH : integer;
  attribute C_CTRL_ADDR_WIDTH of U0 : label is 32;
  attribute C_CTRL_DATA_WIDTH : integer;
  attribute C_CTRL_DATA_WIDTH of U0 : label is 32;
  attribute C_CTRL_INTERFACE_TYPE : integer;
  attribute C_CTRL_INTERFACE_TYPE of U0 : label is 0;
  attribute C_DP_AXI_ADDR_WIDTH : integer;
  attribute C_DP_AXI_ADDR_WIDTH of U0 : label is 49;
  attribute C_DP_AXI_ARUSER_WIDTH : integer;
  attribute C_DP_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_AWUSER_WIDTH : integer;
  attribute C_DP_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_BUSER_WIDTH : integer;
  attribute C_DP_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_DATA_WIDTH : integer;
  attribute C_DP_AXI_DATA_WIDTH of U0 : label is 128;
  attribute C_DP_AXI_ID_WIDTH : integer;
  attribute C_DP_AXI_ID_WIDTH of U0 : label is 6;
  attribute C_DP_AXI_RESP : integer;
  attribute C_DP_AXI_RESP of U0 : label is 0;
  attribute C_DP_AXI_RUSER_WIDTH : integer;
  attribute C_DP_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_WUSER_WIDTH : integer;
  attribute C_DP_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_DP_PROTOCOL : string;
  attribute C_DP_PROTOCOL of U0 : label is "AXI4MM";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_RESET_ACTIVE_LEVEL : string;
  attribute C_RESET_ACTIVE_LEVEL of U0 : label is "1'b0";
  attribute C_RP_IS_MASTER : string;
  attribute C_RP_IS_MASTER of U0 : label is "1'b1";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF M_AXI:S_AXI:S_AXI_CTRL, ASSOCIATED_RESET resetn:reset, FREQ_HZ 240000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_clk_250MHz, INSERT_VIP 0";
  attribute x_interface_info of irq : signal is "xilinx.com:signal:interrupt:1.0 irq_intf INTERRUPT";
  attribute x_interface_parameter of irq : signal is "XIL_INTERFACENAME irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of rd_irq : signal is "xilinx.com:signal:interrupt:1.0 rd_irq_intf INTERRUPT";
  attribute x_interface_parameter of rd_irq : signal is "XIL_INTERFACENAME rd_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of resetn : signal is "xilinx.com:signal:reset:1.0 resetn_intf RST";
  attribute x_interface_parameter of resetn : signal is "XIL_INTERFACENAME resetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of wr_irq : signal is "xilinx.com:signal:interrupt:1.0 wr_irq_intf INTERRUPT";
  attribute x_interface_parameter of wr_irq : signal is "XIL_INTERFACENAME wr_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARUSER";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 240000000, ID_WIDTH 6, ADDR_WIDTH 49, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_clk_250MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWUSER";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute x_interface_info of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute x_interface_info of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute x_interface_info of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute x_interface_info of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute x_interface_info of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute x_interface_info of s_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARUSER";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_info of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute x_interface_info of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute x_interface_info of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute x_interface_parameter of s_axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 240000000, ID_WIDTH 6, ADDR_WIDTH 49, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 8, PHASE 0.000, CLK_DOMAIN design_1_clk_250MHz, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute x_interface_info of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute x_interface_info of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute x_interface_info of s_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWUSER";
  attribute x_interface_info of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
U0: entity work.design_1_dfx_axi_shutdown_man_0_0_dfx_axi_shutdown_manager_v1_0_0
     port map (
      clk => clk,
      in_shutdown => in_shutdown,
      irq => irq,
      m_axi_araddr(48 downto 0) => m_axi_araddr(48 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(5 downto 0) => m_axi_arid(5 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock => m_axi_arlock,
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => m_axi_aruser(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(48 downto 0) => m_axi_awaddr(48 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(5 downto 0) => m_axi_awid(5 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock => m_axi_awlock,
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => m_axi_awuser(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(5 downto 0) => m_axi_bid(5 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rid(5 downto 0) => m_axi_rid(5 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      rd_in_shutdown => rd_in_shutdown,
      rd_irq => rd_irq,
      request_shutdown => request_shutdown,
      reset => '0',
      resetn => resetn,
      s_axi_araddr(48 downto 0) => s_axi_araddr(48 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(5 downto 0) => s_axi_arid(5 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock => s_axi_arlock,
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_aruser(0) => s_axi_aruser(0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(48 downto 0) => s_axi_awaddr(48 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(5 downto 0) => s_axi_awid(5 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock => s_axi_awlock,
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awuser(0) => s_axi_awuser(0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(5 downto 0) => s_axi_bid(5 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_ctrl_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_arready => NLW_U0_s_axi_ctrl_arready_UNCONNECTED,
      s_axi_ctrl_arvalid => '0',
      s_axi_ctrl_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_awready => NLW_U0_s_axi_ctrl_awready_UNCONNECTED,
      s_axi_ctrl_awvalid => '0',
      s_axi_ctrl_bready => '0',
      s_axi_ctrl_bresp(1 downto 0) => NLW_U0_s_axi_ctrl_bresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_bvalid => NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED,
      s_axi_ctrl_rdata(31 downto 0) => NLW_U0_s_axi_ctrl_rdata_UNCONNECTED(31 downto 0),
      s_axi_ctrl_rready => '0',
      s_axi_ctrl_rresp(1 downto 0) => NLW_U0_s_axi_ctrl_rresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_rvalid => NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED,
      s_axi_ctrl_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_wready => NLW_U0_s_axi_ctrl_wready_UNCONNECTED,
      s_axi_ctrl_wvalid => '0',
      s_axi_rdata(127 downto 0) => s_axi_rdata(127 downto 0),
      s_axi_rid(5 downto 0) => s_axi_rid(5 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(127 downto 0) => s_axi_wdata(127 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(15 downto 0) => s_axi_wstrb(15 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid,
      shutdown_requested => shutdown_requested,
      wr_in_shutdown => wr_in_shutdown,
      wr_irq => wr_irq
    );
end STRUCTURE;
