read -sv run_verilog_mid/adder_32b_10_75_af9bc7f09264febf064936cea1645df8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_75_af9bc7f09264febf064936cea1645df8_yosys.v
