FIRRTL version 1.2.0
circuit DataRAM :
  module DataRAM :
    input clock : Clock
    input reset : UInt<1>
    input io_bundle_address : UInt<32> @[src/main/scala/peripheral/RAM.scala 10:14]
    input io_bundle_wEn : UInt<1> @[src/main/scala/peripheral/RAM.scala 10:14]
    input io_bundle_wData : UInt<32> @[src/main/scala/peripheral/RAM.scala 10:14]
    input io_bundle_rEn : UInt<1> @[src/main/scala/peripheral/RAM.scala 10:14]
    output io_bundle_rData : UInt<32> @[src/main/scala/peripheral/RAM.scala 10:14]
    input io_bundle_mem_debug_read_address : UInt<32> @[src/main/scala/peripheral/RAM.scala 10:14]
    output io_bundle_mem_debug_read_data : UInt<32> @[src/main/scala/peripheral/RAM.scala 10:14]
    input io_funct3 : UInt<3> @[src/main/scala/peripheral/RAM.scala 10:14]

    mem mem : @[src/main/scala/peripheral/RAM.scala 17:16]
      data-type => UInt<8>
      depth => 32768
      read-latency => 0
      write-latency => 1
      reader => debug_data_MPORT
      reader => debug_data_MPORT_1
      reader => debug_data_MPORT_2
      reader => debug_data_MPORT_3
      reader => data_MPORT
      reader => data_MPORT_1
      reader => data_MPORT_2
      reader => data_MPORT_3
      writer => MPORT
      writer => MPORT_1
      writer => MPORT_2
      writer => MPORT_3
      writer => MPORT_4
      writer => MPORT_5
      writer => MPORT_6
      read-under-write => undefined
    node _debug_data_T = add(io_bundle_mem_debug_read_address, UInt<2>("h3")) @[src/main/scala/peripheral/RAM.scala 20:47]
    node _debug_data_T_1 = tail(_debug_data_T, 1) @[src/main/scala/peripheral/RAM.scala 20:47]
    node _debug_data_T_2 = bits(_debug_data_T_1, 14, 0) @[src/main/scala/peripheral/RAM.scala 20:13]
    node _debug_data_T_3 = add(io_bundle_mem_debug_read_address, UInt<2>("h2")) @[src/main/scala/peripheral/RAM.scala 21:47]
    node _debug_data_T_4 = tail(_debug_data_T_3, 1) @[src/main/scala/peripheral/RAM.scala 21:47]
    node _debug_data_T_5 = bits(_debug_data_T_4, 14, 0) @[src/main/scala/peripheral/RAM.scala 21:13]
    node _debug_data_T_6 = add(io_bundle_mem_debug_read_address, UInt<1>("h1")) @[src/main/scala/peripheral/RAM.scala 22:47]
    node _debug_data_T_7 = tail(_debug_data_T_6, 1) @[src/main/scala/peripheral/RAM.scala 22:47]
    node _debug_data_T_8 = bits(_debug_data_T_7, 14, 0) @[src/main/scala/peripheral/RAM.scala 22:13]
    node _debug_data_T_9 = bits(io_bundle_mem_debug_read_address, 14, 0) @[src/main/scala/peripheral/RAM.scala 23:13]
    node debug_data_lo = cat(mem.debug_data_MPORT_2.data, mem.debug_data_MPORT_3.data) @[src/main/scala/peripheral/RAM.scala 19:23]
    node debug_data_hi = cat(mem.debug_data_MPORT.data, mem.debug_data_MPORT_1.data) @[src/main/scala/peripheral/RAM.scala 19:23]
    node debug_data = cat(debug_data_hi, debug_data_lo) @[src/main/scala/peripheral/RAM.scala 19:23]
    node _data_T = add(io_bundle_address, UInt<2>("h3")) @[src/main/scala/peripheral/RAM.scala 30:34]
    node _data_T_1 = tail(_data_T, 1) @[src/main/scala/peripheral/RAM.scala 30:34]
    node _data_T_2 = bits(_data_T_1, 14, 0) @[src/main/scala/peripheral/RAM.scala 30:15]
    node _data_T_3 = add(io_bundle_address, UInt<2>("h2")) @[src/main/scala/peripheral/RAM.scala 31:34]
    node _data_T_4 = tail(_data_T_3, 1) @[src/main/scala/peripheral/RAM.scala 31:34]
    node _data_T_5 = bits(_data_T_4, 14, 0) @[src/main/scala/peripheral/RAM.scala 31:15]
    node _data_T_6 = add(io_bundle_address, UInt<1>("h1")) @[src/main/scala/peripheral/RAM.scala 32:34]
    node _data_T_7 = tail(_data_T_6, 1) @[src/main/scala/peripheral/RAM.scala 32:34]
    node _data_T_8 = bits(_data_T_7, 14, 0) @[src/main/scala/peripheral/RAM.scala 32:15]
    node _data_T_9 = bits(io_bundle_address, 14, 0) @[src/main/scala/peripheral/RAM.scala 33:15]
    node data_lo = cat(mem.data_MPORT_2.data, mem.data_MPORT_3.data) @[src/main/scala/peripheral/RAM.scala 29:19]
    node data_hi = cat(mem.data_MPORT.data, mem.data_MPORT_1.data) @[src/main/scala/peripheral/RAM.scala 29:19]
    node data = cat(data_hi, data_lo) @[src/main/scala/peripheral/RAM.scala 29:19]
    node _io_bundle_rData_T = bits(data, 31, 31) @[src/main/scala/peripheral/RAM.scala 40:28]
    node _io_bundle_rData_T_1 = mux(_io_bundle_rData_T, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/RAM.scala 40:19]
    node _io_bundle_rData_T_2 = bits(data, 31, 24) @[src/main/scala/peripheral/RAM.scala 40:39]
    node _io_bundle_rData_T_3 = cat(_io_bundle_rData_T_1, _io_bundle_rData_T_2) @[src/main/scala/peripheral/RAM.scala 40:14]
    node _io_bundle_rData_T_4 = bits(data, 7, 7) @[src/main/scala/peripheral/RAM.scala 42:37]
    node _io_bundle_rData_T_5 = mux(_io_bundle_rData_T_4, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/RAM.scala 42:28]
    node _io_bundle_rData_T_6 = bits(data, 7, 0) @[src/main/scala/peripheral/RAM.scala 42:47]
    node _io_bundle_rData_T_7 = cat(_io_bundle_rData_T_5, _io_bundle_rData_T_6) @[src/main/scala/peripheral/RAM.scala 42:23]
    node _io_bundle_rData_T_8 = bits(data, 15, 15) @[src/main/scala/peripheral/RAM.scala 43:37]
    node _io_bundle_rData_T_9 = mux(_io_bundle_rData_T_8, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/RAM.scala 43:28]
    node _io_bundle_rData_T_10 = bits(data, 15, 8) @[src/main/scala/peripheral/RAM.scala 43:48]
    node _io_bundle_rData_T_11 = cat(_io_bundle_rData_T_9, _io_bundle_rData_T_10) @[src/main/scala/peripheral/RAM.scala 43:23]
    node _io_bundle_rData_T_12 = bits(data, 23, 23) @[src/main/scala/peripheral/RAM.scala 44:37]
    node _io_bundle_rData_T_13 = mux(_io_bundle_rData_T_12, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/RAM.scala 44:28]
    node _io_bundle_rData_T_14 = bits(data, 23, 16) @[src/main/scala/peripheral/RAM.scala 44:48]
    node _io_bundle_rData_T_15 = cat(_io_bundle_rData_T_13, _io_bundle_rData_T_14) @[src/main/scala/peripheral/RAM.scala 44:23]
    node _io_bundle_rData_T_16 = eq(UInt<1>("h0"), io_bundle_address) @[src/main/scala/peripheral/RAM.scala 40:49]
    node _io_bundle_rData_T_17 = mux(_io_bundle_rData_T_16, _io_bundle_rData_T_7, _io_bundle_rData_T_3) @[src/main/scala/peripheral/RAM.scala 40:49]
    node _io_bundle_rData_T_18 = eq(UInt<1>("h1"), io_bundle_address) @[src/main/scala/peripheral/RAM.scala 40:49]
    node _io_bundle_rData_T_19 = mux(_io_bundle_rData_T_18, _io_bundle_rData_T_11, _io_bundle_rData_T_17) @[src/main/scala/peripheral/RAM.scala 40:49]
    node _io_bundle_rData_T_20 = eq(UInt<2>("h2"), io_bundle_address) @[src/main/scala/peripheral/RAM.scala 40:49]
    node _io_bundle_rData_T_21 = mux(_io_bundle_rData_T_20, _io_bundle_rData_T_15, _io_bundle_rData_T_19) @[src/main/scala/peripheral/RAM.scala 40:49]
    node _io_bundle_rData_T_22 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/RAM.scala 49:19]
    node _io_bundle_rData_T_23 = bits(data, 31, 24) @[src/main/scala/peripheral/RAM.scala 49:34]
    node _io_bundle_rData_T_24 = cat(_io_bundle_rData_T_22, _io_bundle_rData_T_23) @[src/main/scala/peripheral/RAM.scala 49:14]
    node _io_bundle_rData_T_25 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/RAM.scala 51:28]
    node _io_bundle_rData_T_26 = bits(data, 7, 0) @[src/main/scala/peripheral/RAM.scala 51:43]
    node _io_bundle_rData_T_27 = cat(_io_bundle_rData_T_25, _io_bundle_rData_T_26) @[src/main/scala/peripheral/RAM.scala 51:23]
    node _io_bundle_rData_T_28 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/RAM.scala 52:28]
    node _io_bundle_rData_T_29 = bits(data, 15, 8) @[src/main/scala/peripheral/RAM.scala 52:43]
    node _io_bundle_rData_T_30 = cat(_io_bundle_rData_T_28, _io_bundle_rData_T_29) @[src/main/scala/peripheral/RAM.scala 52:23]
    node _io_bundle_rData_T_31 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/RAM.scala 53:28]
    node _io_bundle_rData_T_32 = bits(data, 23, 16) @[src/main/scala/peripheral/RAM.scala 53:43]
    node _io_bundle_rData_T_33 = cat(_io_bundle_rData_T_31, _io_bundle_rData_T_32) @[src/main/scala/peripheral/RAM.scala 53:23]
    node _io_bundle_rData_T_34 = eq(UInt<1>("h0"), io_bundle_address) @[src/main/scala/peripheral/RAM.scala 49:44]
    node _io_bundle_rData_T_35 = mux(_io_bundle_rData_T_34, _io_bundle_rData_T_27, _io_bundle_rData_T_24) @[src/main/scala/peripheral/RAM.scala 49:44]
    node _io_bundle_rData_T_36 = eq(UInt<1>("h1"), io_bundle_address) @[src/main/scala/peripheral/RAM.scala 49:44]
    node _io_bundle_rData_T_37 = mux(_io_bundle_rData_T_36, _io_bundle_rData_T_30, _io_bundle_rData_T_35) @[src/main/scala/peripheral/RAM.scala 49:44]
    node _io_bundle_rData_T_38 = eq(UInt<2>("h2"), io_bundle_address) @[src/main/scala/peripheral/RAM.scala 49:44]
    node _io_bundle_rData_T_39 = mux(_io_bundle_rData_T_38, _io_bundle_rData_T_33, _io_bundle_rData_T_37) @[src/main/scala/peripheral/RAM.scala 49:44]
    node _io_bundle_rData_T_40 = eq(io_bundle_address, UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 57:29]
    node _io_bundle_rData_T_41 = bits(data, 15, 15) @[src/main/scala/peripheral/RAM.scala 58:28]
    node _io_bundle_rData_T_42 = mux(_io_bundle_rData_T_41, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/peripheral/RAM.scala 58:19]
    node _io_bundle_rData_T_43 = bits(data, 15, 0) @[src/main/scala/peripheral/RAM.scala 58:39]
    node _io_bundle_rData_T_44 = cat(_io_bundle_rData_T_42, _io_bundle_rData_T_43) @[src/main/scala/peripheral/RAM.scala 58:14]
    node _io_bundle_rData_T_45 = bits(data, 31, 31) @[src/main/scala/peripheral/RAM.scala 59:28]
    node _io_bundle_rData_T_46 = mux(_io_bundle_rData_T_45, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/peripheral/RAM.scala 59:19]
    node _io_bundle_rData_T_47 = bits(data, 31, 16) @[src/main/scala/peripheral/RAM.scala 59:39]
    node _io_bundle_rData_T_48 = cat(_io_bundle_rData_T_46, _io_bundle_rData_T_47) @[src/main/scala/peripheral/RAM.scala 59:14]
    node _io_bundle_rData_T_49 = mux(_io_bundle_rData_T_40, _io_bundle_rData_T_44, _io_bundle_rData_T_48) @[src/main/scala/peripheral/RAM.scala 56:36]
    node _io_bundle_rData_T_50 = eq(io_bundle_address, UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 62:29]
    node _io_bundle_rData_T_51 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/peripheral/RAM.scala 63:19]
    node _io_bundle_rData_T_52 = bits(data, 15, 0) @[src/main/scala/peripheral/RAM.scala 63:34]
    node _io_bundle_rData_T_53 = cat(_io_bundle_rData_T_51, _io_bundle_rData_T_52) @[src/main/scala/peripheral/RAM.scala 63:14]
    node _io_bundle_rData_T_54 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/peripheral/RAM.scala 64:19]
    node _io_bundle_rData_T_55 = bits(data, 31, 16) @[src/main/scala/peripheral/RAM.scala 64:34]
    node _io_bundle_rData_T_56 = cat(_io_bundle_rData_T_54, _io_bundle_rData_T_55) @[src/main/scala/peripheral/RAM.scala 64:14]
    node _io_bundle_rData_T_57 = mux(_io_bundle_rData_T_50, _io_bundle_rData_T_53, _io_bundle_rData_T_56) @[src/main/scala/peripheral/RAM.scala 61:37]
    node _io_bundle_rData_T_58 = eq(UInt<1>("h0"), io_funct3) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _io_bundle_rData_T_59 = mux(_io_bundle_rData_T_58, _io_bundle_rData_T_21, UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _io_bundle_rData_T_60 = eq(UInt<3>("h4"), io_funct3) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _io_bundle_rData_T_61 = mux(_io_bundle_rData_T_60, _io_bundle_rData_T_39, _io_bundle_rData_T_59) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _io_bundle_rData_T_62 = eq(UInt<1>("h1"), io_funct3) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _io_bundle_rData_T_63 = mux(_io_bundle_rData_T_62, _io_bundle_rData_T_49, _io_bundle_rData_T_61) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _io_bundle_rData_T_64 = eq(UInt<3>("h5"), io_funct3) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _io_bundle_rData_T_65 = mux(_io_bundle_rData_T_64, _io_bundle_rData_T_57, _io_bundle_rData_T_63) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _io_bundle_rData_T_66 = eq(UInt<2>("h2"), io_funct3) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _io_bundle_rData_T_67 = mux(_io_bundle_rData_T_66, data, _io_bundle_rData_T_65) @[src/main/scala/peripheral/RAM.scala 36:49]
    node _T = eq(io_funct3, UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 70:20]
    node _T_1 = bits(io_bundle_wData, 7, 0) @[src/main/scala/peripheral/RAM.scala 71:51]
    node _T_2 = bits(io_bundle_address, 14, 0)
    node _T_3 = eq(io_funct3, UInt<1>("h1")) @[src/main/scala/peripheral/RAM.scala 72:26]
    node _T_4 = add(io_bundle_address, UInt<1>("h1")) @[src/main/scala/peripheral/RAM.scala 73:35]
    node _T_5 = tail(_T_4, 1) @[src/main/scala/peripheral/RAM.scala 73:35]
    node _T_6 = bits(io_bundle_wData, 15, 8) @[src/main/scala/peripheral/RAM.scala 73:57]
    node _T_7 = bits(_T_5, 14, 0)
    node _T_8 = bits(io_bundle_wData, 7, 0) @[src/main/scala/peripheral/RAM.scala 74:57]
    node _T_9 = bits(io_bundle_address, 14, 0)
    node _T_10 = eq(io_funct3, UInt<2>("h2")) @[src/main/scala/peripheral/RAM.scala 75:26]
    node _T_11 = add(io_bundle_address, UInt<2>("h3")) @[src/main/scala/peripheral/RAM.scala 76:35]
    node _T_12 = tail(_T_11, 1) @[src/main/scala/peripheral/RAM.scala 76:35]
    node _T_13 = bits(io_bundle_wData, 31, 24) @[src/main/scala/peripheral/RAM.scala 76:57]
    node _T_14 = bits(_T_12, 14, 0)
    node _T_15 = add(io_bundle_address, UInt<2>("h2")) @[src/main/scala/peripheral/RAM.scala 77:35]
    node _T_16 = tail(_T_15, 1) @[src/main/scala/peripheral/RAM.scala 77:35]
    node _T_17 = bits(io_bundle_wData, 23, 16) @[src/main/scala/peripheral/RAM.scala 77:57]
    node _T_18 = bits(_T_16, 14, 0)
    node _T_19 = add(io_bundle_address, UInt<1>("h1")) @[src/main/scala/peripheral/RAM.scala 78:35]
    node _T_20 = tail(_T_19, 1) @[src/main/scala/peripheral/RAM.scala 78:35]
    node _T_21 = bits(io_bundle_wData, 15, 8) @[src/main/scala/peripheral/RAM.scala 78:57]
    node _T_22 = bits(_T_20, 14, 0)
    node _T_23 = bits(io_bundle_wData, 7, 0) @[src/main/scala/peripheral/RAM.scala 79:57]
    node _T_24 = bits(io_bundle_address, 14, 0)
    node _GEN_0 = validif(_T_10, _T_14) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_1 = validif(_T_10, clock) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_2 = mux(_T_10, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 17:16 75:52]
    node _GEN_3 = validif(_T_10, UInt<1>("h1")) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_4 = validif(_T_10, _T_13) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_5 = validif(_T_10, _T_18) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_6 = validif(_T_10, _T_17) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_7 = validif(_T_10, _T_22) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_8 = validif(_T_10, _T_21) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_9 = validif(_T_10, _T_24) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_10 = validif(_T_10, _T_23) @[src/main/scala/peripheral/RAM.scala 75:52]
    node _GEN_11 = validif(_T_3, _T_7) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_12 = validif(_T_3, clock) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_13 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 17:16 72:52]
    node _GEN_14 = validif(_T_3, UInt<1>("h1")) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_15 = validif(_T_3, _T_6) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_16 = validif(_T_3, _T_9) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_17 = validif(_T_3, _T_8) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_18 = validif(eq(_T_3, UInt<1>("h0")), _GEN_0) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_19 = validif(eq(_T_3, UInt<1>("h0")), _GEN_1) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_20 = mux(_T_3, UInt<1>("h0"), _GEN_2) @[src/main/scala/peripheral/RAM.scala 17:16 72:52]
    node _GEN_21 = validif(eq(_T_3, UInt<1>("h0")), _GEN_3) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_22 = validif(eq(_T_3, UInt<1>("h0")), _GEN_4) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_23 = validif(eq(_T_3, UInt<1>("h0")), _GEN_5) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_24 = validif(eq(_T_3, UInt<1>("h0")), _GEN_6) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_25 = validif(eq(_T_3, UInt<1>("h0")), _GEN_7) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_26 = validif(eq(_T_3, UInt<1>("h0")), _GEN_8) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_27 = validif(eq(_T_3, UInt<1>("h0")), _GEN_9) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_28 = validif(eq(_T_3, UInt<1>("h0")), _GEN_10) @[src/main/scala/peripheral/RAM.scala 72:52]
    node _GEN_29 = validif(_T, _T_2) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_30 = validif(_T, clock) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_31 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 17:16 70:46]
    node _GEN_32 = validif(_T, UInt<1>("h1")) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_33 = validif(_T, _T_1) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_34 = validif(eq(_T, UInt<1>("h0")), _GEN_11) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_35 = validif(eq(_T, UInt<1>("h0")), _GEN_12) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_36 = mux(_T, UInt<1>("h0"), _GEN_13) @[src/main/scala/peripheral/RAM.scala 17:16 70:46]
    node _GEN_37 = validif(eq(_T, UInt<1>("h0")), _GEN_14) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_38 = validif(eq(_T, UInt<1>("h0")), _GEN_15) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_39 = validif(eq(_T, UInt<1>("h0")), _GEN_16) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_40 = validif(eq(_T, UInt<1>("h0")), _GEN_17) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_41 = validif(eq(_T, UInt<1>("h0")), _GEN_18) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_42 = validif(eq(_T, UInt<1>("h0")), _GEN_19) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_43 = mux(_T, UInt<1>("h0"), _GEN_20) @[src/main/scala/peripheral/RAM.scala 17:16 70:46]
    node _GEN_44 = validif(eq(_T, UInt<1>("h0")), _GEN_21) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_45 = validif(eq(_T, UInt<1>("h0")), _GEN_22) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_46 = validif(eq(_T, UInt<1>("h0")), _GEN_23) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_47 = validif(eq(_T, UInt<1>("h0")), _GEN_24) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_48 = validif(eq(_T, UInt<1>("h0")), _GEN_25) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_49 = validif(eq(_T, UInt<1>("h0")), _GEN_26) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_50 = validif(eq(_T, UInt<1>("h0")), _GEN_27) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_51 = validif(eq(_T, UInt<1>("h0")), _GEN_28) @[src/main/scala/peripheral/RAM.scala 70:46]
    node _GEN_52 = validif(io_bundle_wEn, _GEN_29) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_53 = validif(io_bundle_wEn, _GEN_30) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_54 = mux(io_bundle_wEn, _GEN_31, UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 17:16 69:29]
    node _GEN_55 = validif(io_bundle_wEn, _GEN_32) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_56 = validif(io_bundle_wEn, _GEN_33) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_57 = validif(io_bundle_wEn, _GEN_34) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_58 = validif(io_bundle_wEn, _GEN_35) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_59 = mux(io_bundle_wEn, _GEN_36, UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 17:16 69:29]
    node _GEN_60 = validif(io_bundle_wEn, _GEN_37) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_61 = validif(io_bundle_wEn, _GEN_38) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_62 = validif(io_bundle_wEn, _GEN_39) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_63 = validif(io_bundle_wEn, _GEN_40) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_64 = validif(io_bundle_wEn, _GEN_41) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_65 = validif(io_bundle_wEn, _GEN_42) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_66 = mux(io_bundle_wEn, _GEN_43, UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 17:16 69:29]
    node _GEN_67 = validif(io_bundle_wEn, _GEN_44) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_68 = validif(io_bundle_wEn, _GEN_45) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_69 = validif(io_bundle_wEn, _GEN_46) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_70 = validif(io_bundle_wEn, _GEN_47) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_71 = validif(io_bundle_wEn, _GEN_48) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_72 = validif(io_bundle_wEn, _GEN_49) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_73 = validif(io_bundle_wEn, _GEN_50) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_74 = validif(io_bundle_wEn, _GEN_51) @[src/main/scala/peripheral/RAM.scala 69:29]
    node _GEN_75 = validif(io_bundle_rEn, _data_T_2) @[src/main/scala/peripheral/RAM.scala 28:23 30:15]
    node _GEN_76 = validif(io_bundle_rEn, clock) @[src/main/scala/peripheral/RAM.scala 28:23 30:15]
    node _GEN_77 = mux(io_bundle_rEn, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/peripheral/RAM.scala 28:23 30:15 17:16]
    node _GEN_78 = validif(io_bundle_rEn, _data_T_5) @[src/main/scala/peripheral/RAM.scala 28:23 31:15]
    node _GEN_79 = validif(io_bundle_rEn, _data_T_8) @[src/main/scala/peripheral/RAM.scala 28:23 32:15]
    node _GEN_80 = validif(io_bundle_rEn, _data_T_9) @[src/main/scala/peripheral/RAM.scala 28:23 33:15]
    node _GEN_81 = validif(io_bundle_rEn, _io_bundle_rData_T_67) @[src/main/scala/peripheral/RAM.scala 28:23 36:21]
    node _GEN_82 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_52) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_83 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_53) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_84 = mux(io_bundle_rEn, UInt<1>("h0"), _GEN_54) @[src/main/scala/peripheral/RAM.scala 17:16 28:23]
    node _GEN_85 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_55) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_86 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_56) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_87 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_57) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_88 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_58) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_89 = mux(io_bundle_rEn, UInt<1>("h0"), _GEN_59) @[src/main/scala/peripheral/RAM.scala 17:16 28:23]
    node _GEN_90 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_60) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_91 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_61) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_92 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_62) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_93 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_63) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_94 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_64) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_95 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_65) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_96 = mux(io_bundle_rEn, UInt<1>("h0"), _GEN_66) @[src/main/scala/peripheral/RAM.scala 17:16 28:23]
    node _GEN_97 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_67) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_98 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_68) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_99 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_69) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_100 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_70) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_101 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_71) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_102 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_72) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_103 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_73) @[src/main/scala/peripheral/RAM.scala 28:23]
    node _GEN_104 = validif(eq(io_bundle_rEn, UInt<1>("h0")), _GEN_74) @[src/main/scala/peripheral/RAM.scala 28:23]
    io_bundle_rData <= _GEN_81
    io_bundle_mem_debug_read_data <= debug_data @[src/main/scala/peripheral/RAM.scala 26:33]
    mem.debug_data_MPORT.addr <= _debug_data_T_2 @[src/main/scala/peripheral/RAM.scala 20:13]
    mem.debug_data_MPORT.en <= UInt<1>("h1") @[src/main/scala/peripheral/RAM.scala 20:13]
    mem.debug_data_MPORT.clk <= clock @[src/main/scala/peripheral/RAM.scala 20:13]
    mem.debug_data_MPORT_1.addr <= _debug_data_T_5 @[src/main/scala/peripheral/RAM.scala 21:13]
    mem.debug_data_MPORT_1.en <= UInt<1>("h1") @[src/main/scala/peripheral/RAM.scala 21:13]
    mem.debug_data_MPORT_1.clk <= clock @[src/main/scala/peripheral/RAM.scala 21:13]
    mem.debug_data_MPORT_2.addr <= _debug_data_T_8 @[src/main/scala/peripheral/RAM.scala 22:13]
    mem.debug_data_MPORT_2.en <= UInt<1>("h1") @[src/main/scala/peripheral/RAM.scala 22:13]
    mem.debug_data_MPORT_2.clk <= clock @[src/main/scala/peripheral/RAM.scala 22:13]
    mem.debug_data_MPORT_3.addr <= _debug_data_T_9 @[src/main/scala/peripheral/RAM.scala 23:13]
    mem.debug_data_MPORT_3.en <= UInt<1>("h1") @[src/main/scala/peripheral/RAM.scala 23:13]
    mem.debug_data_MPORT_3.clk <= clock @[src/main/scala/peripheral/RAM.scala 23:13]
    mem.data_MPORT.addr <= _GEN_75
    mem.data_MPORT.en <= _GEN_77
    mem.data_MPORT.clk <= _GEN_76
    mem.data_MPORT_1.addr <= _GEN_78
    mem.data_MPORT_1.en <= _GEN_77
    mem.data_MPORT_1.clk <= _GEN_76
    mem.data_MPORT_2.addr <= _GEN_79
    mem.data_MPORT_2.en <= _GEN_77
    mem.data_MPORT_2.clk <= _GEN_76
    mem.data_MPORT_3.addr <= _GEN_80
    mem.data_MPORT_3.en <= _GEN_77
    mem.data_MPORT_3.clk <= _GEN_76
    mem.MPORT.addr <= _GEN_82
    mem.MPORT.en <= _GEN_84
    mem.MPORT.clk <= _GEN_83
    mem.MPORT.data <= _GEN_86
    mem.MPORT.mask <= _GEN_85
    mem.MPORT_1.addr <= _GEN_87
    mem.MPORT_1.en <= _GEN_89
    mem.MPORT_1.clk <= _GEN_88
    mem.MPORT_1.data <= _GEN_91
    mem.MPORT_1.mask <= _GEN_90
    mem.MPORT_2.addr <= _GEN_92
    mem.MPORT_2.en <= _GEN_89
    mem.MPORT_2.clk <= _GEN_88
    mem.MPORT_2.data <= _GEN_93
    mem.MPORT_2.mask <= _GEN_90
    mem.MPORT_3.addr <= _GEN_94
    mem.MPORT_3.en <= _GEN_96
    mem.MPORT_3.clk <= _GEN_95
    mem.MPORT_3.data <= _GEN_98
    mem.MPORT_3.mask <= _GEN_97
    mem.MPORT_4.addr <= _GEN_99
    mem.MPORT_4.en <= _GEN_96
    mem.MPORT_4.clk <= _GEN_95
    mem.MPORT_4.data <= _GEN_100
    mem.MPORT_4.mask <= _GEN_97
    mem.MPORT_5.addr <= _GEN_101
    mem.MPORT_5.en <= _GEN_96
    mem.MPORT_5.clk <= _GEN_95
    mem.MPORT_5.data <= _GEN_102
    mem.MPORT_5.mask <= _GEN_97
    mem.MPORT_6.addr <= _GEN_103
    mem.MPORT_6.en <= _GEN_96
    mem.MPORT_6.clk <= _GEN_95
    mem.MPORT_6.data <= _GEN_104
    mem.MPORT_6.mask <= _GEN_97
