$date
	Sat Oct 31 03:17:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! K $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$scope module d $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var wire 1 ! K $end
$scope module r $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#2
1"
#4
1%
0!
0"
1$
#6
1"
#8
0"
0$
#10
1"
#12
0"
1#
#14
0%
1!
1"
#16
0"
#18
1%
0!
1"
#20
0"
#22
0%
1!
1"
#24
0"
#26
1%
0!
1"
#28
0"
#30
0%
1!
1"
#32
0"
#34
1%
0!
1"
#36
0"
#38
0%
1!
1"
#40
0"
#42
1%
0!
1"
#44
0"
#46
0%
1!
1"
#48
0"
#50
1%
0!
1"
