<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_ones_counter_0_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>ones_counter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 11:18:27 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ed73716a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_ones_counter_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 11:18:27 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ed73716a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ones_counter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 11:18:27 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f22be17f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_ones_counter_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 11:18:27 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f22be17f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 29 11:19:39 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ed73716a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btnC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>word</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.number_of_bits&apos;)) - 1)">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>number</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>number_of_bits</spirit:name>
        <spirit:displayName>Number Of Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.number_of_bits">22</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/Nexys4_Master.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../Nexys4_Master.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/20db/FSM.srcs/sources_1/new/FSM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_ones_counter_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/20db/FSM.srcs/sources_1/new/FSM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_ones_counter_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_ones_counter_0_2.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ones_counter_0_2_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ones_counter_0_2_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ones_counter_0_2_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ones_counter_0_2_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ones_counter_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>number_of_bits</spirit:name>
      <spirit:displayName>Number Of Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.number_of_bits">22</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_ones_counter_0_2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ones_counter_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c8f348_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4b90bb_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9811b16_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fac9333_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f86ec4_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3f9ce_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9c7db0_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d9b9a9_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e31b5ba_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b24730_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3944fe_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f02a54_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47addecb_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a49db8_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8cfc8f_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203efe4f_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f7faba_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129ae234_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d13f8fb_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4bcf4b_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af6e77f_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72103ec3_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cc1bbe_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7a0950_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aba2d3d_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f5d75_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a04021_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157b6bd0_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a35b15_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411ff92a_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7347a0ed_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cf1c83_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ce4795_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387c17e7_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10234c3f_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b9830a_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277f007_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3591a5_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea21082_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cceb796_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bab77_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71da32ef_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1801244a_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637e0538_ARCHIVE_LOCATION">c:/Users/darny/FSM</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="06c4ee09"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="166852c7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="849a55b5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="357bc370"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
