Classic Timing Analyzer report for UP
Sat May 05 09:28:56 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                 ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 30.168 ns                        ; UnidadeControle:UC|state.DECODE      ; Alu[30]                             ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 22.48 MHz ( period = 44.482 ns ) ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg29[30]       ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Instr_Reg:RegInstrucao|Instr15_0[10] ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; 194          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                      ;                                     ;            ;          ; 194          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+-------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.48 MHz ( period = 44.482 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.993 ns               ;
; N/A                                     ; 22.48 MHz ( period = 44.480 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.992 ns               ;
; N/A                                     ; 22.48 MHz ( period = 44.480 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.998 ns               ;
; N/A                                     ; 22.48 MHz ( period = 44.478 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.997 ns               ;
; N/A                                     ; 22.51 MHz ( period = 44.430 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.973 ns               ;
; N/A                                     ; 22.51 MHz ( period = 44.428 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.972 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.404 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.951 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.402 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.950 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.402 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.956 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.400 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.955 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.398 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.950 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.396 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.949 ns               ;
; N/A                                     ; 22.53 MHz ( period = 44.390 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.953 ns               ;
; N/A                                     ; 22.53 MHz ( period = 44.388 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.952 ns               ;
; N/A                                     ; 22.54 MHz ( period = 44.368 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.935 ns               ;
; N/A                                     ; 22.54 MHz ( period = 44.366 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.934 ns               ;
; N/A                                     ; 22.55 MHz ( period = 44.354 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.928 ns               ;
; N/A                                     ; 22.55 MHz ( period = 44.352 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.931 ns               ;
; N/A                                     ; 22.55 MHz ( period = 44.352 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.927 ns               ;
; N/A                                     ; 22.55 MHz ( period = 44.350 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.930 ns               ;
; N/A                                     ; 22.56 MHz ( period = 44.320 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.908 ns               ;
; N/A                                     ; 22.56 MHz ( period = 44.318 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.907 ns               ;
; N/A                                     ; 22.57 MHz ( period = 44.312 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.911 ns               ;
; N/A                                     ; 22.57 MHz ( period = 44.310 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.910 ns               ;
; N/A                                     ; 22.58 MHz ( period = 44.290 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.893 ns               ;
; N/A                                     ; 22.58 MHz ( period = 44.288 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.892 ns               ;
; N/A                                     ; 22.58 MHz ( period = 44.280 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.897 ns               ;
; N/A                                     ; 22.58 MHz ( period = 44.278 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.896 ns               ;
; N/A                                     ; 22.59 MHz ( period = 44.276 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.886 ns               ;
; N/A                                     ; 22.59 MHz ( period = 44.274 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.885 ns               ;
; N/A                                     ; 22.61 MHz ( period = 44.226 ns )                    ; UnidadeControle:UC|state.LUI        ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.870 ns               ;
; N/A                                     ; 22.61 MHz ( period = 44.224 ns )                    ; UnidadeControle:UC|state.LUI        ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.869 ns               ;
; N/A                                     ; 22.62 MHz ( period = 44.202 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.855 ns               ;
; N/A                                     ; 22.62 MHz ( period = 44.200 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.854 ns               ;
; N/A                                     ; 22.63 MHz ( period = 44.198 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.809 ns               ;
; N/A                                     ; 22.63 MHz ( period = 44.196 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.808 ns               ;
; N/A                                     ; 22.63 MHz ( period = 44.196 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.814 ns               ;
; N/A                                     ; 22.63 MHz ( period = 44.194 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.813 ns               ;
; N/A                                     ; 22.63 MHz ( period = 44.192 ns )                    ; UnidadeControle:UC|state.BREAK      ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.845 ns               ;
; N/A                                     ; 22.63 MHz ( period = 44.190 ns )                    ; UnidadeControle:UC|state.BREAK      ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.844 ns               ;
; N/A                                     ; 22.65 MHz ( period = 44.148 ns )                    ; UnidadeControle:UC|state.LUI        ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.828 ns               ;
; N/A                                     ; 22.65 MHz ( period = 44.146 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.789 ns               ;
; N/A                                     ; 22.65 MHz ( period = 44.146 ns )                    ; UnidadeControle:UC|state.LUI        ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.827 ns               ;
; N/A                                     ; 22.65 MHz ( period = 44.144 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.788 ns               ;
; N/A                                     ; 22.66 MHz ( period = 44.136 ns )                    ; UnidadeControle:UC|state.SBWRITE    ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.824 ns               ;
; N/A                                     ; 22.66 MHz ( period = 44.134 ns )                    ; UnidadeControle:UC|state.SBWRITE    ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.823 ns               ;
; N/A                                     ; 22.66 MHz ( period = 44.122 ns )                    ; UnidadeControle:UC|state.LORS       ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.813 ns               ;
; N/A                                     ; 22.67 MHz ( period = 44.120 ns )                    ; UnidadeControle:UC|state.LORS       ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.812 ns               ;
; N/A                                     ; 22.67 MHz ( period = 44.114 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.766 ns               ;
; N/A                                     ; 22.67 MHz ( period = 44.114 ns )                    ; UnidadeControle:UC|state.BREAK      ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.803 ns               ;
; N/A                                     ; 22.67 MHz ( period = 44.112 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.765 ns               ;
; N/A                                     ; 22.67 MHz ( period = 44.112 ns )                    ; UnidadeControle:UC|state.BREAK      ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.802 ns               ;
; N/A                                     ; 22.67 MHz ( period = 44.106 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.769 ns               ;
; N/A                                     ; 22.67 MHz ( period = 44.104 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.768 ns               ;
; N/A                                     ; 22.68 MHz ( period = 44.084 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.751 ns               ;
; N/A                                     ; 22.68 MHz ( period = 44.082 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.750 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.074 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg0[0]   ; clock      ; clock    ; None                        ; None                      ; 21.757 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.072 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg0[0]   ; clock      ; clock    ; None                        ; None                      ; 21.762 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.070 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.744 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.068 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.743 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.060 ns )                    ; UnidadeControle:UC|state.SHWRITE    ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.786 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.058 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 21.749 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.058 ns )                    ; UnidadeControle:UC|state.SBWRITE    ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.782 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.058 ns )                    ; UnidadeControle:UC|state.SHWRITE    ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.785 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.056 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 21.754 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.056 ns )                    ; UnidadeControle:UC|state.SBWRITE    ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.781 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.050 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg27[0]  ; clock      ; clock    ; None                        ; None                      ; 21.753 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.048 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg27[0]  ; clock      ; clock    ; None                        ; None                      ; 21.758 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.044 ns )                    ; UnidadeControle:UC|state.LORS       ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.771 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.042 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg31[0]  ; clock      ; clock    ; None                        ; None                      ; 21.749 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.042 ns )                    ; UnidadeControle:UC|state.LORS       ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.770 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.040 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg31[0]  ; clock      ; clock    ; None                        ; None                      ; 21.754 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.034 ns )                    ; UnidadeControle:UC|state.RESET      ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.767 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.032 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg10[30] ; clock      ; clock    ; None                        ; None                      ; 21.742 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.032 ns )                    ; UnidadeControle:UC|state.RESET      ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.766 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.030 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg10[30] ; clock      ; clock    ; None                        ; None                      ; 21.747 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.030 ns )                    ; UnidadeControle:UC|state.WAITLW     ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.768 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.028 ns )                    ; UnidadeControle:UC|state.WAITLW     ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.767 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.024 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg26[30] ; clock      ; clock    ; None                        ; None                      ; 21.738 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.022 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg0[0]   ; clock      ; clock    ; None                        ; None                      ; 21.737 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.022 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg26[30] ; clock      ; clock    ; None                        ; None                      ; 21.743 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.008 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg13[30] ; clock      ; clock    ; None                        ; None                      ; 21.743 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.008 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg15[30] ; clock      ; clock    ; None                        ; None                      ; 21.743 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.006 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 21.729 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.006 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg13[30] ; clock      ; clock    ; None                        ; None                      ; 21.748 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.006 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg15[30] ; clock      ; clock    ; None                        ; None                      ; 21.748 ns               ;
; N/A                                     ; 22.73 MHz ( period = 43.998 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg27[0]  ; clock      ; clock    ; None                        ; None                      ; 21.733 ns               ;
; N/A                                     ; 22.73 MHz ( period = 43.996 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.713 ns               ;
; N/A                                     ; 22.73 MHz ( period = 43.994 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.712 ns               ;
; N/A                                     ; 22.73 MHz ( period = 43.990 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg31[0]  ; clock      ; clock    ; None                        ; None                      ; 21.729 ns               ;
; N/A                                     ; 22.73 MHz ( period = 43.990 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg0[0]   ; clock      ; clock    ; None                        ; None                      ; 21.714 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.982 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg0[0]   ; clock      ; clock    ; None                        ; None                      ; 21.717 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.982 ns )                    ; UnidadeControle:UC|state.SHWRITE    ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.744 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.980 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg10[30] ; clock      ; clock    ; None                        ; None                      ; 21.722 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.980 ns )                    ; UnidadeControle:UC|state.SHWRITE    ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.743 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.974 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 21.706 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.972 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg26[30] ; clock      ; clock    ; None                        ; None                      ; 21.718 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.966 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg27[0]  ; clock      ; clock    ; None                        ; None                      ; 21.710 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.966 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 21.709 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.964 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 21.705 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.964 ns )                    ; UnidadeControle:UC|state.SHMEM      ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.736 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.962 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 21.710 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.962 ns )                    ; UnidadeControle:UC|state.SHMEM      ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.735 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.960 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg0[0]   ; clock      ; clock    ; None                        ; None                      ; 21.699 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.958 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg31[0]  ; clock      ; clock    ; None                        ; None                      ; 21.706 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.958 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg27[0]  ; clock      ; clock    ; None                        ; None                      ; 21.713 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.956 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 21.701 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.956 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg13[30] ; clock      ; clock    ; None                        ; None                      ; 21.723 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.956 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg15[30] ; clock      ; clock    ; None                        ; None                      ; 21.723 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.956 ns )                    ; UnidadeControle:UC|state.RESET      ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.725 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.954 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 21.706 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.954 ns )                    ; UnidadeControle:UC|state.RESET      ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.724 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.952 ns )                    ; UnidadeControle:UC|state.WAITLW     ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.726 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.950 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg31[0]  ; clock      ; clock    ; None                        ; None                      ; 21.709 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.950 ns )                    ; UnidadeControle:UC|state.WAITLW     ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.725 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.948 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg10[30] ; clock      ; clock    ; None                        ; None                      ; 21.699 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.946 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg0[0]   ; clock      ; clock    ; None                        ; None                      ; 21.692 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.946 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg22[30] ; clock      ; clock    ; None                        ; None                      ; 21.726 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.944 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 21.691 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.944 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg22[30] ; clock      ; clock    ; None                        ; None                      ; 21.731 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.942 ns )                    ; UnidadeControle:UC|state.LUI        ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.686 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.940 ns )                    ; UnidadeControle:UC|state.LUI        ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.685 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.940 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg10[30] ; clock      ; clock    ; None                        ; None                      ; 21.702 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.940 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg26[30] ; clock      ; clock    ; None                        ; None                      ; 21.695 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.936 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg27[0]  ; clock      ; clock    ; None                        ; None                      ; 21.695 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.932 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg26[30] ; clock      ; clock    ; None                        ; None                      ; 21.698 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.930 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 21.684 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.928 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg31[0]  ; clock      ; clock    ; None                        ; None                      ; 21.691 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.928 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg12[30] ; clock      ; clock    ; None                        ; None                      ; 21.729 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.928 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg4[30]  ; clock      ; clock    ; None                        ; None                      ; 21.729 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.926 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg12[30] ; clock      ; clock    ; None                        ; None                      ; 21.734 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.926 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg4[30]  ; clock      ; clock    ; None                        ; None                      ; 21.734 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.924 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg13[30] ; clock      ; clock    ; None                        ; None                      ; 21.700 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.924 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg15[30] ; clock      ; clock    ; None                        ; None                      ; 21.700 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.922 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg27[0]  ; clock      ; clock    ; None                        ; None                      ; 21.688 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.918 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg10[30] ; clock      ; clock    ; None                        ; None                      ; 21.684 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.916 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg13[30] ; clock      ; clock    ; None                        ; None                      ; 21.703 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.916 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg15[30] ; clock      ; clock    ; None                        ; None                      ; 21.703 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.914 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg31[0]  ; clock      ; clock    ; None                        ; None                      ; 21.684 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.912 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 21.685 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.910 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg26[30] ; clock      ; clock    ; None                        ; None                      ; 21.680 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.908 ns )                    ; UnidadeControle:UC|state.BREAK      ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.661 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.906 ns )                    ; UnidadeControle:UC|state.BREAK      ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.660 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.906 ns )                    ; UnidadeControle:UC|state.WBS        ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.710 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.904 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 21.681 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.904 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg10[30] ; clock      ; clock    ; None                        ; None                      ; 21.677 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.904 ns )                    ; UnidadeControle:UC|state.WBS        ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.709 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.896 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg26[30] ; clock      ; clock    ; None                        ; None                      ; 21.673 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.894 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg22[30] ; clock      ; clock    ; None                        ; None                      ; 21.706 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.894 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg13[30] ; clock      ; clock    ; None                        ; None                      ; 21.685 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.894 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg15[30] ; clock      ; clock    ; None                        ; None                      ; 21.685 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.890 ns )                    ; UnidadeControle:UC|state.SLTILOAD   ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.696 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.888 ns )                    ; UnidadeControle:UC|state.SLTILOAD   ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.695 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.886 ns )                    ; UnidadeControle:UC|state.SHMEM      ; Banco_reg:BancoRegs|Reg14[30] ; clock      ; clock    ; None                        ; None                      ; 21.694 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.884 ns )                    ; UnidadeControle:UC|state.SHMEM      ; Banco_reg:BancoRegs|Reg6[30]  ; clock      ; clock    ; None                        ; None                      ; 21.693 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.880 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 21.662 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.880 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg13[30] ; clock      ; clock    ; None                        ; None                      ; 21.678 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.880 ns )                    ; UnidadeControle:UC|state.ADDILOAD   ; Banco_reg:BancoRegs|Reg15[30] ; clock      ; clock    ; None                        ; None                      ; 21.678 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.878 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg7[30]  ; clock      ; clock    ; None                        ; None                      ; 21.708 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.878 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg5[30]  ; clock      ; clock    ; None                        ; None                      ; 21.708 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.876 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg10[0]  ; clock      ; clock    ; None                        ; None                      ; 21.700 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.876 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg26[0]  ; clock      ; clock    ; None                        ; None                      ; 21.700 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.876 ns )                    ; UnidadeControle:UC|state.LHUMEM     ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.702 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.876 ns )                    ; UnidadeControle:UC|state.ANDI       ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.693 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.876 ns )                    ; UnidadeControle:UC|state.JR         ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.692 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.876 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg7[30]  ; clock      ; clock    ; None                        ; None                      ; 21.713 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.876 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg5[30]  ; clock      ; clock    ; None                        ; None                      ; 21.713 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.876 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg12[30] ; clock      ; clock    ; None                        ; None                      ; 21.709 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.876 ns )                    ; UnidadeControle:UC|state.RTE        ; Banco_reg:BancoRegs|Reg4[30]  ; clock      ; clock    ; None                        ; None                      ; 21.709 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.874 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg10[0]  ; clock      ; clock    ; None                        ; None                      ; 21.705 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.874 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg26[0]  ; clock      ; clock    ; None                        ; None                      ; 21.705 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.874 ns )                    ; UnidadeControle:UC|state.LHUMEM     ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.701 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.874 ns )                    ; UnidadeControle:UC|state.ANDI       ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.692 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.874 ns )                    ; UnidadeControle:UC|state.JR         ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.691 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.874 ns )                    ; UnidadeControle:UC|state.ADDI       ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.693 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.872 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 21.665 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.872 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 21.658 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.872 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg0[0]   ; clock      ; clock    ; None                        ; None                      ; 21.661 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.872 ns )                    ; UnidadeControle:UC|state.ADDI       ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.692 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.872 ns )                    ; UnidadeControle:UC|state.SXORIWRITE ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.690 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.870 ns )                    ; UnidadeControle:UC|state.SXORIWRITE ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.689 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.864 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 21.661 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.862 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg22[30] ; clock      ; clock    ; None                        ; None                      ; 21.683 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.856 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg16[0]  ; clock      ; clock    ; None                        ; None                      ; 21.653 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.854 ns )                    ; UnidadeControle:UC|state.SB         ; Banco_reg:BancoRegs|Reg22[30] ; clock      ; clock    ; None                        ; None                      ; 21.686 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.852 ns )                    ; UnidadeControle:UC|state.SBWRITE    ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.640 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.850 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg8[0]   ; clock      ; clock    ; None                        ; None                      ; 21.687 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.850 ns )                    ; UnidadeControle:UC|state.SBWRITE    ; Banco_reg:BancoRegs|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 21.639 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.850 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 21.647 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.848 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg27[0]  ; clock      ; clock    ; None                        ; None                      ; 21.657 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.848 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg8[0]   ; clock      ; clock    ; None                        ; None                      ; 21.692 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.848 ns )                    ; UnidadeControle:UC|state.DECODE     ; Banco_reg:BancoRegs|Reg24[0]  ; clock      ; clock    ; None                        ; None                      ; 21.686 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.846 ns )                    ; UnidadeControle:UC|state.LBU        ; Banco_reg:BancoRegs|Reg24[0]  ; clock      ; clock    ; None                        ; None                      ; 21.691 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.844 ns )                    ; UnidadeControle:UC|state.OVERFLOW   ; Banco_reg:BancoRegs|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 21.679 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.844 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg12[30] ; clock      ; clock    ; None                        ; None                      ; 21.686 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.844 ns )                    ; UnidadeControle:UC|state.ADDIULOAD  ; Banco_reg:BancoRegs|Reg4[30]  ; clock      ; clock    ; None                        ; None                      ; 21.686 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.842 ns )                    ; UnidadeControle:UC|state.JUMP       ; Banco_reg:BancoRegs|Reg12[0]  ; clock      ; clock    ; None                        ; None                      ; 21.643 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.842 ns )                    ; UnidadeControle:UC|state.OVERFLOW   ; Banco_reg:BancoRegs|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 21.678 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.840 ns )                    ; UnidadeControle:UC|state.LBUWBS     ; Banco_reg:BancoRegs|Reg31[0]  ; clock      ; clock    ; None                        ; None                      ; 21.653 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.838 ns )                    ; UnidadeControle:UC|state.LORS       ; Banco_reg:BancoRegs|Reg19[0]  ; clock      ; clock    ; None                        ; None                      ; 21.629 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                 ; To                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[10] ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[6]  ; MuxShiftAmount:MuxShamt|Selector4~1 ; clock      ; clock    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[9]  ; MuxShiftAmount:MuxShamt|Selector1~3 ; clock      ; clock    ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]               ; MuxShiftAmount:MuxShamt|Selector4~1 ; clock      ; clock    ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[8]  ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 2.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]               ; MuxShiftAmount:MuxShamt|Selector1~3 ; clock      ; clock    ; None                       ; None                       ; 2.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 2.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 2.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector4~1 ; clock      ; clock    ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector4~1 ; clock      ; clock    ; None                       ; None                       ; 3.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector4~1 ; clock      ; clock    ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector4~1 ; clock      ; clock    ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector1~3 ; clock      ; clock    ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[1]  ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector4~1 ; clock      ; clock    ; None                       ; None                       ; 4.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]               ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector1~3 ; clock      ; clock    ; None                       ; None                       ; 4.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]               ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]               ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector1~3 ; clock      ; clock    ; None                       ; None                       ; 4.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[1]  ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 3.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WAIT        ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 3.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector4~1 ; clock      ; clock    ; None                       ; None                       ; 4.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 4.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]               ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 3.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]               ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 3.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[3]  ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 3.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 4.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[7]  ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector1~3 ; clock      ; clock    ; None                       ; None                       ; 4.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.XOR         ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 3.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]               ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 3.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]               ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.XOR         ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 3.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORILOAD   ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 3.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 4.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector1~3 ; clock      ; clock    ; None                       ; None                       ; 4.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]               ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 4.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LHUWBS      ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WAIT        ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]               ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 4.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORI       ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 5.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BREAK       ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]               ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LW          ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORI       ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 5.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]               ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[0]  ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 4.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BUSCA       ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 5.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]               ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORILOAD   ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORI       ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDIWRITE   ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.DECODE      ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]               ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LHUWBS      ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WAIT        ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LBUMEM      ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector1~3 ; clock      ; clock    ; None                       ; None                       ; 5.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BUSCA       ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.XOR         ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.OPCODEERROR ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WAIT        ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 4.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDIUWRITE  ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LW          ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LHUWBS      ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDILOAD    ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BEQ         ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WRITE       ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORILOAD   ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LW          ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[1]  ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LHU         ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 5.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.OVERFLOW    ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.RTE         ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.XOR         ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 4.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDIWRITE   ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BUSCA       ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 5.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]               ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 5.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LORS        ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BREAK       ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SBMEM       ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BNE         ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LBUMEM      ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BUSCA       ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 4.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDI        ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORI       ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 4.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.JR          ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SH          ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BEQ         ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.DECODE      ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 4.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SLTI        ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.DECODE      ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDIUWRITE  ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.OVERFLOW    ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDIU       ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDILOAD    ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.JUMP        ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.OPCODEERROR ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LBUMEM      ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORI       ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LHU         ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LUI         ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]               ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDIWRITE   ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BNE         ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[0]  ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 4.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LHUMEM      ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BEQ         ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.RESET       ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LHU         ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WBS         ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.OPCODEERROR ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDI        ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SHMEM       ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LORS        ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[0]  ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 4.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDI        ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORILOAD   ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BREAK       ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LORS        ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SBMEM       ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.RESET       ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 5.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]               ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SHWRITE     ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDIWRITE   ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SBWRITE     ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WRITE       ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SXORIWRITE  ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDI        ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]               ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDI        ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SUBU        ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SLTILOAD    ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BNE         ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LHUWBS      ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDComp     ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LUI         ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 5.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]               ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 5.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BEQ         ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 5.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BREAK       ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SH          ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.OVERFLOW    ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.OVERFLOW    ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.RTE         ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LW          ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LBUWBS      ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.OPCODEERROR ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WAITLW      ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SUB         ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDIUWRITE  ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SLTI        ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.AND         ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SBMEM       ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.JUMP        ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 5.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDI        ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDILOAD    ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.RTE         ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 5.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDIU       ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDIU       ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SLT         ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WRITE       ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.RESET       ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WRITE       ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.DECODE      ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BNE         ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 5.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.BEQ         ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.JR          ; JALReg:SalvaPC|PCnext~0             ; clock      ; clock    ; None                       ; None                       ; 5.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.RTE         ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.SH          ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LHUMEM      ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.WBS         ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ANDI        ; JALReg:SalvaPC|PCnext~4             ; clock      ; clock    ; None                       ; None                       ; 5.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDComp     ; JALReg:SalvaPC|PCnext~1             ; clock      ; clock    ; None                       ; None                       ; 5.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.ADDILOAD    ; JALReg:SalvaPC|PCnext~3             ; clock      ; clock    ; None                       ; None                       ; 5.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:UC|state.LUI         ; JALReg:SalvaPC|PCnext~2             ; clock      ; clock    ; None                       ; None                       ; 5.505 ns                 ;
+------------------------------------------+--------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                 ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 30.168 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 30.167 ns  ; UnidadeControle:UC|state.LBU         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 30.142 ns  ; UnidadeControle:UC|state.RTE         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 30.126 ns  ; UnidadeControle:UC|state.ADDIULOAD   ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 30.122 ns  ; UnidadeControle:UC|state.SB          ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 30.111 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 30.104 ns  ; UnidadeControle:UC|state.ADDILOAD    ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 30.067 ns  ; UnidadeControle:UC|state.LBUWBS      ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 30.040 ns  ; UnidadeControle:UC|state.LUI         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 30.023 ns  ; UnidadeControle:UC|state.BREAK       ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.995 ns  ; UnidadeControle:UC|state.SBWRITE     ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.988 ns  ; UnidadeControle:UC|state.LORS        ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.957 ns  ; UnidadeControle:UC|state.SHWRITE     ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.944 ns  ; UnidadeControle:UC|state.RESET       ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.942 ns  ; UnidadeControle:UC|state.WAITLW      ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.909 ns  ; UnidadeControle:UC|state.SHMEM       ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.880 ns  ; UnidadeControle:UC|state.WBS         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.872 ns  ; UnidadeControle:UC|state.SLTILOAD    ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.867 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.866 ns  ; UnidadeControle:UC|state.LBU         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.865 ns  ; UnidadeControle:UC|state.LHUMEM      ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.865 ns  ; UnidadeControle:UC|state.ANDI        ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.865 ns  ; UnidadeControle:UC|state.JR          ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.864 ns  ; UnidadeControle:UC|state.ADDI        ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.863 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.849 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.841 ns  ; UnidadeControle:UC|state.RTE         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.835 ns  ; UnidadeControle:UC|state.ADDU        ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.825 ns  ; UnidadeControle:UC|state.ADDIULOAD   ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.821 ns  ; UnidadeControle:UC|state.SB          ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.815 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.810 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.808 ns  ; UnidadeControle:UC|state.WRITE       ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.803 ns  ; UnidadeControle:UC|state.ADDILOAD    ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.766 ns  ; UnidadeControle:UC|state.LBUWBS      ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.739 ns  ; UnidadeControle:UC|state.LUI         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.722 ns  ; UnidadeControle:UC|state.BREAK       ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.716 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.694 ns  ; UnidadeControle:UC|state.SBWRITE     ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.694 ns  ; UnidadeControle:UC|state.ADD         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.687 ns  ; UnidadeControle:UC|state.LORS        ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.679 ns  ; UnidadeControle:UC|state.SH          ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.669 ns  ; UnidadeControle:UC|state.AND         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.659 ns  ; UnidadeControle:UC|state.SUB         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.656 ns  ; UnidadeControle:UC|state.SHWRITE     ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.650 ns  ; UnidadeControle:UC|state.ADDIU       ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.643 ns  ; UnidadeControle:UC|state.RESET       ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.641 ns  ; UnidadeControle:UC|state.WAITLW      ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.618 ns  ; UnidadeControle:UC|state.SW          ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.609 ns  ; UnidadeControle:UC|state.SLTI        ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.608 ns  ; UnidadeControle:UC|state.SHMEM       ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.579 ns  ; UnidadeControle:UC|state.WBS         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.578 ns  ; UnidadeControle:UC|state.SBMEM       ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.574 ns  ; UnidadeControle:UC|state.SUBU        ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.571 ns  ; UnidadeControle:UC|state.SLTILOAD    ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.564 ns  ; UnidadeControle:UC|state.LHUMEM      ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.564 ns  ; UnidadeControle:UC|state.ANDI        ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.564 ns  ; UnidadeControle:UC|state.JR          ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.563 ns  ; UnidadeControle:UC|state.ADDI        ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.562 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.548 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.534 ns  ; UnidadeControle:UC|state.ADDU        ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.514 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.507 ns  ; UnidadeControle:UC|state.WRITE       ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.470 ns  ; UnidadeControle:UC|state.SXORI       ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.469 ns  ; UnidadeControle:UC|state.DECODE      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.468 ns  ; UnidadeControle:UC|state.LBU         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.463 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.447 ns  ; UnidadeControle:UC|state.SLT         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.443 ns  ; UnidadeControle:UC|state.RTE         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.427 ns  ; UnidadeControle:UC|state.ADDIULOAD   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.423 ns  ; UnidadeControle:UC|state.SB          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.415 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.412 ns  ; UnidadeControle:UC|state.JUMP        ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.405 ns  ; UnidadeControle:UC|state.ADDILOAD    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.393 ns  ; UnidadeControle:UC|state.ADD         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.378 ns  ; UnidadeControle:UC|state.SH          ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.368 ns  ; UnidadeControle:UC|state.LBUWBS      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.368 ns  ; UnidadeControle:UC|state.AND         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.363 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.358 ns  ; UnidadeControle:UC|state.SUB         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.349 ns  ; UnidadeControle:UC|state.ADDIU       ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.341 ns  ; UnidadeControle:UC|state.LUI         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.338 ns  ; UnidadeControle:UC|state.LHU         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.324 ns  ; UnidadeControle:UC|state.BREAK       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.317 ns  ; UnidadeControle:UC|state.SW          ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.317 ns  ; UnidadeControle:UC|state.ADDComp     ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.308 ns  ; UnidadeControle:UC|state.SLTI        ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.301 ns  ; UnidadeControle:UC|state.ANDILOAD    ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.296 ns  ; UnidadeControle:UC|state.SBWRITE     ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.289 ns  ; UnidadeControle:UC|state.LORS        ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.285 ns  ; UnidadeControle:UC|state.LBUMEM      ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.283 ns  ; UnidadeControle:UC|state.XOR         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.277 ns  ; UnidadeControle:UC|state.SBMEM       ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.273 ns  ; UnidadeControle:UC|state.SUBU        ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.258 ns  ; UnidadeControle:UC|state.SHWRITE     ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.257 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.245 ns  ; UnidadeControle:UC|state.RESET       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.243 ns  ; UnidadeControle:UC|state.WAITLW      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.210 ns  ; UnidadeControle:UC|state.SHMEM       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.181 ns  ; UnidadeControle:UC|state.WBS         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.173 ns  ; UnidadeControle:UC|state.SLTILOAD    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.169 ns  ; UnidadeControle:UC|state.SXORI       ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.166 ns  ; UnidadeControle:UC|state.LHUMEM      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.166 ns  ; UnidadeControle:UC|state.ANDI        ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.166 ns  ; UnidadeControle:UC|state.JR          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.165 ns  ; UnidadeControle:UC|state.ADDI        ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.164 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.162 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.159 ns  ; UnidadeControle:UC|state.BNE         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.150 ns  ; UnidadeControle:UC|state.OVERFLOW    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.146 ns  ; UnidadeControle:UC|state.SLT         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.136 ns  ; UnidadeControle:UC|state.ADDU        ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.116 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.109 ns  ; UnidadeControle:UC|state.WRITE       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.062 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.037 ns  ; UnidadeControle:UC|state.LHU         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.017 ns  ; UnidadeControle:UC|state.OPCODEERROR ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 29.017 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.016 ns  ; UnidadeControle:UC|state.ADDComp     ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 29.007 ns  ; UnidadeControle:UC|state.BEQ         ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 29.000 ns  ; UnidadeControle:UC|state.ANDILOAD    ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.995 ns  ; UnidadeControle:UC|state.ADD         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.984 ns  ; UnidadeControle:UC|state.LBUMEM      ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.982 ns  ; UnidadeControle:UC|state.XOR         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.980 ns  ; UnidadeControle:UC|state.SH          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.970 ns  ; UnidadeControle:UC|state.AND         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.960 ns  ; UnidadeControle:UC|state.SUB         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.956 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.951 ns  ; UnidadeControle:UC|state.ADDIU       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.924 ns  ; UnidadeControle:UC|state.LW          ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 28.922 ns  ; UnidadeControle:UC|state.DECODE      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.921 ns  ; UnidadeControle:UC|state.LBU         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.919 ns  ; UnidadeControle:UC|state.SW          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.910 ns  ; UnidadeControle:UC|state.SLTI        ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.896 ns  ; UnidadeControle:UC|state.RTE         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.888 ns  ; UnidadeControle:UC|state.LHUWBS      ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 28.880 ns  ; UnidadeControle:UC|state.ADDIULOAD   ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.879 ns  ; UnidadeControle:UC|state.SBMEM       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.876 ns  ; UnidadeControle:UC|state.SB          ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.875 ns  ; UnidadeControle:UC|state.SUBU        ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.865 ns  ; UnidadeControle:UC|state.JUMP        ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.858 ns  ; UnidadeControle:UC|state.ADDILOAD    ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.858 ns  ; UnidadeControle:UC|state.BNE         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.821 ns  ; UnidadeControle:UC|state.LBUWBS      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.809 ns  ; Registrador:B|Saida[0]               ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 28.794 ns  ; UnidadeControle:UC|state.LUI         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.777 ns  ; UnidadeControle:UC|state.BREAK       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.771 ns  ; UnidadeControle:UC|state.SXORI       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.764 ns  ; UnidadeControle:UC|state.BUSCA       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.749 ns  ; UnidadeControle:UC|state.SBWRITE     ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.748 ns  ; UnidadeControle:UC|state.SLT         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.742 ns  ; UnidadeControle:UC|state.LORS        ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.716 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.711 ns  ; UnidadeControle:UC|state.SHWRITE     ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.706 ns  ; UnidadeControle:UC|state.BEQ         ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.698 ns  ; UnidadeControle:UC|state.RESET       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.696 ns  ; UnidadeControle:UC|state.WAITLW      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.664 ns  ; UnidadeControle:UC|state.WAIT        ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.663 ns  ; UnidadeControle:UC|state.SHMEM       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.639 ns  ; UnidadeControle:UC|state.LHU         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.634 ns  ; UnidadeControle:UC|state.WBS         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.626 ns  ; UnidadeControle:UC|state.SLTILOAD    ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.623 ns  ; UnidadeControle:UC|state.LW          ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.619 ns  ; UnidadeControle:UC|state.LHUMEM      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.619 ns  ; UnidadeControle:UC|state.ANDI        ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.619 ns  ; UnidadeControle:UC|state.JR          ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.618 ns  ; UnidadeControle:UC|state.ADDComp     ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.618 ns  ; UnidadeControle:UC|state.ADDI        ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.617 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.613 ns  ; UnidadeControle:UC|state.SXORILOAD   ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 28.603 ns  ; UnidadeControle:UC|state.OVERFLOW    ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.602 ns  ; UnidadeControle:UC|state.ANDILOAD    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.601 ns  ; Registrador:B|Saida[1]               ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 28.591 ns  ; UnidadeControle:UC|state.DECODE      ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 28.590 ns  ; UnidadeControle:UC|state.LBU         ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 28.589 ns  ; UnidadeControle:UC|state.ADDU        ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.587 ns  ; UnidadeControle:UC|state.LHUWBS      ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.586 ns  ; UnidadeControle:UC|state.LBUMEM      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.584 ns  ; UnidadeControle:UC|state.XOR         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.579 ns  ; Instr_Reg:RegInstrucao|Instr15_0[0]  ; Alu[30]          ; clock      ;
; N/A                                     ; None                                                ; 28.569 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.565 ns  ; UnidadeControle:UC|state.RTE         ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 28.562 ns  ; UnidadeControle:UC|state.WRITE       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.558 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 28.549 ns  ; UnidadeControle:UC|state.ADDIULOAD   ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 28.548 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[28]          ; clock      ;
; N/A                                     ; None                                                ; 28.547 ns  ; UnidadeControle:UC|state.LBU         ; Alu[28]          ; clock      ;
; N/A                                     ; None                                                ; 28.545 ns  ; UnidadeControle:UC|state.SB          ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 28.534 ns  ; UnidadeControle:UC|state.JUMP        ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 28.527 ns  ; UnidadeControle:UC|state.ADDILOAD    ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 28.522 ns  ; UnidadeControle:UC|state.RTE         ; Alu[28]          ; clock      ;
; N/A                                     ; None                                                ; 28.508 ns  ; Registrador:B|Saida[0]               ; Alu[31]          ; clock      ;
; N/A                                     ; None                                                ; 28.506 ns  ; UnidadeControle:UC|state.ADDIULOAD   ; Alu[28]          ; clock      ;
; N/A                                     ; None                                                ; 28.502 ns  ; UnidadeControle:UC|state.SB          ; Alu[28]          ; clock      ;
; N/A                                     ; None                                                ; 28.491 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[28]          ; clock      ;
; N/A                                     ; None                                                ; 28.490 ns  ; UnidadeControle:UC|state.LBUWBS      ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 28.484 ns  ; UnidadeControle:UC|state.ADDILOAD    ; Alu[28]          ; clock      ;
; N/A                                     ; None                                                ; 28.470 ns  ; UnidadeControle:UC|state.OPCODEERROR ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 28.470 ns  ; UnidadeControle:UC|state.DECODE      ; WriteDataReg[0]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                      ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 05 09:28:54 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "JALReg:SalvaPC|PCnext~0" is a latch
    Warning: Node "JALReg:SalvaPC|PCnext~1" is a latch
    Warning: Node "JALReg:SalvaPC|PCnext~2" is a latch
    Warning: Node "JALReg:SalvaPC|PCnext~3" is a latch
    Warning: Node "JALReg:SalvaPC|PCnext~4" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector0~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector2~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector1~3" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector3~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector4~1" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~26"
    Warning: Node "JALReg:SalvaPC|PCnext~25"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~24"
    Warning: Node "JALReg:SalvaPC|PCnext~23"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~22"
    Warning: Node "JALReg:SalvaPC|PCnext~21"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~20"
    Warning: Node "JALReg:SalvaPC|PCnext~19"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~18"
    Warning: Node "JALReg:SalvaPC|PCnext~17"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~16"
    Warning: Node "JALReg:SalvaPC|PCnext~15"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~14"
    Warning: Node "JALReg:SalvaPC|PCnext~13"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~12"
    Warning: Node "JALReg:SalvaPC|PCnext~11"
Warning: Found combinational loop of 3 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~62"
    Warning: Node "JALReg:SalvaPC|PCnext~60"
    Warning: Node "JALReg:SalvaPC|PCnext~61"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~59"
    Warning: Node "JALReg:SalvaPC|PCnext~58"
Warning: Found combinational loop of 3 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~57"
    Warning: Node "JALReg:SalvaPC|PCnext~55"
    Warning: Node "JALReg:SalvaPC|PCnext~56"
Warning: Found combinational loop of 3 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~54"
    Warning: Node "JALReg:SalvaPC|PCnext~52"
    Warning: Node "JALReg:SalvaPC|PCnext~53"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~51"
    Warning: Node "JALReg:SalvaPC|PCnext~50"
Warning: Found combinational loop of 3 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~49"
    Warning: Node "JALReg:SalvaPC|PCnext~47"
    Warning: Node "JALReg:SalvaPC|PCnext~48"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~46"
    Warning: Node "JALReg:SalvaPC|PCnext~45"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~44"
    Warning: Node "JALReg:SalvaPC|PCnext~43"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~42"
    Warning: Node "JALReg:SalvaPC|PCnext~41"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~40"
    Warning: Node "JALReg:SalvaPC|PCnext~39"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~38"
    Warning: Node "JALReg:SalvaPC|PCnext~37"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~36"
    Warning: Node "JALReg:SalvaPC|PCnext~35"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~34"
    Warning: Node "JALReg:SalvaPC|PCnext~33"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~32"
    Warning: Node "JALReg:SalvaPC|PCnext~31"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~30"
    Warning: Node "JALReg:SalvaPC|PCnext~29"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~28"
    Warning: Node "JALReg:SalvaPC|PCnext~27"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~10"
    Warning: Node "JALReg:SalvaPC|PCnext~9"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~8"
    Warning: Node "JALReg:SalvaPC|PCnext~7"
Warning: Found combinational loop of 2 nodes
    Warning: Node "JALReg:SalvaPC|PCnext~6"
    Warning: Node "JALReg:SalvaPC|PCnext~5"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxShiftAmount:MuxShamt|Selector1~0" as buffer
    Info: Detected gated clock "MuxShiftAmount:MuxShamt|Selector1~1" as buffer
    Info: Detected gated clock "UnidadeControle:UC|Decoder0~0" as buffer
    Info: Detected gated clock "UnidadeControle:UC|Decoder0~1" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr31_26[3]" as buffer
Info: Clock "clock" has Internal fmax of 22.48 MHz between source register "UnidadeControle:UC|state.DECODE" and destination register "Banco_reg:BancoRegs|Reg29[30]" (period= 44.482 ns)
    Info: + Longest register to register delay is 21.993 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y28_N3; Fanout = 11; REG Node = 'UnidadeControle:UC|state.DECODE'
        Info: 2: + IC(0.749 ns) + CELL(0.376 ns) = 1.125 ns; Loc. = LCCOMB_X41_Y28_N24; Fanout = 35; COMB Node = 'UnidadeControle:UC|WideOr12~1'
        Info: 3: + IC(0.288 ns) + CELL(0.438 ns) = 1.851 ns; Loc. = LCCOMB_X41_Y28_N6; Fanout = 32; COMB Node = 'UnidadeControle:UC|WideOr12'
        Info: 4: + IC(1.664 ns) + CELL(0.275 ns) = 3.790 ns; Loc. = LCCOMB_X41_Y28_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~0'
        Info: 5: + IC(0.722 ns) + CELL(0.150 ns) = 4.662 ns; Loc. = LCCOMB_X42_Y29_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[1]~1'
        Info: 6: + IC(0.266 ns) + CELL(0.271 ns) = 5.199 ns; Loc. = LCCOMB_X42_Y29_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~2'
        Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 5.602 ns; Loc. = LCCOMB_X42_Y29_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 8: + IC(0.265 ns) + CELL(0.271 ns) = 6.138 ns; Loc. = LCCOMB_X42_Y29_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~4'
        Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 6.544 ns; Loc. = LCCOMB_X42_Y29_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 10: + IC(0.262 ns) + CELL(0.271 ns) = 7.077 ns; Loc. = LCCOMB_X42_Y29_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~6'
        Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 7.481 ns; Loc. = LCCOMB_X42_Y29_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 12: + IC(0.255 ns) + CELL(0.150 ns) = 7.886 ns; Loc. = LCCOMB_X42_Y29_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~8'
        Info: 13: + IC(0.252 ns) + CELL(0.150 ns) = 8.288 ns; Loc. = LCCOMB_X42_Y29_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[9]~9'
        Info: 14: + IC(0.250 ns) + CELL(0.150 ns) = 8.688 ns; Loc. = LCCOMB_X42_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~10'
        Info: 15: + IC(0.255 ns) + CELL(0.150 ns) = 9.093 ns; Loc. = LCCOMB_X42_Y29_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 16: + IC(0.253 ns) + CELL(0.150 ns) = 9.496 ns; Loc. = LCCOMB_X42_Y29_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~12'
        Info: 17: + IC(0.254 ns) + CELL(0.150 ns) = 9.900 ns; Loc. = LCCOMB_X42_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[13]~13'
        Info: 18: + IC(0.260 ns) + CELL(0.275 ns) = 10.435 ns; Loc. = LCCOMB_X42_Y29_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~14'
        Info: 19: + IC(1.186 ns) + CELL(0.150 ns) = 11.771 ns; Loc. = LCCOMB_X51_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 20: + IC(0.255 ns) + CELL(0.275 ns) = 12.301 ns; Loc. = LCCOMB_X51_Y29_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~16'
        Info: 21: + IC(0.250 ns) + CELL(0.150 ns) = 12.701 ns; Loc. = LCCOMB_X51_Y29_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[17]~17'
        Info: 22: + IC(0.263 ns) + CELL(0.275 ns) = 13.239 ns; Loc. = LCCOMB_X51_Y29_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~18'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 13.643 ns; Loc. = LCCOMB_X51_Y29_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[19]~19'
        Info: 24: + IC(0.264 ns) + CELL(0.275 ns) = 14.182 ns; Loc. = LCCOMB_X51_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~20'
        Info: 25: + IC(0.255 ns) + CELL(0.150 ns) = 14.587 ns; Loc. = LCCOMB_X51_Y29_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[21]~21'
        Info: 26: + IC(0.253 ns) + CELL(0.150 ns) = 14.990 ns; Loc. = LCCOMB_X51_Y29_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~22'
        Info: 27: + IC(0.249 ns) + CELL(0.150 ns) = 15.389 ns; Loc. = LCCOMB_X51_Y29_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[23]~23'
        Info: 28: + IC(0.263 ns) + CELL(0.275 ns) = 15.927 ns; Loc. = LCCOMB_X51_Y29_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~24'
        Info: 29: + IC(0.254 ns) + CELL(0.150 ns) = 16.331 ns; Loc. = LCCOMB_X51_Y29_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~25'
        Info: 30: + IC(0.254 ns) + CELL(0.150 ns) = 16.735 ns; Loc. = LCCOMB_X51_Y29_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~26'
        Info: 31: + IC(0.253 ns) + CELL(0.150 ns) = 17.138 ns; Loc. = LCCOMB_X51_Y29_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~27'
        Info: 32: + IC(0.253 ns) + CELL(0.150 ns) = 17.541 ns; Loc. = LCCOMB_X51_Y29_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[28]~28'
        Info: 33: + IC(0.768 ns) + CELL(0.150 ns) = 18.459 ns; Loc. = LCCOMB_X52_Y33_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~29'
        Info: 34: + IC(0.255 ns) + CELL(0.150 ns) = 18.864 ns; Loc. = LCCOMB_X52_Y33_N10; Fanout = 3; COMB Node = 'Ula32:ULA|Mux1~0'
        Info: 35: + IC(0.000 ns) + CELL(1.059 ns) = 19.923 ns; Loc. = LCCOMB_X51_Y30_N28; Fanout = 2; COMB LOOP Node = 'JALReg:SalvaPC|PCnext~59'
            Info: Loc. = LCCOMB_X51_Y30_N28; Node "JALReg:SalvaPC|PCnext~59"
            Info: Loc. = LCCOMB_X51_Y30_N18; Node "JALReg:SalvaPC|PCnext~58"
        Info: 36: + IC(0.254 ns) + CELL(0.150 ns) = 20.327 ns; Loc. = LCCOMB_X51_Y30_N10; Fanout = 33; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux1~3'
        Info: 37: + IC(1.300 ns) + CELL(0.366 ns) = 21.993 ns; Loc. = LCFF_X45_Y34_N13; Fanout = 2; REG Node = 'Banco_reg:BancoRegs|Reg29[30]'
        Info: Total cell delay = 8.152 ns ( 37.07 % )
        Info: Total interconnect delay = 13.841 ns ( 62.93 % )
    Info: - Smallest clock skew is -0.034 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.865 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 13; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1400; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.865 ns; Loc. = LCFF_X45_Y34_N13; Fanout = 2; REG Node = 'Banco_reg:BancoRegs|Reg29[30]'
            Info: Total cell delay = 1.526 ns ( 53.26 % )
            Info: Total interconnect delay = 1.339 ns ( 46.74 % )
        Info: - Longest clock path from clock "clock" to source register is 2.899 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 13; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1400; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y28_N3; Fanout = 11; REG Node = 'UnidadeControle:UC|state.DECODE'
            Info: Total cell delay = 1.526 ns ( 52.64 % )
            Info: Total interconnect delay = 1.373 ns ( 47.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 194 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Instr_Reg:RegInstrucao|Instr15_0[10]" and destination pin or register "MuxShiftAmount:MuxShamt|Selector0~1" for clock "clock" (Hold time is 4.443 ns)
    Info: + Largest clock skew is 6.621 ns
        Info: + Longest clock path from clock "clock" to destination register is 9.510 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 13; CLK Node = 'clock'
            Info: 2: + IC(1.522 ns) + CELL(0.787 ns) = 3.298 ns; Loc. = LCFF_X41_Y29_N17; Fanout = 18; REG Node = 'Instr_Reg:RegInstrucao|Instr15_0[1]'
            Info: 3: + IC(1.366 ns) + CELL(0.150 ns) = 4.814 ns; Loc. = LCCOMB_X42_Y28_N0; Fanout = 1; COMB Node = 'MuxShiftAmount:MuxShamt|Selector1~0'
            Info: 4: + IC(0.677 ns) + CELL(0.438 ns) = 5.929 ns; Loc. = LCCOMB_X41_Y29_N14; Fanout = 1; COMB Node = 'MuxShiftAmount:MuxShamt|Selector1~1'
            Info: 5: + IC(1.848 ns) + CELL(0.000 ns) = 7.777 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'MuxShiftAmount:MuxShamt|Selector1~1clkctrl'
            Info: 6: + IC(1.583 ns) + CELL(0.150 ns) = 9.510 ns; Loc. = LCCOMB_X38_Y26_N8; Fanout = 34; REG Node = 'MuxShiftAmount:MuxShamt|Selector0~1'
            Info: Total cell delay = 2.514 ns ( 26.44 % )
            Info: Total interconnect delay = 6.996 ns ( 73.56 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.889 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 13; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1400; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 2.889 ns; Loc. = LCFF_X41_Y30_N19; Fanout = 4; REG Node = 'Instr_Reg:RegInstrucao|Instr15_0[10]'
            Info: Total cell delay = 1.526 ns ( 52.82 % )
            Info: Total interconnect delay = 1.363 ns ( 47.18 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.928 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y30_N19; Fanout = 4; REG Node = 'Instr_Reg:RegInstrucao|Instr15_0[10]'
        Info: 2: + IC(0.343 ns) + CELL(0.150 ns) = 0.493 ns; Loc. = LCCOMB_X41_Y30_N6; Fanout = 1; COMB Node = 'MuxShiftAmount:MuxShamt|Selector0~0'
        Info: 3: + IC(1.015 ns) + CELL(0.420 ns) = 1.928 ns; Loc. = LCCOMB_X38_Y26_N8; Fanout = 34; REG Node = 'MuxShiftAmount:MuxShamt|Selector0~1'
        Info: Total cell delay = 0.570 ns ( 29.56 % )
        Info: Total interconnect delay = 1.358 ns ( 70.44 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clock" to destination pin "Alu[30]" through register "UnidadeControle:UC|state.DECODE" is 30.168 ns
    Info: + Longest clock path from clock "clock" to source register is 2.899 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 13; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1400; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y28_N3; Fanout = 11; REG Node = 'UnidadeControle:UC|state.DECODE'
        Info: Total cell delay = 1.526 ns ( 52.64 % )
        Info: Total interconnect delay = 1.373 ns ( 47.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 27.019 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y28_N3; Fanout = 11; REG Node = 'UnidadeControle:UC|state.DECODE'
        Info: 2: + IC(0.749 ns) + CELL(0.376 ns) = 1.125 ns; Loc. = LCCOMB_X41_Y28_N24; Fanout = 35; COMB Node = 'UnidadeControle:UC|WideOr12~1'
        Info: 3: + IC(0.288 ns) + CELL(0.438 ns) = 1.851 ns; Loc. = LCCOMB_X41_Y28_N6; Fanout = 32; COMB Node = 'UnidadeControle:UC|WideOr12'
        Info: 4: + IC(1.664 ns) + CELL(0.275 ns) = 3.790 ns; Loc. = LCCOMB_X41_Y28_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~0'
        Info: 5: + IC(0.722 ns) + CELL(0.150 ns) = 4.662 ns; Loc. = LCCOMB_X42_Y29_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[1]~1'
        Info: 6: + IC(0.266 ns) + CELL(0.271 ns) = 5.199 ns; Loc. = LCCOMB_X42_Y29_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~2'
        Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 5.602 ns; Loc. = LCCOMB_X42_Y29_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 8: + IC(0.265 ns) + CELL(0.271 ns) = 6.138 ns; Loc. = LCCOMB_X42_Y29_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~4'
        Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 6.544 ns; Loc. = LCCOMB_X42_Y29_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 10: + IC(0.262 ns) + CELL(0.271 ns) = 7.077 ns; Loc. = LCCOMB_X42_Y29_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~6'
        Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 7.481 ns; Loc. = LCCOMB_X42_Y29_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 12: + IC(0.255 ns) + CELL(0.150 ns) = 7.886 ns; Loc. = LCCOMB_X42_Y29_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~8'
        Info: 13: + IC(0.252 ns) + CELL(0.150 ns) = 8.288 ns; Loc. = LCCOMB_X42_Y29_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[9]~9'
        Info: 14: + IC(0.250 ns) + CELL(0.150 ns) = 8.688 ns; Loc. = LCCOMB_X42_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~10'
        Info: 15: + IC(0.255 ns) + CELL(0.150 ns) = 9.093 ns; Loc. = LCCOMB_X42_Y29_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 16: + IC(0.253 ns) + CELL(0.150 ns) = 9.496 ns; Loc. = LCCOMB_X42_Y29_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~12'
        Info: 17: + IC(0.254 ns) + CELL(0.150 ns) = 9.900 ns; Loc. = LCCOMB_X42_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[13]~13'
        Info: 18: + IC(0.260 ns) + CELL(0.275 ns) = 10.435 ns; Loc. = LCCOMB_X42_Y29_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~14'
        Info: 19: + IC(1.186 ns) + CELL(0.150 ns) = 11.771 ns; Loc. = LCCOMB_X51_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 20: + IC(0.255 ns) + CELL(0.275 ns) = 12.301 ns; Loc. = LCCOMB_X51_Y29_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~16'
        Info: 21: + IC(0.250 ns) + CELL(0.150 ns) = 12.701 ns; Loc. = LCCOMB_X51_Y29_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[17]~17'
        Info: 22: + IC(0.263 ns) + CELL(0.275 ns) = 13.239 ns; Loc. = LCCOMB_X51_Y29_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~18'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 13.643 ns; Loc. = LCCOMB_X51_Y29_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[19]~19'
        Info: 24: + IC(0.264 ns) + CELL(0.275 ns) = 14.182 ns; Loc. = LCCOMB_X51_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~20'
        Info: 25: + IC(0.255 ns) + CELL(0.150 ns) = 14.587 ns; Loc. = LCCOMB_X51_Y29_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[21]~21'
        Info: 26: + IC(0.253 ns) + CELL(0.150 ns) = 14.990 ns; Loc. = LCCOMB_X51_Y29_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~22'
        Info: 27: + IC(0.249 ns) + CELL(0.150 ns) = 15.389 ns; Loc. = LCCOMB_X51_Y29_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[23]~23'
        Info: 28: + IC(0.263 ns) + CELL(0.275 ns) = 15.927 ns; Loc. = LCCOMB_X51_Y29_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~24'
        Info: 29: + IC(0.254 ns) + CELL(0.150 ns) = 16.331 ns; Loc. = LCCOMB_X51_Y29_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~25'
        Info: 30: + IC(0.254 ns) + CELL(0.150 ns) = 16.735 ns; Loc. = LCCOMB_X51_Y29_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~26'
        Info: 31: + IC(0.253 ns) + CELL(0.150 ns) = 17.138 ns; Loc. = LCCOMB_X51_Y29_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~27'
        Info: 32: + IC(0.253 ns) + CELL(0.150 ns) = 17.541 ns; Loc. = LCCOMB_X51_Y29_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[28]~28'
        Info: 33: + IC(0.768 ns) + CELL(0.150 ns) = 18.459 ns; Loc. = LCCOMB_X52_Y33_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~29'
        Info: 34: + IC(0.255 ns) + CELL(0.150 ns) = 18.864 ns; Loc. = LCCOMB_X52_Y33_N10; Fanout = 3; COMB Node = 'Ula32:ULA|Mux1~0'
        Info: 35: + IC(0.785 ns) + CELL(0.420 ns) = 20.069 ns; Loc. = LCCOMB_X51_Y30_N2; Fanout = 2; COMB Node = 'Ula32:ULA|Mux1~3'
        Info: 36: + IC(4.192 ns) + CELL(2.758 ns) = 27.019 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'Alu[30]'
        Info: Total cell delay = 9.755 ns ( 36.10 % )
        Info: Total interconnect delay = 17.264 ns ( 63.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Sat May 05 09:28:56 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


