Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 00:30:17 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.286        0.000                      0                 1076        0.024        0.000                      0                 1076        3.750        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.286        0.000                      0                 1072        0.024        0.000                      0                 1072        3.750        0.000                       0                   420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.402        0.000                      0                    4        1.042        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 2.901ns (31.816%)  route 6.217ns (68.184%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.727     9.463    L_reg/M_sm_ra1[2]
    SLICE_X50Y91         MUXF7 (Prop_muxf7_S_O)       0.292     9.755 r  L_reg/ram_reg_i_30/O
                         net (fo=9, routed)           0.978    10.733    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.297    11.030 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    11.030    alum/ram_reg_i_34_2[2]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.428 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.428    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.762 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.658    12.420    alum/data1[9]
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.303    12.723 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.151    12.875    sm/D_registers_q_reg[7][9]_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.999 r  sm/ram_reg_i_25/O
                         net (fo=3, routed)           0.335    13.334    display/ram_reg_6
    SLICE_X46Y94         LUT5 (Prop_lut5_I3_O)        0.124    13.458 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.801    14.259    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 2.785ns (30.622%)  route 6.310ns (69.378%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.727     9.463    L_reg/M_sm_ra1[2]
    SLICE_X50Y91         MUXF7 (Prop_muxf7_S_O)       0.292     9.755 r  L_reg/ram_reg_i_30/O
                         net (fo=9, routed)           0.978    10.733    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.297    11.030 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    11.030    alum/ram_reg_i_34_2[2]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.428 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.428    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.650 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.571    12.221    alum/data1[8]
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.299    12.520 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.401    12.921    sm/D_registers_q_reg[7][8]_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.045 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.426    13.472    display/ram_reg_8
    SLICE_X53Y94         LUT5 (Prop_lut5_I3_O)        0.124    13.596 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.640    14.236    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 2.785ns (30.719%)  route 6.281ns (69.281%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.727     9.463    L_reg/M_sm_ra1[2]
    SLICE_X50Y91         MUXF7 (Prop_muxf7_S_O)       0.292     9.755 r  L_reg/ram_reg_i_30/O
                         net (fo=9, routed)           0.978    10.733    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.297    11.030 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    11.030    alum/ram_reg_i_34_2[2]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.428 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.428    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.650 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.571    12.221    alum/data1[8]
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.299    12.520 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.401    12.921    sm/D_registers_q_reg[7][8]_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.045 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.288    13.334    display/ram_reg_8
    SLICE_X53Y94         LUT5 (Prop_lut5_I3_O)        0.124    13.458 r  display/ram_reg_i_5/O
                         net (fo=1, routed)           0.750    14.207    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.207    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 2.006ns (21.125%)  route 7.490ns (78.875%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.863     9.599    sm/M_sm_ra1[2]
    SLICE_X53Y88         LUT6 (Prop_lut6_I2_O)        0.124     9.723 r  sm/ram_reg_i_42/O
                         net (fo=20, routed)          0.969    10.692    sm/ram_reg_i_36_0[0]
    SLICE_X56Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.816 f  sm/D_states_q[7]_i_35/O
                         net (fo=8, routed)           0.952    11.769    sm/D_ctr_q_reg[10]
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.149    11.918 f  sm/D_states_q[2]_i_28/O
                         net (fo=2, routed)           0.308    12.225    sm/D_states_q[2]_i_28_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.332    12.557 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.635    13.192    sm/D_states_q[2]_i_19_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.316 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.682    13.999    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.123 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.514    14.637    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X48Y88         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.438    14.842    sm/clk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.081    14.984    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 2.785ns (29.285%)  route 6.725ns (70.715%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.727     9.463    L_reg/M_sm_ra1[2]
    SLICE_X50Y91         MUXF7 (Prop_muxf7_S_O)       0.292     9.755 r  L_reg/ram_reg_i_30/O
                         net (fo=9, routed)           0.978    10.733    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.297    11.030 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    11.030    alum/ram_reg_i_34_2[2]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.428 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.428    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.650 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.571    12.221    alum/data1[8]
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.299    12.520 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.401    12.921    sm/D_registers_q_reg[7][8]_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.045 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.691    13.736    sm/ram_reg_i_17_4
    SLICE_X45Y92         LUT4 (Prop_lut4_I3_O)        0.124    13.860 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.791    14.651    L_reg/D[8]
    SLICE_X44Y91         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.437    14.841    L_reg/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.062    15.002    L_reg/D_registers_q_reg[3][8]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 2.883ns (31.848%)  route 6.169ns (68.152%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.727     9.463    L_reg/M_sm_ra1[2]
    SLICE_X50Y91         MUXF7 (Prop_muxf7_S_O)       0.292     9.755 r  L_reg/ram_reg_i_30/O
                         net (fo=9, routed)           0.978    10.733    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.297    11.030 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    11.030    alum/ram_reg_i_34_2[2]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.428 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.428    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.741 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.469    12.210    alum/data1[11]
    SLICE_X48Y95         LUT3 (Prop_lut3_I0_O)        0.306    12.516 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.387    12.903    sm/D_registers_q_reg[7][11]_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.027 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.372    13.400    display/ram_reg_2
    SLICE_X46Y95         LUT5 (Prop_lut5_I3_O)        0.124    13.524 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.670    14.193    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 2.676ns (28.199%)  route 6.814ns (71.801%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.863     9.599    sm/M_sm_ra1[2]
    SLICE_X53Y88         LUT6 (Prop_lut6_I2_O)        0.124     9.723 r  sm/ram_reg_i_42/O
                         net (fo=20, routed)          0.875    10.598    sm/ram_reg_i_36_0[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.722 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.722    alum/S[0]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.254 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.254    alum/out_sig0_carry_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.567 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.455    12.022    alum/data0[7]
    SLICE_X50Y95         LUT3 (Prop_lut3_I2_O)        0.306    12.328 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.312    12.640    sm/D_registers_q_reg[7][7]_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.764 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.846    13.610    sm/ram_reg_i_17_5
    SLICE_X44Y92         LUT4 (Prop_lut4_I3_O)        0.124    13.734 r  sm/D_registers_q[7][7]_i_1/O
                         net (fo=8, routed)           0.897    14.631    L_reg/D[7]
    SLICE_X48Y92         FDRE                                         r  L_reg/D_registers_q_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.440    14.844    L_reg/clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  L_reg/D_registers_q_reg[5][7]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)       -0.061    15.006    L_reg/D_registers_q_reg[5][7]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.631    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 2.188ns (23.483%)  route 7.129ns (76.517%))
  Logic Levels:           9  (LUT2=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.810     9.546    L_reg/M_sm_ra1[2]
    SLICE_X53Y93         MUXF7 (Prop_muxf7_S_O)       0.276     9.822 r  L_reg/ram_reg_i_20/O
                         net (fo=9, routed)           0.988    10.810    L_reg/D_registers_q_reg[3][11]_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I1_O)        0.299    11.109 f  L_reg/D_states_q[3]_i_28/O
                         net (fo=4, routed)           0.696    11.806    L_reg/ram_reg_i_26_0
    SLICE_X53Y87         LUT2 (Prop_lut2_I1_O)        0.124    11.930 r  L_reg/D_states_q[3]_i_12/O
                         net (fo=3, routed)           0.631    12.561    sm/D_states_q_reg[3]_rep__1_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.685 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.749    13.434    sm/D_states_q[1]_i_4_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    13.558 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    13.558    sm/D_states_q[1]_i_2_n_0
    SLICE_X53Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    13.770 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.688    14.458    sm/D_states_d__0[1]
    SLICE_X51Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X51Y91         FDRE (Setup_fdre_C_D)       -0.242    14.840    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 2.006ns (21.171%)  route 7.469ns (78.829%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.863     9.599    sm/M_sm_ra1[2]
    SLICE_X53Y88         LUT6 (Prop_lut6_I2_O)        0.124     9.723 r  sm/ram_reg_i_42/O
                         net (fo=20, routed)          0.969    10.692    sm/ram_reg_i_36_0[0]
    SLICE_X56Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.816 f  sm/D_states_q[7]_i_35/O
                         net (fo=8, routed)           0.952    11.769    sm/D_ctr_q_reg[10]
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.149    11.918 f  sm/D_states_q[2]_i_28/O
                         net (fo=2, routed)           0.308    12.225    sm/D_states_q[2]_i_28_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.332    12.557 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.635    13.192    sm/D_states_q[2]_i_19_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.316 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.679    13.996    sm/D_states_q[2]_i_6_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    14.120 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.497    14.616    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X53Y89         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.440    14.844    sm/clk_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)       -0.061    15.020    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 2.813ns (31.262%)  route 6.185ns (68.738%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.994     6.591    sm/D_states_q[4]
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.117     6.708 r  sm/out_sig0_carry_i_36/O
                         net (fo=3, routed)           0.595     7.303    sm/out_sig0_carry_i_36_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.332     7.635 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.977     8.612    sm/out_sig0_carry_i_21_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.736 r  sm/out_sig0_carry_i_10/O
                         net (fo=36, routed)          0.820     9.555    L_reg/M_sm_ra1[2]
    SLICE_X52Y93         MUXF7 (Prop_muxf7_S_O)       0.292     9.847 r  L_reg/ram_reg_i_24/O
                         net (fo=9, routed)           0.979    10.826    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.297    11.123 r  L_reg/out_sig0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.123    alum/ram_reg_i_72_1[1]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.673 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.673    alum/out_sig0_carry__1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.895 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.474    12.369    sm/O[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.299    12.668 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.489    13.157    sm/ram_reg_i_18_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.281 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.858    14.139    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.857    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.857    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.857    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.857    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.775%)  route 0.289ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.289     1.936    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y85         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.775%)  route 0.289ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.289     1.936    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y85         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y39   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y91   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y92   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y92   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.907ns (21.784%)  route 3.257ns (78.216%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=114, routed)         1.495     7.090    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X48Y77         LUT2 (Prop_lut2_I0_O)        0.119     7.209 f  sm/D_stage_q[3]_i_3/O
                         net (fo=13, routed)          0.948     8.157    sm/D_stage_q[3]_i_3_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I4_O)        0.332     8.489 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.814     9.303    fifo_reset_cond/AS[0]
    SLICE_X51Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.907ns (21.784%)  route 3.257ns (78.216%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=114, routed)         1.495     7.090    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X48Y77         LUT2 (Prop_lut2_I0_O)        0.119     7.209 f  sm/D_stage_q[3]_i_3/O
                         net (fo=13, routed)          0.948     8.157    sm/D_stage_q[3]_i_3_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I4_O)        0.332     8.489 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.814     9.303    fifo_reset_cond/AS[0]
    SLICE_X51Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.907ns (21.784%)  route 3.257ns (78.216%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=114, routed)         1.495     7.090    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X48Y77         LUT2 (Prop_lut2_I0_O)        0.119     7.209 f  sm/D_stage_q[3]_i_3/O
                         net (fo=13, routed)          0.948     8.157    sm/D_stage_q[3]_i_3_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I4_O)        0.332     8.489 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.814     9.303    fifo_reset_cond/AS[0]
    SLICE_X51Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.907ns (21.784%)  route 3.257ns (78.216%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=114, routed)         1.495     7.090    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X48Y77         LUT2 (Prop_lut2_I0_O)        0.119     7.209 f  sm/D_stage_q[3]_i_3/O
                         net (fo=13, routed)          0.948     8.157    sm/D_stage_q[3]_i_3_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I4_O)        0.332     8.489 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.814     9.303    fifo_reset_cond/AS[0]
    SLICE_X51Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X51Y86         FDPE (Recov_fdpe_C_PRE)     -0.359    14.705    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.387%)  route 0.773ns (80.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=102, routed)         0.488     2.135    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I2_O)        0.045     2.180 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.286     2.466    fifo_reset_cond/AS[0]
    SLICE_X51Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X51Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     1.424    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.387%)  route 0.773ns (80.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=102, routed)         0.488     2.135    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I2_O)        0.045     2.180 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.286     2.466    fifo_reset_cond/AS[0]
    SLICE_X51Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X51Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     1.424    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.387%)  route 0.773ns (80.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=102, routed)         0.488     2.135    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I2_O)        0.045     2.180 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.286     2.466    fifo_reset_cond/AS[0]
    SLICE_X51Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X51Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     1.424    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.387%)  route 0.773ns (80.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=102, routed)         0.488     2.135    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I2_O)        0.045     2.180 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.286     2.466    fifo_reset_cond/AS[0]
    SLICE_X51Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X51Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     1.424    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.042    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.127ns  (logic 10.369ns (30.382%)  route 23.759ns (69.618%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.117     7.672    L_reg/M_reg_timer[6]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.296     7.968 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.970     8.937    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.061 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.040    10.101    L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.225 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.160    10.385    L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.509 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.384    11.893    L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.017 r  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.528    12.545    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.124 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.095    14.218    L_reg/L_7b8f6f00_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.301    14.519 r  L_reg/i__carry__0_i_21/O
                         net (fo=7, routed)           0.991    15.511    L_reg/i__carry__0_i_21_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.635 r  L_reg/i__carry_i_17__2/O
                         net (fo=8, routed)           1.124    16.759    L_reg/i__carry_i_17__2_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.152    16.911 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.805    17.716    L_reg/i__carry_i_20__2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.326    18.042 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           0.648    18.690    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.124    18.814 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.894    19.708    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    19.832 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.832    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.365 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.482 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.805 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.796    21.601    L_reg/L_7b8f6f00_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.306    21.907 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.002    22.908    timerseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.032 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=3, routed)           0.515    23.548    L_reg/i__carry_i_12__0_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  L_reg/i__carry_i_13__1/O
                         net (fo=5, routed)           0.897    24.569    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I3_O)        0.124    24.693 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.789    25.482    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.150    25.632 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.382    26.015    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.613 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.613    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.936 f  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    27.748    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.306    28.054 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.475    28.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    28.652 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.831    29.483    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.607 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.808    30.415    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.539 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.674    31.213    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.337 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.804    32.141    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.152    32.293 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.219    35.512    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    39.263 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.263    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.875ns  (logic 10.136ns (29.921%)  route 23.739ns (70.079%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.117     7.672    L_reg/M_reg_timer[6]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.296     7.968 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.970     8.937    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.061 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.040    10.101    L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.225 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.160    10.385    L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.509 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.384    11.893    L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.017 r  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.528    12.545    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.124 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.095    14.218    L_reg/L_7b8f6f00_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.301    14.519 r  L_reg/i__carry__0_i_21/O
                         net (fo=7, routed)           0.991    15.511    L_reg/i__carry__0_i_21_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.635 r  L_reg/i__carry_i_17__2/O
                         net (fo=8, routed)           1.124    16.759    L_reg/i__carry_i_17__2_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.152    16.911 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.805    17.716    L_reg/i__carry_i_20__2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.326    18.042 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           0.648    18.690    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.124    18.814 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.894    19.708    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    19.832 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.832    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.365 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.482 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.805 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.796    21.601    L_reg/L_7b8f6f00_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.306    21.907 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.002    22.908    timerseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.032 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=3, routed)           0.515    23.548    L_reg/i__carry_i_12__0_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  L_reg/i__carry_i_13__1/O
                         net (fo=5, routed)           0.897    24.569    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I3_O)        0.124    24.693 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.789    25.482    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.150    25.632 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.382    26.015    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.613 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.613    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.936 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    27.748    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.306    28.054 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.475    28.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    28.652 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.831    29.483    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.607 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.808    30.415    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.539 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.674    31.213    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.337 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.828    32.165    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.124    32.289 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.176    35.464    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.011 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.011    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.393ns  (logic 10.444ns (31.277%)  route 22.949ns (68.723%))
  Logic Levels:           29  (CARRY4=7 LUT2=2 LUT3=1 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  L_reg/D_registers_q_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[4][3]/Q
                         net (fo=16, routed)          2.375     7.970    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.094 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.444     8.538    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I2_O)        0.150     8.688 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_7/O
                         net (fo=4, routed)           0.988     9.676    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_7_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.326    10.002 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.532    10.534    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.148    10.682 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.102    11.784    L_reg/L_7b8f6f00_remainder0__0_carry_i_9_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I1_O)        0.328    12.112 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.112    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.510 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.510    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.624    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.863 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.825    13.688    L_reg/L_7b8f6f00_remainder0[10]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.302    13.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.823    14.813    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.118    14.931 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.045    15.975    L_reg/i__carry_i_18__0_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.326    16.301 r  L_reg/i__carry_i_25__0/O
                         net (fo=2, routed)           0.569    16.871    L_reg/i__carry_i_25__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I2_O)        0.116    16.987 f  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           0.832    17.818    L_reg/i__carry_i_14__2_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I3_O)        0.328    18.146 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.866    19.012    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.136 r  L_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    19.136    bseg_driver/decimal_renderer/i__carry_i_10_0[0]
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.560 f  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/O[1]
                         net (fo=5, routed)           1.107    20.667    L_reg/bseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y62         LUT5 (Prop_lut5_I0_O)        0.331    20.998 f  L_reg/i__carry_i_8/O
                         net (fo=20, routed)          1.297    22.295    L_reg/D_registers_q_reg[4][3]_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.326    22.621 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.662    23.283    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.407 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.869    24.276    L_reg/i__carry_i_19__0_n_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I3_O)        0.124    24.400 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.927    25.327    L_reg/i__carry_i_9__0_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.451 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.571    26.022    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.407 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.407    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.521 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.521    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.834 f  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.823    27.658    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.306    27.964 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.149    28.112    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.236 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.013    29.250    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    29.374 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.792    30.166    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.290 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.381    31.671    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y58         LUT4 (Prop_lut4_I2_O)        0.153    31.824 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.957    34.781    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.751    38.532 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.532    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.356ns  (logic 10.163ns (30.468%)  route 23.193ns (69.532%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.117     7.672    L_reg/M_reg_timer[6]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.296     7.968 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.970     8.937    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.061 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.040    10.101    L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.225 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.160    10.385    L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.509 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.384    11.893    L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.017 r  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.528    12.545    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.124 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.095    14.218    L_reg/L_7b8f6f00_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.301    14.519 r  L_reg/i__carry__0_i_21/O
                         net (fo=7, routed)           0.991    15.511    L_reg/i__carry__0_i_21_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.635 r  L_reg/i__carry_i_17__2/O
                         net (fo=8, routed)           1.124    16.759    L_reg/i__carry_i_17__2_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.152    16.911 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.805    17.716    L_reg/i__carry_i_20__2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.326    18.042 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           0.648    18.690    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.124    18.814 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.894    19.708    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    19.832 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.832    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.365 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.482 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.805 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.796    21.601    L_reg/L_7b8f6f00_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.306    21.907 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.002    22.908    timerseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.032 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=3, routed)           0.515    23.548    L_reg/i__carry_i_12__0_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  L_reg/i__carry_i_13__1/O
                         net (fo=5, routed)           0.897    24.569    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I3_O)        0.124    24.693 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.789    25.482    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.150    25.632 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.382    26.015    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.613 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.613    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.936 f  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    27.748    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.306    28.054 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.475    28.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    28.652 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.831    29.483    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.607 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.808    30.415    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.539 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.674    31.213    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.337 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.799    32.136    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.124    32.260 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.658    34.918    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    38.492 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.492    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.275ns  (logic 10.371ns (31.169%)  route 22.904ns (68.831%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.117     7.672    L_reg/M_reg_timer[6]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.296     7.968 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.970     8.937    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.061 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.040    10.101    L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.225 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.160    10.385    L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.509 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.384    11.893    L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.017 r  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.528    12.545    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.124 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.095    14.218    L_reg/L_7b8f6f00_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.301    14.519 r  L_reg/i__carry__0_i_21/O
                         net (fo=7, routed)           0.991    15.511    L_reg/i__carry__0_i_21_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.635 r  L_reg/i__carry_i_17__2/O
                         net (fo=8, routed)           1.124    16.759    L_reg/i__carry_i_17__2_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.152    16.911 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.805    17.716    L_reg/i__carry_i_20__2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.326    18.042 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           0.648    18.690    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.124    18.814 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.894    19.708    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    19.832 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.832    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.365 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.482 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.805 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.796    21.601    L_reg/L_7b8f6f00_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.306    21.907 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.002    22.908    timerseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.032 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=3, routed)           0.515    23.548    L_reg/i__carry_i_12__0_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  L_reg/i__carry_i_13__1/O
                         net (fo=5, routed)           0.897    24.569    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I3_O)        0.124    24.693 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.789    25.482    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.150    25.632 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.382    26.015    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.613 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.613    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.936 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    27.748    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.306    28.054 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.475    28.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    28.652 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.831    29.483    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.607 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.808    30.415    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.539 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.674    31.213    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.337 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.427    31.764    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.119    31.883 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.741    34.624    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    38.411 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.411    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.271ns  (logic 10.340ns (31.078%)  route 22.931ns (68.922%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.117     7.672    L_reg/M_reg_timer[6]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.296     7.968 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.970     8.937    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.061 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.040    10.101    L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.225 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.160    10.385    L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.509 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.384    11.893    L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.017 r  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.528    12.545    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.124 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.095    14.218    L_reg/L_7b8f6f00_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.301    14.519 r  L_reg/i__carry__0_i_21/O
                         net (fo=7, routed)           0.991    15.511    L_reg/i__carry__0_i_21_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.635 r  L_reg/i__carry_i_17__2/O
                         net (fo=8, routed)           1.124    16.759    L_reg/i__carry_i_17__2_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.152    16.911 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.805    17.716    L_reg/i__carry_i_20__2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.326    18.042 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           0.648    18.690    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.124    18.814 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.894    19.708    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    19.832 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.832    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.365 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.482 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.805 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.796    21.601    L_reg/L_7b8f6f00_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.306    21.907 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.002    22.908    timerseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.032 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=3, routed)           0.515    23.548    L_reg/i__carry_i_12__0_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  L_reg/i__carry_i_13__1/O
                         net (fo=5, routed)           0.897    24.569    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I3_O)        0.124    24.693 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.789    25.482    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.150    25.632 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.382    26.015    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.613 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.613    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.936 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    27.748    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.306    28.054 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.475    28.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    28.652 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.831    29.483    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.607 f  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.808    30.415    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.539 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.674    31.213    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.337 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.799    32.136    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I1_O)        0.150    32.286 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.396    34.682    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    38.407 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.407    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.173ns  (logic 10.208ns (30.771%)  route 22.965ns (69.229%))
  Logic Levels:           29  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  L_reg/D_registers_q_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[4][3]/Q
                         net (fo=16, routed)          2.375     7.970    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.094 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.444     8.538    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I2_O)        0.150     8.688 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_7/O
                         net (fo=4, routed)           0.988     9.676    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_7_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.326    10.002 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.532    10.534    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.148    10.682 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.102    11.784    L_reg/L_7b8f6f00_remainder0__0_carry_i_9_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I1_O)        0.328    12.112 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.112    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.510 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.510    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.624    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.863 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.825    13.688    L_reg/L_7b8f6f00_remainder0[10]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.302    13.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.823    14.813    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.118    14.931 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.045    15.975    L_reg/i__carry_i_18__0_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.326    16.301 r  L_reg/i__carry_i_25__0/O
                         net (fo=2, routed)           0.569    16.871    L_reg/i__carry_i_25__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I2_O)        0.116    16.987 f  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           0.832    17.818    L_reg/i__carry_i_14__2_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I3_O)        0.328    18.146 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.866    19.012    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.136 r  L_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    19.136    bseg_driver/decimal_renderer/i__carry_i_10_0[0]
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.560 f  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/O[1]
                         net (fo=5, routed)           1.107    20.667    L_reg/bseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y62         LUT5 (Prop_lut5_I0_O)        0.331    20.998 f  L_reg/i__carry_i_8/O
                         net (fo=20, routed)          1.297    22.295    L_reg/D_registers_q_reg[4][3]_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.326    22.621 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.662    23.283    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.407 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.869    24.276    L_reg/i__carry_i_19__0_n_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I3_O)        0.124    24.400 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.927    25.327    L_reg/i__carry_i_9__0_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.451 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.571    26.022    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.407 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.407    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.521 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.521    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.834 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.823    27.658    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.306    27.964 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.149    28.112    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.236 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.013    29.250    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    29.374 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.792    30.166    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.290 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.400    31.690    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y58         LUT3 (Prop_lut3_I2_O)        0.124    31.814 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.954    34.768    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    38.312 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.312    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.154ns  (logic 10.115ns (30.508%)  route 23.039ns (69.492%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.117     7.672    L_reg/M_reg_timer[6]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.296     7.968 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.970     8.937    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.061 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.040    10.101    L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.225 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.160    10.385    L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.509 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.384    11.893    L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.017 r  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.528    12.545    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.124 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.095    14.218    L_reg/L_7b8f6f00_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.301    14.519 r  L_reg/i__carry__0_i_21/O
                         net (fo=7, routed)           0.991    15.511    L_reg/i__carry__0_i_21_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.635 r  L_reg/i__carry_i_17__2/O
                         net (fo=8, routed)           1.124    16.759    L_reg/i__carry_i_17__2_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.152    16.911 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.805    17.716    L_reg/i__carry_i_20__2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.326    18.042 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           0.648    18.690    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.124    18.814 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.894    19.708    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    19.832 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.832    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.365 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.482 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.805 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.796    21.601    L_reg/L_7b8f6f00_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.306    21.907 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.002    22.908    timerseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.032 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=3, routed)           0.515    23.548    L_reg/i__carry_i_12__0_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  L_reg/i__carry_i_13__1/O
                         net (fo=5, routed)           0.897    24.569    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I3_O)        0.124    24.693 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.789    25.482    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.150    25.632 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.382    26.015    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.613 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.613    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.936 f  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    27.748    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.306    28.054 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.475    28.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    28.652 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.831    29.483    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.607 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.808    30.415    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.539 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.674    31.213    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.337 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.427    31.764    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I0_O)        0.124    31.888 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.877    34.764    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.290 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.290    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.044ns  (logic 10.106ns (30.583%)  route 22.938ns (69.417%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          2.117     7.672    L_reg/M_reg_timer[6]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.296     7.968 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.970     8.937    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_9_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.061 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.040    10.101    L_reg/L_7b8f6f00_remainder0__0_carry_i_12__0_n_0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124    10.225 f  L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.160    10.385    L_reg/L_7b8f6f00_remainder0__0_carry_i_14__0_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.509 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.384    11.893    L_reg/L_7b8f6f00_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.017 r  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.528    12.545    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.124 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.095    14.218    L_reg/L_7b8f6f00_remainder0_1[10]
    SLICE_X43Y71         LUT5 (Prop_lut5_I0_O)        0.301    14.519 r  L_reg/i__carry__0_i_21/O
                         net (fo=7, routed)           0.991    15.511    L_reg/i__carry__0_i_21_n_0
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.124    15.635 r  L_reg/i__carry_i_17__2/O
                         net (fo=8, routed)           1.124    16.759    L_reg/i__carry_i_17__2_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.152    16.911 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.805    17.716    L_reg/i__carry_i_20__2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.326    18.042 f  L_reg/i__carry_i_12__1/O
                         net (fo=6, routed)           0.648    18.690    L_reg/i__carry_i_12__1_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.124    18.814 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.894    19.708    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.124    19.832 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    19.832    timerseg_driver/decimal_renderer/i__carry_i_10__0_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.365 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.482 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.482    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.805 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.796    21.601    L_reg/L_7b8f6f00_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.306    21.907 r  L_reg/i__carry_i_23__2/O
                         net (fo=13, routed)          1.002    22.908    timerseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    23.032 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=3, routed)           0.515    23.548    L_reg/i__carry_i_12__0_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  L_reg/i__carry_i_13__1/O
                         net (fo=5, routed)           0.897    24.569    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I3_O)        0.124    24.693 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.789    25.482    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.150    25.632 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.382    26.015    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23[2]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.613 r  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.613    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.936 f  timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    27.748    timerseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.306    28.054 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.475    28.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    28.652 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.831    29.483    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124    29.607 r  L_reg/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.808    30.415    L_reg/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.539 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.674    31.213    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.337 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.804    32.141    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I1_O)        0.124    32.265 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.398    34.663    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    38.180 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.180    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.977ns  (logic 10.424ns (31.610%)  route 22.553ns (68.390%))
  Logic Levels:           29  (CARRY4=7 LUT2=2 LUT3=1 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  L_reg/D_registers_q_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[4][3]/Q
                         net (fo=16, routed)          2.375     7.970    L_reg/D_registers_q_reg[4][9]_0[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.094 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_10/O
                         net (fo=1, routed)           0.444     8.538    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I2_O)        0.150     8.688 f  L_reg/L_7b8f6f00_remainder0__0_carry__1_i_7/O
                         net (fo=4, routed)           0.988     9.676    L_reg/L_7b8f6f00_remainder0__0_carry__1_i_7_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.326    10.002 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.532    10.534    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.148    10.682 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.102    11.784    L_reg/L_7b8f6f00_remainder0__0_carry_i_9_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I1_O)        0.328    12.112 r  L_reg/L_7b8f6f00_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.112    bseg_driver/decimal_renderer/i__carry_i_5__2_0[2]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.510 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.510    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.624    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.863 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.825    13.688    L_reg/L_7b8f6f00_remainder0[10]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.302    13.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=8, routed)           0.823    14.813    L_reg/i__carry_i_26__0_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.118    14.931 r  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.045    15.975    L_reg/i__carry_i_18__0_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.326    16.301 r  L_reg/i__carry_i_25__0/O
                         net (fo=2, routed)           0.569    16.871    L_reg/i__carry_i_25__0_n_0
    SLICE_X42Y63         LUT3 (Prop_lut3_I2_O)        0.116    16.987 f  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           0.832    17.818    L_reg/i__carry_i_14__2_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I3_O)        0.328    18.146 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.866    19.012    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.136 r  L_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000    19.136    bseg_driver/decimal_renderer/i__carry_i_10_0[0]
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.560 f  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__0/i__carry/O[1]
                         net (fo=5, routed)           1.107    20.667    L_reg/bseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y62         LUT5 (Prop_lut5_I0_O)        0.331    20.998 f  L_reg/i__carry_i_8/O
                         net (fo=20, routed)          1.297    22.295    L_reg/D_registers_q_reg[4][3]_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.326    22.621 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.662    23.283    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.407 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.869    24.276    L_reg/i__carry_i_19__0_n_0
    SLICE_X38Y60         LUT5 (Prop_lut5_I3_O)        0.124    24.400 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.927    25.327    L_reg/i__carry_i_9__0_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.451 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.571    26.022    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.407 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.407    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.521 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.521    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.834 r  bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.823    27.658    bseg_driver/decimal_renderer/L_7b8f6f00_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.306    27.964 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.149    28.112    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.236 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.013    29.250    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    29.374 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.792    30.166    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.290 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.372    31.662    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y58         LUT4 (Prop_lut4_I1_O)        0.146    31.808 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.570    34.378    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.738    38.116 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.116    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.456ns (72.626%)  route 0.549ns (27.374%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.778    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.098     1.876 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.434     2.311    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.540 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.540    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.345%)  route 0.677ns (32.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.580     1.524    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.688 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.677     2.365    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.597 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.597    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_173451474[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.455ns (69.148%)  route 0.649ns (30.852%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.588     1.532    forLoop_idx_0_173451474[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  forLoop_idx_0_173451474[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  forLoop_idx_0_173451474[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.130     1.790    forLoop_idx_0_173451474[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.098     1.888 r  forLoop_idx_0_173451474[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.519     2.407    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.637 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.637    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_173451474[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.482ns (69.452%)  route 0.652ns (30.548%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.587     1.531    forLoop_idx_0_173451474[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_173451474[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.148     1.679 r  forLoop_idx_0_173451474[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.792    forLoop_idx_0_173451474[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.099     1.891 r  forLoop_idx_0_173451474[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.539     2.429    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.664 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.664    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.373ns (59.658%)  route 0.928ns (40.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.928     2.573    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.805 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.805    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.369ns (57.396%)  route 1.016ns (42.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.016     2.659    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.886 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.886    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1528691912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.218ns  (logic 1.619ns (38.372%)  route 2.600ns (61.628%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.872     3.366    forLoop_idx_0_1528691912[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  forLoop_idx_0_1528691912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.728     4.218    forLoop_idx_0_1528691912[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y72         SRLC32E                                      r  forLoop_idx_0_1528691912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.429     4.833    forLoop_idx_0_1528691912[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y72         SRLC32E                                      r  forLoop_idx_0_1528691912[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.156ns  (logic 1.617ns (38.918%)  route 2.539ns (61.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.839     3.332    forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.456 r  forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.700     4.156    forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.438     4.842    forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1528691912[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.154ns  (logic 1.615ns (38.881%)  route 2.539ns (61.119%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.799     3.290    forLoop_idx_0_1528691912[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.414 r  forLoop_idx_0_1528691912[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.740     4.154    forLoop_idx_0_1528691912[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_1528691912[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.438     4.842    forLoop_idx_0_1528691912[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_1528691912[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.625ns (42.289%)  route 2.217ns (57.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.887     3.388    forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.512 r  forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.330     3.842    forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.494     4.898    forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.686ns  (logic 1.622ns (44.023%)  route 2.063ns (55.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.495     2.993    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.117 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.568     3.686    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y60         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.507     4.911    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 1.611ns (43.852%)  route 2.063ns (56.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.087     2.574    forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.698 r  forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.976     3.673    forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.438     4.842    forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 1.628ns (46.937%)  route 1.840ns (53.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.026     2.530    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.654 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.814     3.468    reset_cond/M_reset_cond_in
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 1.628ns (46.937%)  route 1.840ns (53.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.026     2.530    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.654 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.814     3.468    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 1.628ns (46.937%)  route 1.840ns (53.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.026     2.530    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.654 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.814     3.468    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 1.628ns (46.937%)  route 1.840ns (53.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.026     2.530    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.654 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.814     3.468    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_173451474[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.307ns (34.337%)  route 0.587ns (65.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.474     0.736    forLoop_idx_0_173451474[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.781 r  forLoop_idx_0_173451474[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.113     0.894    forLoop_idx_0_173451474[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_173451474[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.857     2.047    forLoop_idx_0_173451474[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_173451474[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.316ns (30.229%)  route 0.730ns (69.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.328     1.047    reset_cond/M_reset_cond_in
    SLICE_X65Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.316ns (30.229%)  route 0.730ns (69.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.328     1.047    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.316ns (30.229%)  route 0.730ns (69.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.328     1.047    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.316ns (30.229%)  route 0.730ns (69.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.328     1.047    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.316ns (30.229%)  route 0.730ns (69.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.402     0.673    reset_cond/butt_reset_IBUF
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.328     1.047    reset_cond/M_reset_cond_in
    SLICE_X64Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.311ns (28.102%)  route 0.796ns (71.898%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.620     0.886    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.931 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.176     1.107    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y60         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.300ns (26.749%)  route 0.821ns (73.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.403     0.658    forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.703 r  forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.418     1.120    forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_173451474[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.313ns (26.588%)  route 0.865ns (73.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.756     1.025    forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.070 r  forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.109     1.179    forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.848     2.038    forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1528691912[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.306ns (23.480%)  route 0.998ns (76.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.699     0.960    forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.005 r  forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.299     1.304    forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRLC32E                                      r  forLoop_idx_0_1528691912[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





