Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Oct  5 20:15:01 2024
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          4           
TIMING-18  Warning   Missing input or output delay  62          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.192       -9.650                      5                  214        0.098        0.000                      0                  214        4.500        0.000                       0                    95  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.192       -9.650                      5                  214        0.098        0.000                      0                  214        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            5  Failing Endpoints,  Worst Slack       -3.192ns,  Total Violation       -9.650ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.192ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.154ns  (logic 2.440ns (18.549%)  route 10.714ns (81.450%))
  Logic Levels:           16  (LUT5=1 LUT6=15)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[1]/Q
                         net (fo=64, routed)          0.942     6.602    alu_manual/D_dff_b_q[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.726 r  alu_manual/D_output_alu_q[5]_i_19/O
                         net (fo=4, routed)           0.615     7.341    alu_manual/alu/multiplier/p_4_in
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  alu_manual/D_output_alu_q[5]_i_18/O
                         net (fo=2, routed)           0.590     8.055    alu_manual/alu/multiplier/p_2198_in
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.179 r  alu_manual/D_output_alu_q[7]_i_23/O
                         net (fo=2, routed)           0.759     8.938    alu_manual/alu/multiplier/p_2254_in
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.062 r  alu_manual/D_output_alu_q[9]_i_32/O
                         net (fo=2, routed)           0.586     9.648    alu_manual/alu/multiplier/p_2250_in
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.772 r  alu_manual/D_output_alu_q[9]_i_25/O
                         net (fo=6, routed)           0.622    10.394    alu_manual/alu/multiplier/p_2044_in
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.518 r  alu_manual/D_output_alu_q[12]_i_39/O
                         net (fo=4, routed)           0.620    11.137    alu_manual/alu/multiplier/p_2098_in
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124    11.261 r  alu_manual/D_output_alu_q[12]_i_35/O
                         net (fo=3, routed)           0.601    11.863    alu_manual/alu/multiplier/p_1899_in
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.987 r  alu_manual/D_output_alu_q[12]_i_28/O
                         net (fo=6, routed)           0.926    12.913    alu_manual/alu/multiplier/p_1765_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.037 r  alu_manual/D_output_alu_q[12]_i_20/O
                         net (fo=3, routed)           0.637    13.674    alu_manual/alu/multiplier/p_1512_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.798 r  alu_manual/D_output_alu_q[12]_i_15/O
                         net (fo=5, routed)           1.032    14.830    alu_manual/alu/multiplier/p_1393_in
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.954 r  alu_manual/D_output_alu_q[13]_i_18/O
                         net (fo=2, routed)           0.507    15.461    alu_manual/alu/multiplier/p_1212_in
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.585 r  alu_manual/D_output_alu_q[13]_i_10/O
                         net (fo=7, routed)           0.688    16.273    alu_manual/alu/multiplier/p_1064_in
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.397 r  alu_manual/D_output_alu_q[15]_i_20/O
                         net (fo=2, routed)           0.868    17.265    alu_manual/D_output_alu_q[15]_i_20_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.389 r  alu_manual/D_output_alu_q[15]_i_13/O
                         net (fo=1, routed)           0.433    17.822    alu_manual/D_output_alu_q[15]_i_13_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    17.946 r  alu_manual/D_output_alu_q[15]_i_5/O
                         net (fo=1, routed)           0.288    18.234    alu_manual/D_output_alu_q[15]_i_5_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.358 r  alu_manual/D_output_alu_q[15]_i_1/O
                         net (fo=1, routed)           0.000    18.358    alu_manual/D_output_alu_q[15]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  alu_manual/D_output_alu_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.505    14.910    alu_manual/CLK
    SLICE_X65Y27         FDRE                                         r  alu_manual/D_output_alu_q_reg[15]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.032    15.166    alu_manual/D_output_alu_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -18.358    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -2.607ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.567ns  (logic 2.440ns (19.415%)  route 10.127ns (80.585%))
  Logic Levels:           16  (LUT5=2 LUT6=14)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[1]/Q
                         net (fo=64, routed)          0.942     6.602    alu_manual/D_dff_b_q[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.726 r  alu_manual/D_output_alu_q[5]_i_19/O
                         net (fo=4, routed)           0.615     7.341    alu_manual/alu/multiplier/p_4_in
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  alu_manual/D_output_alu_q[5]_i_18/O
                         net (fo=2, routed)           0.590     8.055    alu_manual/alu/multiplier/p_2198_in
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.179 r  alu_manual/D_output_alu_q[7]_i_23/O
                         net (fo=2, routed)           0.759     8.938    alu_manual/alu/multiplier/p_2254_in
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.062 r  alu_manual/D_output_alu_q[9]_i_32/O
                         net (fo=2, routed)           0.586     9.648    alu_manual/alu/multiplier/p_2250_in
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.772 r  alu_manual/D_output_alu_q[9]_i_25/O
                         net (fo=6, routed)           0.622    10.394    alu_manual/alu/multiplier/p_2044_in
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.518 r  alu_manual/D_output_alu_q[12]_i_39/O
                         net (fo=4, routed)           0.620    11.137    alu_manual/alu/multiplier/p_2098_in
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124    11.261 r  alu_manual/D_output_alu_q[12]_i_35/O
                         net (fo=3, routed)           0.601    11.863    alu_manual/alu/multiplier/p_1899_in
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.987 r  alu_manual/D_output_alu_q[12]_i_28/O
                         net (fo=6, routed)           0.926    12.913    alu_manual/alu/multiplier/p_1765_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.037 r  alu_manual/D_output_alu_q[12]_i_20/O
                         net (fo=3, routed)           0.637    13.674    alu_manual/alu/multiplier/p_1512_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.798 r  alu_manual/D_output_alu_q[12]_i_15/O
                         net (fo=5, routed)           1.032    14.830    alu_manual/alu/multiplier/p_1393_in
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.954 r  alu_manual/D_output_alu_q[13]_i_18/O
                         net (fo=2, routed)           0.507    15.461    alu_manual/alu/multiplier/p_1212_in
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.585 r  alu_manual/D_output_alu_q[13]_i_10/O
                         net (fo=7, routed)           0.482    16.067    alu_manual/alu/multiplier/p_1064_in
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.191 r  alu_manual/D_output_alu_q[15]_i_29/O
                         net (fo=2, routed)           0.652    16.843    alu_manual/alu/multiplier/p_1003_in
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  alu_manual/D_output_alu_q[15]_i_12/O
                         net (fo=2, routed)           0.405    17.372    alu_manual/alu/multiplier/p_780_in
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.124    17.496 r  alu_manual/D_output_alu_q[14]_i_2/O
                         net (fo=1, routed)           0.151    17.648    alu_manual/arith[14]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.124    17.772 r  alu_manual/D_output_alu_q[14]_i_1/O
                         net (fo=1, routed)           0.000    17.772    alu_manual/D_output_alu_q[14]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  alu_manual/D_output_alu_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.505    14.910    alu_manual/CLK
    SLICE_X65Y27         FDRE                                         r  alu_manual/D_output_alu_q_reg[14]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.031    15.165    alu_manual/D_output_alu_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -17.772    
  -------------------------------------------------------------------
                         slack                                 -2.607    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.956ns  (logic 2.316ns (19.372%)  route 9.640ns (80.628%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[1]/Q
                         net (fo=64, routed)          0.942     6.602    alu_manual/D_dff_b_q[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.726 r  alu_manual/D_output_alu_q[5]_i_19/O
                         net (fo=4, routed)           0.615     7.341    alu_manual/alu/multiplier/p_4_in
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  alu_manual/D_output_alu_q[5]_i_18/O
                         net (fo=2, routed)           0.590     8.055    alu_manual/alu/multiplier/p_2198_in
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.179 r  alu_manual/D_output_alu_q[7]_i_23/O
                         net (fo=2, routed)           0.759     8.938    alu_manual/alu/multiplier/p_2254_in
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.062 r  alu_manual/D_output_alu_q[9]_i_32/O
                         net (fo=2, routed)           0.586     9.648    alu_manual/alu/multiplier/p_2250_in
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.772 r  alu_manual/D_output_alu_q[9]_i_25/O
                         net (fo=6, routed)           0.622    10.394    alu_manual/alu/multiplier/p_2044_in
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.518 r  alu_manual/D_output_alu_q[12]_i_39/O
                         net (fo=4, routed)           0.620    11.137    alu_manual/alu/multiplier/p_2098_in
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124    11.261 r  alu_manual/D_output_alu_q[12]_i_35/O
                         net (fo=3, routed)           0.601    11.863    alu_manual/alu/multiplier/p_1899_in
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.987 r  alu_manual/D_output_alu_q[12]_i_28/O
                         net (fo=6, routed)           0.926    12.913    alu_manual/alu/multiplier/p_1765_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.037 r  alu_manual/D_output_alu_q[12]_i_20/O
                         net (fo=3, routed)           0.637    13.674    alu_manual/alu/multiplier/p_1512_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.798 r  alu_manual/D_output_alu_q[12]_i_15/O
                         net (fo=5, routed)           1.032    14.830    alu_manual/alu/multiplier/p_1393_in
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.954 r  alu_manual/D_output_alu_q[13]_i_18/O
                         net (fo=2, routed)           0.507    15.461    alu_manual/alu/multiplier/p_1212_in
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.585 r  alu_manual/D_output_alu_q[13]_i_10/O
                         net (fo=7, routed)           0.446    16.031    alu_manual/alu/multiplier/p_1064_in
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.155 r  alu_manual/D_output_alu_q[13]_i_6/O
                         net (fo=1, routed)           0.406    16.561    alu_manual/alu/multiplier/p_871_in
    SLICE_X63Y28         LUT5 (Prop_lut5_I1_O)        0.124    16.685 r  alu_manual/D_output_alu_q[13]_i_2/O
                         net (fo=1, routed)           0.351    17.036    alu_manual/arith[13]
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124    17.160 r  alu_manual/D_output_alu_q[13]_i_1/O
                         net (fo=1, routed)           0.000    17.160    alu_manual/D_output_alu_q[13]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  alu_manual/D_output_alu_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.912    alu_manual/CLK
    SLICE_X62Y28         FDRE                                         r  alu_manual/D_output_alu_q_reg[13]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.032    15.168    alu_manual/D_output_alu_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.551ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.512ns  (logic 2.192ns (19.040%)  route 9.320ns (80.960%))
  Logic Levels:           14  (LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[1]/Q
                         net (fo=64, routed)          0.942     6.602    alu_manual/D_dff_b_q[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.726 r  alu_manual/D_output_alu_q[5]_i_19/O
                         net (fo=4, routed)           0.615     7.341    alu_manual/alu/multiplier/p_4_in
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  alu_manual/D_output_alu_q[5]_i_18/O
                         net (fo=2, routed)           0.590     8.055    alu_manual/alu/multiplier/p_2198_in
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.179 r  alu_manual/D_output_alu_q[7]_i_23/O
                         net (fo=2, routed)           0.495     8.674    alu_manual/alu/multiplier/p_2254_in
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.798 r  alu_manual/D_output_alu_q[7]_i_17/O
                         net (fo=7, routed)           0.721     9.519    alu_manual/alu/multiplier/p_2048_in
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.643 r  alu_manual/D_output_alu_q[8]_i_19/O
                         net (fo=4, routed)           0.641    10.283    alu_manual/alu/multiplier/p_1909_in
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.407 r  alu_manual/D_output_alu_q[8]_i_12/O
                         net (fo=4, routed)           1.119    11.527    alu_manual/D_output_alu_q[8]_i_12_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124    11.651 r  alu_manual/D_output_alu_q[10]_i_24/O
                         net (fo=2, routed)           0.584    12.235    alu_manual/D_output_alu_q[10]_i_24_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.359 r  alu_manual/D_output_alu_q[10]_i_14/O
                         net (fo=4, routed)           0.679    13.038    alu_manual/alu/multiplier/forLoop_idx_0_1890728423[220].fa_idx_0_1890728423/cout20_out
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.162 r  alu_manual/D_output_alu_q[11]_i_18/O
                         net (fo=2, routed)           0.652    13.814    alu_manual/alu/multiplier/p_1327_in
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.938 r  alu_manual/D_output_alu_q[12]_i_13/O
                         net (fo=3, routed)           0.886    14.824    alu_manual/alu/multiplier/p_1325_in
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.948 r  alu_manual/D_output_alu_q[12]_i_9/O
                         net (fo=4, routed)           0.657    15.604    alu_manual/alu/multiplier/p_1066_in
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.728 r  alu_manual/D_output_alu_q[12]_i_6/O
                         net (fo=1, routed)           0.438    16.167    alu_manual/alu/multiplier/p_967_in
    SLICE_X63Y28         LUT5 (Prop_lut5_I1_O)        0.124    16.291 r  alu_manual/D_output_alu_q[12]_i_2/O
                         net (fo=1, routed)           0.302    16.593    alu_manual/arith[12]
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.717 r  alu_manual/D_output_alu_q[12]_i_1/O
                         net (fo=1, routed)           0.000    16.717    alu_manual/D_output_alu_q[12]_i_1_n_0
    SLICE_X62Y29         FDRE                                         r  alu_manual/D_output_alu_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.913    alu_manual/CLK
    SLICE_X62Y29         FDRE                                         r  alu_manual/D_output_alu_q_reg[12]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.029    15.166    alu_manual/D_output_alu_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -16.717    
  -------------------------------------------------------------------
                         slack                                 -1.551    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.284ns  (logic 2.068ns (20.108%)  route 8.216ns (79.891%))
  Logic Levels:           13  (LUT5=2 LUT6=11)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[1]/Q
                         net (fo=64, routed)          0.942     6.602    alu_manual/D_dff_b_q[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.726 r  alu_manual/D_output_alu_q[5]_i_19/O
                         net (fo=4, routed)           0.325     7.051    alu_manual/alu/multiplier/p_4_in
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.175 r  alu_manual/D_output_alu_q[5]_i_16/O
                         net (fo=4, routed)           0.893     8.068    alu_manual/alu/multiplier/p_2196_in
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.192 r  alu_manual/D_output_alu_q[8]_i_30/O
                         net (fo=2, routed)           0.848     9.040    alu_manual/alu/multiplier/p_2252_in
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.164 r  alu_manual/D_output_alu_q[10]_i_37/O
                         net (fo=2, routed)           0.413     9.577    alu_manual/alu/multiplier/p_2248_in
    SLICE_X59Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.701 r  alu_manual/D_output_alu_q[10]_i_31/O
                         net (fo=3, routed)           0.671    10.372    alu_manual/alu/multiplier/p_2042_in
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.496 r  alu_manual/D_output_alu_q[11]_i_26/O
                         net (fo=2, routed)           0.819    11.315    alu_manual/D_output_alu_q[11]_i_26_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.439 r  alu_manual/D_output_alu_q[11]_i_24/O
                         net (fo=3, routed)           0.594    12.033    alu_manual/alu/multiplier/p_1767_in
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.157 r  alu_manual/D_output_alu_q[11]_i_21/O
                         net (fo=4, routed)           0.749    12.906    alu_manual/alu/multiplier/p_1638_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.030 r  alu_manual/D_output_alu_q[11]_i_15/O
                         net (fo=8, routed)           0.864    13.894    alu_manual/alu/multiplier/p_1514_in
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.018 r  alu_manual/D_output_alu_q[11]_i_10/O
                         net (fo=2, routed)           0.654    14.672    alu_manual/alu/multiplier/p_1172_in
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.124    14.796 r  alu_manual/D_output_alu_q[11]_i_6/O
                         net (fo=1, routed)           0.149    14.945    alu_manual/alu/multiplier/p_1068_in
    SLICE_X59Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.069 r  alu_manual/D_output_alu_q[11]_i_2/O
                         net (fo=1, routed)           0.295    15.365    alu_manual/arith[11]
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124    15.489 r  alu_manual/D_output_alu_q[11]_i_1/O
                         net (fo=1, routed)           0.000    15.489    alu_manual/D_output_alu_q[11]_i_1_n_0
    SLICE_X59Y31         FDRE                                         r  alu_manual/D_output_alu_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.913    alu_manual/CLK
    SLICE_X59Y31         FDRE                                         r  alu_manual/D_output_alu_q_reg[11]/C
                         clock pessimism              0.273    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X59Y31         FDRE (Setup_fdre_C_D)        0.029    15.180    alu_manual/D_output_alu_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 1.820ns (19.093%)  route 7.712ns (80.907%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[0]/Q
                         net (fo=44, routed)          0.889     6.549    alu_manual/D_dff_b_q[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  alu_manual/D_output_alu_q[4]_i_13/O
                         net (fo=2, routed)           0.681     7.354    alu_manual/D_output_alu_q[4]_i_13_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.478 r  alu_manual/D_output_alu_q[6]_i_22/O
                         net (fo=2, routed)           0.583     8.061    alu_manual/alu/multiplier/p_2256_in
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  alu_manual/D_output_alu_q[6]_i_15/O
                         net (fo=3, routed)           0.549     8.734    alu_manual/alu/multiplier/p_2050_in
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.858 r  alu_manual/D_output_alu_q[6]_i_10/O
                         net (fo=7, routed)           0.742     9.600    alu_manual/alu/multiplier/p_1911_in
    SLICE_X61Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.724 r  alu_manual/D_output_alu_q[8]_i_18/O
                         net (fo=4, routed)           0.648    10.372    alu_manual/alu/multiplier/p_1965_in
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.496 r  alu_manual/D_output_alu_q[8]_i_11/O
                         net (fo=9, routed)           0.902    11.397    alu_manual/alu/multiplier/p_1773_in
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.521 r  alu_manual/D_output_alu_q[9]_i_12/O
                         net (fo=9, routed)           0.794    12.315    alu_manual/alu/multiplier/p_1642_in
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.439 r  alu_manual/D_output_alu_q[10]_i_11/O
                         net (fo=6, routed)           0.864    13.303    alu_manual/alu/multiplier/p_1516_in
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.427 r  alu_manual/D_output_alu_q[10]_i_6/O
                         net (fo=3, routed)           0.643    14.070    alu_manual/alu/multiplier/p_1174_in
    SLICE_X59Y30         LUT5 (Prop_lut5_I1_O)        0.124    14.194 r  alu_manual/D_output_alu_q[10]_i_2/O
                         net (fo=1, routed)           0.419    14.613    alu_manual/arith[10]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.737 r  alu_manual/D_output_alu_q[10]_i_1/O
                         net (fo=1, routed)           0.000    14.737    alu_manual/D_output_alu_q[10]_i_1_n_0
    SLICE_X60Y31         FDRE                                         r  alu_manual/D_output_alu_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.913    alu_manual/CLK
    SLICE_X60Y31         FDRE                                         r  alu_manual/D_output_alu_q_reg[10]/C
                         clock pessimism              0.273    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X60Y31         FDRE (Setup_fdre_C_D)        0.077    15.228    alu_manual/D_output_alu_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.696ns (18.993%)  route 7.234ns (81.007%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[0]/Q
                         net (fo=44, routed)          0.889     6.549    alu_manual/D_dff_b_q[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  alu_manual/D_output_alu_q[4]_i_13/O
                         net (fo=2, routed)           0.681     7.354    alu_manual/D_output_alu_q[4]_i_13_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.478 r  alu_manual/D_output_alu_q[6]_i_22/O
                         net (fo=2, routed)           0.583     8.061    alu_manual/alu/multiplier/p_2256_in
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  alu_manual/D_output_alu_q[6]_i_15/O
                         net (fo=3, routed)           0.549     8.734    alu_manual/alu/multiplier/p_2050_in
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.858 r  alu_manual/D_output_alu_q[6]_i_10/O
                         net (fo=7, routed)           0.742     9.600    alu_manual/alu/multiplier/p_1911_in
    SLICE_X61Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.724 r  alu_manual/D_output_alu_q[8]_i_18/O
                         net (fo=4, routed)           0.648    10.372    alu_manual/alu/multiplier/p_1965_in
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.496 r  alu_manual/D_output_alu_q[8]_i_11/O
                         net (fo=9, routed)           0.902    11.397    alu_manual/alu/multiplier/p_1773_in
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.521 r  alu_manual/D_output_alu_q[9]_i_12/O
                         net (fo=9, routed)           1.181    12.702    alu_manual/alu/multiplier/p_1642_in
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.826 r  alu_manual/D_output_alu_q[9]_i_6/O
                         net (fo=1, routed)           0.624    13.450    alu_manual/alu/multiplier/p_1285_in
    SLICE_X63Y30         LUT5 (Prop_lut5_I1_O)        0.124    13.574 r  alu_manual/D_output_alu_q[9]_i_2/O
                         net (fo=1, routed)           0.436    14.010    alu_manual/arith[9]
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.134 r  alu_manual/D_output_alu_q[9]_i_1/O
                         net (fo=1, routed)           0.000    14.134    alu_manual/D_output_alu_q[9]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  alu_manual/D_output_alu_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.511    14.916    alu_manual/CLK
    SLICE_X63Y32         FDRE                                         r  alu_manual/D_output_alu_q_reg[9]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)        0.029    15.169    alu_manual/D_output_alu_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 1.572ns (17.757%)  route 7.281ns (82.243%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[0]/Q
                         net (fo=44, routed)          0.889     6.549    alu_manual/D_dff_b_q[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  alu_manual/D_output_alu_q[4]_i_13/O
                         net (fo=2, routed)           0.681     7.354    alu_manual/D_output_alu_q[4]_i_13_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.478 r  alu_manual/D_output_alu_q[6]_i_22/O
                         net (fo=2, routed)           0.583     8.061    alu_manual/alu/multiplier/p_2256_in
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  alu_manual/D_output_alu_q[6]_i_15/O
                         net (fo=3, routed)           0.549     8.734    alu_manual/alu/multiplier/p_2050_in
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.858 r  alu_manual/D_output_alu_q[6]_i_10/O
                         net (fo=7, routed)           0.742     9.600    alu_manual/alu/multiplier/p_1911_in
    SLICE_X61Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.724 r  alu_manual/D_output_alu_q[8]_i_18/O
                         net (fo=4, routed)           0.648    10.372    alu_manual/alu/multiplier/p_1965_in
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.496 r  alu_manual/D_output_alu_q[8]_i_11/O
                         net (fo=9, routed)           1.583    12.078    alu_manual/alu/multiplier/p_1773_in
    SLICE_X59Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.202 r  alu_manual/D_output_alu_q[8]_i_6/O
                         net (fo=1, routed)           1.138    13.340    alu_manual/alu/multiplier/p_1401_in
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124    13.464 r  alu_manual/D_output_alu_q[8]_i_2/O
                         net (fo=1, routed)           0.469    13.933    alu_manual/arith[8]
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.057 r  alu_manual/D_output_alu_q[8]_i_1/O
                         net (fo=1, routed)           0.000    14.057    alu_manual/D_output_alu_q[8]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  alu_manual/D_output_alu_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.512    14.917    alu_manual/CLK
    SLICE_X62Y33         FDRE                                         r  alu_manual/D_output_alu_q_reg[8]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.029    15.170    alu_manual/D_output_alu_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 1.696ns (21.097%)  route 6.343ns (78.903%))
  Logic Levels:           10  (LUT5=2 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[0]/Q
                         net (fo=44, routed)          1.402     7.062    alu_manual/D_dff_b_q[0]
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  alu_manual/D_output_alu_q[3]_i_9/O
                         net (fo=4, routed)           0.713     7.900    alu_manual/alu/adder/rca/p_1_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.024 r  alu_manual/D_output_alu_q[5]_i_9/O
                         net (fo=4, routed)           0.494     8.517    alu_manual/alu/adder/rca/p_3_in
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.641 r  alu_manual/D_output_alu_q[7]_i_9/O
                         net (fo=4, routed)           0.320     8.961    alu_manual/alu/adder/rca/p_5_in
    SLICE_X61Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.085 r  alu_manual/D_output_alu_q[9]_i_9/O
                         net (fo=4, routed)           0.179     9.264    alu_manual/alu/adder/rca/p_7_in
    SLICE_X61Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.388 r  alu_manual/D_output_alu_q[11]_i_9/O
                         net (fo=4, routed)           0.689    10.077    alu_manual/alu/adder/rca/p_9_in
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  alu_manual/D_output_alu_q[17]_i_4/O
                         net (fo=4, routed)           0.320    10.522    alu_manual/alu/adder/rca/p_11_in
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.646 r  alu_manual/D_output_alu_q[17]_i_3/O
                         net (fo=6, routed)           0.666    11.311    alu_manual/alu/adder/rca/p_13_in
    SLICE_X63Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.435 f  alu_manual/D_output_alu_q[17]_i_2/O
                         net (fo=4, routed)           0.684    12.119    alu_manual/M_alu_n
    SLICE_X63Y31         LUT5 (Prop_lut5_I4_O)        0.124    12.243 r  alu_manual/D_output_alu_q[18]_i_3/O
                         net (fo=2, routed)           0.876    13.119    alu_manual/M_alu_z
    SLICE_X62Y35         LUT6 (Prop_lut6_I1_O)        0.124    13.243 r  alu_manual/D_output_alu_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.243    alu_manual/D_output_alu_q[0]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  alu_manual/D_output_alu_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.514    14.919    alu_manual/CLK
    SLICE_X62Y35         FDRE                                         r  alu_manual/D_output_alu_q_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.029    15.172    alu_manual/D_output_alu_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 alu_manual/D_dff_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 1.696ns (21.126%)  route 6.332ns (78.874%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[0]/Q
                         net (fo=44, routed)          1.402     7.062    alu_manual/D_dff_b_q[0]
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  alu_manual/D_output_alu_q[3]_i_9/O
                         net (fo=4, routed)           0.713     7.900    alu_manual/alu/adder/rca/p_1_in
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.024 r  alu_manual/D_output_alu_q[5]_i_9/O
                         net (fo=4, routed)           0.494     8.517    alu_manual/alu/adder/rca/p_3_in
    SLICE_X61Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.641 r  alu_manual/D_output_alu_q[7]_i_9/O
                         net (fo=4, routed)           0.320     8.961    alu_manual/alu/adder/rca/p_5_in
    SLICE_X61Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.085 r  alu_manual/D_output_alu_q[9]_i_9/O
                         net (fo=4, routed)           0.179     9.264    alu_manual/alu/adder/rca/p_7_in
    SLICE_X61Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.388 r  alu_manual/D_output_alu_q[11]_i_9/O
                         net (fo=4, routed)           0.689    10.077    alu_manual/alu/adder/rca/p_9_in
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  alu_manual/D_output_alu_q[17]_i_4/O
                         net (fo=4, routed)           0.320    10.522    alu_manual/alu/adder/rca/p_11_in
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.646 r  alu_manual/D_output_alu_q[17]_i_3/O
                         net (fo=6, routed)           0.666    11.311    alu_manual/alu/adder/rca/p_13_in
    SLICE_X63Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.435 f  alu_manual/D_output_alu_q[17]_i_2/O
                         net (fo=4, routed)           0.684    12.119    alu_manual/M_alu_n
    SLICE_X63Y31         LUT5 (Prop_lut5_I4_O)        0.124    12.243 r  alu_manual/D_output_alu_q[18]_i_3/O
                         net (fo=2, routed)           0.865    13.108    alu_manual/M_alu_z
    SLICE_X63Y35         LUT2 (Prop_lut2_I1_O)        0.124    13.232 r  alu_manual/D_output_alu_q[18]_i_2/O
                         net (fo=1, routed)           0.000    13.232    alu_manual/D_output_alu_q[18]_i_2_n_0
    SLICE_X63Y35         FDRE                                         r  alu_manual/D_output_alu_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.514    14.919    alu_manual/CLK
    SLICE_X63Y35         FDRE                                         r  alu_manual/D_output_alu_q_reg[18]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.029    15.172    alu_manual/D_output_alu_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                  1.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 alu_manual/next/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/next/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.539    alu_manual/next/CLK
    SLICE_X60Y49         FDRE                                         r  alu_manual/next/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_manual/next/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.829    alu_manual/next/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  alu_manual/next/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.985    alu_manual/next/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.038 r  alu_manual/next/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    alu_manual/next/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X60Y50         FDRE                                         r  alu_manual/next/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.052    alu_manual/next/CLK
    SLICE_X60Y50         FDRE                                         r  alu_manual/next/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    alu_manual/next/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 alu_manual/next/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/next/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.539    alu_manual/next/CLK
    SLICE_X60Y49         FDRE                                         r  alu_manual/next/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_manual/next/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.829    alu_manual/next/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  alu_manual/next/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.985    alu_manual/next/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.074 r  alu_manual/next/D_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.074    alu_manual/next/D_ctr_q_reg[12]_i_1_n_6
    SLICE_X60Y50         FDRE                                         r  alu_manual/next/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.052    alu_manual/next/CLK
    SLICE_X60Y50         FDRE                                         r  alu_manual/next/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    alu_manual/next/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 alu_manual/FSM_onehot_D_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/FSM_onehot_D_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.730%)  route 0.154ns (52.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.535    alu_manual/CLK
    SLICE_X61Y37         FDRE                                         r  alu_manual/FSM_onehot_D_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  alu_manual/FSM_onehot_D_state_q_reg[4]/Q
                         net (fo=28, routed)          0.154     1.830    alu_manual/FSM_onehot_D_state_q_reg_n_0_[4]
    SLICE_X60Y37         FDRE                                         r  alu_manual/FSM_onehot_D_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     2.050    alu_manual/CLK
    SLICE_X60Y37         FDRE                                         r  alu_manual/FSM_onehot_D_state_q_reg[0]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.059     1.607    alu_manual/FSM_onehot_D_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 alu_manual/D_dff_alufn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_output_alu_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.187ns (48.525%)  route 0.198ns (51.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.536    alu_manual/CLK
    SLICE_X63Y37         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  alu_manual/D_dff_alufn_q_reg[0]/Q
                         net (fo=114, routed)         0.198     1.875    alu_manual/D_dff_alufn_q[0]
    SLICE_X64Y37         LUT3 (Prop_lut3_I1_O)        0.046     1.921 r  alu_manual/D_output_alu_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.921    alu_manual/D_output_alu_q[17]_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  alu_manual/D_output_alu_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.052    alu_manual/CLK
    SLICE_X64Y37         FDRE                                         r  alu_manual/D_output_alu_q_reg[17]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.131     1.682    alu_manual/D_output_alu_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 alu_manual/next/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/next/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.539    alu_manual/next/CLK
    SLICE_X60Y47         FDRE                                         r  alu_manual/next/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_manual/next/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.828    alu_manual/next/D_ctr_q_reg[2]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.938 r  alu_manual/next/D_ctr_q_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.938    alu_manual/next/D_ctr_q_reg[0]_i_3_n_5
    SLICE_X60Y47         FDRE                                         r  alu_manual/next/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.055    alu_manual/next/CLK
    SLICE_X60Y47         FDRE                                         r  alu_manual/next/D_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.134     1.673    alu_manual/next/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 alu_manual/next/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/next/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.539    alu_manual/next/CLK
    SLICE_X60Y49         FDRE                                         r  alu_manual/next/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_manual/next/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.829    alu_manual/next/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.939 r  alu_manual/next/D_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.939    alu_manual/next/D_ctr_q_reg[8]_i_1_n_5
    SLICE_X60Y49         FDRE                                         r  alu_manual/next/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.055    alu_manual/next/CLK
    SLICE_X60Y49         FDRE                                         r  alu_manual/next/D_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.134     1.673    alu_manual/next/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.556     1.500    reset_cond/CLK
    SLICE_X56Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDSE (Prop_fdse_C_Q)         0.164     1.664 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.834    reset_cond/D_stage_d[2]
    SLICE_X56Y26         FDSE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.822     2.012    reset_cond/CLK
    SLICE_X56Y26         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X56Y26         FDSE (Hold_fdse_C_D)         0.063     1.563    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 alu_manual/next/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/next/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.207%)  route 0.201ns (58.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593     1.537    alu_manual/next/sync/CLK
    SLICE_X61Y50         FDRE                                         r  alu_manual/next/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  alu_manual/next/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.201     1.879    alu_manual/next/sync/D_pipe_d[1]
    SLICE_X61Y50         FDRE                                         r  alu_manual/next/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.052    alu_manual/next/sync/CLK
    SLICE_X61Y50         FDRE                                         r  alu_manual/next/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.066     1.603    alu_manual/next/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 alu_manual/FSM_onehot_D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_indicator_state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.525%)  route 0.241ns (56.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.535    alu_manual/CLK
    SLICE_X61Y37         FDRE                                         r  alu_manual/FSM_onehot_D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  alu_manual/FSM_onehot_D_state_q_reg[1]/Q
                         net (fo=5, routed)           0.241     1.917    alu_manual/D_dff_a_d
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.045     1.962 r  alu_manual/D_indicator_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.962    alu_manual/D_indicator_state_q[0]_i_1_n_0
    SLICE_X62Y37         FDSE                                         r  alu_manual/D_indicator_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.052    alu_manual/CLK
    SLICE_X62Y37         FDSE                                         r  alu_manual/D_indicator_state_q_reg[0]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X62Y37         FDSE (Hold_fdse_C_D)         0.091     1.663    alu_manual/D_indicator_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 alu_manual/next/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/next/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.539    alu_manual/next/CLK
    SLICE_X60Y47         FDRE                                         r  alu_manual/next/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  alu_manual/next/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.828    alu_manual/next/D_ctr_q_reg[2]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.974 r  alu_manual/next/D_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.974    alu_manual/next/D_ctr_q_reg[0]_i_3_n_4
    SLICE_X60Y47         FDRE                                         r  alu_manual/next/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     2.055    alu_manual/next/CLK
    SLICE_X60Y47         FDRE                                         r  alu_manual/next/D_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.134     1.673    alu_manual/next/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   alu_manual/D_dff_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   alu_manual/D_dff_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   alu_manual/D_dff_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   alu_manual/D_dff_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y29   alu_manual/D_dff_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y28   alu_manual/D_dff_a_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y28   alu_manual/D_dff_a_q_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   alu_manual/D_dff_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   alu_manual/D_dff_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   alu_manual/D_dff_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   alu_manual/D_dff_a_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   alu_manual/D_dff_a_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   alu_manual/D_dff_a_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   alu_manual/D_dff_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   alu_manual/D_dff_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   alu_manual/D_dff_a_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   alu_manual/D_dff_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   alu_manual/D_dff_a_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   alu_manual/D_dff_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   alu_manual/D_dff_a_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.332ns  (logic 5.522ns (38.526%)  route 8.811ns (61.474%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.150     5.652    alu_manual/io_button_IBUF[3]
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.124     5.776 r  alu_manual/io_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.957     6.733    alu_manual/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.146     6.879 r  alu_manual/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.704    10.583    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.750    14.332 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.332    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.160ns  (logic 5.300ns (37.426%)  route 8.860ns (62.574%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=16, routed)          4.361     5.861    alu_manual/io_button_IBUF[2]
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     5.985 r  alu_manual/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.658     6.643    alu_manual/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.767 r  alu_manual/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.842    10.609    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    14.160 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.160    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.889ns  (logic 5.294ns (38.120%)  route 8.594ns (61.880%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=16, routed)          4.527     6.028    alu_manual/io_button_IBUF[2]
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.152 r  alu_manual/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.728     6.879    alu_manual/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.003 r  alu_manual/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.340    10.343    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.889 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.889    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.721ns  (logic 5.299ns (38.623%)  route 8.421ns (61.377%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=8, routed)           4.428     5.930    alu_manual/io_button_IBUF[3]
    SLICE_X62Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.054 r  alu_manual/io_led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.795     6.850    alu_manual/io_led_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.974 r  alu_manual/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.197    10.171    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    13.721 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.721    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.313ns  (logic 5.299ns (39.804%)  route 8.014ns (60.196%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=16, routed)          3.986     5.487    alu_manual/io_button_IBUF[2]
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124     5.611 r  alu_manual/io_led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.824     6.435    alu_manual/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.559 r  alu_manual/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.203     9.763    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    13.313 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.313    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.207ns  (logic 5.297ns (40.108%)  route 7.910ns (59.892%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=16, routed)          3.891     5.392    alu_manual/io_button_IBUF[2]
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.516 r  alu_manual/io_led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.320     5.836    alu_manual/io_led_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  alu_manual/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.698     9.659    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    13.207 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.207    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.317ns  (logic 5.183ns (42.084%)  route 7.133ns (57.916%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=16, routed)          3.889     5.390    alu_manual/io_button_IBUF[2]
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.514 r  alu_manual/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.244     8.758    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    12.317 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.317    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.295ns  (logic 5.128ns (41.705%)  route 7.167ns (58.295%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=16, routed)          3.214     4.715    alu_manual/io_button_IBUF[2]
    SLICE_X62Y31         LUT5 (Prop_lut5_I0_O)        0.124     4.839 r  alu_manual/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.953     8.792    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    12.295 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.295    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.215ns  (logic 5.169ns (42.314%)  route 7.047ns (57.686%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=16, routed)          3.748     5.249    alu_manual/io_button_IBUF[2]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.373 r  alu_manual/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.298     8.671    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    12.215 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.215    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.208ns  (logic 5.172ns (42.366%)  route 7.036ns (57.634%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=16, routed)          4.034     5.534    alu_manual/io_button_IBUF[2]
    SLICE_X62Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.658 r  alu_manual/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.003     8.661    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    12.208 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.208    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.509ns  (logic 1.515ns (43.178%)  route 1.994ns (56.822%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=16, routed)          1.402     1.670    alu_manual/io_button_IBUF[2]
    SLICE_X65Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.715 r  alu_manual/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.592     2.307    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.509 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.509    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.675ns  (logic 1.548ns (42.126%)  route 2.127ns (57.874%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=16, routed)          1.132     1.389    alu_manual/io_button_IBUF[1]
    SLICE_X64Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.434 r  alu_manual/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.995     2.428    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.675 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.675    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.705ns  (logic 1.543ns (41.663%)  route 2.161ns (58.337%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=16, routed)          1.363     1.619    alu_manual/io_button_IBUF[1]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.664 r  alu_manual/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.799     2.463    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.705 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.705    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.714ns  (logic 1.552ns (41.781%)  route 2.162ns (58.219%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=16, routed)          1.227     1.484    alu_manual/io_button_IBUF[1]
    SLICE_X64Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.529 r  alu_manual/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.935     2.464    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.714 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.714    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.723ns  (logic 1.551ns (41.671%)  route 2.172ns (58.329%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=16, routed)          1.285     1.542    alu_manual/io_button_IBUF[1]
    SLICE_X63Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.587 r  alu_manual/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.887     2.473    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.723 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.723    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.786ns  (logic 1.544ns (40.780%)  route 2.242ns (59.220%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=16, routed)          1.395     1.652    alu_manual/io_button_IBUF[1]
    SLICE_X61Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.697 r  alu_manual/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.847     2.544    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.786 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.786    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.817ns  (logic 1.556ns (40.756%)  route 2.261ns (59.244%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=16, routed)          1.356     1.613    alu_manual/io_button_IBUF[1]
    SLICE_X62Y32         LUT5 (Prop_lut5_I4_O)        0.045     1.658 r  alu_manual/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.905     2.563    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.817 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.817    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.818ns  (logic 1.553ns (40.662%)  route 2.266ns (59.338%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=16, routed)          1.310     1.566    alu_manual/io_button_IBUF[1]
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.611 r  alu_manual/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.956     2.567    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.818 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.818    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.849ns  (logic 1.550ns (40.264%)  route 2.299ns (59.736%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=16, routed)          1.409     1.665    alu_manual/io_button_IBUF[1]
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.710 r  alu_manual/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.891     2.601    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.849 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.849    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_dff_b_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.528ns  (logic 4.253ns (36.895%)  route 7.275ns (63.105%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X58Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[3]/Q
                         net (fo=72, routed)          3.282     8.943    alu_manual/D_dff_b_q[3]
    SLICE_X62Y33         LUT5 (Prop_lut5_I3_O)        0.124     9.067 r  alu_manual/io_led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.795     9.862    alu_manual/io_led_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.986 r  alu_manual/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.197    13.183    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    16.733 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.733    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_dff_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.187ns  (logic 4.476ns (40.009%)  route 6.711ns (59.991%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[1]/Q
                         net (fo=64, routed)          2.050     7.711    alu_manual/D_dff_b_q[1]
    SLICE_X60Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.835 r  alu_manual/io_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.957     8.792    alu_manual/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.146     8.938 r  alu_manual/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.704    12.642    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.750    16.391 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.391    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_dff_b_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.580ns  (logic 4.255ns (40.217%)  route 6.325ns (59.783%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X58Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[2]/Q
                         net (fo=66, routed)          1.825     7.486    alu_manual/D_dff_b_q[2]
    SLICE_X60Y34         LUT5 (Prop_lut5_I3_O)        0.124     7.610 r  alu_manual/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.658     8.267    alu_manual/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.391 r  alu_manual/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.842    12.233    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    15.784 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.784    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_dff_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 4.250ns (41.683%)  route 5.946ns (58.317%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[0]/Q
                         net (fo=44, routed)          1.878     7.538    alu_manual/D_dff_b_q[0]
    SLICE_X62Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.662 r  alu_manual/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.728     8.390    alu_manual/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.514 r  alu_manual/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.340    11.854    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.400 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.400    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_dff_b_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.101ns  (logic 4.083ns (40.420%)  route 6.018ns (59.580%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.203    alu_manual/CLK
    SLICE_X61Y26         FDRE                                         r  alu_manual/D_dff_b_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  alu_manual/D_dff_b_q_reg[14]/Q
                         net (fo=11, routed)          2.065     7.724    alu_manual/D_dff_b_q[14]
    SLICE_X62Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.848 r  alu_manual/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.953    11.802    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    15.304 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.304    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.897ns  (logic 4.380ns (44.257%)  route 5.517ns (55.743%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.633     5.217    alu_manual/CLK
    SLICE_X61Y37         FDRE                                         r  alu_manual/FSM_onehot_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  alu_manual/FSM_onehot_D_state_q_reg[2]/Q
                         net (fo=11, routed)          1.138     6.812    alu_manual/D_dff_b_d
    SLICE_X59Y37         LUT4 (Prop_lut4_I3_O)        0.153     6.965 r  alu_manual/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.379    11.343    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.771    15.114 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.114    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_dff_a_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.832ns  (logic 4.121ns (41.913%)  route 5.711ns (58.087%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y24         FDRE                                         r  alu_manual/D_dff_a_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_dff_a_q_reg[6]/Q
                         net (fo=38, routed)          2.888     8.545    alu_manual/D_dff_a_q[6]
    SLICE_X64Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.669 r  alu_manual/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.824    11.493    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    15.034 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.034    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 4.381ns (44.898%)  route 5.376ns (55.102%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.633     5.217    alu_manual/CLK
    SLICE_X61Y37         FDRE                                         r  alu_manual/FSM_onehot_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  alu_manual/FSM_onehot_D_state_q_reg[2]/Q
                         net (fo=11, routed)          1.138     6.812    alu_manual/D_dff_b_d
    SLICE_X59Y37         LUT4 (Prop_lut4_I3_O)        0.153     6.965 r  alu_manual/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.238    11.203    io_segment_OBUF[2]
    T8                   OBUF (Prop_obuf_I_O)         3.772    14.974 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.974    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.706ns  (logic 4.159ns (42.845%)  route 5.548ns (57.155%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.633     5.217    alu_manual/CLK
    SLICE_X61Y37         FDRE                                         r  alu_manual/FSM_onehot_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  alu_manual/FSM_onehot_D_state_q_reg[2]/Q
                         net (fo=11, routed)          1.138     6.812    alu_manual/D_dff_b_d
    SLICE_X59Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.936 r  alu_manual/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.409    11.345    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    14.924 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.924    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_dff_b_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.687ns  (logic 4.254ns (43.917%)  route 5.433ns (56.083%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  alu_manual/D_dff_b_q_reg[4]/Q
                         net (fo=74, routed)          1.405     7.066    alu_manual/D_dff_b_q[4]
    SLICE_X61Y32         LUT5 (Prop_lut5_I3_O)        0.124     7.190 r  alu_manual/io_led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.824     8.014    alu_manual/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.138 r  alu_manual/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.203    11.341    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    14.891 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.891    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_indicator_state_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.414ns (72.923%)  route 0.525ns (27.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.536    alu_manual/CLK
    SLICE_X62Y37         FDSE                                         r  alu_manual/D_indicator_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDSE (Prop_fdse_C_Q)         0.128     1.664 r  alu_manual/D_indicator_state_q_reg[1]/Q
                         net (fo=1, routed)           0.525     2.189    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.475 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.475    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_indicator_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.371ns (69.745%)  route 0.595ns (30.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.536    alu_manual/CLK
    SLICE_X62Y37         FDSE                                         r  alu_manual/D_indicator_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  alu_manual/D_indicator_state_q_reg[0]/Q
                         net (fo=1, routed)           0.595     2.271    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.501 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.501    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_output_alu_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.363ns (64.942%)  route 0.736ns (35.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.535    alu_manual/CLK
    SLICE_X63Y35         FDRE                                         r  alu_manual/D_output_alu_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  alu_manual/D_output_alu_q_reg[18]/Q
                         net (fo=1, routed)           0.736     2.412    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.634 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.634    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_output_alu_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.428ns (67.088%)  route 0.700ns (32.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.536    alu_manual/CLK
    SLICE_X64Y37         FDRE                                         r  alu_manual/D_output_alu_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  alu_manual/D_output_alu_q_reg[17]/Q
                         net (fo=1, routed)           0.700     2.384    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.280     3.664 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.664    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_output_alu_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.390ns (64.892%)  route 0.752ns (35.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.536    alu_manual/CLK
    SLICE_X64Y37         FDRE                                         r  alu_manual/D_output_alu_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  alu_manual/D_output_alu_q_reg[16]/Q
                         net (fo=1, routed)           0.752     2.452    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.677 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.677    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_output_alu_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.388ns (59.785%)  route 0.933ns (40.215%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.529    alu_manual/CLK
    SLICE_X65Y27         FDRE                                         r  alu_manual/D_output_alu_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  alu_manual/D_output_alu_q_reg[15]/Q
                         net (fo=1, routed)           0.342     2.011    alu_manual/D_output_alu_q[15]
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.045     2.056 r  alu_manual/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.592     2.648    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.850 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.850    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_output_alu_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.428ns (59.889%)  route 0.957ns (40.111%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.534    alu_manual/CLK
    SLICE_X61Y34         FDRE                                         r  alu_manual/D_output_alu_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  alu_manual/D_output_alu_q_reg[7]/Q
                         net (fo=1, routed)           0.109     1.784    alu_manual/D_output_alu_q[7]
    SLICE_X61Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  alu_manual/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.847     2.676    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.919 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.919    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_output_alu_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.428ns (59.776%)  route 0.961ns (40.224%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.587     1.531    alu_manual/CLK
    SLICE_X59Y31         FDRE                                         r  alu_manual/D_output_alu_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  alu_manual/D_output_alu_q_reg[6]/Q
                         net (fo=1, routed)           0.162     1.834    alu_manual/D_output_alu_q[6]
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  alu_manual/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.799     2.677    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.919 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.919    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_output_alu_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.434ns (58.585%)  route 1.014ns (41.415%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.534    alu_manual/CLK
    SLICE_X62Y33         FDRE                                         r  alu_manual/D_output_alu_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  alu_manual/D_output_alu_q_reg[8]/Q
                         net (fo=1, routed)           0.123     1.798    alu_manual/D_output_alu_q[8]
    SLICE_X62Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.843 r  alu_manual/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.891     2.734    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.982 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.982    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_output_alu_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.436ns (57.140%)  route 1.077ns (42.860%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X63Y32         FDRE                                         r  alu_manual/D_output_alu_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/D_output_alu_q_reg[9]/Q
                         net (fo=1, routed)           0.190     1.864    alu_manual/D_output_alu_q[9]
    SLICE_X63Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.909 r  alu_manual/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.887     2.796    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.046 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.046    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.081ns  (logic 1.634ns (26.866%)  route 4.448ns (73.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.454     4.964    reset_cond/rst_n_IBUF
    SLICE_X56Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.088 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.993     6.081    reset_cond/M_reset_cond_in
    SLICE_X59Y29         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.912    reset_cond/CLK
    SLICE_X59Y29         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            alu_manual/D_dff_b_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.820ns  (logic 1.474ns (25.323%)  route 4.346ns (74.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.346     5.820    alu_manual/io_dip_IBUF[0]
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504     4.909    alu_manual/CLK
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            alu_manual/D_dff_b_q_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.474ns (26.054%)  route 4.183ns (73.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.183     5.657    alu_manual/io_dip_IBUF[0]
    SLICE_X61Y24         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.501     4.906    alu_manual/CLK
    SLICE_X61Y24         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]_replica_1/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            alu_manual/D_dff_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.631ns  (logic 1.474ns (26.174%)  route 4.157ns (73.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.157     5.631    alu_manual/io_dip_IBUF[0]
    SLICE_X60Y26         FDRE                                         r  alu_manual/D_dff_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503     4.908    alu_manual/CLK
    SLICE_X60Y26         FDRE                                         r  alu_manual/D_dff_a_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 1.634ns (29.038%)  route 3.993ns (70.962%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.454     4.964    reset_cond/rst_n_IBUF
    SLICE_X56Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.088 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     5.627    reset_cond/M_reset_cond_in
    SLICE_X56Y26         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.438     4.843    reset_cond/CLK
    SLICE_X56Y26         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 1.634ns (29.038%)  route 3.993ns (70.962%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.454     4.964    reset_cond/rst_n_IBUF
    SLICE_X56Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.088 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     5.627    reset_cond/M_reset_cond_in
    SLICE_X56Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.438     4.843    reset_cond/CLK
    SLICE_X56Y26         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 1.634ns (29.038%)  route 3.993ns (70.962%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.454     4.964    reset_cond/rst_n_IBUF
    SLICE_X56Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.088 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     5.627    reset_cond/M_reset_cond_in
    SLICE_X56Y26         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.438     4.843    reset_cond/CLK
    SLICE_X56Y26         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            alu_manual/D_dff_a_q_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 1.471ns (28.177%)  route 3.750ns (71.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=3, routed)           3.750     5.221    alu_manual/io_dip_IBUF[1]
    SLICE_X59Y28         FDRE                                         r  alu_manual/D_dff_a_q_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506     4.911    alu_manual/CLK
    SLICE_X59Y28         FDRE                                         r  alu_manual/D_dff_a_q_reg[1]_replica/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu_manual/D_dff_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.085ns  (logic 1.536ns (30.205%)  route 3.549ns (69.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=2, routed)           3.549     5.085    alu_manual/io_dip_IBUF[14]
    SLICE_X63Y28         FDRE                                         r  alu_manual/D_dff_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.912    alu_manual/CLK
    SLICE_X63Y28         FDRE                                         r  alu_manual/D_dff_a_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            alu_manual/D_dff_b_q_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.063ns  (logic 1.474ns (29.106%)  route 3.590ns (70.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           3.590     5.063    alu_manual/io_dip_IBUF[0]
    SLICE_X56Y24         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.436     4.841    alu_manual/CLK
    SLICE_X56Y24         FDRE                                         r  alu_manual/D_dff_b_q_reg[0]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            alu_manual/D_dff_alufn_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.244ns (29.430%)  route 0.585ns (70.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=1, routed)           0.585     0.829    alu_manual/io_dip_IBUF[17]
    SLICE_X65Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.051    alu_manual/CLK
    SLICE_X65Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            alu_manual/D_dff_alufn_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.254ns (27.362%)  route 0.675ns (72.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=1, routed)           0.675     0.929    alu_manual/io_dip_IBUF[18]
    SLICE_X64Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.051    alu_manual/CLK
    SLICE_X64Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            alu_manual/D_dff_alufn_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.257ns (27.477%)  route 0.678ns (72.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=1, routed)           0.678     0.935    alu_manual/io_dip_IBUF[19]
    SLICE_X64Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.051    alu_manual/CLK
    SLICE_X64Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            alu_manual/D_dff_alufn_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.254ns (26.155%)  route 0.717ns (73.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=1, routed)           0.717     0.971    alu_manual/io_dip_IBUF[16]
    SLICE_X63Y37         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     2.052    alu_manual/CLK
    SLICE_X63Y37         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            alu_manual/D_dff_alufn_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.240ns (24.538%)  route 0.738ns (75.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=1, routed)           0.738     0.978    alu_manual/io_dip_IBUF[21]
    SLICE_X64Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.051    alu_manual/CLK
    SLICE_X64Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            alu_manual/D_dff_alufn_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.243ns (24.488%)  route 0.749ns (75.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=1, routed)           0.749     0.992    alu_manual/io_dip_IBUF[20]
    SLICE_X64Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.051    alu_manual/CLK
    SLICE_X64Y36         FDRE                                         r  alu_manual/D_dff_alufn_q_reg[4]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            alu_manual/next/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.260ns (25.393%)  route 0.763ns (74.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.763     1.023    alu_manual/next/sync/io_button_IBUF[0]
    SLICE_X61Y50         FDRE                                         r  alu_manual/next/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.052    alu_manual/next/sync/CLK
    SLICE_X61Y50         FDRE                                         r  alu_manual/next/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            alu_manual/D_dff_a_q_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.253ns (24.228%)  route 0.792ns (75.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=5, routed)           0.792     1.045    alu_manual/io_dip_IBUF[2]
    SLICE_X61Y28         FDRE                                         r  alu_manual/D_dff_a_q_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.852     2.042    alu_manual/CLK
    SLICE_X61Y28         FDRE                                         r  alu_manual/D_dff_a_q_reg[2]_replica/C

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            alu_manual/D_dff_b_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.236ns (22.020%)  route 0.836ns (77.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=2, routed)           0.836     1.071    alu_manual/io_dip_IBUF[4]
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.851     2.041    alu_manual/CLK
    SLICE_X61Y27         FDRE                                         r  alu_manual/D_dff_b_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            alu_manual/D_dff_a_q_reg[2]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.253ns (23.369%)  route 0.831ns (76.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=5, routed)           0.831     1.084    alu_manual/io_dip_IBUF[2]
    SLICE_X58Y28         FDRE                                         r  alu_manual/D_dff_a_q_reg[2]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.852     2.042    alu_manual/CLK
    SLICE_X58Y28         FDRE                                         r  alu_manual/D_dff_a_q_reg[2]_replica_1/C





