{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1543732327682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543732327699 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pframe EP4CE15E22C8 " "Selected device EP4CE15E22C8 for design \"pframe\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543732327749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543732327805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543732327805 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_cmd_pad " "Input \"mc_cmd_pad\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 41 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543732327849 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 uart_rx_pad " "Input \"uart_rx_pad\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 36 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543732327849 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_dat_pad\[0\] " "Input \"mc_dat_pad\[0\]\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 40 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543732327849 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_dat_pad\[1\] " "Input \"mc_dat_pad\[1\]\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 40 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543732327849 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_dat_pad\[2\] " "Input \"mc_dat_pad\[2\]\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 40 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543732327849 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 mc_dat_pad\[3\] " "Input \"mc_dat_pad\[3\]\" that is fed by the compensated output clock of PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 40 0 0 } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1543732327849 ""}  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1543732327849 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_PLL_PRESERVE_COUNTER_ORDER_OPTION_USED" "advanced parameters are being used " "Clock router will preserve the counter order because advanced parameters are being used" {  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15550 "Clock router will preserve the counter order because %1!s!" 0 0 "Design Software" 0 -1 1543732327859 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543732327859 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543732327859 ""}  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543732327859 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|fast_clock 7 2 -90 -1429 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-1429 ps) for fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|fast_clock port" {  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 81 2 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543732327860 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|slow_clock 1 2 -13 -1429 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-1429 ps) for fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|slow_clock port" {  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 85 2 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543732327860 ""}  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 81 2 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543732327860 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543732327861 ""}  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543732327861 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1543732328084 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543732328306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543732328306 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543732328306 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543732328306 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543732328324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543732328324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543732328324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543732328324 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543732328328 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543732328762 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "5 " "Following 5 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx0_pad rx0_pad(n) " "Pin \"rx0_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx0_pad(n)\"" {  } { { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { rx0_pad } } } { "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx0_pad" } { 0 "rx0_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { rx0_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543732329171 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx1_pad rx1_pad(n) " "Pin \"rx1_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx1_pad(n)\"" {  } { { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { rx1_pad } } } { "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx1_pad" } { 0 "rx1_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { rx1_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543732329171 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx2_pad rx2_pad(n) " "Pin \"rx2_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx2_pad(n)\"" {  } { { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { rx2_pad } } } { "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx2_pad" } { 0 "rx2_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { rx2_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543732329171 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx3_pad rx3_pad(n) " "Pin \"rx3_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx3_pad(n)\"" {  } { { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { rx3_pad } } } { "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx3_pad" } { 0 "rx3_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { rx3_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543732329171 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "clk_pad clk_pad(n) " "Pin \"clk_pad\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"clk_pad(n)\"" {  } { { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { clk_pad } } } { "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_pad" } { 0 "clk_pad(n)" } } } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.0/quartus/linux64/pin_planner.ppl" { clk_pad(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1543732329171 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1543732329171 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "55 60 " "No exact pin location assignment(s) for 55 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543732329328 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 and the PLL pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M2 pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 " "The values of the parameter \"M2\" do not match for the PLL atoms pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 and PLL pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M2 pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M2\" for the PLL atom pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1543732329340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M2 pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M2\" for the PLL atom pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1543732329340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1543732329340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N2 pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 " "The values of the parameter \"N2\" do not match for the PLL atoms pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 and PLL pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N2 pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 0 " "The value of the parameter \"N2\" for the PLL atom pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1543732329340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N2 pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N2\" for the PLL atom pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1543732329340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1543732329340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOCK C pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 " "The values of the parameter \"LOCK C\" do not match for the PLL atoms pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 and PLL pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOCK C pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 4 " "The value of the parameter \"LOCK C\" for the PLL atom pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1543732329340 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOCK C pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 0 " "The value of the parameter \"LOCK C\" for the PLL atom pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1543732329340 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1543732329340 ""}  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4323 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 80 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1543732329340 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|fast_clock 7 2 -90 -1429 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-1429 ps) for fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|fast_clock port" {  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 81 2 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543732329489 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|slow_clock 1 2 -13 -1429 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-1429 ps) for fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|slow_clock port" {  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 85 2 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543732329489 ""}  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 81 2 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543732329489 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543732329491 ""}  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543732329491 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/pframe.sdc " "Reading SDC File: '../rtl/pframe.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1543732330683 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_3x5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_3x5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543732330755 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_x1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_x1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543732330755 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_x1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_x1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543732330755 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]\} " "create_generated_clock -source \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543732330755 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]\} " "create_generated_clock -source \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543732330755 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1543732330755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1543732330755 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\] " "Node: spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_dat\[9\] spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\] " "Register spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_dat\[9\] is being clocked by spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543732330784 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1543732330784 "|pframe|spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_read\|gray_count\[8\] " "Node: fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_read\|gray_count\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|status fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_read\|gray_count\[8\] " "Register fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|status is being clocked by fpd_link:FPD_Link\|vgafb:vgafb\|asfifo:fifo\|asfifo_graycounter:counter_read\|gray_count\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543732330784 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1543732330784 "|pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read|gray_count[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\] " "Node: spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|altsyncram:ram_rtl_0\|altsyncram_00d1:auto_generated\|ram_block1a25~portb_address_reg0 spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\] " "Register spi_flash:spi_flash\|simple_dual_ram:page_pgm_mem\|altsyncram:ram_rtl_0\|altsyncram_00d1:auto_generated\|ram_block1a25~portb_address_reg0 is being clocked by spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1543732330784 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1543732330784 "|pframe|spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543732330879 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1543732330882 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543732330882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543732330882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk50_pad " "  20.000    clk50_pad" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543732330882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.714 FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\] " "   5.714 FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543732330882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\] " "  40.000 FPD_Link\|lvds\|lvds_tx\|auto_generated\|lvds_tx_pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543732330882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 pll_3x5\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543732330882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543732330882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 pll_x1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1543732330882 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1543732330882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50_pad~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50_pad~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543732332298 ""}  } { { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 23745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543732332298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|fast_clock (placed in counter C0 of PLL_3) " "Automatically promoted node fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|fast_clock (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543732332298 ""}  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 69 2 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543732332298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|slow_clock (placed in counter C1 of PLL_3) " "Automatically promoted node fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|slow_clock (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543732332298 ""}  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 69 2 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543732332298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543732332298 ""}  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543732332298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543732332298 ""}  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543732332298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543732332298 ""}  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 4323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543732332298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\]  " "Automatically promoted node spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543732332298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\] " "Destination node spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\]" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\]~0 " "Destination node spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|clk_cnt\[2\]~0" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 7857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_clk_pad~output " "Destination node spi_clk_pad~output" {  } { { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 23719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543732332298 ""}  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543732332298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\]  " "Automatically promoted node spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|spi_op_cnt\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543732332298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Add1~8 " "Destination node spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Add1~8" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 105 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 7826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Mux2~20 " "Destination node spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Mux2~20" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 7254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Selector0~0 " "Destination node spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Selector0~0" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 7275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Mux0~4 " "Destination node spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Mux0~4" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 7286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Equal0~2 " "Destination node spi_flash:spi_flash\|flash_ctrl:flash_ctrl\|Equal0~2" {  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 7784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543732332298 ""}  } { { "../../../cores/spi_flash/rtl/flash_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/spi_flash/rtl/flash_ctrl.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543732332298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal1~6  " "Automatically promoted node Equal1~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|ba\[0\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|ba\[0\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|ba\[1\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|ba\[1\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[0\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[0\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[1\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[1\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[2\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[2\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[3\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[3\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[4\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[4\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[5\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[5\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[6\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[6\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[7\] " "Destination node wb_sdram_ctrl:wb_sdram_ctrl\|sdram_ctrl:sdram_ctrl\|a\[7\]" {  } { { "../../../cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543732332299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1543732332299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543732332299 ""}  } { { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 0 { 0 ""} 0 7297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543732332299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543732333512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543732333529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543732333530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543732333554 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543732333583 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543732333615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543732334251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1543732334269 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 Embedded multiplier block " "Packed 14 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1543732334269 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "14 " "Created 14 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1543732334269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543732334269 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 2.5V 3 29 21 " "Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 3 input, 29 output, 21 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543732334351 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543732334351 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543732334351 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543732334352 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543732334352 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 3 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543732334352 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 12 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543732334352 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 7 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543732334352 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 4 6 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543732334352 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543732334352 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543732334352 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543732334352 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543732334352 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 clk\[1\] sdram_clk_pad~output " "PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk_pad~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1543732334456 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll 0 " "PLL \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll driven by pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"fpd_link:FPD_Link\|video_lvds:lvds\|altlvds_tx:lvds_tx\|lvds_tx_1iq1:auto_generated\|lvds_tx_pll\" is driven by pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 81 2 0 } } { "altlvds_tx.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "../../../cores/lvds/rtl/video_lvds.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v" 63 0 0 } } { "../../../cores/lvds/rtl/fpd_link.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v" 112 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 350 0 0 } } { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_3x5.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 195 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1543732334460 ""}  } { { "db/lvds_tx_1iq1.tdf" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/lvds_tx_1iq1.tdf" 81 2 0 } } { "altlvds_tx.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "../../../cores/lvds/rtl/video_lvds.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/lvds/rtl/video_lvds.v" 63 0 0 } } { "../../../cores/lvds/rtl/fpd_link.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/cores/lvds/rtl/fpd_link.v" 112 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 350 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1543732334460 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 0 " "PLL \"pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_3x5.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 195 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1543732334461 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 0 " "PLL \"pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1 driven by clk50_pad~inputclkctrl which is OUTCLK output port of Clock control block type node clk50_pad~inputclkctrl " "Input port INCLK\[0\] of node \"pll_3x5:pll_3x5\|altpll:altpll_component\|pll_3x5_altpll:auto_generated\|pll1\" is driven by clk50_pad~inputclkctrl which is OUTCLK output port of Clock control block type node clk50_pad~inputclkctrl" {  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_3x5.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 195 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 6 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1543732334463 ""}  } { { "db/pll_3x5_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_3x5_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_3x5.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_3x5.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 195 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1543732334463 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1543732334947 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1543732337264 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543732337448 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543732337474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543732338820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543732341011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543732341106 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543732369096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543732369097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543732370798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543732378624 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543732378624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543732398262 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.74 " "Total time spent on timing analysis during the Fitter is 11.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543732398677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543732398777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543732399790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543732399796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543732401215 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543732403345 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1 0 " "PLL \"pll_x1:pll_x1\|altpll:altpll_component\|pll_x1_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/pll_x1_altpll.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/db/pll_x1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll_x1.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pll_x1.v" 98 0 0 } } { "../rtl/pframe.v" "" { Text "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/rtl/pframe.v" 187 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1543732404118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/output_files/pframe.fit.smsg " "Generated suppressed messages file /home/alexx/soft/Nextcloud/projects/github/photoframe/board/ep4ce15/syn/output_files/pframe.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543732404854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1640 " "Peak virtual memory: 1640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543732406479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  2 12:33:26 2018 " "Processing ended: Sun Dec  2 12:33:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543732406479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543732406479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543732406479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543732406479 ""}
