$date
	Sat Oct 22 21:59:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#878363
b10101 !
1"
#878366
b10101 &
b10101 %
1$
#878367
0"
#878370
b1000000 &
b1000000 %
#878374
b100000 &
b100000 %
#878378
b10000 &
b10000 %
#878382
b1000 &
b1000 %
#878386
b100 &
b100 %
#878390
b10 &
b10 %
#878394
b1 &
b1 %
1#
#878398
b0 &
0#
b0 %
0$
#1861026
b10111 &
b10111 %
1$
b10111 !
1"
#1861027
0"
#1861030
b1000110 &
b1000110 %
#1861034
b100011 &
b100011 %
#1861038
b1101010 &
b1101010 %
#1861042
b110101 &
b110101 %
#1861046
b10100000 &
b10100000 %
#1861050
b1010000 &
b1010000 %
#1861054
b101000 &
b101000 %
#1861058
b10100 &
b10100 %
#1861062
b1010 &
b1010 %
#1861066
b101 &
b101 %
#1861070
b10000 &
b10000 %
#1861074
b1000 &
b1000 %
#1861078
b100 &
b100 %
#1861082
b10 &
b10 %
#1861086
b1 &
1#
b1 %
#1861090
b0 &
b0 %
0#
0$
#2880892
b1 !
1"
#2880894
b1 &
b1 %
1$
#2880895
0"
#2880898
1#
#2880902
b0 &
0#
b0 %
0$
#4500012
