# HW JPEG encoder written by Google DSLX and Verilog HDL
## Introduction
HW JPEG encoder is ......

## Directories
- core: Core of KASUMI
- cache: (Under Construction) Cache Memory
- test_mem: Register File and Block RAM for Test
- kasumi.v: (Under Construction) Top of KASUMI
- kasumi_test.v: Top of KASUMI for Test

## Environment of Evaluation
### Simulation
Icarus Verilog and GtkWave on ubuntu linux

### FPGA
gowin

## License
MIT License

## Written by
NISHIHARU

## Special Thanks
- Yasuhiko Nakashima, NAIST: Support of Zynq FPGA Board and Advice of How to Design
