<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Abdul Aziz | Digital Hardware Engineer</title>
  <link rel="stylesheet" href="style.css" />
</head>
<body>

  <div class="container">

    <!-- HEADER -->
    <header>
      <h1>Abdul Aziz</h1>
      <p class="subtitle">Digital Hardware Engineer</p>
      <p class="tags">
        RTL Design · FPGA Prototyping · Embedded Systems
      </p>

      <p class="intro">
        I design and prototype digital systems using RTL and FPGA,
        with embedded firmware for system integration and validation.
        My interests include digital signal processing, hardware acceleration,
        and bridging RTL with real-world systems.
      </p>
    </header>

    <hr/>

    <!-- PROJECTS -->
    <section>
      <h2>Selected Projects</h2>

      <div class="project">
        <h3>FPGA-based CORDIC Processor</h3>
        <ul>
          <li>Designed pipelined fixed-point CORDIC algorithm in Verilog</li>
          <li>Implemented and verified on Intel Cyclone IV FPGA</li>
          <li>Achieved timing closure at 100&nbsp;MHz</li>
        </ul>
        <div class="links">
          <a href="#" target="_blank">GitHub Repo</a>
          <a href="#" target="_blank">Design PDF</a>
        </div>
      </div>

      <div class="project">
        <h3>IMU Data Processing & Serial Interface</h3>
        <ul>
          <li>Generated and transmitted IMU data to FPGA via UART</li>
          <li>Python used for data generation and testing</li>
          <li>C firmware for serial communication and integration</li>
        </ul>
        <div class="links">
          <a href="#" target="_blank">GitHub Repo</a>
        </div>
      </div>

    </section>

    <hr/>

    <!-- SKILLS -->
    <section>
      <h2>Technical Skills</h2>

      <ul class="skills">
        <li><strong>RTL Design:</strong> Verilog, FSM, pipelining, fixed-point arithmetic</li>
        <li><strong>FPGA:</strong> Intel Cyclone IV, Quartus, timing analysis</li>
        <li><strong>Embedded:</strong> C firmware, UART, system integration</li>
        <li><strong>Tools:</strong> ModelSim / Questa, Git, Python</li>
      </ul>
    </section>

    <hr/>

    <!-- FOOTER -->
    <footer>
      <p>
        GitHub:
        <a href="https://github.com/AbdAziz12" target="_blank">
          github.com/AbdAziz12
        </a>
      </p>
    </footer>

  </div>

</body>
</html>
