// Seed: 2875487438
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    input reg id_5,
    input logic id_6
    , id_18,
    output id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    input id_15,
    input logic id_16,
    output reg id_17
);
  always @(1) begin
    SystemTFIdentifier;
    @(posedge id_10) id_17 = 1'b0;
  end
  logic id_19;
  always @(posedge 1) begin
    id_1 <= id_11;
    if (1 - 1 & 1) begin
      id_7  = id_15 == 1;
      id_17 = id_3;
      if (id_4 - 1) id_17 <= id_4 == 1;
      assume #1  (1 < 1);
      id_1 <= id_5;
      {1'h0, 1} <= 1;
      id_1 = 1;
      SystemTFIdentifier(id_13, 1);
      {id_8, 1'd0} = id_2;
      id_1 <= 1;
    end
  end
endmodule
