
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 321.008 ; gain = 72.648
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 467.211 ; gain = 99.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/top.vhd:18]
	Parameter N bound to: 16 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter L bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'val' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/top.vhd:62]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/top.vhd:62]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'D:/aulas/cr/projects/prep_test2/prep_test2.runs/synth_1/.Xil/Vivado-2040-DESKTOP-UEV5SH3/realtime/dist_mem_gen_0_stub.vhdl:5' bound to instance 'mem_1' of component 'dist_mem_gen_0' [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/top.vhd:107]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/aulas/cr/projects/prep_test2/prep_test2.runs/synth_1/.Xil/Vivado-2040-DESKTOP-UEV5SH3/realtime/dist_mem_gen_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'dist_mem_gen_1' declared at 'D:/aulas/cr/projects/prep_test2/prep_test2.runs/synth_1/.Xil/Vivado-2040-DESKTOP-UEV5SH3/realtime/dist_mem_gen_1_stub.vhdl:5' bound to instance 'mem_2' of component 'dist_mem_gen_1' [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/top.vhd:111]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [D:/aulas/cr/projects/prep_test2/prep_test2.runs/synth_1/.Xil/Vivado-2040-DESKTOP-UEV5SH3/realtime/dist_mem_gen_1_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'Unroll_ROM' [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/unroll.vhd:19]
	Parameter data_width bound to: 8 - type: integer 
	Parameter address_bits bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Unroll_ROM' (1#1) [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/unroll.vhd:19]
INFO: [Synth 8-638] synthesizing module 'sendToDisp' [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/imports/bcd_disp_individual_en/disp.vhd:15]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/imports/bcd_disp_individual_en/disp.vhd:23]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/imports/bcd_disp_individual_en/segment_decoder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (2#1) [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/imports/bcd_disp_individual_en/segment_decoder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sendToDisp' (3#1) [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/imports/bcd_disp_individual_en/disp.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element idx_reg was removed.  [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/top.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element spo_1_reg was removed.  [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/top.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element spo_2_reg was removed.  [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/top.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/new/top.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 523.230 ; gain = 155.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 523.230 ; gain = 155.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 523.230 ; gain = 155.234
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'mem_1'
Finished Parsing XDC File [d:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'mem_1'
Parsing XDC File [d:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'mem_2'
Finished Parsing XDC File [d:/aulas/cr/projects/prep_test2/prep_test2.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'mem_2'
Parsing XDC File [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:207]
Finished Parsing XDC File [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/aulas/cr/projects/prep_test2/prep_test2.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.684 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 854.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.684 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 854.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 854.684 ; gain = 486.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 854.684 ; gain = 486.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 854.684 ; gain = 486.688
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_in_N" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'top'
INFO: [Synth 8-5544] ROM "n_val" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0001 |                               00
                    load |                             0010 |                               01
                 sorting |                             0100 |                               10
                  finish |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 854.684 ; gain = 486.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module Unroll_ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module segment_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input      7 Bit        Muxes := 1     
Module sendToDisp 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 854.684 ; gain = 486.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 859.453 ; gain = 491.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 861.074 ; gain = 493.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 882.148 ; gain = 514.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 882.148 ; gain = 514.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 882.148 ; gain = 514.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 882.148 ; gain = 514.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 882.148 ; gain = 514.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 882.148 ; gain = 514.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 882.148 ; gain = 514.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |dist_mem_gen_0_bbox_0 |     1|
|2     |dist_mem_gen_1_bbox_1 |     1|
|3     |BUFG                  |     1|
|4     |CARRY4                |     5|
|5     |LUT1                  |     3|
|6     |LUT2                  |     6|
|7     |LUT3                  |    10|
|8     |LUT4                  |   130|
|9     |LUT5                  |     5|
|10    |LUT6                  |   115|
|11    |MUXF7                 |    32|
|12    |FDRE                  |   299|
|13    |IBUF                  |     6|
|14    |OBUF                  |    15|
+------+----------------------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   643|
|2     |  sendToDisp |sendToDisp   |    42|
|3     |  unrol_2    |Unroll_ROM   |   280|
|4     |  unroll_1   |Unroll_ROM_0 |   271|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 882.148 ; gain = 514.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 882.148 ; gain = 182.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 882.148 ; gain = 514.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 882.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 882.148 ; gain = 525.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 882.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/aulas/cr/projects/prep_test2/prep_test2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 04:54:35 2019...
