design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
alinx_ov5640.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/0eaa/alinx_ov5640.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
cmos_8_16bit.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/0eaa/cmos_8_16bit.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_ov5640_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ov5640_0_0/sim/design_1_ov5640_0_0.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi_vdma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi_vdma_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vdma_1_0/sim/design_1_axi_vdma_1_0.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
tdata_design_1_axis_subset_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdata_design_1_axis_subset_converter_0_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
tuser_design_1_axis_subset_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tuser_design_1_axis_subset_converter_0_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
tstrb_design_1_axis_subset_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tstrb_design_1_axis_subset_converter_0_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
tkeep_design_1_axis_subset_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tkeep_design_1_axis_subset_converter_0_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
tid_design_1_axis_subset_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tid_design_1_axis_subset_converter_0_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
tdest_design_1_axis_subset_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdest_design_1_axis_subset_converter_0_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
tlast_design_1_axis_subset_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tlast_design_1_axis_subset_converter_0_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
top_design_1_axis_subset_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/top_design_1_axis_subset_converter_0_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_subset_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_subset_converter_0_1/sim/design_1_axis_subset_converter_0_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_v_tc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
mmcme2_drp.v,verilog,xil_defaultlib,../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
axi_dynclk_S00_AXI.vhd,vhdl,xil_defaultlib,../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk_S00_AXI.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
axi_dynclk.vhd,vhdl,xil_defaultlib,../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi_dynclk_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dynclk_0_0/sim/design_1_axi_dynclk_0_0.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_v_axi4s_vid_out_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_proc_sys_reset_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_1_0/sim/design_1_proc_sys_reset_1_0.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
rgb2vga.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/69dc/src/rgb2vga.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_rgb2vga_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rgb2vga_0_0/sim/design_1_rgb2vga_0_0.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_xbar_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_xbar_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="$ref_dir/../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/ec9e/hdl"incdir="../../../../OV5640_VGA1.srcs/sources_1/bd/design_1/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
