$date
	Sun Oct 23 03:23:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#798771
b110 !
1"
#798774
b110 &
b110 %
1$
#798775
0"
#798778
b11 &
b11 %
#798782
b1010 &
b1010 %
#798786
b101 &
b101 %
#798790
b10000 &
b10000 %
#798794
b1000 &
b1000 %
#798798
b100 &
b100 %
#798802
b10 &
b10 %
#798806
b1 &
1#
b1 %
#798810
b0 &
b0 %
0#
0$
#1782927
b1001 !
1"
#1782930
b1001 &
b1001 %
1$
#1782931
0"
#1782934
b11100 &
b11100 %
#1782938
b1110 &
b1110 %
#1782942
b111 &
b111 %
#1782946
b10110 &
b10110 %
#1782950
b1011 &
b1011 %
#1782954
b100010 &
b100010 %
#1782958
b10001 &
b10001 %
#1782962
b110100 &
b110100 %
#1782966
b11010 &
b11010 %
#1782970
b1101 &
b1101 %
#1782974
b101000 &
b101000 %
#1782978
b10100 &
b10100 %
#1782982
b1010 &
b1010 %
#1782986
b101 &
b101 %
#1782990
b10000 &
b10000 %
#1782994
b1000 &
b1000 %
#1782998
b100 &
b100 %
#1783002
b10 &
b10 %
#1783006
b1 &
1#
b1 %
#1783010
b0 &
b0 %
0#
0$
#2882264
b1 !
1"
#2882266
b1 &
b1 %
1$
#2882267
0"
#2882270
1#
#2882274
b0 &
b0 %
0#
0$
#4500012
