
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	08008735 	.word	0x08008735
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	080031b1 	.word	0x080031b1
 8000070:	08003201 	.word	0x08003201
 8000074:	08003255 	.word	0x08003255
 8000078:	080032a9 	.word	0x080032a9
 800007c:	080032fd 	.word	0x080032fd
 8000080:	0800334d 	.word	0x0800334d
 8000084:	080033a1 	.word	0x080033a1
 8000088:	08002a31 	.word	0x08002a31
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	08001f89 	.word	0x08001f89
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	08003e29 	.word	0x08003e29
 80000c8:	08003e6d 	.word	0x08003e6d
 80000cc:	08005b3d 	.word	0x08005b3d
 80000d0:	08005b65 	.word	0x08005b65
 80000d4:	08001ea1 	.word	0x08001ea1
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	080003bb 	.word	0x080003bb
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	080033f5 	.word	0x080033f5
 8000100:	08001ced 	.word	0x08001ced
 8000104:	080003bb 	.word	0x080003bb
 8000108:	080003bb 	.word	0x080003bb
 800010c:	08005b8d 	.word	0x08005b8d
 8000110:	080003bb 	.word	0x080003bb
 8000114:	08001efd 	.word	0x08001efd
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	08003449 	.word	0x08003449
 8000124:	08003499 	.word	0x08003499
 8000128:	080034ed 	.word	0x080034ed
 800012c:	08003541 	.word	0x08003541
 8000130:	08003595 	.word	0x08003595
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	080035e5 	.word	0x080035e5
 8000154:	08003639 	.word	0x08003639
 8000158:	0800368d 	.word	0x0800368d
 800015c:	080003bb 	.word	0x080003bb
 8000160:	080003bb 	.word	0x080003bb
 8000164:	080003bb 	.word	0x080003bb
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	08005bb5 	.word	0x08005bb5
 8000198:	08005bdd 	.word	0x08005bdd
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	08004b29 	.word	0x08004b29
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	08002a71 	.word	0x08002a71
 8000240:	080003bb 	.word	0x080003bb
 8000244:	08002c99 	.word	0x08002c99
 8000248:	08002ce9 	.word	0x08002ce9
 800024c:	08002d3d 	.word	0x08002d3d
 8000250:	08002d91 	.word	0x08002d91
 8000254:	08002de5 	.word	0x08002de5
 8000258:	08002e39 	.word	0x08002e39
 800025c:	08002e8d 	.word	0x08002e8d
 8000260:	08002ee1 	.word	0x08002ee1
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 f9c9 	bl	8000694 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f006 fa6b 	bl	80067dc <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 f9b5 	bl	80006b8 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 f9a9 	bl	80006a4 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f008 fa7d 	bl	8008860 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 b99b 	b.w	80006b0 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	0800977c 	.word	0x0800977c
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000000 	.word	0x24000000
                ldr     r1, =__bss_base__
 80003a0:	24000000 	.word	0x24000000
                ldr     r2, =__bss_end__
 80003a4:	240015d8 	.word	0x240015d8
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f007 fc82 	bl	8007ce4 <chThdExit>

080003e0 <.zombies>:
.zombies:       b       .zombies
 80003e0:	e7fe      	b.n	80003e0 <.zombies>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f007 f981 	bl	80076e8 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <memcpy>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	ea41 0300 	orr.w	r3, r1, r0
 80003f2:	f013 0303 	ands.w	r3, r3, #3
 80003f6:	d16d      	bne.n	80004d4 <memcpy+0xe8>
 80003f8:	3a40      	subs	r2, #64	; 0x40
 80003fa:	d341      	bcc.n	8000480 <memcpy+0x94>
 80003fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000400:	f840 3b04 	str.w	r3, [r0], #4
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000410:	f840 3b04 	str.w	r3, [r0], #4
 8000414:	f851 3b04 	ldr.w	r3, [r1], #4
 8000418:	f840 3b04 	str.w	r3, [r0], #4
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	3a40      	subs	r2, #64	; 0x40
 800047e:	d2bd      	bcs.n	80003fc <memcpy+0x10>
 8000480:	3230      	adds	r2, #48	; 0x30
 8000482:	d311      	bcc.n	80004a8 <memcpy+0xbc>
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a0:	f840 3b04 	str.w	r3, [r0], #4
 80004a4:	3a10      	subs	r2, #16
 80004a6:	d2ed      	bcs.n	8000484 <memcpy+0x98>
 80004a8:	320c      	adds	r2, #12
 80004aa:	d305      	bcc.n	80004b8 <memcpy+0xcc>
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	3a04      	subs	r2, #4
 80004b6:	d2f9      	bcs.n	80004ac <memcpy+0xc0>
 80004b8:	3204      	adds	r2, #4
 80004ba:	d008      	beq.n	80004ce <memcpy+0xe2>
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	bf1c      	itt	ne
 80004c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004c8:	d301      	bcc.n	80004ce <memcpy+0xe2>
 80004ca:	880b      	ldrh	r3, [r1, #0]
 80004cc:	8003      	strh	r3, [r0, #0]
 80004ce:	4660      	mov	r0, ip
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	2a08      	cmp	r2, #8
 80004d6:	d313      	bcc.n	8000500 <memcpy+0x114>
 80004d8:	078b      	lsls	r3, r1, #30
 80004da:	d08d      	beq.n	80003f8 <memcpy+0xc>
 80004dc:	f010 0303 	ands.w	r3, r0, #3
 80004e0:	d08a      	beq.n	80003f8 <memcpy+0xc>
 80004e2:	f1c3 0304 	rsb	r3, r3, #4
 80004e6:	1ad2      	subs	r2, r2, r3
 80004e8:	07db      	lsls	r3, r3, #31
 80004ea:	bf1c      	itt	ne
 80004ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004f0:	f800 3b01 	strbne.w	r3, [r0], #1
 80004f4:	d380      	bcc.n	80003f8 <memcpy+0xc>
 80004f6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80004fa:	f820 3b02 	strh.w	r3, [r0], #2
 80004fe:	e77b      	b.n	80003f8 <memcpy+0xc>
 8000500:	3a04      	subs	r2, #4
 8000502:	d3d9      	bcc.n	80004b8 <memcpy+0xcc>
 8000504:	3a01      	subs	r2, #1
 8000506:	f811 3b01 	ldrb.w	r3, [r1], #1
 800050a:	f800 3b01 	strb.w	r3, [r0], #1
 800050e:	d2f9      	bcs.n	8000504 <memcpy+0x118>
 8000510:	780b      	ldrb	r3, [r1, #0]
 8000512:	7003      	strb	r3, [r0, #0]
 8000514:	784b      	ldrb	r3, [r1, #1]
 8000516:	7043      	strb	r3, [r0, #1]
 8000518:	788b      	ldrb	r3, [r1, #2]
 800051a:	7083      	strb	r3, [r0, #2]
 800051c:	4660      	mov	r0, ip
 800051e:	4770      	bx	lr

08000520 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000524:	f3bf 8f4f 	dsb	sy
}
 8000528:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800052a:	f3bf 8f6f 	isb	sy
}
 800052e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000530:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <SCB_EnableICache+0x44>)
 8000532:	2200      	movs	r2, #0
 8000534:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000538:	f3bf 8f4f 	dsb	sy
}
 800053c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800053e:	f3bf 8f6f 	isb	sy
}
 8000542:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000544:	4b07      	ldr	r3, [pc, #28]	; (8000564 <SCB_EnableICache+0x44>)
 8000546:	695b      	ldr	r3, [r3, #20]
 8000548:	4a06      	ldr	r2, [pc, #24]	; (8000564 <SCB_EnableICache+0x44>)
 800054a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800054e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000550:	f3bf 8f4f 	dsb	sy
}
 8000554:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000556:	f3bf 8f6f 	isb	sy
}
 800055a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	e000ed00 	.word	0xe000ed00

08000568 <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800056c:	f3bf 8f4f 	dsb	sy
}
 8000570:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000572:	f3bf 8f6f 	isb	sy
}
 8000576:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 8000578:	4b06      	ldr	r3, [pc, #24]	; (8000594 <SCB_InvalidateICache+0x2c>)
 800057a:	2200      	movs	r2, #0
 800057c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000580:	f3bf 8f4f 	dsb	sy
}
 8000584:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000586:	f3bf 8f6f 	isb	sy
}
 800058a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	e000ed00 	.word	0xe000ed00

08000598 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000598:	b480      	push	{r7}
 800059a:	b085      	sub	sp, #20
 800059c:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800059e:	4b1f      	ldr	r3, [pc, #124]	; (800061c <SCB_EnableDCache+0x84>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80005a6:	f3bf 8f4f 	dsb	sy
}
 80005aa:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80005ac:	4b1b      	ldr	r3, [pc, #108]	; (800061c <SCB_EnableDCache+0x84>)
 80005ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80005b2:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	0b5b      	lsrs	r3, r3, #13
 80005b8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80005bc:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	08db      	lsrs	r3, r3, #3
 80005c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80005c6:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	015a      	lsls	r2, r3, #5
 80005cc:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80005d0:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80005d2:	68ba      	ldr	r2, [r7, #8]
 80005d4:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005d6:	4911      	ldr	r1, [pc, #68]	; (800061c <SCB_EnableDCache+0x84>)
 80005d8:	4313      	orrs	r3, r2
 80005da:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80005de:	68bb      	ldr	r3, [r7, #8]
 80005e0:	1e5a      	subs	r2, r3, #1
 80005e2:	60ba      	str	r2, [r7, #8]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d1ef      	bne.n	80005c8 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	1e5a      	subs	r2, r3, #1
 80005ec:	60fa      	str	r2, [r7, #12]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d1e5      	bne.n	80005be <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80005f2:	f3bf 8f4f 	dsb	sy
}
 80005f6:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <SCB_EnableDCache+0x84>)
 80005fa:	695b      	ldr	r3, [r3, #20]
 80005fc:	4a07      	ldr	r2, [pc, #28]	; (800061c <SCB_EnableDCache+0x84>)
 80005fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000602:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000604:	f3bf 8f4f 	dsb	sy
}
 8000608:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800060a:	f3bf 8f6f 	isb	sy
}
 800060e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000610:	bf00      	nop
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	bc80      	pop	{r7}
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	e000ed00 	.word	0xe000ed00

08000620 <SCB_CleanDCache>:
/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000626:	4b1a      	ldr	r3, [pc, #104]	; (8000690 <SCB_CleanDCache+0x70>)
 8000628:	2200      	movs	r2, #0
 800062a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800062e:	f3bf 8f4f 	dsb	sy
}
 8000632:	bf00      	nop
   __DSB();

    ccsidr = SCB->CCSIDR;
 8000634:	4b16      	ldr	r3, [pc, #88]	; (8000690 <SCB_CleanDCache+0x70>)
 8000636:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800063a:	607b      	str	r3, [r7, #4]

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	0b5b      	lsrs	r3, r3, #13
 8000640:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000644:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	08db      	lsrs	r3, r3, #3
 800064a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800064e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	015a      	lsls	r2, r3, #5
 8000654:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000658:	4013      	ands	r3, r2
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 800065a:	68ba      	ldr	r2, [r7, #8]
 800065c:	0792      	lsls	r2, r2, #30
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800065e:	490c      	ldr	r1, [pc, #48]	; (8000690 <SCB_CleanDCache+0x70>)
 8000660:	4313      	orrs	r3, r2
 8000662:	f8c1 326c 	str.w	r3, [r1, #620]	; 0x26c
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	1e5a      	subs	r2, r3, #1
 800066a:	60ba      	str	r2, [r7, #8]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d1ef      	bne.n	8000650 <SCB_CleanDCache+0x30>
    } while(sets-- != 0U);
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	1e5a      	subs	r2, r3, #1
 8000674:	60fa      	str	r2, [r7, #12]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d1e5      	bne.n	8000646 <SCB_CleanDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800067a:	f3bf 8f4f 	dsb	sy
}
 800067e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000680:	f3bf 8f6f 	isb	sy
}
 8000684:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000686:	bf00      	nop
 8000688:	3714      	adds	r7, #20
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0

#if CORTEX_MODEL == 7
  SCB_EnableICache();
 8000698:	f7ff ff42 	bl	8000520 <SCB_EnableICache>
  SCB_EnableDCache();
 800069c:	f7ff ff7c 	bl	8000598 <SCB_EnableDCache>
#endif
}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bc80      	pop	{r7}
 80006ae:	4770      	bx	lr

080006b0 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
/*lint -restore*/

  while (true) {
 80006b4:	e7fe      	b.n	80006b4 <__default_exit+0x4>
	...

080006b8 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 80006be:	4b19      	ldr	r3, [pc, #100]	; (8000724 <__init_ram_areas+0x6c>)
 80006c0:	60fb      	str	r3, [r7, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	60bb      	str	r3, [r7, #8]
    uint32_t *p = rap->init_area;
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	607b      	str	r3, [r7, #4]

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80006ce:	e009      	b.n	80006e4 <__init_ram_areas+0x2c>
      *p = *tp;
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	681a      	ldr	r2, [r3, #0]
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	601a      	str	r2, [r3, #0]
      p++;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	3304      	adds	r3, #4
 80006dc:	607b      	str	r3, [r7, #4]
      tp++;
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	3304      	adds	r3, #4
 80006e2:	60bb      	str	r3, [r7, #8]
    while (p < rap->clear_area) {
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	689b      	ldr	r3, [r3, #8]
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d3f0      	bcc.n	80006d0 <__init_ram_areas+0x18>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80006ee:	e005      	b.n	80006fc <__init_ram_areas+0x44>
      *p = 0;
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
      p++;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	3304      	adds	r3, #4
 80006fa:	607b      	str	r3, [r7, #4]
    while (p < rap->no_init_area) {
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	68db      	ldr	r3, [r3, #12]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	429a      	cmp	r2, r3
 8000704:	d3f4      	bcc.n	80006f0 <__init_ram_areas+0x38>
    }
    rap++;
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	3310      	adds	r3, #16
 800070a:	60fb      	str	r3, [r7, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	4a06      	ldr	r2, [pc, #24]	; (8000728 <__init_ram_areas+0x70>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d3d6      	bcc.n	80006c2 <__init_ram_areas+0xa>
#if CORTEX_MODEL == 7
  /* PM0253 - 4.8.7 Cache maintenance design hints and tips - required
     for self-modifying code.*/
  SCB_CleanDCache();
 8000714:	f7ff ff84 	bl	8000620 <SCB_CleanDCache>
  SCB_InvalidateICache();
 8000718:	f7ff ff26 	bl	8000568 <SCB_InvalidateICache>
#endif
#endif
}
 800071c:	bf00      	nop
 800071e:	3710      	adds	r7, #16
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	08008fb4 	.word	0x08008fb4
 8000728:	08009034 	.word	0x08009034

0800072c <osalInit>:
/**
 * @brief   OSAL module initialization.
 *
 * @api
 */
static inline void osalInit(void) {
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0

}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr

08000738 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 800073c:	f7ff fff6 	bl	800072c <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 8000740:	f001 fe82 	bl	8002448 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8000744:	f003 f8dc 	bl	8003900 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 8000748:	f000 fb66 	bl	8000e18 <adcInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 800074c:	f000 fb94 	bl	8000e78 <i2cInit>
#endif
#if (HAL_USE_I2S == TRUE) || defined(__DOXYGEN__)
  i2sInit();
#endif
#if (HAL_USE_SAI == TRUE) || defined(__DOXYGEN__)
  saiInit();
 8000750:	f000 fbb1 	bl	8000eb6 <saiInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8000754:	f000 fc9f 	bl	8001096 <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8000758:	f000 fd14 	bl	8001184 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800075c:	f000 ffb8 	bl	80016d0 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
 8000760:	f000 fba3 	bl	8000eaa <mmcInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 8000764:	f001 faa8 	bl	8001cb8 <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8000768:	f006 f840 	bl	80067ec <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 800076c:	f000 f837 	bl	80007de <stInit>
#endif
}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}

08000774 <st_lld_get_counter>:
 *
 * @return              The counter value.
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0

  return (systime_t)STM32_ST_TIM->CNT;
 8000778:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800077c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800077e:	4618      	mov	r0, r3
 8000780:	46bd      	mov	sp, r7
 8000782:	bc80      	pop	{r7}
 8000784:	4770      	bx	lr

08000786 <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 8000786:	b480      	push	{r7}
 8000788:	b083      	sub	sp, #12
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800078e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6353      	str	r3, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8000796:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800079a:	2200      	movs	r2, #0
 800079c:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800079e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007a2:	2202      	movs	r2, #2
 80007a4:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 80007a6:	bf00      	nop
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bc80      	pop	{r7}
 80007ae:	4770      	bx	lr

080007b0 <st_lld_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 80007b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007b8:	2200      	movs	r2, #0
 80007ba:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 80007bc:	bf00      	nop
 80007be:	46bd      	mov	sp, r7
 80007c0:	bc80      	pop	{r7}
 80007c2:	4770      	bx	lr

080007c4 <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80007cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	6353      	str	r3, [r2, #52]	; 0x34
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr

080007de <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 80007de:	b580      	push	{r7, lr}
 80007e0:	af00      	add	r7, sp, #0

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80007e2:	f005 fd43 	bl	800626c <st_lld_init>
}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}

080007ea <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 80007ea:	b580      	push	{r7, lr}
 80007ec:	af00      	add	r7, sp, #0

  return st_lld_get_counter();
 80007ee:	f7ff ffc1 	bl	8000774 <st_lld_get_counter>
 80007f2:	4603      	mov	r3, r0
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff ffc0 	bl	8000786 <st_lld_start_alarm>
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 800080e:	b580      	push	{r7, lr}
 8000810:	af00      	add	r7, sp, #0

  st_lld_stop_alarm();
 8000812:	f7ff ffcd 	bl	80007b0 <st_lld_stop_alarm>
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}

0800081a <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 800081a:	b580      	push	{r7, lr}
 800081c:	b082      	sub	sp, #8
 800081e:	af00      	add	r7, sp, #0
 8000820:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f7ff ffce 	bl	80007c4 <st_lld_set_alarm>
}
 8000828:	bf00      	nop
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}

08000830 <ch_queue_init>:
 *
 * @param[out] qp       pointer to the queue header
 *
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]

  qp->next = qp;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	605a      	str	r2, [r3, #4]
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	bc80      	pop	{r7}
 800084c:	4770      	bx	lr

0800084e <chSysLock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 800084e:	b480      	push	{r7}
 8000850:	b083      	sub	sp, #12
 8000852:	af00      	add	r7, sp, #0
 8000854:	2330      	movs	r3, #48	; 0x30
 8000856:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	f383 8811 	msr	BASEPRI, r3
}
 800085e:	bf00      	nop
#endif
#endif
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __disable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 8000860:	bf00      	nop

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr

0800086c <chSysUnlock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	f383 8811 	msr	BASEPRI, r3
}
 800087c:	bf00      	nop
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __enable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 800087e:	bf00      	nop
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr

0800088a <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 800088a:	b580      	push	{r7, lr}
 800088c:	b082      	sub	sp, #8
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]

  ch_queue_init(&tqp->queue);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ffcb 	bl	8000830 <ch_queue_init>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <osalSysLock>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 80008a2:	b580      	push	{r7, lr}
 80008a4:	af00      	add	r7, sp, #0

  chSysLock();
 80008a6:	f7ff ffd2 	bl	800084e <chSysLock>
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}

080008ae <osalSysUnlock>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 80008ae:	b580      	push	{r7, lr}
 80008b0:	af00      	add	r7, sp, #0

  chSysUnlock();
 80008b2:	f7ff ffdb 	bl	800086c <chSysUnlock>
}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}

080008ba <osalThreadQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 80008ba:	b580      	push	{r7, lr}
 80008bc:	b082      	sub	sp, #8
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]

  chThdQueueObjectInit(tqp);
 80008c2:	6878      	ldr	r0, [r7, #4]
 80008c4:	f7ff ffe1 	bl	800088a <chThdQueueObjectInit>
}
 80008c8:	bf00      	nop
 80008ca:	3708      	adds	r7, #8
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <osalThreadEnqueueTimeoutS>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80008da:	6839      	ldr	r1, [r7, #0]
 80008dc:	6878      	ldr	r0, [r7, #4]
 80008de:	f007 fa9e 	bl	8007e1e <chThdEnqueueTimeoutS>
 80008e2:	4603      	mov	r3, r0
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <osalThreadDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]

  chThdDequeueNextI(tqp, msg);
 80008f6:	6839      	ldr	r1, [r7, #0]
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f007 fab1 	bl	8007e60 <chThdDequeueNextI>
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000906:	b580      	push	{r7, lr}
 8000908:	b086      	sub	sp, #24
 800090a:	af00      	add	r7, sp, #0
 800090c:	60f8      	str	r0, [r7, #12]
 800090e:	60b9      	str	r1, [r7, #8]
 8000910:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	429a      	cmp	r2, r3
 800091a:	d902      	bls.n	8000922 <iq_read+0x1c>
    n = iqGetFullI(iqp);
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	689b      	ldr	r3, [r3, #8]
 8000920:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	691a      	ldr	r2, [r3, #16]
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	1ad3      	subs	r3, r2, r3
 800092c:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 800092e:	687a      	ldr	r2, [r7, #4]
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	429a      	cmp	r2, r3
 8000934:	d20d      	bcs.n	8000952 <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	699b      	ldr	r3, [r3, #24]
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	4619      	mov	r1, r3
 800093e:	68b8      	ldr	r0, [r7, #8]
 8000940:	f7ff fd54 	bl	80003ec <memcpy>
    iqp->q_rdptr += n;
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	699a      	ldr	r2, [r3, #24]
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	441a      	add	r2, r3
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	619a      	str	r2, [r3, #24]
 8000950:	e02b      	b.n	80009aa <iq_read+0xa4>
  }
  else if (n > s1) {
 8000952:	687a      	ldr	r2, [r7, #4]
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	429a      	cmp	r2, r3
 8000958:	d91c      	bls.n	8000994 <iq_read+0x8e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	699b      	ldr	r3, [r3, #24]
 800095e:	697a      	ldr	r2, [r7, #20]
 8000960:	4619      	mov	r1, r3
 8000962:	68b8      	ldr	r0, [r7, #8]
 8000964:	f7ff fd42 	bl	80003ec <memcpy>
    bp += s1;
 8000968:	68ba      	ldr	r2, [r7, #8]
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	4413      	add	r3, r2
 800096e:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	697b      	ldr	r3, [r7, #20]
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	613b      	str	r3, [r7, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	68db      	ldr	r3, [r3, #12]
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	4619      	mov	r1, r3
 8000980:	68b8      	ldr	r0, [r7, #8]
 8000982:	f7ff fd33 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	68da      	ldr	r2, [r3, #12]
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	441a      	add	r2, r3
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	619a      	str	r2, [r3, #24]
 8000992:	e00a      	b.n	80009aa <iq_read+0xa4>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	687a      	ldr	r2, [r7, #4]
 800099a:	4619      	mov	r1, r3
 800099c:	68b8      	ldr	r0, [r7, #8]
 800099e:	f7ff fd25 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	68da      	ldr	r2, [r3, #12]
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	689a      	ldr	r2, [r3, #8]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	1ad2      	subs	r2, r2, r3
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	609a      	str	r2, [r3, #8]
  return n;
 80009b6:	687b      	ldr	r3, [r7, #4]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3718      	adds	r7, #24
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	60f8      	str	r0, [r7, #12]
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	689b      	ldr	r3, [r3, #8]
 80009d0:	687a      	ldr	r2, [r7, #4]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d902      	bls.n	80009dc <oq_write+0x1c>
    n = oqGetEmptyI(oqp);
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	691a      	ldr	r2, [r3, #16]
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	695b      	ldr	r3, [r3, #20]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 80009e8:	687a      	ldr	r2, [r7, #4]
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d20d      	bcs.n	8000a0c <oq_write+0x4c>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	695b      	ldr	r3, [r3, #20]
 80009f4:	687a      	ldr	r2, [r7, #4]
 80009f6:	68b9      	ldr	r1, [r7, #8]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff fcf7 	bl	80003ec <memcpy>
    oqp->q_wrptr += n;
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	695a      	ldr	r2, [r3, #20]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	441a      	add	r2, r3
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	615a      	str	r2, [r3, #20]
 8000a0a:	e02b      	b.n	8000a64 <oq_write+0xa4>
  }
  else if (n > s1) {
 8000a0c:	687a      	ldr	r2, [r7, #4]
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d91c      	bls.n	8000a4e <oq_write+0x8e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	695b      	ldr	r3, [r3, #20]
 8000a18:	697a      	ldr	r2, [r7, #20]
 8000a1a:	68b9      	ldr	r1, [r7, #8]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff fce5 	bl	80003ec <memcpy>
    bp += s1;
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	4413      	add	r3, r2
 8000a28:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8000a2a:	687a      	ldr	r2, [r7, #4]
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	1ad3      	subs	r3, r2, r3
 8000a30:	613b      	str	r3, [r7, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	68db      	ldr	r3, [r3, #12]
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	68b9      	ldr	r1, [r7, #8]
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f7ff fcd6 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	68da      	ldr	r2, [r3, #12]
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	441a      	add	r2, r3
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	615a      	str	r2, [r3, #20]
 8000a4c:	e00a      	b.n	8000a64 <oq_write+0xa4>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	695b      	ldr	r3, [r3, #20]
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	68b9      	ldr	r1, [r7, #8]
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fcc8 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	68da      	ldr	r2, [r3, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	689a      	ldr	r2, [r3, #8]
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	1ad2      	subs	r2, r2, r3
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	609a      	str	r2, [r3, #8]
  return n;
 8000a70:	687b      	ldr	r3, [r7, #4]
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3718      	adds	r7, #24
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b084      	sub	sp, #16
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	60f8      	str	r0, [r7, #12]
 8000a82:	60b9      	str	r1, [r7, #8]
 8000a84:	607a      	str	r2, [r7, #4]
 8000a86:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff ff15 	bl	80008ba <osalThreadQueueObjectInit>
  iqp->q_counter = 0;
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	68ba      	ldr	r2, [r7, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	68ba      	ldr	r2, [r7, #8]
 8000aa0:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	68ba      	ldr	r2, [r7, #8]
 8000aa6:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 8000aa8:	68ba      	ldr	r2, [r7, #8]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	441a      	add	r2, r3
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	683a      	ldr	r2, [r7, #0]
 8000ab6:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	69ba      	ldr	r2, [r7, #24]
 8000abc:	621a      	str	r2, [r3, #32]
}
 8000abe:	bf00      	nop
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
 8000ace:	460b      	mov	r3, r1
 8000ad0:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	695a      	ldr	r2, [r3, #20]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	699b      	ldr	r3, [r3, #24]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d105      	bne.n	8000aea <iqPutI+0x24>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	689b      	ldr	r3, [r3, #8]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <iqPutI+0x24>
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e000      	b.n	8000aec <iqPutI+0x26>
 8000aea:	2300      	movs	r3, #0
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	f083 0301 	eor.w	r3, r3, #1
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d01c      	beq.n	8000b36 <iqPutI+0x70>
    iqp->q_counter++;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	1c5a      	adds	r2, r3, #1
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	695b      	ldr	r3, [r3, #20]
 8000b0a:	1c59      	adds	r1, r3, #1
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	6151      	str	r1, [r2, #20]
 8000b10:	78fa      	ldrb	r2, [r7, #3]
 8000b12:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	695a      	ldr	r2, [r3, #20]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	691b      	ldr	r3, [r3, #16]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d303      	bcc.n	8000b28 <iqPutI+0x62>
      iqp->q_wrptr = iqp->q_buffer;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	68da      	ldr	r2, [r3, #12]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f7ff fedd 	bl	80008ec <osalThreadDequeueNextI>

    return MSG_OK;
 8000b32:	2300      	movs	r3, #0
 8000b34:	e001      	b.n	8000b3a <iqPutI+0x74>
  }

  return MSG_TIMEOUT;
 8000b36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8000b42:	b580      	push	{r7, lr}
 8000b44:	b084      	sub	sp, #16
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
 8000b4a:	6039      	str	r1, [r7, #0]
  uint8_t b;

  osalSysLock();
 8000b4c:	f7ff fea9 	bl	80008a2 <osalSysLock>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
 8000b50:	e00c      	b.n	8000b6c <iqGetTimeout+0x2a>
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6839      	ldr	r1, [r7, #0]
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff feba 	bl	80008d0 <osalThreadEnqueueTimeoutS>
 8000b5c:	60b8      	str	r0, [r7, #8]
    if (msg < MSG_OK) {
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	da03      	bge.n	8000b6c <iqGetTimeout+0x2a>
      osalSysUnlock();
 8000b64:	f7ff fea3 	bl	80008ae <osalSysUnlock>
      return msg;
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	e024      	b.n	8000bb6 <iqGetTimeout+0x74>
  while (iqIsEmptyI(iqp)) {
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689b      	ldr	r3, [r3, #8]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d0ee      	beq.n	8000b52 <iqGetTimeout+0x10>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	1e5a      	subs	r2, r3, #1
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	699b      	ldr	r3, [r3, #24]
 8000b82:	1c59      	adds	r1, r3, #1
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	6191      	str	r1, [r2, #24]
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	73fb      	strb	r3, [r7, #15]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	699a      	ldr	r2, [r3, #24]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	691b      	ldr	r3, [r3, #16]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d303      	bcc.n	8000ba0 <iqGetTimeout+0x5e>
    iqp->q_rdptr = iqp->q_buffer;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	68da      	ldr	r2, [r3, #12]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	69db      	ldr	r3, [r3, #28]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d003      	beq.n	8000bb0 <iqGetTimeout+0x6e>
    iqp->q_notify(iqp);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	69db      	ldr	r3, [r3, #28]
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	4798      	blx	r3
  }

  osalSysUnlock();
 8000bb0:	f7ff fe7d 	bl	80008ae <osalSysUnlock>

  return (msg_t)b;
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b088      	sub	sp, #32
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	60f8      	str	r0, [r7, #12]
 8000bc6:	60b9      	str	r1, [r7, #8]
 8000bc8:	607a      	str	r2, [r7, #4]
 8000bca:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = iqp->q_notify;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	69db      	ldr	r3, [r3, #28]
 8000bd0:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 8000bd6:	f7ff fe64 	bl	80008a2 <osalSysLock>

  while (n > 0U) {
 8000bda:	e024      	b.n	8000c26 <iqReadTimeout+0x68>
    size_t done;

    done = iq_read(iqp, bp, n);
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	68b9      	ldr	r1, [r7, #8]
 8000be0:	68f8      	ldr	r0, [r7, #12]
 8000be2:	f7ff fe90 	bl	8000906 <iq_read>
 8000be6:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d109      	bne.n	8000c02 <iqReadTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	6839      	ldr	r1, [r7, #0]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fe6c 	bl	80008d0 <osalThreadEnqueueTimeoutS>
 8000bf8:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d012      	beq.n	8000c26 <iqReadTimeout+0x68>
        break;
 8000c00:	e014      	b.n	8000c2c <iqReadTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d002      	beq.n	8000c0e <iqReadTimeout+0x50>
        nfy(iqp);
 8000c08:	69fb      	ldr	r3, [r7, #28]
 8000c0a:	68f8      	ldr	r0, [r7, #12]
 8000c0c:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 8000c0e:	f7ff fe4e 	bl	80008ae <osalSysUnlock>

      n  -= done;
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	1ad3      	subs	r3, r2, r3
 8000c18:	607b      	str	r3, [r7, #4]
      bp += done;
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	4413      	add	r3, r2
 8000c20:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 8000c22:	f7ff fe3e 	bl	80008a2 <osalSysLock>
  while (n > 0U) {
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d1d7      	bne.n	8000bdc <iqReadTimeout+0x1e>
    }
  }

  osalSysUnlock();
 8000c2c:	f7ff fe3f 	bl	80008ae <osalSysUnlock>
  return max - n;
 8000c30:	69ba      	ldr	r2, [r7, #24]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	1ad3      	subs	r3, r2, r3
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3720      	adds	r7, #32
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b084      	sub	sp, #16
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	60f8      	str	r0, [r7, #12]
 8000c46:	60b9      	str	r1, [r7, #8]
 8000c48:	607a      	str	r2, [r7, #4]
 8000c4a:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fe33 	bl	80008ba <osalThreadQueueObjectInit>
  oqp->q_counter = size;
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	68ba      	ldr	r2, [r7, #8]
 8000c5e:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	68ba      	ldr	r2, [r7, #8]
 8000c6a:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 8000c6c:	68ba      	ldr	r2, [r7, #8]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	441a      	add	r2, r3
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	683a      	ldr	r2, [r7, #0]
 8000c7a:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	69ba      	ldr	r2, [r7, #24]
 8000c80:	621a      	str	r2, [r3, #32]
}
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b086      	sub	sp, #24
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	60f8      	str	r0, [r7, #12]
 8000c92:	460b      	mov	r3, r1
 8000c94:	607a      	str	r2, [r7, #4]
 8000c96:	72fb      	strb	r3, [r7, #11]

  osalSysLock();
 8000c98:	f7ff fe03 	bl	80008a2 <osalSysLock>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
 8000c9c:	e00c      	b.n	8000cb8 <oqPutTimeout+0x2e>
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	6879      	ldr	r1, [r7, #4]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff fe14 	bl	80008d0 <osalThreadEnqueueTimeoutS>
 8000ca8:	6178      	str	r0, [r7, #20]
    if (msg < MSG_OK) {
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	da03      	bge.n	8000cb8 <oqPutTimeout+0x2e>
      osalSysUnlock();
 8000cb0:	f7ff fdfd 	bl	80008ae <osalSysUnlock>
      return msg;
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	e024      	b.n	8000d02 <oqPutTimeout+0x78>
  while (oqIsFullI(oqp)) {
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d0ee      	beq.n	8000c9e <oqPutTimeout+0x14>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	689b      	ldr	r3, [r3, #8]
 8000cc4:	1e5a      	subs	r2, r3, #1
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	695b      	ldr	r3, [r3, #20]
 8000cce:	1c59      	adds	r1, r3, #1
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	6151      	str	r1, [r2, #20]
 8000cd4:	7afa      	ldrb	r2, [r7, #11]
 8000cd6:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	695a      	ldr	r2, [r3, #20]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	691b      	ldr	r3, [r3, #16]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d303      	bcc.n	8000cec <oqPutTimeout+0x62>
    oqp->q_wrptr = oqp->q_buffer;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	68da      	ldr	r2, [r3, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	69db      	ldr	r3, [r3, #28]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d003      	beq.n	8000cfc <oqPutTimeout+0x72>
    oqp->q_notify(oqp);
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	69db      	ldr	r3, [r3, #28]
 8000cf8:	68f8      	ldr	r0, [r7, #12]
 8000cfa:	4798      	blx	r3
  }

  osalSysUnlock();
 8000cfc:	f7ff fdd7 	bl	80008ae <osalSysUnlock>

  return MSG_OK;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b084      	sub	sp, #16
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	695a      	ldr	r2, [r3, #20]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d105      	bne.n	8000d2a <oqGetI+0x20>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <oqGetI+0x20>
 8000d26:	2301      	movs	r3, #1
 8000d28:	e000      	b.n	8000d2c <oqGetI+0x22>
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f003 0301 	and.w	r3, r3, #1
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	f083 0301 	eor.w	r3, r3, #1
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d01c      	beq.n	8000d76 <oqGetI+0x6c>
    uint8_t b;

    oqp->q_counter++;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	1c5a      	adds	r2, r3, #1
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	1c59      	adds	r1, r3, #1
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	6191      	str	r1, [r2, #24]
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	73fb      	strb	r3, [r7, #15]
    if (oqp->q_rdptr >= oqp->q_top) {
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	699a      	ldr	r2, [r3, #24]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	691b      	ldr	r3, [r3, #16]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d303      	bcc.n	8000d68 <oqGetI+0x5e>
      oqp->q_rdptr = oqp->q_buffer;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	68da      	ldr	r2, [r3, #12]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fdbd 	bl	80008ec <osalThreadDequeueNextI>

    return (msg_t)b;
 8000d72:	7bfb      	ldrb	r3, [r7, #15]
 8000d74:	e001      	b.n	8000d7a <oqGetI+0x70>
  }

  return MSG_TIMEOUT;
 8000d76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b088      	sub	sp, #32
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	60f8      	str	r0, [r7, #12]
 8000d8a:	60b9      	str	r1, [r7, #8]
 8000d8c:	607a      	str	r2, [r7, #4]
 8000d8e:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = oqp->q_notify;
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	69db      	ldr	r3, [r3, #28]
 8000d94:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 8000d9a:	f7ff fd82 	bl	80008a2 <osalSysLock>

  while (n > 0U) {
 8000d9e:	e024      	b.n	8000dea <oqWriteTimeout+0x68>
    size_t done;

    done = oq_write(oqp, bp, n);
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	68b9      	ldr	r1, [r7, #8]
 8000da4:	68f8      	ldr	r0, [r7, #12]
 8000da6:	f7ff fe0b 	bl	80009c0 <oq_write>
 8000daa:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d109      	bne.n	8000dc6 <oqWriteTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	6839      	ldr	r1, [r7, #0]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff fd8a 	bl	80008d0 <osalThreadEnqueueTimeoutS>
 8000dbc:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d012      	beq.n	8000dea <oqWriteTimeout+0x68>
        break;
 8000dc4:	e014      	b.n	8000df0 <oqWriteTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d002      	beq.n	8000dd2 <oqWriteTimeout+0x50>
        nfy(oqp);
 8000dcc:	69fb      	ldr	r3, [r7, #28]
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 8000dd2:	f7ff fd6c 	bl	80008ae <osalSysUnlock>

      n  -= done;
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	607b      	str	r3, [r7, #4]
      bp += done;
 8000dde:	68ba      	ldr	r2, [r7, #8]
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	4413      	add	r3, r2
 8000de4:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 8000de6:	f7ff fd5c 	bl	80008a2 <osalSysLock>
  while (n > 0U) {
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d1d7      	bne.n	8000da0 <oqWriteTimeout+0x1e>
    }
  }

  osalSysUnlock();
 8000df0:	f7ff fd5d 	bl	80008ae <osalSysUnlock>
  return max - n;
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	1ad3      	subs	r3, r2, r3
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3720      	adds	r7, #32
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <osalMutexObjectInit>:
 *
 * @param[out] mp       pointer to the @p mutex_t object
 *
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b082      	sub	sp, #8
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f007 f95f 	bl	80080ce <chMtxObjectInit>
#elif CH_CFG_USE_SEMAPHORES
  chSemObjectInit((semaphore_t *)mp, 1);
#else
 *mp = 0;
#endif
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <adcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void adcInit(void) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0

  adc_lld_init();
 8000e1c:	f001 fe48 	bl	8002ab0 <adc_lld_init>
}
 8000e20:	bf00      	nop
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]

  adcp->state    = ADC_STOP;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2201      	movs	r2, #1
 8000e30:	701a      	strb	r2, [r3, #0]
  adcp->config   = NULL;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2200      	movs	r2, #0
 8000e36:	605a      	str	r2, [r3, #4]
  adcp->samples  = NULL;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
  adcp->depth    = 0;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2200      	movs	r2, #0
 8000e42:	60da      	str	r2, [r3, #12]
  adcp->grpp     = NULL;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2200      	movs	r2, #0
 8000e48:	611a      	str	r2, [r3, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	615a      	str	r2, [r3, #20]
#endif
#if ADC_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&adcp->mutex);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	3318      	adds	r3, #24
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff ffd4 	bl	8000e02 <osalMutexObjectInit>
#endif
#if defined(ADC_DRIVER_EXT_INIT_HOOK)
  ADC_DRIVER_EXT_INIT_HOOK(adcp);
#endif
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b082      	sub	sp, #8
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f007 f92f 	bl	80080ce <chMtxObjectInit>
}
 8000e70:	bf00      	nop
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <i2cInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void i2cInit(void) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0

  i2c_lld_init();
 8000e7c:	f003 f818 	bl	8003eb0 <i2c_lld_init>
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]

  i2cp->state  = I2C_STOP;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2201      	movs	r2, #1
 8000e90:	701a      	strb	r2, [r3, #0]
  i2cp->config = NULL;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	605a      	str	r2, [r3, #4]

#if I2C_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&i2cp->mutex);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	330c      	adds	r3, #12
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ffe0 	bl	8000e62 <osalMutexObjectInit>
#endif

#if defined(I2C_DRIVER_EXT_INIT_HOOK)
  I2C_DRIVER_EXT_INIT_HOOK(i2cp);
#endif
}
 8000ea2:	bf00      	nop
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <mmcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void mmcInit(void) {
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0

}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr

08000eb6 <saiInit>:
 * @brief   SAI Driver initialization.
 * @note    This function is implicitly invoked by @p halInit().
 *
 * @init
 */
void saiInit(void) {
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	af00      	add	r7, sp, #0

  sai_lld_init();
 8000eba:	f005 f961 	bl	8006180 <sai_lld_init>
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <saiObjectInit>:
 *
 * @param[out] saip     pointer to the @p SAIDriver object
 *
 * @init
 */
void saiObjectInit(SAIDriver *saip) {
 8000ec2:	b480      	push	{r7}
 8000ec4:	b083      	sub	sp, #12
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]

  saip->state  = SAI_STOP;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
  saip->config = NULL;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	605a      	str	r2, [r3, #4]
#if defined(SAI_LLD_ENHANCED_API)
  saip->start_error = HAL_RET_SUCCESS;
#endif
  saip->error_flags = 0U;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	631a      	str	r2, [r3, #48]	; 0x30
  saip->error_repeats = 0U;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2200      	movs	r2, #0
 8000ee0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bc80      	pop	{r7}
 8000eea:	4770      	bx	lr

08000eec <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to the @p event_source_t structure
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]

  esp->next = (event_listener_t *)esp;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	601a      	str	r2, [r3, #0]
}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr

08000f04 <osalEventObjectInit>:
static inline void osalEventObjectInit(event_source_t *esp) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  chEvtObjectInit(esp);
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff ffed 	bl	8000eec <chEvtObjectInit>
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8000f24:	6839      	ldr	r1, [r7, #0]
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f007 f9d7 	bl	80082da <chEvtBroadcastFlagsI>
}
 8000f2c:	bf00      	nop
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8000f46:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	68b9      	ldr	r1, [r7, #8]
 8000f4e:	f7ff ff18 	bl	8000d82 <oqWriteTimeout>
 8000f52:	4603      	mov	r3, r0
                        n, TIME_INFINITE);
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3710      	adds	r7, #16
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	f103 000c 	add.w	r0, r3, #12
 8000f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	68b9      	ldr	r1, [r7, #8]
 8000f76:	f7ff fe22 	bl	8000bbe <iqReadTimeout>
 8000f7a:	4603      	mov	r3, r0
                       n, TIME_INFINITE);
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <_put>:

static msg_t _put(void *ip, uint8_t b) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	70fb      	strb	r3, [r7, #3]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3330      	adds	r3, #48	; 0x30
 8000f94:	78f9      	ldrb	r1, [r7, #3]
 8000f96:	f04f 32ff 	mov.w	r2, #4294967295
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fe75 	bl	8000c8a <oqPutTimeout>
 8000fa0:	4603      	mov	r3, r0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <_get>:

static msg_t _get(void *ip) {
 8000faa:	b580      	push	{r7, lr}
 8000fac:	b082      	sub	sp, #8
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	330c      	adds	r3, #12
 8000fb6:	f04f 31ff 	mov.w	r1, #4294967295
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fdc1 	bl	8000b42 <iqGetTimeout>
 8000fc0:	4603      	mov	r3, r0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b084      	sub	sp, #16
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	60f8      	str	r0, [r7, #12]
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	607a      	str	r2, [r7, #4]
 8000fd6:	72fb      	strb	r3, [r7, #11]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	3330      	adds	r3, #48	; 0x30
 8000fdc:	7af9      	ldrb	r1, [r7, #11]
 8000fde:	687a      	ldr	r2, [r7, #4]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fe52 	bl	8000c8a <oqPutTimeout>
 8000fe6:	4603      	mov	r3, r0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	330c      	adds	r3, #12
 8000ffe:	6839      	ldr	r1, [r7, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fd9e 	bl	8000b42 <iqGetTimeout>
 8001006:	4603      	mov	r3, r0
}
 8001008:	4618      	mov	r0, r3
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
 800101c:	603b      	str	r3, [r7, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	68b9      	ldr	r1, [r7, #8]
 800102a:	f7ff feaa 	bl	8000d82 <oqWriteTimeout>
 800102e:	4603      	mov	r3, r0
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	603b      	str	r3, [r7, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f103 000c 	add.w	r0, r3, #12
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	68b9      	ldr	r1, [r7, #8]
 8001052:	f7ff fdb4 	bl	8000bbe <iqReadTimeout>
 8001056:	4603      	mov	r3, r0
}
 8001058:	4618      	mov	r0, r3
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8001060:	b480      	push	{r7}
 8001062:	b087      	sub	sp, #28
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	617b      	str	r3, [r7, #20]

  osalDbgCheck(sdp != NULL);

  switch (operation) {
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <_ctl+0x1e>
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d103      	bne.n	8001084 <_ctl+0x24>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
 800107c:	e005      	b.n	800108a <_ctl+0x2a>
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 800107e:	f06f 0313 	mvn.w	r3, #19
 8001082:	e003      	b.n	800108c <_ctl+0x2c>
  default:
#if defined(SD_LLD_IMPLEMENTS_CTL)
    /* Delegating to the LLD if supported.*/
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
 8001084:	f06f 0313 	mvn.w	r3, #19
 8001088:	e000      	b.n	800108c <_ctl+0x2c>
#endif
  }
  return HAL_RET_SUCCESS;
 800108a:	2300      	movs	r3, #0
}
 800108c:	4618      	mov	r0, r3
 800108e:	371c      	adds	r7, #28
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr

08001096 <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 8001096:	b580      	push	{r7, lr}
 8001098:	af00      	add	r7, sp, #0

  sd_lld_init();
 800109a:	f005 f9d1 	bl	8006440 <sd_lld_init>
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]

  sdp->vmt = &vmt;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4a07      	ldr	r2, [pc, #28]	; (80010cc <sdObjectInit+0x28>)
 80010b0:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3304      	adds	r3, #4
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff ff24 	bl	8000f04 <osalEventObjectInit>
  sdp->state = SD_STOP;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2201      	movs	r2, #1
 80010c0:	721a      	strb	r2, [r3, #8]
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	08009034 	.word	0x08009034

080010d0 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d105      	bne.n	80010f0 <sdIncomingDataI+0x20>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3304      	adds	r3, #4
 80010e8:	2104      	movs	r1, #4
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff ff15 	bl	8000f1a <osalEventBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	330c      	adds	r3, #12
 80010f4:	78fa      	ldrb	r2, [r7, #3]
 80010f6:	4611      	mov	r1, r2
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fce4 	bl	8000ac6 <iqPutI>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	da06      	bge.n	8001112 <sdIncomingDataI+0x42>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	3304      	adds	r3, #4
 8001108:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff04 	bl	8000f1a <osalEventBroadcastFlagsI>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <chSysLock>:
static inline void chSysLock(void) {
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	2330      	movs	r3, #48	; 0x30
 8001122:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f383 8811 	msr	BASEPRI, r3
}
 800112a:	bf00      	nop
}
 800112c:	bf00      	nop
}
 800112e:	bf00      	nop
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	bc80      	pop	{r7}
 8001136:	4770      	bx	lr

08001138 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	2300      	movs	r3, #0
 8001140:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f383 8811 	msr	BASEPRI, r3
}
 8001148:	bf00      	nop
}
 800114a:	bf00      	nop
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr

08001156 <osalSysLock>:
static inline void osalSysLock(void) {
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
  chSysLock();
 800115a:	f7ff ffde 	bl	800111a <chSysLock>
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}

08001162 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001162:	b580      	push	{r7, lr}
 8001164:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001166:	f7ff ffe7 	bl	8001138 <chSysUnlock>
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}

0800116e <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f006 ffa9 	bl	80080ce <chMtxObjectInit>
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <spiInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void spiInit(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0

  spi_lld_init();
 8001188:	f004 fd3c 	bl	8005c04 <spi_lld_init>
}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}

08001190 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  spip->state           = SPI_STOP;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2201      	movs	r2, #1
 800119c:	701a      	strb	r2, [r3, #0]
  spip->config          = NULL;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2200      	movs	r2, #0
 80011a2:	605a      	str	r2, [r3, #4]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
#endif
#if SPI_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&spip->mutex);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	330c      	adds	r3, #12
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff ffdd 	bl	800116e <osalMutexObjectInit>
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
 80011c6:	f7ff ffc6 	bl	8001156 <osalSysLock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	683a      	ldr	r2, [r7, #0]
 80011ce:	605a      	str	r2, [r3, #4]

  msg = spi_lld_start(spip);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f004 fdb7 	bl	8005d44 <spi_lld_start>
 80011d6:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d103      	bne.n	80011e6 <spiStart+0x2a>
    spip->state = SPI_READY;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2202      	movs	r2, #2
 80011e2:	701a      	strb	r2, [r3, #0]
 80011e4:	e002      	b.n	80011ec <spiStart+0x30>
  }
  else {
    spip->state = SPI_STOP;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2201      	movs	r2, #1
 80011ea:	701a      	strb	r2, [r3, #0]
  }

  osalSysUnlock();
 80011ec:	f7ff ffb9 	bl	8001162 <osalSysUnlock>

#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
 80011f0:	68fb      	ldr	r3, [r7, #12]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <chSysLockFromISR>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 80011fa:	b480      	push	{r7}
 80011fc:	b083      	sub	sp, #12
 80011fe:	af00      	add	r7, sp, #0
 8001200:	2330      	movs	r3, #48	; 0x30
 8001202:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f383 8811 	msr	BASEPRI, r3
}
 800120a:	bf00      	nop
}
 800120c:	bf00      	nop
 * @note    Same as @p port_lock() in this port.
 */
__STATIC_FORCEINLINE void port_lock_from_isr(void) {

  port_lock();
}
 800120e:	bf00      	nop

  port_lock_from_isr();
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr

0800121a <chSysUnlockFromISR>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 800121a:	b480      	push	{r7}
 800121c:	b083      	sub	sp, #12
 800121e:	af00      	add	r7, sp, #0
 8001220:	2300      	movs	r3, #0
 8001222:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f383 8811 	msr	BASEPRI, r3
}
 800122a:	bf00      	nop
}
 800122c:	bf00      	nop
 * @note    Same as @p port_unlock() in this port.
 */
__STATIC_FORCEINLINE void port_unlock_from_isr(void) {

  port_unlock();
}
 800122e:	bf00      	nop

  __dbg_check_unlock_from_isr();
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	bc80      	pop	{r7}
 8001238:	4770      	bx	lr

0800123a <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 800123a:	b580      	push	{r7, lr}
 800123c:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 800123e:	f7ff ffdc 	bl	80011fa <chSysLockFromISR>
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}

08001246 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8001246:	b580      	push	{r7, lr}
 8001248:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 800124a:	f7ff ffe6 	bl	800121a <chSysUnlockFromISR>
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}

08001252 <get_hword>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static uint16_t get_hword(uint8_t *p) {
 8001252:	b480      	push	{r7}
 8001254:	b085      	sub	sp, #20
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
  uint16_t hw;

  hw  = (uint16_t)*p++;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	607a      	str	r2, [r7, #4]
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	81fb      	strh	r3, [r7, #14]
  hw |= (uint16_t)*p << 8U;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	021b      	lsls	r3, r3, #8
 800126a:	b21a      	sxth	r2, r3
 800126c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001270:	4313      	orrs	r3, r2
 8001272:	b21b      	sxth	r3, r3
 8001274:	81fb      	strh	r3, [r7, #14]
  return hw;
 8001276:	89fb      	ldrh	r3, [r7, #14]
}
 8001278:	4618      	mov	r0, r3
 800127a:	3714      	adds	r7, #20
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr

08001282 <set_address>:
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 8001282:	b580      	push	{r7, lr}
 8001284:	b082      	sub	sp, #8
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]

  usbp->address = usbp->setup[2];
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f003 fd0c 	bl	8004cb4 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d005      	beq.n	80012b2 <set_address+0x30>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2101      	movs	r1, #1
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2203      	movs	r2, #3
 80012b6:	701a      	strb	r2, [r3, #0]
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <default_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @return              The request handling exit code.
 * @retval false        Request not recognized by the handler or error.
 * @retval true         Request handled.
 */
static bool default_handler(USBDriver *usbp) {
 80012c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80012ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80012d8:	021b      	lsls	r3, r3, #8
                                        USB_RTYPE_TYPE_MASK)) |
 80012da:	4313      	orrs	r3, r2
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80012dc:	f640 4202 	movw	r2, #3074	; 0xc02
 80012e0:	4293      	cmp	r3, r2
 80012e2:	f000 8120 	beq.w	8001526 <default_handler+0x266>
 80012e6:	f640 4202 	movw	r2, #3074	; 0xc02
 80012ea:	4293      	cmp	r3, r2
 80012ec:	f200 81e4 	bhi.w	80016b8 <default_handler+0x3f8>
 80012f0:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 80012f4:	f000 80d6 	beq.w	80014a4 <default_handler+0x1e4>
 80012f8:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 80012fc:	f200 81dc 	bhi.w	80016b8 <default_handler+0x3f8>
 8001300:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001304:	f000 80c1 	beq.w	800148a <default_handler+0x1ca>
 8001308:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800130c:	f200 81d4 	bhi.w	80016b8 <default_handler+0x3f8>
 8001310:	f240 6201 	movw	r2, #1537	; 0x601
 8001314:	4293      	cmp	r3, r2
 8001316:	f200 81cf 	bhi.w	80016b8 <default_handler+0x3f8>
 800131a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800131e:	f080 808e 	bcs.w	800143e <default_handler+0x17e>
 8001322:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001326:	d072      	beq.n	800140e <default_handler+0x14e>
 8001328:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800132c:	f200 81c4 	bhi.w	80016b8 <default_handler+0x3f8>
 8001330:	f240 3202 	movw	r2, #770	; 0x302
 8001334:	4293      	cmp	r3, r2
 8001336:	f000 818b 	beq.w	8001650 <default_handler+0x390>
 800133a:	f240 3202 	movw	r2, #770	; 0x302
 800133e:	4293      	cmp	r3, r2
 8001340:	f200 81ba 	bhi.w	80016b8 <default_handler+0x3f8>
 8001344:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001348:	d046      	beq.n	80013d8 <default_handler+0x118>
 800134a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800134e:	f200 81b3 	bhi.w	80016b8 <default_handler+0x3f8>
 8001352:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001356:	f000 8147 	beq.w	80015e8 <default_handler+0x328>
 800135a:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 800135e:	f200 81ab 	bhi.w	80016b8 <default_handler+0x3f8>
 8001362:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001366:	d01c      	beq.n	80013a2 <default_handler+0xe2>
 8001368:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800136c:	f200 81a4 	bhi.w	80016b8 <default_handler+0x3f8>
 8001370:	2b02      	cmp	r3, #2
 8001372:	f000 80e3 	beq.w	800153c <default_handler+0x27c>
 8001376:	2b02      	cmp	r3, #2
 8001378:	f200 819e 	bhi.w	80016b8 <default_handler+0x3f8>
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <default_handler+0xc8>
 8001380:	2b01      	cmp	r3, #1
 8001382:	f000 80d0 	beq.w	8001526 <default_handler+0x266>
 8001386:	e197      	b.n	80016b8 <default_handler+0x3f8>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f103 0288 	add.w	r2, r3, #136	; 0x88
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	675a      	str	r2, [r3, #116]	; 0x74
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2202      	movs	r2, #2
 8001396:	679a      	str	r2, [r3, #120]	; 0x78
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800139e:	2301      	movs	r3, #1
 80013a0:	e18b      	b.n	80016ba <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d113      	bne.n	80013d4 <default_handler+0x114>
      usbp->status &= ~2U;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80013b2:	f023 0302 	bic.w	r3, r3, #2
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	675a      	str	r2, [r3, #116]	; 0x74
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	679a      	str	r2, [r3, #120]	; 0x78
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e172      	b.n	80016ba <default_handler+0x3fa>
    }
    return false;
 80013d4:	2300      	movs	r3, #0
 80013d6:	e170      	b.n	80016ba <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d113      	bne.n	800140a <default_handler+0x14a>
      usbp->status |= 2U;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80013e8:	f043 0302 	orr.w	r3, r3, #2
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	675a      	str	r2, [r3, #116]	; 0x74
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2200      	movs	r2, #0
 80013fe:	679a      	str	r2, [r3, #120]	; 0x78
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2200      	movs	r2, #0
 8001404:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001406:	2301      	movs	r3, #1
 8001408:	e157      	b.n	80016ba <default_handler+0x3fa>
    }
    return false;
 800140a:	2300      	movs	r3, #0
 800140c:	e155      	b.n	80016ba <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001414:	2b00      	cmp	r3, #0
 8001416:	d107      	bne.n	8001428 <default_handler+0x168>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 800141e:	2b05      	cmp	r3, #5
 8001420:	d102      	bne.n	8001428 <default_handler+0x168>
      set_address(usbp);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff ff2d 	bl	8001282 <set_address>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	675a      	str	r2, [r3, #116]	; 0x74
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	679a      	str	r2, [r3, #120]	; 0x78
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	67da      	str	r2, [r3, #124]	; 0x7c
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
 800143a:	2301      	movs	r3, #1
 800143c:	e13d      	b.n	80016ba <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	685c      	ldr	r4, [r3, #4]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f893 5083 	ldrb.w	r5, [r3, #131]	; 0x83
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f893 6082 	ldrb.w	r6, [r3, #130]	; 0x82
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	3384      	adds	r3, #132	; 0x84
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fefc 	bl	8001252 <get_hword>
 800145a:	4603      	mov	r3, r0
 800145c:	4632      	mov	r2, r6
 800145e:	4629      	mov	r1, r5
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	47a0      	blx	r4
 8001464:	60f8      	str	r0, [r7, #12]
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d101      	bne.n	8001470 <default_handler+0x1b0>
      return false;
 800146c:	2300      	movs	r3, #0
 800146e:	e124      	b.n	80016ba <default_handler+0x3fa>
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	675a      	str	r2, [r3, #116]	; 0x74
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	679a      	str	r2, [r3, #120]	; 0x78
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2200      	movs	r2, #0
 8001484:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 8001486:	2301      	movs	r3, #1
 8001488:	e117      	b.n	80016ba <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f103 028b 	add.w	r2, r3, #139	; 0x8b
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	675a      	str	r2, [r3, #116]	; 0x74
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	679a      	str	r2, [r3, #120]	; 0x78
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e10a      	b.n	80016ba <default_handler+0x3fa>
    if (usbp->configuration != usbp->setup[2])
#endif
    {
      /* If the USB device is already active then we have to perform the clear
         procedure on the current configuration.*/
      if (usbp->state == USB_ACTIVE) {
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b04      	cmp	r3, #4
 80014aa:	d118      	bne.n	80014de <default_handler+0x21e>
        /* Current configuration cleared.*/
        osalSysLockFromISR ();
 80014ac:	f7ff fec5 	bl	800123a <osalSysLockFromISR>
        usbDisableEndpointsI(usbp);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f000 f93d 	bl	8001730 <usbDisableEndpointsI>
        osalSysUnlockFromISR ();
 80014b6:	f7ff fec6 	bl	8001246 <osalSysUnlockFromISR>
        usbp->configuration = 0U;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2203      	movs	r2, #3
 80014c6:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d005      	beq.n	80014de <default_handler+0x21e>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2103      	movs	r1, #3
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	4798      	blx	r3
      }
      if (usbp->setup[2] != 0U) {
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d013      	beq.n	8001510 <default_handler+0x250>
        /* New configuration.*/
        usbp->configuration = usbp->setup[2];
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2204      	movs	r2, #4
 80014f8:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d005      	beq.n	8001510 <default_handler+0x250>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2102      	movs	r1, #2
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	4798      	blx	r3
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	675a      	str	r2, [r3, #116]	; 0x74
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2200      	movs	r2, #0
 800151a:	679a      	str	r2, [r3, #120]	; 0x78
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001522:	2301      	movs	r3, #1
 8001524:	e0c9      	b.n	80016ba <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a66      	ldr	r2, [pc, #408]	; (80016c4 <default_handler+0x404>)
 800152a:	675a      	str	r2, [r3, #116]	; 0x74
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2202      	movs	r2, #2
 8001530:	679a      	str	r2, [r3, #120]	; 0x78
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 8001538:	2301      	movs	r3, #1
 800153a:	e0be      	b.n	80016ba <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001542:	b25b      	sxtb	r3, r3
 8001544:	2b00      	cmp	r3, #0
 8001546:	da27      	bge.n	8001598 <default_handler+0x2d8>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	b2db      	uxtb	r3, r3
 8001554:	4619      	mov	r1, r3
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f003 fbf7 	bl	8004d4a <usb_lld_get_status_in>
 800155c:	4603      	mov	r3, r0
 800155e:	2b01      	cmp	r3, #1
 8001560:	d002      	beq.n	8001568 <default_handler+0x2a8>
 8001562:	2b02      	cmp	r3, #2
 8001564:	d00b      	beq.n	800157e <default_handler+0x2be>
 8001566:	e015      	b.n	8001594 <default_handler+0x2d4>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a57      	ldr	r2, [pc, #348]	; (80016c8 <default_handler+0x408>)
 800156c:	675a      	str	r2, [r3, #116]	; 0x74
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2202      	movs	r2, #2
 8001572:	679a      	str	r2, [r3, #120]	; 0x78
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 800157a:	2301      	movs	r3, #1
 800157c:	e09d      	b.n	80016ba <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a52      	ldr	r2, [pc, #328]	; (80016cc <default_handler+0x40c>)
 8001582:	675a      	str	r2, [r3, #116]	; 0x74
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2202      	movs	r2, #2
 8001588:	679a      	str	r2, [r3, #120]	; 0x78
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8001590:	2301      	movs	r3, #1
 8001592:	e092      	b.n	80016ba <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 8001594:	2300      	movs	r3, #0
 8001596:	e090      	b.n	80016ba <default_handler+0x3fa>
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800159e:	f003 030f 	and.w	r3, r3, #15
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	4619      	mov	r1, r3
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f003 fbac 	bl	8004d04 <usb_lld_get_status_out>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d002      	beq.n	80015b8 <default_handler+0x2f8>
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d00b      	beq.n	80015ce <default_handler+0x30e>
 80015b6:	e015      	b.n	80015e4 <default_handler+0x324>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a43      	ldr	r2, [pc, #268]	; (80016c8 <default_handler+0x408>)
 80015bc:	675a      	str	r2, [r3, #116]	; 0x74
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2202      	movs	r2, #2
 80015c2:	679a      	str	r2, [r3, #120]	; 0x78
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e075      	b.n	80016ba <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a3e      	ldr	r2, [pc, #248]	; (80016cc <default_handler+0x40c>)
 80015d2:	675a      	str	r2, [r3, #116]	; 0x74
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2202      	movs	r2, #2
 80015d8:	679a      	str	r2, [r3, #120]	; 0x78
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e06a      	b.n	80016ba <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 80015e4:	2300      	movs	r3, #0
 80015e6:	e068      	b.n	80016ba <default_handler+0x3fa>
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <default_handler+0x336>
      return false;
 80015f2:	2300      	movs	r3, #0
 80015f4:	e061      	b.n	80016ba <default_handler+0x3fa>
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80015fc:	f003 030f 	and.w	r3, r3, #15
 8001600:	2b00      	cmp	r3, #0
 8001602:	d01a      	beq.n	800163a <default_handler+0x37a>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800160a:	b25b      	sxtb	r3, r3
 800160c:	2b00      	cmp	r3, #0
 800160e:	da0a      	bge.n	8001626 <default_handler+0x366>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	b2db      	uxtb	r3, r3
 800161c:	4619      	mov	r1, r3
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f003 fd72 	bl	8005108 <usb_lld_clear_in>
 8001624:	e009      	b.n	800163a <default_handler+0x37a>
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800162c:	f003 030f 	and.w	r3, r3, #15
 8001630:	b2db      	uxtb	r3, r3
 8001632:	4619      	mov	r1, r3
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f003 fd4a 	bl	80050ce <usb_lld_clear_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2200      	movs	r2, #0
 800163e:	675a      	str	r2, [r3, #116]	; 0x74
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	679a      	str	r2, [r3, #120]	; 0x78
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800164c:	2301      	movs	r3, #1
 800164e:	e034      	b.n	80016ba <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <default_handler+0x39e>
      return false;
 800165a:	2300      	movs	r3, #0
 800165c:	e02d      	b.n	80016ba <default_handler+0x3fa>
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001664:	f003 030f 	and.w	r3, r3, #15
 8001668:	2b00      	cmp	r3, #0
 800166a:	d01a      	beq.n	80016a2 <default_handler+0x3e2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001672:	b25b      	sxtb	r3, r3
 8001674:	2b00      	cmp	r3, #0
 8001676:	da0a      	bge.n	800168e <default_handler+0x3ce>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800167e:	f003 030f 	and.w	r3, r3, #15
 8001682:	b2db      	uxtb	r3, r3
 8001684:	4619      	mov	r1, r3
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f003 fd04 	bl	8005094 <usb_lld_stall_in>
 800168c:	e009      	b.n	80016a2 <default_handler+0x3e2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001694:	f003 030f 	and.w	r3, r3, #15
 8001698:	b2db      	uxtb	r3, r3
 800169a:	4619      	mov	r1, r3
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f003 fcdc 	bl	800505a <usb_lld_stall_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	675a      	str	r2, [r3, #116]	; 0x74
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2200      	movs	r2, #0
 80016ac:	679a      	str	r2, [r3, #120]	; 0x78
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e000      	b.n	80016ba <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_INTERFACE << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_SET_INTERFACE << 8):
    /* All the above requests are not handled here, if you need them then
       use the hook mechanism and provide handling.*/
  default:
    return false;
 80016b8:	2300      	movs	r3, #0
  }
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016c2:	bf00      	nop
 80016c4:	0800905c 	.word	0x0800905c
 80016c8:	08009064 	.word	0x08009064
 80016cc:	08009060 	.word	0x08009060

080016d0 <usbInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void usbInit(void) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0

  usb_lld_init();
 80016d4:	f003 fa3c 	bl	8004b50 <usb_lld_init>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <usbObjectInit>:
 *
 * @param[out] usbp     pointer to the @p USBDriver object
 *
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  unsigned i;

  usbp->state        = USB_STOP;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2201      	movs	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]
  usbp->config       = NULL;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2200      	movs	r2, #0
 80016ee:	605a      	str	r2, [r3, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	e00e      	b.n	8001714 <usbObjectInit+0x38>
    usbp->in_params[i]  = NULL;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	68fa      	ldr	r2, [r7, #12]
 80016fa:	320c      	adds	r2, #12
 80016fc:	2100      	movs	r1, #0
 80016fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    usbp->out_params[i] = NULL;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	3214      	adds	r2, #20
 8001708:	2100      	movs	r1, #0
 800170a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	3301      	adds	r3, #1
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2b07      	cmp	r3, #7
 8001718:	d9ed      	bls.n	80016f6 <usbObjectInit+0x1a>
  }
  usbp->transmitting = 0;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	811a      	strh	r2, [r3, #8]
  usbp->receiving    = 0;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	815a      	strh	r2, [r3, #10]
}
 8001726:	bf00      	nop
 8001728:	3714      	adds	r7, #20
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr

08001730 <usbDisableEndpointsI>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @iclass
 */
void usbDisableEndpointsI(USBDriver *usbp) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);
  osalDbgAssert(usbp->state == USB_ACTIVE, "invalid state");

  usbp->transmitting &= 1U;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	891b      	ldrh	r3, [r3, #8]
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	b29a      	uxth	r2, r3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	811a      	strh	r2, [r3, #8]
  usbp->receiving    &= 1U;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	895b      	ldrh	r3, [r3, #10]
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	b29a      	uxth	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	815a      	strh	r2, [r3, #10]

  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8001754:	2301      	movs	r3, #1
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	e009      	b.n	800176e <usbDisableEndpointsI+0x3e>
      if (usbp->epc[i]->out_state != NULL) {
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
    }
#endif
    usbp->epc[i] = NULL;
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	3302      	adds	r3, #2
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	2200      	movs	r2, #0
 8001766:	605a      	str	r2, [r3, #4]
  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	3301      	adds	r3, #1
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2b08      	cmp	r3, #8
 8001772:	d9f2      	bls.n	800175a <usbDisableEndpointsI+0x2a>
  }

  /* Low level endpoints deactivation.*/
  usb_lld_disable_endpoints(usbp);
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f003 fab7 	bl	8004ce8 <usb_lld_disable_endpoints>
}
 800177a:	bf00      	nop
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 8001782:	b580      	push	{r7, lr}
 8001784:	b086      	sub	sp, #24
 8001786:	af00      	add	r7, sp, #0
 8001788:	60f8      	str	r0, [r7, #12]
 800178a:	607a      	str	r2, [r7, #4]
 800178c:	603b      	str	r3, [r7, #0]
 800178e:	460b      	mov	r3, r1
 8001790:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetReceiveStatusI(usbp, ep), "already receiving");

  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	895a      	ldrh	r2, [r3, #10]
 8001796:	7afb      	ldrb	r3, [r7, #11]
 8001798:	2101      	movs	r1, #1
 800179a:	fa01 f303 	lsl.w	r3, r1, r3
 800179e:	b29b      	uxth	r3, r3
 80017a0:	4313      	orrs	r3, r2
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	815a      	strh	r2, [r3, #10]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 80017a8:	7afb      	ldrb	r3, [r7, #11]
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	3302      	adds	r3, #2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  osp->rxbuf  = buf;
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	609a      	str	r2, [r3, #8]
  osp->rxsize = n;
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	601a      	str	r2, [r3, #0]
  osp->rxcnt  = 0;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	2200      	movs	r2, #0
 80017c8:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
 80017ca:	7afb      	ldrb	r3, [r7, #11]
 80017cc:	4619      	mov	r1, r3
 80017ce:	68f8      	ldr	r0, [r7, #12]
 80017d0:	f003 faf5 	bl	8004dbe <usb_lld_start_out>
}
 80017d4:	bf00      	nop
 80017d6:	3718      	adds	r7, #24
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	607a      	str	r2, [r7, #4]
 80017e6:	603b      	str	r3, [r7, #0]
 80017e8:	460b      	mov	r3, r1
 80017ea:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetTransmitStatusI(usbp, ep), "already transmitting");

  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	891a      	ldrh	r2, [r3, #8]
 80017f0:	7afb      	ldrb	r3, [r7, #11]
 80017f2:	2101      	movs	r1, #1
 80017f4:	fa01 f303 	lsl.w	r3, r1, r3
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	4313      	orrs	r3, r2
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	811a      	strh	r2, [r3, #8]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 8001802:	7afb      	ldrb	r3, [r7, #11]
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	3302      	adds	r3, #2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	4413      	add	r3, r2
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  isp->txbuf  = buf;
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	609a      	str	r2, [r3, #8]
  isp->txsize = n;
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	683a      	ldr	r2, [r7, #0]
 800181c:	601a      	str	r2, [r3, #0]
  isp->txcnt  = 0;
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	2200      	movs	r2, #0
 8001822:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
 8001824:	7afb      	ldrb	r3, [r7, #11]
 8001826:	4619      	mov	r1, r3
 8001828:	68f8      	ldr	r0, [r7, #12]
 800182a:	f003 fb67 	bl	8004efc <usb_lld_start_in>
}
 800182e:	bf00      	nop
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 8001836:	b580      	push	{r7, lr}
 8001838:	b084      	sub	sp, #16
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2202      	movs	r2, #2
 8001842:	701a      	strb	r2, [r3, #0]

  /* Resetting internal state.*/
  usbp->status        = 0;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  usbp->address       = 0;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usbp->configuration = 0;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
  usbp->transmitting  = 0;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2200      	movs	r2, #0
 8001860:	811a      	strh	r2, [r3, #8]
  usbp->receiving     = 0;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	815a      	strh	r2, [r3, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8001868:	2300      	movs	r3, #0
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	e009      	b.n	8001882 <_usb_reset+0x4c>
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	3302      	adds	r3, #2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	4413      	add	r3, r2
 8001878:	2200      	movs	r2, #0
 800187a:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	3301      	adds	r3, #1
 8001880:	60fb      	str	r3, [r7, #12]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2b08      	cmp	r3, #8
 8001886:	d9f2      	bls.n	800186e <_usb_reset+0x38>
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f003 f973 	bl	8004b7c <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d005      	beq.n	80018ac <_usb_reset+0x76>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2100      	movs	r1, #0
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	4798      	blx	r3
}
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <_usb_suspend>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b05      	cmp	r3, #5
 80018c2:	d018      	beq.n	80018f6 <_usb_suspend+0x42>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	781a      	ldrb	r2, [r3, #0]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2205      	movs	r2, #5
 80018d2:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d005      	beq.n	80018ea <_usb_suspend+0x36>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2104      	movs	r1, #4
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2200      	movs	r2, #0
 80018ee:	811a      	strh	r2, [r3, #8]
    usbp->receiving     = 0;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	815a      	strh	r2, [r3, #10]
        }
      }
    }
  #endif
  }
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <_usb_wakeup>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {
 80018fe:	b580      	push	{r7, lr}
 8001900:	b082      	sub	sp, #8
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b05      	cmp	r3, #5
 800190c:	d10f      	bne.n	800192e <_usb_wakeup+0x30>

    /* State transition, returning to the previous state.*/
    usbp->state = usbp->saved_state;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d005      	beq.n	800192e <_usb_wakeup+0x30>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2105      	movs	r1, #5
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	4798      	blx	r3
  }
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8001936:	b580      	push	{r7, lr}
 8001938:	b084      	sub	sp, #16
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
 800193e:	460b      	mov	r3, r1
 8001940:	70fb      	strb	r3, [r7, #3]
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001948:	2b00      	cmp	r3, #0
 800194a:	d003      	beq.n	8001954 <_usb_ep0setup+0x1e>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2200      	movs	r2, #0
 8001950:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f103 0280 	add.w	r2, r3, #128	; 0x80
 800195a:	78fb      	ldrb	r3, [r7, #3]
 800195c:	4619      	mov	r1, r3
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f003 fa16 	bl	8004d90 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d00a      	beq.n	8001984 <_usb_ep0setup+0x4e>
      !(usbp->config->requests_hook_cb(usbp))) {
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	4798      	blx	r3
 8001978:	4603      	mov	r3, r0
 800197a:	f083 0301 	eor.w	r3, r3, #1
 800197e:	b2db      	uxtb	r3, r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8001980:	2b00      	cmp	r3, #0
 8001982:	d027      	beq.n	80019d4 <_usb_ep0setup+0x9e>
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800198a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800198e:	2b00      	cmp	r3, #0
 8001990:	d108      	bne.n	80019a4 <_usb_ep0setup+0x6e>
        !default_handler(usbp)) {
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f7ff fc94 	bl	80012c0 <default_handler>
 8001998:	4603      	mov	r3, r0
 800199a:	f083 0301 	eor.w	r3, r3, #1
 800199e:	b2db      	uxtb	r3, r3
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d017      	beq.n	80019d4 <_usb_ep0setup+0x9e>
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 80019a4:	2100      	movs	r1, #0
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f003 fb74 	bl	8005094 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 80019ac:	2100      	movs	r1, #0
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f003 fb53 	bl	800505a <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d005      	beq.n	80019ca <_usb_ep0setup+0x94>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2106      	movs	r1, #6
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2206      	movs	r2, #6
 80019ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 80019d2:	e05b      	b.n	8001a8c <_usb_ep0setup+0x156>
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3386      	adds	r3, #134	; 0x86
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff fc3a 	bl	8001252 <get_hword>
 80019de:	4603      	mov	r3, r0
 80019e0:	60fb      	str	r3, [r7, #12]
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d202      	bcs.n	80019f2 <_usb_ep0setup+0xbc>
    usbp->ep0n = max;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	679a      	str	r2, [r3, #120]	; 0x78
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80019f8:	b25b      	sxtb	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	da23      	bge.n	8001a46 <_usb_ep0setup+0x110>
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d010      	beq.n	8001a28 <_usb_ep0setup+0xf2>
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_IN_TX;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2209      	movs	r2, #9
 8001a0a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 8001a0e:	f7ff fc14 	bl	800123a <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff fedd 	bl	80017dc <usbStartTransmitI>
      osalSysUnlockFromISR();
 8001a22:	f7ff fc10 	bl	8001246 <osalSysUnlockFromISR>
 8001a26:	e031      	b.n	8001a8c <_usb_ep0setup+0x156>
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2214      	movs	r2, #20
 8001a2c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8001a30:	f7ff fc03 	bl	800123a <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, NULL, 0);
 8001a34:	2300      	movs	r3, #0
 8001a36:	2200      	movs	r2, #0
 8001a38:	2100      	movs	r1, #0
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff fea1 	bl	8001782 <usbStartReceiveI>
      osalSysUnlockFromISR();
 8001a40:	f7ff fc01 	bl	8001246 <osalSysUnlockFromISR>
 8001a44:	e022      	b.n	8001a8c <_usb_ep0setup+0x156>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d010      	beq.n	8001a70 <_usb_ep0setup+0x13a>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2215      	movs	r2, #21
 8001a52:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 8001a56:	f7ff fbf0 	bl	800123a <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001a62:	2100      	movs	r1, #0
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f7ff fe8c 	bl	8001782 <usbStartReceiveI>
      osalSysUnlockFromISR();
 8001a6a:	f7ff fbec 	bl	8001246 <osalSysUnlockFromISR>
 8001a6e:	e00d      	b.n	8001a8c <_usb_ep0setup+0x156>
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	220b      	movs	r2, #11
 8001a74:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8001a78:	f7ff fbdf 	bl	800123a <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff feaa 	bl	80017dc <usbStartTransmitI>
      osalSysUnlockFromISR();
 8001a88:	f7ff fbdd 	bl	8001246 <osalSysUnlockFromISR>
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8001a8c:	3710      	adds	r7, #16
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	70fb      	strb	r3, [r7, #3]
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001aa6:	2b15      	cmp	r3, #21
 8001aa8:	f200 808b 	bhi.w	8001bc2 <_usb_ep0in+0x12e>
 8001aac:	a201      	add	r2, pc, #4	; (adr r2, 8001ab4 <_usb_ep0in+0x20>)
 8001aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab2:	bf00      	nop
 8001ab4:	08001b93 	.word	0x08001b93
 8001ab8:	08001bc3 	.word	0x08001bc3
 8001abc:	08001bc3 	.word	0x08001bc3
 8001ac0:	08001bc3 	.word	0x08001bc3
 8001ac4:	08001bc3 	.word	0x08001bc3
 8001ac8:	08001bc3 	.word	0x08001bc3
 8001acc:	08001b93 	.word	0x08001b93
 8001ad0:	08001bc3 	.word	0x08001bc3
 8001ad4:	08001bc3 	.word	0x08001bc3
 8001ad8:	08001b0d 	.word	0x08001b0d
 8001adc:	08001b5b 	.word	0x08001b5b
 8001ae0:	08001b79 	.word	0x08001b79
 8001ae4:	08001bc3 	.word	0x08001bc3
 8001ae8:	08001bc3 	.word	0x08001bc3
 8001aec:	08001bc3 	.word	0x08001bc3
 8001af0:	08001bc3 	.word	0x08001bc3
 8001af4:	08001bc3 	.word	0x08001bc3
 8001af8:	08001bc3 	.word	0x08001bc3
 8001afc:	08001bc3 	.word	0x08001bc3
 8001b00:	08001bc3 	.word	0x08001bc3
 8001b04:	08001b93 	.word	0x08001b93
 8001b08:	08001b93 	.word	0x08001b93
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3386      	adds	r3, #134	; 0x86
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff fb9e 	bl	8001252 <get_hword>
 8001b16:	4603      	mov	r3, r0
 8001b18:	60fb      	str	r3, [r7, #12]
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d91a      	bls.n	8001b5a <_usb_ep0in+0xc6>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	68d2      	ldr	r2, [r2, #12]
 8001b2c:	8a12      	ldrh	r2, [r2, #16]
 8001b2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b32:	fb01 f202 	mul.w	r2, r1, r2
 8001b36:	1a9b      	subs	r3, r3, r2
    if ((usbp->ep0n < max) &&
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d10e      	bne.n	8001b5a <_usb_ep0in+0xc6>
      osalSysLockFromISR();
 8001b3c:	f7ff fb7d 	bl	800123a <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8001b40:	2300      	movs	r3, #0
 8001b42:	2200      	movs	r2, #0
 8001b44:	2100      	movs	r1, #0
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff fe48 	bl	80017dc <usbStartTransmitI>
      osalSysUnlockFromISR();
 8001b4c:	f7ff fb7b 	bl	8001246 <osalSysUnlockFromISR>
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	220a      	movs	r2, #10
 8001b54:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 8001b58:	e033      	b.n	8001bc2 <_usb_ep0in+0x12e>
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2214      	movs	r2, #20
 8001b5e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8001b62:	f7ff fb6a 	bl	800123a <osalSysLockFromISR>
    usbStartReceiveI(usbp, 0, NULL, 0);
 8001b66:	2300      	movs	r3, #0
 8001b68:	2200      	movs	r2, #0
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7ff fe08 	bl	8001782 <usbStartReceiveI>
    osalSysUnlockFromISR();
 8001b72:	f7ff fb68 	bl	8001246 <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 8001b76:	e024      	b.n	8001bc2 <_usb_ep0in+0x12e>
  case USB_EP0_IN_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <_usb_ep0in+0xf4>
      usbp->ep0endcb(usbp);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8001b90:	e017      	b.n	8001bc2 <_usb_ep0in+0x12e>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8001b92:	2100      	movs	r1, #0
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f003 fa7d 	bl	8005094 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f003 fa5c 	bl	800505a <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d005      	beq.n	8001bb8 <_usb_ep0in+0x124>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2106      	movs	r1, #6
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2206      	movs	r2, #6
 8001bbc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8001bc0:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	70fb      	strb	r3, [r7, #3]

  (void)ep;
  switch (usbp->ep0state) {
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001bda:	2b15      	cmp	r3, #21
 8001bdc:	d869      	bhi.n	8001cb2 <_usb_ep0out+0xea>
 8001bde:	a201      	add	r2, pc, #4	; (adr r2, 8001be4 <_usb_ep0out+0x1c>)
 8001be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be4:	08001c81 	.word	0x08001c81
 8001be8:	08001cb3 	.word	0x08001cb3
 8001bec:	08001cb3 	.word	0x08001cb3
 8001bf0:	08001cb3 	.word	0x08001cb3
 8001bf4:	08001cb3 	.word	0x08001cb3
 8001bf8:	08001cb3 	.word	0x08001cb3
 8001bfc:	08001c81 	.word	0x08001c81
 8001c00:	08001cb3 	.word	0x08001cb3
 8001c04:	08001cb3 	.word	0x08001cb3
 8001c08:	08001c81 	.word	0x08001c81
 8001c0c:	08001c81 	.word	0x08001c81
 8001c10:	08001c81 	.word	0x08001c81
 8001c14:	08001cb3 	.word	0x08001cb3
 8001c18:	08001cb3 	.word	0x08001cb3
 8001c1c:	08001cb3 	.word	0x08001cb3
 8001c20:	08001cb3 	.word	0x08001cb3
 8001c24:	08001cb3 	.word	0x08001cb3
 8001c28:	08001cb3 	.word	0x08001cb3
 8001c2c:	08001cb3 	.word	0x08001cb3
 8001c30:	08001cb3 	.word	0x08001cb3
 8001c34:	08001c5b 	.word	0x08001c5b
 8001c38:	08001c3d 	.word	0x08001c3d
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	220b      	movs	r2, #11
 8001c40:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8001c44:	f7ff faf9 	bl	800123a <osalSysLockFromISR>
    usbStartTransmitI(usbp, 0, NULL, 0);
 8001c48:	2300      	movs	r3, #0
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff fdc4 	bl	80017dc <usbStartTransmitI>
    osalSysUnlockFromISR();
 8001c54:	f7ff faf7 	bl	8001246 <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 8001c58:	e02b      	b.n	8001cb2 <_usb_ep0out+0xea>
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d124      	bne.n	8001cb0 <_usb_ep0out+0xe8>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d003      	beq.n	8001c76 <_usb_ep0out+0xae>
      usbp->ep0endcb(usbp);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8001c7e:	e018      	b.n	8001cb2 <_usb_ep0out+0xea>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8001c80:	2100      	movs	r1, #0
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f003 fa06 	bl	8005094 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f003 f9e5 	bl	800505a <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d005      	beq.n	8001ca6 <_usb_ep0out+0xde>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2106      	movs	r1, #6
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2206      	movs	r2, #6
 8001caa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8001cae:	e000      	b.n	8001cb2 <_usb_ep0out+0xea>
      break;
 8001cb0:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <halCommunityInit>:
/**
 * @brief   HAL initialization (community part).
 *
 * @init
 */
void halCommunityInit(void) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 8001cbc:	f000 f802 	bl	8001cc4 <fsmcInit>
#endif
}
 8001cc0:	bf00      	nop
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <fsmcInit>:
/**
 * @brief   Low level FSMC driver initialization.
 *
 * @notapi
 */
void fsmcInit(void) {
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0

  if (FSMCD1.state == FSMC_UNINIT) {
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <fsmcInit+0x20>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d105      	bne.n	8001cdc <fsmcInit+0x18>
    FSMCD1.state  = FSMC_STOP;
 8001cd0:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <fsmcInit+0x20>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	701a      	strb	r2, [r3, #0]
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 8001cd6:	4b03      	ldr	r3, [pc, #12]	; (8001ce4 <fsmcInit+0x20>)
 8001cd8:	4a03      	ldr	r2, [pc, #12]	; (8001ce8 <fsmcInit+0x24>)
 8001cda:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr
 8001ce4:	24000000 	.word	0x24000000
 8001ce8:	52004140 	.word	0x52004140

08001cec <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0

  CH_IRQ_PROLOGUE();
 8001cf0:	4804      	ldr	r0, [pc, #16]	; (8001d04 <Vector100+0x18>)
 8001cf2:	f004 ff2b 	bl	8006b4c <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 8001cf6:	4803      	ldr	r0, [pc, #12]	; (8001d04 <Vector100+0x18>)
 8001cf8:	f004 ff62 	bl	8006bc0 <__trace_isr_leave>
 8001cfc:	f006 fd6c 	bl	80087d8 <__port_irq_epilogue>
}
 8001d00:	bf00      	nop
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	08009068 	.word	0x08009068

08001d08 <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	4a12      	ldr	r2, [pc, #72]	; (8001d60 <nvicEnableVector+0x58>)
 8001d18:	011b      	lsls	r3, r3, #4
 8001d1a:	b2d9      	uxtb	r1, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4413      	add	r3, r2
 8001d20:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001d24:	460a      	mov	r2, r1
 8001d26:	701a      	strb	r2, [r3, #0]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f003 021f 	and.w	r2, r3, #31
 8001d2e:	490c      	ldr	r1, [pc, #48]	; (8001d60 <nvicEnableVector+0x58>)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	095b      	lsrs	r3, r3, #5
 8001d34:	2001      	movs	r0, #1
 8001d36:	fa00 f202 	lsl.w	r2, r0, r2
 8001d3a:	3360      	adds	r3, #96	; 0x60
 8001d3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f003 021f 	and.w	r2, r3, #31
 8001d46:	4906      	ldr	r1, [pc, #24]	; (8001d60 <nvicEnableVector+0x58>)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	095b      	lsrs	r3, r3, #5
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr
 8001d60:	e000e100 	.word	0xe000e100

08001d64 <nvicDisableVector>:
/**
 * @brief   Disables an interrupt handler.
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f003 021f 	and.w	r2, r3, #31
 8001d72:	4910      	ldr	r1, [pc, #64]	; (8001db4 <nvicDisableVector+0x50>)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	095b      	lsrs	r3, r3, #5
 8001d78:	2001      	movs	r0, #1
 8001d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d7e:	3320      	adds	r3, #32
 8001d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f003 021f 	and.w	r2, r3, #31
 8001d8a:	490a      	ldr	r1, [pc, #40]	; (8001db4 <nvicDisableVector+0x50>)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	095b      	lsrs	r3, r3, #5
 8001d90:	2001      	movs	r0, #1
 8001d92:	fa00 f202 	lsl.w	r2, r0, r2
 8001d96:	3360      	adds	r3, #96	; 0x60
 8001d98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 8001d9c:	4a05      	ldr	r2, [pc, #20]	; (8001db4 <nvicDisableVector+0x50>)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4413      	add	r3, r2
 8001da2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 8001daa:	bf00      	nop
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bc80      	pop	{r7}
 8001db2:	4770      	bx	lr
 8001db4:	e000e100 	.word	0xe000e100

08001db8 <exti0_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti0_irq_init(void) {
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI0_NUMBER, STM32_IRQ_EXTI0_PRIORITY);
#endif
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr

08001dc4 <exti1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti1_irq_init(void) {
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI1_NUMBER, STM32_IRQ_EXTI1_PRIORITY);
#endif
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <exti2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti2_irq_init(void) {
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI2_NUMBER, STM32_IRQ_EXTI2_PRIORITY);
#endif
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr

08001ddc <exti3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti3_irq_init(void) {
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI3_NUMBER, STM32_IRQ_EXTI3_PRIORITY);
#endif
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr

08001de8 <exti4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti4_irq_init(void) {
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI4_NUMBER, STM32_IRQ_EXTI4_PRIORITY);
#endif
}
 8001dec:	bf00      	nop
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <exti5_9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti5_9_irq_init(void) {
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI5_9_NUMBER, STM32_IRQ_EXTI5_9_PRIORITY);
#endif
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr

08001e00 <exti10_15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti10_15_irq_init(void) {
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI10_15_NUMBER, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <exti16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti16_irq_init(void) {
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI16_IS_USED)
  nvicEnableVector(STM32_EXTI16_NUMBER, STM32_IRQ_EXTI16_PRIORITY);
#endif
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr

08001e18 <exti17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti17_irq_init(void) {
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI17_IS_USED)
  nvicEnableVector(STM32_EXTI17_NUMBER, STM32_IRQ_EXTI17_PRIORITY);
#endif
}
 8001e1c:	bf00      	nop
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr

08001e24 <exti18_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti18_irq_init(void) {
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI18_IS_USED)
  nvicEnableVector(STM32_EXTI18_NUMBER, STM32_IRQ_EXTI18_PRIORITY);
#endif
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <exti19_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti19_irq_init(void) {
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI19_IS_USED)
  nvicEnableVector(STM32_EXTI19_NUMBER, STM32_IRQ_EXTI19_PRIORITY);
#endif
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr

08001e3c <exti20_exti21_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti20_exti21_irq_init(void) {
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI20_IS_USED) || defined(STM32_EXTI21_IS_USED)
  nvicEnableVector(STM32_EXTI20_21_NUMBER, STM32_IRQ_EXTI20_21_PRIORITY);
#endif
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr

08001e48 <fdcan1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan1_irq_init(void) {
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
#if STM32_FDCAN1_IS_USED
  nvicEnableVector(STM32_FDCAN1_IT0_NUMBER, STM32_IRQ_FDCAN1_PRIORITY);
#endif
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bc80      	pop	{r7}
 8001e52:	4770      	bx	lr

08001e54 <fdcan2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan2_irq_init(void) {
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
#if STM32_FDCAN2_IS_USED
  nvicEnableVector(STM32_FDCAN2_IT0_NUMBER, STM32_IRQ_FDCAN2_PRIORITY);
#endif
}
 8001e58:	bf00      	nop
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr

08001e60 <fdcan3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan3_irq_init(void) {
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
#if STM32_FDCAN3_IS_USED
  nvicEnableVector(STM32_FDCAN3_IT0_NUMBER, STM32_IRQ_FDCAN3_PRIORITY);
#endif
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <quadspi1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void quadspi1_irq_init(void) {
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
#if STM32_QUADSPI1_IS_USED
  nvicEnableVector(STM32_QUADSPI1_NUMBER, STM32_IRQ_QUADSPI1_PRIORITY);
#endif
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bc80      	pop	{r7}
 8001e76:	4770      	bx	lr

08001e78 <sdmmc1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc1_irq_init(void) {
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
#if STM32_SDMMC1_IS_USED
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
#endif
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <sdmmc2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc2_irq_init(void) {
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
#if STM32_SDMMC2_IS_USED
  nvicEnableVector(STM32_SDMMC2_NUMBER, STM32_IRQ_SDMMC2_PRIORITY);
#endif
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr

08001e90 <usart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart1_irq_init(void) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
#if defined(STM32_USART1_IS_USED)
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8001e94:	210c      	movs	r1, #12
 8001e96:	2025      	movs	r0, #37	; 0x25
 8001e98:	f7ff ff36 	bl	8001d08 <nvicEnableVector>
#endif
}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8001ea4:	4806      	ldr	r0, [pc, #24]	; (8001ec0 <VectorD4+0x20>)
 8001ea6:	f004 fe51 	bl	8006b4c <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 8001eaa:	4806      	ldr	r0, [pc, #24]	; (8001ec4 <VectorD4+0x24>)
 8001eac:	f004 fb1e 	bl	80064ec <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001eb0:	4803      	ldr	r0, [pc, #12]	; (8001ec0 <VectorD4+0x20>)
 8001eb2:	f004 fe85 	bl	8006bc0 <__trace_isr_leave>
 8001eb6:	f006 fc8f 	bl	80087d8 <__port_irq_epilogue>
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	08009074 	.word	0x08009074
 8001ec4:	24000394 	.word	0x24000394

08001ec8 <usart2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart2_irq_init(void) {
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
#if defined(STM32_USART2_IS_USED)
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
#endif
}
 8001ecc:	bf00      	nop
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr

08001ed4 <usart3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart3_irq_init(void) {
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
#if defined(STM32_USART3_IS_USED)
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
#endif
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr

08001ee0 <uart4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart4_irq_init(void) {
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
#if defined(STM32_UART4_IS_USED)
  nvicEnableVector(STM32_UART4_NUMBER, STM32_IRQ_UART4_PRIORITY);
#endif
}
 8001ee4:	bf00      	nop
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr

08001eec <uart5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart5_irq_init(void) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
#if defined(STM32_UART5_IS_USED)
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8001ef0:	210c      	movs	r1, #12
 8001ef2:	2035      	movs	r0, #53	; 0x35
 8001ef4:	f7ff ff08 	bl	8001d08 <nvicEnableVector>
#endif
}
 8001ef8:	bf00      	nop
 8001efa:	bd80      	pop	{r7, pc}

08001efc <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8001f00:	4806      	ldr	r0, [pc, #24]	; (8001f1c <Vector114+0x20>)
 8001f02:	f004 fe23 	bl	8006b4c <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8001f06:	4806      	ldr	r0, [pc, #24]	; (8001f20 <Vector114+0x24>)
 8001f08:	f004 faf0 	bl	80064ec <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001f0c:	4803      	ldr	r0, [pc, #12]	; (8001f1c <Vector114+0x20>)
 8001f0e:	f004 fe57 	bl	8006bc0 <__trace_isr_leave>
 8001f12:	f006 fc61 	bl	80087d8 <__port_irq_epilogue>
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	08009080 	.word	0x08009080
 8001f20:	240003f4 	.word	0x240003f4

08001f24 <usart6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart6_irq_init(void) {
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
#if defined(STM32_USART6_IS_USED)
  nvicEnableVector(STM32_USART6_NUMBER, STM32_IRQ_USART6_PRIORITY);
#endif
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr

08001f30 <uart7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart7_irq_init(void) {
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
#if defined(STM32_UART7_IS_USED)
  nvicEnableVector(STM32_UART7_NUMBER, STM32_IRQ_UART7_PRIORITY);
#endif
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <uart8_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart8_irq_init(void) {
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
#if defined(STM32_UART8_IS_USED)
  nvicEnableVector(STM32_UART8_NUMBER, STM32_IRQ_UART8_PRIORITY);
#endif
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr

08001f48 <uart9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart9_irq_init(void) {
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
#if defined(STM32_UART9_IS_USED)
  nvicEnableVector(STM32_UART9_NUMBER, STM32_IRQ_UART9_PRIORITY);
#endif
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr

08001f54 <usart10_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart10_irq_init(void) {
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
#if defined(STM32_USART10_IS_USED)
  nvicEnableVector(STM32_USART10_NUMBER, STM32_IRQ_USART10_PRIORITY);
#endif
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr

08001f60 <lpuart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void lpuart1_irq_init(void) {
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
#if defined(STM32_LPUART1_IS_USED)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_IRQ_LPUART1_PRIORITY);
#endif
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr

08001f6c <tim1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim1_irq_init(void) {
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM1_IS_USED)
  nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_IRQ_TIM1_UP_PRIORITY);
  nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_IRQ_TIM1_CC_PRIORITY);
#endif
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <tim2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim2_irq_init(void) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM2_IS_USED)
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8001f7c:	2107      	movs	r1, #7
 8001f7e:	201c      	movs	r0, #28
 8001f80:	f7ff fec2 	bl	8001d08 <nvicEnableVector>
#endif
}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8001f8c:	4805      	ldr	r0, [pc, #20]	; (8001fa4 <VectorB0+0x1c>)
 8001f8e:	f004 fddd 	bl	8006b4c <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8001f92:	f004 f99d 	bl	80062d0 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001f96:	4803      	ldr	r0, [pc, #12]	; (8001fa4 <VectorB0+0x1c>)
 8001f98:	f004 fe12 	bl	8006bc0 <__trace_isr_leave>
 8001f9c:	f006 fc1c 	bl	80087d8 <__port_irq_epilogue>
}
 8001fa0:	bf00      	nop
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	0800908c 	.word	0x0800908c

08001fa8 <tim3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim3_irq_init(void) {
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
#if defined(STM32_TIM3_IS_USED)
  nvicEnableVector(STM32_TIM3_NUMBER, STM32_IRQ_TIM3_PRIORITY);
#endif
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr

08001fb4 <tim4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim4_irq_init(void) {
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
#if defined(STM32_TIM4_IS_USED)
  nvicEnableVector(STM32_TIM4_NUMBER, STM32_IRQ_TIM4_PRIORITY);
#endif
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <tim5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim5_irq_init(void) {
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
#if defined(STM32_TIM5_IS_USED)
  nvicEnableVector(STM32_TIM5_NUMBER, STM32_IRQ_TIM5_PRIORITY);
#endif
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <tim6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim6_irq_init(void) {
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
#if defined(STM32_TIM6_IS_USED)
  nvicEnableVector(STM32_TIM6_NUMBER, STM32_IRQ_TIM6_PRIORITY);
#endif
}
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <tim7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim7_irq_init(void) {
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
#if defined(STM32_TIM7_IS_USED)
  nvicEnableVector(STM32_TIM7_NUMBER, STM32_IRQ_TIM7_PRIORITY);
#endif
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr

08001fe4 <tim8_tim12_tim13_tim14_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim8_tim12_tim13_tim14_irq_init(void) {
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
#endif
#if defined(STM32_TIM8_IS_USED)
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
                   STM32_IRQ_TIM8_CC_PRIORITY);
#endif
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr

08001ff0 <tim15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim15_irq_init(void) {
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
#if defined(STM32_TIM15_IS_USED)
  nvicEnableVector(STM32_TIM15_NUMBER, STM32_IRQ_TIM15_PRIORITY);
#endif
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr

08001ffc <tim16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim16_irq_init(void) {
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
#if defined(STM32_TIM16_IS_USED)
  nvicEnableVector(STM32_TIM16_NUMBER, STM32_IRQ_TIM16_PRIORITY);
#endif
}
 8002000:	bf00      	nop
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr

08002008 <tim17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim17_irq_init(void) {
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM17_IS_USED)
  nvicEnableVector(STM32_TIM17_NUMBER, STM32_IRQ_TIM17_PRIORITY);
#endif
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr

08002014 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0

  exti0_irq_init();
 8002018:	f7ff fece 	bl	8001db8 <exti0_irq_init>
  exti1_irq_init();
 800201c:	f7ff fed2 	bl	8001dc4 <exti1_irq_init>
  exti2_irq_init();
 8002020:	f7ff fed6 	bl	8001dd0 <exti2_irq_init>
  exti3_irq_init();
 8002024:	f7ff feda 	bl	8001ddc <exti3_irq_init>
  exti4_irq_init();
 8002028:	f7ff fede 	bl	8001de8 <exti4_irq_init>
  exti5_9_irq_init();
 800202c:	f7ff fee2 	bl	8001df4 <exti5_9_irq_init>
  exti10_15_irq_init();
 8002030:	f7ff fee6 	bl	8001e00 <exti10_15_irq_init>
  exti16_irq_init();
 8002034:	f7ff feea 	bl	8001e0c <exti16_irq_init>
  exti17_irq_init();
 8002038:	f7ff feee 	bl	8001e18 <exti17_irq_init>
  exti18_irq_init();
 800203c:	f7ff fef2 	bl	8001e24 <exti18_irq_init>
  exti19_irq_init();
 8002040:	f7ff fef6 	bl	8001e30 <exti19_irq_init>
  exti20_exti21_irq_init();
 8002044:	f7ff fefa 	bl	8001e3c <exti20_exti21_irq_init>

  fdcan1_irq_init();
 8002048:	f7ff fefe 	bl	8001e48 <fdcan1_irq_init>
  fdcan2_irq_init();
 800204c:	f7ff ff02 	bl	8001e54 <fdcan2_irq_init>
  fdcan3_irq_init();
 8002050:	f7ff ff06 	bl	8001e60 <fdcan3_irq_init>

  mdma_irq_init();
 8002054:	2109      	movs	r1, #9
 8002056:	207a      	movs	r0, #122	; 0x7a
 8002058:	f7ff fe56 	bl	8001d08 <nvicEnableVector>

#if defined(HAL_LLD_TYPE1_H)
  quadspi1_irq_init();
 800205c:	f7ff ff06 	bl	8001e6c <quadspi1_irq_init>
#elif defined(HAL_LLD_TYPE2_H)
  octospi1_irq_init();
  octospi2_irq_init();
#endif

  sdmmc1_irq_init();
 8002060:	f7ff ff0a 	bl	8001e78 <sdmmc1_irq_init>
  sdmmc2_irq_init();
 8002064:	f7ff ff0e 	bl	8001e84 <sdmmc2_irq_init>

  tim1_irq_init();
 8002068:	f7ff ff80 	bl	8001f6c <tim1_irq_init>
  tim2_irq_init();
 800206c:	f7ff ff84 	bl	8001f78 <tim2_irq_init>
  tim3_irq_init();
 8002070:	f7ff ff9a 	bl	8001fa8 <tim3_irq_init>
  tim4_irq_init();
 8002074:	f7ff ff9e 	bl	8001fb4 <tim4_irq_init>
  tim5_irq_init();
 8002078:	f7ff ffa2 	bl	8001fc0 <tim5_irq_init>
  tim6_irq_init();
 800207c:	f7ff ffa6 	bl	8001fcc <tim6_irq_init>
  tim7_irq_init();
 8002080:	f7ff ffaa 	bl	8001fd8 <tim7_irq_init>
  tim8_tim12_tim13_tim14_irq_init();
 8002084:	f7ff ffae 	bl	8001fe4 <tim8_tim12_tim13_tim14_irq_init>
  tim15_irq_init();
 8002088:	f7ff ffb2 	bl	8001ff0 <tim15_irq_init>
  tim16_irq_init();
 800208c:	f7ff ffb6 	bl	8001ffc <tim16_irq_init>
  tim17_irq_init();
 8002090:	f7ff ffba 	bl	8002008 <tim17_irq_init>

  usart1_irq_init();
 8002094:	f7ff fefc 	bl	8001e90 <usart1_irq_init>
  usart2_irq_init();
 8002098:	f7ff ff16 	bl	8001ec8 <usart2_irq_init>
  usart3_irq_init();
 800209c:	f7ff ff1a 	bl	8001ed4 <usart3_irq_init>
  uart4_irq_init();
 80020a0:	f7ff ff1e 	bl	8001ee0 <uart4_irq_init>
  uart5_irq_init();
 80020a4:	f7ff ff22 	bl	8001eec <uart5_irq_init>
  usart6_irq_init();
 80020a8:	f7ff ff3c 	bl	8001f24 <usart6_irq_init>
  uart7_irq_init();
 80020ac:	f7ff ff40 	bl	8001f30 <uart7_irq_init>
  uart8_irq_init();
 80020b0:	f7ff ff44 	bl	8001f3c <uart8_irq_init>
  uart9_irq_init();
 80020b4:	f7ff ff48 	bl	8001f48 <uart9_irq_init>
  usart10_irq_init();
 80020b8:	f7ff ff4c 	bl	8001f54 <usart10_irq_init>
  lpuart1_irq_init();
 80020bc:	f7ff ff50 	bl	8001f60 <lpuart1_irq_init>
}
 80020c0:	bf00      	nop
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <__rccResetAPB1L>:

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1LRSTR |= mask;
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <__rccResetAPB1L+0x3c>)
 80020ce:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80020d2:	490b      	ldr	r1, [pc, #44]	; (8002100 <__rccResetAPB1L+0x3c>)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80020dc:	4b08      	ldr	r3, [pc, #32]	; (8002100 <__rccResetAPB1L+0x3c>)
 80020de:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	4906      	ldr	r1, [pc, #24]	; (8002100 <__rccResetAPB1L+0x3c>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80020ee:	4b04      	ldr	r3, [pc, #16]	; (8002100 <__rccResetAPB1L+0x3c>)
 80020f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	58024400 	.word	0x58024400

08002104 <__rccResetAPB1H>:

__STATIC_INLINE void __rccResetAPB1H(uint32_t mask) {
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1HRSTR |= mask;
 800210c:	4b0c      	ldr	r3, [pc, #48]	; (8002140 <__rccResetAPB1H+0x3c>)
 800210e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002112:	490b      	ldr	r1, [pc, #44]	; (8002140 <__rccResetAPB1H+0x3c>)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4313      	orrs	r3, r2
 8002118:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 800211c:	4b08      	ldr	r3, [pc, #32]	; (8002140 <__rccResetAPB1H+0x3c>)
 800211e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	43db      	mvns	r3, r3
 8002126:	4906      	ldr	r1, [pc, #24]	; (8002140 <__rccResetAPB1H+0x3c>)
 8002128:	4013      	ands	r3, r2
 800212a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 800212e:	4b04      	ldr	r3, [pc, #16]	; (8002140 <__rccResetAPB1H+0x3c>)
 8002130:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	58024400 	.word	0x58024400

08002144 <__rccResetAPB2>:

__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB2RSTR |= mask;
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <__rccResetAPB2+0x3c>)
 800214e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002152:	490b      	ldr	r1, [pc, #44]	; (8002180 <__rccResetAPB2+0x3c>)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4313      	orrs	r3, r2
 8002158:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 800215c:	4b08      	ldr	r3, [pc, #32]	; (8002180 <__rccResetAPB2+0x3c>)
 800215e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	43db      	mvns	r3, r3
 8002166:	4906      	ldr	r1, [pc, #24]	; (8002180 <__rccResetAPB2+0x3c>)
 8002168:	4013      	ands	r3, r2
 800216a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 800216e:	4b04      	ldr	r3, [pc, #16]	; (8002180 <__rccResetAPB2+0x3c>)
 8002170:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	bc80      	pop	{r7}
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	58024400 	.word	0x58024400

08002184 <__rccResetAPB3>:

__STATIC_INLINE void __rccResetAPB3(uint32_t mask) {
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB3RSTR |= mask;
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <__rccResetAPB3+0x3c>)
 800218e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002192:	490b      	ldr	r1, [pc, #44]	; (80021c0 <__rccResetAPB3+0x3c>)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4313      	orrs	r3, r2
 8002198:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 800219c:	4b08      	ldr	r3, [pc, #32]	; (80021c0 <__rccResetAPB3+0x3c>)
 800219e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	43db      	mvns	r3, r3
 80021a6:	4906      	ldr	r1, [pc, #24]	; (80021c0 <__rccResetAPB3+0x3c>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 80021ae:	4b04      	ldr	r3, [pc, #16]	; (80021c0 <__rccResetAPB3+0x3c>)
 80021b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bc80      	pop	{r7}
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	58024400 	.word	0x58024400

080021c4 <__rccResetAPB4>:

__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB4RSTR |= mask;
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <__rccResetAPB4+0x3c>)
 80021ce:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80021d2:	490b      	ldr	r1, [pc, #44]	; (8002200 <__rccResetAPB4+0x3c>)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 80021dc:	4b08      	ldr	r3, [pc, #32]	; (8002200 <__rccResetAPB4+0x3c>)
 80021de:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	43db      	mvns	r3, r3
 80021e6:	4906      	ldr	r1, [pc, #24]	; (8002200 <__rccResetAPB4+0x3c>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 80021ee:	4b04      	ldr	r3, [pc, #16]	; (8002200 <__rccResetAPB4+0x3c>)
 80021f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	58024400 	.word	0x58024400

08002204 <__rccResetAHB1>:

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 800220c:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <__rccResetAHB1+0x3c>)
 800220e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002212:	490b      	ldr	r1, [pc, #44]	; (8002240 <__rccResetAHB1+0x3c>)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4313      	orrs	r3, r2
 8002218:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 800221c:	4b08      	ldr	r3, [pc, #32]	; (8002240 <__rccResetAHB1+0x3c>)
 800221e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	43db      	mvns	r3, r3
 8002226:	4906      	ldr	r1, [pc, #24]	; (8002240 <__rccResetAHB1+0x3c>)
 8002228:	4013      	ands	r3, r2
 800222a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 800222e:	4b04      	ldr	r3, [pc, #16]	; (8002240 <__rccResetAHB1+0x3c>)
 8002230:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	58024400 	.word	0x58024400

08002244 <__rccResetAHB2>:

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 800224c:	4b0c      	ldr	r3, [pc, #48]	; (8002280 <__rccResetAHB2+0x3c>)
 800224e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002252:	490b      	ldr	r1, [pc, #44]	; (8002280 <__rccResetAHB2+0x3c>)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4313      	orrs	r3, r2
 8002258:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 800225c:	4b08      	ldr	r3, [pc, #32]	; (8002280 <__rccResetAHB2+0x3c>)
 800225e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	43db      	mvns	r3, r3
 8002266:	4906      	ldr	r1, [pc, #24]	; (8002280 <__rccResetAHB2+0x3c>)
 8002268:	4013      	ands	r3, r2
 800226a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 800226e:	4b04      	ldr	r3, [pc, #16]	; (8002280 <__rccResetAHB2+0x3c>)
 8002270:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	58024400 	.word	0x58024400

08002284 <__rccResetAHB3>:

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 800228c:	4b09      	ldr	r3, [pc, #36]	; (80022b4 <__rccResetAHB3+0x30>)
 800228e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002290:	4908      	ldr	r1, [pc, #32]	; (80022b4 <__rccResetAHB3+0x30>)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4313      	orrs	r3, r2
 8002296:	67cb      	str	r3, [r1, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8002298:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <__rccResetAHB3+0x30>)
 800229a:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	43db      	mvns	r3, r3
 80022a0:	4904      	ldr	r1, [pc, #16]	; (80022b4 <__rccResetAHB3+0x30>)
 80022a2:	4013      	ands	r3, r2
 80022a4:	67cb      	str	r3, [r1, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 80022a6:	4b03      	ldr	r3, [pc, #12]	; (80022b4 <__rccResetAHB3+0x30>)
 80022a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr
 80022b4:	58024400 	.word	0x58024400

080022b8 <__rccResetAHB4>:

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 80022c0:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <__rccResetAHB4+0x3c>)
 80022c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80022c6:	490b      	ldr	r1, [pc, #44]	; (80022f4 <__rccResetAHB4+0x3c>)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 80022d0:	4b08      	ldr	r3, [pc, #32]	; (80022f4 <__rccResetAHB4+0x3c>)
 80022d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	43db      	mvns	r3, r3
 80022da:	4906      	ldr	r1, [pc, #24]	; (80022f4 <__rccResetAHB4+0x3c>)
 80022dc:	4013      	ands	r3, r2
 80022de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 80022e2:	4b04      	ldr	r3, [pc, #16]	; (80022f4 <__rccResetAHB4+0x3c>)
 80022e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	58024400 	.word	0x58024400

080022f8 <rccEnableAPB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	460b      	mov	r3, r1
 8002302:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8002304:	4b12      	ldr	r3, [pc, #72]	; (8002350 <rccEnableAPB4+0x58>)
 8002306:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800230a:	4911      	ldr	r1, [pc, #68]	; (8002350 <rccEnableAPB4+0x58>)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4313      	orrs	r3, r2
 8002310:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 8002314:	78fb      	ldrb	r3, [r7, #3]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d008      	beq.n	800232c <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 800231a:	4b0d      	ldr	r3, [pc, #52]	; (8002350 <rccEnableAPB4+0x58>)
 800231c:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002320:	490b      	ldr	r1, [pc, #44]	; (8002350 <rccEnableAPB4+0x58>)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4313      	orrs	r3, r2
 8002326:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 800232a:	e008      	b.n	800233e <rccEnableAPB4+0x46>
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
 800232c:	4b08      	ldr	r3, [pc, #32]	; (8002350 <rccEnableAPB4+0x58>)
 800232e:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	43db      	mvns	r3, r3
 8002336:	4906      	ldr	r1, [pc, #24]	; (8002350 <rccEnableAPB4+0x58>)
 8002338:	4013      	ands	r3, r2
 800233a:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  }
  (void)RCC_C1->APB4LPENR;
 800233e:	4b04      	ldr	r3, [pc, #16]	; (8002350 <rccEnableAPB4+0x58>)
 8002340:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  else {
    RCC_C2->APB4LPENR &= ~mask;
  }
  (void)RCC_C2->APB4LPENR;
#endif
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	58024400 	.word	0x58024400

08002354 <rccEnableAHB2>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8002360:	4b12      	ldr	r3, [pc, #72]	; (80023ac <rccEnableAHB2+0x58>)
 8002362:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8002366:	4911      	ldr	r1, [pc, #68]	; (80023ac <rccEnableAHB2+0x58>)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4313      	orrs	r3, r2
 800236c:	f8c1 30dc 	str.w	r3, [r1, #220]	; 0xdc
  if (lp) {
 8002370:	78fb      	ldrb	r3, [r7, #3]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d008      	beq.n	8002388 <rccEnableAHB2+0x34>
    RCC_C1->AHB2LPENR |= mask;
 8002376:	4b0d      	ldr	r3, [pc, #52]	; (80023ac <rccEnableAHB2+0x58>)
 8002378:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800237c:	490b      	ldr	r1, [pc, #44]	; (80023ac <rccEnableAHB2+0x58>)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4313      	orrs	r3, r2
 8002382:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
 8002386:	e008      	b.n	800239a <rccEnableAHB2+0x46>
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
 8002388:	4b08      	ldr	r3, [pc, #32]	; (80023ac <rccEnableAHB2+0x58>)
 800238a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	43db      	mvns	r3, r3
 8002392:	4906      	ldr	r1, [pc, #24]	; (80023ac <rccEnableAHB2+0x58>)
 8002394:	4013      	ands	r3, r2
 8002396:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
  }
  (void)RCC_C1->AHB2LPENR;
 800239a:	4b04      	ldr	r3, [pc, #16]	; (80023ac <rccEnableAHB2+0x58>)
 800239c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  else {
    RCC_C2->AHB2LPENR &= ~mask;
  }
  (void)RCC_C2->AHB2LPENR;
#endif
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bc80      	pop	{r7}
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	58024400 	.word	0x58024400

080023b0 <init_bkp_domain>:
/**
 * @brief   Initializes the backup domain.
 * @note    WARNING! Changing clock source impossible without resetting
 *          of the whole BKP domain.
 */
static inline void init_bkp_domain(void) {
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0

  /* Backup domain access enabled and left open.*/
  PWR->CR1 |= PWR_CR1_DBP;
 80023b4:	4b0b      	ldr	r3, [pc, #44]	; (80023e4 <init_bkp_domain+0x34>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a0a      	ldr	r2, [pc, #40]	; (80023e4 <init_bkp_domain+0x34>)
 80023ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023be:	6013      	str	r3, [r2, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 80023c0:	4b09      	ldr	r3, [pc, #36]	; (80023e8 <init_bkp_domain+0x38>)
 80023c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023cc:	d006      	beq.n	80023dc <init_bkp_domain+0x2c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 80023ce:	4b06      	ldr	r3, [pc, #24]	; (80023e8 <init_bkp_domain+0x38>)
 80023d0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80023d4:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 80023d6:	4b04      	ldr	r3, [pc, #16]	; (80023e8 <init_bkp_domain+0x38>)
 80023d8:	2200      	movs	r2, #0
 80023da:	671a      	str	r2, [r3, #112]	; 0x70

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
  }
#endif /* HAL_USE_RTC */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr
 80023e4:	58024800 	.word	0x58024800
 80023e8:	58024400 	.word	0x58024400

080023ec <init_pwr>:

/**
 * @brief   Initializes the PWR unit.
 */
static inline void init_pwr(void) {
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80023f0:	4b12      	ldr	r3, [pc, #72]	; (800243c <init_pwr+0x50>)
 80023f2:	2202      	movs	r2, #2
 80023f4:	60da      	str	r2, [r3, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 80023f6:	bf00      	nop
 80023f8:	4b10      	ldr	r3, [pc, #64]	; (800243c <init_pwr+0x50>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d0f9      	beq.n	80023f8 <init_pwr+0xc>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8002404:	4b0d      	ldr	r3, [pc, #52]	; (800243c <init_pwr+0x50>)
 8002406:	4a0e      	ldr	r2, [pc, #56]	; (8002440 <init_pwr+0x54>)
 8002408:	601a      	str	r2, [r3, #0]
  PWR->CR2   = STM32_PWR_CR2;
 800240a:	4b0c      	ldr	r3, [pc, #48]	; (800243c <init_pwr+0x50>)
 800240c:	2201      	movs	r2, #1
 800240e:	609a      	str	r2, [r3, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8002410:	4b0a      	ldr	r3, [pc, #40]	; (800243c <init_pwr+0x50>)
 8002412:	4a0c      	ldr	r2, [pc, #48]	; (8002444 <init_pwr+0x58>)
 8002414:	60da      	str	r2, [r3, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <init_pwr+0x50>)
 8002418:	2200      	movs	r2, #0
 800241a:	611a      	str	r2, [r3, #16]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 800241c:	4b07      	ldr	r3, [pc, #28]	; (800243c <init_pwr+0x50>)
 800241e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002422:	619a      	str	r2, [r3, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8002424:	bf00      	nop
 8002426:	4b05      	ldr	r3, [pc, #20]	; (800243c <init_pwr+0x50>)
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d0f9      	beq.n	8002426 <init_pwr+0x3a>
#if STM32_PWR_CR2 & PWR_CR2_BREN
//  while ((PWR->CR2 & PWR_CR2_BRRDY) == 0)
//    ;
//  rccEnableBKPRAM(true);
#endif
}
 8002432:	bf00      	nop
 8002434:	bf00      	nop
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr
 800243c:	58024800 	.word	0x58024800
 8002440:	f000c000 	.word	0xf000c000
 8002444:	01000002 	.word	0x01000002

08002448 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
     Note, GPIOs are not reset because initialized before this point in
     board files.
     Note that there is an undocumented bit in AHB1, presumably the cache
     reset, which must not be touched because the cache is write-back and
     latest writes could be lost.*/
  __rccResetAHB1(~RCC_AHB1RSTR_DONOTTOUCH);
 800244c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8002450:	f7ff fed8 	bl	8002204 <__rccResetAHB1>
  __rccResetAHB2(~0);
 8002454:	f04f 30ff 	mov.w	r0, #4294967295
 8002458:	f7ff fef4 	bl	8002244 <__rccResetAHB2>
  __rccResetAHB3(~(RCC_AHB3RSTR_FMCRST    |
 800245c:	4810      	ldr	r0, [pc, #64]	; (80024a0 <hal_lld_init+0x58>)
 800245e:	f7ff ff11 	bl	8002284 <__rccResetAHB3>
                   RCC_AHB3RSTR_OSPI2RST  |
                   RCC_AHB3RSTR_IOMNGRRST |
                   RCC_AHB3RSTR_MDMARST   |
#endif
                   0x80000000U));   /* Was RCC_AHB3RSTR_CPURST in Rev-V.*/
  __rccResetAHB4(~(RCC_APB4RSTR_SYSCFGRST | STM32_GPIO_EN_MASK));
 8002462:	4810      	ldr	r0, [pc, #64]	; (80024a4 <hal_lld_init+0x5c>)
 8002464:	f7ff ff28 	bl	80022b8 <__rccResetAHB4>
  __rccResetAPB1L(~0);
 8002468:	f04f 30ff 	mov.w	r0, #4294967295
 800246c:	f7ff fe2a 	bl	80020c4 <__rccResetAPB1L>
  __rccResetAPB1H(~0);
 8002470:	f04f 30ff 	mov.w	r0, #4294967295
 8002474:	f7ff fe46 	bl	8002104 <__rccResetAPB1H>
  __rccResetAPB2(~0);
 8002478:	f04f 30ff 	mov.w	r0, #4294967295
 800247c:	f7ff fe62 	bl	8002144 <__rccResetAPB2>
  __rccResetAPB3(~0);
 8002480:	f04f 30ff 	mov.w	r0, #4294967295
 8002484:	f7ff fe7e 	bl	8002184 <__rccResetAPB3>
  __rccResetAPB4(~0);
 8002488:	f04f 30ff 	mov.w	r0, #4294967295
 800248c:	f7ff fe9a 	bl	80021c4 <__rccResetAPB4>
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 8002490:	f000 fd50 	bl	8002f34 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8002494:	f001 f926 	bl	80036e4 <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 8002498:	f7ff fdbc 	bl	8002014 <irqInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 800249c:	bf00      	nop
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	7fffefff 	.word	0x7fffefff
 80024a4:	fffff800 	.word	0xfffff800

080024a8 <stm32_clock_init>:
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 80024ae:	4b7a      	ldr	r3, [pc, #488]	; (8002698 <stm32_clock_init+0x1f0>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	601a      	str	r2, [r3, #0]
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);
 80024b4:	2101      	movs	r1, #1
 80024b6:	2002      	movs	r0, #2
 80024b8:	f7ff ff1e 	bl	80022f8 <rccEnableAPB4>

  /* PWR initialization.*/
  init_pwr();
 80024bc:	f7ff ff96 	bl	80023ec <init_pwr>

  /* Backup domain initialization.*/
  init_bkp_domain();
 80024c0:	f7ff ff76 	bl	80023b0 <init_bkp_domain>

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 80024c4:	4b75      	ldr	r3, [pc, #468]	; (800269c <stm32_clock_init+0x1f4>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a74      	ldr	r2, [pc, #464]	; (800269c <stm32_clock_init+0x1f4>)
 80024ca:	f043 0301 	orr.w	r3, r3, #1
 80024ce:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 80024d0:	bf00      	nop
 80024d2:	4b72      	ldr	r3, [pc, #456]	; (800269c <stm32_clock_init+0x1f4>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0304 	and.w	r3, r3, #4
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0f9      	beq.n	80024d2 <stm32_clock_init+0x2a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 80024de:	4b6f      	ldr	r3, [pc, #444]	; (800269c <stm32_clock_init+0x1f4>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	611a      	str	r2, [r3, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80024e4:	bf00      	nop
 80024e6:	4b6d      	ldr	r3, [pc, #436]	; (800269c <stm32_clock_init+0x1f4>)
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1f9      	bne.n	80024e6 <stm32_clock_init+0x3e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 80024f2:	4b6a      	ldr	r3, [pc, #424]	; (800269c <stm32_clock_init+0x1f4>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	601a      	str	r2, [r3, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 80024f8:	4b68      	ldr	r3, [pc, #416]	; (800269c <stm32_clock_init+0x1f4>)
 80024fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024fe:	605a      	str	r2, [r3, #4]
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 8002500:	4b66      	ldr	r3, [pc, #408]	; (800269c <stm32_clock_init+0x1f4>)
 8002502:	2200      	movs	r2, #0
 8002504:	675a      	str	r2, [r3, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8002506:	4b65      	ldr	r3, [pc, #404]	; (800269c <stm32_clock_init+0x1f4>)
 8002508:	4a65      	ldr	r2, [pc, #404]	; (80026a0 <stm32_clock_init+0x1f8>)
 800250a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Other clock-related settings, done before other things because
     recommended in the RM.*/
  cfgr = STM32_MCO2SEL | RCC_CFGR_MCO2PRE_VALUE(STM32_MCO2PRE_VALUE) |
 800250c:	4b65      	ldr	r3, [pc, #404]	; (80026a4 <stm32_clock_init+0x1fc>)
 800250e:	60fb      	str	r3, [r7, #12]
         STM32_STOPKERWUCK | STM32_STOPWUCK;
#if !defined(HAL_LLD_TYPE3_H)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002516:	60fb      	str	r3, [r7, #12]
#endif
  RCC->CFGR = cfgr;
 8002518:	4a60      	ldr	r2, [pc, #384]	; (800269c <stm32_clock_init+0x1f4>)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6113      	str	r3, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 800251e:	4b5f      	ldr	r3, [pc, #380]	; (800269c <stm32_clock_init+0x1f4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a5e      	ldr	r2, [pc, #376]	; (800269c <stm32_clock_init+0x1f4>)
 8002524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002528:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800252a:	bf00      	nop
 800252c:	4b5b      	ldr	r3, [pc, #364]	; (800269c <stm32_clock_init+0x1f4>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d0f9      	beq.n	800252c <stm32_clock_init+0x84>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8002538:	4b58      	ldr	r3, [pc, #352]	; (800269c <stm32_clock_init+0x1f4>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a57      	ldr	r2, [pc, #348]	; (800269c <stm32_clock_init+0x1f4>)
 800253e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002542:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8002544:	bf00      	nop
 8002546:	4b55      	ldr	r3, [pc, #340]	; (800269c <stm32_clock_init+0x1f4>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0f9      	beq.n	8002546 <stm32_clock_init+0x9e>
     reduce boot time.*/
#if (STM32_PLL1_ENABLED == TRUE) ||                                         \
    (STM32_PLL2_ENABLED == TRUE) ||                                         \
    (STM32_PLL3_ENABLED == TRUE)
  {
    uint32_t onmask = 0;
 8002552:	2300      	movs	r3, #0
 8002554:	60bb      	str	r3, [r7, #8]
    uint32_t rdymask = 0;
 8002556:	2300      	movs	r3, #0
 8002558:	607b      	str	r3, [r7, #4]
    uint32_t cfgmask = 0;
 800255a:	2300      	movs	r3, #0
 800255c:	603b      	str	r3, [r7, #0]

    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 800255e:	4b4f      	ldr	r3, [pc, #316]	; (800269c <stm32_clock_init+0x1f4>)
 8002560:	4a51      	ldr	r2, [pc, #324]	; (80026a8 <stm32_clock_init+0x200>)
 8002562:	629a      	str	r2, [r3, #40]	; 0x28
                     RCC_PLLCKSELR_DIVM2_VALUE(STM32_PLL2_DIVM_VALUE) |
                     RCC_PLLCKSELR_DIVM1_VALUE(STM32_PLL1_DIVM_VALUE) |
                     RCC_PLLCKSELR_PLLSRC_VALUE(STM32_PLLSRC);

    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
 8002564:	f240 7355 	movw	r3, #1877	; 0x755
 8002568:	603b      	str	r3, [r7, #0]
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 800256a:	4b4c      	ldr	r3, [pc, #304]	; (800269c <stm32_clock_init+0x1f4>)
 800256c:	2200      	movs	r2, #0
 800256e:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8002570:	4b4a      	ldr	r3, [pc, #296]	; (800269c <stm32_clock_init+0x1f4>)
 8002572:	4a4e      	ldr	r2, [pc, #312]	; (80026ac <stm32_clock_init+0x204>)
 8002574:	631a      	str	r2, [r3, #48]	; 0x30
                     STM32_PLL1_DIVP | STM32_PLL1_DIVN;
    onmask  |= RCC_CR_PLL1ON;
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800257c:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL1RDY;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002584:	607b      	str	r3, [r7, #4]
#if STM32_PLL1_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP1EN;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800258c:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL1_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ1EN;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002594:	603b      	str	r3, [r7, #0]
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8002596:	4b41      	ldr	r3, [pc, #260]	; (800269c <stm32_clock_init+0x1f4>)
 8002598:	f24c 2290 	movw	r2, #49808	; 0xc290
 800259c:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 800259e:	4b3f      	ldr	r3, [pc, #252]	; (800269c <stm32_clock_init+0x1f4>)
 80025a0:	4a43      	ldr	r2, [pc, #268]	; (80026b0 <stm32_clock_init+0x208>)
 80025a2:	639a      	str	r2, [r3, #56]	; 0x38
                     STM32_PLL2_DIVP | STM32_PLL2_DIVN;
    onmask  |= RCC_CR_PLL2ON;
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80025aa:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL2RDY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80025b2:	607b      	str	r3, [r7, #4]
#if STM32_PLL2_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP2EN;
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80025ba:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL2_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ2EN;
#endif
#if STM32_PLL2_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025c2:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 80025c4:	4b35      	ldr	r3, [pc, #212]	; (800269c <stm32_clock_init+0x1f4>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80025ca:	4b34      	ldr	r3, [pc, #208]	; (800269c <stm32_clock_init+0x1f4>)
 80025cc:	4a39      	ldr	r2, [pc, #228]	; (80026b4 <stm32_clock_init+0x20c>)
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40
                     STM32_PLL3_DIVP | STM32_PLL3_DIVN;
    onmask  |= RCC_CR_PLL3ON;
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025d6:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL3RDY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80025de:	607b      	str	r3, [r7, #4]
#if STM32_PLL3_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP3EN;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025e6:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL3_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ3EN;
#endif
#if STM32_PLL3_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025ee:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80025f0:	4a2a      	ldr	r2, [pc, #168]	; (800269c <stm32_clock_init+0x1f4>)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CR     |= onmask;
 80025f6:	4b29      	ldr	r3, [pc, #164]	; (800269c <stm32_clock_init+0x1f4>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	4928      	ldr	r1, [pc, #160]	; (800269c <stm32_clock_init+0x1f4>)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	4313      	orrs	r3, r2
 8002600:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8002602:	bf00      	nop
 8002604:	4b25      	ldr	r3, [pc, #148]	; (800269c <stm32_clock_init+0x1f4>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4013      	ands	r3, r2
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	429a      	cmp	r2, r3
 8002610:	d1f8      	bne.n	8002604 <stm32_clock_init+0x15c>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8002612:	4b22      	ldr	r3, [pc, #136]	; (800269c <stm32_clock_init+0x1f4>)
 8002614:	2248      	movs	r2, #72	; 0x48
 8002616:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8002618:	4b20      	ldr	r3, [pc, #128]	; (800269c <stm32_clock_init+0x1f4>)
 800261a:	f44f 6288 	mov.w	r2, #1088	; 0x440
 800261e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 8002620:	4b1e      	ldr	r3, [pc, #120]	; (800269c <stm32_clock_init+0x1f4>)
 8002622:	2240      	movs	r2, #64	; 0x40
 8002624:	621a      	str	r2, [r3, #32]
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8002626:	4b1d      	ldr	r3, [pc, #116]	; (800269c <stm32_clock_init+0x1f4>)
 8002628:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800262c:	64da      	str	r2, [r3, #76]	; 0x4c
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 800262e:	4b1b      	ldr	r3, [pc, #108]	; (800269c <stm32_clock_init+0x1f4>)
 8002630:	4a21      	ldr	r2, [pc, #132]	; (80026b8 <stm32_clock_init+0x210>)
 8002632:	651a      	str	r2, [r3, #80]	; 0x50
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8002634:	4b19      	ldr	r3, [pc, #100]	; (800269c <stm32_clock_init+0x1f4>)
 8002636:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800263a:	655a      	str	r2, [r3, #84]	; 0x54
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 800263c:	4b17      	ldr	r3, [pc, #92]	; (800269c <stm32_clock_init+0x1f4>)
 800263e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002642:	659a      	str	r2, [r3, #88]	; 0x58
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8002644:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <stm32_clock_init+0x214>)
 8002646:	2232      	movs	r2, #50	; 0x32
 8002648:	601a      	str	r2, [r3, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 800264a:	bf00      	nop
 800264c:	4b1b      	ldr	r3, [pc, #108]	; (80026bc <stm32_clock_init+0x214>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 030f 	and.w	r3, r3, #15
 8002654:	2b02      	cmp	r3, #2
 8002656:	d1f9      	bne.n	800264c <stm32_clock_init+0x1a4>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8002658:	4b10      	ldr	r3, [pc, #64]	; (800269c <stm32_clock_init+0x1f4>)
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	4a0f      	ldr	r2, [pc, #60]	; (800269c <stm32_clock_init+0x1f4>)
 800265e:	f043 0303 	orr.w	r3, r3, #3
 8002662:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8002664:	bf00      	nop
 8002666:	4b0d      	ldr	r3, [pc, #52]	; (800269c <stm32_clock_init+0x1f4>)
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800266e:	2b18      	cmp	r3, #24
 8002670:	d1f9      	bne.n	8002666 <stm32_clock_init+0x1be>
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;
#endif

  /* RAM1 2 and 3 clocks enabled.*/
  rccEnableSRAM1(true);
 8002672:	2101      	movs	r1, #1
 8002674:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002678:	f7ff fe6c 	bl	8002354 <rccEnableAHB2>
  rccEnableSRAM2(true);
 800267c:	2101      	movs	r1, #1
 800267e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002682:	f7ff fe67 	bl	8002354 <rccEnableAHB2>
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
 8002686:	2101      	movs	r1, #1
 8002688:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800268c:	f7ff fe62 	bl	8002354 <rccEnableAHB2>
#endif
#endif /* STM32_NO_INIT */
}
 8002690:	bf00      	nop
 8002692:	3710      	adds	r7, #16
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	51008108 	.word	0x51008108
 800269c:	58024400 	.word	0x58024400
 80026a0:	01ff0000 	.word	0x01ff0000
 80026a4:	08100800 	.word	0x08100800
 80026a8:	00404042 	.word	0x00404042
 80026ac:	0109038f 	.word	0x0109038f
 80026b0:	0b0112f4 	.word	0x0b0112f4
 80026b4:	0705068f 	.word	0x0705068f
 80026b8:	10000040 	.word	0x10000040
 80026bc:	52002000 	.word	0x52002000

080026c0 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	2330      	movs	r3, #48	; 0x30
 80026c8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f383 8811 	msr	BASEPRI, r3
}
 80026d0:	bf00      	nop
}
 80026d2:	bf00      	nop
}
 80026d4:	bf00      	nop
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f383 8811 	msr	BASEPRI, r3
}
 80026f0:	bf00      	nop
}
 80026f2:	bf00      	nop
}
 80026f4:	bf00      	nop
}
 80026f6:	bf00      	nop
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bc80      	pop	{r7}
 80026fe:	4770      	bx	lr

08002700 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8002704:	f7ff ffdc 	bl	80026c0 <chSysLockFromISR>
}
 8002708:	bf00      	nop
 800270a:	bd80      	pop	{r7, pc}

0800270c <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8002710:	f7ff ffe6 	bl	80026e0 <chSysUnlockFromISR>
}
 8002714:	bf00      	nop
 8002716:	bd80      	pop	{r7, pc}

08002718 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8002722:	6839      	ldr	r1, [r7, #0]
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f005 fb61 	bl	8007dec <chThdResumeI>
}
 800272a:	bf00      	nop
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
	...

08002734 <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 800273c:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <__rccResetAHB1+0x3c>)
 800273e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002742:	490b      	ldr	r1, [pc, #44]	; (8002770 <__rccResetAHB1+0x3c>)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4313      	orrs	r3, r2
 8002748:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 800274c:	4b08      	ldr	r3, [pc, #32]	; (8002770 <__rccResetAHB1+0x3c>)
 800274e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	43db      	mvns	r3, r3
 8002756:	4906      	ldr	r1, [pc, #24]	; (8002770 <__rccResetAHB1+0x3c>)
 8002758:	4013      	ands	r3, r2
 800275a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 800275e:	4b04      	ldr	r3, [pc, #16]	; (8002770 <__rccResetAHB1+0x3c>)
 8002760:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	58024400 	.word	0x58024400

08002774 <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 800277c:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <__rccResetAHB4+0x3c>)
 800277e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002782:	490b      	ldr	r1, [pc, #44]	; (80027b0 <__rccResetAHB4+0x3c>)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4313      	orrs	r3, r2
 8002788:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 800278c:	4b08      	ldr	r3, [pc, #32]	; (80027b0 <__rccResetAHB4+0x3c>)
 800278e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	43db      	mvns	r3, r3
 8002796:	4906      	ldr	r1, [pc, #24]	; (80027b0 <__rccResetAHB4+0x3c>)
 8002798:	4013      	ands	r3, r2
 800279a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 800279e:	4b04      	ldr	r3, [pc, #16]	; (80027b0 <__rccResetAHB4+0x3c>)
 80027a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	58024400 	.word	0x58024400

080027b4 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	460b      	mov	r3, r1
 80027be:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 80027c0:	4b12      	ldr	r3, [pc, #72]	; (800280c <rccEnableAHB1+0x58>)
 80027c2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80027c6:	4911      	ldr	r1, [pc, #68]	; (800280c <rccEnableAHB1+0x58>)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 80027d0:	78fb      	ldrb	r3, [r7, #3]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d008      	beq.n	80027e8 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 80027d6:	4b0d      	ldr	r3, [pc, #52]	; (800280c <rccEnableAHB1+0x58>)
 80027d8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80027dc:	490b      	ldr	r1, [pc, #44]	; (800280c <rccEnableAHB1+0x58>)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 80027e6:	e008      	b.n	80027fa <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 80027e8:	4b08      	ldr	r3, [pc, #32]	; (800280c <rccEnableAHB1+0x58>)
 80027ea:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	43db      	mvns	r3, r3
 80027f2:	4906      	ldr	r1, [pc, #24]	; (800280c <rccEnableAHB1+0x58>)
 80027f4:	4013      	ands	r3, r2
 80027f6:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80027fa:	4b04      	ldr	r3, [pc, #16]	; (800280c <rccEnableAHB1+0x58>)
 80027fc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	58024400 	.word	0x58024400

08002810 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8002818:	4b0c      	ldr	r3, [pc, #48]	; (800284c <rccDisableAHB1+0x3c>)
 800281a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	43db      	mvns	r3, r3
 8002822:	490a      	ldr	r1, [pc, #40]	; (800284c <rccDisableAHB1+0x3c>)
 8002824:	4013      	ands	r3, r2
 8002826:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 800282a:	4b08      	ldr	r3, [pc, #32]	; (800284c <rccDisableAHB1+0x3c>)
 800282c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	43db      	mvns	r3, r3
 8002834:	4905      	ldr	r1, [pc, #20]	; (800284c <rccDisableAHB1+0x3c>)
 8002836:	4013      	ands	r3, r2
 8002838:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 800283c:	4b03      	ldr	r3, [pc, #12]	; (800284c <rccDisableAHB1+0x3c>)
 800283e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	bc80      	pop	{r7}
 800284a:	4770      	bx	lr
 800284c:	58024400 	.word	0x58024400

08002850 <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f7ff ff6b 	bl	8002734 <__rccResetAHB1>
}
 800285e:	bf00      	nop
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
	...

08002868 <rccEnableAHB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	460b      	mov	r3, r1
 8002872:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8002874:	4b12      	ldr	r3, [pc, #72]	; (80028c0 <rccEnableAHB4+0x58>)
 8002876:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800287a:	4911      	ldr	r1, [pc, #68]	; (80028c0 <rccEnableAHB4+0x58>)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4313      	orrs	r3, r2
 8002880:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8002884:	78fb      	ldrb	r3, [r7, #3]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d008      	beq.n	800289c <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 800288a:	4b0d      	ldr	r3, [pc, #52]	; (80028c0 <rccEnableAHB4+0x58>)
 800288c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002890:	490b      	ldr	r1, [pc, #44]	; (80028c0 <rccEnableAHB4+0x58>)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4313      	orrs	r3, r2
 8002896:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 800289a:	e008      	b.n	80028ae <rccEnableAHB4+0x46>
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
 800289c:	4b08      	ldr	r3, [pc, #32]	; (80028c0 <rccEnableAHB4+0x58>)
 800289e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	43db      	mvns	r3, r3
 80028a6:	4906      	ldr	r1, [pc, #24]	; (80028c0 <rccEnableAHB4+0x58>)
 80028a8:	4013      	ands	r3, r2
 80028aa:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  }
  (void)RCC_C1->AHB4LPENR;
 80028ae:	4b04      	ldr	r3, [pc, #16]	; (80028c0 <rccEnableAHB4+0x58>)
 80028b0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  else {
    RCC_C2->AHB4LPENR &= ~mask;
  }
  (void)RCC_C2->AHB4LPENR;
#endif
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bc80      	pop	{r7}
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	58024400 	.word	0x58024400

080028c4 <rccDisableAHB4>:
 *
 * @param[in] mask              mask of peripherals to be disabled
 *
 * @api
 */
__STATIC_INLINE void rccDisableAHB4(uint32_t mask) {
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
     allocation.*/
  osalDbgAssert((RCC_C1->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif

  /* Disabling the peripherals.*/
  RCC_C1->AHB4ENR &= ~mask;
 80028cc:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <rccDisableAHB4+0x3c>)
 80028ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	43db      	mvns	r3, r3
 80028d6:	490a      	ldr	r1, [pc, #40]	; (8002900 <rccDisableAHB4+0x3c>)
 80028d8:	4013      	ands	r3, r2
 80028da:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 80028de:	4b08      	ldr	r3, [pc, #32]	; (8002900 <rccDisableAHB4+0x3c>)
 80028e0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	43db      	mvns	r3, r3
 80028e8:	4905      	ldr	r1, [pc, #20]	; (8002900 <rccDisableAHB4+0x3c>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 80028f0:	4b03      	ldr	r3, [pc, #12]	; (8002900 <rccDisableAHB4+0x3c>)
 80028f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  /* Disabling the peripherals.*/
  RCC_C2->AHB4ENR &= ~mask;
  RCC_C2->AHB4LPENR &= ~mask;
  (void)RCC_C1->AHB4LPENR;
#endif
}
 80028f6:	bf00      	nop
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr
 8002900:	58024400 	.word	0x58024400

08002904 <rccResetAHB4>:
 *
 * @param[in] mask              mask of peripherals to be reset
 *
 * @api
 */
__STATIC_INLINE void rccResetAHB4(uint32_t mask) {
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
#else
  osalDbgAssert((RCC_C2->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif
#endif

  __rccResetAHB4(mask);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7ff ff31 	bl	8002774 <__rccResetAHB4>
}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <adc_lld_stop_adc>:
/**
 * @brief   Stops an ongoing conversion, if any.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_stop_adc(ADCDriver *adcp) {
 800291a:	b480      	push	{r7}
 800291c:	b083      	sub	sp, #12
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]

  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 0304 	and.w	r3, r3, #4
 800292c:	2b00      	cmp	r3, #0
 800292e:	d00f      	beq.n	8002950 <adc_lld_stop_adc+0x36>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293a:	f042 0210 	orr.w	r2, r2, #16
 800293e:	609a      	str	r2, [r3, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 8002940:	bf00      	nop
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f003 0310 	and.w	r3, r3, #16
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1f8      	bne.n	8002942 <adc_lld_stop_adc+0x28>
      ;
  }
  adcp->adcm->PCSEL = 0U;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002954:	2200      	movs	r2, #0
 8002956:	61da      	str	r2, [r3, #28]
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	bc80      	pop	{r7}
 8002960:	4770      	bx	lr

08002962 <adc_lld_serve_interrupt>:
 * @brief   ADC IRQ service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] isr       content of the ISR register
 */
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 8002962:	b580      	push	{r7, lr}
 8002964:	b084      	sub	sp, #16
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
 800296a:	6039      	str	r1, [r7, #0]

  /* It could be a spurious interrupt caused by overflows after DMA disabling,
     just ignore it in this case.*/
  if (adcp->grpp != NULL) {
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d059      	beq.n	8002a28 <adc_lld_serve_interrupt+0xc6>
    adcerror_t emask = 0U;
 8002974:	2300      	movs	r3, #0
 8002976:	60fb      	str	r3, [r7, #12]

    /* Note, an overflow may occur after the conversion ended before the driver
       is able to stop the ADC, this is why the state is checked too.*/
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	f003 0310 	and.w	r3, r3, #16
 800297e:	2b00      	cmp	r3, #0
 8002980:	d007      	beq.n	8002992 <adc_lld_serve_interrupt+0x30>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b03      	cmp	r3, #3
 8002988:	d103      	bne.n	8002992 <adc_lld_serve_interrupt+0x30>
      /* ADC overflow condition, this could happen only if the DMA is unable
         to read data fast enough.*/
      emask |= ADC_ERR_OVERFLOW;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f043 0302 	orr.w	r3, r3, #2
 8002990:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD1) {
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002998:	2b00      	cmp	r3, #0
 800299a:	d003      	beq.n	80029a4 <adc_lld_serve_interrupt+0x42>
      /* Analog watchdog 1 error.*/
      emask |= ADC_ERR_AWD1;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f043 0304 	orr.w	r3, r3, #4
 80029a2:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD2) {
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <adc_lld_serve_interrupt+0x54>
      /* Analog watchdog 2 error.*/
      emask |= ADC_ERR_AWD2;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f043 0308 	orr.w	r3, r3, #8
 80029b4:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD3) {
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <adc_lld_serve_interrupt+0x66>
      /* Analog watchdog 3 error.*/
      emask |= ADC_ERR_AWD3;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f043 0310 	orr.w	r3, r3, #16
 80029c6:	60fb      	str	r3, [r7, #12]
    }
    if (emask != 0U) {
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d02c      	beq.n	8002a28 <adc_lld_serve_interrupt+0xc6>
      _adc_isr_error_code(adcp, emask);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f8c4 	bl	8002b5c <adc_lld_stop_conversion>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d013      	beq.n	8002a06 <adc_lld_serve_interrupt+0xa4>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2205      	movs	r2, #5
 80029e2:	701a      	strb	r2, [r3, #0]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	691b      	ldr	r3, [r3, #16]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	68f9      	ldr	r1, [r7, #12]
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	4798      	blx	r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b05      	cmp	r3, #5
 80029f6:	d10c      	bne.n	8002a12 <adc_lld_serve_interrupt+0xb0>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	701a      	strb	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	611a      	str	r2, [r3, #16]
 8002a04:	e005      	b.n	8002a12 <adc_lld_serve_interrupt+0xb0>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2202      	movs	r2, #2
 8002a0a:	701a      	strb	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	611a      	str	r2, [r3, #16]
 8002a12:	f7ff fe75 	bl	8002700 <osalSysLockFromISR>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3314      	adds	r3, #20
 8002a1a:	f04f 31ff 	mov.w	r1, #4294967295
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff fe7a 	bl	8002718 <osalThreadResumeI>
 8002a24:	f7ff fe72 	bl	800270c <osalSysUnlockFromISR>
    }
  }
}
 8002a28:	bf00      	nop
 8002a2a:	3710      	adds	r7, #16
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <Vector88>:
/**
 * @brief   ADC1/ADC2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 8002a36:	480b      	ldr	r0, [pc, #44]	; (8002a64 <Vector88+0x34>)
 8002a38:	f004 f888 	bl	8006b4c <__trace_isr_enter>

  /* Handle ADC1 ISR first in adc_lld_serve_interrupt. */
  isr  = ADC1->ISR;
 8002a3c:	4b0a      	ldr	r3, [pc, #40]	; (8002a68 <Vector88+0x38>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	607b      	str	r3, [r7, #4]
  ADC1->ISR = isr;
 8002a42:	4a09      	ldr	r2, [pc, #36]	; (8002a68 <Vector88+0x38>)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC12_IRQ_HOOK)
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
 8002a48:	6879      	ldr	r1, [r7, #4]
 8002a4a:	4808      	ldr	r0, [pc, #32]	; (8002a6c <Vector88+0x3c>)
 8002a4c:	f7ff ff89 	bl	8002962 <adc_lld_serve_interrupt>
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
#endif

  OSAL_IRQ_EPILOGUE();
 8002a50:	4804      	ldr	r0, [pc, #16]	; (8002a64 <Vector88+0x34>)
 8002a52:	f004 f8b5 	bl	8006bc0 <__trace_isr_leave>
 8002a56:	f005 febf 	bl	80087d8 <__port_irq_epilogue>
}
 8002a5a:	bf00      	nop
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	08009098 	.word	0x08009098
 8002a68:	40022000 	.word	0x40022000
 8002a6c:	24000008 	.word	0x24000008

08002a70 <Vector23C>:
/**
 * @brief   ADC3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC3_HANDLER) {
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 8002a76:	480b      	ldr	r0, [pc, #44]	; (8002aa4 <Vector23C+0x34>)
 8002a78:	f004 f868 	bl	8006b4c <__trace_isr_enter>

  isr  = ADC3->ISR;
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	; (8002aa8 <Vector23C+0x38>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	607b      	str	r3, [r7, #4]
  ADC3->ISR = isr;
 8002a82:	4a09      	ldr	r2, [pc, #36]	; (8002aa8 <Vector23C+0x38>)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC3_IRQ_HOOK)
  STM32_ADC_ADC3_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD3, isr);
 8002a88:	6879      	ldr	r1, [r7, #4]
 8002a8a:	4808      	ldr	r0, [pc, #32]	; (8002aac <Vector23C+0x3c>)
 8002a8c:	f7ff ff69 	bl	8002962 <adc_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8002a90:	4804      	ldr	r0, [pc, #16]	; (8002aa4 <Vector23C+0x34>)
 8002a92:	f004 f895 	bl	8006bc0 <__trace_isr_leave>
 8002a96:	f005 fe9f 	bl	80087d8 <__port_irq_epilogue>
}
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	080090a4 	.word	0x080090a4
 8002aa8:	58026000 	.word	0x58026000
 8002aac:	24000040 	.word	0x24000040

08002ab0 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8002ab4:	4822      	ldr	r0, [pc, #136]	; (8002b40 <adc_lld_init+0x90>)
 8002ab6:	f7fe f9b5 	bl	8000e24 <adcObjectInit>
  ADCD1.adcc        = ADC12_COMMON;
 8002aba:	4b21      	ldr	r3, [pc, #132]	; (8002b40 <adc_lld_init+0x90>)
 8002abc:	4a21      	ldr	r2, [pc, #132]	; (8002b44 <adc_lld_init+0x94>)
 8002abe:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD1.adcm        = ADC1;
 8002ac0:	4b1f      	ldr	r3, [pc, #124]	; (8002b40 <adc_lld_init+0x90>)
 8002ac2:	4a21      	ldr	r2, [pc, #132]	; (8002b48 <adc_lld_init+0x98>)
 8002ac4:	629a      	str	r2, [r3, #40]	; 0x28
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8002ac6:	4b1e      	ldr	r3, [pc, #120]	; (8002b40 <adc_lld_init+0x90>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8002acc:	4b1c      	ldr	r3, [pc, #112]	; (8002b40 <adc_lld_init+0x90>)
 8002ace:	4a1f      	ldr	r2, [pc, #124]	; (8002b4c <adc_lld_init+0x9c>)
 8002ad0:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8002ad2:	2105      	movs	r1, #5
 8002ad4:	2012      	movs	r0, #18
 8002ad6:	f7ff f917 	bl	8001d08 <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD3);
 8002ada:	481d      	ldr	r0, [pc, #116]	; (8002b50 <adc_lld_init+0xa0>)
 8002adc:	f7fe f9a2 	bl	8000e24 <adcObjectInit>
  ADCD3.adcc        = ADC3_COMMON;
 8002ae0:	4b1b      	ldr	r3, [pc, #108]	; (8002b50 <adc_lld_init+0xa0>)
 8002ae2:	4a1c      	ldr	r2, [pc, #112]	; (8002b54 <adc_lld_init+0xa4>)
 8002ae4:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD3.adcm        = ADC3;
 8002ae6:	4b1a      	ldr	r3, [pc, #104]	; (8002b50 <adc_lld_init+0xa0>)
 8002ae8:	4a1b      	ldr	r2, [pc, #108]	; (8002b58 <adc_lld_init+0xa8>)
 8002aea:	629a      	str	r2, [r3, #40]	; 0x28
                      STM32_BDMA_CR_DIR_P2M  |
                      STM32_BDMA_CR_MINC     | STM32_BDMA_CR_TCIE     |
                                               STM32_BDMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
#else
  ADCD3.data.dma    = NULL;
 8002aec:	4b18      	ldr	r3, [pc, #96]	; (8002b50 <adc_lld_init+0xa0>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD3.dmamode     = ADC3_DMA_SIZE |
 8002af2:	4b17      	ldr	r3, [pc, #92]	; (8002b50 <adc_lld_init+0xa0>)
 8002af4:	4a15      	ldr	r2, [pc, #84]	; (8002b4c <adc_lld_init+0x9c>)
 8002af6:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC3_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 8002af8:	2105      	movs	r1, #5
 8002afa:	207f      	movs	r0, #127	; 0x7f
 8002afc:	f7ff f904 	bl	8001d08 <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
 8002b00:	2101      	movs	r1, #1
 8002b02:	2020      	movs	r0, #32
 8002b04:	f7ff fe56 	bl	80027b4 <rccEnableAHB1>
  rccResetADC12();
 8002b08:	2020      	movs	r0, #32
 8002b0a:	f7ff fea1 	bl	8002850 <rccResetAHB1>
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 8002b0e:	4b0d      	ldr	r3, [pc, #52]	; (8002b44 <adc_lld_init+0x94>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	609a      	str	r2, [r3, #8]
  rccDisableADC12();
 8002b14:	2020      	movs	r0, #32
 8002b16:	f7ff fe7b 	bl	8002810 <rccDisableAHB1>
#endif
#if STM32_ADC_USE_ADC3 == TRUE
  rccEnableADC3(true);
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8002b20:	f7ff fea2 	bl	8002868 <rccEnableAHB4>
  rccResetADC3();
 8002b24:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8002b28:	f7ff feec 	bl	8002904 <rccResetAHB4>
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
 8002b2c:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <adc_lld_init+0xa4>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
  rccDisableADC3();
 8002b32:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8002b36:	f7ff fec5 	bl	80028c4 <rccDisableAHB4>
#endif
#endif
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	24000008 	.word	0x24000008
 8002b44:	40022300 	.word	0x40022300
 8002b48:	40022000 	.word	0x40022000
 8002b4c:	00022c16 	.word	0x00022c16
 8002b50:	24000040 	.word	0x24000040
 8002b54:	58026300 	.word	0x58026300
 8002b58:	58026000 	.word	0x58026000

08002b5c <adc_lld_stop_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4a23      	ldr	r2, [pc, #140]	; (8002bf4 <adc_lld_stop_conversion+0x98>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d11b      	bne.n	8002ba4 <adc_lld_stop_conversion+0x48>
    dmaStreamDisable(adcp->data.dma);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 021f 	bic.w	r2, r2, #31
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1f7      	bne.n	8002b80 <adc_lld_stop_conversion+0x24>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b94:	7b1b      	ldrb	r3, [r3, #12]
 8002b96:	4619      	mov	r1, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	223d      	movs	r2, #61	; 0x3d
 8002ba0:	408a      	lsls	r2, r1
 8002ba2:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  if (&ADCD3 == adcp) {
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a14      	ldr	r2, [pc, #80]	; (8002bf8 <adc_lld_stop_conversion+0x9c>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d11b      	bne.n	8002be4 <adc_lld_stop_conversion+0x88>
#if STM32_ADC_ADC3_USE_BDMA == TRUE
    bdmaStreamDisable(adcp->data.bdma);
#else
    dmaStreamDisable(adcp->data.dma);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 021f 	bic.w	r2, r2, #31
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1f7      	bne.n	8002bc0 <adc_lld_stop_conversion+0x64>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd4:	7b1b      	ldrb	r3, [r3, #12]
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	223d      	movs	r2, #61	; 0x3d
 8002be0:	408a      	lsls	r2, r1
 8002be2:	601a      	str	r2, [r3, #0]
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7ff fe98 	bl	800291a <adc_lld_stop_adc>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	24000008 	.word	0x24000008
 8002bf8:	24000040 	.word	0x24000040

08002bfc <rccEnableAHB4>:
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	460b      	mov	r3, r1
 8002c06:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB4ENR |= mask;
 8002c08:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <rccEnableAHB4+0x58>)
 8002c0a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c0e:	4911      	ldr	r1, [pc, #68]	; (8002c54 <rccEnableAHB4+0x58>)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8002c18:	78fb      	ldrb	r3, [r7, #3]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d008      	beq.n	8002c30 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 8002c1e:	4b0d      	ldr	r3, [pc, #52]	; (8002c54 <rccEnableAHB4+0x58>)
 8002c20:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002c24:	490b      	ldr	r1, [pc, #44]	; (8002c54 <rccEnableAHB4+0x58>)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 8002c2e:	e008      	b.n	8002c42 <rccEnableAHB4+0x46>
    RCC_C1->AHB4LPENR &= ~mask;
 8002c30:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <rccEnableAHB4+0x58>)
 8002c32:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	4906      	ldr	r1, [pc, #24]	; (8002c54 <rccEnableAHB4+0x58>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8002c42:	4b04      	ldr	r3, [pc, #16]	; (8002c54 <rccEnableAHB4+0x58>)
 8002c44:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	58024400 	.word	0x58024400

08002c58 <rccDisableAHB4>:
__STATIC_INLINE void rccDisableAHB4(uint32_t mask) {
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB4ENR &= ~mask;
 8002c60:	4b0c      	ldr	r3, [pc, #48]	; (8002c94 <rccDisableAHB4+0x3c>)
 8002c62:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	490a      	ldr	r1, [pc, #40]	; (8002c94 <rccDisableAHB4+0x3c>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 8002c72:	4b08      	ldr	r3, [pc, #32]	; (8002c94 <rccDisableAHB4+0x3c>)
 8002c74:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	4905      	ldr	r1, [pc, #20]	; (8002c94 <rccDisableAHB4+0x3c>)
 8002c7e:	4013      	ands	r3, r2
 8002c80:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8002c84:	4b03      	ldr	r3, [pc, #12]	; (8002c94 <rccDisableAHB4+0x3c>)
 8002c86:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bc80      	pop	{r7}
 8002c92:	4770      	bx	lr
 8002c94:	58024400 	.word	0x58024400

08002c98 <Vector244>:
/**
 * @brief   BDMA1 stream 0 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002c9e:	480f      	ldr	r0, [pc, #60]	; (8002cdc <Vector244+0x44>)
 8002ca0:	f003 ff54 	bl	8006b4c <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8002ca4:	4b0e      	ldr	r3, [pc, #56]	; (8002ce0 <Vector244+0x48>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 030e 	and.w	r3, r3, #14
 8002cac:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 0U;
 8002cae:	4a0c      	ldr	r2, [pc, #48]	; (8002ce0 <Vector244+0x48>)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6053      	str	r3, [r2, #4]
  if (bdma.streams[0].func)
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <Vector244+0x4c>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d006      	beq.n	8002cca <Vector244+0x32>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 8002cbc:	4b09      	ldr	r3, [pc, #36]	; (8002ce4 <Vector244+0x4c>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	4a08      	ldr	r2, [pc, #32]	; (8002ce4 <Vector244+0x4c>)
 8002cc2:	6892      	ldr	r2, [r2, #8]
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	4610      	mov	r0, r2
 8002cc8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8002cca:	4804      	ldr	r0, [pc, #16]	; (8002cdc <Vector244+0x44>)
 8002ccc:	f003 ff78 	bl	8006bc0 <__trace_isr_leave>
 8002cd0:	f005 fd82 	bl	80087d8 <__port_irq_epilogue>
}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	08009150 	.word	0x08009150
 8002ce0:	58025400 	.word	0x58025400
 8002ce4:	24000078 	.word	0x24000078

08002ce8 <Vector248>:
/**
 * @brief   BDMA1 stream 1 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002cee:	4810      	ldr	r0, [pc, #64]	; (8002d30 <Vector248+0x48>)
 8002cf0:	f003 ff2c 	bl	8006b4c <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8002cf4:	4b0f      	ldr	r3, [pc, #60]	; (8002d34 <Vector248+0x4c>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	091b      	lsrs	r3, r3, #4
 8002cfa:	f003 030e 	and.w	r3, r3, #14
 8002cfe:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 4U;
 8002d00:	4a0c      	ldr	r2, [pc, #48]	; (8002d34 <Vector248+0x4c>)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	011b      	lsls	r3, r3, #4
 8002d06:	6053      	str	r3, [r2, #4]
  if (bdma.streams[1].func)
 8002d08:	4b0b      	ldr	r3, [pc, #44]	; (8002d38 <Vector248+0x50>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d006      	beq.n	8002d1e <Vector248+0x36>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 8002d10:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <Vector248+0x50>)
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	4a08      	ldr	r2, [pc, #32]	; (8002d38 <Vector248+0x50>)
 8002d16:	6912      	ldr	r2, [r2, #16]
 8002d18:	6879      	ldr	r1, [r7, #4]
 8002d1a:	4610      	mov	r0, r2
 8002d1c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8002d1e:	4804      	ldr	r0, [pc, #16]	; (8002d30 <Vector248+0x48>)
 8002d20:	f003 ff4e 	bl	8006bc0 <__trace_isr_leave>
 8002d24:	f005 fd58 	bl	80087d8 <__port_irq_epilogue>
}
 8002d28:	bf00      	nop
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	0800915c 	.word	0x0800915c
 8002d34:	58025400 	.word	0x58025400
 8002d38:	24000078 	.word	0x24000078

08002d3c <Vector24C>:
/**
 * @brief   BDMA1 stream 2 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002d42:	4810      	ldr	r0, [pc, #64]	; (8002d84 <Vector24C+0x48>)
 8002d44:	f003 ff02 	bl	8006b4c <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8002d48:	4b0f      	ldr	r3, [pc, #60]	; (8002d88 <Vector24C+0x4c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	0a1b      	lsrs	r3, r3, #8
 8002d4e:	f003 030e 	and.w	r3, r3, #14
 8002d52:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 8U;
 8002d54:	4a0c      	ldr	r2, [pc, #48]	; (8002d88 <Vector24C+0x4c>)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	021b      	lsls	r3, r3, #8
 8002d5a:	6053      	str	r3, [r2, #4]
  if (bdma.streams[2].func)
 8002d5c:	4b0b      	ldr	r3, [pc, #44]	; (8002d8c <Vector24C+0x50>)
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d006      	beq.n	8002d72 <Vector24C+0x36>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 8002d64:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <Vector24C+0x50>)
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	4a08      	ldr	r2, [pc, #32]	; (8002d8c <Vector24C+0x50>)
 8002d6a:	6992      	ldr	r2, [r2, #24]
 8002d6c:	6879      	ldr	r1, [r7, #4]
 8002d6e:	4610      	mov	r0, r2
 8002d70:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8002d72:	4804      	ldr	r0, [pc, #16]	; (8002d84 <Vector24C+0x48>)
 8002d74:	f003 ff24 	bl	8006bc0 <__trace_isr_leave>
 8002d78:	f005 fd2e 	bl	80087d8 <__port_irq_epilogue>
}
 8002d7c:	bf00      	nop
 8002d7e:	3708      	adds	r7, #8
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	08009168 	.word	0x08009168
 8002d88:	58025400 	.word	0x58025400
 8002d8c:	24000078 	.word	0x24000078

08002d90 <Vector250>:
/**
 * @brief   BDMA1 stream 3 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002d96:	4810      	ldr	r0, [pc, #64]	; (8002dd8 <Vector250+0x48>)
 8002d98:	f003 fed8 	bl	8006b4c <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8002d9c:	4b0f      	ldr	r3, [pc, #60]	; (8002ddc <Vector250+0x4c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	0b1b      	lsrs	r3, r3, #12
 8002da2:	f003 030e 	and.w	r3, r3, #14
 8002da6:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 12U;
 8002da8:	4a0c      	ldr	r2, [pc, #48]	; (8002ddc <Vector250+0x4c>)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	031b      	lsls	r3, r3, #12
 8002dae:	6053      	str	r3, [r2, #4]
  if (bdma.streams[3].func)
 8002db0:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <Vector250+0x50>)
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d006      	beq.n	8002dc6 <Vector250+0x36>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 8002db8:	4b09      	ldr	r3, [pc, #36]	; (8002de0 <Vector250+0x50>)
 8002dba:	69db      	ldr	r3, [r3, #28]
 8002dbc:	4a08      	ldr	r2, [pc, #32]	; (8002de0 <Vector250+0x50>)
 8002dbe:	6a12      	ldr	r2, [r2, #32]
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	4610      	mov	r0, r2
 8002dc4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8002dc6:	4804      	ldr	r0, [pc, #16]	; (8002dd8 <Vector250+0x48>)
 8002dc8:	f003 fefa 	bl	8006bc0 <__trace_isr_leave>
 8002dcc:	f005 fd04 	bl	80087d8 <__port_irq_epilogue>
}
 8002dd0:	bf00      	nop
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	08009174 	.word	0x08009174
 8002ddc:	58025400 	.word	0x58025400
 8002de0:	24000078 	.word	0x24000078

08002de4 <Vector254>:
/**
 * @brief   BDMA1 stream 4 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002dea:	4810      	ldr	r0, [pc, #64]	; (8002e2c <Vector254+0x48>)
 8002dec:	f003 feae 	bl	8006b4c <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8002df0:	4b0f      	ldr	r3, [pc, #60]	; (8002e30 <Vector254+0x4c>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	0c1b      	lsrs	r3, r3, #16
 8002df6:	f003 030e 	and.w	r3, r3, #14
 8002dfa:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 16U;
 8002dfc:	4a0c      	ldr	r2, [pc, #48]	; (8002e30 <Vector254+0x4c>)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	041b      	lsls	r3, r3, #16
 8002e02:	6053      	str	r3, [r2, #4]
  if (bdma.streams[4].func)
 8002e04:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <Vector254+0x50>)
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d006      	beq.n	8002e1a <Vector254+0x36>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 8002e0c:	4b09      	ldr	r3, [pc, #36]	; (8002e34 <Vector254+0x50>)
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e10:	4a08      	ldr	r2, [pc, #32]	; (8002e34 <Vector254+0x50>)
 8002e12:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	4610      	mov	r0, r2
 8002e18:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8002e1a:	4804      	ldr	r0, [pc, #16]	; (8002e2c <Vector254+0x48>)
 8002e1c:	f003 fed0 	bl	8006bc0 <__trace_isr_leave>
 8002e20:	f005 fcda 	bl	80087d8 <__port_irq_epilogue>
}
 8002e24:	bf00      	nop
 8002e26:	3708      	adds	r7, #8
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	08009180 	.word	0x08009180
 8002e30:	58025400 	.word	0x58025400
 8002e34:	24000078 	.word	0x24000078

08002e38 <Vector258>:
/**
 * @brief   BDMA1 stream 5 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002e3e:	4810      	ldr	r0, [pc, #64]	; (8002e80 <Vector258+0x48>)
 8002e40:	f003 fe84 	bl	8006b4c <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8002e44:	4b0f      	ldr	r3, [pc, #60]	; (8002e84 <Vector258+0x4c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	0d1b      	lsrs	r3, r3, #20
 8002e4a:	f003 030e 	and.w	r3, r3, #14
 8002e4e:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 20U;
 8002e50:	4a0c      	ldr	r2, [pc, #48]	; (8002e84 <Vector258+0x4c>)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	051b      	lsls	r3, r3, #20
 8002e56:	6053      	str	r3, [r2, #4]
  if (bdma.streams[5].func)
 8002e58:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <Vector258+0x50>)
 8002e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d006      	beq.n	8002e6e <Vector258+0x36>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8002e60:	4b09      	ldr	r3, [pc, #36]	; (8002e88 <Vector258+0x50>)
 8002e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e64:	4a08      	ldr	r2, [pc, #32]	; (8002e88 <Vector258+0x50>)
 8002e66:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	4610      	mov	r0, r2
 8002e6c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8002e6e:	4804      	ldr	r0, [pc, #16]	; (8002e80 <Vector258+0x48>)
 8002e70:	f003 fea6 	bl	8006bc0 <__trace_isr_leave>
 8002e74:	f005 fcb0 	bl	80087d8 <__port_irq_epilogue>
}
 8002e78:	bf00      	nop
 8002e7a:	3708      	adds	r7, #8
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	0800918c 	.word	0x0800918c
 8002e84:	58025400 	.word	0x58025400
 8002e88:	24000078 	.word	0x24000078

08002e8c <Vector25C>:
/**
 * @brief   BDMA1 stream 6 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002e92:	4810      	ldr	r0, [pc, #64]	; (8002ed4 <Vector25C+0x48>)
 8002e94:	f003 fe5a 	bl	8006b4c <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8002e98:	4b0f      	ldr	r3, [pc, #60]	; (8002ed8 <Vector25C+0x4c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	0e1b      	lsrs	r3, r3, #24
 8002e9e:	f003 030e 	and.w	r3, r3, #14
 8002ea2:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 24U;
 8002ea4:	4a0c      	ldr	r2, [pc, #48]	; (8002ed8 <Vector25C+0x4c>)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	061b      	lsls	r3, r3, #24
 8002eaa:	6053      	str	r3, [r2, #4]
  if (bdma.streams[6].func)
 8002eac:	4b0b      	ldr	r3, [pc, #44]	; (8002edc <Vector25C+0x50>)
 8002eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d006      	beq.n	8002ec2 <Vector25C+0x36>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 8002eb4:	4b09      	ldr	r3, [pc, #36]	; (8002edc <Vector25C+0x50>)
 8002eb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eb8:	4a08      	ldr	r2, [pc, #32]	; (8002edc <Vector25C+0x50>)
 8002eba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ebc:	6879      	ldr	r1, [r7, #4]
 8002ebe:	4610      	mov	r0, r2
 8002ec0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8002ec2:	4804      	ldr	r0, [pc, #16]	; (8002ed4 <Vector25C+0x48>)
 8002ec4:	f003 fe7c 	bl	8006bc0 <__trace_isr_leave>
 8002ec8:	f005 fc86 	bl	80087d8 <__port_irq_epilogue>
}
 8002ecc:	bf00      	nop
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	08009198 	.word	0x08009198
 8002ed8:	58025400 	.word	0x58025400
 8002edc:	24000078 	.word	0x24000078

08002ee0 <Vector260>:
/**
 * @brief   BDMA1 stream 7 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002ee6:	4810      	ldr	r0, [pc, #64]	; (8002f28 <Vector260+0x48>)
 8002ee8:	f003 fe30 	bl	8006b4c <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8002eec:	4b0f      	ldr	r3, [pc, #60]	; (8002f2c <Vector260+0x4c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	0f1b      	lsrs	r3, r3, #28
 8002ef2:	f003 030e 	and.w	r3, r3, #14
 8002ef6:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 28U;
 8002ef8:	4a0c      	ldr	r2, [pc, #48]	; (8002f2c <Vector260+0x4c>)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	071b      	lsls	r3, r3, #28
 8002efe:	6053      	str	r3, [r2, #4]
  if (bdma.streams[7].func)
 8002f00:	4b0b      	ldr	r3, [pc, #44]	; (8002f30 <Vector260+0x50>)
 8002f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d006      	beq.n	8002f16 <Vector260+0x36>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 8002f08:	4b09      	ldr	r3, [pc, #36]	; (8002f30 <Vector260+0x50>)
 8002f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f0c:	4a08      	ldr	r2, [pc, #32]	; (8002f30 <Vector260+0x50>)
 8002f0e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f10:	6879      	ldr	r1, [r7, #4]
 8002f12:	4610      	mov	r0, r2
 8002f14:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8002f16:	4804      	ldr	r0, [pc, #16]	; (8002f28 <Vector260+0x48>)
 8002f18:	f003 fe52 	bl	8006bc0 <__trace_isr_leave>
 8002f1c:	f005 fc5c 	bl	80087d8 <__port_irq_epilogue>
}
 8002f20:	bf00      	nop
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	080091a4 	.word	0x080091a4
 8002f2c:	58025400 	.word	0x58025400
 8002f30:	24000078 	.word	0x24000078

08002f34 <bdmaInit>:
/**
 * @brief   STM32 BDMA helper initialization.
 *
 * @init
 */
void bdmaInit(void) {
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
  unsigned i;

  bdma.allocated_mask = 0U;
 8002f3a:	4b16      	ldr	r3, [pc, #88]	; (8002f94 <bdmaInit+0x60>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8002f40:	2300      	movs	r3, #0
 8002f42:	607b      	str	r3, [r7, #4]
 8002f44:	e019      	b.n	8002f7a <bdmaInit+0x46>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8002f46:	4914      	ldr	r1, [pc, #80]	; (8002f98 <bdmaInit+0x64>)
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	4413      	add	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	3304      	adds	r3, #4
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	601a      	str	r2, [r3, #0]
    bdma.streams[i].func  = NULL;
 8002f5c:	4a0d      	ldr	r2, [pc, #52]	; (8002f94 <bdmaInit+0x60>)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	4413      	add	r3, r2
 8002f64:	2200      	movs	r2, #0
 8002f66:	605a      	str	r2, [r3, #4]
    bdma.streams[i].param = NULL;
 8002f68:	4a0a      	ldr	r2, [pc, #40]	; (8002f94 <bdmaInit+0x60>)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	4413      	add	r3, r2
 8002f70:	2200      	movs	r2, #0
 8002f72:	609a      	str	r2, [r3, #8]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3301      	adds	r3, #1
 8002f78:	607b      	str	r3, [r7, #4]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2b07      	cmp	r3, #7
 8002f7e:	d9e2      	bls.n	8002f46 <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 8002f80:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <bdmaInit+0x68>)
 8002f82:	f04f 32ff 	mov.w	r2, #4294967295
 8002f86:	605a      	str	r2, [r3, #4]
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc80      	pop	{r7}
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	24000078 	.word	0x24000078
 8002f98:	080090b0 	.word	0x080090b0
 8002f9c:	58025400 	.word	0x58025400

08002fa0 <bdmaStreamAllocI>:
 * @iclass
 */
const stm32_bdma_stream_t *bdmaStreamAllocI(uint32_t id,
                                            uint32_t priority,
                                            stm32_bdmaisr_t func,
                                            void *param) {
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b08a      	sub	sp, #40	; 0x28
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
 8002fac:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_BDMA_STREAMS) {
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2b07      	cmp	r3, #7
 8002fb2:	d804      	bhi.n	8002fbe <bdmaStreamAllocI+0x1e>
    startid = id;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	623b      	str	r3, [r7, #32]
    endid   = id;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	61fb      	str	r3, [r7, #28]
 8002fbc:	e009      	b.n	8002fd2 <bdmaStreamAllocI+0x32>
  }
  else if (id == STM32_BDMA_STREAM_ID_ANY) {
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d104      	bne.n	8002fce <bdmaStreamAllocI+0x2e>
    startid = 0U;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	623b      	str	r3, [r7, #32]
    endid   = STM32_BDMA_STREAMS - 1U;
 8002fc8:	2307      	movs	r3, #7
 8002fca:	61fb      	str	r3, [r7, #28]
 8002fcc:	e001      	b.n	8002fd2 <bdmaStreamAllocI+0x32>
  }
  else {
    osalDbgCheck(false);
    return NULL;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	e057      	b.n	8003082 <bdmaStreamAllocI+0xe2>
  }

  for (i = startid; i <= endid; i++) {
 8002fd2:	6a3b      	ldr	r3, [r7, #32]
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd6:	e04f      	b.n	8003078 <bdmaStreamAllocI+0xd8>
    uint32_t mask = (1U << i);
 8002fd8:	2201      	movs	r2, #1
 8002fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe0:	61bb      	str	r3, [r7, #24]
    if ((bdma.allocated_mask & mask) == 0U) {
 8002fe2:	4b2a      	ldr	r3, [pc, #168]	; (800308c <bdmaStreamAllocI+0xec>)
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d141      	bne.n	8003072 <bdmaStreamAllocI+0xd2>
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 8002fee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4a25      	ldr	r2, [pc, #148]	; (8003090 <bdmaStreamAllocI+0xf0>)
 8002ffa:	4413      	add	r3, r2
 8002ffc:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      bdma.streams[i].func  = func;
 8002ffe:	4a23      	ldr	r2, [pc, #140]	; (800308c <bdmaStreamAllocI+0xec>)
 8003000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	4413      	add	r3, r2
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	605a      	str	r2, [r3, #4]
      bdma.streams[i].param = param;
 800300a:	4a20      	ldr	r2, [pc, #128]	; (800308c <bdmaStreamAllocI+0xec>)
 800300c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	4413      	add	r3, r2
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	609a      	str	r2, [r3, #8]
      bdma.allocated_mask  |= mask;
 8003016:	4b1d      	ldr	r3, [pc, #116]	; (800308c <bdmaStreamAllocI+0xec>)
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	4313      	orrs	r3, r2
 800301e:	4a1b      	ldr	r2, [pc, #108]	; (800308c <bdmaStreamAllocI+0xec>)
 8003020:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_BDMA_STREAMS_MASK & mask) != 0U) {
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d004      	beq.n	8003034 <bdmaStreamAllocI+0x94>
        rccEnableBDMA1(true);
 800302a:	2101      	movs	r1, #1
 800302c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003030:	f7ff fde4 	bl	8002bfc <rccEnableAHB4>
      }
#endif

      /* Enables the associated IRQ vector if not already enabled and if a
         callback is defined.*/
      if (func != NULL) {
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d005      	beq.n	8003046 <bdmaStreamAllocI+0xa6>
        nvicEnableVector(stp->vector, priority);
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	7c5b      	ldrb	r3, [r3, #17]
 800303e:	68b9      	ldr	r1, [r7, #8]
 8003040:	4618      	mov	r0, r3
 8003042:	f7fe fe61 	bl	8001d08 <nvicEnableVector>
      }

      /* Putting the stream in a known state.*/
      bdmaStreamDisable(stp);
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f022 020f 	bic.w	r2, r2, #15
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	7a1b      	ldrb	r3, [r3, #8]
 800305a:	4619      	mov	r1, r3
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	220e      	movs	r2, #14
 8003062:	408a      	lsls	r2, r1
 8003064:	605a      	str	r2, [r3, #4]
      stp->channel->CCR = STM32_BDMA_CR_RESET_VALUE;
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	601a      	str	r2, [r3, #0]

      return stp;
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	e007      	b.n	8003082 <bdmaStreamAllocI+0xe2>
  for (i = startid; i <= endid; i++) {
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	3301      	adds	r3, #1
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
 8003078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	429a      	cmp	r2, r3
 800307e:	d9ab      	bls.n	8002fd8 <bdmaStreamAllocI+0x38>
    }
  }

  return NULL;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3728      	adds	r7, #40	; 0x28
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	24000078 	.word	0x24000078
 8003090:	080090b0 	.word	0x080090b0

08003094 <bdmaStreamFreeI>:
 *
 * @param[in] stp       pointer to an @p stm32_bdma_stream_t structure
 *
 * @iclass
 */
void bdmaStreamFreeI(const stm32_bdma_stream_t *stp) {
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((bdma.allocated_mask & (1U << stp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(stp->vector);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	7c5b      	ldrb	r3, [r3, #17]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7fe fe5f 	bl	8001d64 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 80030a6:	4b13      	ldr	r3, [pc, #76]	; (80030f4 <bdmaStreamFreeI+0x60>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	7c1b      	ldrb	r3, [r3, #16]
 80030ae:	4619      	mov	r1, r3
 80030b0:	2301      	movs	r3, #1
 80030b2:	408b      	lsls	r3, r1
 80030b4:	43db      	mvns	r3, r3
 80030b6:	4013      	ands	r3, r2
 80030b8:	4a0e      	ldr	r2, [pc, #56]	; (80030f4 <bdmaStreamFreeI+0x60>)
 80030ba:	6013      	str	r3, [r2, #0]

  /* Clearing associated handler and parameter.*/
  bdma.streams[stp->selfindex].func  = NULL;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	7c1b      	ldrb	r3, [r3, #16]
 80030c0:	4a0c      	ldr	r2, [pc, #48]	; (80030f4 <bdmaStreamFreeI+0x60>)
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	4413      	add	r3, r2
 80030c6:	2200      	movs	r2, #0
 80030c8:	605a      	str	r2, [r3, #4]
  bdma.streams[stp->selfindex].param = NULL;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	7c1b      	ldrb	r3, [r3, #16]
 80030ce:	4a09      	ldr	r2, [pc, #36]	; (80030f4 <bdmaStreamFreeI+0x60>)
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	4413      	add	r3, r2
 80030d4:	2200      	movs	r2, #0
 80030d6:	609a      	str	r2, [r3, #8]

  /* Shutting down clocks that are no more required, if any.*/
  if ((bdma.allocated_mask & STM32_BDMA_STREAMS_MASK) == 0U) {
 80030d8:	4b06      	ldr	r3, [pc, #24]	; (80030f4 <bdmaStreamFreeI+0x60>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d103      	bne.n	80030ea <bdmaStreamFreeI+0x56>
    rccDisableBDMA1();
 80030e2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80030e6:	f7ff fdb7 	bl	8002c58 <rccDisableAHB4>
  }
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	24000078 	.word	0x24000078

080030f8 <bdmaSetRequestSource>:
 * @param[in] stp       pointer to a @p stm32_bdma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void bdmaSetRequestSource(const stm32_bdma_stream_t *stp, uint32_t per) {
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  stp->mux->CCR = per;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	683a      	ldr	r2, [r7, #0]
 8003108:	601a      	str	r2, [r3, #0]
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	460b      	mov	r3, r1
 800311e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8003120:	4b12      	ldr	r3, [pc, #72]	; (800316c <rccEnableAHB1+0x58>)
 8003122:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003126:	4911      	ldr	r1, [pc, #68]	; (800316c <rccEnableAHB1+0x58>)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4313      	orrs	r3, r2
 800312c:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8003130:	78fb      	ldrb	r3, [r7, #3]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d008      	beq.n	8003148 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8003136:	4b0d      	ldr	r3, [pc, #52]	; (800316c <rccEnableAHB1+0x58>)
 8003138:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800313c:	490b      	ldr	r1, [pc, #44]	; (800316c <rccEnableAHB1+0x58>)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4313      	orrs	r3, r2
 8003142:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8003146:	e008      	b.n	800315a <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8003148:	4b08      	ldr	r3, [pc, #32]	; (800316c <rccEnableAHB1+0x58>)
 800314a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	43db      	mvns	r3, r3
 8003152:	4906      	ldr	r1, [pc, #24]	; (800316c <rccEnableAHB1+0x58>)
 8003154:	4013      	ands	r3, r2
 8003156:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 800315a:	4b04      	ldr	r3, [pc, #16]	; (800316c <rccEnableAHB1+0x58>)
 800315c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	bc80      	pop	{r7}
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	58024400 	.word	0x58024400

08003170 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8003178:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <rccDisableAHB1+0x3c>)
 800317a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	43db      	mvns	r3, r3
 8003182:	490a      	ldr	r1, [pc, #40]	; (80031ac <rccDisableAHB1+0x3c>)
 8003184:	4013      	ands	r3, r2
 8003186:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 800318a:	4b08      	ldr	r3, [pc, #32]	; (80031ac <rccDisableAHB1+0x3c>)
 800318c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	43db      	mvns	r3, r3
 8003194:	4905      	ldr	r1, [pc, #20]	; (80031ac <rccDisableAHB1+0x3c>)
 8003196:	4013      	ands	r3, r2
 8003198:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 800319c:	4b03      	ldr	r3, [pc, #12]	; (80031ac <rccDisableAHB1+0x3c>)
 800319e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr
 80031ac:	58024400 	.word	0x58024400

080031b0 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80031b6:	480f      	ldr	r0, [pc, #60]	; (80031f4 <Vector6C+0x44>)
 80031b8:	f003 fcc8 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80031bc:	4b0e      	ldr	r3, [pc, #56]	; (80031f8 <Vector6C+0x48>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80031c4:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 0U;
 80031c6:	4a0c      	ldr	r2, [pc, #48]	; (80031f8 <Vector6C+0x48>)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6093      	str	r3, [r2, #8]
  if (dma.streams[0].func)
 80031cc:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <Vector6C+0x4c>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d006      	beq.n	80031e2 <Vector6C+0x32>
    dma.streams[0].func(dma.streams[0].param, flags);
 80031d4:	4b09      	ldr	r3, [pc, #36]	; (80031fc <Vector6C+0x4c>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	4a08      	ldr	r2, [pc, #32]	; (80031fc <Vector6C+0x4c>)
 80031da:	6892      	ldr	r2, [r2, #8]
 80031dc:	6879      	ldr	r1, [r7, #4]
 80031de:	4610      	mov	r0, r2
 80031e0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80031e2:	4804      	ldr	r0, [pc, #16]	; (80031f4 <Vector6C+0x44>)
 80031e4:	f003 fcec 	bl	8006bc0 <__trace_isr_leave>
 80031e8:	f005 faf6 	bl	80087d8 <__port_irq_epilogue>
}
 80031ec:	bf00      	nop
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	080092b0 	.word	0x080092b0
 80031f8:	40020000 	.word	0x40020000
 80031fc:	240000bc 	.word	0x240000bc

08003200 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003206:	4810      	ldr	r0, [pc, #64]	; (8003248 <Vector70+0x48>)
 8003208:	f003 fca0 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800320c:	4b0f      	ldr	r3, [pc, #60]	; (800324c <Vector70+0x4c>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	099b      	lsrs	r3, r3, #6
 8003212:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003216:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 6U;
 8003218:	4a0c      	ldr	r2, [pc, #48]	; (800324c <Vector70+0x4c>)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	019b      	lsls	r3, r3, #6
 800321e:	6093      	str	r3, [r2, #8]
  if (dma.streams[1].func)
 8003220:	4b0b      	ldr	r3, [pc, #44]	; (8003250 <Vector70+0x50>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d006      	beq.n	8003236 <Vector70+0x36>
    dma.streams[1].func(dma.streams[1].param, flags);
 8003228:	4b09      	ldr	r3, [pc, #36]	; (8003250 <Vector70+0x50>)
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	4a08      	ldr	r2, [pc, #32]	; (8003250 <Vector70+0x50>)
 800322e:	6912      	ldr	r2, [r2, #16]
 8003230:	6879      	ldr	r1, [r7, #4]
 8003232:	4610      	mov	r0, r2
 8003234:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003236:	4804      	ldr	r0, [pc, #16]	; (8003248 <Vector70+0x48>)
 8003238:	f003 fcc2 	bl	8006bc0 <__trace_isr_leave>
 800323c:	f005 facc 	bl	80087d8 <__port_irq_epilogue>
}
 8003240:	bf00      	nop
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	080092bc 	.word	0x080092bc
 800324c:	40020000 	.word	0x40020000
 8003250:	240000bc 	.word	0x240000bc

08003254 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800325a:	4810      	ldr	r0, [pc, #64]	; (800329c <Vector74+0x48>)
 800325c:	f003 fc76 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003260:	4b0f      	ldr	r3, [pc, #60]	; (80032a0 <Vector74+0x4c>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	0c1b      	lsrs	r3, r3, #16
 8003266:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800326a:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 16U;
 800326c:	4a0c      	ldr	r2, [pc, #48]	; (80032a0 <Vector74+0x4c>)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	041b      	lsls	r3, r3, #16
 8003272:	6093      	str	r3, [r2, #8]
  if (dma.streams[2].func)
 8003274:	4b0b      	ldr	r3, [pc, #44]	; (80032a4 <Vector74+0x50>)
 8003276:	695b      	ldr	r3, [r3, #20]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d006      	beq.n	800328a <Vector74+0x36>
    dma.streams[2].func(dma.streams[2].param, flags);
 800327c:	4b09      	ldr	r3, [pc, #36]	; (80032a4 <Vector74+0x50>)
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	4a08      	ldr	r2, [pc, #32]	; (80032a4 <Vector74+0x50>)
 8003282:	6992      	ldr	r2, [r2, #24]
 8003284:	6879      	ldr	r1, [r7, #4]
 8003286:	4610      	mov	r0, r2
 8003288:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800328a:	4804      	ldr	r0, [pc, #16]	; (800329c <Vector74+0x48>)
 800328c:	f003 fc98 	bl	8006bc0 <__trace_isr_leave>
 8003290:	f005 faa2 	bl	80087d8 <__port_irq_epilogue>
}
 8003294:	bf00      	nop
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	080092c8 	.word	0x080092c8
 80032a0:	40020000 	.word	0x40020000
 80032a4:	240000bc 	.word	0x240000bc

080032a8 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80032ae:	4810      	ldr	r0, [pc, #64]	; (80032f0 <Vector78+0x48>)
 80032b0:	f003 fc4c 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80032b4:	4b0f      	ldr	r3, [pc, #60]	; (80032f4 <Vector78+0x4c>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	0d9b      	lsrs	r3, r3, #22
 80032ba:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80032be:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 22U;
 80032c0:	4a0c      	ldr	r2, [pc, #48]	; (80032f4 <Vector78+0x4c>)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	059b      	lsls	r3, r3, #22
 80032c6:	6093      	str	r3, [r2, #8]
  if (dma.streams[3].func)
 80032c8:	4b0b      	ldr	r3, [pc, #44]	; (80032f8 <Vector78+0x50>)
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d006      	beq.n	80032de <Vector78+0x36>
    dma.streams[3].func(dma.streams[3].param, flags);
 80032d0:	4b09      	ldr	r3, [pc, #36]	; (80032f8 <Vector78+0x50>)
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	4a08      	ldr	r2, [pc, #32]	; (80032f8 <Vector78+0x50>)
 80032d6:	6a12      	ldr	r2, [r2, #32]
 80032d8:	6879      	ldr	r1, [r7, #4]
 80032da:	4610      	mov	r0, r2
 80032dc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80032de:	4804      	ldr	r0, [pc, #16]	; (80032f0 <Vector78+0x48>)
 80032e0:	f003 fc6e 	bl	8006bc0 <__trace_isr_leave>
 80032e4:	f005 fa78 	bl	80087d8 <__port_irq_epilogue>
}
 80032e8:	bf00      	nop
 80032ea:	3708      	adds	r7, #8
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	080092d4 	.word	0x080092d4
 80032f4:	40020000 	.word	0x40020000
 80032f8:	240000bc 	.word	0x240000bc

080032fc <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003302:	480f      	ldr	r0, [pc, #60]	; (8003340 <Vector7C+0x44>)
 8003304:	f003 fc22 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8003308:	4b0e      	ldr	r3, [pc, #56]	; (8003344 <Vector7C+0x48>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003310:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 0U;
 8003312:	4a0c      	ldr	r2, [pc, #48]	; (8003344 <Vector7C+0x48>)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	60d3      	str	r3, [r2, #12]
  if (dma.streams[4].func)
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <Vector7C+0x4c>)
 800331a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331c:	2b00      	cmp	r3, #0
 800331e:	d006      	beq.n	800332e <Vector7C+0x32>
    dma.streams[4].func(dma.streams[4].param, flags);
 8003320:	4b09      	ldr	r3, [pc, #36]	; (8003348 <Vector7C+0x4c>)
 8003322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003324:	4a08      	ldr	r2, [pc, #32]	; (8003348 <Vector7C+0x4c>)
 8003326:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003328:	6879      	ldr	r1, [r7, #4]
 800332a:	4610      	mov	r0, r2
 800332c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800332e:	4804      	ldr	r0, [pc, #16]	; (8003340 <Vector7C+0x44>)
 8003330:	f003 fc46 	bl	8006bc0 <__trace_isr_leave>
 8003334:	f005 fa50 	bl	80087d8 <__port_irq_epilogue>
}
 8003338:	bf00      	nop
 800333a:	3708      	adds	r7, #8
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	080092e0 	.word	0x080092e0
 8003344:	40020000 	.word	0x40020000
 8003348:	240000bc 	.word	0x240000bc

0800334c <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003352:	4810      	ldr	r0, [pc, #64]	; (8003394 <Vector80+0x48>)
 8003354:	f003 fbfa 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003358:	4b0f      	ldr	r3, [pc, #60]	; (8003398 <Vector80+0x4c>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	099b      	lsrs	r3, r3, #6
 800335e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003362:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 6U;
 8003364:	4a0c      	ldr	r2, [pc, #48]	; (8003398 <Vector80+0x4c>)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	019b      	lsls	r3, r3, #6
 800336a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[5].func)
 800336c:	4b0b      	ldr	r3, [pc, #44]	; (800339c <Vector80+0x50>)
 800336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003370:	2b00      	cmp	r3, #0
 8003372:	d006      	beq.n	8003382 <Vector80+0x36>
    dma.streams[5].func(dma.streams[5].param, flags);
 8003374:	4b09      	ldr	r3, [pc, #36]	; (800339c <Vector80+0x50>)
 8003376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003378:	4a08      	ldr	r2, [pc, #32]	; (800339c <Vector80+0x50>)
 800337a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4610      	mov	r0, r2
 8003380:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003382:	4804      	ldr	r0, [pc, #16]	; (8003394 <Vector80+0x48>)
 8003384:	f003 fc1c 	bl	8006bc0 <__trace_isr_leave>
 8003388:	f005 fa26 	bl	80087d8 <__port_irq_epilogue>
}
 800338c:	bf00      	nop
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	080092ec 	.word	0x080092ec
 8003398:	40020000 	.word	0x40020000
 800339c:	240000bc 	.word	0x240000bc

080033a0 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80033a6:	4810      	ldr	r0, [pc, #64]	; (80033e8 <Vector84+0x48>)
 80033a8:	f003 fbd0 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80033ac:	4b0f      	ldr	r3, [pc, #60]	; (80033ec <Vector84+0x4c>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	0c1b      	lsrs	r3, r3, #16
 80033b2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80033b6:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 16U;
 80033b8:	4a0c      	ldr	r2, [pc, #48]	; (80033ec <Vector84+0x4c>)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	041b      	lsls	r3, r3, #16
 80033be:	60d3      	str	r3, [r2, #12]
  if (dma.streams[6].func)
 80033c0:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <Vector84+0x50>)
 80033c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d006      	beq.n	80033d6 <Vector84+0x36>
    dma.streams[6].func(dma.streams[6].param, flags);
 80033c8:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <Vector84+0x50>)
 80033ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033cc:	4a08      	ldr	r2, [pc, #32]	; (80033f0 <Vector84+0x50>)
 80033ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80033d0:	6879      	ldr	r1, [r7, #4]
 80033d2:	4610      	mov	r0, r2
 80033d4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80033d6:	4804      	ldr	r0, [pc, #16]	; (80033e8 <Vector84+0x48>)
 80033d8:	f003 fbf2 	bl	8006bc0 <__trace_isr_leave>
 80033dc:	f005 f9fc 	bl	80087d8 <__port_irq_epilogue>
}
 80033e0:	bf00      	nop
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	080092f8 	.word	0x080092f8
 80033ec:	40020000 	.word	0x40020000
 80033f0:	240000bc 	.word	0x240000bc

080033f4 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80033fa:	4810      	ldr	r0, [pc, #64]	; (800343c <VectorFC+0x48>)
 80033fc:	f003 fba6 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8003400:	4b0f      	ldr	r3, [pc, #60]	; (8003440 <VectorFC+0x4c>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	0d9b      	lsrs	r3, r3, #22
 8003406:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800340a:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 22U;
 800340c:	4a0c      	ldr	r2, [pc, #48]	; (8003440 <VectorFC+0x4c>)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	059b      	lsls	r3, r3, #22
 8003412:	60d3      	str	r3, [r2, #12]
  if (dma.streams[7].func)
 8003414:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <VectorFC+0x50>)
 8003416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003418:	2b00      	cmp	r3, #0
 800341a:	d006      	beq.n	800342a <VectorFC+0x36>
    dma.streams[7].func(dma.streams[7].param, flags);
 800341c:	4b09      	ldr	r3, [pc, #36]	; (8003444 <VectorFC+0x50>)
 800341e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003420:	4a08      	ldr	r2, [pc, #32]	; (8003444 <VectorFC+0x50>)
 8003422:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4610      	mov	r0, r2
 8003428:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800342a:	4804      	ldr	r0, [pc, #16]	; (800343c <VectorFC+0x48>)
 800342c:	f003 fbc8 	bl	8006bc0 <__trace_isr_leave>
 8003430:	f005 f9d2 	bl	80087d8 <__port_irq_epilogue>
}
 8003434:	bf00      	nop
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	08009304 	.word	0x08009304
 8003440:	40020000 	.word	0x40020000
 8003444:	240000bc 	.word	0x240000bc

08003448 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800344e:	480f      	ldr	r0, [pc, #60]	; (800348c <Vector120+0x44>)
 8003450:	f003 fb7c 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003454:	4b0e      	ldr	r3, [pc, #56]	; (8003490 <Vector120+0x48>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800345c:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 0U;
 800345e:	4a0c      	ldr	r2, [pc, #48]	; (8003490 <Vector120+0x48>)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6093      	str	r3, [r2, #8]
  if (dma.streams[8].func)
 8003464:	4b0b      	ldr	r3, [pc, #44]	; (8003494 <Vector120+0x4c>)
 8003466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003468:	2b00      	cmp	r3, #0
 800346a:	d006      	beq.n	800347a <Vector120+0x32>
    dma.streams[8].func(dma.streams[8].param, flags);
 800346c:	4b09      	ldr	r3, [pc, #36]	; (8003494 <Vector120+0x4c>)
 800346e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003470:	4a08      	ldr	r2, [pc, #32]	; (8003494 <Vector120+0x4c>)
 8003472:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	4610      	mov	r0, r2
 8003478:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800347a:	4804      	ldr	r0, [pc, #16]	; (800348c <Vector120+0x44>)
 800347c:	f003 fba0 	bl	8006bc0 <__trace_isr_leave>
 8003480:	f005 f9aa 	bl	80087d8 <__port_irq_epilogue>
}
 8003484:	bf00      	nop
 8003486:	3708      	adds	r7, #8
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	08009310 	.word	0x08009310
 8003490:	40020400 	.word	0x40020400
 8003494:	240000bc 	.word	0x240000bc

08003498 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800349e:	4810      	ldr	r0, [pc, #64]	; (80034e0 <Vector124+0x48>)
 80034a0:	f003 fb54 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80034a4:	4b0f      	ldr	r3, [pc, #60]	; (80034e4 <Vector124+0x4c>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	099b      	lsrs	r3, r3, #6
 80034aa:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80034ae:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 6U;
 80034b0:	4a0c      	ldr	r2, [pc, #48]	; (80034e4 <Vector124+0x4c>)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	019b      	lsls	r3, r3, #6
 80034b6:	6093      	str	r3, [r2, #8]
  if (dma.streams[9].func)
 80034b8:	4b0b      	ldr	r3, [pc, #44]	; (80034e8 <Vector124+0x50>)
 80034ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d006      	beq.n	80034ce <Vector124+0x36>
    dma.streams[9].func(dma.streams[9].param, flags);
 80034c0:	4b09      	ldr	r3, [pc, #36]	; (80034e8 <Vector124+0x50>)
 80034c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034c4:	4a08      	ldr	r2, [pc, #32]	; (80034e8 <Vector124+0x50>)
 80034c6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80034c8:	6879      	ldr	r1, [r7, #4]
 80034ca:	4610      	mov	r0, r2
 80034cc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80034ce:	4804      	ldr	r0, [pc, #16]	; (80034e0 <Vector124+0x48>)
 80034d0:	f003 fb76 	bl	8006bc0 <__trace_isr_leave>
 80034d4:	f005 f980 	bl	80087d8 <__port_irq_epilogue>
}
 80034d8:	bf00      	nop
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	0800931c 	.word	0x0800931c
 80034e4:	40020400 	.word	0x40020400
 80034e8:	240000bc 	.word	0x240000bc

080034ec <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80034f2:	4810      	ldr	r0, [pc, #64]	; (8003534 <Vector128+0x48>)
 80034f4:	f003 fb2a 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80034f8:	4b0f      	ldr	r3, [pc, #60]	; (8003538 <Vector128+0x4c>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	0c1b      	lsrs	r3, r3, #16
 80034fe:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003502:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 16U;
 8003504:	4a0c      	ldr	r2, [pc, #48]	; (8003538 <Vector128+0x4c>)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	041b      	lsls	r3, r3, #16
 800350a:	6093      	str	r3, [r2, #8]
  if (dma.streams[10].func)
 800350c:	4b0b      	ldr	r3, [pc, #44]	; (800353c <Vector128+0x50>)
 800350e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003510:	2b00      	cmp	r3, #0
 8003512:	d006      	beq.n	8003522 <Vector128+0x36>
    dma.streams[10].func(dma.streams[10].param, flags);
 8003514:	4b09      	ldr	r3, [pc, #36]	; (800353c <Vector128+0x50>)
 8003516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003518:	4a08      	ldr	r2, [pc, #32]	; (800353c <Vector128+0x50>)
 800351a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	4610      	mov	r0, r2
 8003520:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003522:	4804      	ldr	r0, [pc, #16]	; (8003534 <Vector128+0x48>)
 8003524:	f003 fb4c 	bl	8006bc0 <__trace_isr_leave>
 8003528:	f005 f956 	bl	80087d8 <__port_irq_epilogue>
}
 800352c:	bf00      	nop
 800352e:	3708      	adds	r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	08009328 	.word	0x08009328
 8003538:	40020400 	.word	0x40020400
 800353c:	240000bc 	.word	0x240000bc

08003540 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003546:	4810      	ldr	r0, [pc, #64]	; (8003588 <Vector12C+0x48>)
 8003548:	f003 fb00 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800354c:	4b0f      	ldr	r3, [pc, #60]	; (800358c <Vector12C+0x4c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	0d9b      	lsrs	r3, r3, #22
 8003552:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003556:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 22U;
 8003558:	4a0c      	ldr	r2, [pc, #48]	; (800358c <Vector12C+0x4c>)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	059b      	lsls	r3, r3, #22
 800355e:	6093      	str	r3, [r2, #8]
  if (dma.streams[11].func)
 8003560:	4b0b      	ldr	r3, [pc, #44]	; (8003590 <Vector12C+0x50>)
 8003562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003564:	2b00      	cmp	r3, #0
 8003566:	d006      	beq.n	8003576 <Vector12C+0x36>
    dma.streams[11].func(dma.streams[11].param, flags);
 8003568:	4b09      	ldr	r3, [pc, #36]	; (8003590 <Vector12C+0x50>)
 800356a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800356c:	4a08      	ldr	r2, [pc, #32]	; (8003590 <Vector12C+0x50>)
 800356e:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003570:	6879      	ldr	r1, [r7, #4]
 8003572:	4610      	mov	r0, r2
 8003574:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003576:	4804      	ldr	r0, [pc, #16]	; (8003588 <Vector12C+0x48>)
 8003578:	f003 fb22 	bl	8006bc0 <__trace_isr_leave>
 800357c:	f005 f92c 	bl	80087d8 <__port_irq_epilogue>
}
 8003580:	bf00      	nop
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	08009334 	.word	0x08009334
 800358c:	40020400 	.word	0x40020400
 8003590:	240000bc 	.word	0x240000bc

08003594 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800359a:	480f      	ldr	r0, [pc, #60]	; (80035d8 <Vector130+0x44>)
 800359c:	f003 fad6 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80035a0:	4b0e      	ldr	r3, [pc, #56]	; (80035dc <Vector130+0x48>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80035a8:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 0U;
 80035aa:	4a0c      	ldr	r2, [pc, #48]	; (80035dc <Vector130+0x48>)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	60d3      	str	r3, [r2, #12]
  if (dma.streams[12].func)
 80035b0:	4b0b      	ldr	r3, [pc, #44]	; (80035e0 <Vector130+0x4c>)
 80035b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d006      	beq.n	80035c6 <Vector130+0x32>
    dma.streams[12].func(dma.streams[12].param, flags);
 80035b8:	4b09      	ldr	r3, [pc, #36]	; (80035e0 <Vector130+0x4c>)
 80035ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035bc:	4a08      	ldr	r2, [pc, #32]	; (80035e0 <Vector130+0x4c>)
 80035be:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	4610      	mov	r0, r2
 80035c4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80035c6:	4804      	ldr	r0, [pc, #16]	; (80035d8 <Vector130+0x44>)
 80035c8:	f003 fafa 	bl	8006bc0 <__trace_isr_leave>
 80035cc:	f005 f904 	bl	80087d8 <__port_irq_epilogue>
}
 80035d0:	bf00      	nop
 80035d2:	3708      	adds	r7, #8
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	08009340 	.word	0x08009340
 80035dc:	40020400 	.word	0x40020400
 80035e0:	240000bc 	.word	0x240000bc

080035e4 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80035ea:	4810      	ldr	r0, [pc, #64]	; (800362c <Vector150+0x48>)
 80035ec:	f003 faae 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80035f0:	4b0f      	ldr	r3, [pc, #60]	; (8003630 <Vector150+0x4c>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	099b      	lsrs	r3, r3, #6
 80035f6:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80035fa:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 6U;
 80035fc:	4a0c      	ldr	r2, [pc, #48]	; (8003630 <Vector150+0x4c>)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	019b      	lsls	r3, r3, #6
 8003602:	60d3      	str	r3, [r2, #12]
  if (dma.streams[13].func)
 8003604:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <Vector150+0x50>)
 8003606:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003608:	2b00      	cmp	r3, #0
 800360a:	d006      	beq.n	800361a <Vector150+0x36>
    dma.streams[13].func(dma.streams[13].param, flags);
 800360c:	4b09      	ldr	r3, [pc, #36]	; (8003634 <Vector150+0x50>)
 800360e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003610:	4a08      	ldr	r2, [pc, #32]	; (8003634 <Vector150+0x50>)
 8003612:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003614:	6879      	ldr	r1, [r7, #4]
 8003616:	4610      	mov	r0, r2
 8003618:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800361a:	4804      	ldr	r0, [pc, #16]	; (800362c <Vector150+0x48>)
 800361c:	f003 fad0 	bl	8006bc0 <__trace_isr_leave>
 8003620:	f005 f8da 	bl	80087d8 <__port_irq_epilogue>
}
 8003624:	bf00      	nop
 8003626:	3708      	adds	r7, #8
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	0800934c 	.word	0x0800934c
 8003630:	40020400 	.word	0x40020400
 8003634:	240000bc 	.word	0x240000bc

08003638 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800363e:	4810      	ldr	r0, [pc, #64]	; (8003680 <Vector154+0x48>)
 8003640:	f003 fa84 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003644:	4b0f      	ldr	r3, [pc, #60]	; (8003684 <Vector154+0x4c>)
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	0c1b      	lsrs	r3, r3, #16
 800364a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800364e:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 16U;
 8003650:	4a0c      	ldr	r2, [pc, #48]	; (8003684 <Vector154+0x4c>)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	041b      	lsls	r3, r3, #16
 8003656:	60d3      	str	r3, [r2, #12]
  if (dma.streams[14].func)
 8003658:	4b0b      	ldr	r3, [pc, #44]	; (8003688 <Vector154+0x50>)
 800365a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365c:	2b00      	cmp	r3, #0
 800365e:	d006      	beq.n	800366e <Vector154+0x36>
    dma.streams[14].func(dma.streams[14].param, flags);
 8003660:	4b09      	ldr	r3, [pc, #36]	; (8003688 <Vector154+0x50>)
 8003662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003664:	4a08      	ldr	r2, [pc, #32]	; (8003688 <Vector154+0x50>)
 8003666:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	4610      	mov	r0, r2
 800366c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800366e:	4804      	ldr	r0, [pc, #16]	; (8003680 <Vector154+0x48>)
 8003670:	f003 faa6 	bl	8006bc0 <__trace_isr_leave>
 8003674:	f005 f8b0 	bl	80087d8 <__port_irq_epilogue>
}
 8003678:	bf00      	nop
 800367a:	3708      	adds	r7, #8
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	08009358 	.word	0x08009358
 8003684:	40020400 	.word	0x40020400
 8003688:	240000bc 	.word	0x240000bc

0800368c <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003692:	4811      	ldr	r0, [pc, #68]	; (80036d8 <Vector158+0x4c>)
 8003694:	f003 fa5a 	bl	8006b4c <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8003698:	4b10      	ldr	r3, [pc, #64]	; (80036dc <Vector158+0x50>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	0d9b      	lsrs	r3, r3, #22
 800369e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80036a2:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 22U;
 80036a4:	4a0d      	ldr	r2, [pc, #52]	; (80036dc <Vector158+0x50>)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	059b      	lsls	r3, r3, #22
 80036aa:	60d3      	str	r3, [r2, #12]
  if (dma.streams[15].func)
 80036ac:	4b0c      	ldr	r3, [pc, #48]	; (80036e0 <Vector158+0x54>)
 80036ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d007      	beq.n	80036c4 <Vector158+0x38>
    dma.streams[15].func(dma.streams[15].param, flags);
 80036b4:	4b0a      	ldr	r3, [pc, #40]	; (80036e0 <Vector158+0x54>)
 80036b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036b8:	4a09      	ldr	r2, [pc, #36]	; (80036e0 <Vector158+0x54>)
 80036ba:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	4610      	mov	r0, r2
 80036c2:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80036c4:	4804      	ldr	r0, [pc, #16]	; (80036d8 <Vector158+0x4c>)
 80036c6:	f003 fa7b 	bl	8006bc0 <__trace_isr_leave>
 80036ca:	f005 f885 	bl	80087d8 <__port_irq_epilogue>
}
 80036ce:	bf00      	nop
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	08009364 	.word	0x08009364
 80036dc:	40020400 	.word	0x40020400
 80036e0:	240000bc 	.word	0x240000bc

080036e4 <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
  unsigned i;

  dma.allocated_mask = 0U;
 80036ea:	4b17      	ldr	r3, [pc, #92]	; (8003748 <dmaInit+0x64>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80036f0:	2300      	movs	r3, #0
 80036f2:	607b      	str	r3, [r7, #4]
 80036f4:	e00f      	b.n	8003716 <dmaInit+0x32>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80036f6:	4a15      	ldr	r2, [pc, #84]	; (800374c <dmaInit+0x68>)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	4413      	add	r3, r2
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
    dma.streams[i].func = NULL;
 8003704:	4a10      	ldr	r2, [pc, #64]	; (8003748 <dmaInit+0x64>)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	4413      	add	r3, r2
 800370c:	2200      	movs	r2, #0
 800370e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3301      	adds	r3, #1
 8003714:	607b      	str	r3, [r7, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b0f      	cmp	r3, #15
 800371a:	d9ec      	bls.n	80036f6 <dmaInit+0x12>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 800371c:	4b0c      	ldr	r3, [pc, #48]	; (8003750 <dmaInit+0x6c>)
 800371e:	f04f 32ff 	mov.w	r2, #4294967295
 8003722:	609a      	str	r2, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 8003724:	4b0a      	ldr	r3, [pc, #40]	; (8003750 <dmaInit+0x6c>)
 8003726:	f04f 32ff 	mov.w	r2, #4294967295
 800372a:	60da      	str	r2, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800372c:	4b09      	ldr	r3, [pc, #36]	; (8003754 <dmaInit+0x70>)
 800372e:	f04f 32ff 	mov.w	r2, #4294967295
 8003732:	609a      	str	r2, [r3, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8003734:	4b07      	ldr	r3, [pc, #28]	; (8003754 <dmaInit+0x70>)
 8003736:	f04f 32ff 	mov.w	r2, #4294967295
 800373a:	60da      	str	r2, [r3, #12]
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	bc80      	pop	{r7}
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	240000bc 	.word	0x240000bc
 800374c:	080091b0 	.word	0x080091b0
 8003750:	40020000 	.word	0x40020000
 8003754:	40020400 	.word	0x40020400

08003758 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 8003758:	b580      	push	{r7, lr}
 800375a:	b08a      	sub	sp, #40	; 0x28
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
 8003764:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_DMA_STREAMS) {
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2b0f      	cmp	r3, #15
 800376a:	d804      	bhi.n	8003776 <dmaStreamAllocI+0x1e>
    startid = id;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	623b      	str	r3, [r7, #32]
    endid   = id;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	61fb      	str	r3, [r7, #28]
 8003774:	e019      	b.n	80037aa <dmaStreamAllocI+0x52>
  }
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
  else if (id == STM32_DMA_STREAM_ID_ANY) {
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2b10      	cmp	r3, #16
 800377a:	d104      	bne.n	8003786 <dmaStreamAllocI+0x2e>
    startid = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 8003780:	230f      	movs	r3, #15
 8003782:	61fb      	str	r3, [r7, #28]
 8003784:	e011      	b.n	80037aa <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA1) {
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2b11      	cmp	r3, #17
 800378a:	d104      	bne.n	8003796 <dmaStreamAllocI+0x3e>
    startid = 0U;
 800378c:	2300      	movs	r3, #0
 800378e:	623b      	str	r3, [r7, #32]
    endid   = (STM32_DMA_STREAMS / 2U) - 1U;
 8003790:	2307      	movs	r3, #7
 8003792:	61fb      	str	r3, [r7, #28]
 8003794:	e009      	b.n	80037aa <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA2) {
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2b12      	cmp	r3, #18
 800379a:	d104      	bne.n	80037a6 <dmaStreamAllocI+0x4e>
    startid = (STM32_DMA_STREAMS / 2U) - 1U;
 800379c:	2307      	movs	r3, #7
 800379e:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 80037a0:	230f      	movs	r3, #15
 80037a2:	61fb      	str	r3, [r7, #28]
 80037a4:	e001      	b.n	80037aa <dmaStreamAllocI+0x52>
  }
#endif
  else {
    osalDbgCheck(false);
    return NULL;
 80037a6:	2300      	movs	r3, #0
 80037a8:	e067      	b.n	800387a <dmaStreamAllocI+0x122>
  }

  for (i = startid; i <= endid; i++) {
 80037aa:	6a3b      	ldr	r3, [r7, #32]
 80037ac:	627b      	str	r3, [r7, #36]	; 0x24
 80037ae:	e05f      	b.n	8003870 <dmaStreamAllocI+0x118>
    uint32_t mask = (1U << i);
 80037b0:	2201      	movs	r2, #1
 80037b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	61bb      	str	r3, [r7, #24]
    if ((dma.allocated_mask & mask) == 0U) {
 80037ba:	4b32      	ldr	r3, [pc, #200]	; (8003884 <dmaStreamAllocI+0x12c>)
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	4013      	ands	r3, r2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d151      	bne.n	800386a <dmaStreamAllocI+0x112>
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80037c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c8:	011b      	lsls	r3, r3, #4
 80037ca:	4a2f      	ldr	r2, [pc, #188]	; (8003888 <dmaStreamAllocI+0x130>)
 80037cc:	4413      	add	r3, r2
 80037ce:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      dma.streams[i].func  = func;
 80037d0:	4a2c      	ldr	r2, [pc, #176]	; (8003884 <dmaStreamAllocI+0x12c>)
 80037d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	4413      	add	r3, r2
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	605a      	str	r2, [r3, #4]
      dma.streams[i].param = param;
 80037dc:	4a29      	ldr	r2, [pc, #164]	; (8003884 <dmaStreamAllocI+0x12c>)
 80037de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e0:	00db      	lsls	r3, r3, #3
 80037e2:	4413      	add	r3, r2
 80037e4:	683a      	ldr	r2, [r7, #0]
 80037e6:	609a      	str	r2, [r3, #8]
      dma.allocated_mask  |= mask;
 80037e8:	4b26      	ldr	r3, [pc, #152]	; (8003884 <dmaStreamAllocI+0x12c>)
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	4a24      	ldr	r2, [pc, #144]	; (8003884 <dmaStreamAllocI+0x12c>)
 80037f2:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d003      	beq.n	8003804 <dmaStreamAllocI+0xac>
        rccEnableDMA1(true);
 80037fc:	2101      	movs	r1, #1
 80037fe:	2001      	movs	r0, #1
 8003800:	f7ff fc88 	bl	8003114 <rccEnableAHB1>
      }
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <dmaStreamAllocI+0xbe>
        rccEnableDMA2(true);
 800380e:	2101      	movs	r1, #1
 8003810:	2002      	movs	r0, #2
 8003812:	f7ff fc7f 	bl	8003114 <rccEnableAHB1>
        rccEnableDMAMUX(true);
      }
#endif

      /* Putting the stream in a safe state.*/
      dmaStreamDisable(dmastp);
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f022 021f 	bic.w	r2, r2, #31
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0301 	and.w	r3, r3, #1
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1f8      	bne.n	8003826 <dmaStreamAllocI+0xce>
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	7b1b      	ldrb	r3, [r3, #12]
 8003838:	4619      	mov	r1, r3
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	223d      	movs	r2, #61	; 0x3d
 8003840:	408a      	lsls	r2, r1
 8003842:	601a      	str	r2, [r3, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2221      	movs	r2, #33	; 0x21
 8003852:	615a      	str	r2, [r3, #20]

      /* Enables the associated IRQ vector if a callback is defined.*/
      if (func != NULL) {
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <dmaStreamAllocI+0x10e>
        nvicEnableVector(dmastp->vector, priority);
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	7b9b      	ldrb	r3, [r3, #14]
 800385e:	68b9      	ldr	r1, [r7, #8]
 8003860:	4618      	mov	r0, r3
 8003862:	f7fe fa51 	bl	8001d08 <nvicEnableVector>
      }

      return dmastp;
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	e007      	b.n	800387a <dmaStreamAllocI+0x122>
  for (i = startid; i <= endid; i++) {
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	3301      	adds	r3, #1
 800386e:	627b      	str	r3, [r7, #36]	; 0x24
 8003870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	429a      	cmp	r2, r3
 8003876:	d99b      	bls.n	80037b0 <dmaStreamAllocI+0x58>
    }
  }

  return NULL;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3728      	adds	r7, #40	; 0x28
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	240000bc 	.word	0x240000bc
 8003888:	080091b0 	.word	0x080091b0

0800388c <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	7b9b      	ldrb	r3, [r3, #14]
 8003898:	4618      	mov	r0, r3
 800389a:	f7fe fa63 	bl	8001d64 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 800389e:	4b10      	ldr	r3, [pc, #64]	; (80038e0 <dmaStreamFreeI+0x54>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	7b5b      	ldrb	r3, [r3, #13]
 80038a6:	4619      	mov	r1, r3
 80038a8:	2301      	movs	r3, #1
 80038aa:	408b      	lsls	r3, r1
 80038ac:	43db      	mvns	r3, r3
 80038ae:	4013      	ands	r3, r2
 80038b0:	4a0b      	ldr	r2, [pc, #44]	; (80038e0 <dmaStreamFreeI+0x54>)
 80038b2:	6013      	str	r3, [r2, #0]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80038b4:	4b0a      	ldr	r3, [pc, #40]	; (80038e0 <dmaStreamFreeI+0x54>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d102      	bne.n	80038c4 <dmaStreamFreeI+0x38>
    rccDisableDMA1();
 80038be:	2001      	movs	r0, #1
 80038c0:	f7ff fc56 	bl	8003170 <rccDisableAHB1>
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 80038c4:	4b06      	ldr	r3, [pc, #24]	; (80038e0 <dmaStreamFreeI+0x54>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d102      	bne.n	80038d6 <dmaStreamFreeI+0x4a>
    rccDisableDMA2();
 80038d0:	2002      	movs	r0, #2
 80038d2:	f7ff fc4d 	bl	8003170 <rccDisableAHB1>
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 80038d6:	bf00      	nop
 80038d8:	3708      	adds	r7, #8
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	240000bc 	.word	0x240000bc

080038e4 <dmaSetRequestSource>:
 * @param[in] dmastp    pointer to a @p stm32_dma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	601a      	str	r2, [r3, #0]
}
 80038f6:	bf00      	nop
 80038f8:	370c      	adds	r7, #12
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bc80      	pop	{r7}
 80038fe:	4770      	bx	lr

08003900 <_pal_lld_init>:
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8003904:	bf00      	nop
 8003906:	46bd      	mov	sp, r7
 8003908:	bc80      	pop	{r7}
 800390a:	4770      	bx	lr

0800390c <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 800390c:	b480      	push	{r7}
 800390e:	b08f      	sub	sp, #60	; 0x3c
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f003 0303 	and.w	r3, r3, #3
 800391e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	089b      	lsrs	r3, r3, #2
 8003924:	f003 0301 	and.w	r3, r3, #1
 8003928:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	08db      	lsrs	r3, r3, #3
 800392e:	f003 0303 	and.w	r3, r3, #3
 8003932:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	095b      	lsrs	r3, r3, #5
 8003938:	f003 0303 	and.w	r3, r3, #3
 800393c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	09db      	lsrs	r3, r3, #7
 8003942:	f003 030f 	and.w	r3, r3, #15
 8003946:	623b      	str	r3, [r7, #32]
  uint32_t bit     = 0;
 8003948:	2300      	movs	r3, #0
 800394a:	627b      	str	r3, [r7, #36]	; 0x24
  while (true) {
    if ((mask & 1) != 0) {
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d079      	beq.n	8003a4a <_pal_lld_setgroupmode+0x13e>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 8003956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003958:	f003 0307 	and.w	r3, r3, #7
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	6a3a      	ldr	r2, [r7, #32]
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	61fb      	str	r3, [r7, #28]
      m1 = 1 << bit;
 8003966:	2201      	movs	r2, #1
 8003968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396a:	fa02 f303 	lsl.w	r3, r2, r3
 800396e:	61bb      	str	r3, [r7, #24]
      m2 = 3 << (bit * 2);
 8003970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	2203      	movs	r2, #3
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	617b      	str	r3, [r7, #20]
      m4 = 15 << ((bit & 7) * 4);
 800397c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397e:	f003 0307 	and.w	r3, r3, #7
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	220f      	movs	r2, #15
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	613b      	str	r3, [r7, #16]
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	685a      	ldr	r2, [r3, #4]
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	43db      	mvns	r3, r3
 8003994:	401a      	ands	r2, r3
 8003996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003998:	431a      	orrs	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	605a      	str	r2, [r3, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	689a      	ldr	r2, [r3, #8]
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	43db      	mvns	r3, r3
 80039a6:	401a      	ands	r2, r3
 80039a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039aa:	431a      	orrs	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	609a      	str	r2, [r3, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	68da      	ldr	r2, [r3, #12]
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	43db      	mvns	r3, r3
 80039b8:	401a      	ands	r2, r3
 80039ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039bc:	431a      	orrs	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	60da      	str	r2, [r3, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f003 0303 	and.w	r3, r3, #3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d11f      	bne.n	8003a0c <_pal_lld_setgroupmode+0x100>
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 80039cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ce:	2b07      	cmp	r3, #7
 80039d0:	d809      	bhi.n	80039e6 <_pal_lld_setgroupmode+0xda>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a1a      	ldr	r2, [r3, #32]
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	43db      	mvns	r3, r3
 80039da:	401a      	ands	r2, r3
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	431a      	orrs	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	621a      	str	r2, [r3, #32]
 80039e4:	e008      	b.n	80039f8 <_pal_lld_setgroupmode+0xec>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	43db      	mvns	r3, r3
 80039ee:	401a      	ands	r2, r3
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	431a      	orrs	r2, r3
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	625a      	str	r2, [r3, #36]	; 0x24
        port->MODER   = (port->MODER & ~m2) | moder;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	43db      	mvns	r3, r3
 8003a00:	401a      	ands	r2, r3
 8003a02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a04:	431a      	orrs	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	e01e      	b.n	8003a4a <_pal_lld_setgroupmode+0x13e>
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	43db      	mvns	r3, r3
 8003a14:	401a      	ands	r2, r3
 8003a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a18:	431a      	orrs	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	601a      	str	r2, [r3, #0]
        if (bit < 8)
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a20:	2b07      	cmp	r3, #7
 8003a22:	d809      	bhi.n	8003a38 <_pal_lld_setgroupmode+0x12c>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6a1a      	ldr	r2, [r3, #32]
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	43db      	mvns	r3, r3
 8003a2c:	401a      	ands	r2, r3
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	431a      	orrs	r2, r3
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	621a      	str	r2, [r3, #32]
 8003a36:	e008      	b.n	8003a4a <_pal_lld_setgroupmode+0x13e>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	43db      	mvns	r3, r3
 8003a40:	401a      	ands	r2, r3
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	431a      	orrs	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
    mask >>= 1;
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	085b      	lsrs	r3, r3, #1
 8003a4e:	60bb      	str	r3, [r7, #8]
    if (!mask)
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00f      	beq.n	8003a76 <_pal_lld_setgroupmode+0x16a>
      return;
    otyper <<= 1;
 8003a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	633b      	str	r3, [r7, #48]	; 0x30
    ospeedr <<= 2;
 8003a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	62fb      	str	r3, [r7, #44]	; 0x2c
    pupdr <<= 2;
 8003a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	62bb      	str	r3, [r7, #40]	; 0x28
    moder <<= 2;
 8003a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	637b      	str	r3, [r7, #52]	; 0x34
    bit++;
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a70:	3301      	adds	r3, #1
 8003a72:	627b      	str	r3, [r7, #36]	; 0x24
    if ((mask & 1) != 0) {
 8003a74:	e76a      	b.n	800394c <_pal_lld_setgroupmode+0x40>
      return;
 8003a76:	bf00      	nop
  }
}
 8003a78:	373c      	adds	r7, #60	; 0x3c
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bc80      	pop	{r7}
 8003a7e:	4770      	bx	lr

08003a80 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	2330      	movs	r3, #48	; 0x30
 8003a88:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f383 8811 	msr	BASEPRI, r3
}
 8003a90:	bf00      	nop
}
 8003a92:	bf00      	nop
}
 8003a94:	bf00      	nop
}
 8003a96:	bf00      	nop
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bc80      	pop	{r7}
 8003a9e:	4770      	bx	lr

08003aa0 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f383 8811 	msr	BASEPRI, r3
}
 8003ab0:	bf00      	nop
}
 8003ab2:	bf00      	nop
}
 8003ab4:	bf00      	nop
}
 8003ab6:	bf00      	nop
 8003ab8:	370c      	adds	r7, #12
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bc80      	pop	{r7}
 8003abe:	4770      	bx	lr

08003ac0 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8003ac4:	f7ff ffdc 	bl	8003a80 <chSysLockFromISR>
}
 8003ac8:	bf00      	nop
 8003aca:	bd80      	pop	{r7, pc}

08003acc <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8003ad0:	f7ff ffe6 	bl	8003aa0 <chSysUnlockFromISR>
}
 8003ad4:	bf00      	nop
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8003ae2:	6839      	ldr	r1, [r7, #0]
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f004 f981 	bl	8007dec <chThdResumeI>
}
 8003aea:	bf00      	nop
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <i2c_lld_get_rxbytes>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline size_t i2c_lld_get_rxbytes (I2CDriver *i2cp) {
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->rxbytes;
#endif
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bc80      	pop	{r7}
 8003b0a:	4770      	bx	lr

08003b0c <i2c_lld_get_txbytes>:

static inline size_t i2c_lld_get_txbytes (I2CDriver *i2cp) {
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->txbytes;
#endif
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bc80      	pop	{r7}
 8003b24:	4770      	bx	lr

08003b26 <i2c_lld_start_rx_dma>:

#if STM32_I2C_USE_DMA == TRUE
static inline void i2c_lld_start_rx_dma(I2CDriver *i2cp) {
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamEnable(i2cp->rx.dma);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f042 0201 	orr.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bc80      	pop	{r7}
 8003b4a:	4770      	bx	lr

08003b4c <i2c_lld_stop_rx_dma>:
    dmaStreamEnable(i2cp->tx.dma);
  }
#endif
}

static inline void i2c_lld_stop_rx_dma(I2CDriver *i2cp) {
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->rx.dma);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f022 021f 	bic.w	r2, r2, #31
 8003b66:	601a      	str	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1f7      	bne.n	8003b68 <i2c_lld_stop_rx_dma+0x1c>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7c:	7b1b      	ldrb	r3, [r3, #12]
 8003b7e:	4619      	mov	r1, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	223d      	movs	r2, #61	; 0x3d
 8003b88:	408a      	lsls	r2, r1
 8003b8a:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8003b8c:	bf00      	nop
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bc80      	pop	{r7}
 8003b94:	4770      	bx	lr

08003b96 <i2c_lld_stop_tx_dma>:

static inline void i2c_lld_stop_tx_dma(I2CDriver *i2cp) {
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->tx.dma);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 021f 	bic.w	r2, r2, #31
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d1f7      	bne.n	8003bb2 <i2c_lld_stop_tx_dma+0x1c>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bc6:	7b1b      	ldrb	r3, [r3, #12]
 8003bc8:	4619      	mov	r1, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	223d      	movs	r2, #61	; 0x3d
 8003bd2:	408a      	lsls	r2, r1
 8003bd4:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8003bd6:	bf00      	nop
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bc80      	pop	{r7}
 8003bde:	4770      	bx	lr

08003be0 <i2c_lld_setup_rx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_rx_transfer(I2CDriver *i2cp) {
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b086      	sub	sp, #24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bec:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_rxbytes(i2cp);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7ff ff7f 	bl	8003af2 <i2c_lld_get_rxbytes>
 8003bf4:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	2bff      	cmp	r3, #255	; 0xff
 8003bfa:	d905      	bls.n	8003c08 <i2c_lld_setup_rx_transfer+0x28>
    n = 255U;
 8003bfc:	23ff      	movs	r3, #255	; 0xff
 8003bfe:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8003c00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c04:	617b      	str	r3, [r7, #20]
 8003c06:	e001      	b.n	8003c0c <i2c_lld_setup_rx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	4b09      	ldr	r3, [pc, #36]	; (8003c38 <i2c_lld_setup_rx_transfer+0x58>)
 8003c12:	4013      	ands	r3, r2
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	6852      	ldr	r2, [r2, #4]
 8003c18:	6892      	ldr	r2, [r2, #8]
 8003c1a:	431a      	orrs	r2, r3
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	041b      	lsls	r3, r3, #16
 8003c20:	431a      	orrs	r2, r3
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	605a      	str	r2, [r3, #4]
}
 8003c2e:	bf00      	nop
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	fe00ffff 	.word	0xfe00ffff

08003c3c <i2c_lld_setup_tx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_tx_transfer(I2CDriver *i2cp) {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c48:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_txbytes(i2cp);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7ff ff5e 	bl	8003b0c <i2c_lld_get_txbytes>
 8003c50:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	2bff      	cmp	r3, #255	; 0xff
 8003c56:	d905      	bls.n	8003c64 <i2c_lld_setup_tx_transfer+0x28>
    n = 255U;
 8003c58:	23ff      	movs	r3, #255	; 0xff
 8003c5a:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8003c5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c60:	617b      	str	r3, [r7, #20]
 8003c62:	e001      	b.n	8003c68 <i2c_lld_setup_tx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8003c64:	2300      	movs	r3, #0
 8003c66:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	685a      	ldr	r2, [r3, #4]
 8003c6c:	4b08      	ldr	r3, [pc, #32]	; (8003c90 <i2c_lld_setup_tx_transfer+0x54>)
 8003c6e:	4013      	ands	r3, r2
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	6852      	ldr	r2, [r2, #4]
 8003c74:	6892      	ldr	r2, [r2, #8]
 8003c76:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003c7c:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	431a      	orrs	r2, r3
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	605a      	str	r2, [r3, #4]
}
 8003c86:	bf00      	nop
 8003c88:	3718      	adds	r7, #24
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	fe00ffff 	.word	0xfe00ffff

08003c94 <i2c_lld_serve_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca2:	60fb      	str	r3, [r7, #12]
#if (STM32_I2C_USE_DMA == FALSE) || (I2C_ENABLE_SLAVE_MODE == TRUE)
  uint32_t cr1 = dp->CR1;
#endif

  /* Special case of a received NACK, the transfer is aborted.*/
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	f003 0310 	and.w	r3, r3, #16
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d023      	beq.n	8003cf6 <i2c_lld_serve_interrupt+0x62>

#if STM32_I2C_USE_DMA == TRUE
    /* Stops the associated DMA streams.*/
    i2c_lld_stop_rx_dma(i2cp);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f7ff ff4c 	bl	8003b4c <i2c_lld_stop_rx_dma>
    i2c_lld_stop_tx_dma(i2cp);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f7ff ff6e 	bl	8003b96 <i2c_lld_stop_tx_dma>
      }
    }
#endif

    /* Error flag.*/
    i2cp->errors |= I2C_ACK_FAILURE;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f043 0204 	orr.w	r2, r3, #4
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	609a      	str	r2, [r3, #8]

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	605a      	str	r2, [r3, #4]

    /* Make sure no more interrupts.*/
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f023 0246 	bic.w	r2, r3, #70	; 0x46
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	601a      	str	r2, [r3, #0]

    /* Errors are signaled to the upper layer.*/
    _i2c_wakeup_error_isr(i2cp);
 8003cde:	f7ff feef 	bl	8003ac0 <osalSysLockFromISR>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	331c      	adds	r3, #28
 8003ce6:	f06f 0101 	mvn.w	r1, #1
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff fef4 	bl	8003ad8 <osalThreadResumeI>
 8003cf0:	f7ff feec 	bl	8003acc <osalSysUnlockFromISR>

    return;
 8003cf4:	e04b      	b.n	8003d8e <i2c_lld_serve_interrupt+0xfa>
    }
  }
#endif

  /* Partial transfer handling, restarting the transfer and returning.*/
  if ((isr & I2C_ISR_TCR) != 0U) {
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00b      	beq.n	8003d18 <i2c_lld_serve_interrupt+0x84>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b03      	cmp	r3, #3
 8003d06:	d103      	bne.n	8003d10 <i2c_lld_serve_interrupt+0x7c>
      i2c_lld_setup_tx_transfer(i2cp);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f7ff ff97 	bl	8003c3c <i2c_lld_setup_tx_transfer>
    }
    else {
      i2c_lld_setup_rx_transfer(i2cp);
    }
    return;
 8003d0e:	e03e      	b.n	8003d8e <i2c_lld_serve_interrupt+0xfa>
      i2c_lld_setup_rx_transfer(i2cp);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f7ff ff65 	bl	8003be0 <i2c_lld_setup_rx_transfer>
    return;
 8003d16:	e03a      	b.n	8003d8e <i2c_lld_serve_interrupt+0xfa>
  }

  /* The following condition is true if a transfer phase has been completed.*/
  if ((isr & I2C_ISR_TC) != 0U) {
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d035      	beq.n	8003d8e <i2c_lld_serve_interrupt+0xfa>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	2b03      	cmp	r3, #3
 8003d28:	d118      	bne.n	8003d5c <i2c_lld_serve_interrupt+0xc8>
      /* End of the transmit phase.*/

#if STM32_I2C_USE_DMA == TRUE
      /* Disabling TX DMA channel.*/
      i2c_lld_stop_tx_dma(i2cp);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff ff33 	bl	8003b96 <i2c_lld_stop_tx_dma>
#endif

      /* Starting receive phase if necessary.*/
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f7ff fede 	bl	8003af2 <i2c_lld_get_rxbytes>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d012      	beq.n	8003d62 <i2c_lld_serve_interrupt+0xce>
        /* Setting up the peripheral.*/
        i2c_lld_setup_rx_transfer(i2cp);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff ff4f 	bl	8003be0 <i2c_lld_setup_rx_transfer>

#if STM32_I2C_USE_DMA == TRUE
        /* Enabling RX DMA.*/
        i2c_lld_start_rx_dma(i2cp);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7ff feef 	bl	8003b26 <i2c_lld_start_rx_dma>
        /* RX interrupt enabled.*/
        dp->CR1 |= I2C_CR1_RXIE;
#endif

        /* Starts the read operation.*/
        dp->CR2 |= I2C_CR2_START;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	605a      	str	r2, [r3, #4]

        /* State change.*/
        i2cp->state = I2C_ACTIVE_RX;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2204      	movs	r2, #4
 8003d58:	701a      	strb	r2, [r3, #0]

        /* Note, returning because the transaction is not over yet.*/
        return;
 8003d5a:	e018      	b.n	8003d8e <i2c_lld_serve_interrupt+0xfa>
    }
    else {
      /* End of the receive phase.*/
#if STM32_I2C_USE_DMA == TRUE
      /* Disabling RX DMA channel.*/
      i2c_lld_stop_rx_dma(i2cp);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7ff fef5 	bl	8003b4c <i2c_lld_stop_rx_dma>
#endif
    }

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	605a      	str	r2, [r3, #4]

    /* Make sure no more 'Transfer Complete' interrupts.*/
    dp->CR1 &= ~I2C_CR1_TCIE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	601a      	str	r2, [r3, #0]

    /* Normal transaction end.*/
    _i2c_wakeup_isr(i2cp);
 8003d7a:	f7ff fea1 	bl	8003ac0 <osalSysLockFromISR>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	331c      	adds	r3, #28
 8003d82:	2100      	movs	r1, #0
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7ff fea7 	bl	8003ad8 <osalThreadResumeI>
 8003d8a:	f7ff fe9f 	bl	8003acc <osalSysUnlockFromISR>
  }
}
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <i2c_lld_serve_error_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]

#if STM32_I2C_USE_DMA == TRUE
  /* Clears DMA interrupt flags just to be safe.*/
  i2c_lld_stop_rx_dma(i2cp);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f7ff fed4 	bl	8003b4c <i2c_lld_stop_rx_dma>
  i2c_lld_stop_tx_dma(i2cp);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f7ff fef6 	bl	8003b96 <i2c_lld_stop_tx_dma>
#else
  /* Disabling RX and TX interrupts.*/
  i2cp->i2c->CR1 &= ~(I2C_CR1_TXIE | I2C_CR1_RXIE);
#endif

  if (isr & I2C_ISR_BERR)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d005      	beq.n	8003dc0 <i2c_lld_serve_error_interrupt+0x2c>
    i2cp->errors |= I2C_BUS_ERROR;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f043 0201 	orr.w	r2, r3, #1
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_ARLO)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d005      	beq.n	8003dd6 <i2c_lld_serve_error_interrupt+0x42>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f043 0202 	orr.w	r2, r3, #2
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_OVR)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d005      	beq.n	8003dec <i2c_lld_serve_error_interrupt+0x58>
    i2cp->errors |= I2C_OVERRUN;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f043 0208 	orr.w	r2, r3, #8
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_TIMEOUT)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d005      	beq.n	8003e02 <i2c_lld_serve_error_interrupt+0x6e>
    i2cp->errors |= I2C_TIMEOUT;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f043 0220 	orr.w	r2, r3, #32
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	609a      	str	r2, [r3, #8]

  /* If some error has been identified then wake the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00a      	beq.n	8003e20 <i2c_lld_serve_error_interrupt+0x8c>
    _i2c_wakeup_error_isr(i2cp);
 8003e0a:	f7ff fe59 	bl	8003ac0 <osalSysLockFromISR>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	331c      	adds	r3, #28
 8003e12:	f06f 0101 	mvn.w	r1, #1
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7ff fe5e 	bl	8003ad8 <osalThreadResumeI>
 8003e1c:	f7ff fe56 	bl	8003acc <osalSysUnlockFromISR>
}
 8003e20:	bf00      	nop
 8003e22:	3708      	adds	r7, #8
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8003e2e:	4b0d      	ldr	r3, [pc, #52]	; (8003e64 <VectorC4+0x3c>)
 8003e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8003e36:	480c      	ldr	r0, [pc, #48]	; (8003e68 <VectorC4+0x40>)
 8003e38:	f002 fe88 	bl	8006b4c <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 8003e3c:	4b09      	ldr	r3, [pc, #36]	; (8003e64 <VectorC4+0x3c>)
 8003e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e46:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_interrupt(&I2CD2, isr);
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	4806      	ldr	r0, [pc, #24]	; (8003e64 <VectorC4+0x3c>)
 8003e4c:	f7ff ff22 	bl	8003c94 <i2c_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8003e50:	4805      	ldr	r0, [pc, #20]	; (8003e68 <VectorC4+0x40>)
 8003e52:	f002 feb5 	bl	8006bc0 <__trace_isr_leave>
 8003e56:	f004 fcbf 	bl	80087d8 <__port_irq_epilogue>
}
 8003e5a:	bf00      	nop
 8003e5c:	3708      	adds	r7, #8
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	24000140 	.word	0x24000140
 8003e68:	08009370 	.word	0x08009370

08003e6c <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8003e72:	4b0d      	ldr	r3, [pc, #52]	; (8003ea8 <VectorC8+0x3c>)
 8003e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8003e7a:	480c      	ldr	r0, [pc, #48]	; (8003eac <VectorC8+0x40>)
 8003e7c:	f002 fe66 	bl	8006b4c <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 8003e80:	4b09      	ldr	r3, [pc, #36]	; (8003ea8 <VectorC8+0x3c>)
 8003e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 8003e8a:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_error_interrupt(&I2CD2, isr);
 8003e8c:	6879      	ldr	r1, [r7, #4]
 8003e8e:	4806      	ldr	r0, [pc, #24]	; (8003ea8 <VectorC8+0x3c>)
 8003e90:	f7ff ff80 	bl	8003d94 <i2c_lld_serve_error_interrupt>

  OSAL_IRQ_EPILOGUE();
 8003e94:	4805      	ldr	r0, [pc, #20]	; (8003eac <VectorC8+0x40>)
 8003e96:	f002 fe93 	bl	8006bc0 <__trace_isr_leave>
 8003e9a:	f004 fc9d 	bl	80087d8 <__port_irq_epilogue>
}
 8003e9e:	bf00      	nop
 8003ea0:	3708      	adds	r7, #8
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	24000140 	.word	0x24000140
 8003eac:	0800937c 	.word	0x0800937c

08003eb0 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8003eb4:	480c      	ldr	r0, [pc, #48]	; (8003ee8 <i2c_lld_init+0x38>)
 8003eb6:	f7fc ffe5 	bl	8000e84 <i2cObjectInit>
  I2CD2.thread  = NULL;
 8003eba:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <i2c_lld_init+0x38>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	61da      	str	r2, [r3, #28]
  I2CD2.i2c     = I2C2;
 8003ec0:	4b09      	ldr	r3, [pc, #36]	; (8003ee8 <i2c_lld_init+0x38>)
 8003ec2:	4a0a      	ldr	r2, [pc, #40]	; (8003eec <i2c_lld_init+0x3c>)
 8003ec4:	639a      	str	r2, [r3, #56]	; 0x38
#if STM32_I2C_USE_DMA == TRUE
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  I2CD2.is_bdma = false;
#endif
  I2CD2.rx.dma  = NULL;
 8003ec6:	4b08      	ldr	r3, [pc, #32]	; (8003ee8 <i2c_lld_init+0x38>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	631a      	str	r2, [r3, #48]	; 0x30
  I2CD2.tx.dma  = NULL;
 8003ecc:	4b06      	ldr	r3, [pc, #24]	; (8003ee8 <i2c_lld_init+0x38>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8003ed2:	2105      	movs	r1, #5
 8003ed4:	2021      	movs	r0, #33	; 0x21
 8003ed6:	f7fd ff17 	bl	8001d08 <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8003eda:	2105      	movs	r1, #5
 8003edc:	2022      	movs	r0, #34	; 0x22
 8003ede:	f7fd ff13 	bl	8001d08 <nvicEnableVector>
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 8003ee2:	bf00      	nop
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	24000140 	.word	0x24000140
 8003eec:	40005800 	.word	0x40005800

08003ef0 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	2330      	movs	r3, #48	; 0x30
 8003ef8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f383 8811 	msr	BASEPRI, r3
}
 8003f00:	bf00      	nop
}
 8003f02:	bf00      	nop
}
 8003f04:	bf00      	nop
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr

08003f10 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	2300      	movs	r3, #0
 8003f18:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f383 8811 	msr	BASEPRI, r3
}
 8003f20:	bf00      	nop
}
 8003f22:	bf00      	nop
}
 8003f24:	bf00      	nop
}
 8003f26:	bf00      	nop
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bc80      	pop	{r7}
 8003f2e:	4770      	bx	lr

08003f30 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8003f34:	f7ff ffdc 	bl	8003ef0 <chSysLockFromISR>
}
 8003f38:	bf00      	nop
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8003f40:	f7ff ffe6 	bl	8003f10 <chSysUnlockFromISR>
}
 8003f44:	bf00      	nop
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f002 fcf1 	bl	8006938 <chSysPolledDelayX>
}
 8003f56:	bf00      	nop
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <otg_disable_ep>:
  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 8003f5e:	b480      	push	{r7}
 8003f60:	b085      	sub	sp, #20
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f6c:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	e040      	b.n	8003ff6 <otg_disable_ep+0x98>

    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	3348      	adds	r3, #72	; 0x48
 8003f7a:	015b      	lsls	r3, r3, #5
 8003f7c:	4413      	add	r3, r2
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	da0d      	bge.n	8003fa0 <otg_disable_ep+0x42>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8003f84:	68ba      	ldr	r2, [r7, #8]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	3348      	adds	r3, #72	; 0x48
 8003f8a:	015b      	lsls	r3, r3, #5
 8003f8c:	4413      	add	r3, r2
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003f94:	68b9      	ldr	r1, [r7, #8]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	3348      	adds	r3, #72	; 0x48
 8003f9a:	015b      	lsls	r3, r3, #5
 8003f9c:	440b      	add	r3, r1
 8003f9e:	601a      	str	r2, [r3, #0]
    }

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8003fa0:	68ba      	ldr	r2, [r7, #8]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	3358      	adds	r3, #88	; 0x58
 8003fa6:	015b      	lsls	r3, r3, #5
 8003fa8:	4413      	add	r3, r2
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	da0d      	bge.n	8003fcc <otg_disable_ep+0x6e>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8003fb0:	68ba      	ldr	r2, [r7, #8]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	3358      	adds	r3, #88	; 0x58
 8003fb6:	015b      	lsls	r3, r3, #5
 8003fb8:	4413      	add	r3, r2
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003fc0:	68b9      	ldr	r1, [r7, #8]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	3358      	adds	r3, #88	; 0x58
 8003fc6:	015b      	lsls	r3, r3, #5
 8003fc8:	440b      	add	r3, r1
 8003fca:	601a      	str	r2, [r3, #0]
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	015b      	lsls	r3, r3, #5
 8003fd2:	4413      	add	r3, r2
 8003fd4:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8003fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8003fdc:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	015b      	lsls	r3, r3, #5
 8003fe4:	4413      	add	r3, r2
 8003fe6:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8003fea:	f04f 32ff 	mov.w	r2, #4294967295
 8003fee:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	60fb      	str	r3, [r7, #12]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	429a      	cmp	r2, r3
 8004002:	d9b7      	bls.n	8003f74 <otg_disable_ep+0x16>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800400a:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 800400e:	bf00      	nop
 8004010:	3714      	adds	r7, #20
 8004012:	46bd      	mov	sp, r7
 8004014:	bc80      	pop	{r7}
 8004016:	4770      	bx	lr

08004018 <otg_enable_ep>:

static void otg_enable_ep(USBDriver *usbp) {
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004026:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004028:	2300      	movs	r3, #0
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	e02b      	b.n	8004086 <otg_enable_ep+0x6e>
    if (usbp->epc[i]->out_state != NULL) {
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	3302      	adds	r3, #2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	4413      	add	r3, r2
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00b      	beq.n	8004058 <otg_enable_ep+0x40>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	3310      	adds	r3, #16
 800404a:	2101      	movs	r1, #1
 800404c:	fa01 f303 	lsl.w	r3, r1, r3
 8004050:	431a      	orrs	r2, r3
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    }
    if (usbp->epc[i]->in_state != NULL) {
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	3302      	adds	r3, #2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <otg_enable_ep+0x68>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004070:	2101      	movs	r1, #1
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	fa01 f303 	lsl.w	r3, r1, r3
 8004078:	431a      	orrs	r2, r3
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	3301      	adds	r3, #1
 8004084:	60fb      	str	r3, [r7, #12]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	429a      	cmp	r2, r3
 8004092:	d9cc      	bls.n	800402e <otg_enable_ep+0x16>
    }
  }
}
 8004094:	bf00      	nop
 8004096:	bf00      	nop
 8004098:	3714      	adds	r7, #20
 800409a:	46bd      	mov	sp, r7
 800409c:	bc80      	pop	{r7}
 800409e:	4770      	bx	lr

080040a0 <otg_rxfifo_flush>:

static void otg_rxfifo_flush(USBDriver *usbp) {
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ae:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2210      	movs	r2, #16
 80040b4:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 80040b6:	bf00      	nop
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	f003 0310 	and.w	r3, r3, #16
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1f9      	bne.n	80040b8 <otg_rxfifo_flush+0x18>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 80040c4:	2012      	movs	r0, #18
 80040c6:	f7ff ff3f 	bl	8003f48 <osalSysPolledDelayX>
}
 80040ca:	bf00      	nop
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <otg_txfifo_flush>:

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b084      	sub	sp, #16
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
 80040da:	6039      	str	r1, [r7, #0]
  stm32_otg_t *otgp = usbp->otg;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e2:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	019b      	lsls	r3, r3, #6
 80040e8:	f043 0220 	orr.w	r2, r3, #32
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 80040f0:	bf00      	nop
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f003 0320 	and.w	r3, r3, #32
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1f9      	bne.n	80040f2 <otg_txfifo_flush+0x20>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 80040fe:	2012      	movs	r0, #18
 8004100:	f7ff ff22 	bl	8003f48 <osalSysPolledDelayX>
}
 8004104:	bf00      	nop
 8004106:	3710      	adds	r7, #16
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <otg_ram_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8004122:	bf00      	nop
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	bc80      	pop	{r7}
 800412a:	4770      	bx	lr

0800412c <otg_ram_alloc>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] size      size of the packet buffer to allocate in words
 *
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  uint32_t next;

  next = usbp->pmnext;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800413c:	60fb      	str	r3, [r7, #12]
  usbp->pmnext += size;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	441a      	add	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  osalDbgAssert(usbp->pmnext <= usbp->otgparams->otg_ram_size,
                "OTG FIFO memory overflow");
  return next;
 800414e:	68fb      	ldr	r3, [r7, #12]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3714      	adds	r7, #20
 8004154:	46bd      	mov	sp, r7
 8004156:	bc80      	pop	{r7}
 8004158:	4770      	bx	lr

0800415a <otg_fifo_write_from_buffer>:
 *
 * @notapi
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {
 800415a:	b480      	push	{r7}
 800415c:	b085      	sub	sp, #20
 800415e:	af00      	add	r7, sp, #0
 8004160:	60f8      	str	r0, [r7, #12]
 8004162:	60b9      	str	r1, [r7, #8]
 8004164:	607a      	str	r2, [r7, #4]

  osalDbgAssert(n > 0, "is zero");

  while (true) {
    *fifop = *((uint32_t *)buf);
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	601a      	str	r2, [r3, #0]
    if (n <= 4) {
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b04      	cmp	r3, #4
 8004172:	d906      	bls.n	8004182 <otg_fifo_write_from_buffer+0x28>
      break;
    }
    n -= 4;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3b04      	subs	r3, #4
 8004178:	607b      	str	r3, [r7, #4]
    buf += 4;
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	3304      	adds	r3, #4
 800417e:	60bb      	str	r3, [r7, #8]
    *fifop = *((uint32_t *)buf);
 8004180:	e7f1      	b.n	8004166 <otg_fifo_write_from_buffer+0xc>
      break;
 8004182:	bf00      	nop
  }
}
 8004184:	bf00      	nop
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	bc80      	pop	{r7}
 800418c:	4770      	bx	lr

0800418e <otg_fifo_read_to_buffer>:
 * @notapi
 */
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {
 800418e:	b480      	push	{r7}
 8004190:	b087      	sub	sp, #28
 8004192:	af00      	add	r7, sp, #0
 8004194:	60f8      	str	r0, [r7, #12]
 8004196:	60b9      	str	r1, [r7, #8]
 8004198:	607a      	str	r2, [r7, #4]
 800419a:	603b      	str	r3, [r7, #0]
  uint32_t w = 0;
 800419c:	2300      	movs	r3, #0
 800419e:	617b      	str	r3, [r7, #20]
  size_t i = 0;
 80041a0:	2300      	movs	r3, #0
 80041a2:	613b      	str	r3, [r7, #16]

  while (i < n) {
 80041a4:	e017      	b.n	80041d6 <otg_fifo_read_to_buffer+0x48>
    if ((i & 3) == 0) {
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f003 0303 	and.w	r3, r3, #3
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d102      	bne.n	80041b6 <otg_fifo_read_to_buffer+0x28>
      w = *fifop;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	617b      	str	r3, [r7, #20]
    }
    if (i < max) {
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d208      	bcs.n	80041d0 <otg_fifo_read_to_buffer+0x42>
      *buf++ = (uint8_t)w;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	60ba      	str	r2, [r7, #8]
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	701a      	strb	r2, [r3, #0]
      w >>= 8;
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	0a1b      	lsrs	r3, r3, #8
 80041ce:	617b      	str	r3, [r7, #20]
    }
    i++;
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	3301      	adds	r3, #1
 80041d4:	613b      	str	r3, [r7, #16]
  while (i < n) {
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d3e3      	bcc.n	80041a6 <otg_fifo_read_to_buffer+0x18>
  }
}
 80041de:	bf00      	nop
 80041e0:	bf00      	nop
 80041e2:	371c      	adds	r7, #28
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bc80      	pop	{r7}
 80041e8:	4770      	bx	lr

080041ea <otg_rxfifo_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b086      	sub	sp, #24
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
  uint32_t sts, ep;
  size_t n, max;

  /* Popping the event word out of the RX FIFO.*/
  sts = usbp->otg->GRXSTSP;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	617b      	str	r3, [r7, #20]

  /* Event details.*/
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	091b      	lsrs	r3, r3, #4
 8004200:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004204:	613b      	str	r3, [r7, #16]
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	f003 030f 	and.w	r3, r3, #15
 800420c:	60fb      	str	r3, [r7, #12]

  switch (sts & GRXSTSP_PKTSTS_MASK) {
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 8004214:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004218:	d01b      	beq.n	8004252 <otg_rxfifo_handler+0x68>
 800421a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800421e:	f200 809a 	bhi.w	8004356 <otg_rxfifo_handler+0x16c>
 8004222:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004226:	f000 8098 	beq.w	800435a <otg_rxfifo_handler+0x170>
 800422a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800422e:	f200 8092 	bhi.w	8004356 <otg_rxfifo_handler+0x16c>
 8004232:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004236:	f000 8092 	beq.w	800435e <otg_rxfifo_handler+0x174>
 800423a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800423e:	f200 808a 	bhi.w	8004356 <otg_rxfifo_handler+0x16c>
 8004242:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004246:	f000 808c 	beq.w	8004362 <otg_rxfifo_handler+0x178>
 800424a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800424e:	d011      	beq.n	8004274 <otg_rxfifo_handler+0x8a>
  case GRXSTSP_OUT_COMP:
    break;
  case GRXSTSP_OUT_GLOBAL_NAK:
    break;
  default:
    break;
 8004250:	e081      	b.n	8004356 <otg_rxfifo_handler+0x16c>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004258:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	3302      	adds	r3, #2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4413      	add	r3, r2
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	6a19      	ldr	r1, [r3, #32]
 800426a:	2308      	movs	r3, #8
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	f7ff ff8e 	bl	800418e <otg_fifo_read_to_buffer>
    break;
 8004272:	e077      	b.n	8004364 <otg_rxfifo_handler+0x17a>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	3302      	adds	r3, #2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	699b      	ldr	r3, [r3, #24]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	6879      	ldr	r1, [r7, #4]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	3302      	adds	r3, #2
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	440b      	add	r3, r1
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	60bb      	str	r3, [r7, #8]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800429e:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
                            usbp->epc[ep]->out_state->rxbuf,
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	3302      	adds	r3, #2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	4413      	add	r3, r2
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 80042b0:	6899      	ldr	r1, [r3, #8]
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	f7ff ff6a 	bl	800418e <otg_fifo_read_to_buffer>
    if (n < max) {
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d224      	bcs.n	800430c <otg_rxfifo_handler+0x122>
      usbp->epc[ep]->out_state->rxbuf += n;
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	3302      	adds	r3, #2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	4413      	add	r3, r2
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	6899      	ldr	r1, [r3, #8]
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	3302      	adds	r3, #2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	440a      	add	r2, r1
 80042e4:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += n;
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	3302      	adds	r3, #2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	4413      	add	r3, r2
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	6859      	ldr	r1, [r3, #4]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	3302      	adds	r3, #2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4413      	add	r3, r2
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	440a      	add	r2, r1
 8004308:	605a      	str	r2, [r3, #4]
    break;
 800430a:	e02b      	b.n	8004364 <otg_rxfifo_handler+0x17a>
      usbp->epc[ep]->out_state->rxbuf += max;
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	3302      	adds	r3, #2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	6899      	ldr	r1, [r3, #8]
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	3302      	adds	r3, #2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	68ba      	ldr	r2, [r7, #8]
 800432c:	440a      	add	r2, r1
 800432e:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += max;
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	3302      	adds	r3, #2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4413      	add	r3, r2
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	6859      	ldr	r1, [r3, #4]
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	3302      	adds	r3, #2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4413      	add	r3, r2
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	68ba      	ldr	r2, [r7, #8]
 8004350:	440a      	add	r2, r1
 8004352:	605a      	str	r2, [r3, #4]
    break;
 8004354:	e006      	b.n	8004364 <otg_rxfifo_handler+0x17a>
    break;
 8004356:	bf00      	nop
 8004358:	e004      	b.n	8004364 <otg_rxfifo_handler+0x17a>
    break;
 800435a:	bf00      	nop
 800435c:	e002      	b.n	8004364 <otg_rxfifo_handler+0x17a>
    break;
 800435e:	bf00      	nop
 8004360:	e000      	b.n	8004364 <otg_rxfifo_handler+0x17a>
    break;
 8004362:	bf00      	nop
  }
}
 8004364:	bf00      	nop
 8004366:	3718      	adds	r7, #24
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <otg_txfifo_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static bool otg_txfifo_handler(USBDriver *usbp, usbep_t ep) {
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	460b      	mov	r3, r1
 8004376:	70fb      	strb	r3, [r7, #3]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (true) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8004378:	78fb      	ldrb	r3, [r7, #3]
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	3302      	adds	r3, #2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4413      	add	r3, r2
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	78fb      	ldrb	r3, [r7, #3]
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	3302      	adds	r3, #2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	429a      	cmp	r2, r3
 800439a:	d311      	bcc.n	80043c0 <otg_txfifo_handler+0x54>
#if 1
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043a2:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 80043a6:	78fb      	ldrb	r3, [r7, #3]
 80043a8:	2201      	movs	r2, #1
 80043aa:	fa02 f303 	lsl.w	r3, r2, r3
 80043ae:	43da      	mvns	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043b6:	400a      	ands	r2, r1
 80043b8:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
#endif
      return true;
 80043bc:	2301      	movs	r3, #1
 80043be:	e06c      	b.n	800449a <otg_txfifo_handler+0x12e>
    }

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 80043c0:	78fb      	ldrb	r3, [r7, #3]
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	3302      	adds	r3, #2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4413      	add	r3, r2
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	78fb      	ldrb	r3, [r7, #3]
 80043d2:	6879      	ldr	r1, [r7, #4]
 80043d4:	3302      	adds	r3, #2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	440b      	add	r3, r1
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	60fb      	str	r3, [r7, #12]
    if (n > usbp->epc[ep]->in_maxsize)
 80043e4:	78fb      	ldrb	r3, [r7, #3]
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	3302      	adds	r3, #2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	4413      	add	r3, r2
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	8a1b      	ldrh	r3, [r3, #16]
 80043f2:	461a      	mov	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d907      	bls.n	800440a <otg_txfifo_handler+0x9e>
      n = usbp->epc[ep]->in_maxsize;
 80043fa:	78fb      	ldrb	r3, [r7, #3]
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	3302      	adds	r3, #2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	4413      	add	r3, r2
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	8a1b      	ldrh	r3, [r3, #16]
 8004408:	60fb      	str	r3, [r7, #12]

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004410:	78fb      	ldrb	r3, [r7, #3]
 8004412:	015b      	lsls	r3, r3, #5
 8004414:	4413      	add	r3, r2
 8004416:	f603 1318 	addw	r3, r3, #2328	; 0x918
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	b29b      	uxth	r3, r3
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	429a      	cmp	r2, r3
 8004424:	d901      	bls.n	800442a <otg_txfifo_handler+0xbe>
      return false;
 8004426:	2300      	movs	r3, #0
 8004428:	e037      	b.n	800449a <otg_txfifo_handler+0x12e>

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004430:	78fb      	ldrb	r3, [r7, #3]
 8004432:	3301      	adds	r3, #1
 8004434:	031b      	lsls	r3, r3, #12
 8004436:	18d0      	adds	r0, r2, r3
                               usbp->epc[ep]->in_state->txbuf,
 8004438:	78fb      	ldrb	r3, [r7, #3]
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	3302      	adds	r3, #2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	695b      	ldr	r3, [r3, #20]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	4619      	mov	r1, r3
 800444c:	f7ff fe85 	bl	800415a <otg_fifo_write_from_buffer>
                               n);
    usbp->epc[ep]->in_state->txbuf += n;
 8004450:	78fb      	ldrb	r3, [r7, #3]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	3302      	adds	r3, #2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4413      	add	r3, r2
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	6899      	ldr	r1, [r3, #8]
 8004460:	78fb      	ldrb	r3, [r7, #3]
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	3302      	adds	r3, #2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	440a      	add	r2, r1
 8004472:	609a      	str	r2, [r3, #8]
    usbp->epc[ep]->in_state->txcnt += n;
 8004474:	78fb      	ldrb	r3, [r7, #3]
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	3302      	adds	r3, #2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	6859      	ldr	r1, [r3, #4]
 8004484:	78fb      	ldrb	r3, [r7, #3]
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	3302      	adds	r3, #2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4413      	add	r3, r2
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	440a      	add	r2, r1
 8004496:	605a      	str	r2, [r3, #4]
  while (true) {
 8004498:	e76e      	b.n	8004378 <otg_txfifo_handler+0xc>
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
  }
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <otg_epin_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b086      	sub	sp, #24
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
 80044aa:	460b      	mov	r3, r1
 80044ac:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b4:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80044b6:	78fb      	ldrb	r3, [r7, #3]
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	015b      	lsls	r3, r3, #5
 80044bc:	4413      	add	r3, r2
 80044be:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	613b      	str	r3, [r7, #16]

  otgp->ie[ep].DIEPINT = epint;
 80044c6:	78fb      	ldrb	r3, [r7, #3]
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	015b      	lsls	r3, r3, #5
 80044cc:	4413      	add	r3, r2
 80044ce:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	601a      	str	r2, [r3, #0]

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d04b      	beq.n	8004578 <otg_epin_handler+0xd6>
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d044      	beq.n	8004578 <otg_epin_handler+0xd6>
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80044ee:	78fb      	ldrb	r3, [r7, #3]
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	3302      	adds	r3, #2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	4413      	add	r3, r2
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	695b      	ldr	r3, [r3, #20]
 80044fc:	60fb      	str	r3, [r7, #12]

    if (isp->txsize < isp->totsize) {
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	429a      	cmp	r2, r3
 8004508:	d213      	bcs.n	8004532 <otg_epin_handler+0x90>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	68da      	ldr	r2, [r3, #12]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	1ad2      	subs	r2, r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	605a      	str	r2, [r3, #4]
      osalSysLockFromISR();
 800451e:	f7ff fd07 	bl	8003f30 <osalSysLockFromISR>
      usb_lld_start_in(usbp, ep);
 8004522:	78fb      	ldrb	r3, [r7, #3]
 8004524:	4619      	mov	r1, r3
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 fce8 	bl	8004efc <usb_lld_start_in>
      osalSysUnlockFromISR();
 800452c:	f7ff fd06 	bl	8003f3c <osalSysUnlockFromISR>
 8004530:	e022      	b.n	8004578 <otg_epin_handler+0xd6>
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	891b      	ldrh	r3, [r3, #8]
 8004536:	b21a      	sxth	r2, r3
 8004538:	78fb      	ldrb	r3, [r7, #3]
 800453a:	2101      	movs	r1, #1
 800453c:	fa01 f303 	lsl.w	r3, r1, r3
 8004540:	b21b      	sxth	r3, r3
 8004542:	43db      	mvns	r3, r3
 8004544:	b21b      	sxth	r3, r3
 8004546:	4013      	ands	r3, r2
 8004548:	b21b      	sxth	r3, r3
 800454a:	b29a      	uxth	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	811a      	strh	r2, [r3, #8]
 8004550:	78fb      	ldrb	r3, [r7, #3]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	3302      	adds	r3, #2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	4413      	add	r3, r2
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <otg_epin_handler+0xd6>
 8004562:	78fb      	ldrb	r3, [r7, #3]
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	3302      	adds	r3, #2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	4413      	add	r3, r2
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	78fa      	ldrb	r2, [r7, #3]
 8004572:	4611      	mov	r1, r2
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	4798      	blx	r3
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00e      	beq.n	80045a0 <otg_epin_handler+0xfe>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 8004588:	78fb      	ldrb	r3, [r7, #3]
 800458a:	2101      	movs	r1, #1
 800458c:	fa01 f303 	lsl.w	r3, r1, r3
 8004590:	4013      	ands	r3, r2
  if ((epint & DIEPINT_TXFE) &&
 8004592:	2b00      	cmp	r3, #0
 8004594:	d004      	beq.n	80045a0 <otg_epin_handler+0xfe>
    /* TX FIFO empty or emptying.*/
    otg_txfifo_handler(usbp, ep);
 8004596:	78fb      	ldrb	r3, [r7, #3]
 8004598:	4619      	mov	r1, r3
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f7ff fee6 	bl	800436c <otg_txfifo_handler>
  }
}
 80045a0:	bf00      	nop
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <otg_epout_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	460b      	mov	r3, r1
 80045b2:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045ba:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->oe[ep].DOEPINT;
 80045bc:	78fb      	ldrb	r3, [r7, #3]
 80045be:	697a      	ldr	r2, [r7, #20]
 80045c0:	015b      	lsls	r3, r3, #5
 80045c2:	4413      	add	r3, r2
 80045c4:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	613b      	str	r3, [r7, #16]

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 80045cc:	78fb      	ldrb	r3, [r7, #3]
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	015b      	lsls	r3, r3, #5
 80045d2:	4413      	add	r3, r2
 80045d4:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	601a      	str	r2, [r3, #0]

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	f003 0308 	and.w	r3, r3, #8
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d011      	beq.n	800460a <otg_epout_handler+0x62>
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 80045ec:	f003 0308 	and.w	r3, r3, #8
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00a      	beq.n	800460a <otg_epout_handler+0x62>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 80045f4:	78fb      	ldrb	r3, [r7, #3]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	3302      	adds	r3, #2
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	4413      	add	r3, r2
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	78fa      	ldrb	r2, [r7, #3]
 8004604:	4611      	mov	r1, r2
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	4798      	blx	r3
  }

  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	f003 0301 	and.w	r3, r3, #1
 8004610:	2b00      	cmp	r3, #0
 8004612:	d05e      	beq.n	80046d2 <otg_epout_handler+0x12a>
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d057      	beq.n	80046d2 <otg_epout_handler+0x12a>
    USBOutEndpointState *osp;

    /* OUT state structure pointer for this endpoint.*/
    osp = usbp->epc[ep]->out_state;
 8004622:	78fb      	ldrb	r3, [r7, #3]
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	3302      	adds	r3, #2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4413      	add	r3, r2
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	699b      	ldr	r3, [r3, #24]
 8004630:	60fb      	str	r3, [r7, #12]

    /* EP0 requires special handling.*/
    if (ep == 0) {
 8004632:	78fb      	ldrb	r3, [r7, #3]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d129      	bne.n	800468c <otg_epout_handler+0xe4>
#endif

      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	685a      	ldr	r2, [r3, #4]
 800463c:	78fb      	ldrb	r3, [r7, #3]
 800463e:	6879      	ldr	r1, [r7, #4]
 8004640:	3302      	adds	r3, #2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	440b      	add	r3, r1
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	8a5b      	ldrh	r3, [r3, #18]
 800464a:	fbb2 f1f3 	udiv	r1, r2, r3
 800464e:	fb01 f303 	mul.w	r3, r1, r3
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b00      	cmp	r3, #0
 8004656:	d119      	bne.n	800468c <otg_epout_handler+0xe4>
          (osp->rxsize < osp->totsize)) {
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	68db      	ldr	r3, [r3, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8004660:	429a      	cmp	r2, r3
 8004662:	d213      	bcs.n	800468c <otg_epout_handler+0xe4>
        osp->rxsize = osp->totsize - osp->rxsize;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	68da      	ldr	r2, [r3, #12]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	1ad2      	subs	r2, r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	601a      	str	r2, [r3, #0]
        osp->rxcnt  = 0;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	605a      	str	r2, [r3, #4]
        osalSysLockFromISR();
 8004678:	f7ff fc5a 	bl	8003f30 <osalSysLockFromISR>
        usb_lld_start_out(usbp, ep);
 800467c:	78fb      	ldrb	r3, [r7, #3]
 800467e:	4619      	mov	r1, r3
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 fb9c 	bl	8004dbe <usb_lld_start_out>
        osalSysUnlockFromISR();
 8004686:	f7ff fc59 	bl	8003f3c <osalSysUnlockFromISR>
        return;
 800468a:	e022      	b.n	80046d2 <otg_epout_handler+0x12a>
      }
    }

    /* End on OUT transfer.*/
    _usb_isr_invoke_out_cb(usbp, ep);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	895b      	ldrh	r3, [r3, #10]
 8004690:	b21a      	sxth	r2, r3
 8004692:	78fb      	ldrb	r3, [r7, #3]
 8004694:	2101      	movs	r1, #1
 8004696:	fa01 f303 	lsl.w	r3, r1, r3
 800469a:	b21b      	sxth	r3, r3
 800469c:	43db      	mvns	r3, r3
 800469e:	b21b      	sxth	r3, r3
 80046a0:	4013      	ands	r3, r2
 80046a2:	b21b      	sxth	r3, r3
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	815a      	strh	r2, [r3, #10]
 80046aa:	78fb      	ldrb	r3, [r7, #3]
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	3302      	adds	r3, #2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4413      	add	r3, r2
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00a      	beq.n	80046d2 <otg_epout_handler+0x12a>
 80046bc:	78fb      	ldrb	r3, [r7, #3]
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	3302      	adds	r3, #2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	4413      	add	r3, r2
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	78fa      	ldrb	r2, [r7, #3]
 80046cc:	4611      	mov	r1, r2
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	4798      	blx	r3
  }
}
 80046d2:	3718      	adds	r7, #24
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <otg_isoc_in_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_in_failed_handler(USBDriver *usbp) {
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046e6:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80046e8:	2300      	movs	r3, #0
 80046ea:	73fb      	strb	r3, [r7, #15]
 80046ec:	e054      	b.n	8004798 <otg_isoc_in_failed_handler+0xc0>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80046ee:	7bfb      	ldrb	r3, [r7, #15]
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	3348      	adds	r3, #72	; 0x48
 80046f4:	015b      	lsls	r3, r3, #5
 80046f6:	4413      	add	r3, r2
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80046fe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004702:	d146      	bne.n	8004792 <otg_isoc_in_failed_handler+0xba>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 8004704:	7bfb      	ldrb	r3, [r7, #15]
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	3348      	adds	r3, #72	; 0x48
 800470a:	015b      	lsls	r3, r3, #5
 800470c:	4413      	add	r3, r2
 800470e:	681b      	ldr	r3, [r3, #0]
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8004710:	2b00      	cmp	r3, #0
 8004712:	da3e      	bge.n	8004792 <otg_isoc_in_failed_handler+0xba>
      /* Endpoint enabled -> ISOC IN transfer failed.*/
      /* Disable endpoint.*/
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8004714:	7bfb      	ldrb	r3, [r7, #15]
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	3348      	adds	r3, #72	; 0x48
 800471a:	015b      	lsls	r3, r3, #5
 800471c:	4413      	add	r3, r2
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	7bfb      	ldrb	r3, [r7, #15]
 8004722:	f042 4290 	orr.w	r2, r2, #1207959552	; 0x48000000
 8004726:	68b9      	ldr	r1, [r7, #8]
 8004728:	3348      	adds	r3, #72	; 0x48
 800472a:	015b      	lsls	r3, r3, #5
 800472c:	440b      	add	r3, r1
 800472e:	601a      	str	r2, [r3, #0]
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 8004730:	bf00      	nop
 8004732:	7bfb      	ldrb	r3, [r7, #15]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	3348      	adds	r3, #72	; 0x48
 8004738:	015b      	lsls	r3, r3, #5
 800473a:	4413      	add	r3, r2
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	dbf7      	blt.n	8004732 <otg_isoc_in_failed_handler+0x5a>
        ;

      /* Flush FIFO.*/
      otg_txfifo_flush(usbp, ep);
 8004742:	7bfb      	ldrb	r3, [r7, #15]
 8004744:	4619      	mov	r1, r3
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f7ff fcc3 	bl	80040d2 <otg_txfifo_flush>

      /* Prepare data for next frame.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	891b      	ldrh	r3, [r3, #8]
 8004750:	b21a      	sxth	r2, r3
 8004752:	7bfb      	ldrb	r3, [r7, #15]
 8004754:	2101      	movs	r1, #1
 8004756:	fa01 f303 	lsl.w	r3, r1, r3
 800475a:	b21b      	sxth	r3, r3
 800475c:	43db      	mvns	r3, r3
 800475e:	b21b      	sxth	r3, r3
 8004760:	4013      	ands	r3, r2
 8004762:	b21b      	sxth	r3, r3
 8004764:	b29a      	uxth	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	811a      	strh	r2, [r3, #8]
 800476a:	7bfb      	ldrb	r3, [r7, #15]
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	3302      	adds	r3, #2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	4413      	add	r3, r2
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00a      	beq.n	8004792 <otg_isoc_in_failed_handler+0xba>
 800477c:	7bfb      	ldrb	r3, [r7, #15]
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	3302      	adds	r3, #2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	4413      	add	r3, r2
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	7bfa      	ldrb	r2, [r7, #15]
 800478c:	4611      	mov	r1, r2
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8004792:	7bfb      	ldrb	r3, [r7, #15]
 8004794:	3301      	adds	r3, #1
 8004796:	73fb      	strb	r3, [r7, #15]
 8004798:	7bfa      	ldrb	r2, [r7, #15]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d9a3      	bls.n	80046ee <otg_isoc_in_failed_handler+0x16>
    }
  }
}
 80047a6:	bf00      	nop
 80047a8:	bf00      	nop
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <otg_isoc_out_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_out_failed_handler(USBDriver *usbp) {
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047be:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80047c0:	2300      	movs	r3, #0
 80047c2:	73fb      	strb	r3, [r7, #15]
 80047c4:	e038      	b.n	8004838 <otg_isoc_out_failed_handler+0x88>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80047c6:	7bfb      	ldrb	r3, [r7, #15]
 80047c8:	68ba      	ldr	r2, [r7, #8]
 80047ca:	3358      	adds	r3, #88	; 0x58
 80047cc:	015b      	lsls	r3, r3, #5
 80047ce:	4413      	add	r3, r2
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80047d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80047da:	d12a      	bne.n	8004832 <otg_isoc_out_failed_handler+0x82>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80047dc:	7bfb      	ldrb	r3, [r7, #15]
 80047de:	68ba      	ldr	r2, [r7, #8]
 80047e0:	3358      	adds	r3, #88	; 0x58
 80047e2:	015b      	lsls	r3, r3, #5
 80047e4:	4413      	add	r3, r2
 80047e6:	681b      	ldr	r3, [r3, #0]
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	da22      	bge.n	8004832 <otg_isoc_out_failed_handler+0x82>
      otgp->oe[ep].DOEPCTL |= (DOEPCTL_EPDIS | DOEPCTL_SNAK);
      while (otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA)
        ;
#endif
      /* Prepare transfer for next frame.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	895b      	ldrh	r3, [r3, #10]
 80047f0:	b21a      	sxth	r2, r3
 80047f2:	7bfb      	ldrb	r3, [r7, #15]
 80047f4:	2101      	movs	r1, #1
 80047f6:	fa01 f303 	lsl.w	r3, r1, r3
 80047fa:	b21b      	sxth	r3, r3
 80047fc:	43db      	mvns	r3, r3
 80047fe:	b21b      	sxth	r3, r3
 8004800:	4013      	ands	r3, r2
 8004802:	b21b      	sxth	r3, r3
 8004804:	b29a      	uxth	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	815a      	strh	r2, [r3, #10]
 800480a:	7bfb      	ldrb	r3, [r7, #15]
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	3302      	adds	r3, #2
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	4413      	add	r3, r2
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00a      	beq.n	8004832 <otg_isoc_out_failed_handler+0x82>
 800481c:	7bfb      	ldrb	r3, [r7, #15]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	3302      	adds	r3, #2
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	4413      	add	r3, r2
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	7bfa      	ldrb	r2, [r7, #15]
 800482c:	4611      	mov	r1, r2
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8004832:	7bfb      	ldrb	r3, [r7, #15]
 8004834:	3301      	adds	r3, #1
 8004836:	73fb      	strb	r3, [r7, #15]
 8004838:	7bfa      	ldrb	r2, [r7, #15]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	429a      	cmp	r2, r3
 8004844:	d9bf      	bls.n	80047c6 <otg_isoc_out_failed_handler+0x16>
    }
  }
}
 8004846:	bf00      	nop
 8004848:	bf00      	nop
 800484a:	3710      	adds	r7, #16
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}

08004850 <usb_lld_serve_interrupt>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
 8004850:	b580      	push	{r7, lr}
 8004852:	b086      	sub	sp, #24
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800485e:	613b      	str	r3, [r7, #16]
  uint32_t sts, src;
  unsigned retry = 64U;
 8004860:	2340      	movs	r3, #64	; 0x40
 8004862:	617b      	str	r3, [r7, #20]

irq_retry:

  sts  = otgp->GINTSTS;
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	695b      	ldr	r3, [r3, #20]
 8004868:	60fb      	str	r3, [r7, #12]
  sts &= otgp->GINTMSK;
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4013      	ands	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
  otgp->GINTSTS = sts;
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	615a      	str	r2, [r3, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <usb_lld_serve_interrupt+0x3c>
    /* Default reset action.*/
    _usb_reset(usbp);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f7fc ffd6 	bl	8001836 <_usb_reset>

    /* Preventing execution of more handlers, the core has been reset.*/
    return;
 800488a:	e147      	b.n	8004b1c <usb_lld_serve_interrupt+0x2cc>
  }

  /* Wake-up handling.*/
  if (sts & GINTSTS_WKUPINT) {
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2b00      	cmp	r3, #0
 8004890:	da1c      	bge.n	80048cc <usb_lld_serve_interrupt+0x7c>
    /* If clocks are gated off, turn them back on (may be the case if
       coming out of suspend mode).*/
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004898:	f003 0303 	and.w	r3, r3, #3
 800489c:	2b00      	cmp	r3, #0
 800489e:	d007      	beq.n	80048b0 <usb_lld_serve_interrupt+0x60>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80048a6:	f023 0203 	bic.w	r2, r3, #3
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
    }

    /* Re-enable endpoint IRQs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f7ff fbb1 	bl	8004018 <otg_enable_ep>

    /* Clear the Remote Wake-up Signaling.*/
    otgp->DCTL &= ~DCTL_RWUSIG;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80048bc:	f023 0201 	bic.w	r2, r3, #1
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

    _usb_wakeup(usbp);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f7fd f819 	bl	80018fe <_usb_wakeup>
  }

  /* Suspend handling.*/
  if (sts & GINTSTS_USBSUSP) {
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d005      	beq.n	80048e2 <usb_lld_serve_interrupt+0x92>
    /* Stopping all ongoing transfers.*/
    otg_disable_ep(usbp);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f7ff fb41 	bl	8003f5e <otg_disable_ep>

    /* Default suspend action.*/
    _usb_suspend(usbp);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f7fc ffe9 	bl	80018b4 <_usb_suspend>
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d017      	beq.n	800491c <usb_lld_serve_interrupt+0xcc>
    /* Full or High speed timing selection.*/
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80048f2:	f003 0306 	and.w	r3, r3, #6
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d108      	bne.n	800490c <usb_lld_serve_interrupt+0xbc>
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8004902:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	60da      	str	r2, [r3, #12]
 800490a:	e007      	b.n	800491c <usb_lld_serve_interrupt+0xcc>
                      GUSBCFG_TRDT(TRDT_VALUE_HS);
    }
    else {
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8004914:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	60da      	str	r2, [r3, #12]
                      GUSBCFG_TRDT(TRDT_VALUE_FS);
    }
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f003 0308 	and.w	r3, r3, #8
 8004922:	2b00      	cmp	r3, #0
 8004924:	d026      	beq.n	8004974 <usb_lld_serve_interrupt+0x124>
    /* SOF interrupt was used to detect resume of the USB bus after issuing a
       remote wake up of the host, therefore we disable it again.*/
    if (usbp->config->sof_cb == NULL) {
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d105      	bne.n	800493c <usb_lld_serve_interrupt+0xec>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	f023 0208 	bic.w	r2, r3, #8
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	619a      	str	r2, [r3, #24]
    }
    if (usbp->state == USB_SUSPENDED) {
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	2b05      	cmp	r3, #5
 8004942:	d10a      	bne.n	800495a <usb_lld_serve_interrupt+0x10a>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800494a:	f023 0203 	bic.w	r2, r3, #3
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f7fc ffd2 	bl	80018fe <_usb_wakeup>
    }

    /* Re-enable endpoint irqs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7ff fb5c 	bl	8004018 <otg_enable_ep>

    _usb_isr_invoke_sof_cb(usbp);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d004      	beq.n	8004974 <usb_lld_serve_interrupt+0x124>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	4798      	blx	r3
  }

  /* Isochronous IN failed handling */
  if (sts & GINTSTS_IISOIXFR) {
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d002      	beq.n	8004984 <usb_lld_serve_interrupt+0x134>
    otg_isoc_in_failed_handler(usbp);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f7ff feaa 	bl	80046d8 <otg_isoc_in_failed_handler>
  }

  /* Isochronous OUT failed handling */
  if (sts & GINTSTS_IISOOXFR) {
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d002      	beq.n	8004994 <usb_lld_serve_interrupt+0x144>
    otg_isoc_out_failed_handler(usbp);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f7ff ff0e 	bl	80047b0 <otg_isoc_out_failed_handler>
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 800499a:	60bb      	str	r3, [r7, #8]
  if (sts & GINTSTS_OEPINT) {
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d050      	beq.n	8004a48 <usb_lld_serve_interrupt+0x1f8>
    if (src & (1 << 16))
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <usb_lld_serve_interrupt+0x168>
      otg_epout_handler(usbp, 0);
 80049b0:	2100      	movs	r1, #0
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f7ff fdf8 	bl	80045a8 <otg_epout_handler>
    if (src & (1 << 17))
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <usb_lld_serve_interrupt+0x17a>
      otg_epout_handler(usbp, 1);
 80049c2:	2101      	movs	r1, #1
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7ff fdef 	bl	80045a8 <otg_epout_handler>
    if (src & (1 << 18))
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <usb_lld_serve_interrupt+0x18c>
      otg_epout_handler(usbp, 2);
 80049d4:	2102      	movs	r1, #2
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f7ff fde6 	bl	80045a8 <otg_epout_handler>
    if (src & (1 << 19))
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <usb_lld_serve_interrupt+0x19e>
      otg_epout_handler(usbp, 3);
 80049e6:	2103      	movs	r1, #3
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f7ff fddd 	bl	80045a8 <otg_epout_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 20))
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d003      	beq.n	8004a00 <usb_lld_serve_interrupt+0x1b0>
      otg_epout_handler(usbp, 4);
 80049f8:	2104      	movs	r1, #4
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7ff fdd4 	bl	80045a8 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 21))
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <usb_lld_serve_interrupt+0x1c2>
      otg_epout_handler(usbp, 5);
 8004a0a:	2105      	movs	r1, #5
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff fdcb 	bl	80045a8 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 22))
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d003      	beq.n	8004a24 <usb_lld_serve_interrupt+0x1d4>
      otg_epout_handler(usbp, 6);
 8004a1c:	2106      	movs	r1, #6
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7ff fdc2 	bl	80045a8 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 23))
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d003      	beq.n	8004a36 <usb_lld_serve_interrupt+0x1e6>
      otg_epout_handler(usbp, 7);
 8004a2e:	2107      	movs	r1, #7
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f7ff fdb9 	bl	80045a8 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 24))
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d003      	beq.n	8004a48 <usb_lld_serve_interrupt+0x1f8>
      otg_epout_handler(usbp, 8);
 8004a40:	2108      	movs	r1, #8
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7ff fdb0 	bl	80045a8 <otg_epout_handler>
#endif
  }
  if (sts & GINTSTS_IEPINT) {
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d050      	beq.n	8004af4 <usb_lld_serve_interrupt+0x2a4>
    if (src & (1 << 0))
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <usb_lld_serve_interrupt+0x214>
      otg_epin_handler(usbp, 0);
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7ff fd1f 	bl	80044a2 <otg_epin_handler>
    if (src & (1 << 1))
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <usb_lld_serve_interrupt+0x226>
      otg_epin_handler(usbp, 1);
 8004a6e:	2101      	movs	r1, #1
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7ff fd16 	bl	80044a2 <otg_epin_handler>
    if (src & (1 << 2))
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f003 0304 	and.w	r3, r3, #4
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d003      	beq.n	8004a88 <usb_lld_serve_interrupt+0x238>
      otg_epin_handler(usbp, 2);
 8004a80:	2102      	movs	r1, #2
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7ff fd0d 	bl	80044a2 <otg_epin_handler>
    if (src & (1 << 3))
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	f003 0308 	and.w	r3, r3, #8
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d003      	beq.n	8004a9a <usb_lld_serve_interrupt+0x24a>
      otg_epin_handler(usbp, 3);
 8004a92:	2103      	movs	r1, #3
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f7ff fd04 	bl	80044a2 <otg_epin_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 4))
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	f003 0310 	and.w	r3, r3, #16
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d003      	beq.n	8004aac <usb_lld_serve_interrupt+0x25c>
      otg_epin_handler(usbp, 4);
 8004aa4:	2104      	movs	r1, #4
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7ff fcfb 	bl	80044a2 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 5))
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f003 0320 	and.w	r3, r3, #32
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <usb_lld_serve_interrupt+0x26e>
      otg_epin_handler(usbp, 5);
 8004ab6:	2105      	movs	r1, #5
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7ff fcf2 	bl	80044a2 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 6))
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <usb_lld_serve_interrupt+0x280>
      otg_epin_handler(usbp, 6);
 8004ac8:	2106      	movs	r1, #6
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7ff fce9 	bl	80044a2 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 7))
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <usb_lld_serve_interrupt+0x292>
      otg_epin_handler(usbp, 7);
 8004ada:	2107      	movs	r1, #7
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f7ff fce0 	bl	80044a2 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 8))
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d003      	beq.n	8004af4 <usb_lld_serve_interrupt+0x2a4>
      otg_epin_handler(usbp, 8);
 8004aec:	2108      	movs	r1, #8
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7ff fcd7 	bl	80044a2 <otg_epin_handler>
#endif
  }

  /* Performing the whole FIFO emptying in the ISR, it is advised to keep
     this IRQ at a very low priority level.*/
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 0310 	and.w	r3, r3, #16
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <usb_lld_serve_interrupt+0x2b4>
    otg_rxfifo_handler(usbp);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f7ff fb73 	bl	80041ea <otg_rxfifo_handler>
  }

  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	4b07      	ldr	r3, [pc, #28]	; (8004b24 <usb_lld_serve_interrupt+0x2d4>)
 8004b08:	4013      	ands	r3, r2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d006      	beq.n	8004b1c <usb_lld_serve_interrupt+0x2cc>
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	3b01      	subs	r3, #1
 8004b12:	617b      	str	r3, [r7, #20]
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d000      	beq.n	8004b1c <usb_lld_serve_interrupt+0x2cc>
    goto irq_retry;
 8004b1a:	e6a3      	b.n	8004864 <usb_lld_serve_interrupt+0x14>
}
 8004b1c:	3718      	adds	r7, #24
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	04000030 	.word	0x04000030

08004b28 <Vector1D4>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8004b2c:	4806      	ldr	r0, [pc, #24]	; (8004b48 <Vector1D4+0x20>)
 8004b2e:	f002 f80d 	bl	8006b4c <__trace_isr_enter>

  usb_lld_serve_interrupt(&USBD1);
 8004b32:	4806      	ldr	r0, [pc, #24]	; (8004b4c <Vector1D4+0x24>)
 8004b34:	f7ff fe8c 	bl	8004850 <usb_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004b38:	4803      	ldr	r0, [pc, #12]	; (8004b48 <Vector1D4+0x20>)
 8004b3a:	f002 f841 	bl	8006bc0 <__trace_isr_leave>
 8004b3e:	f003 fe4b 	bl	80087d8 <__port_irq_epilogue>
}
 8004b42:	bf00      	nop
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	080093b8 	.word	0x080093b8
 8004b4c:	2400017c 	.word	0x2400017c

08004b50 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8004b54:	4806      	ldr	r0, [pc, #24]	; (8004b70 <usb_lld_init+0x20>)
 8004b56:	f7fc fdc1 	bl	80016dc <usbObjectInit>
  USBD1.otg       = OTG_FS;
 8004b5a:	4b05      	ldr	r3, [pc, #20]	; (8004b70 <usb_lld_init+0x20>)
 8004b5c:	4a05      	ldr	r2, [pc, #20]	; (8004b74 <usb_lld_init+0x24>)
 8004b5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  USBD1.otgparams = &fsparams;
 8004b62:	4b03      	ldr	r3, [pc, #12]	; (8004b70 <usb_lld_init+0x20>)
 8004b64:	4a04      	ldr	r2, [pc, #16]	; (8004b78 <usb_lld_init+0x28>)
 8004b66:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8004b6a:	bf00      	nop
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	2400017c 	.word	0x2400017c
 8004b74:	40080000 	.word	0x40080000
 8004b78:	080093ac 	.word	0x080093ac

08004b7c <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8004b7c:	b590      	push	{r4, r7, lr}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b8a:	60bb      	str	r3, [r7, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f7ff fa9f 	bl	80040d2 <otg_txfifo_flush>

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DIEPEMPMSK = 0;
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8004ba2:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	60fb      	str	r3, [r7, #12]
 8004baa:	e024      	b.n	8004bf6 <usb_lld_reset+0x7a>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8004bac:	68ba      	ldr	r2, [r7, #8]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	3348      	adds	r3, #72	; 0x48
 8004bb2:	015b      	lsls	r3, r3, #5
 8004bb4:	4413      	add	r3, r2
 8004bb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004bba:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8004bbc:	68ba      	ldr	r2, [r7, #8]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	3358      	adds	r3, #88	; 0x58
 8004bc2:	015b      	lsls	r3, r3, #5
 8004bc4:	4413      	add	r3, r2
 8004bc6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004bca:	601a      	str	r2, [r3, #0]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	015b      	lsls	r3, r3, #5
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bdc:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8004bde:	68ba      	ldr	r2, [r7, #8]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	015b      	lsls	r3, r3, #5
 8004be4:	4413      	add	r3, r2
 8004be6:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8004bea:	f04f 32ff 	mov.w	r2, #4294967295
 8004bee:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	60fb      	str	r3, [r7, #12]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d9d3      	bls.n	8004bac <usb_lld_reset+0x30>
  }

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f7ff fa81 	bl	800410c <otg_ram_reset>

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	625a      	str	r2, [r3, #36]	; 0x24
  otg_rxfifo_flush(usbp);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff fa42 	bl	80040a0 <otg_rxfifo_flush>

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8004c22:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	699a      	ldr	r2, [r3, #24]
 8004c30:	4b1d      	ldr	r3, [pc, #116]	; (8004ca8 <usb_lld_reset+0x12c>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	6193      	str	r3, [r2, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	2209      	movs	r2, #9
 8004c3c:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	2209      	movs	r2, #9
 8004c44:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4a18      	ldr	r2, [pc, #96]	; (8004cac <usb_lld_reset+0x130>)
 8004c4c:	60da      	str	r2, [r3, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8004c54:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
 8004c58:	2340      	movs	r3, #64	; 0x40
 8004c5a:	461a      	mov	r2, r3
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8004c5c:	4b14      	ldr	r3, [pc, #80]	; (8004cb0 <usb_lld_reset+0x134>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	68ba      	ldr	r2, [r7, #8]
 8004c62:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
 8004c6e:	2340      	movs	r3, #64	; 0x40
 8004c70:	461a      	mov	r2, r3
 8004c72:	4b0f      	ldr	r3, [pc, #60]	; (8004cb0 <usb_lld_reset+0x134>)
 8004c74:	4313      	orrs	r3, r2
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8004c76:	68ba      	ldr	r2, [r7, #8]
 8004c78:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8004c7c:	2340      	movs	r3, #64	; 0x40
 8004c7e:	089b      	lsrs	r3, r3, #2
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	041b      	lsls	r3, r3, #16
 8004c84:	461c      	mov	r4, r3
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
 8004c86:	2340      	movs	r3, #64	; 0x40
 8004c88:	089b      	lsrs	r3, r3, #2
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7ff fa4c 	bl	800412c <otg_ram_alloc>
 8004c94:	4603      	mov	r3, r0
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8004c96:	ea44 0203 	orr.w	r2, r4, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	629a      	str	r2, [r3, #40]	; 0x28
                                                  ep0config.in_maxsize / 4));
}
 8004c9e:	bf00      	nop
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd90      	pop	{r4, r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	000c0010 	.word	0x000c0010
 8004cac:	08009388 	.word	0x08009388
 8004cb0:	10008000 	.word	0x10008000

08004cb4 <usb_lld_set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc2:	60fb      	str	r3, [r7, #12]

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8004cca:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	f892 208a 	ldrb.w	r2, [r2, #138]	; 0x8a
 8004cd4:	0112      	lsls	r2, r2, #4
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 8004cde:	bf00      	nop
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr

08004ce8 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f7ff fa0b 	bl	800410c <otg_ram_reset>

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7ff f931 	bl	8003f5e <otg_disable_ep>
}
 8004cfc:	bf00      	nop
 8004cfe:	3708      	adds	r7, #8
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <usb_lld_get_status_out>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004d16:	78fb      	ldrb	r3, [r7, #3]
 8004d18:	3358      	adds	r3, #88	; 0x58
 8004d1a:	015b      	lsls	r3, r3, #5
 8004d1c:	4413      	add	r3, r2
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DOEPCTL_USBAEP))
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d101      	bne.n	8004d30 <usb_lld_get_status_out+0x2c>
    return EP_STATUS_DISABLED;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	e007      	b.n	8004d40 <usb_lld_get_status_out+0x3c>
  if (ctl & DOEPCTL_STALL)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d001      	beq.n	8004d3e <usb_lld_get_status_out+0x3a>
    return EP_STATUS_STALLED;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e000      	b.n	8004d40 <usb_lld_get_status_out+0x3c>
  return EP_STATUS_ACTIVE;
 8004d3e:	2302      	movs	r3, #2
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3714      	adds	r7, #20
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bc80      	pop	{r7}
 8004d48:	4770      	bx	lr

08004d4a <usb_lld_get_status_in>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
 8004d4a:	b480      	push	{r7}
 8004d4c:	b085      	sub	sp, #20
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
 8004d52:	460b      	mov	r3, r1
 8004d54:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004d5c:	78fb      	ldrb	r3, [r7, #3]
 8004d5e:	3348      	adds	r3, #72	; 0x48
 8004d60:	015b      	lsls	r3, r3, #5
 8004d62:	4413      	add	r3, r2
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DIEPCTL_USBAEP))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d101      	bne.n	8004d76 <usb_lld_get_status_in+0x2c>
    return EP_STATUS_DISABLED;
 8004d72:	2300      	movs	r3, #0
 8004d74:	e007      	b.n	8004d86 <usb_lld_get_status_in+0x3c>
  if (ctl & DIEPCTL_STALL)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <usb_lld_get_status_in+0x3a>
    return EP_STATUS_STALLED;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e000      	b.n	8004d86 <usb_lld_get_status_in+0x3c>
  return EP_STATUS_ACTIVE;
 8004d84:	2302      	movs	r3, #2
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3714      	adds	r7, #20
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bc80      	pop	{r7}
 8004d8e:	4770      	bx	lr

08004d90 <usb_lld_read_setup>:
 * @param[in] ep        endpoint number
 * @param[out] buf      buffer where to copy the packet data
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	607a      	str	r2, [r7, #4]
 8004d9c:	72fb      	strb	r3, [r7, #11]

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8004d9e:	7afb      	ldrb	r3, [r7, #11]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	3302      	adds	r3, #2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	4413      	add	r3, r2
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	2208      	movs	r2, #8
 8004dae:	4619      	mov	r1, r3
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f7fb fb1b 	bl	80003ec <memcpy>
}
 8004db6:	bf00      	nop
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8004dbe:	b480      	push	{r7}
 8004dc0:	b087      	sub	sp, #28
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	70fb      	strb	r3, [r7, #3]
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8004dca:	78fb      	ldrb	r3, [r7, #3]
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	3302      	adds	r3, #2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	4413      	add	r3, r2
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	617b      	str	r3, [r7, #20]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	60da      	str	r2, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8004de2:	78fb      	ldrb	r3, [r7, #3]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d106      	bne.n	8004df6 <usb_lld_start_out+0x38>
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2b40      	cmp	r3, #64	; 0x40
 8004dee:	d902      	bls.n	8004df6 <usb_lld_start_out+0x38>
    osp->rxsize = EP0_MAX_OUTSIZE;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	2240      	movs	r2, #64	; 0x40
 8004df4:	601a      	str	r2, [r3, #0]
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	78fb      	ldrb	r3, [r7, #3]
 8004dfc:	6879      	ldr	r1, [r7, #4]
 8004dfe:	3302      	adds	r3, #2
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	440b      	add	r3, r1
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	8a5b      	ldrh	r3, [r3, #18]
 8004e08:	4413      	add	r3, r2
 8004e0a:	1e5a      	subs	r2, r3, #1
           usbp->epc[ep]->out_maxsize;
 8004e0c:	78fb      	ldrb	r3, [r7, #3]
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	3302      	adds	r3, #2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	440b      	add	r3, r1
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	8a5b      	ldrh	r3, [r3, #18]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8004e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e1e:	613b      	str	r3, [r7, #16]
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8004e20:	78fb      	ldrb	r3, [r7, #3]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	3302      	adds	r3, #2
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	8a5b      	ldrh	r3, [r3, #18]
 8004e2e:	461a      	mov	r2, r3
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	fb02 f303 	mul.w	r3, r2, r3
 8004e36:	3303      	adds	r3, #3
 8004e38:	f023 0303 	bic.w	r3, r3, #3
 8004e3c:	60fb      	str	r3, [r7, #12]

  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	04da      	lsls	r2, r3, #19
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	431a      	orrs	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004e4c:	78fb      	ldrb	r3, [r7, #3]
 8004e4e:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8004e52:	015b      	lsls	r3, r3, #5
 8004e54:	440b      	add	r3, r1
 8004e56:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8004e5a:	601a      	str	r2, [r3, #0]
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	3302      	adds	r3, #2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4413      	add	r3, r2
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0303 	and.w	r3, r3, #3
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d12d      	bne.n	8004ece <usb_lld_start_out+0x110>
    /* Odd/even bit toggling for isochronous endpoint.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e78:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d012      	beq.n	8004eaa <usb_lld_start_out+0xec>
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004e8a:	78fb      	ldrb	r3, [r7, #3]
 8004e8c:	3358      	adds	r3, #88	; 0x58
 8004e8e:	015b      	lsls	r3, r3, #5
 8004e90:	4413      	add	r3, r2
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004e9a:	78fb      	ldrb	r3, [r7, #3]
 8004e9c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ea0:	3358      	adds	r3, #88	; 0x58
 8004ea2:	015b      	lsls	r3, r3, #5
 8004ea4:	440b      	add	r3, r1
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	e011      	b.n	8004ece <usb_lld_start_out+0x110>
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004eb0:	78fb      	ldrb	r3, [r7, #3]
 8004eb2:	3358      	adds	r3, #88	; 0x58
 8004eb4:	015b      	lsls	r3, r3, #5
 8004eb6:	4413      	add	r3, r2
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004ec6:	3358      	adds	r3, #88	; 0x58
 8004ec8:	015b      	lsls	r3, r3, #5
 8004eca:	440b      	add	r3, r1
 8004ecc:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004ed4:	78fb      	ldrb	r3, [r7, #3]
 8004ed6:	3358      	adds	r3, #88	; 0x58
 8004ed8:	015b      	lsls	r3, r3, #5
 8004eda:	4413      	add	r3, r2
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004ee4:	78fb      	ldrb	r3, [r7, #3]
 8004ee6:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8004eea:	3358      	adds	r3, #88	; 0x58
 8004eec:	015b      	lsls	r3, r3, #5
 8004eee:	440b      	add	r3, r1
 8004ef0:	601a      	str	r2, [r3, #0]
}
 8004ef2:	bf00      	nop
 8004ef4:	371c      	adds	r7, #28
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bc80      	pop	{r7}
 8004efa:	4770      	bx	lr

08004efc <usb_lld_start_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	460b      	mov	r3, r1
 8004f06:	70fb      	strb	r3, [r7, #3]
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8004f08:	78fb      	ldrb	r3, [r7, #3]
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	3302      	adds	r3, #2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	4413      	add	r3, r2
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10b      	bne.n	8004f40 <usb_lld_start_in+0x44>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004f2e:	78fb      	ldrb	r3, [r7, #3]
 8004f30:	015b      	lsls	r3, r3, #5
 8004f32:	4413      	add	r3, r2
 8004f34:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8004f38:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	e02e      	b.n	8004f9e <usb_lld_start_in+0xa2>
  }
  else {
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 8004f40:	78fb      	ldrb	r3, [r7, #3]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <usb_lld_start_in+0x58>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2b40      	cmp	r3, #64	; 0x40
 8004f4c:	d902      	bls.n	8004f54 <usb_lld_start_in+0x58>
      isp->txsize = EP0_MAX_INSIZE;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2240      	movs	r2, #64	; 0x40
 8004f52:	601a      	str	r2, [r3, #0]

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	78fb      	ldrb	r3, [r7, #3]
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	3302      	adds	r3, #2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	440b      	add	r3, r1
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	8a1b      	ldrh	r3, [r3, #16]
 8004f66:	4413      	add	r3, r2
 8004f68:	1e5a      	subs	r2, r3, #1
                    usbp->epc[ep]->in_maxsize;
 8004f6a:	78fb      	ldrb	r3, [r7, #3]
 8004f6c:	6879      	ldr	r1, [r7, #4]
 8004f6e:	3302      	adds	r3, #2
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	440b      	add	r3, r1
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	8a1b      	ldrh	r3, [r3, #16]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8004f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f7c:	60bb      	str	r3, [r7, #8]
    /* CHTODO: Support more than one packet per frame for isochronous transfers.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	04da      	lsls	r2, r3, #19
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8004f86:	431a      	orrs	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004f8e:	78fb      	ldrb	r3, [r7, #3]
 8004f90:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004f94:	015b      	lsls	r3, r3, #5
 8004f96:	440b      	add	r3, r1
 8004f98:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8004f9c:	601a      	str	r2, [r3, #0]
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8004f9e:	78fb      	ldrb	r3, [r7, #3]
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	3302      	adds	r3, #2
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	4413      	add	r3, r2
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0303 	and.w	r3, r3, #3
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d12d      	bne.n	8005010 <usb_lld_start_in+0x114>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fba:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8004fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d012      	beq.n	8004fec <usb_lld_start_in+0xf0>
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004fcc:	78fb      	ldrb	r3, [r7, #3]
 8004fce:	3348      	adds	r3, #72	; 0x48
 8004fd0:	015b      	lsls	r3, r3, #5
 8004fd2:	4413      	add	r3, r2
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004fdc:	78fb      	ldrb	r3, [r7, #3]
 8004fde:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004fe2:	3348      	adds	r3, #72	; 0x48
 8004fe4:	015b      	lsls	r3, r3, #5
 8004fe6:	440b      	add	r3, r1
 8004fe8:	601a      	str	r2, [r3, #0]
 8004fea:	e011      	b.n	8005010 <usb_lld_start_in+0x114>
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004ff2:	78fb      	ldrb	r3, [r7, #3]
 8004ff4:	3348      	adds	r3, #72	; 0x48
 8004ff6:	015b      	lsls	r3, r3, #5
 8004ff8:	4413      	add	r3, r2
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005002:	78fb      	ldrb	r3, [r7, #3]
 8005004:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005008:	3348      	adds	r3, #72	; 0x48
 800500a:	015b      	lsls	r3, r3, #5
 800500c:	440b      	add	r3, r1
 800500e:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005016:	78fb      	ldrb	r3, [r7, #3]
 8005018:	3348      	adds	r3, #72	; 0x48
 800501a:	015b      	lsls	r3, r3, #5
 800501c:	4413      	add	r3, r2
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005026:	78fb      	ldrb	r3, [r7, #3]
 8005028:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800502c:	3348      	adds	r3, #72	; 0x48
 800502e:	015b      	lsls	r3, r3, #5
 8005030:	440b      	add	r3, r1
 8005032:	601a      	str	r2, [r3, #0]
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800503a:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	2201      	movs	r2, #1
 8005042:	409a      	lsls	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800504a:	430a      	orrs	r2, r1
 800504c:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 8005050:	bf00      	nop
 8005052:	3714      	adds	r7, #20
 8005054:	46bd      	mov	sp, r7
 8005056:	bc80      	pop	{r7}
 8005058:	4770      	bx	lr

0800505a <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 800505a:	b480      	push	{r7}
 800505c:	b083      	sub	sp, #12
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
 8005062:	460b      	mov	r3, r1
 8005064:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800506c:	78fb      	ldrb	r3, [r7, #3]
 800506e:	3358      	adds	r3, #88	; 0x58
 8005070:	015b      	lsls	r3, r3, #5
 8005072:	4413      	add	r3, r2
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800507c:	78fb      	ldrb	r3, [r7, #3]
 800507e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005082:	3358      	adds	r3, #88	; 0x58
 8005084:	015b      	lsls	r3, r3, #5
 8005086:	440b      	add	r3, r1
 8005088:	601a      	str	r2, [r3, #0]
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	bc80      	pop	{r7}
 8005092:	4770      	bx	lr

08005094 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	460b      	mov	r3, r1
 800509e:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80050a6:	78fb      	ldrb	r3, [r7, #3]
 80050a8:	3348      	adds	r3, #72	; 0x48
 80050aa:	015b      	lsls	r3, r3, #5
 80050ac:	4413      	add	r3, r2
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80050b6:	78fb      	ldrb	r3, [r7, #3]
 80050b8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80050bc:	3348      	adds	r3, #72	; 0x48
 80050be:	015b      	lsls	r3, r3, #5
 80050c0:	440b      	add	r3, r1
 80050c2:	601a      	str	r2, [r3, #0]
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bc80      	pop	{r7}
 80050cc:	4770      	bx	lr

080050ce <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 80050ce:	b480      	push	{r7}
 80050d0:	b083      	sub	sp, #12
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
 80050d6:	460b      	mov	r3, r1
 80050d8:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80050e0:	78fb      	ldrb	r3, [r7, #3]
 80050e2:	3358      	adds	r3, #88	; 0x58
 80050e4:	015b      	lsls	r3, r3, #5
 80050e6:	4413      	add	r3, r2
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80050f0:	78fb      	ldrb	r3, [r7, #3]
 80050f2:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80050f6:	3358      	adds	r3, #88	; 0x58
 80050f8:	015b      	lsls	r3, r3, #5
 80050fa:	440b      	add	r3, r1
 80050fc:	601a      	str	r2, [r3, #0]
}
 80050fe:	bf00      	nop
 8005100:	370c      	adds	r7, #12
 8005102:	46bd      	mov	sp, r7
 8005104:	bc80      	pop	{r7}
 8005106:	4770      	bx	lr

08005108 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	460b      	mov	r3, r1
 8005112:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800511a:	78fb      	ldrb	r3, [r7, #3]
 800511c:	3348      	adds	r3, #72	; 0x48
 800511e:	015b      	lsls	r3, r3, #5
 8005120:	4413      	add	r3, r2
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800512a:	78fb      	ldrb	r3, [r7, #3]
 800512c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8005130:	3348      	adds	r3, #72	; 0x48
 8005132:	015b      	lsls	r3, r3, #5
 8005134:	440b      	add	r3, r1
 8005136:	601a      	str	r2, [r3, #0]
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	bc80      	pop	{r7}
 8005140:	4770      	bx	lr

08005142 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	2330      	movs	r3, #48	; 0x30
 800514a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f383 8811 	msr	BASEPRI, r3
}
 8005152:	bf00      	nop
}
 8005154:	bf00      	nop
}
 8005156:	bf00      	nop
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	bc80      	pop	{r7}
 8005160:	4770      	bx	lr

08005162 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8005162:	b480      	push	{r7}
 8005164:	b083      	sub	sp, #12
 8005166:	af00      	add	r7, sp, #0
 8005168:	2300      	movs	r3, #0
 800516a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f383 8811 	msr	BASEPRI, r3
}
 8005172:	bf00      	nop
}
 8005174:	bf00      	nop
}
 8005176:	bf00      	nop
}
 8005178:	bf00      	nop
 800517a:	370c      	adds	r7, #12
 800517c:	46bd      	mov	sp, r7
 800517e:	bc80      	pop	{r7}
 8005180:	4770      	bx	lr

08005182 <osalSysHalt>:
static inline void osalSysHalt(const char *reason) {
 8005182:	b580      	push	{r7, lr}
 8005184:	b082      	sub	sp, #8
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  chSysHalt(reason);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f001 fba2 	bl	80068d4 <chSysHalt>
}
 8005190:	bf00      	nop
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8005198:	b580      	push	{r7, lr}
 800519a:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 800519c:	f7ff ffd1 	bl	8005142 <chSysLockFromISR>
}
 80051a0:	bf00      	nop
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80051a8:	f7ff ffdb 	bl	8005162 <chSysUnlockFromISR>
}
 80051ac:	bf00      	nop
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 80051ba:	6839      	ldr	r1, [r7, #0]
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f002 fe15 	bl	8007dec <chThdResumeI>
}
 80051c2:	bf00      	nop
 80051c4:	3708      	adds	r7, #8
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
	...

080051cc <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 80051d4:	4b0c      	ldr	r3, [pc, #48]	; (8005208 <__rccResetAPB1L+0x3c>)
 80051d6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80051da:	490b      	ldr	r1, [pc, #44]	; (8005208 <__rccResetAPB1L+0x3c>)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4313      	orrs	r3, r2
 80051e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80051e4:	4b08      	ldr	r3, [pc, #32]	; (8005208 <__rccResetAPB1L+0x3c>)
 80051e6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	43db      	mvns	r3, r3
 80051ee:	4906      	ldr	r1, [pc, #24]	; (8005208 <__rccResetAPB1L+0x3c>)
 80051f0:	4013      	ands	r3, r2
 80051f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80051f6:	4b04      	ldr	r3, [pc, #16]	; (8005208 <__rccResetAPB1L+0x3c>)
 80051f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	bc80      	pop	{r7}
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	58024400 	.word	0x58024400

0800520c <__rccResetAPB2>:
__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  RCC->APB2RSTR |= mask;
 8005214:	4b0c      	ldr	r3, [pc, #48]	; (8005248 <__rccResetAPB2+0x3c>)
 8005216:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800521a:	490b      	ldr	r1, [pc, #44]	; (8005248 <__rccResetAPB2+0x3c>)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4313      	orrs	r3, r2
 8005220:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8005224:	4b08      	ldr	r3, [pc, #32]	; (8005248 <__rccResetAPB2+0x3c>)
 8005226:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	43db      	mvns	r3, r3
 800522e:	4906      	ldr	r1, [pc, #24]	; (8005248 <__rccResetAPB2+0x3c>)
 8005230:	4013      	ands	r3, r2
 8005232:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8005236:	4b04      	ldr	r3, [pc, #16]	; (8005248 <__rccResetAPB2+0x3c>)
 8005238:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	bc80      	pop	{r7}
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	58024400 	.word	0x58024400

0800524c <__rccResetAPB4>:
__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  RCC->APB4RSTR |= mask;
 8005254:	4b0c      	ldr	r3, [pc, #48]	; (8005288 <__rccResetAPB4+0x3c>)
 8005256:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800525a:	490b      	ldr	r1, [pc, #44]	; (8005288 <__rccResetAPB4+0x3c>)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4313      	orrs	r3, r2
 8005260:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8005264:	4b08      	ldr	r3, [pc, #32]	; (8005288 <__rccResetAPB4+0x3c>)
 8005266:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	43db      	mvns	r3, r3
 800526e:	4906      	ldr	r1, [pc, #24]	; (8005288 <__rccResetAPB4+0x3c>)
 8005270:	4013      	ands	r3, r2
 8005272:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8005276:	4b04      	ldr	r3, [pc, #16]	; (8005288 <__rccResetAPB4+0x3c>)
 8005278:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	bc80      	pop	{r7}
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	58024400 	.word	0x58024400

0800528c <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	460b      	mov	r3, r1
 8005296:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8005298:	4b12      	ldr	r3, [pc, #72]	; (80052e4 <rccEnableAPB1L+0x58>)
 800529a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800529e:	4911      	ldr	r1, [pc, #68]	; (80052e4 <rccEnableAPB1L+0x58>)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 80052a8:	78fb      	ldrb	r3, [r7, #3]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d008      	beq.n	80052c0 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 80052ae:	4b0d      	ldr	r3, [pc, #52]	; (80052e4 <rccEnableAPB1L+0x58>)
 80052b0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80052b4:	490b      	ldr	r1, [pc, #44]	; (80052e4 <rccEnableAPB1L+0x58>)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 80052be:	e008      	b.n	80052d2 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 80052c0:	4b08      	ldr	r3, [pc, #32]	; (80052e4 <rccEnableAPB1L+0x58>)
 80052c2:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	43db      	mvns	r3, r3
 80052ca:	4906      	ldr	r1, [pc, #24]	; (80052e4 <rccEnableAPB1L+0x58>)
 80052cc:	4013      	ands	r3, r2
 80052ce:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 80052d2:	4b04      	ldr	r3, [pc, #16]	; (80052e4 <rccEnableAPB1L+0x58>)
 80052d4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	bc80      	pop	{r7}
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	58024400 	.word	0x58024400

080052e8 <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f7ff ff6b 	bl	80051cc <__rccResetAPB1L>
}
 80052f6:	bf00      	nop
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
	...

08005300 <rccEnableAPB2>:
__STATIC_INLINE void rccEnableAPB2(uint32_t mask, bool lp) {
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	460b      	mov	r3, r1
 800530a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB2ENR |= mask;
 800530c:	4b12      	ldr	r3, [pc, #72]	; (8005358 <rccEnableAPB2+0x58>)
 800530e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005312:	4911      	ldr	r1, [pc, #68]	; (8005358 <rccEnableAPB2+0x58>)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
  if (lp) {
 800531c:	78fb      	ldrb	r3, [r7, #3]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d008      	beq.n	8005334 <rccEnableAPB2+0x34>
    RCC_C1->APB2LPENR |= mask;
 8005322:	4b0d      	ldr	r3, [pc, #52]	; (8005358 <rccEnableAPB2+0x58>)
 8005324:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8005328:	490b      	ldr	r1, [pc, #44]	; (8005358 <rccEnableAPB2+0x58>)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4313      	orrs	r3, r2
 800532e:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
 8005332:	e008      	b.n	8005346 <rccEnableAPB2+0x46>
    RCC_C1->APB2LPENR &= ~mask;
 8005334:	4b08      	ldr	r3, [pc, #32]	; (8005358 <rccEnableAPB2+0x58>)
 8005336:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	43db      	mvns	r3, r3
 800533e:	4906      	ldr	r1, [pc, #24]	; (8005358 <rccEnableAPB2+0x58>)
 8005340:	4013      	ands	r3, r2
 8005342:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8005346:	4b04      	ldr	r3, [pc, #16]	; (8005358 <rccEnableAPB2+0x58>)
 8005348:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	bc80      	pop	{r7}
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	58024400 	.word	0x58024400

0800535c <rccResetAPB2>:
__STATIC_INLINE void rccResetAPB2(uint32_t mask) {
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  __rccResetAPB2(mask);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f7ff ff51 	bl	800520c <__rccResetAPB2>
}
 800536a:	bf00      	nop
 800536c:	3708      	adds	r7, #8
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
	...

08005374 <rccEnableAPB4>:
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	460b      	mov	r3, r1
 800537e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB4ENR |= mask;
 8005380:	4b12      	ldr	r3, [pc, #72]	; (80053cc <rccEnableAPB4+0x58>)
 8005382:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8005386:	4911      	ldr	r1, [pc, #68]	; (80053cc <rccEnableAPB4+0x58>)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4313      	orrs	r3, r2
 800538c:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 8005390:	78fb      	ldrb	r3, [r7, #3]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d008      	beq.n	80053a8 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 8005396:	4b0d      	ldr	r3, [pc, #52]	; (80053cc <rccEnableAPB4+0x58>)
 8005398:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 800539c:	490b      	ldr	r1, [pc, #44]	; (80053cc <rccEnableAPB4+0x58>)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 80053a6:	e008      	b.n	80053ba <rccEnableAPB4+0x46>
    RCC_C1->APB4LPENR &= ~mask;
 80053a8:	4b08      	ldr	r3, [pc, #32]	; (80053cc <rccEnableAPB4+0x58>)
 80053aa:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	43db      	mvns	r3, r3
 80053b2:	4906      	ldr	r1, [pc, #24]	; (80053cc <rccEnableAPB4+0x58>)
 80053b4:	4013      	ands	r3, r2
 80053b6:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  (void)RCC_C1->APB4LPENR;
 80053ba:	4b04      	ldr	r3, [pc, #16]	; (80053cc <rccEnableAPB4+0x58>)
 80053bc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	58024400 	.word	0x58024400

080053d0 <rccResetAPB4>:
__STATIC_INLINE void rccResetAPB4(uint32_t mask) {
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  __rccResetAPB4(mask);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f7ff ff37 	bl	800524c <__rccResetAPB4>
}
 80053de:	bf00      	nop
 80053e0:	3708      	adds	r7, #8
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
	...

080053e8 <spi_lld_configure>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	69db      	ldr	r3, [r3, #28]
 80053f4:	2200      	movs	r2, #0
 80053f6:	601a      	str	r2, [r3, #0]
  spip->spi->CR2  = 0U;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	69db      	ldr	r3, [r3, #28]
 80053fc:	2200      	movs	r2, #0
 80053fe:	605a      	str	r2, [r3, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	69db      	ldr	r3, [r3, #28]
 8005404:	2240      	movs	r2, #64	; 0x40
 8005406:	611a      	str	r2, [r3, #16]
  spip->spi->IFCR = 0xFFFFFFFFU;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	f04f 32ff 	mov.w	r2, #4294967295
 8005410:	619a      	str	r2, [r3, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	695a      	ldr	r2, [r3, #20]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8005418:	4b14      	ldr	r3, [pc, #80]	; (800546c <spi_lld_configure+0x84>)
 800541a:	4013      	ands	r3, r2
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	69d2      	ldr	r2, [r2, #28]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8005420:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005424:	6093      	str	r3, [r2, #8]
  if (spip->config->slave) {
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	785b      	ldrb	r3, [r3, #1]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d008      	beq.n	8005442 <spi_lld_configure+0x5a>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	699a      	ldr	r2, [r3, #24]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 800543e:	60da      	str	r2, [r3, #12]
 8005440:	e009      	b.n	8005456 <spi_lld_configure+0x6e>
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	699a      	ldr	r2, [r3, #24]
 8005448:	4b09      	ldr	r3, [pc, #36]	; (8005470 <spi_lld_configure+0x88>)
 800544a:	4013      	ands	r3, r2
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	69d2      	ldr	r2, [r2, #28]
 8005450:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8005454:	60d3      	str	r3, [r2, #12]
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	69db      	ldr	r3, [r3, #28]
 800545a:	f240 1201 	movw	r2, #257	; 0x101
 800545e:	601a      	str	r2, [r3, #0]
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	bc80      	pop	{r7}
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	ffff3e1f 	.word	0xffff3e1f
 8005470:	dfb9ffff 	.word	0xdfb9ffff

08005474 <spi_lld_resume>:

static void spi_lld_resume(SPIDriver *spip) {
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	785b      	ldrb	r3, [r3, #1]
 8005482:	f083 0301 	eor.w	r3, r3, #1
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <spi_lld_resume+0x28>
    spip->spi->CR1 |= SPI_CR1_CSTART;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	69db      	ldr	r3, [r3, #28]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	69db      	ldr	r3, [r3, #28]
 8005496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800549a:	601a      	str	r2, [r3, #0]
  }
}
 800549c:	bf00      	nop
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bc80      	pop	{r7}
 80054a4:	4770      	bx	lr

080054a6 <spi_lld_suspend>:

static void spi_lld_suspend(SPIDriver *spip) {
 80054a6:	b480      	push	{r7}
 80054a8:	b083      	sub	sp, #12
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	785b      	ldrb	r3, [r3, #1]
 80054b4:	f083 0301 	eor.w	r3, r3, #1
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00f      	beq.n	80054de <spi_lld_suspend+0x38>
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	69db      	ldr	r3, [r3, #28]
 80054c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054cc:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 80054ce:	bf00      	nop
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	69db      	ldr	r3, [r3, #28]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1f8      	bne.n	80054d0 <spi_lld_suspend+0x2a>
    }
  }
  spip->spi->IFCR = 0xFFFFFFFF;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	69db      	ldr	r3, [r3, #28]
 80054e2:	f04f 32ff 	mov.w	r2, #4294967295
 80054e6:	619a      	str	r2, [r3, #24]
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bc80      	pop	{r7}
 80054f0:	4770      	bx	lr
	...

080054f4 <spi_lld_stop_abort>:

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d028      	beq.n	8005558 <spi_lld_stop_abort+0x64>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f022 020f 	bic.w	r2, r2, #15
 8005518:	601a      	str	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800551e:	7a1b      	ldrb	r3, [r3, #8]
 8005520:	4619      	mov	r1, r3
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	220e      	movs	r2, #14
 800552a:	408a      	lsls	r2, r1
 800552c:	605a      	str	r2, [r3, #4]
    bdmaStreamDisable(spip->rx.bdma);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f022 020f 	bic.w	r2, r2, #15
 8005540:	601a      	str	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005546:	7a1b      	ldrb	r3, [r3, #8]
 8005548:	4619      	mov	r1, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	220e      	movs	r2, #14
 8005552:	408a      	lsls	r2, r1
 8005554:	605a      	str	r2, [r3, #4]
 8005556:	e037      	b.n	80055c8 <spi_lld_stop_abort+0xd4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f022 021f 	bic.w	r2, r2, #31
 800556a:	601a      	str	r2, [r3, #0]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1f7      	bne.n	800556c <spi_lld_stop_abort+0x78>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005580:	7b1b      	ldrb	r3, [r3, #12]
 8005582:	4619      	mov	r1, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	223d      	movs	r2, #61	; 0x3d
 800558c:	408a      	lsls	r2, r1
 800558e:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(spip->rx.dma);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 021f 	bic.w	r2, r2, #31
 80055a2:	601a      	str	r2, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1f7      	bne.n	80055a4 <spi_lld_stop_abort+0xb0>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	7b1b      	ldrb	r3, [r3, #12]
 80055ba:	4619      	mov	r1, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	223d      	movs	r2, #61	; 0x3d
 80055c4:	408a      	lsls	r2, r1
 80055c6:	601a      	str	r2, [r3, #0]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a18      	ldr	r2, [pc, #96]	; (800562c <spi_lld_stop_abort+0x138>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d104      	bne.n	80055da <spi_lld_stop_abort+0xe6>
    rccResetSPI1();
 80055d0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80055d4:	f7ff fec2 	bl	800535c <rccResetAPB2>
 80055d8:	e021      	b.n	800561e <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a14      	ldr	r2, [pc, #80]	; (8005630 <spi_lld_stop_abort+0x13c>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d104      	bne.n	80055ec <spi_lld_stop_abort+0xf8>
    rccResetSPI2();
 80055e2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80055e6:	f7ff fe7f 	bl	80052e8 <rccResetAPB1L>
 80055ea:	e018      	b.n	800561e <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a11      	ldr	r2, [pc, #68]	; (8005634 <spi_lld_stop_abort+0x140>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d104      	bne.n	80055fe <spi_lld_stop_abort+0x10a>
    rccResetSPI3();
 80055f4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80055f8:	f7ff fe76 	bl	80052e8 <rccResetAPB1L>
 80055fc:	e00f      	b.n	800561e <spi_lld_stop_abort+0x12a>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a0d      	ldr	r2, [pc, #52]	; (8005638 <spi_lld_stop_abort+0x144>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d104      	bne.n	8005610 <spi_lld_stop_abort+0x11c>
    rccResetSPI5();
 8005606:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800560a:	f7ff fea7 	bl	800535c <rccResetAPB2>
 800560e:	e006      	b.n	800561e <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a0a      	ldr	r2, [pc, #40]	; (800563c <spi_lld_stop_abort+0x148>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d102      	bne.n	800561e <spi_lld_stop_abort+0x12a>
    rccResetSPI6();
 8005618:	2020      	movs	r0, #32
 800561a:	f7ff fed9 	bl	80053d0 <rccResetAPB4>
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f7ff fee2 	bl	80053e8 <spi_lld_configure>
}
 8005624:	bf00      	nop
 8005626:	3708      	adds	r7, #8
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	24000230 	.word	0x24000230
 8005630:	2400026c 	.word	0x2400026c
 8005634:	240002a8 	.word	0x240002a8
 8005638:	240002e4 	.word	0x240002e4
 800563c:	24000320 	.word	0x24000320

08005640 <spi_lld_stop_nicely>:
/**
 * @brief   Stopping the SPI transaction in the nicest possible way.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]

  if (spip->config->slave) {
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	785b      	ldrb	r3, [r3, #1]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d004      	beq.n	800565c <spi_lld_stop_nicely+0x1c>

    spi_lld_stop_abort(spip);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7ff ff4e 	bl	80054f4 <spi_lld_stop_abort>

    return HAL_RET_SUCCESS;
 8005658:	2300      	movs	r3, #0
 800565a:	e079      	b.n	8005750 <spi_lld_stop_nicely+0x110>
  }

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d030      	beq.n	80056c8 <spi_lld_stop_nicely+0x88>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	f022 020f 	bic.w	r2, r2, #15
 8005678:	601a      	str	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567e:	7a1b      	ldrb	r3, [r3, #8]
 8005680:	4619      	mov	r1, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	220e      	movs	r2, #14
 800568a:	408a      	lsls	r2, r1
 800568c:	605a      	str	r2, [r3, #4]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 800568e:	bf00      	nop
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	69db      	ldr	r3, [r3, #28]
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1f8      	bne.n	8005690 <spi_lld_stop_nicely+0x50>
      /* Waiting.*/
    }

    bdmaStreamDisable(spip->rx.bdma);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f022 020f 	bic.w	r2, r2, #15
 80056b0:	601a      	str	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b6:	7a1b      	ldrb	r3, [r3, #8]
 80056b8:	4619      	mov	r1, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	220e      	movs	r2, #14
 80056c2:	408a      	lsls	r2, r1
 80056c4:	605a      	str	r2, [r3, #4]
 80056c6:	e03f      	b.n	8005748 <spi_lld_stop_nicely+0x108>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f022 021f 	bic.w	r2, r2, #31
 80056da:	601a      	str	r2, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1f7      	bne.n	80056dc <spi_lld_stop_nicely+0x9c>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056f0:	7b1b      	ldrb	r3, [r3, #12]
 80056f2:	4619      	mov	r1, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	223d      	movs	r2, #61	; 0x3d
 80056fc:	408a      	lsls	r2, r1
 80056fe:	601a      	str	r2, [r3, #0]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8005700:	bf00      	nop
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	69db      	ldr	r3, [r3, #28]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d1f8      	bne.n	8005702 <spi_lld_stop_nicely+0xc2>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f022 021f 	bic.w	r2, r2, #31
 8005722:	601a      	str	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0301 	and.w	r3, r3, #1
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1f7      	bne.n	8005724 <spi_lld_stop_nicely+0xe4>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005738:	7b1b      	ldrb	r3, [r3, #12]
 800573a:	4619      	mov	r1, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	223d      	movs	r2, #61	; 0x3d
 8005744:	408a      	lsls	r2, r1
 8005746:	601a      	str	r2, [r3, #0]
  }
#endif

  /* Stopping SPI.*/
  spi_lld_suspend(spip);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f7ff feac 	bl	80054a6 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3708      	adds	r7, #8
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <spi_lld_serve_bdma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_bdma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & STM32_BDMA_ISR_TEIF) != 0U) {
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	2b00      	cmp	r3, #0
 800576a:	d01a      	beq.n	80057a2 <spi_lld_serve_bdma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 800576c:	4838      	ldr	r0, [pc, #224]	; (8005850 <spi_lld_serve_bdma_rx_interrupt+0xf8>)
 800576e:	f7ff fd08 	bl	8005182 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f7ff febe 	bl	80054f4 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d004      	beq.n	800578c <spi_lld_serve_bdma_rx_interrupt+0x34>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	4798      	blx	r3
 800578c:	f7ff fd04 	bl	8005198 <osalSysLockFromISR>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	3308      	adds	r3, #8
 8005794:	f06f 0112 	mvn.w	r1, #18
 8005798:	4618      	mov	r0, r3
 800579a:	f7ff fd09 	bl	80051b0 <osalThreadResumeI>
 800579e:	f7ff fd01 	bl	80051a4 <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d028      	beq.n	80057fe <spi_lld_serve_bdma_rx_interrupt+0xa6>
    if ((flags & STM32_BDMA_ISR_HTIF) != 0U) {
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	f003 0304 	and.w	r3, r3, #4
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d009      	beq.n	80057ca <spi_lld_serve_bdma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d004      	beq.n	80057ca <spi_lld_serve_bdma_rx_interrupt+0x72>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	4798      	blx	r3
    }
    if ((flags & STM32_BDMA_ISR_TCIF) != 0U) {
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	f003 0302 	and.w	r3, r3, #2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d039      	beq.n	8005848 <spi_lld_serve_bdma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d034      	beq.n	8005848 <spi_lld_serve_bdma_rx_interrupt+0xf0>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2204      	movs	r2, #4
 80057e2:	701a      	strb	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	4798      	blx	r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d128      	bne.n	8005848 <spi_lld_serve_bdma_rx_interrupt+0xf0>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2203      	movs	r2, #3
 80057fa:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 80057fc:	e024      	b.n	8005848 <spi_lld_serve_bdma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f7ff ff1e 	bl	8005640 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00f      	beq.n	800582e <spi_lld_serve_bdma_rx_interrupt+0xd6>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2204      	movs	r2, #4
 8005812:	701a      	strb	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	4798      	blx	r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	2b04      	cmp	r3, #4
 8005824:	d106      	bne.n	8005834 <spi_lld_serve_bdma_rx_interrupt+0xdc>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2202      	movs	r2, #2
 800582a:	701a      	strb	r2, [r3, #0]
 800582c:	e002      	b.n	8005834 <spi_lld_serve_bdma_rx_interrupt+0xdc>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2202      	movs	r2, #2
 8005832:	701a      	strb	r2, [r3, #0]
 8005834:	f7ff fcb0 	bl	8005198 <osalSysLockFromISR>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	3308      	adds	r3, #8
 800583c:	2100      	movs	r1, #0
 800583e:	4618      	mov	r0, r3
 8005840:	f7ff fcb6 	bl	80051b0 <osalThreadResumeI>
 8005844:	f7ff fcae 	bl	80051a4 <osalSysUnlockFromISR>
}
 8005848:	bf00      	nop
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	08008f40 	.word	0x08008f40

08005854 <spi_lld_serve_bdma_tx_interrupt>:
 * @brief   Shared BDMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_bdma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8005854:	b580      	push	{r7, lr}
 8005856:	b082      	sub	sp, #8
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & STM32_BDMA_ISR_TEIF) != 0) {
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	f003 0308 	and.w	r3, r3, #8
 8005864:	2b00      	cmp	r3, #0
 8005866:	d01a      	beq.n	800589e <spi_lld_serve_bdma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8005868:	480f      	ldr	r0, [pc, #60]	; (80058a8 <spi_lld_serve_bdma_tx_interrupt+0x54>)
 800586a:	f7ff fc8a 	bl	8005182 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f7ff fe40 	bl	80054f4 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d004      	beq.n	8005888 <spi_lld_serve_bdma_tx_interrupt+0x34>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	4798      	blx	r3
 8005888:	f7ff fc86 	bl	8005198 <osalSysLockFromISR>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	3308      	adds	r3, #8
 8005890:	f06f 0112 	mvn.w	r1, #18
 8005894:	4618      	mov	r0, r3
 8005896:	f7ff fc8b 	bl	80051b0 <osalThreadResumeI>
 800589a:	f7ff fc83 	bl	80051a4 <osalSysUnlockFromISR>
  }
}
 800589e:	bf00      	nop
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	08008f40 	.word	0x08008f40

080058ac <spi_lld_serve_dma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	f003 030c 	and.w	r3, r3, #12
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d01a      	beq.n	80058f6 <spi_lld_serve_dma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 80058c0:	4838      	ldr	r0, [pc, #224]	; (80059a4 <spi_lld_serve_dma_rx_interrupt+0xf8>)
 80058c2:	f7ff fc5e 	bl	8005182 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7ff fe14 	bl	80054f4 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d004      	beq.n	80058e0 <spi_lld_serve_dma_rx_interrupt+0x34>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	4798      	blx	r3
 80058e0:	f7ff fc5a 	bl	8005198 <osalSysLockFromISR>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	3308      	adds	r3, #8
 80058e8:	f06f 0112 	mvn.w	r1, #18
 80058ec:	4618      	mov	r0, r3
 80058ee:	f7ff fc5f 	bl	80051b0 <osalThreadResumeI>
 80058f2:	f7ff fc57 	bl	80051a4 <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d028      	beq.n	8005952 <spi_lld_serve_dma_rx_interrupt+0xa6>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	f003 0310 	and.w	r3, r3, #16
 8005906:	2b00      	cmp	r3, #0
 8005908:	d009      	beq.n	800591e <spi_lld_serve_dma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d004      	beq.n	800591e <spi_lld_serve_dma_rx_interrupt+0x72>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	4798      	blx	r3
    }
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	f003 0320 	and.w	r3, r3, #32
 8005924:	2b00      	cmp	r3, #0
 8005926:	d039      	beq.n	800599c <spi_lld_serve_dma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d034      	beq.n	800599c <spi_lld_serve_dma_rx_interrupt+0xf0>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2204      	movs	r2, #4
 8005936:	701a      	strb	r2, [r3, #0]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	4798      	blx	r3
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	2b04      	cmp	r3, #4
 8005948:	d128      	bne.n	800599c <spi_lld_serve_dma_rx_interrupt+0xf0>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2203      	movs	r2, #3
 800594e:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 8005950:	e024      	b.n	800599c <spi_lld_serve_dma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7ff fe74 	bl	8005640 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00f      	beq.n	8005982 <spi_lld_serve_dma_rx_interrupt+0xd6>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2204      	movs	r2, #4
 8005966:	701a      	strb	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	4798      	blx	r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	2b04      	cmp	r3, #4
 8005978:	d106      	bne.n	8005988 <spi_lld_serve_dma_rx_interrupt+0xdc>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2202      	movs	r2, #2
 800597e:	701a      	strb	r2, [r3, #0]
 8005980:	e002      	b.n	8005988 <spi_lld_serve_dma_rx_interrupt+0xdc>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2202      	movs	r2, #2
 8005986:	701a      	strb	r2, [r3, #0]
 8005988:	f7ff fc06 	bl	8005198 <osalSysLockFromISR>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	3308      	adds	r3, #8
 8005990:	2100      	movs	r1, #0
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff fc0c 	bl	80051b0 <osalThreadResumeI>
 8005998:	f7ff fc04 	bl	80051a4 <osalSysUnlockFromISR>
}
 800599c:	bf00      	nop
 800599e:	3708      	adds	r7, #8
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	08008f40 	.word	0x08008f40

080059a8 <spi_lld_serve_dma_tx_interrupt>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	f003 030c 	and.w	r3, r3, #12
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d01a      	beq.n	80059f2 <spi_lld_serve_dma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 80059bc:	480f      	ldr	r0, [pc, #60]	; (80059fc <spi_lld_serve_dma_tx_interrupt+0x54>)
 80059be:	f7ff fbe0 	bl	8005182 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f7ff fd96 	bl	80054f4 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d004      	beq.n	80059dc <spi_lld_serve_dma_tx_interrupt+0x34>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	4798      	blx	r3
 80059dc:	f7ff fbdc 	bl	8005198 <osalSysLockFromISR>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	3308      	adds	r3, #8
 80059e4:	f06f 0112 	mvn.w	r1, #18
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7ff fbe1 	bl	80051b0 <osalThreadResumeI>
 80059ee:	f7ff fbd9 	bl	80051a4 <osalSysUnlockFromISR>
  }
}
 80059f2:	bf00      	nop
 80059f4:	3708      	adds	r7, #8
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	08008f40 	.word	0x08008f40

08005a00 <spi_lld_serve_interrupt>:
/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	69db      	ldr	r3, [r3, #28]
 8005a0c:	695a      	ldr	r2, [r3, #20]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	69db      	ldr	r3, [r3, #28]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	4013      	ands	r3, r2
 8005a16:	60fb      	str	r3, [r7, #12]
  spip->spi->IFCR = sr;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	619a      	str	r2, [r3, #24]

  if ((sr & SPI_SR_OVR) != 0U) {
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d017      	beq.n	8005a5a <spi_lld_serve_interrupt+0x5a>

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7ff fd62 	bl	80054f4 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d004      	beq.n	8005a44 <spi_lld_serve_interrupt+0x44>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	4798      	blx	r3
 8005a44:	f7ff fba8 	bl	8005198 <osalSysLockFromISR>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	3308      	adds	r3, #8
 8005a4c:	f06f 0112 	mvn.w	r1, #18
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7ff fbad 	bl	80051b0 <osalThreadResumeI>
 8005a56:	f7ff fba5 	bl	80051a4 <osalSysUnlockFromISR>
  }
}
 8005a5a:	bf00      	nop
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
	...

08005a64 <spi_lld_get_dma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_dma(SPIDriver *spip, uint32_t rxstream,
                             uint32_t txstream, uint32_t priority) {
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
 8005a70:	603b      	str	r3, [r7, #0]

  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	4a14      	ldr	r2, [pc, #80]	; (8005ac8 <spi_lld_get_dma+0x64>)
 8005a76:	6839      	ldr	r1, [r7, #0]
 8005a78:	68b8      	ldr	r0, [r7, #8]
 8005a7a:	f7fd fe6d 	bl	8003758 <dmaStreamAllocI>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	625a      	str	r2, [r3, #36]	; 0x24
                                 (stm32_dmaisr_t)spi_lld_serve_dma_rx_interrupt,
                                 (void *)spip);
  if (spip->rx.dma == NULL) {
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d102      	bne.n	8005a92 <spi_lld_get_dma+0x2e>
    return HAL_RET_NO_RESOURCE;
 8005a8c:	f06f 0310 	mvn.w	r3, #16
 8005a90:	e015      	b.n	8005abe <spi_lld_get_dma+0x5a>
  }

  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	4a0d      	ldr	r2, [pc, #52]	; (8005acc <spi_lld_get_dma+0x68>)
 8005a96:	6839      	ldr	r1, [r7, #0]
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f7fd fe5d 	bl	8003758 <dmaStreamAllocI>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	629a      	str	r2, [r3, #40]	; 0x28
                                 (stm32_dmaisr_t)spi_lld_serve_dma_tx_interrupt,
                                 (void *)spip);
  if (spip->tx.dma == NULL) {
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d107      	bne.n	8005abc <spi_lld_get_dma+0x58>
    dmaStreamFreeI(spip->rx.dma);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f7fd feeb 	bl	800388c <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8005ab6:	f06f 0310 	mvn.w	r3, #16
 8005aba:	e000      	b.n	8005abe <spi_lld_get_dma+0x5a>
  }

  return HAL_RET_SUCCESS;
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	080058ad 	.word	0x080058ad
 8005acc:	080059a9 	.word	0x080059a9

08005ad0 <spi_lld_get_bdma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_bdma(SPIDriver *spip, uint32_t rxstream,
                              uint32_t txstream, uint32_t priority) {
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
 8005adc:	603b      	str	r3, [r7, #0]

  spip->rx.bdma = bdmaStreamAllocI(rxstream, priority,
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	4a14      	ldr	r2, [pc, #80]	; (8005b34 <spi_lld_get_bdma+0x64>)
 8005ae2:	6839      	ldr	r1, [r7, #0]
 8005ae4:	68b8      	ldr	r0, [r7, #8]
 8005ae6:	f7fd fa5b 	bl	8002fa0 <bdmaStreamAllocI>
 8005aea:	4602      	mov	r2, r0
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	625a      	str	r2, [r3, #36]	; 0x24
                                   (stm32_bdmaisr_t)spi_lld_serve_bdma_rx_interrupt,
                                   (void *)spip);
  if (spip->rx.bdma == NULL) {
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d102      	bne.n	8005afe <spi_lld_get_bdma+0x2e>
    return HAL_RET_NO_RESOURCE;
 8005af8:	f06f 0310 	mvn.w	r3, #16
 8005afc:	e015      	b.n	8005b2a <spi_lld_get_bdma+0x5a>
  }

  spip->tx.bdma = bdmaStreamAllocI(txstream, priority,
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	4a0d      	ldr	r2, [pc, #52]	; (8005b38 <spi_lld_get_bdma+0x68>)
 8005b02:	6839      	ldr	r1, [r7, #0]
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f7fd fa4b 	bl	8002fa0 <bdmaStreamAllocI>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	629a      	str	r2, [r3, #40]	; 0x28
                                   (stm32_bdmaisr_t)spi_lld_serve_bdma_tx_interrupt,
                                   (void *)spip);
  if (spip->tx.bdma == NULL) {
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d107      	bne.n	8005b28 <spi_lld_get_bdma+0x58>
    bdmaStreamFreeI(spip->rx.bdma);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f7fd fab9 	bl	8003094 <bdmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8005b22:	f06f 0310 	mvn.w	r3, #16
 8005b26:	e000      	b.n	8005b2a <spi_lld_get_bdma+0x5a>
  }

  return HAL_RET_SUCCESS;
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	08005759 	.word	0x08005759
 8005b38:	08005855 	.word	0x08005855

08005b3c <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005b40:	4806      	ldr	r0, [pc, #24]	; (8005b5c <VectorCC+0x20>)
 8005b42:	f001 f803 	bl	8006b4c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID1);
 8005b46:	4806      	ldr	r0, [pc, #24]	; (8005b60 <VectorCC+0x24>)
 8005b48:	f7ff ff5a 	bl	8005a00 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005b4c:	4803      	ldr	r0, [pc, #12]	; (8005b5c <VectorCC+0x20>)
 8005b4e:	f001 f837 	bl	8006bc0 <__trace_isr_leave>
 8005b52:	f002 fe41 	bl	80087d8 <__port_irq_epilogue>
}
 8005b56:	bf00      	nop
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	080093c4 	.word	0x080093c4
 8005b60:	24000230 	.word	0x24000230

08005b64 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8005b64:	b580      	push	{r7, lr}
 8005b66:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005b68:	4806      	ldr	r0, [pc, #24]	; (8005b84 <VectorD0+0x20>)
 8005b6a:	f000 ffef 	bl	8006b4c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID2);
 8005b6e:	4806      	ldr	r0, [pc, #24]	; (8005b88 <VectorD0+0x24>)
 8005b70:	f7ff ff46 	bl	8005a00 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005b74:	4803      	ldr	r0, [pc, #12]	; (8005b84 <VectorD0+0x20>)
 8005b76:	f001 f823 	bl	8006bc0 <__trace_isr_leave>
 8005b7a:	f002 fe2d 	bl	80087d8 <__port_irq_epilogue>
}
 8005b7e:	bf00      	nop
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	080093d0 	.word	0x080093d0
 8005b88:	2400026c 	.word	0x2400026c

08005b8c <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005b90:	4806      	ldr	r0, [pc, #24]	; (8005bac <Vector10C+0x20>)
 8005b92:	f000 ffdb 	bl	8006b4c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID3);
 8005b96:	4806      	ldr	r0, [pc, #24]	; (8005bb0 <Vector10C+0x24>)
 8005b98:	f7ff ff32 	bl	8005a00 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005b9c:	4803      	ldr	r0, [pc, #12]	; (8005bac <Vector10C+0x20>)
 8005b9e:	f001 f80f 	bl	8006bc0 <__trace_isr_leave>
 8005ba2:	f002 fe19 	bl	80087d8 <__port_irq_epilogue>
}
 8005ba6:	bf00      	nop
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	080093dc 	.word	0x080093dc
 8005bb0:	240002a8 	.word	0x240002a8

08005bb4 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005bb8:	4806      	ldr	r0, [pc, #24]	; (8005bd4 <Vector194+0x20>)
 8005bba:	f000 ffc7 	bl	8006b4c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID5);
 8005bbe:	4806      	ldr	r0, [pc, #24]	; (8005bd8 <Vector194+0x24>)
 8005bc0:	f7ff ff1e 	bl	8005a00 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005bc4:	4803      	ldr	r0, [pc, #12]	; (8005bd4 <Vector194+0x20>)
 8005bc6:	f000 fffb 	bl	8006bc0 <__trace_isr_leave>
 8005bca:	f002 fe05 	bl	80087d8 <__port_irq_epilogue>
}
 8005bce:	bf00      	nop
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	080093e8 	.word	0x080093e8
 8005bd8:	240002e4 	.word	0x240002e4

08005bdc <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005be0:	4806      	ldr	r0, [pc, #24]	; (8005bfc <Vector198+0x20>)
 8005be2:	f000 ffb3 	bl	8006b4c <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID6);
 8005be6:	4806      	ldr	r0, [pc, #24]	; (8005c00 <Vector198+0x24>)
 8005be8:	f7ff ff0a 	bl	8005a00 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005bec:	4803      	ldr	r0, [pc, #12]	; (8005bfc <Vector198+0x20>)
 8005bee:	f000 ffe7 	bl	8006bc0 <__trace_isr_leave>
 8005bf2:	f002 fdf1 	bl	80087d8 <__port_irq_epilogue>
}
 8005bf6:	bf00      	nop
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	080093f4 	.word	0x080093f4
 8005c00:	24000320 	.word	0x24000320

08005c04 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8005c04:	b580      	push	{r7, lr}
 8005c06:	af00      	add	r7, sp, #0

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8005c08:	4842      	ldr	r0, [pc, #264]	; (8005d14 <spi_lld_init+0x110>)
 8005c0a:	f7fb fac1 	bl	8001190 <spiObjectInit>
  SPID1.spi       = SPI1;
 8005c0e:	4b41      	ldr	r3, [pc, #260]	; (8005d14 <spi_lld_init+0x110>)
 8005c10:	4a41      	ldr	r2, [pc, #260]	; (8005d18 <spi_lld_init+0x114>)
 8005c12:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 8005c14:	4b3f      	ldr	r3, [pc, #252]	; (8005d14 <spi_lld_init+0x110>)
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID1.rx.dma    = NULL;
 8005c1c:	4b3d      	ldr	r3, [pc, #244]	; (8005d14 <spi_lld_init+0x110>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	625a      	str	r2, [r3, #36]	; 0x24
  SPID1.tx.dma    = NULL;
 8005c22:	4b3c      	ldr	r3, [pc, #240]	; (8005d14 <spi_lld_init+0x110>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	629a      	str	r2, [r3, #40]	; 0x28
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8005c28:	4b3a      	ldr	r3, [pc, #232]	; (8005d14 <spi_lld_init+0x110>)
 8005c2a:	4a3c      	ldr	r2, [pc, #240]	; (8005d1c <spi_lld_init+0x118>)
 8005c2c:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8005c2e:	4b39      	ldr	r3, [pc, #228]	; (8005d14 <spi_lld_init+0x110>)
 8005c30:	4a3b      	ldr	r2, [pc, #236]	; (8005d20 <spi_lld_init+0x11c>)
 8005c32:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8005c34:	210a      	movs	r1, #10
 8005c36:	2023      	movs	r0, #35	; 0x23
 8005c38:	f7fc f866 	bl	8001d08 <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 8005c3c:	4839      	ldr	r0, [pc, #228]	; (8005d24 <spi_lld_init+0x120>)
 8005c3e:	f7fb faa7 	bl	8001190 <spiObjectInit>
  SPID2.spi       = SPI2;
 8005c42:	4b38      	ldr	r3, [pc, #224]	; (8005d24 <spi_lld_init+0x120>)
 8005c44:	4a38      	ldr	r2, [pc, #224]	; (8005d28 <spi_lld_init+0x124>)
 8005c46:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID2.is_bdma   = false;
 8005c48:	4b36      	ldr	r3, [pc, #216]	; (8005d24 <spi_lld_init+0x120>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID2.rx.dma    = NULL;
 8005c50:	4b34      	ldr	r3, [pc, #208]	; (8005d24 <spi_lld_init+0x120>)
 8005c52:	2200      	movs	r2, #0
 8005c54:	625a      	str	r2, [r3, #36]	; 0x24
  SPID2.tx.dma    = NULL;
 8005c56:	4b33      	ldr	r3, [pc, #204]	; (8005d24 <spi_lld_init+0x120>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	629a      	str	r2, [r3, #40]	; 0x28
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8005c5c:	4b31      	ldr	r3, [pc, #196]	; (8005d24 <spi_lld_init+0x120>)
 8005c5e:	4a2f      	ldr	r2, [pc, #188]	; (8005d1c <spi_lld_init+0x118>)
 8005c60:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8005c62:	4b30      	ldr	r3, [pc, #192]	; (8005d24 <spi_lld_init+0x120>)
 8005c64:	4a2e      	ldr	r2, [pc, #184]	; (8005d20 <spi_lld_init+0x11c>)
 8005c66:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8005c68:	210a      	movs	r1, #10
 8005c6a:	2024      	movs	r0, #36	; 0x24
 8005c6c:	f7fc f84c 	bl	8001d08 <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI3
  spiObjectInit(&SPID3);
 8005c70:	482e      	ldr	r0, [pc, #184]	; (8005d2c <spi_lld_init+0x128>)
 8005c72:	f7fb fa8d 	bl	8001190 <spiObjectInit>
  SPID3.spi       = SPI3;
 8005c76:	4b2d      	ldr	r3, [pc, #180]	; (8005d2c <spi_lld_init+0x128>)
 8005c78:	4a2d      	ldr	r2, [pc, #180]	; (8005d30 <spi_lld_init+0x12c>)
 8005c7a:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID3.is_bdma   = false;
 8005c7c:	4b2b      	ldr	r3, [pc, #172]	; (8005d2c <spi_lld_init+0x128>)
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID3.rx.dma    = NULL;
 8005c84:	4b29      	ldr	r3, [pc, #164]	; (8005d2c <spi_lld_init+0x128>)
 8005c86:	2200      	movs	r2, #0
 8005c88:	625a      	str	r2, [r3, #36]	; 0x24
  SPID3.tx.dma    = NULL;
 8005c8a:	4b28      	ldr	r3, [pc, #160]	; (8005d2c <spi_lld_init+0x128>)
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	629a      	str	r2, [r3, #40]	; 0x28
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8005c90:	4b26      	ldr	r3, [pc, #152]	; (8005d2c <spi_lld_init+0x128>)
 8005c92:	4a22      	ldr	r2, [pc, #136]	; (8005d1c <spi_lld_init+0x118>)
 8005c94:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8005c96:	4b25      	ldr	r3, [pc, #148]	; (8005d2c <spi_lld_init+0x128>)
 8005c98:	4a21      	ldr	r2, [pc, #132]	; (8005d20 <spi_lld_init+0x11c>)
 8005c9a:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI3_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8005c9c:	210a      	movs	r1, #10
 8005c9e:	2033      	movs	r0, #51	; 0x33
 8005ca0:	f7fc f832 	bl	8001d08 <nvicEnableVector>
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8005ca4:	4823      	ldr	r0, [pc, #140]	; (8005d34 <spi_lld_init+0x130>)
 8005ca6:	f7fb fa73 	bl	8001190 <spiObjectInit>
  SPID5.spi       = SPI5;
 8005caa:	4b22      	ldr	r3, [pc, #136]	; (8005d34 <spi_lld_init+0x130>)
 8005cac:	4a22      	ldr	r2, [pc, #136]	; (8005d38 <spi_lld_init+0x134>)
 8005cae:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID5.is_bdma   = false;
 8005cb0:	4b20      	ldr	r3, [pc, #128]	; (8005d34 <spi_lld_init+0x130>)
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID5.rx.dma    = NULL;
 8005cb8:	4b1e      	ldr	r3, [pc, #120]	; (8005d34 <spi_lld_init+0x130>)
 8005cba:	2200      	movs	r2, #0
 8005cbc:	625a      	str	r2, [r3, #36]	; 0x24
  SPID5.tx.dma    = NULL;
 8005cbe:	4b1d      	ldr	r3, [pc, #116]	; (8005d34 <spi_lld_init+0x130>)
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	629a      	str	r2, [r3, #40]	; 0x28
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8005cc4:	4b1b      	ldr	r3, [pc, #108]	; (8005d34 <spi_lld_init+0x130>)
 8005cc6:	4a15      	ldr	r2, [pc, #84]	; (8005d1c <spi_lld_init+0x118>)
 8005cc8:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8005cca:	4b1a      	ldr	r3, [pc, #104]	; (8005d34 <spi_lld_init+0x130>)
 8005ccc:	4a14      	ldr	r2, [pc, #80]	; (8005d20 <spi_lld_init+0x11c>)
 8005cce:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI5_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8005cd0:	210a      	movs	r1, #10
 8005cd2:	2055      	movs	r0, #85	; 0x55
 8005cd4:	f7fc f818 	bl	8001d08 <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 8005cd8:	4818      	ldr	r0, [pc, #96]	; (8005d3c <spi_lld_init+0x138>)
 8005cda:	f7fb fa59 	bl	8001190 <spiObjectInit>
  SPID6.spi       = SPI6;
 8005cde:	4b17      	ldr	r3, [pc, #92]	; (8005d3c <spi_lld_init+0x138>)
 8005ce0:	4a17      	ldr	r2, [pc, #92]	; (8005d40 <spi_lld_init+0x13c>)
 8005ce2:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 8005ce4:	4b15      	ldr	r3, [pc, #84]	; (8005d3c <spi_lld_init+0x138>)
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID6.rx.bdma   = NULL;
 8005cec:	4b13      	ldr	r3, [pc, #76]	; (8005d3c <spi_lld_init+0x138>)
 8005cee:	2200      	movs	r2, #0
 8005cf0:	625a      	str	r2, [r3, #36]	; 0x24
  SPID6.tx.bdma   = NULL;
 8005cf2:	4b12      	ldr	r3, [pc, #72]	; (8005d3c <spi_lld_init+0x138>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	629a      	str	r2, [r3, #40]	; 0x28
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8005cf8:	4b10      	ldr	r3, [pc, #64]	; (8005d3c <spi_lld_init+0x138>)
 8005cfa:	f241 020a 	movw	r2, #4106	; 0x100a
 8005cfe:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8005d00:	4b0e      	ldr	r3, [pc, #56]	; (8005d3c <spi_lld_init+0x138>)
 8005d02:	f241 0218 	movw	r2, #4120	; 0x1018
 8005d06:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8005d08:	210a      	movs	r1, #10
 8005d0a:	2056      	movs	r0, #86	; 0x56
 8005d0c:	f7fb fffc 	bl	8001d08 <nvicEnableVector>
#endif
#endif
}
 8005d10:	bf00      	nop
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	24000230 	.word	0x24000230
 8005d18:	40013000 	.word	0x40013000
 8005d1c:	00010016 	.word	0x00010016
 8005d20:	00010046 	.word	0x00010046
 8005d24:	2400026c 	.word	0x2400026c
 8005d28:	40003800 	.word	0x40003800
 8005d2c:	240002a8 	.word	0x240002a8
 8005d30:	40003c00 	.word	0x40003c00
 8005d34:	240002e4 	.word	0x240002e4
 8005d38:	40015000 	.word	0x40015000
 8005d3c:	24000320 	.word	0x24000320
 8005d40:	58001400 	.word	0x58001400

08005d44 <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  uint32_t dsize;
  msg_t msg;

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d52:	639a      	str	r2, [r3, #56]	; 0x38

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	f040 80e5 	bne.w	8005f28 <spi_lld_start+0x1e4>
    /* Enables the peripheral.*/
    if (false) {
    }

#if STM32_SPI_USE_SPI1
    else if (&SPID1 == spip) {
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4aa1      	ldr	r2, [pc, #644]	; (8005fe8 <spi_lld_start+0x2a4>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d121      	bne.n	8005daa <spi_lld_start+0x66>
      msg = spi_lld_get_dma(spip,
 8005d66:	230a      	movs	r3, #10
 8005d68:	2210      	movs	r2, #16
 8005d6a:	2110      	movs	r1, #16
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f7ff fe79 	bl	8005a64 <spi_lld_get_dma>
 8005d72:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI1_RX_DMA_STREAM,
                            STM32_SPI_SPI1_TX_DMA_STREAM,
                            STM32_SPI_SPI1_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d001      	beq.n	8005d7e <spi_lld_start+0x3a>
        return msg;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	e194      	b.n	80060a8 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI1_RX);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d82:	2125      	movs	r1, #37	; 0x25
 8005d84:	4618      	mov	r0, r3
 8005d86:	f7fd fdad 	bl	80038e4 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI1_TX);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8e:	2126      	movs	r1, #38	; 0x26
 8005d90:	4618      	mov	r0, r3
 8005d92:	f7fd fda7 	bl	80038e4 <dmaSetRequestSource>

      rccEnableSPI1(true);
 8005d96:	2101      	movs	r1, #1
 8005d98:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005d9c:	f7ff fab0 	bl	8005300 <rccEnableAPB2>
      rccResetSPI1();
 8005da0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005da4:	f7ff fada 	bl	800535c <rccResetAPB2>
 8005da8:	e098      	b.n	8005edc <spi_lld_start+0x198>
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a8f      	ldr	r2, [pc, #572]	; (8005fec <spi_lld_start+0x2a8>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d121      	bne.n	8005df6 <spi_lld_start+0xb2>
      msg = spi_lld_get_dma(spip,
 8005db2:	230a      	movs	r3, #10
 8005db4:	2210      	movs	r2, #16
 8005db6:	2110      	movs	r1, #16
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f7ff fe53 	bl	8005a64 <spi_lld_get_dma>
 8005dbe:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI2_RX_DMA_STREAM,
                            STM32_SPI_SPI2_TX_DMA_STREAM,
                            STM32_SPI_SPI2_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d001      	beq.n	8005dca <spi_lld_start+0x86>
        return msg;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	e16e      	b.n	80060a8 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dce:	2127      	movs	r1, #39	; 0x27
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7fd fd87 	bl	80038e4 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dda:	2128      	movs	r1, #40	; 0x28
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f7fd fd81 	bl	80038e4 <dmaSetRequestSource>

      rccEnableSPI2(true);
 8005de2:	2101      	movs	r1, #1
 8005de4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005de8:	f7ff fa50 	bl	800528c <rccEnableAPB1L>
      rccResetSPI2();
 8005dec:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005df0:	f7ff fa7a 	bl	80052e8 <rccResetAPB1L>
 8005df4:	e072      	b.n	8005edc <spi_lld_start+0x198>
}
#endif

#if STM32_SPI_USE_SPI3
    else if (&SPID3 == spip) {
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a7d      	ldr	r2, [pc, #500]	; (8005ff0 <spi_lld_start+0x2ac>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d121      	bne.n	8005e42 <spi_lld_start+0xfe>
      msg = spi_lld_get_dma(spip,
 8005dfe:	230a      	movs	r3, #10
 8005e00:	2210      	movs	r2, #16
 8005e02:	2110      	movs	r1, #16
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f7ff fe2d 	bl	8005a64 <spi_lld_get_dma>
 8005e0a:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI3_RX_DMA_STREAM,
                            STM32_SPI_SPI3_TX_DMA_STREAM,
                            STM32_SPI_SPI3_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d001      	beq.n	8005e16 <spi_lld_start+0xd2>
        return msg;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	e148      	b.n	80060a8 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI3_RX);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1a:	213d      	movs	r1, #61	; 0x3d
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7fd fd61 	bl	80038e4 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI3_TX);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e26:	213e      	movs	r1, #62	; 0x3e
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fd fd5b 	bl	80038e4 <dmaSetRequestSource>

      rccEnableSPI3(true);
 8005e2e:	2101      	movs	r1, #1
 8005e30:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005e34:	f7ff fa2a 	bl	800528c <rccEnableAPB1L>
      rccResetSPI3();
 8005e38:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005e3c:	f7ff fa54 	bl	80052e8 <rccResetAPB1L>
 8005e40:	e04c      	b.n	8005edc <spi_lld_start+0x198>
      rccResetSPI4();
    }
#endif

#if STM32_SPI_USE_SPI5
    else if (&SPID5 == spip) {
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a6b      	ldr	r2, [pc, #428]	; (8005ff4 <spi_lld_start+0x2b0>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d121      	bne.n	8005e8e <spi_lld_start+0x14a>
      msg = spi_lld_get_dma(spip,
 8005e4a:	230a      	movs	r3, #10
 8005e4c:	2210      	movs	r2, #16
 8005e4e:	2110      	movs	r1, #16
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7ff fe07 	bl	8005a64 <spi_lld_get_dma>
 8005e56:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI5_RX_DMA_STREAM,
                            STM32_SPI_SPI5_TX_DMA_STREAM,
                            STM32_SPI_SPI5_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d001      	beq.n	8005e62 <spi_lld_start+0x11e>
        return msg;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	e122      	b.n	80060a8 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI5_RX);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e66:	2155      	movs	r1, #85	; 0x55
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7fd fd3b 	bl	80038e4 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI5_TX);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e72:	2156      	movs	r1, #86	; 0x56
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7fd fd35 	bl	80038e4 <dmaSetRequestSource>

      rccEnableSPI5(true);
 8005e7a:	2101      	movs	r1, #1
 8005e7c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005e80:	f7ff fa3e 	bl	8005300 <rccEnableAPB2>
      rccResetSPI5();
 8005e84:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005e88:	f7ff fa68 	bl	800535c <rccResetAPB2>
 8005e8c:	e026      	b.n	8005edc <spi_lld_start+0x198>
    }
#endif

#if STM32_SPI_USE_SPI6
    else if (&SPID6 == spip) {
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a59      	ldr	r2, [pc, #356]	; (8005ff8 <spi_lld_start+0x2b4>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d11f      	bne.n	8005ed6 <spi_lld_start+0x192>
      msg = spi_lld_get_bdma(spip,
 8005e96:	230a      	movs	r3, #10
 8005e98:	2208      	movs	r2, #8
 8005e9a:	2108      	movs	r1, #8
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f7ff fe17 	bl	8005ad0 <spi_lld_get_bdma>
 8005ea2:	60f8      	str	r0, [r7, #12]
                             STM32_SPI_SPI6_RX_BDMA_STREAM,
                             STM32_SPI_SPI6_TX_BDMA_STREAM,
                             STM32_SPI_SPI6_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d001      	beq.n	8005eae <spi_lld_start+0x16a>
        return msg;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	e0fc      	b.n	80060a8 <spi_lld_start+0x364>
      }
      bdmaSetRequestSource(spip->rx.bdma, STM32_DMAMUX2_SPI6_RX);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb2:	210b      	movs	r1, #11
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f7fd f91f 	bl	80030f8 <bdmaSetRequestSource>
      bdmaSetRequestSource(spip->tx.bdma, STM32_DMAMUX2_SPI6_TX);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ebe:	210c      	movs	r1, #12
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7fd f919 	bl	80030f8 <bdmaSetRequestSource>

      rccEnableSPI6(true);
 8005ec6:	2101      	movs	r1, #1
 8005ec8:	2020      	movs	r0, #32
 8005eca:	f7ff fa53 	bl	8005374 <rccEnableAPB4>
      rccResetSPI6();
 8005ece:	2020      	movs	r0, #32
 8005ed0:	f7ff fa7e 	bl	80053d0 <rccResetAPB4>
 8005ed4:	e002      	b.n	8005edc <spi_lld_start+0x198>
    }
#endif

    else {
      osalDbgAssert(false, "invalid SPI instance");
      return HAL_RET_IS_INVALID;
 8005ed6:	f06f 0314 	mvn.w	r3, #20
 8005eda:	e0e5      	b.n	80060a8 <spi_lld_start+0x364>
    }

    /* DMA setup.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    if (spip->is_bdma)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d010      	beq.n	8005f08 <spi_lld_start+0x1c4>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
    {
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	609a      	str	r2, [r3, #8]
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	69db      	ldr	r3, [r3, #28]
 8005efa:	f103 0220 	add.w	r2, r3, #32
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	609a      	str	r2, [r3, #8]
 8005f06:	e00f      	b.n	8005f28 <spi_lld_start+0x1e4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
    {
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	69db      	ldr	r3, [r3, #28]
 8005f0c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	609a      	str	r2, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	69db      	ldr	r3, [r3, #28]
 8005f1c:	f103 0220 	add.w	r2, r3, #32
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	609a      	str	r2, [r3, #8]
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	f003 031f 	and.w	r3, r3, #31
 8005f32:	3301      	adds	r3, #1
 8005f34:	60bb      	str	r3, [r7, #8]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d05d      	beq.n	8005ffc <spi_lld_start+0x2b8>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	2b08      	cmp	r3, #8
 8005f44:	d80c      	bhi.n	8005f60 <spi_lld_start+0x21c>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8005f4a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8005f56:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	631a      	str	r2, [r3, #48]	; 0x30
 8005f5e:	e023      	b.n	8005fa8 <spi_lld_start+0x264>
    }
    else if (dsize <= 16U) {
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	2b10      	cmp	r3, #16
 8005f64:	d810      	bhi.n	8005f88 <spi_lld_start+0x244>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f6a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8005f6e:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8005f7e:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	631a      	str	r2, [r3, #48]	; 0x30
 8005f86:	e00f      	b.n	8005fa8 <spi_lld_start+0x264>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 8005f90:	f443 6220 	orr.w	r2, r3, #2560	; 0xa00
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f9c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 8005fa0:	f443 6220 	orr.w	r2, r3, #2560	; 0xa00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	631a      	str	r2, [r3, #48]	; 0x30
    }
    if (spip->config->circular) {
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	781b      	ldrb	r3, [r3, #0]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00c      	beq.n	8005fcc <spi_lld_start+0x288>
      spip->rxdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb6:	f043 0224 	orr.w	r2, r3, #36	; 0x24
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc2:	f043 0224 	orr.w	r2, r3, #36	; 0x24
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	631a      	str	r2, [r3, #48]	; 0x30
 8005fca:	e069      	b.n	80060a0 <spi_lld_start+0x35c>
    }
    else {
      spip->rxdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fd0:	f023 0224 	bic.w	r2, r3, #36	; 0x24
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fdc:	f023 0224 	bic.w	r2, r3, #36	; 0x24
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	631a      	str	r2, [r3, #48]	; 0x30
 8005fe4:	e05c      	b.n	80060a0 <spi_lld_start+0x35c>
 8005fe6:	bf00      	nop
 8005fe8:	24000230 	.word	0x24000230
 8005fec:	2400026c 	.word	0x2400026c
 8005ff0:	240002a8 	.word	0x240002a8
 8005ff4:	240002e4 	.word	0x240002e4
 8005ff8:	24000320 	.word	0x24000320
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	2b08      	cmp	r3, #8
 8006000:	d80c      	bhi.n	800601c <spi_lld_start+0x2d8>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8006006:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8006012:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	631a      	str	r2, [r3, #48]	; 0x30
 800601a:	e023      	b.n	8006064 <spi_lld_start+0x320>
    }
    else if (dsize <= 16U) {
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	2b10      	cmp	r3, #16
 8006020:	d810      	bhi.n	8006044 <spi_lld_start+0x300>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006026:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 800602a:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006036:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 800603a:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	631a      	str	r2, [r3, #48]	; 0x30
 8006042:	e00f      	b.n	8006064 <spi_lld_start+0x320>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006048:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 800604c:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006058:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 800605c:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	631a      	str	r2, [r3, #48]	; 0x30
    }
    if (spip->config->circular) {
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d00c      	beq.n	8006088 <spi_lld_start+0x344>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006072:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800607e:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	631a      	str	r2, [r3, #48]	; 0x30
 8006086:	e00b      	b.n	80060a0 <spi_lld_start+0x35c>
    }
    else {
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800608c:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006098:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	631a      	str	r2, [r3, #48]	; 0x30
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f7ff f9a1 	bl	80053e8 <spi_lld_configure>

  return HAL_RET_SUCCESS;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <spi_lld_polled_exchange>:
 * @param[in] frame     the data frame to send over the SPI bus
 * @return              The received data frame from the SPI bus.
 *
 * @notapi
 */
uint32_t spi_lld_polled_exchange(SPIDriver *spip, uint32_t frame) {
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b088      	sub	sp, #32
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  uint32_t dsize = (spip->spi->CFG1 & SPI_CFG1_DSIZE_Msk) + 1U;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	69db      	ldr	r3, [r3, #28]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f003 031f 	and.w	r3, r3, #31
 80060c4:	3301      	adds	r3, #1
 80060c6:	61bb      	str	r3, [r7, #24]
  uint32_t rxframe;

  spi_lld_resume(spip);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7ff f9d3 	bl	8005474 <spi_lld_resume>

  /* wait for room in TX FIFO.*/
  while ((spip->spi->SR & SPI_SR_TXP) == 0U)
 80060ce:	bf00      	nop
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	69db      	ldr	r3, [r3, #28]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	f003 0302 	and.w	r3, r3, #2
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d0f8      	beq.n	80060d0 <spi_lld_polled_exchange+0x20>
    ;

  /* Data register must be accessed with the appropriate data size.
     Byte size access (uint8_t *) for transactions that are <= 8-bit etc.*/
  if (dsize <= 8U) {
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	2b08      	cmp	r3, #8
 80060e2:	d818      	bhi.n	8006116 <spi_lld_polled_exchange+0x66>
    /* Frame width is between 4 and 8 bits.*/
    volatile uint8_t *txdrp8 = (volatile uint8_t *)&spip->spi->TXDR;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	69db      	ldr	r3, [r3, #28]
 80060e8:	3320      	adds	r3, #32
 80060ea:	60fb      	str	r3, [r7, #12]
    volatile uint8_t *rxdrp8 = (volatile uint8_t *)&spip->spi->RXDR;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	69db      	ldr	r3, [r3, #28]
 80060f0:	3330      	adds	r3, #48	; 0x30
 80060f2:	60bb      	str	r3, [r7, #8]
    *txdrp8 = (uint8_t)frame;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	701a      	strb	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 80060fc:	bf00      	nop
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	69db      	ldr	r3, [r3, #28]
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	f003 0301 	and.w	r3, r3, #1
 8006108:	2b00      	cmp	r3, #0
 800610a:	d0f8      	beq.n	80060fe <spi_lld_polled_exchange+0x4e>
      ;
    rxframe = (uint32_t)*rxdrp8;
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	b2db      	uxtb	r3, r3
 8006112:	61fb      	str	r3, [r7, #28]
 8006114:	e02b      	b.n	800616e <spi_lld_polled_exchange+0xbe>
  }
  else if (dsize <= 16U) {
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	2b10      	cmp	r3, #16
 800611a:	d818      	bhi.n	800614e <spi_lld_polled_exchange+0x9e>
    /* Frame width is between 9 and 16 bits.*/
    volatile uint16_t *txdrp16 = (volatile uint16_t *)&spip->spi->TXDR;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	69db      	ldr	r3, [r3, #28]
 8006120:	3320      	adds	r3, #32
 8006122:	617b      	str	r3, [r7, #20]
    volatile uint16_t *rxdrp16 = (volatile uint16_t *)&spip->spi->RXDR;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	69db      	ldr	r3, [r3, #28]
 8006128:	3330      	adds	r3, #48	; 0x30
 800612a:	613b      	str	r3, [r7, #16]
    *txdrp16 = (uint16_t)frame;
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	b29a      	uxth	r2, r3
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	801a      	strh	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006134:	bf00      	nop
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	69db      	ldr	r3, [r3, #28]
 800613a:	695b      	ldr	r3, [r3, #20]
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	d0f8      	beq.n	8006136 <spi_lld_polled_exchange+0x86>
      ;
    rxframe = (uint32_t)*rxdrp16;
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	881b      	ldrh	r3, [r3, #0]
 8006148:	b29b      	uxth	r3, r3
 800614a:	61fb      	str	r3, [r7, #28]
 800614c:	e00f      	b.n	800616e <spi_lld_polled_exchange+0xbe>
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->spi->TXDR = frame;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	683a      	ldr	r2, [r7, #0]
 8006154:	621a      	str	r2, [r3, #32]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006156:	bf00      	nop
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	69db      	ldr	r3, [r3, #28]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	f003 0301 	and.w	r3, r3, #1
 8006162:	2b00      	cmp	r3, #0
 8006164:	d0f8      	beq.n	8006158 <spi_lld_polled_exchange+0xa8>
      ;
    rxframe = spip->spi->RXDR;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	69db      	ldr	r3, [r3, #28]
 800616a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616c:	61fb      	str	r3, [r7, #28]
  }

  spi_lld_suspend(spip);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f7ff f999 	bl	80054a6 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return rxframe;
 8006174:	69fb      	ldr	r3, [r7, #28]
}
 8006176:	4618      	mov	r0, r3
 8006178:	3720      	adds	r7, #32
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
	...

08006180 <sai_lld_init>:

/*===========================================================================*/
/* Driver exported functions.                                                */
/*===========================================================================*/

void sai_lld_init(void) {
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0
  SAID1B.blockp = SAI1_Block_B;
  SAID1B.block = STM32_SAI_BLOCK_B;
#endif

#if STM32_SAI_USE_SAI2A
  saiObjectInit(&SAID2A);
 8006184:	4806      	ldr	r0, [pc, #24]	; (80061a0 <sai_lld_init+0x20>)
 8006186:	f7fa fe9c 	bl	8000ec2 <saiObjectInit>
  SAID2A.sai = SAI2;
 800618a:	4b05      	ldr	r3, [pc, #20]	; (80061a0 <sai_lld_init+0x20>)
 800618c:	4a05      	ldr	r2, [pc, #20]	; (80061a4 <sai_lld_init+0x24>)
 800618e:	609a      	str	r2, [r3, #8]
  /* CMSIS mapping: stm32h743xx.h exposes SAI2_Block_A (SAI_Block_TypeDef). */
  SAID2A.blockp = SAI2_Block_A;
 8006190:	4b03      	ldr	r3, [pc, #12]	; (80061a0 <sai_lld_init+0x20>)
 8006192:	4a05      	ldr	r2, [pc, #20]	; (80061a8 <sai_lld_init+0x28>)
 8006194:	60da      	str	r2, [r3, #12]
  SAID2A.block = STM32_SAI_BLOCK_A;
 8006196:	4b02      	ldr	r3, [pc, #8]	; (80061a0 <sai_lld_init+0x20>)
 8006198:	2200      	movs	r2, #0
 800619a:	741a      	strb	r2, [r3, #16]
  SAID2B.sai = SAI2;
  /* CMSIS mapping: stm32h743xx.h exposes SAI2_Block_B (SAI_Block_TypeDef). */
  SAID2B.blockp = SAI2_Block_B;
  SAID2B.block = STM32_SAI_BLOCK_B;
#endif
}
 800619c:	bf00      	nop
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	2400035c 	.word	0x2400035c
 80061a4:	40015c00 	.word	0x40015c00
 80061a8:	40015c04 	.word	0x40015c04

080061ac <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	2330      	movs	r3, #48	; 0x30
 80061b4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f383 8811 	msr	BASEPRI, r3
}
 80061bc:	bf00      	nop
}
 80061be:	bf00      	nop
}
 80061c0:	bf00      	nop
}
 80061c2:	bf00      	nop
 80061c4:	370c      	adds	r7, #12
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bc80      	pop	{r7}
 80061ca:	4770      	bx	lr

080061cc <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80061cc:	b480      	push	{r7}
 80061ce:	b083      	sub	sp, #12
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	2300      	movs	r3, #0
 80061d4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f383 8811 	msr	BASEPRI, r3
}
 80061dc:	bf00      	nop
}
 80061de:	bf00      	nop
}
 80061e0:	bf00      	nop
}
 80061e2:	bf00      	nop
 80061e4:	370c      	adds	r7, #12
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bc80      	pop	{r7}
 80061ea:	4770      	bx	lr

080061ec <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80061ec:	b580      	push	{r7, lr}
 80061ee:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80061f0:	f7ff ffdc 	bl	80061ac <chSysLockFromISR>
}
 80061f4:	bf00      	nop
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80061f8:	b580      	push	{r7, lr}
 80061fa:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80061fc:	f7ff ffe6 	bl	80061cc <chSysUnlockFromISR>
}
 8006200:	bf00      	nop
 8006202:	bd80      	pop	{r7, pc}

08006204 <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 8006204:	b580      	push	{r7, lr}
 8006206:	af00      	add	r7, sp, #0
  chSysTimerHandlerI();
 8006208:	f000 fb7a 	bl	8006900 <chSysTimerHandlerI>
}
 800620c:	bf00      	nop
 800620e:	bd80      	pop	{r7, pc}

08006210 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	460b      	mov	r3, r1
 800621a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 800621c:	4b12      	ldr	r3, [pc, #72]	; (8006268 <rccEnableAPB1L+0x58>)
 800621e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006222:	4911      	ldr	r1, [pc, #68]	; (8006268 <rccEnableAPB1L+0x58>)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4313      	orrs	r3, r2
 8006228:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 800622c:	78fb      	ldrb	r3, [r7, #3]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d008      	beq.n	8006244 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006232:	4b0d      	ldr	r3, [pc, #52]	; (8006268 <rccEnableAPB1L+0x58>)
 8006234:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006238:	490b      	ldr	r1, [pc, #44]	; (8006268 <rccEnableAPB1L+0x58>)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4313      	orrs	r3, r2
 800623e:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006242:	e008      	b.n	8006256 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006244:	4b08      	ldr	r3, [pc, #32]	; (8006268 <rccEnableAPB1L+0x58>)
 8006246:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	43db      	mvns	r3, r3
 800624e:	4906      	ldr	r1, [pc, #24]	; (8006268 <rccEnableAPB1L+0x58>)
 8006250:	4013      	ands	r3, r2
 8006252:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8006256:	4b04      	ldr	r3, [pc, #16]	; (8006268 <rccEnableAPB1L+0x58>)
 8006258:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	bc80      	pop	{r7}
 8006264:	4770      	bx	lr
 8006266:	bf00      	nop
 8006268:	58024400 	.word	0x58024400

0800626c <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 800626c:	b580      	push	{r7, lr}
 800626e:	af00      	add	r7, sp, #0
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8006270:	2101      	movs	r1, #1
 8006272:	2001      	movs	r0, #1
 8006274:	f7ff ffcc 	bl	8006210 <rccEnableAPB1L>

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8006278:	4b14      	ldr	r3, [pc, #80]	; (80062cc <st_lld_init+0x60>)
 800627a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800627c:	4a13      	ldr	r2, [pc, #76]	; (80062cc <st_lld_init+0x60>)
 800627e:	f043 0301 	orr.w	r3, r3, #1
 8006282:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8006284:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006288:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800628c:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 800628e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006292:	f04f 32ff 	mov.w	r2, #4294967295
 8006296:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8006298:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800629c:	2200      	movs	r2, #0
 800629e:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 80062a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062a4:	2200      	movs	r2, #0
 80062a6:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 80062a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062ac:	2200      	movs	r2, #0
 80062ae:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 80062b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062b4:	2200      	movs	r2, #0
 80062b6:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80062b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062bc:	2201      	movs	r2, #1
 80062be:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 80062c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062c4:	2201      	movs	r2, #1
 80062c6:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 80062c8:	bf00      	nop
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	5c001000 	.word	0x5c001000

080062d0 <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 80062d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062da:	607b      	str	r3, [r7, #4]

  sr  = timp->SR;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	603b      	str	r3, [r7, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	4013      	ands	r3, r2
 80062ec:	603b      	str	r3, [r7, #0]
  timp->SR = ~sr;
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	43da      	mvns	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	f003 0302 	and.w	r3, r3, #2
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d005      	beq.n	800630c <st_lld_serve_interrupt+0x3c>
#endif
  {
    osalSysLockFromISR();
 8006300:	f7ff ff74 	bl	80061ec <osalSysLockFromISR>
    osalOsTimerHandlerI();
 8006304:	f7ff ff7e 	bl	8006204 <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 8006308:	f7ff ff76 	bl	80061f8 <osalSysUnlockFromISR>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 800630c:	bf00      	nop
 800630e:	3708      	adds	r7, #8
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	2330      	movs	r3, #48	; 0x30
 800631c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f383 8811 	msr	BASEPRI, r3
}
 8006324:	bf00      	nop
}
 8006326:	bf00      	nop
}
 8006328:	bf00      	nop
}
 800632a:	bf00      	nop
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	bc80      	pop	{r7}
 8006332:	4770      	bx	lr

08006334 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	2300      	movs	r3, #0
 800633c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f383 8811 	msr	BASEPRI, r3
}
 8006344:	bf00      	nop
}
 8006346:	bf00      	nop
}
 8006348:	bf00      	nop
}
 800634a:	bf00      	nop
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	bc80      	pop	{r7}
 8006352:	4770      	bx	lr

08006354 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8006354:	b580      	push	{r7, lr}
 8006356:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8006358:	f7ff ffdc 	bl	8006314 <chSysLockFromISR>
}
 800635c:	bf00      	nop
 800635e:	bd80      	pop	{r7, pc}

08006360 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8006360:	b580      	push	{r7, lr}
 8006362:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8006364:	f7ff ffe6 	bl	8006334 <chSysUnlockFromISR>
}
 8006368:	bf00      	nop
 800636a:	bd80      	pop	{r7, pc}

0800636c <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8006376:	6839      	ldr	r1, [r7, #0]
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f001 ffae 	bl	80082da <chEvtBroadcastFlagsI>
}
 800637e:	bf00      	nop
 8006380:	3708      	adds	r7, #8
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}

08006386 <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 8006386:	b580      	push	{r7, lr}
 8006388:	b084      	sub	sp, #16
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
 800638e:	6039      	str	r1, [r7, #0]
  eventflags_t sts = 0;
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]

  if (isr & USART_ISR_ORE)
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	f003 0308 	and.w	r3, r3, #8
 800639a:	2b00      	cmp	r3, #0
 800639c:	d003      	beq.n	80063a6 <set_error+0x20>
    sts |= SD_OVERRUN_ERROR;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063a4:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_PE)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	f003 0301 	and.w	r3, r3, #1
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d003      	beq.n	80063b8 <set_error+0x32>
    sts |= SD_PARITY_ERROR;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f043 0320 	orr.w	r3, r3, #32
 80063b6:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_FE)
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	f003 0302 	and.w	r3, r3, #2
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d003      	beq.n	80063ca <set_error+0x44>
    sts |= SD_FRAMING_ERROR;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063c8:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_NE)
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	f003 0304 	and.w	r3, r3, #4
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d003      	beq.n	80063dc <set_error+0x56>
    sts |= SD_NOISE_ERROR;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063da:	60fb      	str	r3, [r7, #12]
  osalSysLockFromISR();
 80063dc:	f7ff ffba 	bl	8006354 <osalSysLockFromISR>
  chnAddFlagsI(sdp, sts);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	3304      	adds	r3, #4
 80063e4:	68f9      	ldr	r1, [r7, #12]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7ff ffc0 	bl	800636c <osalEventBroadcastFlagsI>
  osalSysUnlockFromISR();
 80063ec:	f7ff ffb8 	bl	8006360 <osalSysUnlockFromISR>
}
 80063f0:	bf00      	nop
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8006400:	4b05      	ldr	r3, [pc, #20]	; (8006418 <notify1+0x20>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a04      	ldr	r2, [pc, #16]	; (8006418 <notify1+0x20>)
 8006406:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800640a:	6013      	str	r3, [r2, #0]
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	bc80      	pop	{r7}
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	40011000 	.word	0x40011000

0800641c <notify5>:
  UART4->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8006424:	4b05      	ldr	r3, [pc, #20]	; (800643c <notify5+0x20>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a04      	ldr	r2, [pc, #16]	; (800643c <notify5+0x20>)
 800642a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800642e:	6013      	str	r3, [r2, #0]
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	bc80      	pop	{r7}
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	40005000 	.word	0x40005000

08006440 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af02      	add	r7, sp, #8

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8006446:	481a      	ldr	r0, [pc, #104]	; (80064b0 <sd_lld_init+0x70>)
 8006448:	f7fa fe2c 	bl	80010a4 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 800644c:	4b18      	ldr	r3, [pc, #96]	; (80064b0 <sd_lld_init+0x70>)
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	2300      	movs	r3, #0
 8006452:	2210      	movs	r2, #16
 8006454:	4917      	ldr	r1, [pc, #92]	; (80064b4 <sd_lld_init+0x74>)
 8006456:	4818      	ldr	r0, [pc, #96]	; (80064b8 <sd_lld_init+0x78>)
 8006458:	f7fa fb0f 	bl	8000a7a <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 800645c:	4b14      	ldr	r3, [pc, #80]	; (80064b0 <sd_lld_init+0x70>)
 800645e:	9300      	str	r3, [sp, #0]
 8006460:	4b16      	ldr	r3, [pc, #88]	; (80064bc <sd_lld_init+0x7c>)
 8006462:	2210      	movs	r2, #16
 8006464:	4916      	ldr	r1, [pc, #88]	; (80064c0 <sd_lld_init+0x80>)
 8006466:	4817      	ldr	r0, [pc, #92]	; (80064c4 <sd_lld_init+0x84>)
 8006468:	f7fa fbe9 	bl	8000c3e <oqObjectInit>
  SD1.usart = USART1;
 800646c:	4b10      	ldr	r3, [pc, #64]	; (80064b0 <sd_lld_init+0x70>)
 800646e:	4a16      	ldr	r2, [pc, #88]	; (80064c8 <sd_lld_init+0x88>)
 8006470:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 8006472:	4b0f      	ldr	r3, [pc, #60]	; (80064b0 <sd_lld_init+0x70>)
 8006474:	4a15      	ldr	r2, [pc, #84]	; (80064cc <sd_lld_init+0x8c>)
 8006476:	659a      	str	r2, [r3, #88]	; 0x58
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8006478:	4815      	ldr	r0, [pc, #84]	; (80064d0 <sd_lld_init+0x90>)
 800647a:	f7fa fe13 	bl	80010a4 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 800647e:	4b14      	ldr	r3, [pc, #80]	; (80064d0 <sd_lld_init+0x90>)
 8006480:	9300      	str	r3, [sp, #0]
 8006482:	2300      	movs	r3, #0
 8006484:	2210      	movs	r2, #16
 8006486:	4913      	ldr	r1, [pc, #76]	; (80064d4 <sd_lld_init+0x94>)
 8006488:	4813      	ldr	r0, [pc, #76]	; (80064d8 <sd_lld_init+0x98>)
 800648a:	f7fa faf6 	bl	8000a7a <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 800648e:	4b10      	ldr	r3, [pc, #64]	; (80064d0 <sd_lld_init+0x90>)
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	4b12      	ldr	r3, [pc, #72]	; (80064dc <sd_lld_init+0x9c>)
 8006494:	2210      	movs	r2, #16
 8006496:	4912      	ldr	r1, [pc, #72]	; (80064e0 <sd_lld_init+0xa0>)
 8006498:	4812      	ldr	r0, [pc, #72]	; (80064e4 <sd_lld_init+0xa4>)
 800649a:	f7fa fbd0 	bl	8000c3e <oqObjectInit>
  SD5.usart = UART5;
 800649e:	4b0c      	ldr	r3, [pc, #48]	; (80064d0 <sd_lld_init+0x90>)
 80064a0:	4a11      	ldr	r2, [pc, #68]	; (80064e8 <sd_lld_init+0xa8>)
 80064a2:	655a      	str	r2, [r3, #84]	; 0x54
  SD5.clock = STM32_UART5CLK;
 80064a4:	4b0a      	ldr	r3, [pc, #40]	; (80064d0 <sd_lld_init+0x90>)
 80064a6:	4a09      	ldr	r2, [pc, #36]	; (80064cc <sd_lld_init+0x8c>)
 80064a8:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 80064aa:	bf00      	nop
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	24000394 	.word	0x24000394
 80064b4:	24000454 	.word	0x24000454
 80064b8:	240003a0 	.word	0x240003a0
 80064bc:	080063f9 	.word	0x080063f9
 80064c0:	24000464 	.word	0x24000464
 80064c4:	240003c4 	.word	0x240003c4
 80064c8:	40011000 	.word	0x40011000
 80064cc:	05f5e100 	.word	0x05f5e100
 80064d0:	240003f4 	.word	0x240003f4
 80064d4:	24000474 	.word	0x24000474
 80064d8:	24000400 	.word	0x24000400
 80064dc:	0800641d 	.word	0x0800641d
 80064e0:	24000484 	.word	0x24000484
 80064e4:	24000424 	.word	0x24000424
 80064e8:	40005000 	.word	0x40005000

080064ec <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  USART_TypeDef *u = sdp->usart;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064f8:	60fb      	str	r3, [r7, #12]
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	69db      	ldr	r3, [r3, #28]
 80064fe:	613b      	str	r3, [r7, #16]
  u->ICR = isr;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	693a      	ldr	r2, [r7, #16]
 8006504:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	f003 030f 	and.w	r3, r3, #15
 800650c:	2b00      	cmp	r3, #0
 800650e:	d003      	beq.n	8006518 <sd_lld_serve_interrupt+0x2c>
    set_error(sdp, isr);
 8006510:	6939      	ldr	r1, [r7, #16]
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7ff ff37 	bl	8006386 <set_error>

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800651e:	2b00      	cmp	r3, #0
 8006520:	d01e      	beq.n	8006560 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 8006522:	f7ff ff17 	bl	8006354 <osalSysLockFromISR>
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	3304      	adds	r3, #4
 800652a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800652e:	4618      	mov	r0, r3
 8006530:	f7ff ff1c 	bl	800636c <osalEventBroadcastFlagsI>
    osalSysUnlockFromISR();
 8006534:	f7ff ff14 	bl	8006360 <osalSysUnlockFromISR>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8006538:	e012      	b.n	8006560 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 800653a:	f7ff ff0b 	bl	8006354 <osalSysLockFromISR>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006542:	b2da      	uxtb	r2, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800654a:	4013      	ands	r3, r2
 800654c:	b2db      	uxtb	r3, r3
 800654e:	4619      	mov	r1, r3
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f7fa fdbd 	bl	80010d0 <sdIncomingDataI>
    osalSysUnlockFromISR();
 8006556:	f7ff ff03 	bl	8006360 <osalSysUnlockFromISR>

    isr = u->ISR;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	69db      	ldr	r3, [r3, #28]
 800655e:	613b      	str	r3, [r7, #16]
  while (isr & USART_ISR_RXNE) {
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	f003 0320 	and.w	r3, r3, #32
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1e7      	bne.n	800653a <sd_lld_serve_interrupt+0x4e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	617b      	str	r3, [r7, #20]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006576:	2b00      	cmp	r3, #0
 8006578:	d025      	beq.n	80065c6 <sd_lld_serve_interrupt+0xda>
    while (isr & USART_ISR_TXE) {
 800657a:	e01f      	b.n	80065bc <sd_lld_serve_interrupt+0xd0>
      msg_t b;

      osalSysLockFromISR();
 800657c:	f7ff feea 	bl	8006354 <osalSysLockFromISR>
      b = oqGetI(&sdp->oqueue);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	3330      	adds	r3, #48	; 0x30
 8006584:	4618      	mov	r0, r3
 8006586:	f7fa fbc0 	bl	8000d0a <oqGetI>
 800658a:	60b8      	str	r0, [r7, #8]
      if (b < MSG_OK) {
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	2b00      	cmp	r3, #0
 8006590:	da0c      	bge.n	80065ac <sd_lld_serve_interrupt+0xc0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3304      	adds	r3, #4
 8006596:	2108      	movs	r1, #8
 8006598:	4618      	mov	r0, r3
 800659a:	f7ff fee7 	bl	800636c <osalEventBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065a4:	617b      	str	r3, [r7, #20]
        osalSysUnlockFromISR();
 80065a6:	f7ff fedb 	bl	8006360 <osalSysUnlockFromISR>
        break;
 80065aa:	e00c      	b.n	80065c6 <sd_lld_serve_interrupt+0xda>
      }
      u->TDR = b;
 80065ac:	68ba      	ldr	r2, [r7, #8]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	629a      	str	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 80065b2:	f7ff fed5 	bl	8006360 <osalSysUnlockFromISR>

      isr = u->ISR;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	69db      	ldr	r3, [r3, #28]
 80065ba:	613b      	str	r3, [r7, #16]
    while (isr & USART_ISR_TXE) {
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1da      	bne.n	800657c <sd_lld_serve_interrupt+0x90>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d024      	beq.n	800661a <sd_lld_serve_interrupt+0x12e>
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d01f      	beq.n	800661a <sd_lld_serve_interrupt+0x12e>
    osalSysLockFromISR();
 80065da:	f7ff febb 	bl	8006354 <osalSysLockFromISR>
    if (oqIsEmptyI(&sdp->oqueue)) {
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d105      	bne.n	80065f6 <sd_lld_serve_interrupt+0x10a>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d001      	beq.n	80065f6 <sd_lld_serve_interrupt+0x10a>
 80065f2:	2301      	movs	r3, #1
 80065f4:	e000      	b.n	80065f8 <sd_lld_serve_interrupt+0x10c>
 80065f6:	2300      	movs	r3, #0
 80065f8:	f003 0301 	and.w	r3, r3, #1
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d009      	beq.n	8006616 <sd_lld_serve_interrupt+0x12a>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	3304      	adds	r3, #4
 8006606:	2110      	movs	r1, #16
 8006608:	4618      	mov	r0, r3
 800660a:	f7ff feaf 	bl	800636c <osalEventBroadcastFlagsI>
      cr1 &= ~USART_CR1_TCIE;
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006614:	617b      	str	r3, [r7, #20]
    }
    osalSysUnlockFromISR();
 8006616:	f7ff fea3 	bl	8006360 <osalSysUnlockFromISR>
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	697a      	ldr	r2, [r7, #20]
 800661e:	601a      	str	r2, [r3, #0]
}
 8006620:	bf00      	nop
 8006622:	3718      	adds	r7, #24
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 8006630:	4b0c      	ldr	r3, [pc, #48]	; (8006664 <__rccResetAHB4+0x3c>)
 8006632:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006636:	490b      	ldr	r1, [pc, #44]	; (8006664 <__rccResetAHB4+0x3c>)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4313      	orrs	r3, r2
 800663c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8006640:	4b08      	ldr	r3, [pc, #32]	; (8006664 <__rccResetAHB4+0x3c>)
 8006642:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	43db      	mvns	r3, r3
 800664a:	4906      	ldr	r1, [pc, #24]	; (8006664 <__rccResetAHB4+0x3c>)
 800664c:	4013      	ands	r3, r2
 800664e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8006652:	4b04      	ldr	r3, [pc, #16]	; (8006664 <__rccResetAHB4+0x3c>)
 8006654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8006658:	bf00      	nop
 800665a:	370c      	adds	r7, #12
 800665c:	46bd      	mov	sp, r7
 800665e:	bc80      	pop	{r7}
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	58024400 	.word	0x58024400

08006668 <rccEnableAHB4>:
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	460b      	mov	r3, r1
 8006672:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB4ENR |= mask;
 8006674:	4b12      	ldr	r3, [pc, #72]	; (80066c0 <rccEnableAHB4+0x58>)
 8006676:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800667a:	4911      	ldr	r1, [pc, #68]	; (80066c0 <rccEnableAHB4+0x58>)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	4313      	orrs	r3, r2
 8006680:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8006684:	78fb      	ldrb	r3, [r7, #3]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d008      	beq.n	800669c <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 800668a:	4b0d      	ldr	r3, [pc, #52]	; (80066c0 <rccEnableAHB4+0x58>)
 800668c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8006690:	490b      	ldr	r1, [pc, #44]	; (80066c0 <rccEnableAHB4+0x58>)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4313      	orrs	r3, r2
 8006696:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 800669a:	e008      	b.n	80066ae <rccEnableAHB4+0x46>
    RCC_C1->AHB4LPENR &= ~mask;
 800669c:	4b08      	ldr	r3, [pc, #32]	; (80066c0 <rccEnableAHB4+0x58>)
 800669e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	43db      	mvns	r3, r3
 80066a6:	4906      	ldr	r1, [pc, #24]	; (80066c0 <rccEnableAHB4+0x58>)
 80066a8:	4013      	ands	r3, r2
 80066aa:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 80066ae:	4b04      	ldr	r3, [pc, #16]	; (80066c0 <rccEnableAHB4+0x58>)
 80066b0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 80066b4:	bf00      	nop
 80066b6:	370c      	adds	r7, #12
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bc80      	pop	{r7}
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	58024400 	.word	0x58024400

080066c4 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]

  gpiop->OTYPER  = config->otyper;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	689a      	ldr	r2, [r3, #8]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	68da      	ldr	r2, [r3, #12]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	691a      	ldr	r2, [r3, #16]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	695a      	ldr	r2, [r3, #20]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	699a      	ldr	r2, [r3, #24]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	601a      	str	r2, [r3, #0]
}
 8006706:	bf00      	nop
 8006708:	370c      	adds	r7, #12
 800670a:	46bd      	mov	sp, r7
 800670c:	bc80      	pop	{r7}
 800670e:	4770      	bx	lr

08006710 <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 8006710:	b580      	push	{r7, lr}
 8006712:	af00      	add	r7, sp, #0

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  __rccResetAHB4(STM32_GPIO_EN_MASK);
 8006714:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8006718:	f7ff ff86 	bl	8006628 <__rccResetAHB4>
  rccEnableAHB4(STM32_GPIO_EN_MASK, true);
 800671c:	2101      	movs	r1, #1
 800671e:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8006722:	f7ff ffa1 	bl	8006668 <rccEnableAHB4>

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 8006726:	4917      	ldr	r1, [pc, #92]	; (8006784 <stm32_gpio_init+0x74>)
 8006728:	4817      	ldr	r0, [pc, #92]	; (8006788 <stm32_gpio_init+0x78>)
 800672a:	f7ff ffcb 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 800672e:	4917      	ldr	r1, [pc, #92]	; (800678c <stm32_gpio_init+0x7c>)
 8006730:	4817      	ldr	r0, [pc, #92]	; (8006790 <stm32_gpio_init+0x80>)
 8006732:	f7ff ffc7 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 8006736:	4917      	ldr	r1, [pc, #92]	; (8006794 <stm32_gpio_init+0x84>)
 8006738:	4817      	ldr	r0, [pc, #92]	; (8006798 <stm32_gpio_init+0x88>)
 800673a:	f7ff ffc3 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 800673e:	4917      	ldr	r1, [pc, #92]	; (800679c <stm32_gpio_init+0x8c>)
 8006740:	4817      	ldr	r0, [pc, #92]	; (80067a0 <stm32_gpio_init+0x90>)
 8006742:	f7ff ffbf 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
 8006746:	4917      	ldr	r1, [pc, #92]	; (80067a4 <stm32_gpio_init+0x94>)
 8006748:	4817      	ldr	r0, [pc, #92]	; (80067a8 <stm32_gpio_init+0x98>)
 800674a:	f7ff ffbb 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 800674e:	4917      	ldr	r1, [pc, #92]	; (80067ac <stm32_gpio_init+0x9c>)
 8006750:	4817      	ldr	r0, [pc, #92]	; (80067b0 <stm32_gpio_init+0xa0>)
 8006752:	f7ff ffb7 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOG
  gpio_init(GPIOG, &gpio_default_config.PGData);
 8006756:	4917      	ldr	r1, [pc, #92]	; (80067b4 <stm32_gpio_init+0xa4>)
 8006758:	4817      	ldr	r0, [pc, #92]	; (80067b8 <stm32_gpio_init+0xa8>)
 800675a:	f7ff ffb3 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOH
  gpio_init(GPIOH, &gpio_default_config.PHData);
 800675e:	4917      	ldr	r1, [pc, #92]	; (80067bc <stm32_gpio_init+0xac>)
 8006760:	4817      	ldr	r0, [pc, #92]	; (80067c0 <stm32_gpio_init+0xb0>)
 8006762:	f7ff ffaf 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOI
  gpio_init(GPIOI, &gpio_default_config.PIData);
 8006766:	4917      	ldr	r1, [pc, #92]	; (80067c4 <stm32_gpio_init+0xb4>)
 8006768:	4817      	ldr	r0, [pc, #92]	; (80067c8 <stm32_gpio_init+0xb8>)
 800676a:	f7ff ffab 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOJ
  gpio_init(GPIOJ, &gpio_default_config.PJData);
 800676e:	4917      	ldr	r1, [pc, #92]	; (80067cc <stm32_gpio_init+0xbc>)
 8006770:	4817      	ldr	r0, [pc, #92]	; (80067d0 <stm32_gpio_init+0xc0>)
 8006772:	f7ff ffa7 	bl	80066c4 <gpio_init>
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
 8006776:	4917      	ldr	r1, [pc, #92]	; (80067d4 <stm32_gpio_init+0xc4>)
 8006778:	4817      	ldr	r0, [pc, #92]	; (80067d8 <stm32_gpio_init+0xc8>)
 800677a:	f7ff ffa3 	bl	80066c4 <gpio_init>
#endif
}
 800677e:	bf00      	nop
 8006780:	bd80      	pop	{r7, pc}
 8006782:	bf00      	nop
 8006784:	08009400 	.word	0x08009400
 8006788:	58020000 	.word	0x58020000
 800678c:	0800941c 	.word	0x0800941c
 8006790:	58020400 	.word	0x58020400
 8006794:	08009438 	.word	0x08009438
 8006798:	58020800 	.word	0x58020800
 800679c:	08009454 	.word	0x08009454
 80067a0:	58020c00 	.word	0x58020c00
 80067a4:	08009470 	.word	0x08009470
 80067a8:	58021000 	.word	0x58021000
 80067ac:	0800948c 	.word	0x0800948c
 80067b0:	58021400 	.word	0x58021400
 80067b4:	080094a8 	.word	0x080094a8
 80067b8:	58021800 	.word	0x58021800
 80067bc:	080094c4 	.word	0x080094c4
 80067c0:	58021c00 	.word	0x58021c00
 80067c4:	080094e0 	.word	0x080094e0
 80067c8:	58022000 	.word	0x58022000
 80067cc:	080094fc 	.word	0x080094fc
 80067d0:	58022400 	.word	0x58022400
 80067d4:	08009518 	.word	0x08009518
 80067d8:	58022800 	.word	0x58022800

080067dc <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 80067dc:	b580      	push	{r7, lr}
 80067de:	af00      	add	r7, sp, #0

  stm32_gpio_init();
 80067e0:	f7ff ff96 	bl	8006710 <stm32_gpio_init>
  stm32_clock_init();
 80067e4:	f7fb fe60 	bl	80024a8 <stm32_clock_init>
}
 80067e8:	bf00      	nop
 80067ea:	bd80      	pop	{r7, pc}

080067ec <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
 80067ec:	b480      	push	{r7}
 80067ee:	af00      	add	r7, sp, #0
}
 80067f0:	bf00      	nop
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bc80      	pop	{r7}
 80067f6:	4770      	bx	lr

080067f8 <__tm_calibration_object_init>:
 *
 * @param[out] tcp      pointer to the @p tm_calibration_t structure
 *
 * @notapi
 */
static inline void __tm_calibration_object_init(tm_calibration_t *tcp) {
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b08a      	sub	sp, #40	; 0x28
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	601a      	str	r2, [r3, #0]
  chTMObjectInit(&tm);
 8006806:	f107 0308 	add.w	r3, r7, #8
 800680a:	4618      	mov	r0, r3
 800680c:	f001 fb79 	bl	8007f02 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
 8006810:	2304      	movs	r3, #4
 8006812:	627b      	str	r3, [r7, #36]	; 0x24
  do {
    chTMStartMeasurementX(&tm);
 8006814:	f107 0308 	add.w	r3, r7, #8
 8006818:	4618      	mov	r0, r3
 800681a:	f001 fb8f 	bl	8007f3c <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 800681e:	f107 0308 	add.w	r3, r7, #8
 8006822:	4618      	mov	r0, r3
 8006824:	f001 fb9a 	bl	8007f5c <chTMStopMeasurementX>
    i--;
 8006828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682a:	3b01      	subs	r3, #1
 800682c:	627b      	str	r3, [r7, #36]	; 0x24
  } while (i > 0U);
 800682e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006830:	2b00      	cmp	r3, #0
 8006832:	d1ef      	bne.n	8006814 <__tm_calibration_object_init+0x1c>
  tcp->offset = tm.best;
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	601a      	str	r2, [r3, #0]
}
 800683a:	bf00      	nop
 800683c:	3728      	adds	r7, #40	; 0x28
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}

08006842 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8006842:	b480      	push	{r7}
 8006844:	b083      	sub	sp, #12
 8006846:	af00      	add	r7, sp, #0
 8006848:	2300      	movs	r3, #0
 800684a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f383 8811 	msr	BASEPRI, r3
}
 8006852:	bf00      	nop
}
 8006854:	bf00      	nop
}
 8006856:	bf00      	nop
 8006858:	370c      	adds	r7, #12
 800685a:	46bd      	mov	sp, r7
 800685c:	bc80      	pop	{r7}
 800685e:	4770      	bx	lr

08006860 <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 8006860:	b580      	push	{r7, lr}
 8006862:	af00      	add	r7, sp, #0

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8006864:	f001 fd84 	bl	8008370 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8006868:	f001 fdd6 	bl	8008418 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 800686c:	f001 fedc 	bl	8008628 <__factory_init>
#endif
}
 8006870:	bf00      	nop
 8006872:	bd80      	pop	{r7, pc}

08006874 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8006874:	b580      	push	{r7, lr}
 8006876:	b082      	sub	sp, #8
 8006878:	af00      	add	r7, sp, #0
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 800687a:	4b12      	ldr	r3, [pc, #72]	; (80068c4 <chSysInit+0x50>)
 800687c:	2201      	movs	r2, #1
 800687e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8006880:	2300      	movs	r3, #0
 8006882:	607b      	str	r3, [r7, #4]
 8006884:	e008      	b.n	8006898 <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 8006886:	4a0f      	ldr	r2, [pc, #60]	; (80068c4 <chSysInit+0x50>)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4413      	add	r3, r2
 800688e:	2200      	movs	r2, #0
 8006890:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	3301      	adds	r3, #1
 8006896:	607b      	str	r3, [r7, #4]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d0f3      	beq.n	8006886 <chSysInit+0x12>
  }

#if CH_CFG_USE_TM == TRUE
  /* Time Measurement calibration.*/
  __tm_calibration_object_init(&ch_system.tmc);
 800689e:	480a      	ldr	r0, [pc, #40]	; (80068c8 <chSysInit+0x54>)
 80068a0:	f7ff ffaa 	bl	80067f8 <__tm_calibration_object_init>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 80068a4:	f7ff ffdc 	bl	8006860 <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 80068a8:	4908      	ldr	r1, [pc, #32]	; (80068cc <chSysInit+0x58>)
 80068aa:	4809      	ldr	r0, [pc, #36]	; (80068d0 <chSysInit+0x5c>)
 80068ac:	f000 ffc6 	bl	800783c <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 80068b0:	4b04      	ldr	r3, [pc, #16]	; (80068c4 <chSysInit+0x50>)
 80068b2:	2202      	movs	r2, #2
 80068b4:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 80068b6:	f7ff ffc4 	bl	8006842 <chSysUnlock>
}
 80068ba:	bf00      	nop
 80068bc:	3708      	adds	r7, #8
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	24000494 	.word	0x24000494
 80068c8:	2400049c 	.word	0x2400049c
 80068cc:	08009534 	.word	0x08009534
 80068d0:	240004a0 	.word	0x240004a0

080068d4 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80068dc:	b672      	cpsid	i
}
 80068de:	bf00      	nop
 *          the priority mask to level 0.
 */
__STATIC_FORCEINLINE void port_disable(void) {

  __disable_irq();
}
 80068e0:	bf00      	nop

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 f9a6 	bl	8006c34 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 80068e8:	4a03      	ldr	r2, [pc, #12]	; (80068f8 <chSysHalt+0x24>)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 80068f0:	4b02      	ldr	r3, [pc, #8]	; (80068fc <chSysHalt+0x28>)
 80068f2:	2203      	movs	r2, #3
 80068f4:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 80068f6:	e7fe      	b.n	80068f6 <chSysHalt+0x22>
 80068f8:	240004a0 	.word	0x240004a0
 80068fc:	24000494 	.word	0x24000494

08006900 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8006904:	f000 fc1a 	bl	800713c <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 8006908:	bf00      	nop
 800690a:	bd80      	pop	{r7, pc}

0800690c <chSysIsCounterWithinX>:
 * @retval true         current time within the specified time window.
 * @retval false        current time not within the specified time window.
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	607a      	str	r2, [r7, #4]

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	1ad2      	subs	r2, r2, r3
                ((rtcnt_t)end - (rtcnt_t)start));
 800691e:	6879      	ldr	r1, [r7, #4]
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	1acb      	subs	r3, r1, r3
  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8006924:	429a      	cmp	r2, r3
 8006926:	bf34      	ite	cc
 8006928:	2301      	movcc	r3, #1
 800692a:	2300      	movcs	r3, #0
 800692c:	b2db      	uxtb	r3, r3
}
 800692e:	4618      	mov	r0, r3
 8006930:	3714      	adds	r7, #20
 8006932:	46bd      	mov	sp, r7
 8006934:	bc80      	pop	{r7}
 8006936:	4770      	bx	lr

08006938 <chSysPolledDelayX>:
 *
 * @param[in] cycles    number of cycles
 *
 * @xclass
 */
void chSysPolledDelayX(rtcnt_t cycles) {
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8006940:	4b0b      	ldr	r3, [pc, #44]	; (8006970 <chSysPolledDelayX+0x38>)
 8006942:	685b      	ldr	r3, [r3, #4]
  rtcnt_t start = chSysGetRealtimeCounterX();
 8006944:	60fb      	str	r3, [r7, #12]
  rtcnt_t end  = start + cycles;
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4413      	add	r3, r2
 800694c:	60bb      	str	r3, [r7, #8]

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 800694e:	bf00      	nop
 8006950:	4b07      	ldr	r3, [pc, #28]	; (8006970 <chSysPolledDelayX+0x38>)
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	68f9      	ldr	r1, [r7, #12]
 8006958:	4618      	mov	r0, r3
 800695a:	f7ff ffd7 	bl	800690c <chSysIsCounterWithinX>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	d1f5      	bne.n	8006950 <chSysPolledDelayX+0x18>
  }
}
 8006964:	bf00      	nop
 8006966:	bf00      	nop
 8006968:	3710      	adds	r7, #16
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	e0001000 	.word	0xe0001000

08006974 <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 800697c:	4b05      	ldr	r3, [pc, #20]	; (8006994 <chRFCUCollectFaultsI+0x20>)
 800697e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4313      	orrs	r3, r2
 8006984:	4a03      	ldr	r2, [pc, #12]	; (8006994 <chRFCUCollectFaultsI+0x20>)
 8006986:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8006988:	bf00      	nop
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	bc80      	pop	{r7}
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	240004a0 	.word	0x240004a0

08006998 <port_timer_get_time>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 8006998:	b580      	push	{r7, lr}
 800699a:	af00      	add	r7, sp, #0

  return stGetCounter();
 800699c:	f7f9 ff25 	bl	80007ea <stGetCounter>
 80069a0:	4603      	mov	r3, r0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	bd80      	pop	{r7, pc}

080069a6 <chVTGetSystemTimeX>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 80069a6:	b580      	push	{r7, lr}
 80069a8:	af00      	add	r7, sp, #0

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 80069aa:	f7ff fff5 	bl	8006998 <port_timer_get_time>
 80069ae:	4603      	mov	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <trace_next>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 80069b4:	b590      	push	{r4, r7, lr}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 80069c2:	f7ff fff0 	bl	80069a6 <chVTGetSystemTimeX>
 80069c6:	4603      	mov	r3, r0
 80069c8:	6063      	str	r3, [r4, #4]
 80069ca:	4b12      	ldr	r3, [pc, #72]	; (8006a14 <trace_next+0x60>)
 80069cc:	685b      	ldr	r3, [r3, #4]
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80069d4:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 80069d8:	6813      	ldr	r3, [r2, #0]
 80069da:	f361 231f 	bfi	r3, r1, #8, #24
 80069de:	6013      	str	r3, [r2, #0]
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80069e6:	f103 0210 	add.w	r2, r3, #16
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f503 6309 	add.w	r3, r3, #2192	; 0x890
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d305      	bcc.n	8006a0c <trace_next+0x58>
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8006a0c:	bf00      	nop
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd90      	pop	{r4, r7, pc}
 8006a14:	e0001000 	.word	0xe0001000

08006a18 <__trace_object_init>:
 *
 * @param[out] tbp      pointer to the @p trace_buffer_t structure
 *
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
 8006a18:	b480      	push	{r7}
 8006a1a:	b085      	sub	sp, #20
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006a26:	801a      	strh	r2, [r3, #0]
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2280      	movs	r2, #128	; 0x80
 8006a2c:	805a      	strh	r2, [r3, #2]
  tbp->ptr       = &tbp->buffer[0];
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f103 0208 	add.w	r2, r3, #8
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8006a38:	2300      	movs	r3, #0
 8006a3a:	60fb      	str	r3, [r7, #12]
 8006a3c:	e00c      	b.n	8006a58 <__trace_object_init+0x40>
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8006a3e:	687a      	ldr	r2, [r7, #4]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	011b      	lsls	r3, r3, #4
 8006a44:	4413      	add	r3, r2
 8006a46:	f103 0208 	add.w	r2, r3, #8
 8006a4a:	7813      	ldrb	r3, [r2, #0]
 8006a4c:	f36f 0302 	bfc	r3, #0, #3
 8006a50:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	3301      	adds	r3, #1
 8006a56:	60fb      	str	r3, [r7, #12]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2b7f      	cmp	r3, #127	; 0x7f
 8006a5c:	d9ef      	bls.n	8006a3e <__trace_object_init+0x26>
  }
}
 8006a5e:	bf00      	nop
 8006a60:	bf00      	nop
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bc80      	pop	{r7}
 8006a68:	4770      	bx	lr
	...

08006a6c <__trace_ready>:
 * @param[in] tp        the thread that just become ready
 * @param[in] msg       the thread ready message
 *
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8006a76:	4b18      	ldr	r3, [pc, #96]	; (8006ad8 <__trace_ready+0x6c>)
 8006a78:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006a80:	f003 0301 	and.w	r3, r3, #1
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d122      	bne.n	8006ace <__trace_ready+0x62>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006a8e:	7813      	ldrb	r3, [r2, #0]
 8006a90:	2101      	movs	r1, #1
 8006a92:	f361 0302 	bfi	r3, r1, #0, #3
 8006a96:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	f003 031f 	and.w	r3, r3, #31
 8006aaa:	b2d9      	uxtb	r1, r3
 8006aac:	7813      	ldrb	r3, [r2, #0]
 8006aae:	f361 03c7 	bfi	r3, r1, #3, #5
 8006ab2:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ac4:	683a      	ldr	r2, [r7, #0]
 8006ac6:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f7ff ff73 	bl	80069b4 <trace_next>
  }
}
 8006ace:	bf00      	nop
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	240004a0 	.word	0x240004a0

08006adc <__trace_switch>:
 * @param[in] ntp       the thread being switched in
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b084      	sub	sp, #16
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8006ae6:	4b18      	ldr	r3, [pc, #96]	; (8006b48 <__trace_switch+0x6c>)
 8006ae8:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006af0:	f003 0302 	and.w	r3, r3, #2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d123      	bne.n	8006b40 <__trace_switch+0x64>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006afe:	7813      	ldrb	r3, [r2, #0]
 8006b00:	2102      	movs	r1, #2
 8006b02:	f361 0302 	bfi	r3, r1, #0, #3
 8006b06:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006b14:	460b      	mov	r3, r1
 8006b16:	f003 031f 	and.w	r3, r3, #31
 8006b1a:	b2d9      	uxtb	r1, r3
 8006b1c:	7813      	ldrb	r3, [r2, #0]
 8006b1e:	f361 03c7 	bfi	r3, r1, #3, #5
 8006b22:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b34:	683a      	ldr	r2, [r7, #0]
 8006b36:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006b38:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f7ff ff3a 	bl	80069b4 <trace_next>
  }
}
 8006b40:	bf00      	nop
 8006b42:	3710      	adds	r7, #16
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}
 8006b48:	240004a0 	.word	0x240004a0

08006b4c <__trace_isr_enter>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b086      	sub	sp, #24
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8006b54:	4b19      	ldr	r3, [pc, #100]	; (8006bbc <__trace_isr_enter+0x70>)
 8006b56:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006b5e:	f003 0304 	and.w	r3, r3, #4
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d126      	bne.n	8006bb4 <__trace_isr_enter+0x68>
 8006b66:	2330      	movs	r3, #48	; 0x30
 8006b68:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f383 8811 	msr	BASEPRI, r3
}
 8006b70:	bf00      	nop
}
 8006b72:	bf00      	nop
}
 8006b74:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006b7c:	7813      	ldrb	r3, [r2, #0]
 8006b7e:	2103      	movs	r1, #3
 8006b80:	f361 0302 	bfi	r3, r1, #0, #3
 8006b84:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006b8c:	7813      	ldrb	r3, [r2, #0]
 8006b8e:	f36f 03c7 	bfc	r3, #3, #5
 8006b92:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8006b9e:	6978      	ldr	r0, [r7, #20]
 8006ba0:	f7ff ff08 	bl	80069b4 <trace_next>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	f383 8811 	msr	BASEPRI, r3
}
 8006bae:	bf00      	nop
}
 8006bb0:	bf00      	nop
}
 8006bb2:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8006bb4:	bf00      	nop
 8006bb6:	3718      	adds	r7, #24
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	240004a0 	.word	0x240004a0

08006bc0 <__trace_isr_leave>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b086      	sub	sp, #24
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8006bc8:	4b19      	ldr	r3, [pc, #100]	; (8006c30 <__trace_isr_leave+0x70>)
 8006bca:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006bd2:	f003 0304 	and.w	r3, r3, #4
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d126      	bne.n	8006c28 <__trace_isr_leave+0x68>
 8006bda:	2330      	movs	r3, #48	; 0x30
 8006bdc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f383 8811 	msr	BASEPRI, r3
}
 8006be4:	bf00      	nop
}
 8006be6:	bf00      	nop
}
 8006be8:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006bf0:	7813      	ldrb	r3, [r2, #0]
 8006bf2:	2104      	movs	r1, #4
 8006bf4:	f361 0302 	bfi	r3, r1, #0, #3
 8006bf8:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006c00:	7813      	ldrb	r3, [r2, #0]
 8006c02:	f36f 03c7 	bfc	r3, #3, #5
 8006c06:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8006c12:	6978      	ldr	r0, [r7, #20]
 8006c14:	f7ff fece 	bl	80069b4 <trace_next>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	f383 8811 	msr	BASEPRI, r3
}
 8006c22:	bf00      	nop
}
 8006c24:	bf00      	nop
}
 8006c26:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8006c28:	bf00      	nop
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	240004a0 	.word	0x240004a0

08006c34 <__trace_halt>:
 *
 * @param[in] reason    the halt error string
 *
 * @notapi
 */
void __trace_halt(const char *reason) {
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8006c3c:	4b11      	ldr	r3, [pc, #68]	; (8006c84 <__trace_halt+0x50>)
 8006c3e:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006c46:	f003 0308 	and.w	r3, r3, #8
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d116      	bne.n	8006c7c <__trace_halt+0x48>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006c54:	7813      	ldrb	r3, [r2, #0]
 8006c56:	2105      	movs	r1, #5
 8006c58:	f361 0302 	bfi	r3, r1, #0, #3
 8006c5c:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state         = 0;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006c64:	7813      	ldrb	r3, [r2, #0]
 8006c66:	f36f 03c7 	bfc	r3, #3, #5
 8006c6a:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.halt.reason = reason;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	f7ff fe9c 	bl	80069b4 <trace_next>
  }
}
 8006c7c:	bf00      	nop
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	240004a0 	.word	0x240004a0

08006c88 <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	4413      	add	r3, r2
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bc80      	pop	{r7}
 8006ca0:	4770      	bx	lr

08006ca2 <chTimeDiffX>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 8006ca2:	b480      	push	{r7}
 8006ca4:	b083      	sub	sp, #12
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
 8006caa:	6039      	str	r1, [r7, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8006cac:	683a      	ldr	r2, [r7, #0]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	1ad3      	subs	r3, r2, r3
  /*lint -restore*/
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	370c      	adds	r7, #12
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bc80      	pop	{r7}
 8006cba:	4770      	bx	lr

08006cbc <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]

  return (bool)(dlhp == dlhp->next);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	bf0c      	ite	eq
 8006cce:	2301      	moveq	r3, #1
 8006cd0:	2300      	movne	r3, #0
 8006cd2:	b2db      	uxtb	r3, r3
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bc80      	pop	{r7}
 8006cdc:	4770      	bx	lr

08006cde <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 8006cde:	b480      	push	{r7}
 8006ce0:	b083      	sub	sp, #12
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
 8006ce6:	6039      	str	r1, [r7, #0]

  return (bool)(dlhp->next == dlp);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	683a      	ldr	r2, [r7, #0]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	bf0c      	ite	eq
 8006cf2:	2301      	moveq	r3, #1
 8006cf4:	2300      	movne	r3, #0
 8006cf6:	b2db      	uxtb	r3, r3
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	370c      	adds	r7, #12
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bc80      	pop	{r7}
 8006d00:	4770      	bx	lr

08006d02 <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 8006d02:	b480      	push	{r7}
 8006d04:	b085      	sub	sp, #20
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	60f8      	str	r0, [r7, #12]
 8006d0a:	60b9      	str	r1, [r7, #8]
 8006d0c:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	68fa      	ldr	r2, [r7, #12]
 8006d18:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	68ba      	ldr	r2, [r7, #8]
 8006d30:	601a      	str	r2, [r3, #0]
}
 8006d32:	bf00      	nop
 8006d34:	3714      	adds	r7, #20
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bc80      	pop	{r7}
 8006d3a:	4770      	bx	lr

08006d3c <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 8006d3c:	b480      	push	{r7}
 8006d3e:	b085      	sub	sp, #20
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	68fa      	ldr	r2, [r7, #12]
 8006d52:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685a      	ldr	r2, [r3, #4]
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	68ba      	ldr	r2, [r7, #8]
 8006d64:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	605a      	str	r2, [r3, #4]
}
 8006d6c:	bf00      	nop
 8006d6e:	3714      	adds	r7, #20
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bc80      	pop	{r7}
 8006d74:	4770      	bx	lr

08006d76 <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 8006d76:	b580      	push	{r7, lr}
 8006d78:	b086      	sub	sp, #24
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	60f8      	str	r0, [r7, #12]
 8006d7e:	60b9      	str	r1, [r7, #8]
 8006d80:	607a      	str	r2, [r7, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8006d88:	e007      	b.n	8006d9a <ch_dlist_insert+0x24>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	1ad3      	subs	r3, r2, r3
 8006d92:	607b      	str	r3, [r7, #4]
    dlp = dlp->next;
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	bf8c      	ite	hi
 8006da4:	2301      	movhi	r3, #1
 8006da6:	2300      	movls	r3, #0
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1ed      	bne.n	8006d8a <ch_dlist_insert+0x14>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	68b9      	ldr	r1, [r7, #8]
 8006db2:	6978      	ldr	r0, [r7, #20]
 8006db4:	f7ff ffc2 	bl	8006d3c <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	689a      	ldr	r2, [r3, #8]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	1ad2      	subs	r2, r2, r3
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8006dca:	609a      	str	r2, [r3, #8]
}
 8006dcc:	bf00      	nop
 8006dce:	3718      	adds	r7, #24
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  ch_delta_list_t *dlp = dlhp->next;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	60fb      	str	r3, [r7, #12]

  dlhp->next       = dlp->next;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	605a      	str	r2, [r3, #4]

  return dlp;
 8006df2:	68fb      	ldr	r3, [r7, #12]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bc80      	pop	{r7}
 8006dfc:	4770      	bx	lr

08006dfe <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 8006dfe:	b480      	push	{r7}
 8006e00:	b083      	sub	sp, #12
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]

  dlp->prev->next = dlp->next;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	6812      	ldr	r2, [r2, #0]
 8006e0e:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	6852      	ldr	r2, [r2, #4]
 8006e18:	605a      	str	r2, [r3, #4]

  return dlp;
 8006e1a:	687b      	ldr	r3, [r7, #4]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bc80      	pop	{r7}
 8006e24:	4770      	bx	lr

08006e26 <port_timer_start_alarm>:
static inline void port_timer_start_alarm(systime_t time) {
 8006e26:	b580      	push	{r7, lr}
 8006e28:	b082      	sub	sp, #8
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
  stStartAlarm(time);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f7f9 fce2 	bl	80007f8 <stStartAlarm>
}
 8006e34:	bf00      	nop
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <port_timer_stop_alarm>:
static inline void port_timer_stop_alarm(void) {
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	af00      	add	r7, sp, #0
  stStopAlarm();
 8006e40:	f7f9 fce5 	bl	800080e <stStopAlarm>
}
 8006e44:	bf00      	nop
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <port_timer_set_alarm>:
static inline void port_timer_set_alarm(systime_t time) {
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  stSetAlarm(time);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f7f9 fce2 	bl	800081a <stSetAlarm>
}
 8006e56:	bf00      	nop
 8006e58:	3708      	adds	r7, #8
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	af00      	add	r7, sp, #0
  return stGetCounter();
 8006e62:	f7f9 fcc2 	bl	80007ea <stGetCounter>
 8006e66:	4603      	mov	r3, r0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	2330      	movs	r3, #48	; 0x30
 8006e74:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f383 8811 	msr	BASEPRI, r3
}
 8006e7c:	bf00      	nop
}
 8006e7e:	bf00      	nop
}
 8006e80:	bf00      	nop
}
 8006e82:	bf00      	nop
 8006e84:	370c      	adds	r7, #12
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bc80      	pop	{r7}
 8006e8a:	4770      	bx	lr

08006e8c <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	2300      	movs	r3, #0
 8006e94:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f383 8811 	msr	BASEPRI, r3
}
 8006e9c:	bf00      	nop
}
 8006e9e:	bf00      	nop
}
 8006ea0:	bf00      	nop
}
 8006ea2:	bf00      	nop
 8006ea4:	370c      	adds	r7, #12
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bc80      	pop	{r7}
 8006eaa:	4770      	bx	lr

08006eac <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8006eac:	b580      	push	{r7, lr}
 8006eae:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8006eb0:	f7ff ffd5 	bl	8006e5e <port_timer_get_time>
 8006eb4:	4603      	mov	r3, r0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	bd80      	pop	{r7, pc}

08006eba <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b086      	sub	sp, #24
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
 8006ec2:	6039      	str	r1, [r7, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8006ec4:	2302      	movs	r3, #2
 8006ec6:	617b      	str	r3, [r7, #20]

  if (delay < currdelta) {
 8006ec8:	683a      	ldr	r2, [r7, #0]
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d201      	bcs.n	8006ed4 <vt_set_alarm+0x1a>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	603b      	str	r3, [r7, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 8006ed4:	6839      	ldr	r1, [r7, #0]
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f7ff fed6 	bl	8006c88 <chTimeAddX>
 8006edc:	4603      	mov	r3, r0
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f7ff ffb2 	bl	8006e48 <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8006ee4:	f7ff ffe2 	bl	8006eac <chVTGetSystemTimeX>
 8006ee8:	6138      	str	r0, [r7, #16]
    nowdelta = chTimeDiffX(now, newnow);
 8006eea:	6939      	ldr	r1, [r7, #16]
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f7ff fed8 	bl	8006ca2 <chTimeDiffX>
 8006ef2:	60f8      	str	r0, [r7, #12]
    if (likely(nowdelta < delay)) {
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	bf34      	ite	cc
 8006efc:	2301      	movcc	r3, #1
 8006efe:	2300      	movcs	r3, #0
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d107      	bne.n	8006f16 <vt_set_alarm+0x5c>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	617b      	str	r3, [r7, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	603b      	str	r3, [r7, #0]
  while (true) {
 8006f14:	e7de      	b.n	8006ed4 <vt_set_alarm+0x1a>
      break;
 8006f16:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	2b02      	cmp	r3, #2
 8006f1c:	d902      	bls.n	8006f24 <vt_set_alarm+0x6a>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8006f1e:	2001      	movs	r0, #1
 8006f20:	f7ff fd28 	bl	8006974 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8006f24:	bf00      	nop
 8006f26:	3718      	adds	r7, #24
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b086      	sub	sp, #24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
 8006f38:	603b      	str	r3, [r7, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	60da      	str	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	68b9      	ldr	r1, [r7, #8]
 8006f44:	683a      	ldr	r2, [r7, #0]
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7ff fedb 	bl	8006d02 <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	617b      	str	r3, [r7, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 8006f50:	683a      	ldr	r2, [r7, #0]
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d201      	bcs.n	8006f5c <vt_insert_first+0x30>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	603b      	str	r3, [r7, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	6839      	ldr	r1, [r7, #0]
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7ff fe90 	bl	8006c88 <chTimeAddX>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f7ff ff5b 	bl	8006e26 <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8006f70:	f7ff ff9c 	bl	8006eac <chVTGetSystemTimeX>
 8006f74:	6138      	str	r0, [r7, #16]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8006f76:	6939      	ldr	r1, [r7, #16]
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f7ff fe92 	bl	8006ca2 <chTimeDiffX>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	4293      	cmp	r3, r2
 8006f84:	bf8c      	ite	hi
 8006f86:	2301      	movhi	r3, #1
 8006f88:	2300      	movls	r3, #0
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d10f      	bne.n	8006fb0 <vt_insert_first+0x84>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	3301      	adds	r3, #1
 8006f94:	617b      	str	r3, [r7, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 8006f96:	6979      	ldr	r1, [r7, #20]
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f7ff fe75 	bl	8006c88 <chTimeAddX>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f7ff ff51 	bl	8006e48 <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	603b      	str	r3, [r7, #0]
  while (true) {
 8006fae:	e7df      	b.n	8006f70 <vt_insert_first+0x44>
      break;
 8006fb0:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	d902      	bls.n	8006fbe <vt_insert_first+0x92>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8006fb8:	2001      	movs	r0, #1
 8006fba:	f7ff fcdb 	bl	8006974 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8006fbe:	bf00      	nop
 8006fc0:	3718      	adds	r7, #24
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}

08006fc6 <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 8006fc6:	b580      	push	{r7, lr}
 8006fc8:	b088      	sub	sp, #32
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	60f8      	str	r0, [r7, #12]
 8006fce:	60b9      	str	r1, [r7, #8]
 8006fd0:	607a      	str	r2, [r7, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 8006fd2:	f7ff ff6b 	bl	8006eac <chVTGetSystemTimeX>
 8006fd6:	61b8      	str	r0, [r7, #24]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7ff fe6e 	bl	8006cbc <ch_dlist_isempty>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d006      	beq.n	8006ff4 <vt_enqueue+0x2e>

      vt_insert_first(vtlp, vtp, now, delay);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	69ba      	ldr	r2, [r7, #24]
 8006fea:	68b9      	ldr	r1, [r7, #8]
 8006fec:	68f8      	ldr	r0, [r7, #12]
 8006fee:	f7ff ff9d 	bl	8006f2c <vt_insert_first>

      return;
 8006ff2:	e020      	b.n	8007036 <vt_enqueue+0x70>
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	69b9      	ldr	r1, [r7, #24]
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f7ff fe51 	bl	8006ca2 <chTimeDiffX>
 8007000:	6178      	str	r0, [r7, #20]
    delta    = nowdelta + delay;
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4413      	add	r3, r2
 8007008:	61fb      	str	r3, [r7, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 800700a:	69fa      	ldr	r2, [r7, #28]
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	429a      	cmp	r2, r3
 8007010:	d201      	bcs.n	8007016 <vt_enqueue+0x50>
      delta = delay;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	61fb      	str	r3, [r7, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	69fa      	ldr	r2, [r7, #28]
 800701e:	429a      	cmp	r2, r3
 8007020:	d203      	bcs.n	800702a <vt_enqueue+0x64>

      vt_set_alarm(now, delay);
 8007022:	6879      	ldr	r1, [r7, #4]
 8007024:	69b8      	ldr	r0, [r7, #24]
 8007026:	f7ff ff48 	bl	8006eba <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	68b9      	ldr	r1, [r7, #8]
 800702e:	69fa      	ldr	r2, [r7, #28]
 8007030:	4618      	mov	r0, r3
 8007032:	f7ff fea0 	bl	8006d76 <ch_dlist_insert>
}
 8007036:	3720      	adds	r7, #32
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 800703c:	b580      	push	{r7, lr}
 800703e:	b086      	sub	sp, #24
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	607a      	str	r2, [r7, #4]
 8007048:	603b      	str	r3, [r7, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 800704a:	4b0a      	ldr	r3, [pc, #40]	; (8007074 <chVTDoSetI+0x38>)
 800704c:	617b      	str	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	683a      	ldr	r2, [r7, #0]
 8007052:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8007060:	68ba      	ldr	r2, [r7, #8]
 8007062:	68f9      	ldr	r1, [r7, #12]
 8007064:	6978      	ldr	r0, [r7, #20]
 8007066:	f7ff ffae 	bl	8006fc6 <vt_enqueue>
}
 800706a:	bf00      	nop
 800706c:	3718      	adds	r7, #24
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	240004b0 	.word	0x240004b0

08007078 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8007078:	b580      	push	{r7, lr}
 800707a:	b086      	sub	sp, #24
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007080:	4b2d      	ldr	r3, [pc, #180]	; (8007138 <chVTDoResetI+0xc0>)
 8007082:	617b      	str	r3, [r7, #20]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	4611      	mov	r1, r2
 800708a:	4618      	mov	r0, r3
 800708c:	f7ff fe27 	bl	8006cde <ch_dlist_isfirst>
 8007090:	4603      	mov	r3, r0
 8007092:	f083 0301 	eor.w	r3, r3, #1
 8007096:	b2db      	uxtb	r3, r3
 8007098:	2b00      	cmp	r3, #0
 800709a:	d014      	beq.n	80070c6 <chVTDoResetI+0x4e>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4618      	mov	r0, r3
 80070a0:	f7ff fead 	bl	8006dfe <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	6899      	ldr	r1, [r3, #8]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	689a      	ldr	r2, [r3, #8]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	440a      	add	r2, r1
 80070b4:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f04f 32ff 	mov.w	r2, #4294967295
 80070c2:	609a      	str	r2, [r3, #8]

    return;
 80070c4:	e035      	b.n	8007132 <chVTDoResetI+0xba>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	4618      	mov	r0, r3
 80070ca:	f7ff fe83 	bl	8006dd4 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	4618      	mov	r0, r3
 80070d8:	f7ff fdf0 	bl	8006cbc <ch_dlist_isempty>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d002      	beq.n	80070e8 <chVTDoResetI+0x70>

    port_timer_stop_alarm();
 80070e2:	f7ff feab 	bl	8006e3c <port_timer_stop_alarm>

    return;
 80070e6:	e024      	b.n	8007132 <chVTDoResetI+0xba>
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	6899      	ldr	r1, [r3, #8]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	689a      	ldr	r2, [r3, #8]
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	440a      	add	r2, r1
 80070f8:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 80070fa:	f7ff fed7 	bl	8006eac <chVTGetSystemTimeX>
 80070fe:	6138      	str	r0, [r7, #16]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	6939      	ldr	r1, [r7, #16]
 8007106:	4618      	mov	r0, r3
 8007108:	f7ff fdcb 	bl	8006ca2 <chTimeDiffX>
 800710c:	60f8      	str	r0, [r7, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	429a      	cmp	r2, r3
 8007118:	d20a      	bcs.n	8007130 <chVTDoResetI+0xb8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	689a      	ldr	r2, [r3, #8]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	1ad3      	subs	r3, r2, r3
 8007124:	60bb      	str	r3, [r7, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 8007126:	68b9      	ldr	r1, [r7, #8]
 8007128:	6938      	ldr	r0, [r7, #16]
 800712a:	f7ff fec6 	bl	8006eba <vt_set_alarm>
 800712e:	e000      	b.n	8007132 <chVTDoResetI+0xba>
    return;
 8007130:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007132:	3718      	adds	r7, #24
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	240004b0 	.word	0x240004b0

0800713c <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 800713c:	b580      	push	{r7, lr}
 800713e:	b088      	sub	sp, #32
 8007140:	af00      	add	r7, sp, #0
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007142:	4b4d      	ldr	r3, [pc, #308]	; (8007278 <chVTDoTickI+0x13c>)
 8007144:	617b      	str	r3, [r7, #20]
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	613b      	str	r3, [r7, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 800714c:	f7ff feae 	bl	8006eac <chVTGetSystemTimeX>
 8007150:	60f8      	str	r0, [r7, #12]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	68f9      	ldr	r1, [r7, #12]
 8007158:	4618      	mov	r0, r3
 800715a:	f7ff fda2 	bl	8006ca2 <chTimeDiffX>
 800715e:	60b8      	str	r0, [r7, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	68ba      	ldr	r2, [r7, #8]
 8007166:	429a      	cmp	r2, r3
 8007168:	d366      	bcc.n	8007238 <chVTDoTickI+0xfc>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	68da      	ldr	r2, [r3, #12]
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	4619      	mov	r1, r3
 8007174:	4610      	mov	r0, r2
 8007176:	f7ff fd87 	bl	8006c88 <chTimeAddX>
 800717a:	6078      	str	r0, [r7, #4]
    vtlp->lasttime = lasttime;
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	60da      	str	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	4618      	mov	r0, r3
 8007186:	f7ff fe3a 	bl	8006dfe <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	2200      	movs	r2, #0
 800718e:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	4618      	mov	r0, r3
 8007194:	f7ff fd92 	bl	8006cbc <ch_dlist_isempty>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d001      	beq.n	80071a2 <chVTDoTickI+0x66>
      port_timer_stop_alarm();
 800719e:	f7ff fe4d 	bl	8006e3c <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 80071a2:	f7ff fe73 	bl	8006e8c <chSysUnlockFromISR>

    vtp->func(vtp, vtp->par);
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	693a      	ldr	r2, [r7, #16]
 80071ac:	6912      	ldr	r2, [r2, #16]
 80071ae:	4611      	mov	r1, r2
 80071b0:	6938      	ldr	r0, [r7, #16]
 80071b2:	4798      	blx	r3

    chSysLockFromISR();
 80071b4:	f7ff fe5a 	bl	8006e6c <chSysLockFromISR>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	695b      	ldr	r3, [r3, #20]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	bf14      	ite	ne
 80071c0:	2301      	movne	r3, #1
 80071c2:	2300      	moveq	r3, #0
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d0bd      	beq.n	8007146 <chVTDoTickI+0xa>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 80071ca:	f7ff fe6f 	bl	8006eac <chVTGetSystemTimeX>
 80071ce:	60f8      	str	r0, [r7, #12]
      nowdelta = chTimeDiffX(lasttime, now);
 80071d0:	68f9      	ldr	r1, [r7, #12]
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f7ff fd65 	bl	8006ca2 <chTimeDiffX>
 80071d8:	60b8      	str	r0, [r7, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	68ba      	ldr	r2, [r7, #8]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d905      	bls.n	80071f0 <chVTDoTickI+0xb4>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 80071e4:	2002      	movs	r0, #2
 80071e6:	f7ff fbc5 	bl	8006974 <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 80071ea:	2300      	movs	r3, #0
 80071ec:	61bb      	str	r3, [r7, #24]
 80071ee:	e004      	b.n	80071fa <chVTDoTickI+0xbe>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	695a      	ldr	r2, [r3, #20]
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	61bb      	str	r3, [r7, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	4618      	mov	r0, r3
 80071fe:	f7ff fd5d 	bl	8006cbc <ch_dlist_isempty>
 8007202:	4603      	mov	r3, r0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d006      	beq.n	8007216 <chVTDoTickI+0xda>

        vt_insert_first(vtlp, vtp, now, delay);
 8007208:	69bb      	ldr	r3, [r7, #24]
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	6939      	ldr	r1, [r7, #16]
 800720e:	6978      	ldr	r0, [r7, #20]
 8007210:	f7ff fe8c 	bl	8006f2c <vt_insert_first>

        return;
 8007214:	e02c      	b.n	8007270 <chVTDoTickI+0x134>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	4413      	add	r3, r2
 800721c:	61fb      	str	r3, [r7, #28]
      if (delta < nowdelta) {
 800721e:	69fa      	ldr	r2, [r7, #28]
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	429a      	cmp	r2, r3
 8007224:	d201      	bcs.n	800722a <chVTDoTickI+0xee>
        delta = delay;
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	61fb      	str	r3, [r7, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	6939      	ldr	r1, [r7, #16]
 800722e:	69fa      	ldr	r2, [r7, #28]
 8007230:	4618      	mov	r0, r3
 8007232:	f7ff fda0 	bl	8006d76 <ch_dlist_insert>
  while (true) {
 8007236:	e786      	b.n	8007146 <chVTDoTickI+0xa>
      break;
 8007238:	bf00      	nop
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	4618      	mov	r0, r3
 800723e:	f7ff fd3d 	bl	8006cbc <ch_dlist_isempty>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d112      	bne.n	800726e <chVTDoTickI+0x132>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	68da      	ldr	r2, [r3, #12]
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	441a      	add	r2, r3
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	60da      	str	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	689a      	ldr	r2, [r3, #8]
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	1ad2      	subs	r2, r2, r3
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	4619      	mov	r1, r3
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f7ff fe27 	bl	8006eba <vt_set_alarm>
 800726c:	e000      	b.n	8007270 <chVTDoTickI+0x134>
    return;
 800726e:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007270:	3720      	adds	r7, #32
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	240004b0 	.word	0x240004b0

0800727c <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	6812      	ldr	r2, [r2, #0]
 800728c:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	6852      	ldr	r2, [r2, #4]
 8007296:	605a      	str	r2, [r3, #4]
  return p;
 8007298:	687b      	ldr	r3, [r7, #4]
}
 800729a:	4618      	mov	r0, r3
 800729c:	370c      	adds	r7, #12
 800729e:	46bd      	mov	sp, r7
 80072a0:	bc80      	pop	{r7}
 80072a2:	4770      	bx	lr

080072a4 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 80072a4:	b480      	push	{r7}
 80072a6:	b085      	sub	sp, #20
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  ch_priority_queue_t *p = pqp->next;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	60fb      	str	r3, [r7, #12]
  pqp->next       = p->next;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	605a      	str	r2, [r3, #4]
  return p;
 80072c2:	68fb      	ldr	r3, [r7, #12]
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3714      	adds	r7, #20
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bc80      	pop	{r7}
 80072cc:	4770      	bx	lr

080072ce <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 80072ce:	b480      	push	{r7}
 80072d0:	b083      	sub	sp, #12
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
 80072d6:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio >= p->prio));
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	689a      	ldr	r2, [r3, #8]
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	bf2c      	ite	cs
 80072ea:	2301      	movcs	r3, #1
 80072ec:	2300      	movcc	r3, #0
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1f1      	bne.n	80072d8 <ch_pqueue_insert_behind+0xa>
  p->next       = pqp;
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	685a      	ldr	r2, [r3, #4]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	683a      	ldr	r2, [r7, #0]
 8007308:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	683a      	ldr	r2, [r7, #0]
 800730e:	605a      	str	r2, [r3, #4]
  return p;
 8007310:	683b      	ldr	r3, [r7, #0]
}
 8007312:	4618      	mov	r0, r3
 8007314:	370c      	adds	r7, #12
 8007316:	46bd      	mov	sp, r7
 8007318:	bc80      	pop	{r7}
 800731a:	4770      	bx	lr

0800731c <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio > p->prio));
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	689a      	ldr	r2, [r3, #8]
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	429a      	cmp	r2, r3
 8007336:	bf8c      	ite	hi
 8007338:	2301      	movhi	r3, #1
 800733a:	2300      	movls	r3, #0
 800733c:	b2db      	uxtb	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	d1f1      	bne.n	8007326 <ch_pqueue_insert_ahead+0xa>
  p->next       = pqp;
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	683a      	ldr	r2, [r7, #0]
 8007356:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	683a      	ldr	r2, [r7, #0]
 800735c:	605a      	str	r2, [r3, #4]
  return p;
 800735e:	683b      	ldr	r3, [r7, #0]
}
 8007360:	4618      	mov	r0, r3
 8007362:	370c      	adds	r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	bc80      	pop	{r7}
 8007368:	4770      	bx	lr

0800736a <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800736a:	b480      	push	{r7}
 800736c:	b083      	sub	sp, #12
 800736e:	af00      	add	r7, sp, #0
 8007370:	2330      	movs	r3, #48	; 0x30
 8007372:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f383 8811 	msr	BASEPRI, r3
}
 800737a:	bf00      	nop
}
 800737c:	bf00      	nop
}
 800737e:	bf00      	nop
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	bc80      	pop	{r7}
 8007388:	4770      	bx	lr

0800738a <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800738a:	b480      	push	{r7}
 800738c:	b083      	sub	sp, #12
 800738e:	af00      	add	r7, sp, #0
 8007390:	2300      	movs	r3, #0
 8007392:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f383 8811 	msr	BASEPRI, r3
}
 800739a:	bf00      	nop
}
 800739c:	bf00      	nop
}
 800739e:	bf00      	nop
}
 80073a0:	bf00      	nop
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bc80      	pop	{r7}
 80073a8:	4770      	bx	lr

080073aa <chVTIsArmedI>:
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 80073aa:	b480      	push	{r7}
 80073ac:	b083      	sub	sp, #12
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	bf14      	ite	ne
 80073ba:	2301      	movne	r3, #1
 80073bc:	2300      	moveq	r3, #0
 80073be:	b2db      	uxtb	r3, r3
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bc80      	pop	{r7}
 80073c8:	4770      	bx	lr

080073ca <chSemFastSignalI>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 80073ca:	b480      	push	{r7}
 80073cc:	b083      	sub	sp, #12
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  sp->cnt++;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	1c5a      	adds	r2, r3, #1
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	609a      	str	r2, [r3, #8]
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bc80      	pop	{r7}
 80073e4:	4770      	bx	lr

080073e6 <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 80073e6:	b580      	push	{r7, lr}
 80073e8:	b082      	sub	sp, #8
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f2:	4619      	mov	r1, r3
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f7ff fb39 	bl	8006a6c <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	699b      	ldr	r3, [r3, #24]
 8007406:	461a      	mov	r2, r3
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4619      	mov	r1, r3
 800740c:	4610      	mov	r0, r2
 800740e:	f7ff ff5e 	bl	80072ce <ch_pqueue_insert_behind>
 8007412:	4603      	mov	r3, r0
                                           &tp->hdr.pqueue));
}
 8007414:	4618      	mov	r0, r3
 8007416:	3708      	adds	r7, #8
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}

0800741c <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 800741c:	b580      	push	{r7, lr}
 800741e:	b082      	sub	sp, #8
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007428:	4619      	mov	r1, r3
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f7ff fb1e 	bl	8006a6c <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	699b      	ldr	r3, [r3, #24]
 800743c:	461a      	mov	r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4619      	mov	r1, r3
 8007442:	4610      	mov	r0, r2
 8007444:	f7ff ff6a 	bl	800731c <ch_pqueue_insert_ahead>
 8007448:	4603      	mov	r3, r0
                                          &tp->hdr.pqueue));
}
 800744a:	4618      	mov	r0, r3
 800744c:	3708      	adds	r7, #8
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
	...

08007454 <__sch_reschedule_ahead>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself.
 *
 * @notapi
 */
static void __sch_reschedule_ahead(void) {
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 800745a:	4b10      	ldr	r3, [pc, #64]	; (800749c <__sch_reschedule_ahead+0x48>)
 800745c:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	68db      	ldr	r3, [r3, #12]
 8007462:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	4618      	mov	r0, r3
 8007468:	f7ff ff1c 	bl	80072a4 <ch_pqueue_remove_highest>
 800746c:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	60da      	str	r2, [r3, #12]
  if (otp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }

  /* Placing in ready list ahead of peers.*/
  otp = __sch_ready_ahead(otp);
 800747c:	68b8      	ldr	r0, [r7, #8]
 800747e:	f7ff ffcd 	bl	800741c <__sch_ready_ahead>
 8007482:	60b8      	str	r0, [r7, #8]

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8007484:	68b9      	ldr	r1, [r7, #8]
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f7ff fb28 	bl	8006adc <__trace_switch>
 800748c:	68b9      	ldr	r1, [r7, #8]
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f7f8 ff96 	bl	80003c0 <__port_switch>
}
 8007494:	bf00      	nop
 8007496:	3710      	adds	r7, #16
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}
 800749c:	240004a0 	.word	0x240004a0

080074a0 <__sch_wakeup>:

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  thread_t *tp = threadref(p);
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	60fb      	str	r3, [r7, #12]

  (void)vtp;

  chSysLockFromISR();
 80074ae:	f7ff ff5c 	bl	800736a <chSysLockFromISR>
  switch (tp->state) {
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80074b8:	2b0c      	cmp	r3, #12
 80074ba:	d82f      	bhi.n	800751c <__sch_wakeup+0x7c>
 80074bc:	a201      	add	r2, pc, #4	; (adr r2, 80074c4 <__sch_wakeup+0x24>)
 80074be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c2:	bf00      	nop
 80074c4:	080074f9 	.word	0x080074f9
 80074c8:	0800751d 	.word	0x0800751d
 80074cc:	0800751d 	.word	0x0800751d
 80074d0:	080074ff 	.word	0x080074ff
 80074d4:	08007513 	.word	0x08007513
 80074d8:	08007509 	.word	0x08007509
 80074dc:	0800751d 	.word	0x0800751d
 80074e0:	08007513 	.word	0x08007513
 80074e4:	0800751d 	.word	0x0800751d
 80074e8:	0800751d 	.word	0x0800751d
 80074ec:	0800751d 	.word	0x0800751d
 80074f0:	0800751d 	.word	0x0800751d
 80074f4:	08007513 	.word	0x08007513
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 80074f8:	f7ff ff47 	bl	800738a <chSysUnlockFromISR>
    return;
 80074fc:	e019      	b.n	8007532 <__sch_wakeup+0x92>
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007502:	2200      	movs	r2, #0
 8007504:	601a      	str	r2, [r3, #0]
    break;
 8007506:	e00a      	b.n	800751e <__sch_wakeup+0x7e>
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800750c:	4618      	mov	r0, r3
 800750e:	f7ff ff5c 	bl	80073ca <chSemFastSignalI>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	4618      	mov	r0, r3
 8007516:	f7ff feb1 	bl	800727c <ch_queue_dequeue>
    break;
 800751a:	e000      	b.n	800751e <__sch_wakeup+0x7e>
  default:
    /* Any other state, nothing to do.*/
    break;
 800751c:	bf00      	nop
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f04f 32ff 	mov.w	r2, #4294967295
 8007524:	629a      	str	r2, [r3, #40]	; 0x28

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f7ff ff5d 	bl	80073e6 <__sch_ready_behind>
  chSysUnlockFromISR();
 800752c:	f7ff ff2d 	bl	800738a <chSysUnlockFromISR>

  return;
 8007530:	bf00      	nop
}
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8007538:	b580      	push	{r7, lr}
 800753a:	b082      	sub	sp, #8
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f7ff ff50 	bl	80073e6 <__sch_ready_behind>
 8007546:	4603      	mov	r3, r0
}
 8007548:	4618      	mov	r0, r3
 800754a:	3708      	adds	r7, #8
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}

08007550 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	4603      	mov	r3, r0
 8007558:	71fb      	strb	r3, [r7, #7]
  os_instance_t *oip = currcore;
 800755a:	4b10      	ldr	r3, [pc, #64]	; (800759c <chSchGoSleepS+0x4c>)
 800755c:	613b      	str	r3, [r7, #16]
  thread_t *otp = __instance_get_currthread(oip);
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	68db      	ldr	r3, [r3, #12]
 8007562:	60fb      	str	r3, [r7, #12]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	79fa      	ldrb	r2, [r7, #7]
 8007568:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	4618      	mov	r0, r3
 8007570:	f7ff fe98 	bl	80072a4 <ch_pqueue_remove_highest>
 8007574:	6178      	str	r0, [r7, #20]
  ntp->state = CH_STATE_CURRENT;
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	2201      	movs	r2, #1
 800757a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	697a      	ldr	r2, [r7, #20]
 8007582:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8007584:	68f9      	ldr	r1, [r7, #12]
 8007586:	6978      	ldr	r0, [r7, #20]
 8007588:	f7ff faa8 	bl	8006adc <__trace_switch>
 800758c:	68f9      	ldr	r1, [r7, #12]
 800758e:	6978      	ldr	r0, [r7, #20]
 8007590:	f7f8 ff16 	bl	80003c0 <__port_switch>
}
 8007594:	bf00      	nop
 8007596:	3718      	adds	r7, #24
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}
 800759c:	240004a0 	.word	0x240004a0

080075a0 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08a      	sub	sp, #40	; 0x28
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	4603      	mov	r3, r0
 80075a8:	6039      	str	r1, [r7, #0]
 80075aa:	71fb      	strb	r3, [r7, #7]
  thread_t *tp = __instance_get_currthread(currcore);
 80075ac:	4b14      	ldr	r3, [pc, #80]	; (8007600 <chSchGoSleepTimeoutS+0x60>)
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	627b      	str	r3, [r7, #36]	; 0x24

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b8:	d018      	beq.n	80075ec <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 80075ba:	f107 000c 	add.w	r0, r7, #12
 80075be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c0:	4a10      	ldr	r2, [pc, #64]	; (8007604 <chSchGoSleepTimeoutS+0x64>)
 80075c2:	6839      	ldr	r1, [r7, #0]
 80075c4:	f7ff fd3a 	bl	800703c <chVTDoSetI>
    chSchGoSleepS(newstate);
 80075c8:	79fb      	ldrb	r3, [r7, #7]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7ff ffc0 	bl	8007550 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 80075d0:	f107 030c 	add.w	r3, r7, #12
 80075d4:	4618      	mov	r0, r3
 80075d6:	f7ff fee8 	bl	80073aa <chVTIsArmedI>
 80075da:	4603      	mov	r3, r0
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d009      	beq.n	80075f4 <chSchGoSleepTimeoutS+0x54>
      chVTDoResetI(&vt);
 80075e0:	f107 030c 	add.w	r3, r7, #12
 80075e4:	4618      	mov	r0, r3
 80075e6:	f7ff fd47 	bl	8007078 <chVTDoResetI>
 80075ea:	e003      	b.n	80075f4 <chSchGoSleepTimeoutS+0x54>
    }
  }
  else {
    chSchGoSleepS(newstate);
 80075ec:	79fb      	ldrb	r3, [r7, #7]
 80075ee:	4618      	mov	r0, r3
 80075f0:	f7ff ffae 	bl	8007550 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 80075f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3728      	adds	r7, #40	; 0x28
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	240004a0 	.word	0x240004a0
 8007604:	080074a1 	.word	0x080074a1

08007608 <chSchWakeupS>:
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8007612:	4b17      	ldr	r3, [pc, #92]	; (8007670 <chSchWakeupS+0x68>)
 8007614:	60bb      	str	r3, [r7, #8]
  thread_t *otp = __instance_get_currthread(oip);
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	60fb      	str	r3, [r7, #12]
              (oip->rlist.current->hdr.pqueue.prio >= oip->rlist.pqueue.next->prio),
              "priority order violation");

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->u.rdymsg = msg;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	683a      	ldr	r2, [r7, #0]
 8007620:	629a      	str	r2, [r3, #40]	; 0x28
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.
     Note, we are favoring the path where the woken thread has higher
     priority.*/
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	689a      	ldr	r2, [r3, #8]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	429a      	cmp	r2, r3
 800762c:	bf94      	ite	ls
 800762e:	2301      	movls	r3, #1
 8007630:	2300      	movhi	r3, #0
 8007632:	b2db      	uxtb	r3, r3
 8007634:	2b00      	cmp	r3, #0
 8007636:	d003      	beq.n	8007640 <chSchWakeupS+0x38>
    (void) __sch_ready_behind(ntp);
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f7ff fed4 	bl	80073e6 <__sch_ready_behind>
    __instance_set_currthread(oip, ntp);

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
  }
}
 800763e:	e012      	b.n	8007666 <chSchWakeupS+0x5e>
    otp = __sch_ready_ahead(otp);
 8007640:	68f8      	ldr	r0, [r7, #12]
 8007642:	f7ff feeb 	bl	800741c <__sch_ready_ahead>
 8007646:	60f8      	str	r0, [r7, #12]
    ntp->state = CH_STATE_CURRENT;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    __instance_set_currthread(oip, ntp);
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	60da      	str	r2, [r3, #12]
    chSysSwitch(ntp, otp);
 8007656:	68f9      	ldr	r1, [r7, #12]
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f7ff fa3f 	bl	8006adc <__trace_switch>
 800765e:	68f9      	ldr	r1, [r7, #12]
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f7f8 fead 	bl	80003c0 <__port_switch>
}
 8007666:	bf00      	nop
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	240004a0 	.word	0x240004a0

08007674 <chSchRescheduleS>:
 * @note    Only local threads are considered, other cores are signaled
 *          and perform a reschedule locally.
 *
 * @sclass
 */
void chSchRescheduleS(void) {
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 800767a:	4b0b      	ldr	r3, [pc, #44]	; (80076a8 <chSchRescheduleS+0x34>)
 800767c:	607b      	str	r3, [r7, #4]
  thread_t *tp = __instance_get_currthread(oip);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68db      	ldr	r3, [r3, #12]
 8007682:	603b      	str	r3, [r7, #0]

  chDbgCheckClassS();

  /* Note, we are favoring the path where the reschedule is necessary
     because higher priority threads are ready.*/
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	689a      	ldr	r2, [r3, #8]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	429a      	cmp	r2, r3
 8007690:	bf8c      	ite	hi
 8007692:	2301      	movhi	r3, #1
 8007694:	2300      	movls	r3, #0
 8007696:	b2db      	uxtb	r3, r3
 8007698:	2b00      	cmp	r3, #0
 800769a:	d001      	beq.n	80076a0 <chSchRescheduleS+0x2c>
    __sch_reschedule_ahead();
 800769c:	f7ff feda 	bl	8007454 <__sch_reschedule_ahead>
  }
}
 80076a0:	bf00      	nop
 80076a2:	3708      	adds	r7, #8
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}
 80076a8:	240004a0 	.word	0x240004a0

080076ac <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 80076ac:	b480      	push	{r7}
 80076ae:	b085      	sub	sp, #20
 80076b0:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80076b2:	4b0c      	ldr	r3, [pc, #48]	; (80076e4 <chSchIsPreemptionRequired+0x38>)
 80076b4:	60fb      	str	r3, [r7, #12]
  thread_t *tp = __instance_get_currthread(oip);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	60bb      	str	r3, [r7, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	607b      	str	r3, [r7, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	603b      	str	r3, [r7, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	bf8c      	ite	hi
 80076d2:	2301      	movhi	r3, #1
 80076d4:	2300      	movls	r3, #0
 80076d6:	b2db      	uxtb	r3, r3
#endif
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3714      	adds	r7, #20
 80076dc:	46bd      	mov	sp, r7
 80076de:	bc80      	pop	{r7}
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	240004a0 	.word	0x240004a0

080076e8 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80076ee:	4b10      	ldr	r3, [pc, #64]	; (8007730 <chSchDoPreemption+0x48>)
 80076f0:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	68db      	ldr	r3, [r3, #12]
 80076f6:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7ff fdd2 	bl	80072a4 <ch_pqueue_remove_highest>
 8007700:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2201      	movs	r2, #1
 8007706:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 8007710:	68b8      	ldr	r0, [r7, #8]
 8007712:	f7ff fe83 	bl	800741c <__sch_ready_ahead>
 8007716:	60b8      	str	r0, [r7, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8007718:	68b9      	ldr	r1, [r7, #8]
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f7ff f9de 	bl	8006adc <__trace_switch>
 8007720:	68b9      	ldr	r1, [r7, #8]
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7f8 fe4c 	bl	80003c0 <__port_switch>
}
 8007728:	bf00      	nop
 800772a:	3710      	adds	r7, #16
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}
 8007730:	240004a0 	.word	0x240004a0

08007734 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]

  rfcup->mask = (rfcu_mask_t)0;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	601a      	str	r2, [r3, #0]
}
 8007742:	bf00      	nop
 8007744:	370c      	adds	r7, #12
 8007746:	46bd      	mov	sp, r7
 8007748:	bc80      	pop	{r7}
 800774a:	4770      	bx	lr

0800774c <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]

  sdp->panic_msg = NULL;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	601a      	str	r2, [r3, #0]
#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
  sdp->lock_cnt = (cnt_t)1;
#endif
}
 800775a:	bf00      	nop
 800775c:	370c      	adds	r7, #12
 800775e:	46bd      	mov	sp, r7
 8007760:	bc80      	pop	{r7}
 8007762:	4770      	bx	lr

08007764 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8007764:	b480      	push	{r7}
 8007766:	b083      	sub	sp, #12
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	605a      	str	r2, [r3, #4]
}
 8007778:	bf00      	nop
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	bc80      	pop	{r7}
 8007780:	4770      	bx	lr

08007782 <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 8007782:	b480      	push	{r7}
 8007784:	b083      	sub	sp, #12
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  pqp->next = pqp;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	609a      	str	r2, [r3, #8]
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bc80      	pop	{r7}
 80077a4:	4770      	bx	lr

080077a6 <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 80077a6:	b480      	push	{r7}
 80077a8:	b083      	sub	sp, #12
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  dlhp->next  = dlhp;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f04f 32ff 	mov.w	r2, #4294967295
 80077c0:	609a      	str	r2, [r3, #8]
}
 80077c2:	bf00      	nop
 80077c4:	370c      	adds	r7, #12
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bc80      	pop	{r7}
 80077ca:	4770      	bx	lr

080077cc <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 80077cc:	b580      	push	{r7, lr}
 80077ce:	af00      	add	r7, sp, #0
  return stGetCounter();
 80077d0:	f7f9 f80b 	bl	80007ea <stGetCounter>
 80077d4:	4603      	mov	r3, r0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	bd80      	pop	{r7, pc}

080077da <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 80077da:	b580      	push	{r7, lr}
 80077dc:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 80077de:	f7ff fff5 	bl	80077cc <port_timer_get_time>
 80077e2:	4603      	mov	r3, r0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 80077e8:	b5b0      	push	{r4, r5, r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]

  ch_dlist_init(&vtlp->dlist);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4618      	mov	r0, r3
 80077f4:	f7ff ffd7 	bl	80077a6 <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2200      	movs	r2, #0
 80077fc:	60da      	str	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 80077fe:	f7ff ffec 	bl	80077da <chVTGetSystemTimeX>
 8007802:	4603      	mov	r3, r0
 8007804:	2200      	movs	r2, #0
 8007806:	461c      	mov	r4, r3
 8007808:	4615      	mov	r5, r2
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	e9c3 4504 	strd	r4, r5, [r3, #16]
#endif
}
 8007810:	bf00      	nop
 8007812:	3708      	adds	r7, #8
 8007814:	46bd      	mov	sp, r7
 8007816:	bdb0      	pop	{r4, r5, r7, pc}

08007818 <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 8007818:	b580      	push	{r7, lr}
 800781a:	b082      	sub	sp, #8
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]

  ch_queue_init(&rp->queue);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4618      	mov	r0, r3
 8007824:	f7ff ff9e 	bl	8007764 <ch_queue_init>
}
 8007828:	bf00      	nop
 800782a:	3708      	adds	r7, #8
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
}
 8007838:	bf00      	nop
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 800783a:	e7fd      	b.n	8007838 <__idle_thread+0x8>

0800783c <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 800783c:	b580      	push	{r7, lr}
 800783e:	b08a      	sub	sp, #40	; 0x28
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 8007846:	2300      	movs	r3, #0
 8007848:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 800784a:	4a2c      	ldr	r2, [pc, #176]	; (80078fc <chInstanceObjectInit+0xc0>)
 800784c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4413      	add	r3, r2
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	605a      	str	r2, [r3, #4]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800785a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	683a      	ldr	r2, [r7, #0]
 8007860:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f000 ff84 	bl	8008770 <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4618      	mov	r0, r3
 800786c:	f7ff ff89 	bl	8007782 <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	3328      	adds	r3, #40	; 0x28
 8007874:	4618      	mov	r0, r3
 8007876:	f7ff ffcf 	bl	8007818 <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	3334      	adds	r3, #52	; 0x34
 800787e:	4618      	mov	r0, r3
 8007880:	f7ff ff58 	bl	8007734 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	3310      	adds	r3, #16
 8007888:	4618      	mov	r0, r3
 800788a:	f7ff ffad 	bl	80077e8 <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	3384      	adds	r3, #132	; 0x84
 8007892:	4618      	mov	r0, r3
 8007894:	f7ff ff5a 	bl	800774c <__dbg_object_init>

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	3388      	adds	r3, #136	; 0x88
 800789c:	4618      	mov	r0, r3
 800789e:	f7ff f8bb 	bl	8006a18 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80078a8:	2380      	movs	r3, #128	; 0x80
 80078aa:	4a15      	ldr	r2, [pc, #84]	; (8007900 <chInstanceObjectInit+0xc4>)
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 f920 	bl	8007af2 <__thd_object_init>
 80078b2:	4602      	mov	r2, r0
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	683a      	ldr	r2, [r7, #0]
 80078be:	6852      	ldr	r2, [r2, #4]
 80078c0:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	68db      	ldr	r3, [r3, #12]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 80078cc:	4b0d      	ldr	r3, [pc, #52]	; (8007904 <chInstanceObjectInit+0xc8>)
 80078ce:	60fb      	str	r3, [r7, #12]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	68db      	ldr	r3, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 80078d4:	613b      	str	r3, [r7, #16]
      .wend     = oicp->idlethread_end,
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	691b      	ldr	r3, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 80078da:	617b      	str	r3, [r7, #20]
 80078dc:	2301      	movs	r3, #1
 80078de:	61bb      	str	r3, [r7, #24]
 80078e0:	4b09      	ldr	r3, [pc, #36]	; (8007908 <chInstanceObjectInit+0xcc>)
 80078e2:	61fb      	str	r3, [r7, #28]
 80078e4:	2300      	movs	r3, #0
 80078e6:	623b      	str	r3, [r7, #32]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 80078e8:	f107 030c 	add.w	r3, r7, #12
 80078ec:	4618      	mov	r0, r3
 80078ee:	f000 f96d 	bl	8007bcc <chThdCreateI>
  }
#endif
}
 80078f2:	bf00      	nop
 80078f4:	3728      	adds	r7, #40	; 0x28
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
 80078fa:	bf00      	nop
 80078fc:	24000494 	.word	0x24000494
 8007900:	08009548 	.word	0x08009548
 8007904:	08008f50 	.word	0x08008f50
 8007908:	08007831 	.word	0x08007831

0800790c <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  lp->next = lp;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	601a      	str	r2, [r3, #0]
}
 800791a:	bf00      	nop
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	bc80      	pop	{r7}
 8007922:	4770      	bx	lr

08007924 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  return (bool)(lp->next != lp);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	429a      	cmp	r2, r3
 8007934:	bf14      	ite	ne
 8007936:	2301      	movne	r3, #1
 8007938:	2300      	moveq	r3, #0
 800793a:	b2db      	uxtb	r3, r3
}
 800793c:	4618      	mov	r0, r3
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	bc80      	pop	{r7}
 8007944:	4770      	bx	lr

08007946 <ch_list_link>:
static inline void ch_list_link(ch_list_t *lp, ch_list_t *p) {
 8007946:	b480      	push	{r7}
 8007948:	b083      	sub	sp, #12
 800794a:	af00      	add	r7, sp, #0
 800794c:	6078      	str	r0, [r7, #4]
 800794e:	6039      	str	r1, [r7, #0]
  p->next = lp->next;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	601a      	str	r2, [r3, #0]
  lp->next = p;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	683a      	ldr	r2, [r7, #0]
 800795c:	601a      	str	r2, [r3, #0]
}
 800795e:	bf00      	nop
 8007960:	370c      	adds	r7, #12
 8007962:	46bd      	mov	sp, r7
 8007964:	bc80      	pop	{r7}
 8007966:	4770      	bx	lr

08007968 <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 8007968:	b480      	push	{r7}
 800796a:	b085      	sub	sp, #20
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  ch_list_t *p = lp->next;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	60fb      	str	r3, [r7, #12]
  lp->next = p->next;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	601a      	str	r2, [r3, #0]
  return p;
 800797e:	68fb      	ldr	r3, [r7, #12]
}
 8007980:	4618      	mov	r0, r3
 8007982:	3714      	adds	r7, #20
 8007984:	46bd      	mov	sp, r7
 8007986:	bc80      	pop	{r7}
 8007988:	4770      	bx	lr

0800798a <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 800798a:	b480      	push	{r7}
 800798c:	b083      	sub	sp, #12
 800798e:	af00      	add	r7, sp, #0
 8007990:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	605a      	str	r2, [r3, #4]
}
 800799e:	bf00      	nop
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bc80      	pop	{r7}
 80079a6:	4770      	bx	lr

080079a8 <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	bf14      	ite	ne
 80079ba:	2301      	movne	r3, #1
 80079bc:	2300      	moveq	r3, #0
 80079be:	b2db      	uxtb	r3, r3
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bc80      	pop	{r7}
 80079c8:	4770      	bx	lr

080079ca <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 80079ca:	b480      	push	{r7}
 80079cc:	b083      	sub	sp, #12
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
 80079d2:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	685a      	ldr	r2, [r3, #4]
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	683a      	ldr	r2, [r7, #0]
 80079e8:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	683a      	ldr	r2, [r7, #0]
 80079ee:	605a      	str	r2, [r3, #4]
}
 80079f0:	bf00      	nop
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bc80      	pop	{r7}
 80079f8:	4770      	bx	lr

080079fa <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 80079fa:	b480      	push	{r7}
 80079fc:	b085      	sub	sp, #20
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	605a      	str	r2, [r3, #4]
  return p;
 8007a18:	68fb      	ldr	r3, [r7, #12]
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3714      	adds	r7, #20
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bc80      	pop	{r7}
 8007a22:	4770      	bx	lr

08007a24 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	6812      	ldr	r2, [r2, #0]
 8007a34:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	6852      	ldr	r2, [r2, #4]
 8007a3e:	605a      	str	r2, [r3, #4]
  return p;
 8007a40:	687b      	ldr	r3, [r7, #4]
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	370c      	adds	r7, #12
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bc80      	pop	{r7}
 8007a4a:	4770      	bx	lr

08007a4c <chSysLock>:
static inline void chSysLock(void) {
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	2330      	movs	r3, #48	; 0x30
 8007a54:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f383 8811 	msr	BASEPRI, r3
}
 8007a5c:	bf00      	nop
}
 8007a5e:	bf00      	nop
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bc80      	pop	{r7}
 8007a68:	4770      	bx	lr

08007a6a <chSysUnlock>:
static inline void chSysUnlock(void) {
 8007a6a:	b480      	push	{r7}
 8007a6c:	b083      	sub	sp, #12
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	2300      	movs	r3, #0
 8007a72:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f383 8811 	msr	BASEPRI, r3
}
 8007a7a:	bf00      	nop
}
 8007a7c:	bf00      	nop
}
 8007a7e:	bf00      	nop
 8007a80:	370c      	adds	r7, #12
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bc80      	pop	{r7}
 8007a86:	4770      	bx	lr

08007a88 <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 8007a88:	b480      	push	{r7}
 8007a8a:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 8007a8c:	4b02      	ldr	r3, [pc, #8]	; (8007a98 <chThdGetSelfX+0x10>)
 8007a8e:	68db      	ldr	r3, [r3, #12]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bc80      	pop	{r7}
 8007a96:	4770      	bx	lr
 8007a98:	240004a0 	.word	0x240004a0

08007a9c <chThdGetWorkingAreaX>:
static inline stkalign_t *chThdGetWorkingAreaX(thread_t *tp) {
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  return tp->wabase;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6a1b      	ldr	r3, [r3, #32]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bc80      	pop	{r7}
 8007ab0:	4770      	bx	lr

08007ab2 <chThdSleepS>:
static inline void chThdSleepS(sysinterval_t ticks) {
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b082      	sub	sp, #8
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8007aba:	6879      	ldr	r1, [r7, #4]
 8007abc:	2008      	movs	r0, #8
 8007abe:	f7ff fd6f 	bl	80075a0 <chSchGoSleepTimeoutS>
}
 8007ac2:	bf00      	nop
 8007ac4:	3708      	adds	r7, #8
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b084      	sub	sp, #16
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	6078      	str	r0, [r7, #4]
 8007ad2:	6039      	str	r1, [r7, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7ff ff8f 	bl	80079fa <ch_queue_fifo_remove>
 8007adc:	60f8      	str	r0, [r7, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	683a      	ldr	r2, [r7, #0]
 8007ae2:	629a      	str	r2, [r3, #40]	; 0x28
  (void) chSchReadyI(tp);
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	f7ff fd27 	bl	8007538 <chSchReadyI>
}
 8007aea:	bf00      	nop
 8007aec:	3710      	adds	r7, #16
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b084      	sub	sp, #16
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	60f8      	str	r0, [r7, #12]
 8007afa:	60b9      	str	r1, [r7, #8]
 8007afc:	607a      	str	r2, [r7, #4]
 8007afe:	603b      	str	r3, [r7, #0]

  tp->hdr.pqueue.prio   = prio;
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	683a      	ldr	r2, [r7, #0]
 8007b04:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	2202      	movs	r2, #2
 8007b0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  tp->flags             = CH_FLAG_MODE_STATIC;
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tp->owner             = oip;
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	68fa      	ldr	r2, [r7, #12]
 8007b1a:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	641a      	str	r2, [r3, #64]	; 0x40
  tp->mtxlist           = NULL;
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	2200      	movs	r2, #0
 8007b26:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	639a      	str	r2, [r3, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	2201      	movs	r2, #1
 8007b32:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  tp->name              = name;
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	3310      	adds	r3, #16
 8007b46:	4619      	mov	r1, r3
 8007b48:	4610      	mov	r0, r2
 8007b4a:	f7ff ff3e 	bl	80079ca <ch_queue_insert>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	332c      	adds	r3, #44	; 0x2c
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7ff feda 	bl	800790c <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	3330      	adds	r3, #48	; 0x30
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7ff ff14 	bl	800798a <ch_queue_init>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 8007b62:	68bb      	ldr	r3, [r7, #8]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3710      	adds	r7, #16
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}

08007b6c <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b084      	sub	sp, #16
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	3b48      	subs	r3, #72	; 0x48
 8007b7a:	60fb      	str	r3, [r7, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	685a      	ldr	r2, [r3, #4]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	60da      	str	r2, [r3, #12]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	691a      	ldr	r2, [r3, #16]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	601a      	str	r2, [r3, #0]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	695a      	ldr	r2, [r3, #20]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	605a      	str	r2, [r3, #4]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	4a07      	ldr	r2, [pc, #28]	; (8007bc4 <chThdCreateSuspendedI+0x58>)
 8007ba8:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681a      	ldr	r2, [r3, #0]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	68f9      	ldr	r1, [r7, #12]
 8007bb4:	4804      	ldr	r0, [pc, #16]	; (8007bc8 <chThdCreateSuspendedI+0x5c>)
 8007bb6:	f7ff ff9c 	bl	8007af2 <__thd_object_init>
 8007bba:	4603      	mov	r3, r0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	080003d1 	.word	0x080003d1
 8007bc8:	240004a0 	.word	0x240004a0

08007bcc <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b082      	sub	sp, #8
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f7ff ffc9 	bl	8007b6c <chThdCreateSuspendedI>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7ff fcab 	bl	8007538 <chSchReadyI>
 8007be2:	4603      	mov	r3, r0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3708      	adds	r7, #8
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b086      	sub	sp, #24
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	607a      	str	r2, [r7, #4]
 8007bf8:	603b      	str	r3, [r7, #0]

#if CH_DBG_FILL_THREADS == TRUE
  __thd_stackfill((uint8_t *)wsp, (uint8_t *)wsp + size);
#endif

  chSysLock();
 8007bfa:	f7ff ff27 	bl	8007a4c <chSysLock>

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)wsp + size -
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	3b48      	subs	r3, #72	; 0x48
 8007c02:	68fa      	ldr	r2, [r7, #12]
 8007c04:	4413      	add	r3, r2
 8007c06:	617b      	str	r3, [r7, #20]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = (stkalign_t *)wsp;
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	60da      	str	r2, [r3, #12]
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	683a      	ldr	r2, [r7, #0]
 8007c1e:	601a      	str	r2, [r3, #0]
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	6a3a      	ldr	r2, [r7, #32]
 8007c26:	605a      	str	r2, [r3, #4]
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	4a09      	ldr	r2, [pc, #36]	; (8007c54 <chThdCreateStatic+0x68>)
 8007c2e:	621a      	str	r2, [r3, #32]

  tp = __thd_object_init(currcore, tp, "noname", prio);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a09      	ldr	r2, [pc, #36]	; (8007c58 <chThdCreateStatic+0x6c>)
 8007c34:	6979      	ldr	r1, [r7, #20]
 8007c36:	4809      	ldr	r0, [pc, #36]	; (8007c5c <chThdCreateStatic+0x70>)
 8007c38:	f7ff ff5b 	bl	8007af2 <__thd_object_init>
 8007c3c:	6178      	str	r0, [r7, #20]

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 8007c3e:	2100      	movs	r1, #0
 8007c40:	6978      	ldr	r0, [r7, #20]
 8007c42:	f7ff fce1 	bl	8007608 <chSchWakeupS>
  chSysUnlock();
 8007c46:	f7ff ff10 	bl	8007a6a <chSysUnlock>

  return tp;
 8007c4a:	697b      	ldr	r3, [r7, #20]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3718      	adds	r7, #24
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	080003d1 	.word	0x080003d1
 8007c58:	08008f58 	.word	0x08008f58
 8007c5c:	240004a0 	.word	0x240004a0

08007c60 <chThdRelease>:
 *
 * @param[in] tp        pointer to the thread
 *
 * @api
 */
void chThdRelease(thread_t *tp) {
 8007c60:	b590      	push	{r4, r7, lr}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]

  chSysLock();
 8007c68:	f7ff fef0 	bl	8007a4c <chSysLock>
  chDbgAssert(tp->refs > (trefs_t)0, "not referenced");
  tp->refs--;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007c72:	3b01      	subs	r3, #1
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  /* If the references counter reaches zero and the thread is in its
     terminated state then the memory can be returned to the proper
     allocator.*/
  if ((tp->refs == (trefs_t)0) && (tp->state == CH_STATE_FINAL)) {
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d129      	bne.n	8007cda <chThdRelease+0x7a>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007c8c:	2b0f      	cmp	r3, #15
 8007c8e:	d124      	bne.n	8007cda <chThdRelease+0x7a>
    REG_REMOVE(tp);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	3310      	adds	r3, #16
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7ff fec5 	bl	8007a24 <ch_queue_dequeue>
    chSysUnlock();
 8007c9a:	f7ff fee6 	bl	8007a6a <chSysUnlock>

#if CH_CFG_USE_DYNAMIC == TRUE
    switch (tp->flags & CH_FLAG_MODE_MASK) {
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007ca4:	f003 0303 	and.w	r3, r3, #3
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d002      	beq.n	8007cb2 <chThdRelease+0x52>
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d008      	beq.n	8007cc2 <chThdRelease+0x62>
      chPoolFree(tp->mpool, chThdGetWorkingAreaX(tp));
      break;
#endif
    default:
      /* Nothing else to do for static threads.*/
      break;
 8007cb0:	e012      	b.n	8007cd8 <chThdRelease+0x78>
      chHeapFree(chThdGetWorkingAreaX(tp));
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f7ff fef2 	bl	8007a9c <chThdGetWorkingAreaX>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f000 fbc2 	bl	8008444 <chHeapFree>
      break;
 8007cc0:	e00a      	b.n	8007cd8 <chThdRelease+0x78>
      chPoolFree(tp->mpool, chThdGetWorkingAreaX(tp));
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f7ff fee8 	bl	8007a9c <chThdGetWorkingAreaX>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	4619      	mov	r1, r3
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f000 fc6d 	bl	80085b0 <chPoolFree>
      break;
 8007cd6:	bf00      	nop
    }
#endif /* CH_CFG_USE_DYNAMIC == TRUE */
    return;
 8007cd8:	e001      	b.n	8007cde <chThdRelease+0x7e>
  }
  chSysUnlock();
 8007cda:	f7ff fec6 	bl	8007a6a <chSysUnlock>
}
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd90      	pop	{r4, r7, pc}

08007ce4 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]

  chSysLock();
 8007cec:	f7ff feae 	bl	8007a4c <chSysLock>
  chThdExitS(msg);
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f000 f804 	bl	8007cfe <chThdExitS>
  /* The thread never returns here.*/
}
 8007cf6:	bf00      	nop
 8007cf8:	3708      	adds	r7, #8
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}

08007cfe <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8007cfe:	b580      	push	{r7, lr}
 8007d00:	b084      	sub	sp, #16
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 8007d06:	f7ff febf 	bl	8007a88 <chThdGetSelfX>
 8007d0a:	60f8      	str	r0, [r7, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	629a      	str	r2, [r3, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8007d12:	e008      	b.n	8007d26 <chThdExitS+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	332c      	adds	r3, #44	; 0x2c
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f7ff fe25 	bl	8007968 <ch_list_unlink>
 8007d1e:	4603      	mov	r3, r0
 8007d20:	4618      	mov	r0, r3
 8007d22:	f7ff fc09 	bl	8007538 <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	332c      	adds	r3, #44	; 0x2c
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f7ff fdfa 	bl	8007924 <ch_list_notempty>
 8007d30:	4603      	mov	r3, r0
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1ee      	bne.n	8007d14 <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	bf0c      	ite	eq
 8007d40:	2301      	moveq	r3, #1
 8007d42:	2300      	movne	r3, #0
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d010      	beq.n	8007d6c <chThdExitS+0x6e>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007d50:	f003 0303 	and.w	r3, r3, #3
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	bf0c      	ite	eq
 8007d58:	2301      	moveq	r3, #1
 8007d5a:	2300      	movne	r3, #0
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d004      	beq.n	8007d6c <chThdExitS+0x6e>
      REG_REMOVE(currtp);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	3310      	adds	r3, #16
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7ff fe5c 	bl	8007a24 <ch_queue_dequeue>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8007d6c:	200f      	movs	r0, #15
 8007d6e:	f7ff fbef 	bl	8007550 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 8007d72:	bf00      	nop
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <chThdWait>:
 * @param[in] tp        pointer to the thread
 * @return              The exit code from the terminated thread.
 *
 * @api
 */
msg_t chThdWait(thread_t *tp) {
 8007d7a:	b580      	push	{r7, lr}
 8007d7c:	b084      	sub	sp, #16
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 8007d82:	f7ff fe81 	bl	8007a88 <chThdGetSelfX>
 8007d86:	60b8      	str	r0, [r7, #8]
  msg_t msg;

  chDbgCheck(tp != NULL);

  chSysLock();
 8007d88:	f7ff fe60 	bl	8007a4c <chSysLock>
  chDbgAssert(tp != currtp, "waiting self");
#if CH_CFG_USE_REGISTRY == TRUE
  chDbgAssert(tp->refs > (trefs_t)0, "no references");
#endif

  if (likely(tp->state != CH_STATE_FINAL)) {
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007d92:	2b0f      	cmp	r3, #15
 8007d94:	bf14      	ite	ne
 8007d96:	2301      	movne	r3, #1
 8007d98:	2300      	moveq	r3, #0
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d009      	beq.n	8007db4 <chThdWait+0x3a>
    ch_list_link(&tp->waiting, &currtp->hdr.list);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	332c      	adds	r3, #44	; 0x2c
 8007da4:	68ba      	ldr	r2, [r7, #8]
 8007da6:	4611      	mov	r1, r2
 8007da8:	4618      	mov	r0, r3
 8007daa:	f7ff fdcc 	bl	8007946 <ch_list_link>
    chSchGoSleepS(CH_STATE_WTEXIT);
 8007dae:	2009      	movs	r0, #9
 8007db0:	f7ff fbce 	bl	8007550 <chSchGoSleepS>
  }
  msg = tp->u.exitcode;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007db8:	60fb      	str	r3, [r7, #12]
  chSysUnlock();
 8007dba:	f7ff fe56 	bl	8007a6a <chSysUnlock>

#if CH_CFG_USE_REGISTRY == TRUE
  /* Releasing a reference to the thread.*/
  chThdRelease(tp);
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f7ff ff4e 	bl	8007c60 <chThdRelease>
#endif

  return msg;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3710      	adds	r7, #16
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}

08007dce <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8007dce:	b580      	push	{r7, lr}
 8007dd0:	b082      	sub	sp, #8
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]

  chSysLock();
 8007dd6:	f7ff fe39 	bl	8007a4c <chSysLock>
  chThdSleepS(time);
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f7ff fe69 	bl	8007ab2 <chThdSleepS>
  chSysUnlock();
 8007de0:	f7ff fe43 	bl	8007a6a <chSysUnlock>
}
 8007de4:	bf00      	nop
 8007de6:	3708      	adds	r7, #8
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b084      	sub	sp, #16
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]

  if (*trp != NULL) {
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d00b      	beq.n	8007e16 <chThdResumeI+0x2a>
    thread_t *tp = *trp;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	60fb      	str	r3, [r7, #12]

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	683a      	ldr	r2, [r7, #0]
 8007e0e:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8007e10:	68f8      	ldr	r0, [r7, #12]
 8007e12:	f7ff fb91 	bl	8007538 <chSchReadyI>
  }
}
 8007e16:	bf00      	nop
 8007e18:	3710      	adds	r7, #16
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}

08007e1e <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b084      	sub	sp, #16
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
 8007e26:	6039      	str	r1, [r7, #0]
  thread_t *currtp = chThdGetSelfX();
 8007e28:	f7ff fe2e 	bl	8007a88 <chThdGetSelfX>
 8007e2c:	60f8      	str	r0, [r7, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	bf0c      	ite	eq
 8007e34:	2301      	moveq	r3, #1
 8007e36:	2300      	movne	r3, #0
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d002      	beq.n	8007e44 <chThdEnqueueTimeoutS+0x26>
    return MSG_TIMEOUT;
 8007e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8007e42:	e009      	b.n	8007e58 <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	68f9      	ldr	r1, [r7, #12]
 8007e48:	4618      	mov	r0, r3
 8007e4a:	f7ff fdbe 	bl	80079ca <ch_queue_insert>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8007e4e:	6839      	ldr	r1, [r7, #0]
 8007e50:	2004      	movs	r0, #4
 8007e52:	f7ff fba5 	bl	80075a0 <chSchGoSleepTimeoutS>
 8007e56:	4603      	mov	r3, r0
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3710      	adds	r7, #16
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f7ff fd9b 	bl	80079a8 <ch_queue_notempty>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d003      	beq.n	8007e80 <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 8007e78:	6839      	ldr	r1, [r7, #0]
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f7ff fe25 	bl	8007aca <chThdDoDequeueNextI>
  }
}
 8007e80:	bf00      	nop
 8007e82:	3708      	adds	r7, #8
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <tm_stop>:
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {
 8007e88:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8007e8c:	b085      	sub	sp, #20
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	60f8      	str	r0, [r7, #12]
 8007e92:	60b9      	str	r1, [r7, #8]
 8007e94:	607a      	str	r2, [r7, #4]

  tmp->n++;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	1c5a      	adds	r2, r3, #1
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	60da      	str	r2, [r3, #12]
  tmp->last = (now - tmp->last) - offset;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	689b      	ldr	r3, [r3, #8]
 8007ea4:	68ba      	ldr	r2, [r7, #8]
 8007ea6:	1ad2      	subs	r2, r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	1ad2      	subs	r2, r2, r3
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	609a      	str	r2, [r3, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007eb6:	68f9      	ldr	r1, [r7, #12]
 8007eb8:	6889      	ldr	r1, [r1, #8]
 8007eba:	2000      	movs	r0, #0
 8007ebc:	460c      	mov	r4, r1
 8007ebe:	4605      	mov	r5, r0
 8007ec0:	eb12 0804 	adds.w	r8, r2, r4
 8007ec4:	eb43 0905 	adc.w	r9, r3, r5
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	e9c3 8904 	strd	r8, r9, [r3, #16]
  if (tmp->last > tmp->worst) {
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	689a      	ldr	r2, [r3, #8]
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	d903      	bls.n	8007ee2 <tm_stop+0x5a>
    tmp->worst = tmp->last;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	689a      	ldr	r2, [r3, #8]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	605a      	str	r2, [r3, #4]
  }
  if (tmp->last < tmp->best) {
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	689a      	ldr	r2, [r3, #8]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d203      	bcs.n	8007ef6 <tm_stop+0x6e>
    tmp->best = tmp->last;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	689a      	ldr	r2, [r3, #8]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	601a      	str	r2, [r3, #0]
  }
}
 8007ef6:	bf00      	nop
 8007ef8:	3714      	adds	r7, #20
 8007efa:	46bd      	mov	sp, r7
 8007efc:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8007f00:	4770      	bx	lr

08007f02 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8007f02:	b480      	push	{r7}
 8007f04:	b083      	sub	sp, #12
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	6078      	str	r0, [r7, #4]

  tmp->best       = (rtcnt_t)-1;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f10:	601a      	str	r2, [r3, #0]
  tmp->worst      = (rtcnt_t)0;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2200      	movs	r2, #0
 8007f16:	605a      	str	r2, [r3, #4]
  tmp->last       = (rtcnt_t)0;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	609a      	str	r2, [r3, #8]
  tmp->n          = (ucnt_t)0;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	60da      	str	r2, [r3, #12]
  tmp->cumulative = (rttime_t)0;
 8007f24:	6879      	ldr	r1, [r7, #4]
 8007f26:	f04f 0200 	mov.w	r2, #0
 8007f2a:	f04f 0300 	mov.w	r3, #0
 8007f2e:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8007f32:	bf00      	nop
 8007f34:	370c      	adds	r7, #12
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bc80      	pop	{r7}
 8007f3a:	4770      	bx	lr

08007f3c <chTMStartMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p TimeMeasurement structure
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  return DWT->CYCCNT;
 8007f44:	4b04      	ldr	r3, [pc, #16]	; (8007f58 <chTMStartMeasurementX+0x1c>)
 8007f46:	685a      	ldr	r2, [r3, #4]

  tmp->last = chSysGetRealtimeCounterX();
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	609a      	str	r2, [r3, #8]
}
 8007f4c:	bf00      	nop
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bc80      	pop	{r7}
 8007f54:	4770      	bx	lr
 8007f56:	bf00      	nop
 8007f58:	e0001000 	.word	0xe0001000

08007f5c <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b082      	sub	sp, #8
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	4b05      	ldr	r3, [pc, #20]	; (8007f7c <chTMStopMeasurementX+0x20>)
 8007f66:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8007f68:	4a05      	ldr	r2, [pc, #20]	; (8007f80 <chTMStopMeasurementX+0x24>)
 8007f6a:	6892      	ldr	r2, [r2, #8]
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f7ff ff8a 	bl	8007e88 <tm_stop>
}
 8007f74:	bf00      	nop
 8007f76:	3708      	adds	r7, #8
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}
 8007f7c:	e0001000 	.word	0xe0001000
 8007f80:	24000494 	.word	0x24000494

08007f84 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	687a      	ldr	r2, [r7, #4]
 8007f96:	605a      	str	r2, [r3, #4]
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bc80      	pop	{r7}
 8007fa0:	4770      	bx	lr

08007fa2 <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 8007fa2:	b480      	push	{r7}
 8007fa4:	b083      	sub	sp, #12
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	bf14      	ite	ne
 8007fb4:	2301      	movne	r3, #1
 8007fb6:	2300      	moveq	r3, #0
 8007fb8:	b2db      	uxtb	r3, r3
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	370c      	adds	r7, #12
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bc80      	pop	{r7}
 8007fc2:	4770      	bx	lr

08007fc4 <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 8007fc4:	b480      	push	{r7}
 8007fc6:	b085      	sub	sp, #20
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	605a      	str	r2, [r3, #4]
  return p;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3714      	adds	r7, #20
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bc80      	pop	{r7}
 8007fec:	4770      	bx	lr

08007fee <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8007fee:	b480      	push	{r7}
 8007ff0:	b083      	sub	sp, #12
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	6812      	ldr	r2, [r2, #0]
 8007ffe:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	6852      	ldr	r2, [r2, #4]
 8008008:	605a      	str	r2, [r3, #4]
  return p;
 800800a:	687b      	ldr	r3, [r7, #4]
}
 800800c:	4618      	mov	r0, r3
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	bc80      	pop	{r7}
 8008014:	4770      	bx	lr

08008016 <chSysLock>:
static inline void chSysLock(void) {
 8008016:	b480      	push	{r7}
 8008018:	b083      	sub	sp, #12
 800801a:	af00      	add	r7, sp, #0
 800801c:	2330      	movs	r3, #48	; 0x30
 800801e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f383 8811 	msr	BASEPRI, r3
}
 8008026:	bf00      	nop
}
 8008028:	bf00      	nop
}
 800802a:	bf00      	nop
 800802c:	370c      	adds	r7, #12
 800802e:	46bd      	mov	sp, r7
 8008030:	bc80      	pop	{r7}
 8008032:	4770      	bx	lr

08008034 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
 800803a:	2300      	movs	r3, #0
 800803c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f383 8811 	msr	BASEPRI, r3
}
 8008044:	bf00      	nop
}
 8008046:	bf00      	nop
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	bc80      	pop	{r7}
 8008050:	4770      	bx	lr

08008052 <ch_sch_prio_insert>:
/*===========================================================================*/

/* If the performance code path has been chosen then all the following
   functions are inlined into the various kernel modules.*/
#if CH_CFG_OPTIMIZE_SPEED == TRUE
static inline void ch_sch_prio_insert(ch_queue_t *qp, ch_queue_t *tp) {
 8008052:	b480      	push	{r7}
 8008054:	b085      	sub	sp, #20
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]

  ch_queue_t *cp = qp;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	60fb      	str	r3, [r7, #12]
  do {
    cp = cp->next;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	60fb      	str	r3, [r7, #12]
  } while ((cp != qp) &&
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	429a      	cmp	r2, r3
 800806c:	d005      	beq.n	800807a <ch_sch_prio_insert+0x28>
           (threadref(cp)->hdr.pqueue.prio >= threadref(tp)->hdr.pqueue.prio));
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	689a      	ldr	r2, [r3, #8]
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	689b      	ldr	r3, [r3, #8]
  } while ((cp != qp) &&
 8008076:	429a      	cmp	r2, r3
 8008078:	d2f2      	bcs.n	8008060 <ch_sch_prio_insert+0xe>
  tp->next       = cp;
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	601a      	str	r2, [r3, #0]
  tp->prev       = cp->prev;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	685a      	ldr	r2, [r3, #4]
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	605a      	str	r2, [r3, #4]
  tp->prev->next = tp;
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	683a      	ldr	r2, [r7, #0]
 800808e:	601a      	str	r2, [r3, #0]
  cp->prev       = tp;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	683a      	ldr	r2, [r7, #0]
 8008094:	605a      	str	r2, [r3, #4]
}
 8008096:	bf00      	nop
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	bc80      	pop	{r7}
 800809e:	4770      	bx	lr

080080a0 <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 80080a0:	b480      	push	{r7}
 80080a2:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 80080a4:	4b02      	ldr	r3, [pc, #8]	; (80080b0 <chThdGetSelfX+0x10>)
 80080a6:	68db      	ldr	r3, [r3, #12]
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bc80      	pop	{r7}
 80080ae:	4770      	bx	lr
 80080b0:	240004a0 	.word	0x240004a0

080080b4 <chMtxQueueNotEmptyS>:
 * @param[out] mp       pointer to a @p mutex_t structure
 * @return              The mutex queue status.
 *
 * @sclass
 */
static inline bool chMtxQueueNotEmptyS(mutex_t *mp) {
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b082      	sub	sp, #8
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]

  chDbgCheckClassS();

  return ch_queue_notempty(&mp->queue);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4618      	mov	r0, r3
 80080c0:	f7ff ff6f 	bl	8007fa2 <ch_queue_notempty>
 80080c4:	4603      	mov	r3, r0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3708      	adds	r7, #8
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}

080080ce <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 80080ce:	b580      	push	{r7, lr}
 80080d0:	b082      	sub	sp, #8
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6078      	str	r0, [r7, #4]

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	4618      	mov	r0, r3
 80080da:	f7ff ff53 	bl	8007f84 <ch_queue_init>
  mp->owner = NULL;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 80080e4:	bf00      	nop
 80080e6:	3708      	adds	r7, #8
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <chMtxLock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxLock(mutex_t *mp) {
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b082      	sub	sp, #8
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]

  chSysLock();
 80080f4:	f7ff ff8f 	bl	8008016 <chSysLock>
  chMtxLockS(mp);
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 f806 	bl	800810a <chMtxLockS>
  chSysUnlock();
 80080fe:	f7ff ff99 	bl	8008034 <chSysUnlock>
}
 8008102:	bf00      	nop
 8008104:	3708      	adds	r7, #8
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}

0800810a <chMtxLockS>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
 800810a:	b590      	push	{r4, r7, lr}
 800810c:	b085      	sub	sp, #20
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 8008112:	f7ff ffc5 	bl	80080a0 <chThdGetSelfX>
 8008116:	60f8      	str	r0, [r7, #12]

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d04e      	beq.n	80081be <chMtxLockS+0xb4>
    else {
#endif
      /* Priority inheritance protocol; explores the thread-mutex dependencies
         boosting the priority of all the affected threads to equal the
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	60bb      	str	r3, [r7, #8]

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8008126:	e037      	b.n	8008198 <chMtxLockS+0x8e>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	689a      	ldr	r2, [r3, #8]
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	609a      	str	r2, [r3, #8]

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008136:	2b07      	cmp	r3, #7
 8008138:	d016      	beq.n	8008168 <chMtxLockS+0x5e>
 800813a:	2b07      	cmp	r3, #7
 800813c:	dc2a      	bgt.n	8008194 <chMtxLockS+0x8a>
 800813e:	2b00      	cmp	r3, #0
 8008140:	d01f      	beq.n	8008182 <chMtxLockS+0x78>
 8008142:	2b06      	cmp	r3, #6
 8008144:	d126      	bne.n	8008194 <chMtxLockS+0x8a>
        case CH_STATE_WTMTX:
          /* Re-enqueues the mutex owner with its new priority.*/
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800814a:	461c      	mov	r4, r3
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	4618      	mov	r0, r3
 8008150:	f7ff ff4d 	bl	8007fee <ch_queue_dequeue>
 8008154:	4603      	mov	r3, r0
 8008156:	4619      	mov	r1, r3
 8008158:	4620      	mov	r0, r4
 800815a:	f7ff ff7a 	bl	8008052 <ch_sch_prio_insert>
                             ch_queue_dequeue(&tp->hdr.queue));
          tp = tp->u.wtmtxp->owner;
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008162:	689b      	ldr	r3, [r3, #8]
 8008164:	60bb      	str	r3, [r7, #8]
          /*lint -e{9042} [16.1] Continues the while.*/
          continue;
 8008166:	e017      	b.n	8008198 <chMtxLockS+0x8e>
#endif
#if (CH_CFG_USE_MESSAGES == TRUE) && (CH_CFG_USE_MESSAGES_PRIORITY == TRUE)
        case CH_STATE_SNDMSGQ:
#endif
          /* Re-enqueues tp with its new priority on the queue.*/
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800816c:	461c      	mov	r4, r3
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	4618      	mov	r0, r3
 8008172:	f7ff ff3c 	bl	8007fee <ch_queue_dequeue>
 8008176:	4603      	mov	r3, r0
 8008178:	4619      	mov	r1, r3
 800817a:	4620      	mov	r0, r4
 800817c:	f7ff ff69 	bl	8008052 <ch_sch_prio_insert>
                             ch_queue_dequeue(&tp->hdr.queue));
          break;
 8008180:	e009      	b.n	8008196 <chMtxLockS+0x8c>
#if CH_DBG_ENABLE_ASSERTS == TRUE
          /* Prevents an assertion in chSchReadyI().*/
          tp->state = CH_STATE_CURRENT;
#endif
          /* Re-enqueues tp with its new priority on the ready list.*/
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	4618      	mov	r0, r3
 8008186:	f7ff ff32 	bl	8007fee <ch_queue_dequeue>
 800818a:	4603      	mov	r3, r0
 800818c:	4618      	mov	r0, r3
 800818e:	f7ff f9d3 	bl	8007538 <chSchReadyI>
          break;
 8008192:	e000      	b.n	8008196 <chMtxLockS+0x8c>
        default:
          /* Nothing to do for other states.*/
          break;
 8008194:	bf00      	nop
        }
        break;
 8008196:	e005      	b.n	80081a4 <chMtxLockS+0x9a>
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	689a      	ldr	r2, [r3, #8]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d3c1      	bcc.n	8008128 <chMtxLockS+0x1e>
      }

      /* Sleep on the mutex.*/
      ch_sch_prio_insert(&mp->queue, &currtp->hdr.queue);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	4611      	mov	r1, r2
 80081aa:	4618      	mov	r0, r3
 80081ac:	f7ff ff51 	bl	8008052 <ch_sch_prio_insert>
      currtp->u.wtmtxp = mp;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	629a      	str	r2, [r3, #40]	; 0x28
      chSchGoSleepS(CH_STATE_WTMTX);
 80081b6:	2006      	movs	r0, #6
 80081b8:	f7ff f9ca 	bl	8007550 <chSchGoSleepS>
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->owner = currtp;
    mp->next = currtp->mtxlist;
    currtp->mtxlist = mp;
  }
}
 80081bc:	e009      	b.n	80081d2 <chMtxLockS+0xc8>
    mp->owner = currtp;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	609a      	str	r2, [r3, #8]
    mp->next = currtp->mtxlist;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	60da      	str	r2, [r3, #12]
    currtp->mtxlist = mp;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	687a      	ldr	r2, [r7, #4]
 80081d0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80081d2:	bf00      	nop
 80081d4:	3714      	adds	r7, #20
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd90      	pop	{r4, r7, pc}

080081da <chMtxUnlock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 80081da:	b580      	push	{r7, lr}
 80081dc:	b086      	sub	sp, #24
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 80081e2:	f7ff ff5d 	bl	80080a0 <chThdGetSelfX>
 80081e6:	60f8      	str	r0, [r7, #12]
  mutex_t *lmp;

  chDbgCheck(mp != NULL);

  chSysLock();
 80081e8:	f7ff ff15 	bl	8008016 <chSysLock>
    chDbgAssert(currtp->mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    currtp->mtxlist = mp->next;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	68da      	ldr	r2, [r3, #12]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f7ff ff5d 	bl	80080b4 <chMtxQueueNotEmptyS>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d034      	beq.n	800826a <chMtxUnlock+0x90>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = currtp->realprio;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008204:	617b      	str	r3, [r7, #20]
      lmp = currtp->mtxlist;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800820a:	613b      	str	r3, [r7, #16]
      while (lmp != NULL) {
 800820c:	e012      	b.n	8008234 <chMtxUnlock+0x5a>
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 800820e:	6938      	ldr	r0, [r7, #16]
 8008210:	f7ff ff50 	bl	80080b4 <chMtxQueueNotEmptyS>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d009      	beq.n	800822e <chMtxUnlock+0x54>
            ((threadref(lmp->queue.next))->hdr.pqueue.prio > newprio)) {
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	689b      	ldr	r3, [r3, #8]
        if (chMtxQueueNotEmptyS(lmp) &&
 8008220:	697a      	ldr	r2, [r7, #20]
 8008222:	429a      	cmp	r2, r3
 8008224:	d203      	bcs.n	800822e <chMtxUnlock+0x54>
          newprio = (threadref(lmp->queue.next))->hdr.pqueue.prio;
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	617b      	str	r3, [r7, #20]
        }
        lmp = lmp->next;
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	68db      	ldr	r3, [r3, #12]
 8008232:	613b      	str	r3, [r7, #16]
      while (lmp != NULL) {
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d1e9      	bne.n	800820e <chMtxUnlock+0x34>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      currtp->hdr.pqueue.prio = newprio;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	697a      	ldr	r2, [r7, #20]
 800823e:	609a      	str	r2, [r3, #8]
      /* Awakens the highest priority thread waiting for the unlocked mutex and
         assigns the mutex to it.*/
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = threadref(ch_queue_fifo_remove(&mp->queue));
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4618      	mov	r0, r3
 8008244:	f7ff febe 	bl	8007fc4 <ch_queue_fifo_remove>
 8008248:	60b8      	str	r0, [r7, #8]
      mp->owner = tp;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	68ba      	ldr	r2, [r7, #8]
 800824e:	609a      	str	r2, [r3, #8]
      mp->next = tp->mtxlist;
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	60da      	str	r2, [r3, #12]
      tp->mtxlist = mp;
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 800825e:	68b8      	ldr	r0, [r7, #8]
 8008260:	f7ff f96a 	bl	8007538 <chSchReadyI>
      chSchRescheduleS();
 8008264:	f7ff fa06 	bl	8007674 <chSchRescheduleS>
 8008268:	e002      	b.n	8008270 <chMtxUnlock+0x96>
    }
    else {
      mp->owner = NULL;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	609a      	str	r2, [r3, #8]
    }
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
 8008270:	f7ff fee0 	bl	8008034 <chSysUnlock>
}
 8008274:	bf00      	nop
 8008276:	3718      	adds	r7, #24
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 800827c:	b580      	push	{r7, lr}
 800827e:	b082      	sub	sp, #8
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	431a      	orrs	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	639a      	str	r2, [r3, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008298:	2b0a      	cmp	r3, #10
 800829a:	d106      	bne.n	80082aa <chEvtSignalI+0x2e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082a4:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d10d      	bne.n	80082c6 <chEvtSignalI+0x4a>
      ((tp->state == CH_STATE_WTANDEVT) &&
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 80082b0:	2b0b      	cmp	r3, #11
 80082b2:	d10e      	bne.n	80082d2 <chEvtSignalI+0x56>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082bc:	401a      	ands	r2, r3
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d105      	bne.n	80082d2 <chEvtSignalI+0x56>
    tp->u.rdymsg = MSG_OK;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2200      	movs	r2, #0
 80082ca:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f7ff f933 	bl	8007538 <chSchReadyI>
  }
}
 80082d2:	bf00      	nop
 80082d4:	3708      	adds	r7, #8
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}

080082da <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 80082da:	b580      	push	{r7, lr}
 80082dc:	b084      	sub	sp, #16
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	6039      	str	r1, [r7, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	60fb      	str	r3, [r7, #12]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 80082ea:	e019      	b.n	8008320 <chEvtBroadcastFlagsI+0x46>
  /*lint -restore*/
    elp->flags |= flags;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	68da      	ldr	r2, [r3, #12]
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	431a      	orrs	r2, r3
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d005      	beq.n	800830a <chEvtBroadcastFlagsI+0x30>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	691a      	ldr	r2, [r3, #16]
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 8008306:	2b00      	cmp	r3, #0
 8008308:	d007      	beq.n	800831a <chEvtBroadcastFlagsI+0x40>
      chEvtSignalI(elp->listener, elp->events);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	685a      	ldr	r2, [r3, #4]
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	4619      	mov	r1, r3
 8008314:	4610      	mov	r0, r2
 8008316:	f7ff ffb1 	bl	800827c <chEvtSignalI>
    }
    elp = elp->next;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	60fb      	str	r3, [r7, #12]
  while (elp != (event_listener_t *)esp) {
 8008320:	68fa      	ldr	r2, [r7, #12]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	429a      	cmp	r2, r3
 8008326:	d1e1      	bne.n	80082ec <chEvtBroadcastFlagsI+0x12>
  }
}
 8008328:	bf00      	nop
 800832a:	bf00      	nop
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}

08008332 <chSysLock>:
static inline void chSysLock(void) {
 8008332:	b480      	push	{r7}
 8008334:	b083      	sub	sp, #12
 8008336:	af00      	add	r7, sp, #0
 8008338:	2330      	movs	r3, #48	; 0x30
 800833a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f383 8811 	msr	BASEPRI, r3
}
 8008342:	bf00      	nop
}
 8008344:	bf00      	nop
}
 8008346:	bf00      	nop
 8008348:	370c      	adds	r7, #12
 800834a:	46bd      	mov	sp, r7
 800834c:	bc80      	pop	{r7}
 800834e:	4770      	bx	lr

08008350 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	2300      	movs	r3, #0
 8008358:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f383 8811 	msr	BASEPRI, r3
}
 8008360:	bf00      	nop
}
 8008362:	bf00      	nop
}
 8008364:	bf00      	nop
 8008366:	370c      	adds	r7, #12
 8008368:	46bd      	mov	sp, r7
 800836a:	bc80      	pop	{r7}
 800836c:	4770      	bx	lr
	...

08008370 <__core_init>:
/**
 * @brief   Low level memory manager initialization.
 *
 * @notapi
 */
void __core_init(void) {
 8008370:	b480      	push	{r7}
 8008372:	af00      	add	r7, sp, #0
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8008374:	4b04      	ldr	r3, [pc, #16]	; (8008388 <__core_init+0x18>)
 8008376:	4a05      	ldr	r2, [pc, #20]	; (800838c <__core_init+0x1c>)
 8008378:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 800837a:	4b03      	ldr	r3, [pc, #12]	; (8008388 <__core_init+0x18>)
 800837c:	4a04      	ldr	r2, [pc, #16]	; (8008390 <__core_init+0x20>)
 800837e:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8008380:	bf00      	nop
 8008382:	46bd      	mov	sp, r7
 8008384:	bc80      	pop	{r7}
 8008386:	4770      	bx	lr
 8008388:	24000e60 	.word	0x24000e60
 800838c:	240015d8 	.word	0x240015d8
 8008390:	24080000 	.word	0x24080000

08008394 <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8008394:	b480      	push	{r7}
 8008396:	b087      	sub	sp, #28
 8008398:	af00      	add	r7, sp, #0
 800839a:	60f8      	str	r0, [r7, #12]
 800839c:	60b9      	str	r1, [r7, #8]
 800839e:	607a      	str	r2, [r7, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80083a0:	4b11      	ldr	r3, [pc, #68]	; (80083e8 <chCoreAllocFromTopI+0x54>)
 80083a2:	685a      	ldr	r2, [r3, #4]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	425b      	negs	r3, r3
 80083a8:	4413      	add	r3, r2
 80083aa:	461a      	mov	r2, r3
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	425b      	negs	r3, r3
 80083b0:	4013      	ands	r3, r2
 80083b2:	617b      	str	r3, [r7, #20]
  prev = p - offset;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	425b      	negs	r3, r3
 80083b8:	697a      	ldr	r2, [r7, #20]
 80083ba:	4413      	add	r3, r2
 80083bc:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80083be:	4b0a      	ldr	r3, [pc, #40]	; (80083e8 <chCoreAllocFromTopI+0x54>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	693a      	ldr	r2, [r7, #16]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d304      	bcc.n	80083d2 <chCoreAllocFromTopI+0x3e>
 80083c8:	4b07      	ldr	r3, [pc, #28]	; (80083e8 <chCoreAllocFromTopI+0x54>)
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d901      	bls.n	80083d6 <chCoreAllocFromTopI+0x42>
    return NULL;
 80083d2:	2300      	movs	r3, #0
 80083d4:	e003      	b.n	80083de <chCoreAllocFromTopI+0x4a>
  }

  ch_memcore.topmem = prev;
 80083d6:	4a04      	ldr	r2, [pc, #16]	; (80083e8 <chCoreAllocFromTopI+0x54>)
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	6053      	str	r3, [r2, #4]

  return p;
 80083dc:	697b      	ldr	r3, [r7, #20]
}
 80083de:	4618      	mov	r0, r3
 80083e0:	371c      	adds	r7, #28
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bc80      	pop	{r7}
 80083e6:	4770      	bx	lr
 80083e8:	24000e60 	.word	0x24000e60

080083ec <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b086      	sub	sp, #24
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 80083f8:	f7ff ff9b 	bl	8008332 <chSysLock>
  p = chCoreAllocFromTopI(size, align, offset);
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	68b9      	ldr	r1, [r7, #8]
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	f7ff ffc7 	bl	8008394 <chCoreAllocFromTopI>
 8008406:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8008408:	f7ff ffa2 	bl	8008350 <chSysUnlock>

  return p;
 800840c:	697b      	ldr	r3, [r7, #20]
}
 800840e:	4618      	mov	r0, r3
 8008410:	3718      	adds	r7, #24
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
	...

08008418 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 8008418:	b580      	push	{r7, lr}
 800841a:	af00      	add	r7, sp, #0

  default_heap.provider = chCoreAllocAlignedWithOffset;
 800841c:	4b06      	ldr	r3, [pc, #24]	; (8008438 <__heap_init+0x20>)
 800841e:	4a07      	ldr	r2, [pc, #28]	; (800843c <__heap_init+0x24>)
 8008420:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
 8008422:	4b05      	ldr	r3, [pc, #20]	; (8008438 <__heap_init+0x20>)
 8008424:	2200      	movs	r2, #0
 8008426:	605a      	str	r2, [r3, #4]
  H_PAGES(&default_heap.header) = 0;
 8008428:	4b03      	ldr	r3, [pc, #12]	; (8008438 <__heap_init+0x20>)
 800842a:	2200      	movs	r2, #0
 800842c:	609a      	str	r2, [r3, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 800842e:	4804      	ldr	r0, [pc, #16]	; (8008440 <__heap_init+0x28>)
 8008430:	f7ff fe4d 	bl	80080ce <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 8008434:	bf00      	nop
 8008436:	bd80      	pop	{r7, pc}
 8008438:	24000e68 	.word	0x24000e68
 800843c:	080083ed 	.word	0x080083ed
 8008440:	24000e74 	.word	0x24000e74

08008444 <chHeapFree>:
 *
 * @param[in] p         pointer to the memory block to be freed
 *
 * @api
 */
void chHeapFree(void *p) {
 8008444:	b580      	push	{r7, lr}
 8008446:	b086      	sub	sp, #24
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  memory_heap_t *heapp;

  chDbgCheck((p != NULL) && MEM_IS_ALIGNED(p, CH_HEAP_ALIGNMENT));

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (heap_header_t *)p - 1U;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	3b08      	subs	r3, #8
 8008450:	613b      	str	r3, [r7, #16]
  /*lint -restore*/
  heapp = H_HEAP(hp);
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	60fb      	str	r3, [r7, #12]
  qp = &heapp->header;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	3304      	adds	r3, #4
 800845c:	617b      	str	r3, [r7, #20]

  /* Size is converted in number of elementary allocation units.*/
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	3307      	adds	r3, #7
                               CH_HEAP_ALIGNMENT) / CH_HEAP_ALIGNMENT;
 8008464:	08da      	lsrs	r2, r3, #3
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	605a      	str	r2, [r3, #4]

  /* Taking heap mutex/semaphore.*/
  H_LOCK(heapp);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	330c      	adds	r3, #12
 800846e:	4618      	mov	r0, r3
 8008470:	f7ff fe3c 	bl	80080ec <chMtxLock>

  while (true) {
    chDbgAssert((hp < qp) || (hp >= H_LIMIT(qp)), "within free block");

    if (((qp == &heapp->header) || (hp > qp)) &&
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	3304      	adds	r3, #4
 8008478:	697a      	ldr	r2, [r7, #20]
 800847a:	429a      	cmp	r2, r3
 800847c:	d003      	beq.n	8008486 <chHeapFree+0x42>
 800847e:	693a      	ldr	r2, [r7, #16]
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	429a      	cmp	r2, r3
 8008484:	d93d      	bls.n	8008502 <chHeapFree+0xbe>
        ((H_NEXT(qp) == NULL) || (hp < H_NEXT(qp)))) {
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	681b      	ldr	r3, [r3, #0]
    if (((qp == &heapp->header) || (hp > qp)) &&
 800848a:	2b00      	cmp	r3, #0
 800848c:	d004      	beq.n	8008498 <chHeapFree+0x54>
        ((H_NEXT(qp) == NULL) || (hp < H_NEXT(qp)))) {
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	693a      	ldr	r2, [r7, #16]
 8008494:	429a      	cmp	r2, r3
 8008496:	d234      	bcs.n	8008502 <chHeapFree+0xbe>
      /* Insertion after qp.*/
      H_NEXT(hp) = H_NEXT(qp);
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	601a      	str	r2, [r3, #0]
      H_NEXT(qp) = hp;
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	601a      	str	r2, [r3, #0]
      /* Verifies if the newly inserted block should be merged.*/
      if (H_LIMIT(hp) == H_NEXT(hp)) {
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	3301      	adds	r3, #1
 80084ac:	00db      	lsls	r3, r3, #3
 80084ae:	693a      	ldr	r2, [r7, #16]
 80084b0:	441a      	add	r2, r3
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d10d      	bne.n	80084d6 <chHeapFree+0x92>
        /* Merge with the next block.*/
        H_PAGES(hp) += H_PAGES(H_NEXT(hp)) + 1U;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	685a      	ldr	r2, [r3, #4]
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	4413      	add	r3, r2
 80084c6:	1c5a      	adds	r2, r3, #1
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	605a      	str	r2, [r3, #4]
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	601a      	str	r2, [r3, #0]
      }
      if ((H_LIMIT(qp) == hp)) {
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	3301      	adds	r3, #1
 80084dc:	00db      	lsls	r3, r3, #3
 80084de:	697a      	ldr	r2, [r7, #20]
 80084e0:	4413      	add	r3, r2
 80084e2:	693a      	ldr	r2, [r7, #16]
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d110      	bne.n	800850a <chHeapFree+0xc6>
        /* Merge with the previous block.*/
        H_PAGES(qp) += H_PAGES(hp) + 1U;
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	685a      	ldr	r2, [r3, #4]
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	4413      	add	r3, r2
 80084f2:	1c5a      	adds	r2, r3, #1
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	605a      	str	r2, [r3, #4]
        H_NEXT(qp) = H_NEXT(hp);
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	601a      	str	r2, [r3, #0]
      }
      break;
 8008500:	e003      	b.n	800850a <chHeapFree+0xc6>
    }
    qp = H_NEXT(qp);
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	617b      	str	r3, [r7, #20]
    chDbgAssert((hp < qp) || (hp >= H_LIMIT(qp)), "within free block");
 8008508:	e7b4      	b.n	8008474 <chHeapFree+0x30>
      break;
 800850a:	bf00      	nop
  }

  /* Releasing heap mutex/semaphore.*/
  H_UNLOCK(heapp);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	330c      	adds	r3, #12
 8008510:	4618      	mov	r0, r3
 8008512:	f7ff fe62 	bl	80081da <chMtxUnlock>

  return;
 8008516:	bf00      	nop
}
 8008518:	3718      	adds	r7, #24
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}

0800851e <chSysLock>:
static inline void chSysLock(void) {
 800851e:	b480      	push	{r7}
 8008520:	b083      	sub	sp, #12
 8008522:	af00      	add	r7, sp, #0
 8008524:	2330      	movs	r3, #48	; 0x30
 8008526:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f383 8811 	msr	BASEPRI, r3
}
 800852e:	bf00      	nop
}
 8008530:	bf00      	nop
}
 8008532:	bf00      	nop
 8008534:	370c      	adds	r7, #12
 8008536:	46bd      	mov	sp, r7
 8008538:	bc80      	pop	{r7}
 800853a:	4770      	bx	lr

0800853c <chSysUnlock>:
static inline void chSysUnlock(void) {
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	2300      	movs	r3, #0
 8008544:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f383 8811 	msr	BASEPRI, r3
}
 800854c:	bf00      	nop
}
 800854e:	bf00      	nop
}
 8008550:	bf00      	nop
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	bc80      	pop	{r7}
 8008558:	4770      	bx	lr

0800855a <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 800855a:	b480      	push	{r7}
 800855c:	b085      	sub	sp, #20
 800855e:	af00      	add	r7, sp, #0
 8008560:	60f8      	str	r0, [r7, #12]
 8008562:	60b9      	str	r1, [r7, #8]
 8008564:	607a      	str	r2, [r7, #4]
 8008566:	603b      	str	r3, [r7, #0]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2200      	movs	r2, #0
 800856c:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	605a      	str	r2, [r3, #4]
  mp->align = align;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	683a      	ldr	r2, [r7, #0]
 800857e:	60da      	str	r2, [r3, #12]
}
 8008580:	bf00      	nop
 8008582:	3714      	adds	r7, #20
 8008584:	46bd      	mov	sp, r7
 8008586:	bc80      	pop	{r7}
 8008588:	4770      	bx	lr

0800858a <chPoolFreeI>:
 * @param[in] mp        pointer to a @p memory_pool_t structure
 * @param[in] objp      the pointer to the object to be released
 *
 * @iclass
 */
void chPoolFreeI(memory_pool_t *mp, void *objp) {
 800858a:	b480      	push	{r7}
 800858c:	b085      	sub	sp, #20
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
 8008592:	6039      	str	r1, [r7, #0]
  struct pool_header *php = objp;
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	60fb      	str	r3, [r7, #12]
  chDbgCheckClassI();
  chDbgCheck((mp != NULL) &&
             (objp != NULL) &&
             MEM_IS_ALIGNED(objp, mp->align));

  php->next = mp->next;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681a      	ldr	r2, [r3, #0]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	601a      	str	r2, [r3, #0]
  mp->next = php;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	68fa      	ldr	r2, [r7, #12]
 80085a4:	601a      	str	r2, [r3, #0]
}
 80085a6:	bf00      	nop
 80085a8:	3714      	adds	r7, #20
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bc80      	pop	{r7}
 80085ae:	4770      	bx	lr

080085b0 <chPoolFree>:
 * @param[in] mp        pointer to a @p memory_pool_t structure
 * @param[in] objp      the pointer to the object to be released
 *
 * @api
 */
void chPoolFree(memory_pool_t *mp, void *objp) {
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	6039      	str	r1, [r7, #0]

  chSysLock();
 80085ba:	f7ff ffb0 	bl	800851e <chSysLock>
  chPoolFreeI(mp, objp);
 80085be:	6839      	ldr	r1, [r7, #0]
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f7ff ffe2 	bl	800858a <chPoolFreeI>
  chSysUnlock();
 80085c6:	f7ff ffb9 	bl	800853c <chSysUnlock>
}
 80085ca:	bf00      	nop
 80085cc:	3708      	adds	r7, #8
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}

080085d2 <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 80085d2:	b580      	push	{r7, lr}
 80085d4:	b082      	sub	sp, #8
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
 80085da:	6039      	str	r1, [r7, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 80085dc:	2200      	movs	r2, #0
 80085de:	6839      	ldr	r1, [r7, #0]
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f7ff fed7 	bl	8008394 <chCoreAllocFromTopI>
 80085e6:	4603      	mov	r3, r0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2204      	movs	r2, #4
 8008600:	68b9      	ldr	r1, [r7, #8]
 8008602:	68f8      	ldr	r0, [r7, #12]
 8008604:	f7ff ffa9 	bl	800855a <chPoolObjectInitAligned>
}
 8008608:	bf00      	nop
 800860a:	3710      	adds	r7, #16
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]

  dlp->next = (dyn_element_t *)dlp;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	601a      	str	r2, [r3, #0]
}
 800861e:	bf00      	nop
 8008620:	370c      	adds	r7, #12
 8008622:	46bd      	mov	sp, r7
 8008624:	bc80      	pop	{r7}
 8008626:	4770      	bx	lr

08008628 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8008628:	b580      	push	{r7, lr}
 800862a:	af00      	add	r7, sp, #0

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 800862c:	4810      	ldr	r0, [pc, #64]	; (8008670 <__factory_init+0x48>)
 800862e:	f7ff fd4e 	bl	80080ce <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 8008632:	4810      	ldr	r0, [pc, #64]	; (8008674 <__factory_init+0x4c>)
 8008634:	f7ff ffec 	bl	8008610 <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 8008638:	4a0f      	ldr	r2, [pc, #60]	; (8008678 <__factory_init+0x50>)
 800863a:	2114      	movs	r1, #20
 800863c:	480f      	ldr	r0, [pc, #60]	; (800867c <__factory_init+0x54>)
 800863e:	f7ff ffd7 	bl	80085f0 <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 8008642:	480f      	ldr	r0, [pc, #60]	; (8008680 <__factory_init+0x58>)
 8008644:	f7ff ffe4 	bl	8008610 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 8008648:	480e      	ldr	r0, [pc, #56]	; (8008684 <__factory_init+0x5c>)
 800864a:	f7ff ffe1 	bl	8008610 <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 800864e:	4a0a      	ldr	r2, [pc, #40]	; (8008678 <__factory_init+0x50>)
 8008650:	211c      	movs	r1, #28
 8008652:	480d      	ldr	r0, [pc, #52]	; (8008688 <__factory_init+0x60>)
 8008654:	f7ff ffcc 	bl	80085f0 <chPoolObjectInit>
                   sizeof (dyn_semaphore_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
 8008658:	480c      	ldr	r0, [pc, #48]	; (800868c <__factory_init+0x64>)
 800865a:	f7ff ffd9 	bl	8008610 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 800865e:	480c      	ldr	r0, [pc, #48]	; (8008690 <__factory_init+0x68>)
 8008660:	f7ff ffd6 	bl	8008610 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 8008664:	480b      	ldr	r0, [pc, #44]	; (8008694 <__factory_init+0x6c>)
 8008666:	f7ff ffd3 	bl	8008610 <dyn_list_init>
#endif
}
 800866a:	bf00      	nop
 800866c:	bd80      	pop	{r7, pc}
 800866e:	bf00      	nop
 8008670:	24000e84 	.word	0x24000e84
 8008674:	24000e94 	.word	0x24000e94
 8008678:	080085d3 	.word	0x080085d3
 800867c:	24000e98 	.word	0x24000e98
 8008680:	24000ea8 	.word	0x24000ea8
 8008684:	24000eac 	.word	0x24000eac
 8008688:	24000eb0 	.word	0x24000eb0
 800868c:	24000ec0 	.word	0x24000ec0
 8008690:	24000ec4 	.word	0x24000ec4
 8008694:	24000ec8 	.word	0x24000ec8

08008698 <__NVIC_SetPriorityGrouping>:
{
 8008698:	b480      	push	{r7}
 800869a:	b085      	sub	sp, #20
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f003 0307 	and.w	r3, r3, #7
 80086a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80086a8:	4b0b      	ldr	r3, [pc, #44]	; (80086d8 <__NVIC_SetPriorityGrouping+0x40>)
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80086ae:	68ba      	ldr	r2, [r7, #8]
 80086b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80086b4:	4013      	ands	r3, r2
 80086b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80086c0:	4b06      	ldr	r3, [pc, #24]	; (80086dc <__NVIC_SetPriorityGrouping+0x44>)
 80086c2:	4313      	orrs	r3, r2
 80086c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80086c6:	4a04      	ldr	r2, [pc, #16]	; (80086d8 <__NVIC_SetPriorityGrouping+0x40>)
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	60d3      	str	r3, [r2, #12]
}
 80086cc:	bf00      	nop
 80086ce:	3714      	adds	r7, #20
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bc80      	pop	{r7}
 80086d4:	4770      	bx	lr
 80086d6:	bf00      	nop
 80086d8:	e000ed00 	.word	0xe000ed00
 80086dc:	05fa0000 	.word	0x05fa0000

080086e0 <__NVIC_SetPriority>:
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	4603      	mov	r3, r0
 80086e8:	6039      	str	r1, [r7, #0]
 80086ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80086ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	db0a      	blt.n	800870a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	b2da      	uxtb	r2, r3
 80086f8:	490c      	ldr	r1, [pc, #48]	; (800872c <__NVIC_SetPriority+0x4c>)
 80086fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80086fe:	0112      	lsls	r2, r2, #4
 8008700:	b2d2      	uxtb	r2, r2
 8008702:	440b      	add	r3, r1
 8008704:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008708:	e00a      	b.n	8008720 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	b2da      	uxtb	r2, r3
 800870e:	4908      	ldr	r1, [pc, #32]	; (8008730 <__NVIC_SetPriority+0x50>)
 8008710:	88fb      	ldrh	r3, [r7, #6]
 8008712:	f003 030f 	and.w	r3, r3, #15
 8008716:	3b04      	subs	r3, #4
 8008718:	0112      	lsls	r2, r2, #4
 800871a:	b2d2      	uxtb	r2, r2
 800871c:	440b      	add	r3, r1
 800871e:	761a      	strb	r2, [r3, #24]
}
 8008720:	bf00      	nop
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	bc80      	pop	{r7}
 8008728:	4770      	bx	lr
 800872a:	bf00      	nop
 800872c:	e000e100 	.word	0xe000e100
 8008730:	e000ed00 	.word	0xe000ed00

08008734 <SVC_Handler>:
 * @details The SVC vector is used for exception mode re-entering after a
 *          context switch and, optionally, for system calls.
 * @note    The SVC vector is only used in advanced kernel mode.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void SVC_Handler(void) {
 8008734:	b480      	push	{r7}
 8008736:	b085      	sub	sp, #20
 8008738:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800873a:	f3ef 8309 	mrs	r3, PSP
 800873e:	603b      	str	r3, [r7, #0]
  return(result);
 8008740:	683b      	ldr	r3, [r7, #0]
/*lint -restore*/
  uint32_t psp = __get_PSP();
 8008742:	60fb      	str	r3, [r7, #12]
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	3320      	adds	r3, #32
 8008748:	60fb      	str	r3, [r7, #12]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f383 8809 	msr	PSP, r3
}
 8008754:	bf00      	nop
 8008756:	2300      	movs	r3, #0
 8008758:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	f383 8811 	msr	BASEPRI, r3
}
 8008760:	bf00      	nop
 8008762:	bf00      	nop
}
 8008764:	bf00      	nop
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8008766:	bf00      	nop
 8008768:	3714      	adds	r7, #20
 800876a:	46bd      	mov	sp, r7
 800876c:	bc80      	pop	{r7}
 800876e:	4770      	bx	lr

08008770 <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	2330      	movs	r3, #48	; 0x30
 800877a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f383 8811 	msr	BASEPRI, r3
}
 8008782:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8008784:	b662      	cpsie	i
}
 8008786:	bf00      	nop
}
 8008788:	bf00      	nop

  /* Starting in a known IRQ configuration.*/
  port_suspend();

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);
 800878a:	2003      	movs	r0, #3
 800878c:	f7ff ff84 	bl	8008698 <__NVIC_SetPriorityGrouping>

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8008790:	4b0e      	ldr	r3, [pc, #56]	; (80087cc <port_init+0x5c>)
 8008792:	68db      	ldr	r3, [r3, #12]
 8008794:	4a0d      	ldr	r2, [pc, #52]	; (80087cc <port_init+0x5c>)
 8008796:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800879a:	60d3      	str	r3, [r2, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 800879c:	4b0c      	ldr	r3, [pc, #48]	; (80087d0 <port_init+0x60>)
 800879e:	4a0d      	ldr	r2, [pc, #52]	; (80087d4 <port_init+0x64>)
 80087a0:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80087a4:	4b0a      	ldr	r3, [pc, #40]	; (80087d0 <port_init+0x60>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a09      	ldr	r2, [pc, #36]	; (80087d0 <port_init+0x60>)
 80087aa:	f043 0301 	orr.w	r3, r3, #1
 80087ae:	6013      	str	r3, [r2, #0]

  /* Initialization of the system vectors used by the port.*/
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  NVIC_SetPriority(SVCall_IRQn, CORTEX_PRIORITY_SVCALL);
 80087b0:	2102      	movs	r1, #2
 80087b2:	f06f 0004 	mvn.w	r0, #4
 80087b6:	f7ff ff93 	bl	80086e0 <__NVIC_SetPriority>
#endif
  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 80087ba:	2103      	movs	r1, #3
 80087bc:	f06f 0001 	mvn.w	r0, #1
 80087c0:	f7ff ff8e 	bl	80086e0 <__NVIC_SetPriority>

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 80087c4:	bf00      	nop
 80087c6:	3710      	adds	r7, #16
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}
 80087cc:	e000edf0 	.word	0xe000edf0
 80087d0:	e0001000 	.word	0xe0001000
 80087d4:	c5acce55 	.word	0xc5acce55

080087d8 <__port_irq_epilogue>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af00      	add	r7, sp, #0
 80087de:	2330      	movs	r3, #48	; 0x30
 80087e0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f383 8811 	msr	BASEPRI, r3
}
 80087e8:	bf00      	nop
}
 80087ea:	bf00      	nop
}
 80087ec:	bf00      	nop

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80087ee:	4b19      	ldr	r3, [pc, #100]	; (8008854 <__port_irq_epilogue+0x7c>)
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d020      	beq.n	800883c <__port_irq_epilogue+0x64>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80087fa:	f3ef 8309 	mrs	r3, PSP
 80087fe:	607b      	str	r3, [r7, #4]
  return(result);
 8008800:	687b      	ldr	r3, [r7, #4]
        lctxp->control = control;
        lctxp->ectxp   = (struct port_extctx *)psp;
      }
    }
#else
    s_psp = __get_PSP();
 8008802:	617b      	str	r3, [r7, #20]
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	3b20      	subs	r3, #32
 8008808:	617b      	str	r3, [r7, #20]

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	613b      	str	r3, [r7, #16]

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008814:	61da      	str	r2, [r3, #28]
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	f383 8809 	msr	PSP, r3
}
 8008820:	bf00      	nop
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8008822:	f7fe ff43 	bl	80076ac <chSchIsPreemptionRequired>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d003      	beq.n	8008834 <__port_irq_epilogue+0x5c>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800882c:	4a0a      	ldr	r2, [pc, #40]	; (8008858 <__port_irq_epilogue+0x80>)
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	619a      	str	r2, [r3, #24]
      ectxp->pc = (uint32_t)__port_exit_from_isr;
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
 8008832:	e00b      	b.n	800884c <__port_irq_epilogue+0x74>
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8008834:	4a09      	ldr	r2, [pc, #36]	; (800885c <__port_irq_epilogue+0x84>)
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	619a      	str	r2, [r3, #24]
    return;
 800883a:	e007      	b.n	800884c <__port_irq_epilogue+0x74>
 800883c:	2300      	movs	r3, #0
 800883e:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	f383 8811 	msr	BASEPRI, r3
}
 8008846:	bf00      	nop
}
 8008848:	bf00      	nop
}
 800884a:	bf00      	nop
  }
  port_unlock_from_isr();
}
 800884c:	3718      	adds	r7, #24
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	e000ed00 	.word	0xe000ed00
 8008858:	080003e3 	.word	0x080003e3
 800885c:	080003e6 	.word	0x080003e6

08008860 <main>:

/* ====================================================================== */
/*                                MAIN                                    */
/* ====================================================================== */

int main(void) {
 8008860:	b580      	push	{r7, lr}
 8008862:	af00      	add	r7, sp, #0

  halInit();
 8008864:	f7f7 ff68 	bl	8000738 <halInit>
  chSysInit();
 8008868:	f7fe f804 	bl	8006874 <chSysInit>

  /* Init drivers globaux (GPIO, SPI, etc.) */
  drivers_init_all();
 800886c:	f000 f812 	bl	8008894 <drivers_init_all>

  /* Init + thread OLED */
  drv_display_start();
 8008870:	f000 fabc 	bl	8008dec <drv_display_start>
                    hallTask,
                    NULL); */

  /* Boucle principale : affichage */
  while (true) {
    drv_display_clear();
 8008874:	f000 f9a4 	bl	8008bc0 <drv_display_clear>
    drv_display_draw_text(0, 0, "DISPLAY ONLY");
 8008878:	4a05      	ldr	r2, [pc, #20]	; (8008890 <main+0x30>)
 800887a:	2100      	movs	r1, #0
 800887c:	2000      	movs	r0, #0
 800887e:	f000 fa61 	bl	8008d44 <drv_display_draw_text>
    drv_display_update();
 8008882:	f000 f9b3 	bl	8008bec <drv_display_update>
    chThdSleepMilliseconds(500);
 8008886:	f241 3088 	movw	r0, #5000	; 0x1388
 800888a:	f7ff faa0 	bl	8007dce <chThdSleep>
    drv_display_clear();
 800888e:	e7f1      	b.n	8008874 <main+0x14>
 8008890:	08008f7c 	.word	0x08008f7c

08008894 <drivers_init_all>:

#include "drivers.h"

mutex_t spi5_mutex;

void drivers_init_all(void) {
 8008894:	b580      	push	{r7, lr}
 8008896:	af00      	add	r7, sp, #0
    chMtxObjectInit(&spi5_mutex);
 8008898:	4804      	ldr	r0, [pc, #16]	; (80088ac <drivers_init_all+0x18>)
 800889a:	f7ff fc18 	bl	80080ce <chMtxObjectInit>
       - drv_display   : init + start (thread de rafrachissement)
       - drv_leds_addr : init uniquement (rendu dclench ct UI)
       - drv_buttons   : start = init + thread de scan
       - drv_encoders  : start = init + thread de scan
       - drv_pots      : start = init + thread de scan */
    drv_display_init();
 800889e:	f000 f913 	bl	8008ac8 <drv_display_init>
    drv_display_start();
 80088a2:	f000 faa3 	bl	8008dec <drv_display_start>

}
 80088a6:	bf00      	nop
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	24000ecc 	.word	0x24000ecc

080088b0 <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 80088b0:	b480      	push	{r7}
 80088b2:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 80088b4:	4b02      	ldr	r3, [pc, #8]	; (80088c0 <chThdGetSelfX+0x10>)
 80088b6:	68db      	ldr	r3, [r3, #12]
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bc80      	pop	{r7}
 80088be:	4770      	bx	lr
 80088c0:	240004a0 	.word	0x240004a0

080088c4 <chThdTerminatedX>:
static inline bool chThdTerminatedX(thread_t *tp) {
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  return (bool)(tp->state == CH_STATE_FINAL);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80088d2:	2b0f      	cmp	r3, #15
 80088d4:	bf0c      	ite	eq
 80088d6:	2301      	moveq	r3, #1
 80088d8:	2300      	movne	r3, #0
 80088da:	b2db      	uxtb	r3, r3
}
 80088dc:	4618      	mov	r0, r3
 80088de:	370c      	adds	r7, #12
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bc80      	pop	{r7}
 80088e4:	4770      	bx	lr

080088e6 <chThdShouldTerminateX>:
static inline bool chThdShouldTerminateX(void) {
 80088e6:	b580      	push	{r7, lr}
 80088e8:	af00      	add	r7, sp, #0
  return (bool)((chThdGetSelfX()->flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 80088ea:	f7ff ffe1 	bl	80088b0 <chThdGetSelfX>
 80088ee:	4603      	mov	r3, r0
 80088f0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80088f4:	f003 0304 	and.w	r3, r3, #4
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	bf14      	ite	ne
 80088fc:	2301      	movne	r3, #1
 80088fe:	2300      	moveq	r3, #0
 8008900:	b2db      	uxtb	r3, r3
}
 8008902:	4618      	mov	r0, r3
 8008904:	bd80      	pop	{r7, pc}
	...

08008908 <chRegSetThreadName>:
 *
 * @param[in] name      thread name as a zero terminated string
 *
 * @api
 */
static inline void chRegSetThreadName(const char *name) {
 8008908:	b480      	push	{r7}
 800890a:	b083      	sub	sp, #12
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 8008910:	4b04      	ldr	r3, [pc, #16]	; (8008924 <chRegSetThreadName+0x1c>)
 8008912:	68db      	ldr	r3, [r3, #12]
 8008914:	687a      	ldr	r2, [r7, #4]
 8008916:	61da      	str	r2, [r3, #28]
#else
  (void)name;
#endif
}
 8008918:	bf00      	nop
 800891a:	370c      	adds	r7, #12
 800891c:	46bd      	mov	sp, r7
 800891e:	bc80      	pop	{r7}
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	240004a0 	.word	0x240004a0

08008928 <cs_low>:

/* ====================================================================== */
/*                              UTILITAIRES GPIO                          */
/* ====================================================================== */

static inline void cs_low(void)  { palClearLine(LINE_SPI5_CS_OLED); }
 8008928:	b480      	push	{r7}
 800892a:	af00      	add	r7, sp, #0
 800892c:	4b03      	ldr	r3, [pc, #12]	; (800893c <cs_low+0x14>)
 800892e:	2240      	movs	r2, #64	; 0x40
 8008930:	835a      	strh	r2, [r3, #26]
 8008932:	bf00      	nop
 8008934:	46bd      	mov	sp, r7
 8008936:	bc80      	pop	{r7}
 8008938:	4770      	bx	lr
 800893a:	bf00      	nop
 800893c:	58022000 	.word	0x58022000

08008940 <cs_high>:
static inline void cs_high(void) { palSetLine  (LINE_SPI5_CS_OLED); }
 8008940:	b480      	push	{r7}
 8008942:	af00      	add	r7, sp, #0
 8008944:	4b03      	ldr	r3, [pc, #12]	; (8008954 <cs_high+0x14>)
 8008946:	2240      	movs	r2, #64	; 0x40
 8008948:	831a      	strh	r2, [r3, #24]
 800894a:	bf00      	nop
 800894c:	46bd      	mov	sp, r7
 800894e:	bc80      	pop	{r7}
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	58022000 	.word	0x58022000

08008958 <dc_cmd>:
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8008958:	b480      	push	{r7}
 800895a:	af00      	add	r7, sp, #0
 800895c:	4b03      	ldr	r3, [pc, #12]	; (800896c <dc_cmd+0x14>)
 800895e:	2220      	movs	r2, #32
 8008960:	835a      	strh	r2, [r3, #26]
 8008962:	bf00      	nop
 8008964:	46bd      	mov	sp, r7
 8008966:	bc80      	pop	{r7}
 8008968:	4770      	bx	lr
 800896a:	bf00      	nop
 800896c:	58022000 	.word	0x58022000

08008970 <dc_data>:
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 8008970:	b480      	push	{r7}
 8008972:	af00      	add	r7, sp, #0
 8008974:	4b03      	ldr	r3, [pc, #12]	; (8008984 <dc_data+0x14>)
 8008976:	2220      	movs	r2, #32
 8008978:	831a      	strh	r2, [r3, #24]
 800897a:	bf00      	nop
 800897c:	46bd      	mov	sp, r7
 800897e:	bc80      	pop	{r7}
 8008980:	4770      	bx	lr
 8008982:	bf00      	nop
 8008984:	58022000 	.word	0x58022000

08008988 <send_cmd>:

/* ====================================================================== */
/*                              UTILITAIRES SPI                           */
/* ====================================================================== */

static void send_cmd(uint8_t cmd) {
 8008988:	b580      	push	{r7, lr}
 800898a:	b082      	sub	sp, #8
 800898c:	af00      	add	r7, sp, #0
 800898e:	4603      	mov	r3, r0
 8008990:	71fb      	strb	r3, [r7, #7]
    dc_cmd();
 8008992:	f7ff ffe1 	bl	8008958 <dc_cmd>
    cs_low();
 8008996:	f7ff ffc7 	bl	8008928 <cs_low>
    spiPolledExchange(&SPID2, cmd);
 800899a:	79fb      	ldrb	r3, [r7, #7]
 800899c:	4619      	mov	r1, r3
 800899e:	4804      	ldr	r0, [pc, #16]	; (80089b0 <send_cmd+0x28>)
 80089a0:	f7fd fb86 	bl	80060b0 <spi_lld_polled_exchange>
    cs_high();
 80089a4:	f7ff ffcc 	bl	8008940 <cs_high>
}
 80089a8:	bf00      	nop
 80089aa:	3708      	adds	r7, #8
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}
 80089b0:	2400026c 	.word	0x2400026c

080089b4 <send_data>:

static void send_data(const uint8_t *data, size_t len) {
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
    dc_data();
 80089be:	f7ff ffd7 	bl	8008970 <dc_data>
    for (size_t i = 0; i < len; i++) {
 80089c2:	2300      	movs	r3, #0
 80089c4:	60fb      	str	r3, [r7, #12]
 80089c6:	e00e      	b.n	80089e6 <send_data+0x32>
        cs_low();
 80089c8:	f7ff ffae 	bl	8008928 <cs_low>
        spiPolledExchange(&SPID2, data[i]);
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	4413      	add	r3, r2
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	4619      	mov	r1, r3
 80089d6:	4808      	ldr	r0, [pc, #32]	; (80089f8 <send_data+0x44>)
 80089d8:	f7fd fb6a 	bl	80060b0 <spi_lld_polled_exchange>
        cs_high();
 80089dc:	f7ff ffb0 	bl	8008940 <cs_high>
    for (size_t i = 0; i < len; i++) {
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	3301      	adds	r3, #1
 80089e4:	60fb      	str	r3, [r7, #12]
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d3ec      	bcc.n	80089c8 <send_data+0x14>
    }
}
 80089ee:	bf00      	nop
 80089f0:	bf00      	nop
 80089f2:	3710      	adds	r7, #16
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	2400026c 	.word	0x2400026c

080089fc <set_pixel>:

/* ====================================================================== */
/*                              PIXELS                                    */
/* ====================================================================== */

static inline void set_pixel(int x, int y, bool on) {
 80089fc:	b480      	push	{r7}
 80089fe:	b087      	sub	sp, #28
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	60f8      	str	r0, [r7, #12]
 8008a04:	60b9      	str	r1, [r7, #8]
 8008a06:	4613      	mov	r3, r2
 8008a08:	71fb      	strb	r3, [r7, #7]
    if (x < 0 || x >= BRICK_OLED_WIDTH || y < 0 || y >= BRICK_OLED_HEIGHT)
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	db4f      	blt.n	8008ab0 <set_pixel+0xb4>
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2b7f      	cmp	r3, #127	; 0x7f
 8008a14:	dc4c      	bgt.n	8008ab0 <set_pixel+0xb4>
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	db49      	blt.n	8008ab0 <set_pixel+0xb4>
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	2b3f      	cmp	r3, #63	; 0x3f
 8008a20:	dc46      	bgt.n	8008ab0 <set_pixel+0xb4>
        return;

    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	10db      	asrs	r3, r3, #3
 8008a26:	01db      	lsls	r3, r3, #7
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	617b      	str	r3, [r7, #20]
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	f003 0307 	and.w	r3, r3, #7
 8008a34:	2201      	movs	r2, #1
 8008a36:	fa02 f303 	lsl.w	r3, r2, r3
 8008a3a:	74fb      	strb	r3, [r7, #19]

    uint8_t old = buffer[index];
 8008a3c:	4a1f      	ldr	r2, [pc, #124]	; (8008abc <set_pixel+0xc0>)
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	4413      	add	r3, r2
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	74bb      	strb	r3, [r7, #18]

    if (on) buffer[index] |= mask;
 8008a46:	79fb      	ldrb	r3, [r7, #7]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00c      	beq.n	8008a66 <set_pixel+0x6a>
 8008a4c:	4a1b      	ldr	r2, [pc, #108]	; (8008abc <set_pixel+0xc0>)
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	4413      	add	r3, r2
 8008a52:	781a      	ldrb	r2, [r3, #0]
 8008a54:	7cfb      	ldrb	r3, [r7, #19]
 8008a56:	4313      	orrs	r3, r2
 8008a58:	b2d9      	uxtb	r1, r3
 8008a5a:	4a18      	ldr	r2, [pc, #96]	; (8008abc <set_pixel+0xc0>)
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	4413      	add	r3, r2
 8008a60:	460a      	mov	r2, r1
 8008a62:	701a      	strb	r2, [r3, #0]
 8008a64:	e00d      	b.n	8008a82 <set_pixel+0x86>
    else    buffer[index] &= (uint8_t)~mask;
 8008a66:	4a15      	ldr	r2, [pc, #84]	; (8008abc <set_pixel+0xc0>)
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	4413      	add	r3, r2
 8008a6c:	781a      	ldrb	r2, [r3, #0]
 8008a6e:	7cfb      	ldrb	r3, [r7, #19]
 8008a70:	43db      	mvns	r3, r3
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	4013      	ands	r3, r2
 8008a76:	b2d9      	uxtb	r1, r3
 8008a78:	4a10      	ldr	r2, [pc, #64]	; (8008abc <set_pixel+0xc0>)
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	460a      	mov	r2, r1
 8008a80:	701a      	strb	r2, [r3, #0]

    /* Ne marquer dirty QUE si le pixel change vraiment */
    if (buffer[index] != old) {
 8008a82:	4a0e      	ldr	r2, [pc, #56]	; (8008abc <set_pixel+0xc0>)
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	4413      	add	r3, r2
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	7cba      	ldrb	r2, [r7, #18]
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d010      	beq.n	8008ab2 <set_pixel+0xb6>
        display_dirty = true;
 8008a90:	4b0b      	ldr	r3, [pc, #44]	; (8008ac0 <set_pixel+0xc4>)
 8008a92:	2201      	movs	r2, #1
 8008a94:	701a      	strb	r2, [r3, #0]
        dirty_pages |= (1U << (y >> 3));
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	10db      	asrs	r3, r3, #3
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa0:	b2da      	uxtb	r2, r3
 8008aa2:	4b08      	ldr	r3, [pc, #32]	; (8008ac4 <set_pixel+0xc8>)
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	b2da      	uxtb	r2, r3
 8008aaa:	4b06      	ldr	r3, [pc, #24]	; (8008ac4 <set_pixel+0xc8>)
 8008aac:	701a      	strb	r2, [r3, #0]
 8008aae:	e000      	b.n	8008ab2 <set_pixel+0xb6>
        return;
 8008ab0:	bf00      	nop
    }
}
 8008ab2:	371c      	adds	r7, #28
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bc80      	pop	{r7}
 8008ab8:	4770      	bx	lr
 8008aba:	bf00      	nop
 8008abc:	24000edc 	.word	0x24000edc
 8008ac0:	240012e4 	.word	0x240012e4
 8008ac4:	240012e5 	.word	0x240012e5

08008ac8 <drv_display_init>:

/* ====================================================================== */
/*                      INITIALISATION OLED                               */
/* ====================================================================== */

void drv_display_init(void) {
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	af00      	add	r7, sp, #0

    /* GPIO OLED */
    palSetLineMode(LINE_SPI5_CS_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8008acc:	2201      	movs	r2, #1
 8008ace:	2140      	movs	r1, #64	; 0x40
 8008ad0:	4836      	ldr	r0, [pc, #216]	; (8008bac <drv_display_init+0xe4>)
 8008ad2:	f7fa ff1b 	bl	800390c <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_DC_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	2120      	movs	r1, #32
 8008ada:	4834      	ldr	r0, [pc, #208]	; (8008bac <drv_display_init+0xe4>)
 8008adc:	f7fa ff16 	bl	800390c <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_RES_OLED, PAL_MODE_OUTPUT_PUSHPULL);
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	2110      	movs	r1, #16
 8008ae4:	4831      	ldr	r0, [pc, #196]	; (8008bac <drv_display_init+0xe4>)
 8008ae6:	f7fa ff11 	bl	800390c <_pal_lld_setgroupmode>

    cs_high();
 8008aea:	f7ff ff29 	bl	8008940 <cs_high>
    dc_data();
 8008aee:	f7ff ff3f 	bl	8008970 <dc_data>
    palSetLine(LINE_SPI5_RES_OLED);
 8008af2:	4b2e      	ldr	r3, [pc, #184]	; (8008bac <drv_display_init+0xe4>)
 8008af4:	2210      	movs	r2, #16
 8008af6:	831a      	strh	r2, [r3, #24]

    /* SPI5 pins forced to AF5 (STM32H7 specific) */
    palSetLineMode(LINE_SPI2_SCK,  PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);
 8008af8:	f240 229a 	movw	r2, #666	; 0x29a
 8008afc:	2102      	movs	r1, #2
 8008afe:	482b      	ldr	r0, [pc, #172]	; (8008bac <drv_display_init+0xe4>)
 8008b00:	f7fa ff04 	bl	800390c <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI2_MOSI, PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);
 8008b04:	f240 229a 	movw	r2, #666	; 0x29a
 8008b08:	2108      	movs	r1, #8
 8008b0a:	4828      	ldr	r0, [pc, #160]	; (8008bac <drv_display_init+0xe4>)
 8008b0c:	f7fa fefe 	bl	800390c <_pal_lld_setgroupmode>

    spiStart(&SPID2, &spicfg);
 8008b10:	4927      	ldr	r1, [pc, #156]	; (8008bb0 <drv_display_init+0xe8>)
 8008b12:	4828      	ldr	r0, [pc, #160]	; (8008bb4 <drv_display_init+0xec>)
 8008b14:	f7f8 fb52 	bl	80011bc <spiStart>

    /* Reset OLED */
    palClearLine(LINE_SPI5_RES_OLED);
 8008b18:	4b24      	ldr	r3, [pc, #144]	; (8008bac <drv_display_init+0xe4>)
 8008b1a:	2210      	movs	r2, #16
 8008b1c:	835a      	strh	r2, [r3, #26]
    chThdSleepMilliseconds(50);
 8008b1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008b22:	f7ff f954 	bl	8007dce <chThdSleep>
    palSetLine(LINE_SPI5_RES_OLED);
 8008b26:	4b21      	ldr	r3, [pc, #132]	; (8008bac <drv_display_init+0xe4>)
 8008b28:	2210      	movs	r2, #16
 8008b2a:	831a      	strh	r2, [r3, #24]
    chThdSleepMilliseconds(50);
 8008b2c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008b30:	f7ff f94d 	bl	8007dce <chThdSleep>

    /* Squence init SSD1309 / SSD1306 */
    send_cmd(0xAE);
 8008b34:	20ae      	movs	r0, #174	; 0xae
 8008b36:	f7ff ff27 	bl	8008988 <send_cmd>
    send_cmd(0xD5); send_cmd(0x80);
 8008b3a:	20d5      	movs	r0, #213	; 0xd5
 8008b3c:	f7ff ff24 	bl	8008988 <send_cmd>
 8008b40:	2080      	movs	r0, #128	; 0x80
 8008b42:	f7ff ff21 	bl	8008988 <send_cmd>
    send_cmd(0xA8); send_cmd(0x3F);
 8008b46:	20a8      	movs	r0, #168	; 0xa8
 8008b48:	f7ff ff1e 	bl	8008988 <send_cmd>
 8008b4c:	203f      	movs	r0, #63	; 0x3f
 8008b4e:	f7ff ff1b 	bl	8008988 <send_cmd>
    send_cmd(0xD3); send_cmd(0x00);
 8008b52:	20d3      	movs	r0, #211	; 0xd3
 8008b54:	f7ff ff18 	bl	8008988 <send_cmd>
 8008b58:	2000      	movs	r0, #0
 8008b5a:	f7ff ff15 	bl	8008988 <send_cmd>
    send_cmd(0x40);
 8008b5e:	2040      	movs	r0, #64	; 0x40
 8008b60:	f7ff ff12 	bl	8008988 <send_cmd>
    send_cmd(0x8D); send_cmd(0x14);
 8008b64:	208d      	movs	r0, #141	; 0x8d
 8008b66:	f7ff ff0f 	bl	8008988 <send_cmd>
 8008b6a:	2014      	movs	r0, #20
 8008b6c:	f7ff ff0c 	bl	8008988 <send_cmd>
    send_cmd(0x20); send_cmd(0x00);
 8008b70:	2020      	movs	r0, #32
 8008b72:	f7ff ff09 	bl	8008988 <send_cmd>
 8008b76:	2000      	movs	r0, #0
 8008b78:	f7ff ff06 	bl	8008988 <send_cmd>
    send_cmd(0xA1);
 8008b7c:	20a1      	movs	r0, #161	; 0xa1
 8008b7e:	f7ff ff03 	bl	8008988 <send_cmd>
    send_cmd(0xC8);
 8008b82:	20c8      	movs	r0, #200	; 0xc8
 8008b84:	f7ff ff00 	bl	8008988 <send_cmd>
    send_cmd(0xDA); send_cmd(0x12);
 8008b88:	20da      	movs	r0, #218	; 0xda
 8008b8a:	f7ff fefd 	bl	8008988 <send_cmd>
 8008b8e:	2012      	movs	r0, #18
 8008b90:	f7ff fefa 	bl	8008988 <send_cmd>
    send_cmd(0xAF);
 8008b94:	20af      	movs	r0, #175	; 0xaf
 8008b96:	f7ff fef7 	bl	8008988 <send_cmd>

    drv_display_clear();
 8008b9a:	f000 f811 	bl	8008bc0 <drv_display_clear>
    drv_display_update();
 8008b9e:	f000 f825 	bl	8008bec <drv_display_update>

    extern const font_t FONT_5X7;
    current_font = &FONT_5X7;
 8008ba2:	4b05      	ldr	r3, [pc, #20]	; (8008bb8 <drv_display_init+0xf0>)
 8008ba4:	4a05      	ldr	r2, [pc, #20]	; (8008bbc <drv_display_init+0xf4>)
 8008ba6:	601a      	str	r2, [r3, #0]
}
 8008ba8:	bf00      	nop
 8008baa:	bd80      	pop	{r7, pc}
 8008bac:	58022000 	.word	0x58022000
 8008bb0:	08009574 	.word	0x08009574
 8008bb4:	2400026c 	.word	0x2400026c
 8008bb8:	240012dc 	.word	0x240012dc
 8008bbc:	08009590 	.word	0x08009590

08008bc0 <drv_display_clear>:

/* ====================================================================== */
/*                               CLEAR                                    */
/* ====================================================================== */

void drv_display_clear(void) {
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	af00      	add	r7, sp, #0
    memset(buffer, 0x00, sizeof(buffer));
 8008bc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008bc8:	2100      	movs	r1, #0
 8008bca:	4805      	ldr	r0, [pc, #20]	; (8008be0 <drv_display_clear+0x20>)
 8008bcc:	f000 f966 	bl	8008e9c <memset>
    display_dirty = true;
 8008bd0:	4b04      	ldr	r3, [pc, #16]	; (8008be4 <drv_display_clear+0x24>)
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0xFF; /* toutes les pages */
 8008bd6:	4b04      	ldr	r3, [pc, #16]	; (8008be8 <drv_display_clear+0x28>)
 8008bd8:	22ff      	movs	r2, #255	; 0xff
 8008bda:	701a      	strb	r2, [r3, #0]
}
 8008bdc:	bf00      	nop
 8008bde:	bd80      	pop	{r7, pc}
 8008be0:	24000edc 	.word	0x24000edc
 8008be4:	240012e4 	.word	0x240012e4
 8008be8:	240012e5 	.word	0x240012e5

08008bec <drv_display_update>:

/* ====================================================================== */
/*                               UPDATE                                   */
/* ====================================================================== */

void drv_display_update(void) {
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0

    /* Rien  faire */
    if (!display_dirty)
 8008bf2:	4b1e      	ldr	r3, [pc, #120]	; (8008c6c <drv_display_update+0x80>)
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	f083 0301 	eor.w	r3, r3, #1
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d12f      	bne.n	8008c62 <drv_display_update+0x76>
        return;

    for (uint8_t page = 0; page < 8; page++) {
 8008c02:	2300      	movs	r3, #0
 8008c04:	71fb      	strb	r3, [r7, #7]
 8008c06:	e022      	b.n	8008c4e <drv_display_update+0x62>

        if (!(dirty_pages & (1U << page)))
 8008c08:	4b19      	ldr	r3, [pc, #100]	; (8008c70 <drv_display_update+0x84>)
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	79fb      	ldrb	r3, [r7, #7]
 8008c10:	fa22 f303 	lsr.w	r3, r2, r3
 8008c14:	f003 0301 	and.w	r3, r3, #1
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d014      	beq.n	8008c46 <drv_display_update+0x5a>
            continue;

        send_cmd(0xB0 + page);
 8008c1c:	79fb      	ldrb	r3, [r7, #7]
 8008c1e:	3b50      	subs	r3, #80	; 0x50
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7ff feb0 	bl	8008988 <send_cmd>
        send_cmd(0x00);
 8008c28:	2000      	movs	r0, #0
 8008c2a:	f7ff fead 	bl	8008988 <send_cmd>
        send_cmd(0x10);
 8008c2e:	2010      	movs	r0, #16
 8008c30:	f7ff feaa 	bl	8008988 <send_cmd>

        send_data(&buffer[page * BRICK_OLED_WIDTH],
 8008c34:	79fb      	ldrb	r3, [r7, #7]
 8008c36:	01db      	lsls	r3, r3, #7
 8008c38:	4a0e      	ldr	r2, [pc, #56]	; (8008c74 <drv_display_update+0x88>)
 8008c3a:	4413      	add	r3, r2
 8008c3c:	2180      	movs	r1, #128	; 0x80
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f7ff feb8 	bl	80089b4 <send_data>
 8008c44:	e000      	b.n	8008c48 <drv_display_update+0x5c>
            continue;
 8008c46:	bf00      	nop
    for (uint8_t page = 0; page < 8; page++) {
 8008c48:	79fb      	ldrb	r3, [r7, #7]
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	71fb      	strb	r3, [r7, #7]
 8008c4e:	79fb      	ldrb	r3, [r7, #7]
 8008c50:	2b07      	cmp	r3, #7
 8008c52:	d9d9      	bls.n	8008c08 <drv_display_update+0x1c>
                  BRICK_OLED_WIDTH);
    }

    /* Reset dirty state */
    display_dirty = false;
 8008c54:	4b05      	ldr	r3, [pc, #20]	; (8008c6c <drv_display_update+0x80>)
 8008c56:	2200      	movs	r2, #0
 8008c58:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0;
 8008c5a:	4b05      	ldr	r3, [pc, #20]	; (8008c70 <drv_display_update+0x84>)
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	701a      	strb	r2, [r3, #0]
 8008c60:	e000      	b.n	8008c64 <drv_display_update+0x78>
        return;
 8008c62:	bf00      	nop
}
 8008c64:	3708      	adds	r7, #8
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	bf00      	nop
 8008c6c:	240012e4 	.word	0x240012e4
 8008c70:	240012e5 	.word	0x240012e5
 8008c74:	24000edc 	.word	0x24000edc

08008c78 <font_advance>:

void drv_display_set_font(const font_t *font) {
    current_font = font;
}

static inline uint8_t font_advance(const font_t *f) {
 8008c78:	b480      	push	{r7}
 8008c7a:	b083      	sub	sp, #12
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
    return (uint8_t)(f->width + f->spacing);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	791a      	ldrb	r2, [r3, #4]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	7a1b      	ldrb	r3, [r3, #8]
 8008c88:	4413      	add	r3, r2
 8008c8a:	b2db      	uxtb	r3, r3
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	370c      	adds	r7, #12
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bc80      	pop	{r7}
 8008c94:	4770      	bx	lr
	...

08008c98 <drv_display_draw_char>:

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b084      	sub	sp, #16
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	71fb      	strb	r3, [r7, #7]
 8008ca2:	460b      	mov	r3, r1
 8008ca4:	71bb      	strb	r3, [r7, #6]
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	717b      	strb	r3, [r7, #5]

    if (!current_font) return;
 8008caa:	4b25      	ldr	r3, [pc, #148]	; (8008d40 <drv_display_draw_char+0xa8>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d041      	beq.n	8008d36 <drv_display_draw_char+0x9e>

    if ((uint8_t)c < current_font->first || (uint8_t)c > current_font->last)
 8008cb2:	4b23      	ldr	r3, [pc, #140]	; (8008d40 <drv_display_draw_char+0xa8>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	799b      	ldrb	r3, [r3, #6]
 8008cb8:	797a      	ldrb	r2, [r7, #5]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d305      	bcc.n	8008cca <drv_display_draw_char+0x32>
 8008cbe:	4b20      	ldr	r3, [pc, #128]	; (8008d40 <drv_display_draw_char+0xa8>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	79db      	ldrb	r3, [r3, #7]
 8008cc4:	797a      	ldrb	r2, [r7, #5]
 8008cc6:	429a      	cmp	r2, r3
 8008cc8:	d901      	bls.n	8008cce <drv_display_draw_char+0x36>
        c = '?';
 8008cca:	233f      	movs	r3, #63	; 0x3f
 8008ccc:	717b      	strb	r3, [r7, #5]

    for (uint8_t col = 0; col < current_font->width; col++) {
 8008cce:	2300      	movs	r3, #0
 8008cd0:	73fb      	strb	r3, [r7, #15]
 8008cd2:	e029      	b.n	8008d28 <drv_display_draw_char+0x90>
        uint8_t bits = current_font->get_col(c, col);
 8008cd4:	4b1a      	ldr	r3, [pc, #104]	; (8008d40 <drv_display_draw_char+0xa8>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	68db      	ldr	r3, [r3, #12]
 8008cda:	7bf9      	ldrb	r1, [r7, #15]
 8008cdc:	797a      	ldrb	r2, [r7, #5]
 8008cde:	4610      	mov	r0, r2
 8008ce0:	4798      	blx	r3
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	737b      	strb	r3, [r7, #13]
        for (uint8_t row = 0; row < current_font->height; row++) {
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	73bb      	strb	r3, [r7, #14]
 8008cea:	e014      	b.n	8008d16 <drv_display_draw_char+0x7e>
            if (bits & (1U << row))
 8008cec:	7b7a      	ldrb	r2, [r7, #13]
 8008cee:	7bbb      	ldrb	r3, [r7, #14]
 8008cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8008cf4:	f003 0301 	and.w	r3, r3, #1
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d009      	beq.n	8008d10 <drv_display_draw_char+0x78>
                set_pixel(x + col, y + row, true);
 8008cfc:	79fa      	ldrb	r2, [r7, #7]
 8008cfe:	7bfb      	ldrb	r3, [r7, #15]
 8008d00:	18d0      	adds	r0, r2, r3
 8008d02:	79ba      	ldrb	r2, [r7, #6]
 8008d04:	7bbb      	ldrb	r3, [r7, #14]
 8008d06:	4413      	add	r3, r2
 8008d08:	2201      	movs	r2, #1
 8008d0a:	4619      	mov	r1, r3
 8008d0c:	f7ff fe76 	bl	80089fc <set_pixel>
        for (uint8_t row = 0; row < current_font->height; row++) {
 8008d10:	7bbb      	ldrb	r3, [r7, #14]
 8008d12:	3301      	adds	r3, #1
 8008d14:	73bb      	strb	r3, [r7, #14]
 8008d16:	4b0a      	ldr	r3, [pc, #40]	; (8008d40 <drv_display_draw_char+0xa8>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	795b      	ldrb	r3, [r3, #5]
 8008d1c:	7bba      	ldrb	r2, [r7, #14]
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	d3e4      	bcc.n	8008cec <drv_display_draw_char+0x54>
    for (uint8_t col = 0; col < current_font->width; col++) {
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
 8008d24:	3301      	adds	r3, #1
 8008d26:	73fb      	strb	r3, [r7, #15]
 8008d28:	4b05      	ldr	r3, [pc, #20]	; (8008d40 <drv_display_draw_char+0xa8>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	791b      	ldrb	r3, [r3, #4]
 8008d2e:	7bfa      	ldrb	r2, [r7, #15]
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d3cf      	bcc.n	8008cd4 <drv_display_draw_char+0x3c>
 8008d34:	e000      	b.n	8008d38 <drv_display_draw_char+0xa0>
    if (!current_font) return;
 8008d36:	bf00      	nop
        }
    }
}
 8008d38:	3710      	adds	r7, #16
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	240012dc 	.word	0x240012dc

08008d44 <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b084      	sub	sp, #16
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	603a      	str	r2, [r7, #0]
 8008d4e:	71fb      	strb	r3, [r7, #7]
 8008d50:	460b      	mov	r3, r1
 8008d52:	71bb      	strb	r3, [r7, #6]

    if (!current_font || !txt) return;
 8008d54:	4b14      	ldr	r3, [pc, #80]	; (8008da8 <drv_display_draw_text+0x64>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d020      	beq.n	8008d9e <drv_display_draw_text+0x5a>
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d01d      	beq.n	8008d9e <drv_display_draw_text+0x5a>

    const uint8_t adv = font_advance(current_font);
 8008d62:	4b11      	ldr	r3, [pc, #68]	; (8008da8 <drv_display_draw_text+0x64>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4618      	mov	r0, r3
 8008d68:	f7ff ff86 	bl	8008c78 <font_advance>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	73fb      	strb	r3, [r7, #15]

    while (*txt && x < BRICK_OLED_WIDTH) {
 8008d70:	e00c      	b.n	8008d8c <drv_display_draw_text+0x48>
        drv_display_draw_char(x, y, *txt++);
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	1c5a      	adds	r2, r3, #1
 8008d76:	603a      	str	r2, [r7, #0]
 8008d78:	781a      	ldrb	r2, [r3, #0]
 8008d7a:	79b9      	ldrb	r1, [r7, #6]
 8008d7c:	79fb      	ldrb	r3, [r7, #7]
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f7ff ff8a 	bl	8008c98 <drv_display_draw_char>
        x = (uint8_t)(x + adv);
 8008d84:	79fa      	ldrb	r2, [r7, #7]
 8008d86:	7bfb      	ldrb	r3, [r7, #15]
 8008d88:	4413      	add	r3, r2
 8008d8a:	71fb      	strb	r3, [r7, #7]
    while (*txt && x < BRICK_OLED_WIDTH) {
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d005      	beq.n	8008da0 <drv_display_draw_text+0x5c>
 8008d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	daea      	bge.n	8008d72 <drv_display_draw_text+0x2e>
 8008d9c:	e000      	b.n	8008da0 <drv_display_draw_text+0x5c>
    if (!current_font || !txt) return;
 8008d9e:	bf00      	nop
    }
}
 8008da0:	3710      	adds	r7, #16
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}
 8008da6:	bf00      	nop
 8008da8:	240012dc 	.word	0x240012dc

08008dac <displayThread>:
/*                         THREAD DE RAFRACHISSEMENT                      */
/* ====================================================================== */

static THD_WORKING_AREA(waDisplay, 512);

static THD_FUNCTION(displayThread, arg) {
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
    (void)arg;
    chRegSetThreadName("Display");
 8008db4:	480c      	ldr	r0, [pc, #48]	; (8008de8 <displayThread+0x3c>)
 8008db6:	f7ff fda7 	bl	8008908 <chRegSetThreadName>

    while (!chThdShouldTerminateX()) {
 8008dba:	e005      	b.n	8008dc8 <displayThread+0x1c>
        drv_display_update();
 8008dbc:	f7ff ff16 	bl	8008bec <drv_display_update>
        chThdSleepMilliseconds(33);
 8008dc0:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8008dc4:	f7ff f803 	bl	8007dce <chThdSleep>
    while (!chThdShouldTerminateX()) {
 8008dc8:	f7ff fd8d 	bl	80088e6 <chThdShouldTerminateX>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	f083 0301 	eor.w	r3, r3, #1
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d1f1      	bne.n	8008dbc <displayThread+0x10>
    }

    chThdExit(MSG_OK);
 8008dd8:	2000      	movs	r0, #0
 8008dda:	f7fe ff83 	bl	8007ce4 <chThdExit>
}
 8008dde:	bf00      	nop
 8008de0:	3708      	adds	r7, #8
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
 8008de6:	bf00      	nop
 8008de8:	08008f94 	.word	0x08008f94

08008dec <drv_display_start>:

void drv_display_start(void) {
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b082      	sub	sp, #8
 8008df0:	af02      	add	r7, sp, #8
    if (display_tp != NULL) {
 8008df2:	4b13      	ldr	r3, [pc, #76]	; (8008e40 <drv_display_start+0x54>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d00f      	beq.n	8008e1a <drv_display_start+0x2e>
        if (chThdTerminatedX(display_tp)) {
 8008dfa:	4b11      	ldr	r3, [pc, #68]	; (8008e40 <drv_display_start+0x54>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7ff fd60 	bl	80088c4 <chThdTerminatedX>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d016      	beq.n	8008e38 <drv_display_start+0x4c>
            chThdWait(display_tp);
 8008e0a:	4b0d      	ldr	r3, [pc, #52]	; (8008e40 <drv_display_start+0x54>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f7fe ffb3 	bl	8007d7a <chThdWait>
            display_tp = NULL;
 8008e14:	4b0a      	ldr	r3, [pc, #40]	; (8008e40 <drv_display_start+0x54>)
 8008e16:	2200      	movs	r2, #0
 8008e18:	601a      	str	r2, [r3, #0]
        } else {
            return;
        }
    }

    drv_display_init();
 8008e1a:	f7ff fe55 	bl	8008ac8 <drv_display_init>

    display_tp = chThdCreateStatic(waDisplay, sizeof(waDisplay),
 8008e1e:	2300      	movs	r3, #0
 8008e20:	9300      	str	r3, [sp, #0]
 8008e22:	4b08      	ldr	r3, [pc, #32]	; (8008e44 <drv_display_start+0x58>)
 8008e24:	2280      	movs	r2, #128	; 0x80
 8008e26:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 8008e2a:	4807      	ldr	r0, [pc, #28]	; (8008e48 <drv_display_start+0x5c>)
 8008e2c:	f7fe fede 	bl	8007bec <chThdCreateStatic>
 8008e30:	4603      	mov	r3, r0
 8008e32:	4a03      	ldr	r2, [pc, #12]	; (8008e40 <drv_display_start+0x54>)
 8008e34:	6013      	str	r3, [r2, #0]
 8008e36:	e000      	b.n	8008e3a <drv_display_start+0x4e>
            return;
 8008e38:	bf00      	nop
                                   NORMALPRIO, displayThread, NULL);
}
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
 8008e3e:	bf00      	nop
 8008e40:	240012e0 	.word	0x240012e0
 8008e44:	08008dad 	.word	0x08008dad
 8008e48:	240012e8 	.word	0x240012e8

08008e4c <get_col_5x7>:
 *
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..4)
 * @return Octet contenant les 7 bits verticaux du glyphe.
 */
static uint8_t get_col_5x7(char c, uint8_t col) {
 8008e4c:	b480      	push	{r7}
 8008e4e:	b083      	sub	sp, #12
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	4603      	mov	r3, r0
 8008e54:	460a      	mov	r2, r1
 8008e56:	71fb      	strb	r3, [r7, #7]
 8008e58:	4613      	mov	r3, r2
 8008e5a:	71bb      	strb	r3, [r7, #6]
    if (c < 32 || c > 126) return 0;
 8008e5c:	79fb      	ldrb	r3, [r7, #7]
 8008e5e:	2b1f      	cmp	r3, #31
 8008e60:	d902      	bls.n	8008e68 <get_col_5x7+0x1c>
 8008e62:	79fb      	ldrb	r3, [r7, #7]
 8008e64:	2b7e      	cmp	r3, #126	; 0x7e
 8008e66:	d901      	bls.n	8008e6c <get_col_5x7+0x20>
 8008e68:	2300      	movs	r3, #0
 8008e6a:	e00f      	b.n	8008e8c <get_col_5x7+0x40>
    if (col >= 5) return 0;
 8008e6c:	79bb      	ldrb	r3, [r7, #6]
 8008e6e:	2b04      	cmp	r3, #4
 8008e70:	d901      	bls.n	8008e76 <get_col_5x7+0x2a>
 8008e72:	2300      	movs	r3, #0
 8008e74:	e00a      	b.n	8008e8c <get_col_5x7+0x40>
    return font5x7[(uint8_t)c - 32][col];
 8008e76:	79fb      	ldrb	r3, [r7, #7]
 8008e78:	f1a3 0220 	sub.w	r2, r3, #32
 8008e7c:	79b9      	ldrb	r1, [r7, #6]
 8008e7e:	4806      	ldr	r0, [pc, #24]	; (8008e98 <get_col_5x7+0x4c>)
 8008e80:	4613      	mov	r3, r2
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	4413      	add	r3, r2
 8008e86:	4403      	add	r3, r0
 8008e88:	440b      	add	r3, r1
 8008e8a:	781b      	ldrb	r3, [r3, #0]
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bc80      	pop	{r7}
 8008e94:	4770      	bx	lr
 8008e96:	bf00      	nop
 8008e98:	080095a0 	.word	0x080095a0

08008e9c <memset>:
 8008e9c:	0783      	lsls	r3, r0, #30
 8008e9e:	b530      	push	{r4, r5, lr}
 8008ea0:	d048      	beq.n	8008f34 <memset+0x98>
 8008ea2:	1e54      	subs	r4, r2, #1
 8008ea4:	2a00      	cmp	r2, #0
 8008ea6:	d03f      	beq.n	8008f28 <memset+0x8c>
 8008ea8:	b2ca      	uxtb	r2, r1
 8008eaa:	4603      	mov	r3, r0
 8008eac:	e001      	b.n	8008eb2 <memset+0x16>
 8008eae:	3c01      	subs	r4, #1
 8008eb0:	d33a      	bcc.n	8008f28 <memset+0x8c>
 8008eb2:	f803 2b01 	strb.w	r2, [r3], #1
 8008eb6:	079d      	lsls	r5, r3, #30
 8008eb8:	d1f9      	bne.n	8008eae <memset+0x12>
 8008eba:	2c03      	cmp	r4, #3
 8008ebc:	d92d      	bls.n	8008f1a <memset+0x7e>
 8008ebe:	b2cd      	uxtb	r5, r1
 8008ec0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008ec4:	2c0f      	cmp	r4, #15
 8008ec6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008eca:	d936      	bls.n	8008f3a <memset+0x9e>
 8008ecc:	f1a4 0210 	sub.w	r2, r4, #16
 8008ed0:	f022 0c0f 	bic.w	ip, r2, #15
 8008ed4:	f103 0e20 	add.w	lr, r3, #32
 8008ed8:	44e6      	add	lr, ip
 8008eda:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8008ede:	f103 0210 	add.w	r2, r3, #16
 8008ee2:	e942 5504 	strd	r5, r5, [r2, #-16]
 8008ee6:	e942 5502 	strd	r5, r5, [r2, #-8]
 8008eea:	3210      	adds	r2, #16
 8008eec:	4572      	cmp	r2, lr
 8008eee:	d1f8      	bne.n	8008ee2 <memset+0x46>
 8008ef0:	f10c 0201 	add.w	r2, ip, #1
 8008ef4:	f014 0f0c 	tst.w	r4, #12
 8008ef8:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8008efc:	f004 0c0f 	and.w	ip, r4, #15
 8008f00:	d013      	beq.n	8008f2a <memset+0x8e>
 8008f02:	f1ac 0304 	sub.w	r3, ip, #4
 8008f06:	f023 0303 	bic.w	r3, r3, #3
 8008f0a:	3304      	adds	r3, #4
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f842 5b04 	str.w	r5, [r2], #4
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d1fb      	bne.n	8008f0e <memset+0x72>
 8008f16:	f00c 0403 	and.w	r4, ip, #3
 8008f1a:	b12c      	cbz	r4, 8008f28 <memset+0x8c>
 8008f1c:	b2c9      	uxtb	r1, r1
 8008f1e:	441c      	add	r4, r3
 8008f20:	f803 1b01 	strb.w	r1, [r3], #1
 8008f24:	429c      	cmp	r4, r3
 8008f26:	d1fb      	bne.n	8008f20 <memset+0x84>
 8008f28:	bd30      	pop	{r4, r5, pc}
 8008f2a:	4664      	mov	r4, ip
 8008f2c:	4613      	mov	r3, r2
 8008f2e:	2c00      	cmp	r4, #0
 8008f30:	d1f4      	bne.n	8008f1c <memset+0x80>
 8008f32:	e7f9      	b.n	8008f28 <memset+0x8c>
 8008f34:	4603      	mov	r3, r0
 8008f36:	4614      	mov	r4, r2
 8008f38:	e7bf      	b.n	8008eba <memset+0x1e>
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	46a4      	mov	ip, r4
 8008f3e:	e7e0      	b.n	8008f02 <memset+0x66>
