[Paths]
EXE=C:\XILINX\ACTIVE\EXE
LIBDIR=C:\XILINX\ACTIVE
LibID=C:\XILINX\ACTIVE
SYSLIB=C:\XILINX\ACTIVE\SYSLIB
PROJECTS=C:\XILINX\ACTIVE\PROJECTS\
VHDLDat=C:\XILINX\ACTIVE\VHDL
Editor=C:\XILINX\ACTIVE\EXE\RBROWSER.EXE
Enable Warning Dialogs=On
[Net Attributes]
COLLAPSE=null
KEEP=null
NOREDUCE=null
PERIOD=null
PWR_MODE=null
S=null
TIG=null
TNM=null
TPSYNC=null
TPTHRU=null
[sc_config_ai]
printer_data=NO
REM_CORRECT_HEXCONN=off
[Schematic]
Raster On=ON
Add Libraries=OFF
Grid Color=8
Select Color=12
Select Wire Color=12
Pin Name Color=9
Pin Number Color=12
Symbol Name Color=2
Symbol Reference Color=2
Symbol Parameters Color=0
Symbol Technology Color=13
Symbol Color I=0
Symbol Color II=7
Symbol Color (empty)=4
Symbol Color (netlist)=5
Symbol Color (schematic)=1
Switch Symbol Color=12
Wire Color=9
Wire Edit Color=0
Junction Color=11
LogiBlox Pin Color=2
In Line Net Name Color=9
Net Name Color=9
PWR Color=0
Terminal Color=0
Terminal Name Color=2
Bus Color=4
Bus Name Color=2
Bus Tap Color=1
Default Graphics Color=0
Background Color=0
Pin Font=1
Pin Font Face=0
Symbol Name=1
Symbol Name Face=0
Symbol Reference=1
Symbol Reference Face=0
Symbol Parameters=1
Symbol Parameters Face=0
Net Name=1
Net Name Face=0
Terminal Name=0
Terminal Name Face=0
Bus Name=1
Bus Name Face=0
Graphics Font=0
Graphics Font Face=0
Small Font Height=20
Regular Font Height=35
Large Font Height=50
Visible Font Minimal Height=5
Wire Line Style=1
Wire Line Width=1
Junction Size=8
Junction Type=0
Xblox Wire Line Style=1
Xblox Wire Line Width=8
Xblox Junction Size=12
Xblox Junction Type=0
Autorouting time (sec/wire)=10
Wire Correction=ON
Check Pin Type=ON
Orthogonal Wires=ON
Autorouting=ON
Check Chip Crossing=ON
Bus Line Width=8
Bus Tap Type=3
Bus Left Range=7
Bus Right Range=0
Bus Corners=OFF
Symbol Line Style I=1
Symbol Line Style II=1
Graphics Line Style=1
Automatic Backup (min)=5
Symbol AutoBox Width=4
Allow symbol overlap=ON
Allow wires overlap=ON
Thick Line Width=7
Simulation step (ns)=0
Interactive mode=ON
Defer to audit file=OFF
Internal Warnings=OFF
Snap to Grid=ON
Create TEMP Symbols=ON
Delete Wires with Symbol=OFF
Status Line=ON
Command Line=ON
Coordinates=ON
Button Menu=ON
Button Horizontal=3
Ruler=OFF
Ruler Mark=2
Ruler Mark Width=1
Graphics=ON
Table=ON
Symbol Text=ON
Beep on Error=ON
Print frame=ON
Print 4 page tile=1
Printing margin=5
Print copies=1
Print whole project=1
Print All Black=ON
Sheet Format=18
Vertical Zones=8
Horizontal Zones=8
Grid Active=OFF
Grid Step=4
Grid Style=0
CrossHair Cursor=OFF
Maximized=OFF
Window=228, 101, 1916, 875
Save on Exit=ON
hidden pins=OFF
view_references=OFF
hide_references=OFF
drc_floating_nets=ON
drc_bus_match_pin=ON
drc_unconnected_input_pin=ON
drc_unconnected_output_pin=ON
drc_bustap_match_bus=ON
drc_bus_name=ON
drc_outputs_connected=ON
drc_references=ON
drc_loadless_net=ON
drc_sourceless_net=ON
drc_pin_without_terminal=ON
drc_root_terminals=ON
drc_buble_at_pin=ON
drc_recursion=OFF
drc_check=ON
Table01=Project
Table02=Macro
Table03=Date
Table04=Date Last Modified
[SC_ALV_options]
recursive=YES
ignore_builtin=NO
remove_busbox=YES
autopinname=YES
autopin=YES
xblox_bus=YES
invisible_refname=NO
ignore_internal_prop=YES
[LogiBlox]
show_pinbus_names=YES
[Flow]
FSM_X6=On
[EXTENSIONS]
REM0_XABELNETLIST=PLUSASM
UseServerTime=1
VERILOG=ON
InitDialog=On
LastDirectory=C:\XILINX\ACTIVE\PROJECTS
[Interactive]
Logfile=C:\XILINX\ACTIVE\PROJECTS\ALDEC.LOG
Options=1, 1, 1, 1, 0, 0, 0, 2, 1, 1, 0, 0
Lines=200
Colors=16711935,255,16711680,0,0,0,0,0,
View=1,0
Console=0, 0, 0, 0, 0, 0, 0, , 0, 0
Errors=0, 0, 0, 0, 0, 0, 0, , 0, 0
Warnings=0, 0, 0, 0, 0, 0, 0, , 0, 0
Messages=0, 0, 0, 0, 0, 0, 0, , 0, 0
[Synthesis]
Exemplar=NO
Asyl=NO
internal_VHDL_check=NO
[Suspro]
Netkey=0
Active=16
Key=5
KeyEx=H9B1CABABABACEB9CABABABABABABABAHEBAB1HABABABABAWAKGL1M9R9M9T9L1BUBUBABABABABABA
[Pcm]
type=F21i
[xilinx]
family=2
xfam=Spartan
libraries=unified
[ABEL]
ViewFiles=On
[AVHDL]
REM0_AVHDL_REG_KEY=SOFTWARE\Aldec\Active-HDL 4.2XE\Shared\InstallDir
REM1_AVHDL_REG_KEY=SOFTWARE\Aldec\Active-HDL 4.2\Shared\InstallDir
REM2_AVHDL_REG_KEY=SOFTWARE\Aldec\Active-HDL 4.1\Shared\InstallDir
REM3_AVHDL_REG_KEY=SOFTWARE\Aldec\Active HDL 4.0\Shared\InstallDir
[UserData]
User=XILINX Installation
Company=Xilinx
RegistrationID=072553519349
XilinxVersion=4.1i
SynopsysVersion=3.6.0
[Library_List]
153=C:\XILINX\ACTIVE\SYSLIB\XC4000E
155=C:\XILINX\ACTIVE\SYSLIB\XC4000X
161=C:\XILINX\ACTIVE\SYSLIB\XC9500
133=C:\XILINX\ACTIVE\SYSLIB\SIMPRIMS
149=C:\XILINX\ACTIVE\SYSLIB\XABELSIM
167=C:\XILINX\ACTIVE\SYSLIB\SPARTAN
169=C:\XILINX\ACTIVE\SYSLIB\SPARTANX
175=C:\XILINX\ACTIVE\SYSLIB\SPARTAN2
1001=C:\XILINX\ACTIVE\PROJECTS\TEST_PR\LIB\TEST_PR
1002=C:\XILINX\ACTIVE\PROJECTS\LOAD_LIB\LIB\LOAD_LIB
1003=C:\XILINX\ACTIVE\SYSLIB\MAKET_2
1004=C:\XILINX\ACTIVE\PROJECTS\PROCBEZ\LIB\PROCBEZ
1005=C:\XILINX\ACTIVE\PROJECTS\MPS_LAB1\LIB\MPS_LAB1
1006=C:\XILINX\ACTIVE\PROJECTS\TEST\LIB\TEST
1007=C:\XILINX\ACTIVE\PROJECTS\FLM\LIB\FLM
1008=C:\XILINX\ACTIVE\PROJECTS\DASDSAD\LIB\DASDSAD
1009=C:\XILINX\ACTIVE\PROJECTS\QAZ11\LIB\QAZ11
1010=C:\XILINX\ACTIVE\PROJECTS\QSC1\LIB\QSC1
[device]
part=S10PC84-3
xilinx=S10PC84-3
[TOOLBOXES]
CHANGES=HIDE 946 78 50 135
SYMBOLS=HIDE 1290 261 130 346
WIRES=HIDE 946 78 50 135
GRAPHICS=HIDE 875 78 122 63
PROBES=HIDE 897 78 98 63
QUERY=HIDE 773 37 225 271
VHE=HIDE 946 78 50 111
[HDESettings]
Tabulation=8
Highlighting=1
LineNumbers=1
Margin=1
AutoIndent=1
AutoScanning=1
ErrorsDesciption=0
Language=VHDL
Compiler=FPGA Express
Font=0,0,0,0,0,0,0,0,0,0,0,0,0,Fixedsys
ShowPropFonts=1
WorkingDir=C:\Xilinx\active\projects\qsc1\
[HDEColors]
NormalCol=0
CommentCol=6
KeywordCol=4
ConstantCol=8
DirectivesCol=2
MetaSymbolCol=0
[HDELA2]
State=0
Mode=1
WT=172
WB=751
WR=1446
WL=92
TT=2
TB=517
TR=672
TL=2
PT=2
PB=517
PR=1346
PL=675
[HDE Recent File List]
File1=C:\Xilinx\active\projects\qsc1\Result.vhd
File2=C:\Xilinx\active\projects\flm\FLM.vhd
File3=C:\Xilinx\active\projects\qaz11\Result.vhd
File4=C:\XILINX\ACTIVE\PROJECTS\QQQ1\Result.vhd
[PCM_Window]
Left=352
Top=49
Width=1048
Height=884
Maximized=Off
LeftWidth=252
UpHeight=358
Settings=On
[Netlist]
ExpFormat=Edif 200
[Symbol Editor]
Maximized=NO
Left=53
Right=1528
Top=20
Bottom=783
grid=off
disp_pwr=off
disp_pin_name=on
disp_pin_number=on
toolbar=on
statusbar=on
invisible_pins=on
[LM]
bDelLib=YES
bDetLib=YES
bDelObj=YES
bLibSrc=YES
bObjSrc=YES
[Pin Parameters]
PINTYPE=
PORT_ID=
PARAM=
[FSM ToolBars-Summary]
Bars=6
[FSM Settings]
TextScaling=NO
StateCodes=YES
Language=VHDL
LoadOnActivate=YES
[FSM ToolBars-Bar0]
BarID=59393
[FSM ToolBars-Bar1]
BarID=59419
Bars=3
Bar#0=0
Bar#1=59392
Bar#2=0
[FSM ToolBars-Bar2]
BarID=59420
Bars=4
Bar#0=0
Bar#1=59424
Bar#2=0
Bar#3=59425
[FSM ToolBars-Bar3]
BarID=59392
XPos=-2
YPos=-2
[FSM ToolBars-Bar4]
BarID=59425
XPos=-2
YPos=-2
[FSM ToolBars-Bar5]
BarID=59424
Visible=0
XPos=-8
YPos=-133
[Symbol Parameters]
$BUSDELIMITER=
$FILE=
$DEF=
DEVICE=
LEVEL=
LIBVER=
INIT=
BUS_WIDTH=
DEPTH=
MEMFILE=
STYLE=
USE_RPM=
DEF=
MODTYPE=
$ARRAY=
BLKNM=
DIVIDE1_BY=
DIVIDE2_BY=
FAST=
LOC=
NODELAY=
PWR_MODE=
RLOC=
SLOW=
TNM=
[Simulator]
External Editor=C:\XILINX\ACTIVE\EXE\MACROED.EXE
Extended Options=Off
main=CONF_NORMAL, 153, 154, 1149, 678
toolbox=CONF_POSITION, 154, 0, 0, 0
showhier=CONF_HIDE, 0, 0, 0, 0
tv0=CONF_MAXMIZE, 0, 0, 1299, 393, 10, 58
Step=500
Binary Counter=Off
Status Bar=On
Ruler=On
End of Step Estimation=On
Breakpoints Enabled=Off
Prompt for Browsing Netlist Log=On
Prompt for Loading Last Session=On
Display Hidden Nets=Off
Backup Frequency=300
Backup=On
Netlist Log Messages=All
Error Reporting Options=0
[Projects List]
c:\xilinx\active\projects\qsc1=qsc1
c:\xilinx\active\projects\flm=flm
c:\xilinx\active\projects\dasdsad=dasdsad
c:\xilinx\active\projects\qaz11=qaz11
c:\xilinx\active\projects\procbez=procbez
c:\xilinx\active\projects\mps_lab1=mps_lab1
c:\xilinx\active\projects\test=test
[Recent Projects]
c:\xilinx\active\projects\qsc1.pdf= 
c:\xilinx\active\projects\flm.pdf= 
c:\xilinx\active\projects\dasdsad.pdf= 
c:\xilinx\active\projects\qaz11.pdf= 
