#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: WSJ
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Nov 11 16:54:09 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Nov 11 16:54:25 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              3503           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     167.898 MHz       1000.000          5.956        497.022
 clk_Inferred                 1.000 MHz      30.989 MHz       1000.000         32.270        967.730
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     137.703 MHz       1000.000          7.262        992.738
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     540.249 MHz       1000.000          1.851        998.149
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.022       0.000              0            753
 clk_Inferred           clk_Inferred               967.730       0.000              0          18682
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.738       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.149       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.340       0.000              0            753
 clk_Inferred           clk_Inferred                 0.185       0.000              0          18682
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.049       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.352       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.501       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           3503
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.354       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.466       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.609       0.000              0            753
 clk_Inferred           clk_Inferred               973.697       0.000              0          18682
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.217       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.564       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.314       0.000              0            753
 clk_Inferred           clk_Inferred                 0.202       0.000              0          18682
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.194       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.322       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.449       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           3503
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.625       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.670       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CE
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.063
  Launch Clock Delay      :  5.876
  Clock Pessimism Removal :  0.785

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.709     504.105         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.105 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.771     505.876         ntclkbufg_0      
 CLMA_42_44/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_42_44/Q3                     tco                   0.241     506.117 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.579     506.696         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_38_48/Y0                     td                    0.383     507.079 r       u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.266     507.345         u_jtag_top/u_jtag_driver/N229
 CLMA_38_48/Y1                     td                    0.276     507.621 r       u_jtag_top/u_jtag_driver/N233_9/gateop_perm/Z
                                   net (fanout=35)       0.878     508.499         u_jtag_top/u_jtag_driver/N233
 CLMA_50_64/CE                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CE

 Data arrival time                                                 508.499         Logic Levels: 2  
                                                                                   Logic: 0.900ns(34.312%), Route: 1.723ns(65.688%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.442    1003.555         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.555 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.508    1005.063         ntclkbufg_0      
 CLMA_50_64/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CLK
 clock pessimism                                         0.785    1005.848                          
 clock uncertainty                                      -0.050    1005.798                          

 Setup time                                             -0.277    1005.521                          

 Data required time                                               1005.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.521                          
 Data arrival time                                                -508.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.062
  Launch Clock Delay      :  5.879
  Clock Pessimism Removal :  0.785

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.709     504.105         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.105 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.774     505.879         ntclkbufg_0      
 CLMA_38_44/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_38_44/Q0                     tco                   0.241     506.120 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.440     506.560         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_42_45/Y1                     td                    0.382     506.942 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.461     507.403         u_jtag_top/u_jtag_driver/_N13515
 CLMA_42_44/Y1                     td                    0.169     507.572 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.923     508.495         u_jtag_top/u_jtag_driver/_N24891
 CLMA_42_52/CD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.495         Logic Levels: 2  
                                                                                   Logic: 0.792ns(30.275%), Route: 1.824ns(69.725%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.442    1003.555         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.555 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.507    1005.062         ntclkbufg_0      
 CLMA_42_52/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.785    1005.847                          
 clock uncertainty                                      -0.050    1005.797                          

 Setup time                                             -0.180    1005.617                          

 Data required time                                               1005.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.617                          
 Data arrival time                                                -508.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.060
  Launch Clock Delay      :  5.879
  Clock Pessimism Removal :  0.785

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.709     504.105         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.105 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.774     505.879         ntclkbufg_0      
 CLMA_38_44/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_38_44/Q0                     tco                   0.241     506.120 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.440     506.560         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_42_45/Y1                     td                    0.382     506.942 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.461     507.403         u_jtag_top/u_jtag_driver/_N13515
 CLMA_42_44/Y1                     td                    0.169     507.572 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.918     508.490         u_jtag_top/u_jtag_driver/_N24891
 CLMA_46_56/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.490         Logic Levels: 2  
                                                                                   Logic: 0.792ns(30.333%), Route: 1.819ns(69.667%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.442    1003.555         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.555 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.505    1005.060         ntclkbufg_0      
 CLMA_46_56/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.785    1005.845                          
 clock uncertainty                                      -0.050    1005.795                          

 Setup time                                             -0.177    1005.618                          

 Data required time                                               1005.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.618                          
 Data arrival time                                                -508.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.957
  Launch Clock Delay      :  5.074
  Clock Pessimism Removal :  -0.850

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.442       3.555         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.555 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.519       5.074         ntclkbufg_0      
 CLMA_58_53/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_53/Q0                     tco                   0.224       5.298 r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       5.435         u_jtag_top/u_jtag_driver/rx_data [25]
 CLMA_58_52/M0                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D

 Data arrival time                                                   5.435         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.865       4.160         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.160 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.797       5.957         ntclkbufg_0      
 CLMA_58_52/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.850       5.107                          
 clock uncertainty                                       0.000       5.107                          

 Hold time                                              -0.012       5.095                          

 Data required time                                                  5.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.095                          
 Data arrival time                                                  -5.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[2]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.970
  Launch Clock Delay      :  5.087
  Clock Pessimism Removal :  -0.850

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.442       3.555         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.555 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.532       5.087         ntclkbufg_0      
 CLMA_42_33/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_33/Q1                     tco                   0.224       5.311 r       u_jtag_top/u_jtag_driver/rx/recv_data[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       5.449         u_jtag_top/u_jtag_driver/rx_data [2]
 CLMA_42_32/M0                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[2]/opit_0_inv/D

 Data arrival time                                                   5.449         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.865       4.160         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.160 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.810       5.970         ntclkbufg_0      
 CLMA_42_32/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[2]/opit_0_inv/CLK
 clock pessimism                                        -0.850       5.120                          
 clock uncertainty                                       0.000       5.120                          

 Hold time                                              -0.012       5.108                          

 Data required time                                                  5.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.108                          
 Data arrival time                                                  -5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.965
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.850

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.442       3.555         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.555 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.527       5.082         ntclkbufg_0      
 CLMA_42_36/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK

 CLMA_42_36/Q1                     tco                   0.224       5.306 r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.139       5.445         u_jtag_top/u_jtag_driver/shift_reg [35]
 CLMA_42_37/M0                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/D

 Data arrival time                                                   5.445         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.865       4.160         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.160 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.805       5.965         ntclkbufg_0      
 CLMA_42_37/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/CLK
 clock pessimism                                        -0.850       5.115                          
 clock uncertainty                                       0.000       5.115                          

 Hold time                                              -0.012       5.103                          

 Data required time                                                  5.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.103                          
 Data arrival time                                                  -5.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[3]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.756
  Launch Clock Delay      :  4.369
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.805       4.369         ntclkbufg_1      
 CLMA_98_197/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_197/Q0                    tco                   0.261       4.630 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        1.451       6.081         u_tinyriscv/ie_inst_o [0]
 CLMA_90_268/Y0                    td                    0.282       6.363 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       2.411       8.774         u_tinyriscv/u_ex/_N24682
 CLMA_118_165/Y3                   td                    0.276       9.050 r       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        1.351      10.401         u_tinyriscv/u_ex/N720
 CLMA_106_100/Y2                   td                    0.216      10.617 r       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       1.774      12.391         _N24830          
 CLMA_58_140/Y1                    td                    0.207      12.598 r       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       0.955      13.553         _N7561           
 CLMA_58_85/Y1                     td                    0.276      13.829 r       u_rib/N324_3/gateop_perm/Z
                                   net (fanout=8)        0.750      14.579         u_rib/_N27039    
 CLMA_54_84/Y6CD                   td                    0.209      14.788 r       u_rib/N278_3[4]_muxf6/F
                                   net (fanout=1024)     2.716      17.504         _N11686          
 CLMS_78_221/Y0                    td                    0.387      17.891 r       u_ram/_ram_15_27/gateop/Z
                                   net (fanout=1)        2.104      19.995         u_ram/_N838      
 CLMA_26_236/Y1                    td                    0.424      20.419 r       u_ram/N6_33[27]_muxf7/F
                                   net (fanout=1)        2.557      22.976         u_ram/_N15136    
 CLMA_70_77/Y1                     td                    0.276      23.252 r       u_ram/N6_34[27]/gateop/Z
                                   net (fanout=3)        0.971      24.223         _N16911          
 CLMA_78_72/Y6AB                   td                    0.169      24.392 r       u_rib/N70_8[27]_2_muxf6_perm/Z
                                   net (fanout=1)        1.071      25.463         u_rib/_N28234    
 CLMA_78_100/Y1                    td                    0.169      25.632 r       u_rib/N70_8[27]/gateop_perm/Z
                                   net (fanout=2)        0.976      26.608         _N12549          
 CLMA_86_140/Y1                    td                    0.169      26.777 r       u_rib/m0_data_o_1[27]/gateop_perm/Z
                                   net (fanout=4)        0.585      27.362         _N21315          
 CLMA_98_145/Y1                    td                    0.276      27.638 r       u_tinyriscv/u_ex/N391_1[3]/gateop_perm/Z
                                   net (fanout=1)        0.262      27.900         u_tinyriscv/u_ex/_N7400
 CLMA_98_145/Y0                    td                    0.214      28.114 r       u_tinyriscv/u_ex/reg_wdata_29[3]/gateop/F
                                   net (fanout=1)        0.287      28.401         u_tinyriscv/u_ex/_N16312
 CLMA_102_148/Y6AB                 td                    0.214      28.615 r       u_tinyriscv/u_ex/reg_wdata_35[3]_muxf6/F
                                   net (fanout=5)        2.740      31.355         u_tinyriscv/_N16504
 CLMA_98_257/Y2                    td                    0.213      31.568 r       u_tinyriscv/u_ex/reg_wdata_39[3]_11/gateop/F
                                   net (fanout=1)        0.262      31.830         u_tinyriscv/u_ex/reg_wdata [3]
 CLMA_98_257/Y3                    td                    0.169      31.999 r       u_tinyriscv/u_ex/N37_3/gateop_perm/Z
                                   net (fanout=3)        1.416      33.415         u_tinyriscv/ex_reg_wdata_o [3]
 CLMA_94_192/Y0                    td                    0.282      33.697 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[3]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        1.101      34.798         u_tinyriscv/u_regs/N42 [3]
 CLMA_94_140/Y0                    td                    0.282      35.080 r       u_tinyriscv/u_id/op2_o_10[3]/gateop/F
                                   net (fanout=1)        1.088      36.168         u_tinyriscv/u_id/_N9974
 CLMA_58_140/A0                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[3]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  36.168         Logic Levels: 19 
                                                                                   Logic: 4.971ns(15.633%), Route: 26.828ns(84.367%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.564    1003.756         ntclkbufg_1      
 CLMA_58_140/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372    1004.128                          
 clock uncertainty                                      -0.050    1004.078                          

 Setup time                                             -0.180    1003.898                          

 Data required time                                               1003.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.898                          
 Data arrival time                                                 -36.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_14/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.757
  Launch Clock Delay      :  4.369
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.805       4.369         ntclkbufg_1      
 CLMA_98_197/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_197/Q0                    tco                   0.261       4.630 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        1.451       6.081         u_tinyriscv/ie_inst_o [0]
 CLMA_90_268/Y0                    td                    0.282       6.363 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       2.411       8.774         u_tinyriscv/u_ex/_N24682
 CLMA_118_165/Y3                   td                    0.276       9.050 r       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        1.351      10.401         u_tinyriscv/u_ex/N720
 CLMA_106_100/Y2                   td                    0.216      10.617 r       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       1.774      12.391         _N24830          
 CLMA_58_140/Y1                    td                    0.207      12.598 r       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.806      14.404         _N7561           
 CLMA_70_64/Y0                     td                    0.164      14.568 r       u_rib/N328_3/gateop_perm/Z
                                   net (fanout=14)       1.038      15.606         u_rib/_N24912    
 CLMA_54_84/Y6AB                   td                    0.207      15.813 r       u_rib/N274_3[4]_muxf6/F
                                   net (fanout=2043)     4.629      20.442         _N11524          
 CLMS_142_313/Y1                   td                    0.382      20.824 r       u_rom/rom1_26_7/gateop/Z
                                   net (fanout=1)        0.990      21.814         u_rom/_N1741     
 CLMA_138_256/Y3                   td                    0.481      22.295 r       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        2.410      24.705         u_rom/_N14578    
 CLMA_118_73/Y1                    td                    0.169      24.874 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.421      25.295         _N16923          
 CLMA_114_68/Y3                    td                    0.207      25.502 r       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.667      27.169         _N12529          
 CLMA_106_133/Y0                   td                    0.164      27.333 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.440      27.773         _N21295          
 CLMA_106_141/Y0                   td                    0.211      27.984 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.483      28.467         u_tinyriscv/u_ex/N391 [31]
 CLMA_114_140/Y3                   td                    0.209      28.676 r       u_tinyriscv/u_ex/reg_wdata_31[14]/gateop_perm/Z
                                   net (fanout=1)        0.761      29.437         u_tinyriscv/u_ex/_N16387
 CLMA_114_140/Y2                   td                    0.213      29.650 r       u_tinyriscv/u_ex/reg_wdata_34[14]_1/gateop/F
                                   net (fanout=1)        0.746      30.396         u_tinyriscv/u_ex/_N21230
 CLMA_118_164/Y6AB                 td                    0.214      30.610 r       u_tinyriscv/u_ex/reg_wdata_35[14]_muxf6/F
                                   net (fanout=6)        1.898      32.508         u_tinyriscv/_N16515
 CLMA_118_257/Y2                   td                    0.284      32.792 r       u_tinyriscv/u_ex/N37_64/gateop_perm/Z
                                   net (fanout=3)        1.611      34.403         u_tinyriscv/ex_reg_wdata_o [14]
 CLMA_118_168/Y1                   td                    0.276      34.679 r       u_tinyriscv/u_regs/N79[14]/gateop_perm/Z
                                   net (fanout=6)        2.172      36.851         u_tinyriscv/u_regs/N79 [14]
 CLMS_114_237/BD                                                           r       u_tinyriscv/u_regs/regs_1_1_14/gateop/WD

 Data arrival time                                                  36.851         Logic Levels: 17 
                                                                                   Logic: 4.423ns(13.617%), Route: 28.059ns(86.383%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.565    1003.757         ntclkbufg_1      
 CLMS_114_237/CLK                                                          r       u_tinyriscv/u_regs/regs_1_1_14/gateop/WCLK
 clock pessimism                                         0.598    1004.355                          
 clock uncertainty                                      -0.050    1004.305                          

 Setup time                                              0.291    1004.596                          

 Data required time                                               1004.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.596                          
 Data arrival time                                                 -36.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.745                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_19/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.369
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.805       4.369         ntclkbufg_1      
 CLMA_98_197/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_197/Q0                    tco                   0.261       4.630 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        1.451       6.081         u_tinyriscv/ie_inst_o [0]
 CLMA_90_268/Y0                    td                    0.282       6.363 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       2.411       8.774         u_tinyriscv/u_ex/_N24682
 CLMA_118_165/Y3                   td                    0.276       9.050 r       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        1.351      10.401         u_tinyriscv/u_ex/N720
 CLMA_106_100/Y2                   td                    0.216      10.617 r       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       1.774      12.391         _N24830          
 CLMA_58_140/Y1                    td                    0.207      12.598 r       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.806      14.404         _N7561           
 CLMA_70_64/Y0                     td                    0.164      14.568 r       u_rib/N328_3/gateop_perm/Z
                                   net (fanout=14)       1.038      15.606         u_rib/_N24912    
 CLMA_54_84/Y6AB                   td                    0.207      15.813 r       u_rib/N274_3[4]_muxf6/F
                                   net (fanout=2043)     4.629      20.442         _N11524          
 CLMS_142_313/Y1                   td                    0.382      20.824 r       u_rom/rom1_26_7/gateop/Z
                                   net (fanout=1)        0.990      21.814         u_rom/_N1741     
 CLMA_138_256/Y3                   td                    0.481      22.295 r       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        2.410      24.705         u_rom/_N14578    
 CLMA_118_73/Y1                    td                    0.169      24.874 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.421      25.295         _N16923          
 CLMA_114_68/Y3                    td                    0.207      25.502 r       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.667      27.169         _N12529          
 CLMA_106_133/Y0                   td                    0.164      27.333 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.440      27.773         _N21295          
 CLMA_106_141/Y0                   td                    0.211      27.984 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.429      28.413         u_tinyriscv/u_ex/N391 [31]
 CLMA_106_145/Y1                   td                    0.276      28.689 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.121      29.810         u_tinyriscv/u_ex/_N16356
 CLMA_86_192/Y0                    td                    0.211      30.021 r       u_tinyriscv/u_ex/reg_wdata_34[19]_1/gateop/F
                                   net (fanout=1)        0.801      30.822         u_tinyriscv/u_ex/_N21225
 CLMA_82_217/Y1                    td                    0.209      31.031 r       u_tinyriscv/u_ex/reg_wdata_35[19]/gateop_perm/Z
                                   net (fanout=6)        0.517      31.548         u_tinyriscv/_N16520
 CLMA_98_217/Y0                    td                    0.387      31.935 r       u_tinyriscv/u_ex/N37_79/gateop_perm/Z
                                   net (fanout=3)        2.402      34.337         u_tinyriscv/ex_reg_wdata_o [19]
 CLMA_78_124/Y2                    td                    0.216      34.553 r       u_tinyriscv/u_regs/N79[19]/gateop_perm/Z
                                   net (fanout=6)        1.898      36.451         u_tinyriscv/u_regs/N79 [19]
 CLMS_78_181/BD                                                            r       u_tinyriscv/u_regs/regs_1_0_19/gateop/WD

 Data arrival time                                                  36.451         Logic Levels: 17 
                                                                                   Logic: 4.526ns(14.108%), Route: 27.556ns(85.892%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.532    1003.724         ntclkbufg_1      
 CLMS_78_181/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_19/gateop/WCLK
 clock pessimism                                         0.372    1004.096                          
 clock uncertainty                                      -0.050    1004.046                          

 Setup time                                              0.291    1004.337                          

 Data required time                                               1004.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.337                          
 Data arrival time                                                 -36.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.886                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mtvec[20]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.581       3.773         ntclkbufg_1      
 CLMA_30_244/CLK                                                           r       u_tinyriscv/u_clint/data_o[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_244/Q1                    tco                   0.223       3.996 f       u_tinyriscv/u_clint/data_o[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.175       4.171         u_tinyriscv/clint_data_o [20]
 CLMA_30_249/B4                                                            f       u_tinyriscv/u_csr_reg/mtvec[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.171         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.030%), Route: 0.175ns(43.970%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.878       4.442         ntclkbufg_1      
 CLMA_30_249/CLK                                                           r       u_tinyriscv/u_csr_reg/mtvec[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.084       3.986                          

 Data required time                                                  3.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.986                          
 Data arrival time                                                  -4.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_reg_wdata[25]/opit_0_inv/CLK
Endpoint    : u_tinyriscv/u_regs/regs_jtag_0_25/gateop/WD
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.419
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.587       3.779         ntclkbufg_1      
 CLMA_78_136/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[25]/opit_0_inv/CLK

 CLMA_78_136/Q1                    tco                   0.223       4.002 f       u_jtag_top/u_jtag_dm/dm_reg_wdata[25]/opit_0_inv/Q
                                   net (fanout=1)        0.145       4.147         jtag_reg_data_o[25]
 CLMA_78_136/Y0                    td                    0.234       4.381 f       u_tinyriscv/u_regs/N79[25]/gateop_perm/Z
                                   net (fanout=6)        0.115       4.496         u_tinyriscv/u_regs/N79 [25]
 CLMS_78_145/AD                                                            f       u_tinyriscv/u_regs/regs_jtag_0_25/gateop/WD

 Data arrival time                                                   4.496         Logic Levels: 1  
                                                                                   Logic: 0.457ns(63.738%), Route: 0.260ns(36.262%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.855       4.419         ntclkbufg_1      
 CLMS_78_145/CLK                                                           r       u_tinyriscv/u_regs/regs_jtag_0_25/gateop/WCLK
 clock pessimism                                        -0.617       3.802                          
 clock uncertainty                                       0.000       3.802                          

 Hold time                                               0.402       4.204                          

 Data required time                                                  4.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.204                          
 Data arrival time                                                  -4.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/bcd_8421_inst1/data_shift[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/bcd_8421_inst1/unit[2]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.393
  Launch Clock Delay      :  3.740
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.548       3.740         ntclkbufg_1      
 CLMA_118_336/CLK                                                          r       top_dht22_inst/bcd_8421_inst1/data_shift[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_336/Q1                   tco                   0.223       3.963 f       top_dht22_inst/bcd_8421_inst1/data_shift[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.144       4.107         top_dht22_inst/bcd_8421_inst1/data_shift [18]
 CLMA_118_337/CD                                                           f       top_dht22_inst/bcd_8421_inst1/unit[2]/opit_0_inv/D

 Data arrival time                                                   4.107         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.829       4.393         ntclkbufg_1      
 CLMA_118_337/CLK                                                          r       top_dht22_inst/bcd_8421_inst1/unit[2]/opit_0_inv/CLK
 clock pessimism                                        -0.620       3.773                          
 clock uncertainty                                       0.000       3.773                          

 Hold time                                               0.033       3.806                          

 Data required time                                                  3.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.806                          
 Data arrival time                                                  -4.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[18]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.506  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.678
  Launch Clock Delay      :  1.221
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.221       1.221         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_305/Q0                   tco                   0.261       1.482 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.494       1.976         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.276       2.252 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.252         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_106_313/Y3                   td                    0.380       2.632 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.792       3.424         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.431       3.855 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.855         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.381       4.236 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.263       4.499         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.886 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.886         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.380       5.266 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.283       5.549         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_292/Y3                   td                    0.505       6.054 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.576       6.630         _N15             
 CLMA_102_300/Y0                   td                    0.164       6.794 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=27)       0.724       7.518         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_106_316/CECO                 td                    0.118       7.636 r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CEOUT
                                   net (fanout=2)        0.000       7.636         _N557            
 CLMA_106_320/CECO                 td                    0.000       7.636 r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CEOUT
                                   net (fanout=1)        0.000       7.636         _N556            
 CLMA_106_324/CECI                                                         r       top_dht22_inst/DHT22_drive_inst/data_out[18]/opit_0/CE

 Data arrival time                                                   7.636         Logic Levels: 8  
                                                                                   Logic: 3.283ns(51.177%), Route: 3.132ns(48.823%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_341/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.678    1000.678         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_324/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[18]/opit_0/CLK
 clock pessimism                                         0.037    1000.715                          
 clock uncertainty                                      -0.050    1000.665                          

 Setup time                                             -0.291    1000.374                          

 Data required time                                               1000.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.374                          
 Data arrival time                                                  -7.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.738                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.720
  Launch Clock Delay      :  1.221
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.221       1.221         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_305/Q0                   tco                   0.261       1.482 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.494       1.976         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.276       2.252 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.252         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_106_313/Y3                   td                    0.380       2.632 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.792       3.424         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.431       3.855 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.855         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.381       4.236 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.263       4.499         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.886 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.886         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.380       5.266 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.283       5.549         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_292/Y3                   td                    0.505       6.054 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.576       6.630         _N15             
 CLMA_102_300/Y0                   td                    0.164       6.794 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=27)       0.724       7.518         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_106_316/CECO                 td                    0.118       7.636 r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CEOUT
                                   net (fanout=2)        0.000       7.636         _N557            
 CLMA_106_320/CECI                                                         r       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CE

 Data arrival time                                                   7.636         Logic Levels: 7  
                                                                                   Logic: 3.283ns(51.177%), Route: 3.132ns(48.823%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_341/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.720    1000.720         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_320/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CLK
 clock pessimism                                         0.037    1000.757                          
 clock uncertainty                                      -0.050    1000.707                          

 Setup time                                             -0.291    1000.416                          

 Data required time                                               1000.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.416                          
 Data arrival time                                                  -7.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.780                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.720
  Launch Clock Delay      :  1.221
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.221       1.221         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_305/Q0                   tco                   0.261       1.482 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.494       1.976         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.276       2.252 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.252         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_106_313/Y3                   td                    0.380       2.632 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.792       3.424         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.431       3.855 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.855         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.381       4.236 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.263       4.499         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.886 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.886         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.380       5.266 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.283       5.549         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_292/Y3                   td                    0.505       6.054 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.576       6.630         _N15             
 CLMA_102_300/Y0                   td                    0.164       6.794 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=27)       0.724       7.518         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_106_316/CECO                 td                    0.118       7.636 r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CEOUT
                                   net (fanout=2)        0.000       7.636         _N557            
 CLMA_106_320/CECI                                                         r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE

 Data arrival time                                                   7.636         Logic Levels: 7  
                                                                                   Logic: 3.283ns(51.177%), Route: 3.132ns(48.823%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_341/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.720    1000.720         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_320/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CLK
 clock pessimism                                         0.037    1000.757                          
 clock uncertainty                                      -0.050    1000.707                          

 Setup time                                             -0.291    1000.416                          

 Data required time                                               1000.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.416                          
 Data arrival time                                                  -7.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.780                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[28]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.346
  Launch Clock Delay      :  0.689
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.689       0.689         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_316/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_316/Q0                   tco                   0.223       0.912 f       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.516       1.428         top_dht22_inst/DHT22_drive_inst/data_temp [36]
 CLMA_114_300/CD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[28]/opit_0/D

 Data arrival time                                                   1.428         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.176%), Route: 0.516ns(69.824%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.346       1.346         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_114_300/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[28]/opit_0/CLK
 clock pessimism                                         0.000       1.346                          
 clock uncertainty                                       0.000       1.346                          

 Hold time                                               0.033       1.379                          

 Data required time                                                  1.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.379                          
 Data arrival time                                                  -1.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.049                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[21]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.221
  Launch Clock Delay      :  0.893
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.893       0.893         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_301/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_301/Q1                   tco                   0.223       1.116 f       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.175       1.291         top_dht22_inst/DHT22_drive_inst/data_temp [20]
 CLMA_106_305/B4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.291         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.030%), Route: 0.175ns(43.970%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.221       1.221         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.221                          
 clock uncertainty                                       0.000       1.221                          

 Hold time                                              -0.084       1.137                          

 Data required time                                                  1.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.137                          
 Data arrival time                                                  -1.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.094
  Launch Clock Delay      :  0.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.802       0.802         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_305/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_305/Q3                    tco                   0.223       1.025 f       top_dht22_inst/DHT22_drive_inst/data_temp[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.259       1.284         top_dht22_inst/DHT22_drive_inst/data_temp [28]
 CLMA_106_304/AD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/D

 Data arrival time                                                   1.284         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.094       1.094         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/CLK
 clock pessimism                                         0.000       1.094                          
 clock uncertainty                                       0.000       1.094                          

 Hold time                                               0.033       1.127                          

 Data required time                                                  1.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.127                          
 Data arrival time                                                  -1.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.543
  Launch Clock Delay      :  0.694
  Clock Pessimism Removal :  0.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.694       0.694         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_292/Q0                   tco                   0.261       0.955 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.607       1.562         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_138_292/Y3                   td                    0.381       1.943 r       top_dht22_inst/HEX8_inst/N73_1/gateop_perm/Z
                                   net (fanout=5)        0.422       2.365         top_dht22_inst/HEX8_inst/_N25080
 CLMA_134_292/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.365         Logic Levels: 1  
                                                                                   Logic: 0.642ns(38.420%), Route: 1.029ns(61.580%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_280/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.543    1000.543         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.151    1000.694                          
 clock uncertainty                                      -0.050    1000.644                          

 Setup time                                             -0.130    1000.514                          

 Data required time                                               1000.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.514                          
 Data arrival time                                                  -2.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.149                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.543
  Launch Clock Delay      :  0.569
  Clock Pessimism Removal :  0.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.569       0.569         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_138_293/Q3                   tco                   0.261       0.830 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=5)        0.424       1.254         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_142_292/Y1                   td                    0.276       1.530 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.429       1.959         top_dht22_inst/HEX8_inst/_N24903
 CLMA_134_292/A3                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.959         Logic Levels: 1  
                                                                                   Logic: 0.537ns(38.633%), Route: 0.853ns(61.367%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_280/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.543    1000.543         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.056    1000.599                          
 clock uncertainty                                      -0.050    1000.549                          

 Setup time                                             -0.349    1000.200                          

 Data required time                                               1000.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.200                          
 Data arrival time                                                  -1.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.241                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.543
  Launch Clock Delay      :  0.569
  Clock Pessimism Removal :  0.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.569       0.569         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_138_293/Q0                   tco                   0.261       0.830 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=6)        0.265       1.095         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_138_292/Y0                   td                    0.214       1.309 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=4)        0.294       1.603         top_dht22_inst/HEX8_inst/_N24751
 CLMA_134_292/A0                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.603         Logic Levels: 1  
                                                                                   Logic: 0.475ns(45.938%), Route: 0.559ns(54.062%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_280/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.543    1000.543         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.056    1000.599                          
 clock uncertainty                                      -0.050    1000.549                          

 Setup time                                             -0.180    1000.369                          

 Data required time                                               1000.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.369                          
 Data arrival time                                                  -1.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.766                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.569
  Launch Clock Delay      :  0.460
  Clock Pessimism Removal :  -0.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.460       0.460         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_138_293/Q1                   tco                   0.224       0.684 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.141       0.825         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_138_292/M0                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   0.825         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.569       0.569         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.084       0.485                          
 clock uncertainty                                       0.000       0.485                          

 Hold time                                              -0.012       0.473                          

 Data required time                                                  0.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.473                          
 Data arrival time                                                  -0.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.569
  Launch Clock Delay      :  0.460
  Clock Pessimism Removal :  -0.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.460       0.460         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_138_293/Q3                   tco                   0.224       0.684 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=5)        0.142       0.826         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_138_292/M2                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.826         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.569       0.569         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                        -0.084       0.485                          
 clock uncertainty                                       0.000       0.485                          

 Hold time                                              -0.012       0.473                          

 Data required time                                                  0.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.473                          
 Data arrival time                                                  -0.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.569
  Launch Clock Delay      :  0.460
  Clock Pessimism Removal :  -0.109

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.460       0.460         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_138_293/Q2                   tco                   0.224       0.684 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=5)        0.141       0.825         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_138_293/M3                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   0.825         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.569       0.569         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                        -0.109       0.460                          
 clock uncertainty                                       0.000       0.460                          

 Hold time                                              -0.012       0.448                          

 Data required time                                                  0.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.448                          
 Data arrival time                                                  -0.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_14/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=961)      1.647       3.003         nt_rst           
 CLMA_90_68/Y0                     td                    0.214       3.217 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.746       3.963         _N24655          
 CLMA_94_68/Y0                     td                    0.282       4.245 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.458       4.703         _N16821          
 CLMA_106_69/Y0                    td                    0.387       5.090 r       u_rib/N70_7[7]_2/gateop_perm/Z
                                   net (fanout=1)        0.478       5.568         u_rib/_N27891    
 CLMA_114_68/Y3                    td                    0.276       5.844 r       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.667       7.511         _N12529          
 CLMA_106_133/Y0                   td                    0.164       7.675 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.440       8.115         _N21295          
 CLMA_106_141/Y0                   td                    0.211       8.326 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.483       8.809         u_tinyriscv/u_ex/N391 [31]
 CLMA_114_140/Y3                   td                    0.209       9.018 r       u_tinyriscv/u_ex/reg_wdata_31[14]/gateop_perm/Z
                                   net (fanout=1)        0.761       9.779         u_tinyriscv/u_ex/_N16387
 CLMA_114_140/Y2                   td                    0.213       9.992 r       u_tinyriscv/u_ex/reg_wdata_34[14]_1/gateop/F
                                   net (fanout=1)        0.746      10.738         u_tinyriscv/u_ex/_N21230
 CLMA_118_164/Y6AB                 td                    0.214      10.952 r       u_tinyriscv/u_ex/reg_wdata_35[14]_muxf6/F
                                   net (fanout=6)        1.898      12.850         u_tinyriscv/_N16515
 CLMA_118_257/Y2                   td                    0.284      13.134 r       u_tinyriscv/u_ex/N37_64/gateop_perm/Z
                                   net (fanout=3)        1.611      14.745         u_tinyriscv/ex_reg_wdata_o [14]
 CLMA_118_168/Y1                   td                    0.276      15.021 r       u_tinyriscv/u_regs/N79[14]/gateop_perm/Z
                                   net (fanout=6)        2.172      17.193         u_tinyriscv/u_regs/N79 [14]
 CLMS_114_237/BD                                                           r       u_tinyriscv/u_regs/regs_1_1_14/gateop/WD

 Data arrival time                                                  17.193         Logic Levels: 13 
                                                                                   Logic: 3.941ns(22.922%), Route: 13.252ns(77.078%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_3/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=961)      2.463       3.819         nt_rst           
 CLMA_70_77/Y1                     td                    0.209       4.028 r       u_ram/N6_34[27]/gateop/Z
                                   net (fanout=3)        0.971       4.999         _N16911          
 CLMA_78_72/Y6AB                   td                    0.169       5.168 r       u_rib/N70_8[27]_2_muxf6_perm/Z
                                   net (fanout=1)        1.071       6.239         u_rib/_N28234    
 CLMA_78_100/Y1                    td                    0.169       6.408 r       u_rib/N70_8[27]/gateop_perm/Z
                                   net (fanout=2)        0.976       7.384         _N12549          
 CLMA_86_140/Y1                    td                    0.169       7.553 r       u_rib/m0_data_o_1[27]/gateop_perm/Z
                                   net (fanout=4)        0.585       8.138         _N21315          
 CLMA_98_145/Y1                    td                    0.276       8.414 r       u_tinyriscv/u_ex/N391_1[3]/gateop_perm/Z
                                   net (fanout=1)        0.262       8.676         u_tinyriscv/u_ex/_N7400
 CLMA_98_145/Y0                    td                    0.214       8.890 r       u_tinyriscv/u_ex/reg_wdata_29[3]/gateop/F
                                   net (fanout=1)        0.287       9.177         u_tinyriscv/u_ex/_N16312
 CLMA_102_148/Y6AB                 td                    0.214       9.391 r       u_tinyriscv/u_ex/reg_wdata_35[3]_muxf6/F
                                   net (fanout=5)        2.740      12.131         u_tinyriscv/_N16504
 CLMA_98_257/Y2                    td                    0.213      12.344 r       u_tinyriscv/u_ex/reg_wdata_39[3]_11/gateop/F
                                   net (fanout=1)        0.262      12.606         u_tinyriscv/u_ex/reg_wdata [3]
 CLMA_98_257/Y3                    td                    0.169      12.775 r       u_tinyriscv/u_ex/N37_3/gateop_perm/Z
                                   net (fanout=3)        2.117      14.892         u_tinyriscv/ex_reg_wdata_o [3]
 CLMA_90_136/Y1                    td                    0.169      15.061 r       u_tinyriscv/u_regs/N79[3]/gateop_perm/Z
                                   net (fanout=6)        1.909      16.970         u_tinyriscv/u_regs/N79 [3]
 CLMS_94_225/BD                                                            r       u_tinyriscv/u_regs/regs_1_1_3/gateop/WD

 Data arrival time                                                  16.970         Logic Levels: 12 
                                                                                   Logic: 3.182ns(18.751%), Route: 13.788ns(81.249%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[3]/opit_0_MUX4TO1Q/I3
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=961)      2.463       3.819         nt_rst           
 CLMA_70_77/Y1                     td                    0.209       4.028 r       u_ram/N6_34[27]/gateop/Z
                                   net (fanout=3)        0.971       4.999         _N16911          
 CLMA_78_72/Y6AB                   td                    0.169       5.168 r       u_rib/N70_8[27]_2_muxf6_perm/Z
                                   net (fanout=1)        1.071       6.239         u_rib/_N28234    
 CLMA_78_100/Y1                    td                    0.169       6.408 r       u_rib/N70_8[27]/gateop_perm/Z
                                   net (fanout=2)        0.976       7.384         _N12549          
 CLMA_86_140/Y1                    td                    0.169       7.553 r       u_rib/m0_data_o_1[27]/gateop_perm/Z
                                   net (fanout=4)        0.585       8.138         _N21315          
 CLMA_98_145/Y1                    td                    0.276       8.414 r       u_tinyriscv/u_ex/N391_1[3]/gateop_perm/Z
                                   net (fanout=1)        0.262       8.676         u_tinyriscv/u_ex/_N7400
 CLMA_98_145/Y0                    td                    0.214       8.890 r       u_tinyriscv/u_ex/reg_wdata_29[3]/gateop/F
                                   net (fanout=1)        0.287       9.177         u_tinyriscv/u_ex/_N16312
 CLMA_102_148/Y6AB                 td                    0.214       9.391 r       u_tinyriscv/u_ex/reg_wdata_35[3]_muxf6/F
                                   net (fanout=5)        2.740      12.131         u_tinyriscv/_N16504
 CLMA_98_257/Y2                    td                    0.213      12.344 r       u_tinyriscv/u_ex/reg_wdata_39[3]_11/gateop/F
                                   net (fanout=1)        0.262      12.606         u_tinyriscv/u_ex/reg_wdata [3]
 CLMA_98_257/Y3                    td                    0.169      12.775 r       u_tinyriscv/u_ex/N37_3/gateop_perm/Z
                                   net (fanout=3)        1.416      14.191         u_tinyriscv/ex_reg_wdata_o [3]
 CLMA_94_192/Y0                    td                    0.282      14.473 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[3]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        1.101      15.574         u_tinyriscv/u_regs/N42 [3]
 CLMA_94_140/Y0                    td                    0.282      15.856 r       u_tinyriscv/u_id/op2_o_10[3]/gateop/F
                                   net (fanout=1)        1.088      16.944         u_tinyriscv/u_id/_N9974
 CLMA_58_140/A0                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[3]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  16.944         Logic Levels: 13 
                                                                                   Logic: 3.577ns(21.111%), Route: 13.367ns(78.889%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[8] (port)
Endpoint    : gpio_0/gpio_data[8]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       gpio[8] (port)   
                                   net (fanout=1)        0.060       0.060         nt_gpio[8]       
 IOBS_152_21/DIN                   td                    0.935       0.995 r       gpio_tri[8]/opit_0/O
                                   net (fanout=1)        0.000       0.995         gpio_tri[8]/ntI  
 IOL_151_21/RX_DATA_DD             td                    0.094       1.089 r       gpio_tri[8]/opit_1/OUT
                                   net (fanout=1)        0.474       1.563         _N9              
 CLMA_130_37/A2                                                            r       gpio_0/gpio_data[8]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.563         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.835%), Route: 0.534ns(34.165%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[7] (port)
Endpoint    : gpio_0/gpio_data[7]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R16                                                     0.000       0.000 r       gpio[7] (port)   
                                   net (fanout=1)        0.052       0.052         nt_gpio[7]       
 IOBD_152_42/DIN                   td                    0.935       0.987 r       gpio_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.987         gpio_tri[7]/ntI  
 IOL_151_42/RX_DATA_DD             td                    0.094       1.081 r       gpio_tri[7]/opit_1/OUT
                                   net (fanout=1)        0.535       1.616         _N8              
 CLMA_130_49/A3                                                            r       gpio_0/gpio_data[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.616         Logic Levels: 2  
                                                                                   Logic: 1.029ns(63.676%), Route: 0.587ns(36.324%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[6] (port)
Endpoint    : gpio_0/gpio_data[6]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T16                                                     0.000       0.000 r       gpio[6] (port)   
                                   net (fanout=1)        0.049       0.049         nt_gpio[6]       
 IOBS_152_41/DIN                   td                    0.935       0.984 r       gpio_tri[6]/opit_0/O
                                   net (fanout=1)        0.000       0.984         gpio_tri[6]/ntI  
 IOL_151_41/RX_DATA_DD             td                    0.094       1.078 r       gpio_tri[6]/opit_1/OUT
                                   net (fanout=1)        0.545       1.623         _N7              
 CLMA_130_52/B3                                                            r       gpio_0/gpio_data[6]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.623         Logic Levels: 2  
                                                                                   Logic: 1.029ns(63.401%), Route: 0.594ns(36.599%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CE
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.268
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.526     503.650         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.650 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.428     505.078         ntclkbufg_0      
 CLMA_42_44/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/CLK

 CLMA_42_44/Q3                     tco                   0.193     505.271 r       u_jtag_top/u_jtag_driver/ir_reg[0]/opit_0_inv/Q
                                   net (fanout=4)        0.470     505.741         u_jtag_top/u_jtag_driver/ir_reg [0]
 CLMA_38_48/Y0                     td                    0.308     506.049 r       u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.247     506.296         u_jtag_top/u_jtag_driver/N229
 CLMA_38_48/Y1                     td                    0.221     506.517 r       u_jtag_top/u_jtag_driver/N233_9/gateop_perm/Z
                                   net (fanout=35)       0.664     507.181         u_jtag_top/u_jtag_driver/N233
 CLMA_50_64/CE                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CE

 Data arrival time                                                 507.181         Logic Levels: 2  
                                                                                   Logic: 0.722ns(34.332%), Route: 1.381ns(65.668%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.085    1003.021         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.021 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.247    1004.268         ntclkbufg_0      
 CLMA_50_64/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CLK
 clock pessimism                                         0.795    1005.063                          
 clock uncertainty                                      -0.050    1005.013                          

 Setup time                                             -0.223    1004.790                          

 Data required time                                               1004.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.790                          
 Data arrival time                                                -507.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.265
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.526     503.650         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.650 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.430     505.080         ntclkbufg_0      
 CLMA_38_44/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_38_44/Q0                     tco                   0.193     505.273 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.369     505.642         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_42_45/Y1                     td                    0.307     505.949 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.365     506.314         u_jtag_top/u_jtag_driver/_N13515
 CLMA_42_44/Y1                     td                    0.135     506.449 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.727     507.176         u_jtag_top/u_jtag_driver/_N24891
 CLMA_46_56/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.176         Logic Levels: 2  
                                                                                   Logic: 0.635ns(30.296%), Route: 1.461ns(69.704%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.085    1003.021         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.021 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.244    1004.265         ntclkbufg_0      
 CLMA_46_56/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.795    1005.060                          
 clock uncertainty                                      -0.050    1005.010                          

 Setup time                                             -0.111    1004.899                          

 Data required time                                               1004.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.899                          
 Data arrival time                                                -507.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.266
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.526     503.650         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.650 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.430     505.080         ntclkbufg_0      
 CLMA_38_44/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_38_44/Q0                     tco                   0.193     505.273 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.369     505.642         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_42_45/Y1                     td                    0.307     505.949 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.365     506.314         u_jtag_top/u_jtag_driver/_N13515
 CLMA_42_44/Y1                     td                    0.135     506.449 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.724     507.173         u_jtag_top/u_jtag_driver/_N24891
 CLMA_42_52/CD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.173         Logic Levels: 2  
                                                                                   Logic: 0.635ns(30.339%), Route: 1.458ns(69.661%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.085    1003.021         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.021 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.245    1004.266         ntclkbufg_0      
 CLMA_42_52/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.795    1005.061                          
 clock uncertainty                                      -0.050    1005.011                          

 Setup time                                             -0.112    1004.899                          

 Data required time                                               1004.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.899                          
 Data arrival time                                                -507.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.831
  Launch Clock Delay      :  4.280
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.085       3.021         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.021 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.259       4.280         ntclkbufg_0      
 CLMA_58_53/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_53/Q0                     tco                   0.198       4.478 r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.617         u_jtag_top/u_jtag_driver/rx_data [25]
 CLMA_58_52/M0                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D

 Data arrival time                                                   4.617         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.313       3.376         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.455       4.831         ntclkbufg_0      
 CLMA_58_52/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.525       4.306                          
 clock uncertainty                                       0.000       4.306                          

 Hold time                                              -0.003       4.303                          

 Data required time                                                  4.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.303                          
 Data arrival time                                                  -4.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[2]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.841
  Launch Clock Delay      :  4.289
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.085       3.021         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.021 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.268       4.289         ntclkbufg_0      
 CLMA_42_33/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_33/Q1                     tco                   0.198       4.487 r       u_jtag_top/u_jtag_driver/rx/recv_data[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.140       4.627         u_jtag_top/u_jtag_driver/rx_data [2]
 CLMA_42_32/M0                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[2]/opit_0_inv/D

 Data arrival time                                                   4.627         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.313       3.376         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.465       4.841         ntclkbufg_0      
 CLMA_42_32/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[2]/opit_0_inv/CLK
 clock pessimism                                        -0.525       4.316                          
 clock uncertainty                                       0.000       4.316                          

 Hold time                                              -0.003       4.313                          

 Data required time                                                  4.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.313                          
 Data arrival time                                                  -4.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.836
  Launch Clock Delay      :  4.284
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.085       3.021         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.021 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.263       4.284         ntclkbufg_0      
 CLMA_42_36/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK

 CLMA_42_36/Q1                     tco                   0.198       4.482 r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.141       4.623         u_jtag_top/u_jtag_driver/shift_reg [35]
 CLMA_42_37/M0                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/D

 Data arrival time                                                   4.623         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.313       3.376         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.376 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.460       4.836         ntclkbufg_0      
 CLMA_42_37/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/CLK
 clock pessimism                                        -0.525       4.311                          
 clock uncertainty                                       0.000       4.311                          

 Hold time                                              -0.003       4.308                          

 Data required time                                                  4.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.308                          
 Data arrival time                                                  -4.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_19/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.530
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.463       3.530         ntclkbufg_1      
 CLMA_98_197/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_197/Q0                    tco                   0.209       3.739 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        1.116       4.855         u_tinyriscv/ie_inst_o [0]
 CLMA_90_268/Y0                    td                    0.225       5.080 f       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       1.860       6.940         u_tinyriscv/u_ex/_N24682
 CLMA_118_165/Y3                   td                    0.217       7.157 f       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        1.048       8.205         u_tinyriscv/u_ex/N720
 CLMA_106_100/Y2                   td                    0.193       8.398 f       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       1.434       9.832         _N24830          
 CLMA_58_140/Y1                    td                    0.180      10.012 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.442      11.454         _N7561           
 CLMA_70_64/Y0                     td                    0.131      11.585 r       u_rib/N328_3/gateop_perm/Z
                                   net (fanout=14)       0.638      12.223         u_rib/_N24912    
 CLMA_58_76/Y6AB                   td                    0.174      12.397 f       u_rib/N274_3[2]_muxf6/F
                                   net (fanout=2046)     4.217      16.614         _N11522          
 CLMS_142_313/Y1                   td                    0.185      16.799 f       u_rom/rom1_26_7/gateop/Z
                                   net (fanout=1)        0.771      17.570         u_rom/_N1741     
 CLMA_138_256/Y3                   td                    0.381      17.951 f       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        2.354      20.305         u_rom/_N14578    
 CLMA_118_73/Y1                    td                    0.135      20.440 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.361      20.801         _N16923          
 CLMA_114_68/Y3                    td                    0.181      20.982 f       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.250      22.232         _N12529          
 CLMA_106_133/Y0                   td                    0.131      22.363 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.349      22.712         _N21295          
 CLMA_106_141/Y0                   td                    0.169      22.881 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.369      23.250         u_tinyriscv/u_ex/N391 [31]
 CLMA_106_145/Y1                   td                    0.221      23.471 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.876      24.347         u_tinyriscv/u_ex/_N16356
 CLMA_86_192/Y0                    td                    0.169      24.516 r       u_tinyriscv/u_ex/reg_wdata_34[19]_1/gateop/F
                                   net (fanout=1)        0.636      25.152         u_tinyriscv/u_ex/_N21225
 CLMA_82_217/Y1                    td                    0.167      25.319 r       u_tinyriscv/u_ex/reg_wdata_35[19]/gateop_perm/Z
                                   net (fanout=6)        0.411      25.730         u_tinyriscv/_N16520
 CLMA_98_217/Y0                    td                    0.297      26.027 f       u_tinyriscv/u_ex/N37_79/gateop_perm/Z
                                   net (fanout=3)        1.934      27.961         u_tinyriscv/ex_reg_wdata_o [19]
 CLMA_78_124/Y2                    td                    0.193      28.154 f       u_tinyriscv/u_regs/N79[19]/gateop_perm/Z
                                   net (fanout=6)        1.728      29.882         u_tinyriscv/u_regs/N79 [19]
 CLMS_78_181/BD                                                            f       u_tinyriscv/u_regs/regs_1_0_19/gateop/WD

 Data arrival time                                                  29.882         Logic Levels: 17 
                                                                                   Logic: 3.558ns(13.502%), Route: 22.794ns(86.498%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.275    1003.084         ntclkbufg_1      
 CLMS_78_181/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_19/gateop/WCLK
 clock pessimism                                         0.258    1003.342                          
 clock uncertainty                                      -0.050    1003.292                          

 Setup time                                              0.287    1003.579                          

 Data required time                                               1003.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.579                          
 Data arrival time                                                 -29.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_14/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.108
  Launch Clock Delay      :  3.530
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.463       3.530         ntclkbufg_1      
 CLMA_98_197/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_197/Q0                    tco                   0.209       3.739 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        1.116       4.855         u_tinyriscv/ie_inst_o [0]
 CLMA_90_268/Y0                    td                    0.225       5.080 f       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       1.860       6.940         u_tinyriscv/u_ex/_N24682
 CLMA_118_165/Y3                   td                    0.217       7.157 f       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        1.048       8.205         u_tinyriscv/u_ex/N720
 CLMA_106_100/Y2                   td                    0.193       8.398 f       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       1.434       9.832         _N24830          
 CLMA_58_140/Y1                    td                    0.180      10.012 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.442      11.454         _N7561           
 CLMA_70_64/Y0                     td                    0.131      11.585 r       u_rib/N328_3/gateop_perm/Z
                                   net (fanout=14)       0.638      12.223         u_rib/_N24912    
 CLMA_58_76/Y6AB                   td                    0.174      12.397 f       u_rib/N274_3[2]_muxf6/F
                                   net (fanout=2046)     4.217      16.614         _N11522          
 CLMS_142_313/Y1                   td                    0.185      16.799 f       u_rom/rom1_26_7/gateop/Z
                                   net (fanout=1)        0.771      17.570         u_rom/_N1741     
 CLMA_138_256/Y3                   td                    0.381      17.951 f       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        2.354      20.305         u_rom/_N14578    
 CLMA_118_73/Y1                    td                    0.135      20.440 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.361      20.801         _N16923          
 CLMA_114_68/Y3                    td                    0.181      20.982 f       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.250      22.232         _N12529          
 CLMA_106_133/Y0                   td                    0.131      22.363 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.349      22.712         _N21295          
 CLMA_106_141/Y0                   td                    0.169      22.881 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.407      23.288         u_tinyriscv/u_ex/N391 [31]
 CLMA_114_140/Y3                   td                    0.167      23.455 r       u_tinyriscv/u_ex/reg_wdata_31[14]/gateop_perm/Z
                                   net (fanout=1)        0.585      24.040         u_tinyriscv/u_ex/_N16387
 CLMA_114_140/Y2                   td                    0.171      24.211 r       u_tinyriscv/u_ex/reg_wdata_34[14]_1/gateop/F
                                   net (fanout=1)        0.598      24.809         u_tinyriscv/u_ex/_N21230
 CLMA_118_164/Y6AB                 td                    0.182      24.991 f       u_tinyriscv/u_ex/reg_wdata_35[14]_muxf6/F
                                   net (fanout=6)        1.470      26.461         u_tinyriscv/_N16515
 CLMA_118_257/Y2                   td                    0.227      26.688 f       u_tinyriscv/u_ex/N37_64/gateop_perm/Z
                                   net (fanout=3)        1.266      27.954         u_tinyriscv/ex_reg_wdata_o [14]
 CLMA_118_168/Y1                   td                    0.221      28.175 r       u_tinyriscv/u_regs/N79[14]/gateop_perm/Z
                                   net (fanout=6)        1.621      29.796         u_tinyriscv/u_regs/N79 [14]
 CLMS_114_237/BD                                                           r       u_tinyriscv/u_regs/regs_1_1_14/gateop/WD

 Data arrival time                                                  29.796         Logic Levels: 17 
                                                                                   Logic: 3.479ns(13.245%), Route: 22.787ns(86.755%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.299    1003.108         ntclkbufg_1      
 CLMS_114_237/CLK                                                          r       u_tinyriscv/u_regs/regs_1_1_14/gateop/WCLK
 clock pessimism                                         0.416    1003.524                          
 clock uncertainty                                      -0.050    1003.474                          

 Setup time                                              0.239    1003.713                          

 Data required time                                               1003.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.713                          
 Data arrival time                                                 -29.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_19/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.082
  Launch Clock Delay      :  3.530
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.463       3.530         ntclkbufg_1      
 CLMA_98_197/CLK                                                           r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMA_98_197/Q0                    tco                   0.209       3.739 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        1.116       4.855         u_tinyriscv/ie_inst_o [0]
 CLMA_90_268/Y0                    td                    0.225       5.080 f       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=67)       1.860       6.940         u_tinyriscv/u_ex/_N24682
 CLMA_118_165/Y3                   td                    0.217       7.157 f       u_tinyriscv/u_ex/N720/gateop_perm/Z
                                   net (fanout=7)        1.048       8.205         u_tinyriscv/u_ex/N720
 CLMA_106_100/Y2                   td                    0.193       8.398 f       u_tinyriscv/u_ex/mem_raddr_o_10/gateop_perm/Z
                                   net (fanout=24)       1.434       9.832         _N24830          
 CLMA_58_140/Y1                    td                    0.180      10.012 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=49)       1.442      11.454         _N7561           
 CLMA_70_64/Y0                     td                    0.131      11.585 r       u_rib/N328_3/gateop_perm/Z
                                   net (fanout=14)       0.638      12.223         u_rib/_N24912    
 CLMA_58_76/Y6AB                   td                    0.174      12.397 f       u_rib/N274_3[2]_muxf6/F
                                   net (fanout=2046)     4.217      16.614         _N11522          
 CLMS_142_313/Y1                   td                    0.185      16.799 f       u_rom/rom1_26_7/gateop/Z
                                   net (fanout=1)        0.771      17.570         u_rom/_N1741     
 CLMA_138_256/Y3                   td                    0.381      17.951 f       u_rom/N6_65[7]_muxf8/F
                                   net (fanout=1)        2.354      20.305         u_rom/_N14578    
 CLMA_118_73/Y1                    td                    0.135      20.440 r       u_rom/N6_66[7]/gateop_perm/Z
                                   net (fanout=3)        0.361      20.801         _N16923          
 CLMA_114_68/Y3                    td                    0.181      20.982 f       u_rib/N70_8[7]/gateop/F
                                   net (fanout=2)        1.250      22.232         _N12529          
 CLMA_106_133/Y0                   td                    0.131      22.363 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=3)        0.349      22.712         _N21295          
 CLMA_106_141/Y0                   td                    0.169      22.881 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.369      23.250         u_tinyriscv/u_ex/N391 [31]
 CLMA_106_145/Y1                   td                    0.221      23.471 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.876      24.347         u_tinyriscv/u_ex/_N16356
 CLMA_86_192/Y0                    td                    0.169      24.516 r       u_tinyriscv/u_ex/reg_wdata_34[19]_1/gateop/F
                                   net (fanout=1)        0.636      25.152         u_tinyriscv/u_ex/_N21225
 CLMA_82_217/Y1                    td                    0.167      25.319 r       u_tinyriscv/u_ex/reg_wdata_35[19]/gateop_perm/Z
                                   net (fanout=6)        0.411      25.730         u_tinyriscv/_N16520
 CLMA_98_217/Y0                    td                    0.297      26.027 f       u_tinyriscv/u_ex/N37_79/gateop_perm/Z
                                   net (fanout=3)        1.934      27.961         u_tinyriscv/ex_reg_wdata_o [19]
 CLMA_78_124/Y2                    td                    0.193      28.154 f       u_tinyriscv/u_regs/N79[19]/gateop_perm/Z
                                   net (fanout=6)        1.652      29.806         u_tinyriscv/u_regs/N79 [19]
 CLMS_86_177/AD                                                            f       u_tinyriscv/u_regs/regs_1_1_19/gateop/WD

 Data arrival time                                                  29.806         Logic Levels: 17 
                                                                                   Logic: 3.558ns(13.541%), Route: 22.718ns(86.459%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.273    1003.082         ntclkbufg_1      
 CLMS_86_177/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_19/gateop/WCLK
 clock pessimism                                         0.416    1003.498                          
 clock uncertainty                                      -0.050    1003.448                          

 Setup time                                              0.287    1003.735                          

 Data required time                                               1003.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.735                          
 Data arrival time                                                 -29.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mtvec[20]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.315       3.124         ntclkbufg_1      
 CLMA_30_244/CLK                                                           r       u_tinyriscv/u_clint/data_o[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_244/Q1                    tco                   0.197       3.321 f       u_tinyriscv/u_clint/data_o[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.170       3.491         u_tinyriscv/clint_data_o [20]
 CLMA_30_249/B4                                                            f       u_tinyriscv/u_csr_reg/mtvec[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.491         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.678%), Route: 0.170ns(46.322%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.537       3.604         ntclkbufg_1      
 CLMA_30_249/CLK                                                           r       u_tinyriscv/u_csr_reg/mtvec[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.057       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                  -3.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/bcd_8421_inst1/data_shift[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/bcd_8421_inst1/unit[2]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.557
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.290       3.099         ntclkbufg_1      
 CLMA_118_336/CLK                                                          r       top_dht22_inst/bcd_8421_inst1/data_shift[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_336/Q1                   tco                   0.197       3.296 f       top_dht22_inst/bcd_8421_inst1/data_shift[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       3.435         top_dht22_inst/bcd_8421_inst1/data_shift [18]
 CLMA_118_337/CD                                                           f       top_dht22_inst/bcd_8421_inst1/unit[2]/opit_0_inv/D

 Data arrival time                                                   3.435         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.490       3.557         ntclkbufg_1      
 CLMA_118_337/CLK                                                          r       top_dht22_inst/bcd_8421_inst1/unit[2]/opit_0_inv/CLK
 clock pessimism                                        -0.431       3.126                          
 clock uncertainty                                       0.000       3.126                          

 Hold time                                               0.027       3.153                          

 Data required time                                                  3.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.153                          
 Data arrival time                                                  -3.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mcause[22]/opit_0_inv_L5Q_perm/L3
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  3.155
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.346       3.155         ntclkbufg_1      
 CLMA_14_253/CLK                                                           r       u_tinyriscv/u_clint/data_o[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_253/Q0                    tco                   0.197       3.352 f       u_tinyriscv/u_clint/data_o[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.110       3.462         u_tinyriscv/clint_data_o [22]
 CLMA_14_245/A3                                                            f       u_tinyriscv/u_csr_reg/mcause[22]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.462         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3503)     1.526       3.593         ntclkbufg_1      
 CLMA_14_245/CLK                                                           r       u_tinyriscv/u_csr_reg/mcause[22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.335                          
 clock uncertainty                                       0.000       3.335                          

 Hold time                                              -0.170       3.165                          

 Data required time                                                  3.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.165                          
 Data arrival time                                                  -3.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[18]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.569
  Launch Clock Delay      :  0.945
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.945       0.945         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_305/Q0                   tco                   0.209       1.154 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.386       1.540         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.221       1.761 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.761         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_106_313/Y3                   td                    0.305       2.066 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.609       2.675         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.346       3.021 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.021         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.305       3.326 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.242       3.568         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.878 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.878         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.305       4.183 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.232       4.415         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_292/Y3                   td                    0.405       4.820 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.471       5.291         _N15             
 CLMA_102_300/Y0                   td                    0.131       5.422 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=27)       0.572       5.994         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_106_316/CECO                 td                    0.094       6.088 r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CEOUT
                                   net (fanout=2)        0.000       6.088         _N557            
 CLMA_106_320/CECO                 td                    0.000       6.088 r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CEOUT
                                   net (fanout=1)        0.000       6.088         _N556            
 CLMA_106_324/CECI                                                         r       top_dht22_inst/DHT22_drive_inst/data_out[18]/opit_0/CE

 Data arrival time                                                   6.088         Logic Levels: 8  
                                                                                   Logic: 2.631ns(51.157%), Route: 2.512ns(48.843%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_341/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.569    1000.569         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_324/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[18]/opit_0/CLK
 clock pessimism                                         0.019    1000.588                          
 clock uncertainty                                      -0.050    1000.538                          

 Setup time                                             -0.233    1000.305                          

 Data required time                                               1000.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.305                          
 Data arrival time                                                  -6.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.217                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.590
  Launch Clock Delay      :  0.945
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.945       0.945         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_305/Q0                   tco                   0.209       1.154 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.386       1.540         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.221       1.761 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.761         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_106_313/Y3                   td                    0.305       2.066 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.609       2.675         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.346       3.021 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.021         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.305       3.326 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.242       3.568         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.878 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.878         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.305       4.183 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.232       4.415         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_292/Y3                   td                    0.405       4.820 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.471       5.291         _N15             
 CLMA_102_300/Y0                   td                    0.131       5.422 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=27)       0.572       5.994         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_106_316/CECO                 td                    0.094       6.088 r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CEOUT
                                   net (fanout=2)        0.000       6.088         _N557            
 CLMA_106_320/CECI                                                         r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE

 Data arrival time                                                   6.088         Logic Levels: 7  
                                                                                   Logic: 2.631ns(51.157%), Route: 2.512ns(48.843%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_341/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.590    1000.590         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_320/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CLK
 clock pessimism                                         0.019    1000.609                          
 clock uncertainty                                      -0.050    1000.559                          

 Setup time                                             -0.233    1000.326                          

 Data required time                                               1000.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.326                          
 Data arrival time                                                  -6.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.238                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.590
  Launch Clock Delay      :  0.945
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.945       0.945         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_305/Q0                   tco                   0.209       1.154 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.386       1.540         top_dht22_inst/DHT22_drive_inst/data_temp [24]
                                                         0.221       1.761 f       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.761         top_dht22_inst/DHT22_drive_inst/_N3490
 CLMA_106_313/Y3                   td                    0.305       2.066 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.609       2.675         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_106_293/COUT                 td                    0.346       3.021 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.021         top_dht22_inst/DHT22_drive_inst/_N3501
 CLMA_106_297/Y1                   td                    0.305       3.326 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.242       3.568         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.878 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.878         top_dht22_inst/DHT22_drive_inst/_N3512
 CLMA_106_296/Y3                   td                    0.305       4.183 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.232       4.415         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_102_292/Y3                   td                    0.405       4.820 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.471       5.291         _N15             
 CLMA_102_300/Y0                   td                    0.131       5.422 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=27)       0.572       5.994         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_106_316/CECO                 td                    0.094       6.088 r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CEOUT
                                   net (fanout=2)        0.000       6.088         _N557            
 CLMA_106_320/CECI                                                         r       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CE

 Data arrival time                                                   6.088         Logic Levels: 7  
                                                                                   Logic: 2.631ns(51.157%), Route: 2.512ns(48.843%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_82_341/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.590    1000.590         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_320/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CLK
 clock pessimism                                         0.019    1000.609                          
 clock uncertainty                                      -0.050    1000.559                          

 Setup time                                             -0.233    1000.326                          

 Data required time                                               1000.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.326                          
 Data arrival time                                                  -6.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.238                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.033
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  -0.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.738       0.738         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_301/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_301/Q1                   tco                   0.198       0.936 r       top_dht22_inst/DHT22_drive_inst/data_temp[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.205       1.141         top_dht22_inst/DHT22_drive_inst/data_temp [20]
 CLMA_114_300/M2                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/D

 Data arrival time                                                   1.141         Logic Levels: 0  
                                                                                   Logic: 0.198ns(49.132%), Route: 0.205ns(50.868%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.033       1.033         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_114_300/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CLK
 clock pessimism                                        -0.083       0.950                          
 clock uncertainty                                       0.000       0.950                          

 Hold time                                              -0.003       0.947                          

 Data required time                                                  0.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.947                          
 Data arrival time                                                  -1.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.194                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[30]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.945
  Launch Clock Delay      :  0.666
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.666       0.666         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_305/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[29]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_305/Q2                    tco                   0.197       0.863 f       top_dht22_inst/DHT22_drive_inst/data_temp[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.109       0.972         top_dht22_inst/DHT22_drive_inst/data_temp [29]
 CLMA_106_305/C2                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[30]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   0.972         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.945       0.945         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       0.945                          
 clock uncertainty                                       0.000       0.945                          

 Hold time                                              -0.181       0.764                          

 Data required time                                                  0.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.764                          
 Data arrival time                                                  -0.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[28]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.469  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.033
  Launch Clock Delay      :  0.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.564       0.564         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_316/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_316/Q0                   tco                   0.197       0.761 f       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.514       1.275         top_dht22_inst/DHT22_drive_inst/data_temp [36]
 CLMA_114_300/CD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[28]/opit_0/D

 Data arrival time                                                   1.275         Logic Levels: 0  
                                                                                   Logic: 0.197ns(27.707%), Route: 0.514ns(72.293%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_82_341/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.033       1.033         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_114_300/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[28]/opit_0/CLK
 clock pessimism                                         0.000       1.033                          
 clock uncertainty                                       0.000       1.033                          

 Hold time                                               0.027       1.060                          

 Data required time                                                  1.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.060                          
 Data arrival time                                                  -1.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.461
  Launch Clock Delay      :  0.555
  Clock Pessimism Removal :  0.094

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.555       0.555         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_292/Q0                   tco                   0.209       0.764 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.444       1.208         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_138_292/Y3                   td                    0.305       1.513 r       top_dht22_inst/HEX8_inst/N73_1/gateop_perm/Z
                                   net (fanout=5)        0.357       1.870         top_dht22_inst/HEX8_inst/_N25080
 CLMA_134_292/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.870         Logic Levels: 1  
                                                                                   Logic: 0.514ns(39.087%), Route: 0.801ns(60.913%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_280/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.461    1000.461         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.094    1000.555                          
 clock uncertainty                                      -0.050    1000.505                          

 Setup time                                             -0.071    1000.434                          

 Data required time                                               1000.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.434                          
 Data arrival time                                                  -1.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.564                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.461
  Launch Clock Delay      :  0.438
  Clock Pessimism Removal :  0.025

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.438       0.438         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_138_293/Q3                   tco                   0.209       0.647 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=5)        0.362       1.009         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_142_292/Y1                   td                    0.221       1.230 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=5)        0.365       1.595         top_dht22_inst/HEX8_inst/_N24903
 CLMA_134_292/A3                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.595         Logic Levels: 1  
                                                                                   Logic: 0.430ns(37.165%), Route: 0.727ns(62.835%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_280/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.461    1000.461         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.025    1000.486                          
 clock uncertainty                                      -0.050    1000.436                          

 Setup time                                             -0.221    1000.215                          

 Data required time                                               1000.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.215                          
 Data arrival time                                                  -1.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.620                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.461
  Launch Clock Delay      :  0.438
  Clock Pessimism Removal :  0.025

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.438       0.438         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_138_293/Q0                   tco                   0.209       0.647 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=6)        0.244       0.891         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_138_292/Y0                   td                    0.171       1.062 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=4)        0.242       1.304         top_dht22_inst/HEX8_inst/_N24751
 CLMA_134_292/A0                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.304         Logic Levels: 1  
                                                                                   Logic: 0.380ns(43.880%), Route: 0.486ns(56.120%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_146_280/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.461    1000.461         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.025    1000.486                          
 clock uncertainty                                      -0.050    1000.436                          

 Setup time                                             -0.109    1000.327                          

 Data required time                                               1000.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.327                          
 Data arrival time                                                  -1.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.023                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.438
  Launch Clock Delay      :  0.379
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.379       0.379         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_138_293/Q1                   tco                   0.198       0.577 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.143       0.720         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_138_292/M0                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   0.720         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.438       0.438         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.037       0.401                          
 clock uncertainty                                       0.000       0.401                          

 Hold time                                              -0.003       0.398                          

 Data required time                                                  0.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.398                          
 Data arrival time                                                  -0.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.438
  Launch Clock Delay      :  0.379
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.379       0.379         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_138_293/Q3                   tco                   0.198       0.577 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=5)        0.144       0.721         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_138_292/M2                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.721         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.438       0.438         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_292/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                        -0.037       0.401                          
 clock uncertainty                                       0.000       0.401                          

 Hold time                                              -0.003       0.398                          

 Data required time                                                  0.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.398                          
 Data arrival time                                                  -0.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.438
  Launch Clock Delay      :  0.379
  Clock Pessimism Removal :  -0.058

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.379       0.379         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_138_293/Q2                   tco                   0.198       0.577 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=5)        0.143       0.720         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_138_293/M3                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   0.720         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_146_280/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.438       0.438         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_138_293/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                        -0.058       0.380                          
 clock uncertainty                                       0.000       0.380                          

 Hold time                                              -0.003       0.377                          

 Data required time                                                  0.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.377                          
 Data arrival time                                                  -0.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_3/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=961)      1.946       3.131         nt_rst           
 CLMA_70_77/Y1                     td                    0.185       3.316 f       u_ram/N6_34[27]/gateop/Z
                                   net (fanout=3)        0.714       4.030         _N16911          
 CLMA_78_72/Y6AB                   td                    0.135       4.165 r       u_rib/N70_8[27]_2_muxf6_perm/Z
                                   net (fanout=1)        0.831       4.996         u_rib/_N28234    
 CLMA_78_100/Y1                    td                    0.135       5.131 r       u_rib/N70_8[27]/gateop_perm/Z
                                   net (fanout=2)        0.768       5.899         _N12549          
 CLMA_86_140/Y1                    td                    0.135       6.034 r       u_rib/m0_data_o_1[27]/gateop_perm/Z
                                   net (fanout=4)        0.484       6.518         _N21315          
 CLMA_98_145/Y1                    td                    0.221       6.739 r       u_tinyriscv/u_ex/N391_1[3]/gateop_perm/Z
                                   net (fanout=1)        0.241       6.980         u_tinyriscv/u_ex/_N7400
 CLMA_98_145/Y0                    td                    0.171       7.151 r       u_tinyriscv/u_ex/reg_wdata_29[3]/gateop/F
                                   net (fanout=1)        0.236       7.387         u_tinyriscv/u_ex/_N16312
 CLMA_102_148/Y6AB                 td                    0.182       7.569 f       u_tinyriscv/u_ex/reg_wdata_35[3]_muxf6/F
                                   net (fanout=5)        2.404       9.973         u_tinyriscv/_N16504
 CLMA_98_257/Y2                    td                    0.171      10.144 r       u_tinyriscv/u_ex/reg_wdata_39[3]_11/gateop/F
                                   net (fanout=1)        0.242      10.386         u_tinyriscv/u_ex/reg_wdata [3]
 CLMA_98_257/Y3                    td                    0.143      10.529 f       u_tinyriscv/u_ex/N37_3/gateop_perm/Z
                                   net (fanout=3)        1.837      12.366         u_tinyriscv/ex_reg_wdata_o [3]
 CLMA_90_136/Y1                    td                    0.143      12.509 f       u_tinyriscv/u_regs/N79[3]/gateop_perm/Z
                                   net (fanout=6)        0.275      12.784         u_tinyriscv/u_regs/N79 [3]
 CLMA_90_141/Y6CD                  td                    0.090      12.874 f       CLKROUTE_63/Z    
                                   net (fanout=1)        1.308      14.182         _N672            
 CLMS_94_229/AD                                                            f       u_tinyriscv/u_regs/regs_1_0_3/gateop/WD

 Data arrival time                                                  14.182         Logic Levels: 13 
                                                                                   Logic: 2.751ns(19.398%), Route: 11.431ns(80.602%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_3/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=961)      1.946       3.131         nt_rst           
 CLMA_70_77/Y1                     td                    0.185       3.316 f       u_ram/N6_34[27]/gateop/Z
                                   net (fanout=3)        0.714       4.030         _N16911          
 CLMA_78_72/Y6AB                   td                    0.135       4.165 r       u_rib/N70_8[27]_2_muxf6_perm/Z
                                   net (fanout=1)        0.831       4.996         u_rib/_N28234    
 CLMA_78_100/Y1                    td                    0.135       5.131 r       u_rib/N70_8[27]/gateop_perm/Z
                                   net (fanout=2)        0.768       5.899         _N12549          
 CLMA_86_140/Y1                    td                    0.135       6.034 r       u_rib/m0_data_o_1[27]/gateop_perm/Z
                                   net (fanout=4)        0.484       6.518         _N21315          
 CLMA_98_145/Y1                    td                    0.221       6.739 r       u_tinyriscv/u_ex/N391_1[3]/gateop_perm/Z
                                   net (fanout=1)        0.241       6.980         u_tinyriscv/u_ex/_N7400
 CLMA_98_145/Y0                    td                    0.171       7.151 r       u_tinyriscv/u_ex/reg_wdata_29[3]/gateop/F
                                   net (fanout=1)        0.236       7.387         u_tinyriscv/u_ex/_N16312
 CLMA_102_148/Y6AB                 td                    0.182       7.569 f       u_tinyriscv/u_ex/reg_wdata_35[3]_muxf6/F
                                   net (fanout=5)        2.404       9.973         u_tinyriscv/_N16504
 CLMA_98_257/Y2                    td                    0.171      10.144 r       u_tinyriscv/u_ex/reg_wdata_39[3]_11/gateop/F
                                   net (fanout=1)        0.242      10.386         u_tinyriscv/u_ex/reg_wdata [3]
 CLMA_98_257/Y3                    td                    0.143      10.529 f       u_tinyriscv/u_ex/N37_3/gateop_perm/Z
                                   net (fanout=3)        1.837      12.366         u_tinyriscv/ex_reg_wdata_o [3]
 CLMA_90_136/Y1                    td                    0.143      12.509 f       u_tinyriscv/u_regs/N79[3]/gateop_perm/Z
                                   net (fanout=6)        1.463      13.972         u_tinyriscv/u_regs/N79 [3]
 CLMS_94_225/BD                                                            f       u_tinyriscv/u_regs/regs_1_1_3/gateop/WD

 Data arrival time                                                  13.972         Logic Levels: 12 
                                                                                   Logic: 2.661ns(19.045%), Route: 11.311ns(80.955%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_0_3/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=961)      1.946       3.131         nt_rst           
 CLMA_70_77/Y1                     td                    0.185       3.316 f       u_ram/N6_34[27]/gateop/Z
                                   net (fanout=3)        0.714       4.030         _N16911          
 CLMA_78_72/Y6AB                   td                    0.135       4.165 r       u_rib/N70_8[27]_2_muxf6_perm/Z
                                   net (fanout=1)        0.831       4.996         u_rib/_N28234    
 CLMA_78_100/Y1                    td                    0.135       5.131 r       u_rib/N70_8[27]/gateop_perm/Z
                                   net (fanout=2)        0.768       5.899         _N12549          
 CLMA_86_140/Y1                    td                    0.135       6.034 r       u_rib/m0_data_o_1[27]/gateop_perm/Z
                                   net (fanout=4)        0.484       6.518         _N21315          
 CLMA_98_145/Y1                    td                    0.221       6.739 r       u_tinyriscv/u_ex/N391_1[3]/gateop_perm/Z
                                   net (fanout=1)        0.241       6.980         u_tinyriscv/u_ex/_N7400
 CLMA_98_145/Y0                    td                    0.171       7.151 r       u_tinyriscv/u_ex/reg_wdata_29[3]/gateop/F
                                   net (fanout=1)        0.236       7.387         u_tinyriscv/u_ex/_N16312
 CLMA_102_148/Y6AB                 td                    0.182       7.569 f       u_tinyriscv/u_ex/reg_wdata_35[3]_muxf6/F
                                   net (fanout=5)        2.404       9.973         u_tinyriscv/_N16504
 CLMA_98_257/Y2                    td                    0.171      10.144 r       u_tinyriscv/u_ex/reg_wdata_39[3]_11/gateop/F
                                   net (fanout=1)        0.242      10.386         u_tinyriscv/u_ex/reg_wdata [3]
 CLMA_98_257/Y3                    td                    0.143      10.529 f       u_tinyriscv/u_ex/N37_3/gateop_perm/Z
                                   net (fanout=3)        1.837      12.366         u_tinyriscv/ex_reg_wdata_o [3]
 CLMA_90_136/Y1                    td                    0.143      12.509 f       u_tinyriscv/u_regs/N79[3]/gateop_perm/Z
                                   net (fanout=6)        1.316      13.825         u_tinyriscv/u_regs/N79 [3]
 CLMS_94_209/AD                                                            f       u_tinyriscv/u_regs/regs_2_0_3/gateop/WD

 Data arrival time                                                  13.825         Logic Levels: 12 
                                                                                   Logic: 2.661ns(19.248%), Route: 11.164ns(80.752%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[8] (port)
Endpoint    : gpio_0/gpio_data[8]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U16                                                     0.000       0.000 r       gpio[8] (port)   
                                   net (fanout=1)        0.060       0.060         nt_gpio[8]       
 IOBS_152_21/DIN                   td                    0.781       0.841 r       gpio_tri[8]/opit_0/O
                                   net (fanout=1)        0.000       0.841         gpio_tri[8]/ntI  
 IOL_151_21/RX_DATA_DD             td                    0.071       0.912 r       gpio_tri[8]/opit_1/OUT
                                   net (fanout=1)        0.423       1.335         _N9              
 CLMA_130_37/A2                                                            r       gpio_0/gpio_data[8]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.335         Logic Levels: 2  
                                                                                   Logic: 0.852ns(63.820%), Route: 0.483ns(36.180%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[7] (port)
Endpoint    : gpio_0/gpio_data[7]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R16                                                     0.000       0.000 r       gpio[7] (port)   
                                   net (fanout=1)        0.052       0.052         nt_gpio[7]       
 IOBD_152_42/DIN                   td                    0.781       0.833 r       gpio_tri[7]/opit_0/O
                                   net (fanout=1)        0.000       0.833         gpio_tri[7]/ntI  
 IOL_151_42/RX_DATA_DD             td                    0.071       0.904 r       gpio_tri[7]/opit_1/OUT
                                   net (fanout=1)        0.487       1.391         _N8              
 CLMA_130_49/A3                                                            r       gpio_0/gpio_data[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.391         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.251%), Route: 0.539ns(38.749%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[6] (port)
Endpoint    : gpio_0/gpio_data[6]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T16                                                     0.000       0.000 r       gpio[6] (port)   
                                   net (fanout=1)        0.049       0.049         nt_gpio[6]       
 IOBS_152_41/DIN                   td                    0.781       0.830 r       gpio_tri[6]/opit_0/O
                                   net (fanout=1)        0.000       0.830         gpio_tri[6]/ntI  
 IOL_151_41/RX_DATA_DD             td                    0.071       0.901 r       gpio_tri[6]/opit_1/OUT
                                   net (fanout=1)        0.495       1.396         _N7              
 CLMA_130_52/B3                                                            r       gpio_0/gpio_data[6]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.396         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.032%), Route: 0.544ns(38.968%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 19.000 sec
Action report_timing: CPU time elapsed is 17.203 sec
Current time: Thu Nov 11 16:54:26 2021
Action report_timing: Peak memory pool usage is 498,962,432 bytes
Report timing is finished successfully.
