# CNN Hardware Accelerator

A high-performance, tiled CNN accelerator designed for FPGA/ASIC deployment. This architecture supports $3 \times 3$ convolutions with optimized dataflow and AXI4-compliant memory interfaces.

## âš™ï¸ Hardware Parameters

The design is highly parameterized to balance throughput and resource utilization. These values are defined as hardware constants:

### Data & Bus Widths
| Parameter | Value | Description |
| :--- | :--- | :--- |
| `DATA_W` | 8 | Input/Weight bit-width |
| `ACC_W` | 32 | Accumulator bit-width |
| `SCALE_W` | 16 | Quantization scale bit-width |
| `ADDR_W` | 32 | Memory address bit-width |
| `AXI_DATA_W` | 64 | External bus data width |
| `AXI_STRB_W` | 8 | AXI strobe width |

### Architecture & Parallelism
* **Kernel Size:** $3 \times 3$ (`KERNEL_SIZE = 3`)
* **Parallel Channels (`PAR_CH`):** 16 (Input channels processed in parallel)
* **Parallel Outputs (`PAR_OUT`):** 8 (Output filters processed in parallel)

### Memory & Image Capacity
* **Max Dimensions:** $416 \times 416 \times 1024$ (W Ã— H Ã— Channels)
* **Buffer Depths:** * IFM: 4096 
    * Weight: 2048 
    * OFM: 4096

---

## ğŸ“‚ File Structure

The RTL is organized into functional sub-directories to separate memory, compute, and control logic.

```text
/rtl
â”œâ”€â”€ top.v                        # System-level integration
â”œâ”€â”€ axi_control.v                # Slave register file (CPU Config)
â”œâ”€â”€ cnn_accelerator.v            # Main accelerator core logic
â”‚
â”œâ”€â”€ /memory                      # Storage & Buffering
â”‚   â”œâ”€â”€ ifm_buffer.v             # Input Feature Map storage
â”‚   â”œâ”€â”€ ofm_buffer.v             # Output Feature Map storage
â”‚   â”œâ”€â”€ weight_buffer.v          # Kernel weight storage
â”‚   â”œâ”€â”€ psum_buffer.v            # Partial sum storage
â”‚   â””â”€â”€ pingpong_buffer.v        # Logic for overlapping I/O & Compute
â”‚
â”œâ”€â”€ /compute                     # Arithmetic Pipeline
â”‚   â”œâ”€â”€ mac_unit.v               # Single Multiply-Accumulate block
â”‚   â”œâ”€â”€ mac_array.v              # 2D processing element array
â”‚   â”œâ”€â”€ adder_tree.v             # High-speed summation tree
â”‚   â”œâ”€â”€ quantizer.v              # Scaling and rounding logic
â”‚   â””â”€â”€ relu6.v                  # Non-linear activation unit
â”‚
â”œâ”€â”€ /dataflow                    # Sequencing & Stream Control
â”‚   â”œâ”€â”€ sliding_window.v         # Line-to-window conversion logic
â”‚   â”œâ”€â”€ line_buffer.v            # Internal delay lines for convolution
â”‚   â””â”€â”€ channel_interleaver.v    # Data alignment logic
â”‚
â”œâ”€â”€ /controller                  # State Machines (FSMs)
â”‚   â”œâ”€â”€ tile_controller.v        # Local tile execution control
â”‚   â”œâ”€â”€ fold_controller.v        # Channel folding management
â”‚   â”œâ”€â”€ layer_controller.v       # Global layer-to-layer sequencing
â”‚   â””â”€â”€ dma_controller.v         # AXI Master transaction logic
â”‚
â””â”€â”€ /interfaces                  # External Communication
    â”œâ”€â”€ axi_master_ifm.v         # DMA for Input Features
    â”œâ”€â”€ axi_master_weight.v      # DMA for Weights
    â””â”€â”€ axi_master_ofm.v         # DMA for Output Features
