==============================================================
File generated on Wed Aug 12 15:38:47 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMF_testa_array.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from CMF_testa_array.c:1:
In file included from CMF_testa_array.c:1:
./CMF_testa_array.h:11:25: error: expected ';' after top level declarator
data_t CMF_testa_array()
                        ^
                        ;
1 error generated.
==============================================================
File generated on Wed Aug 12 15:39:52 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMF_testa_array.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 101.137 ; gain = 16.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 101.137 ; gain = 16.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 102.227 ; gain = 17.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 102.480 ; gain = 17.793
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 123.270 ; gain = 38.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 123.270 ; gain = 38.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CMF_testa_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CMF_testa_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.789 seconds; current allocated memory: 74.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.853 seconds; current allocated memory: 74.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CMF_testa_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'CMF_testa_array' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CMF_testa_array'.
INFO: [HLS 200-111]  Elapsed time: 2.288 seconds; current allocated memory: 74.217 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 123.270 ; gain = 38.582
INFO: [SYSC 207-301] Generating SystemC RTL for CMF_testa_array.
INFO: [VHDL 208-304] Generating VHDL RTL for CMF_testa_array.
INFO: [VLOG 209-307] Generating Verilog RTL for CMF_testa_array.
INFO: [HLS 200-112] Total elapsed time: 67.865 seconds; peak allocated memory: 74.217 MB.
==============================================================
File generated on Wed Aug 12 16:00:45 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMF_testa_array.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 101.156 ; gain = 18.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 101.156 ; gain = 18.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.273 ; gain = 20.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.527 ; gain = 20.262
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 122.414 ; gain = 40.148
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 122.414 ; gain = 40.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CMF_testa_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CMF_testa_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.385 seconds; current allocated memory: 74.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 74.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CMF_testa_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'CMF_testa_array' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'CMF_testa_array_dados1' to 'CMF_testa_array_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CMF_testa_array'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 74.542 MB.
INFO: [RTMG 210-279] Implementing memory 'CMF_testa_array_dbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 122.414 ; gain = 40.148
INFO: [SYSC 207-301] Generating SystemC RTL for CMF_testa_array.
INFO: [VHDL 208-304] Generating VHDL RTL for CMF_testa_array.
INFO: [VLOG 209-307] Generating Verilog RTL for CMF_testa_array.
INFO: [HLS 200-112] Total elapsed time: 35.271 seconds; peak allocated memory: 74.542 MB.
==============================================================
File generated on Wed Aug 12 16:19:47 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMF_testa_array.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 101.012 ; gain = 16.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 101.012 ; gain = 16.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 102.195 ; gain = 17.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 102.449 ; gain = 17.840
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 123.238 ; gain = 38.629
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 123.238 ; gain = 38.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CMF_testa_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CMF_testa_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.459 seconds; current allocated memory: 73.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 74.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CMF_testa_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'CMF_testa_array' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CMF_testa_array'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 74.201 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 123.238 ; gain = 38.629
INFO: [SYSC 207-301] Generating SystemC RTL for CMF_testa_array.
INFO: [VHDL 208-304] Generating VHDL RTL for CMF_testa_array.
INFO: [VLOG 209-307] Generating Verilog RTL for CMF_testa_array.
INFO: [HLS 200-112] Total elapsed time: 44.706 seconds; peak allocated memory: 74.201 MB.
