# Read the Verilog file
read_verilog ../source/design/fifo.v

# Elaborate top module
hierarchy -top fifo

# Perform generic synthesis
synth -top fifo

# Map to generic gates (optional)
abc -g AND,OR,NAND,XOR

# Show the final netlist (opens a simple viewer in terminal)
show

# Write synthesized netlist to Verilog
write_verilog fifo_synth.v

# Print statistics
stat
