// Seed: 399505512
module module_0 (
    input tri1  id_0,
    input tri0  id_1,
    input tri0  id_2,
    input wor   id_3
    , id_7,
    input uwire id_4,
    input wire  id_5
);
  assign id_7 = 1;
  always_latch @(posedge id_5) id_7 <= id_7++;
  wire [1 : ""] id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd27,
    parameter id_3 = 32'd90
) (
    input wand _id_0,
    input supply1 id_1
);
  _id_3 :
  assert property (@(posedge id_0) 1)
  else $clog2(42);
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  localparam id_4 = -1'b0;
  if (1) assign id_3 = id_3;
  else begin : LABEL_0
    logic [1 : id_3] id_5;
    ;
  end
  wire [1 : id_0] id_6;
endmodule
