0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/ianma/Documents/Simula/All_Gates/All_Gates.sim/sim_1/synth/timing/tb_ALL_GATES_time_synth.v,1491256572,verilog,,,,All_Gates;glbl,,,,,,,,
C:/Users/ianma/Documents/Simula/All_Gates/All_Gates.srcs/sim_1/imports/Arquivos de aula/tb_ALL_GATES.vhd,1491231704,vhdl,,,,tb_all_gates,,,,,,,,
