

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Wed Nov 29 00:26:10 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 18/08/2023 GMT
    15                           ; 
    16                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATC	set	3979
    49   000000                     _TRISC	set	3988
    50   000000                     _CCP1CONbits	set	4029
    51   000000                     _T2CONbits	set	4042
    52   000000                     _PR2	set	4043
    53   000000                     _OSCCONbits	set	4051
    54   000000                     _CCPR1L	set	4030
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59   00063C                     __pcinit:
    60                           	callstack 0
    61   00063C                     start_initialization:
    62                           	callstack 0
    63   00063C                     __initialization:
    64                           	callstack 0
    65   00063C                     end_of_initialization:
    66                           	callstack 0
    67   00063C                     __end_of__initialization:
    68                           	callstack 0
    69   00063C  0100               	movlb	0
    70   00063E  EF01  F003         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73   000000                     __pcstackCOMRAM:
    74                           	callstack 0
    75   000000                     
    76                           ; 1 bytes @ 0x0
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 12 in file "newmain.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    96 ;;      Params:         0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0
    98 ;;      Temps:          0       0       0       0       0       0       0
    99 ;;      Totals:         0       0       0       0       0       0       0
   100 ;;Total ram usage:        0 bytes
   101 ;; This function calls:
   102 ;;		Nothing
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109   000602                     __ptext0:
   110                           	callstack 0
   111   000602                     _main:
   112                           	callstack 31
   113   000602  84CA               	bsf	202,2,c	;volatile
   114   000604  50CA               	movf	202,w,c	;volatile
   115   000606  0BFC               	andlw	-4
   116   000608  0901               	iorlw	1
   117   00060A  6ECA               	movwf	202,c	;volatile
   118   00060C  50D3               	movf	211,w,c	;volatile
   119   00060E  0B8F               	andlw	-113
   120   000610  0910               	iorlw	16
   121   000612  6ED3               	movwf	211,c	;volatile
   122   000614  50BD               	movf	189,w,c	;volatile
   123   000616  0BF0               	andlw	-16
   124   000618  090C               	iorlw	12
   125   00061A  6EBD               	movwf	189,c	;volatile
   126   00061C  0E00               	movlw	0
   127   00061E  6E94               	movwf	148,c	;volatile
   128   000620  0E00               	movlw	0
   129   000622  6E8B               	movwf	139,c	;volatile
   130                           
   131                           ;newmain.c: 35:     PR2 = 0x9b;
   132   000624  0E9B               	movlw	155
   133   000626  6ECB               	movwf	203,c	;volatile
   134                           
   135                           ;newmain.c: 43:     CCPR1L = 0x0b;
   136   000628  0E0B               	movlw	11
   137   00062A  6EBE               	movwf	190,c	;volatile
   138                           
   139                           ;newmain.c: 44:     CCP1CONbits.DC1B = 0b01;
   140   00062C  50BD               	movf	189,w,c	;volatile
   141   00062E  0BCF               	andlw	-49
   142   000630  0910               	iorlw	16
   143   000632  6EBD               	movwf	189,c	;volatile
   144   000634                     l19:
   145   000634  EF1A  F003         	goto	l19
   146   000638  EF00  F000         	goto	start
   147   00063C                     __end_of_main:
   148                           	callstack 0
   149                           
   150                           	psect	smallconst
   151   000600                     __psmallconst:
   152                           	callstack 0
   153   000600  00                 	db	0
   154   000601  00                 	db	0	; dummy byte at the end
   155   000000                     
   156                           	psect	rparam
   157   000000                     
   158                           	psect	idloc
   159                           
   160                           ;Config register IDLOC0 @ 0x200000
   161                           ;	unspecified, using default values
   162   200000                     	org	2097152
   163   200000  FF                 	db	255
   164                           
   165                           ;Config register IDLOC1 @ 0x200001
   166                           ;	unspecified, using default values
   167   200001                     	org	2097153
   168   200001  FF                 	db	255
   169                           
   170                           ;Config register IDLOC2 @ 0x200002
   171                           ;	unspecified, using default values
   172   200002                     	org	2097154
   173   200002  FF                 	db	255
   174                           
   175                           ;Config register IDLOC3 @ 0x200003
   176                           ;	unspecified, using default values
   177   200003                     	org	2097155
   178   200003  FF                 	db	255
   179                           
   180                           ;Config register IDLOC4 @ 0x200004
   181                           ;	unspecified, using default values
   182   200004                     	org	2097156
   183   200004  FF                 	db	255
   184                           
   185                           ;Config register IDLOC5 @ 0x200005
   186                           ;	unspecified, using default values
   187   200005                     	org	2097157
   188   200005  FF                 	db	255
   189                           
   190                           ;Config register IDLOC6 @ 0x200006
   191                           ;	unspecified, using default values
   192   200006                     	org	2097158
   193   200006  FF                 	db	255
   194                           
   195                           ;Config register IDLOC7 @ 0x200007
   196                           ;	unspecified, using default values
   197   200007                     	org	2097159
   198   200007  FF                 	db	255
   199                           
   200                           	psect	config
   201                           
   202                           ; Padding undefined space
   203   300000                     	org	3145728
   204   300000  FF                 	db	255
   205                           
   206                           ;Config register CONFIG1H @ 0x300001
   207                           ;	Oscillator Selection bits
   208                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   209                           ;	Fail-Safe Clock Monitor Enable bit
   210                           ;	FCMEN = 0x0, unprogrammed default
   211                           ;	Internal/External Oscillator Switchover bit
   212                           ;	IESO = 0x0, unprogrammed default
   213   300001                     	org	3145729
   214   300001  08                 	db	8
   215                           
   216                           ;Config register CONFIG2L @ 0x300002
   217                           ;	Power-up Timer Enable bit
   218                           ;	PWRT = OFF, PWRT disabled
   219                           ;	Brown-out Reset Enable bits
   220                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   221                           ;	Brown Out Reset Voltage bits
   222                           ;	BORV = 0x3, unprogrammed default
   223   300002                     	org	3145730
   224   300002  1B                 	db	27
   225                           
   226                           ;Config register CONFIG2H @ 0x300003
   227                           ;	Watchdog Timer Enable bit
   228                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   229                           ;	Watchdog Timer Postscale Select bits
   230                           ;	WDTPS = 0xF, unprogrammed default
   231   300003                     	org	3145731
   232   300003  1E                 	db	30
   233                           
   234                           ; Padding undefined space
   235   300004                     	org	3145732
   236   300004  FF                 	db	255
   237                           
   238                           ;Config register CONFIG3H @ 0x300005
   239                           ;	CCP2 MUX bit
   240                           ;	CCP2MX = 0x1, unprogrammed default
   241                           ;	PORTB A/D Enable bit
   242                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   243                           ;	Low-Power Timer1 Oscillator Enable bit
   244                           ;	LPT1OSC = 0x0, unprogrammed default
   245                           ;	MCLR Pin Enable bit
   246                           ;	MCLRE = 0x1, unprogrammed default
   247   300005                     	org	3145733
   248   300005  81                 	db	129
   249                           
   250                           ;Config register CONFIG4L @ 0x300006
   251                           ;	Stack Full/Underflow Reset Enable bit
   252                           ;	STVREN = 0x1, unprogrammed default
   253                           ;	Single-Supply ICSP Enable bit
   254                           ;	LVP = OFF, Single-Supply ICSP disabled
   255                           ;	Extended Instruction Set Enable bit
   256                           ;	XINST = 0x0, unprogrammed default
   257                           ;	Background Debugger Enable bit
   258                           ;	DEBUG = 0x1, unprogrammed default
   259   300006                     	org	3145734
   260   300006  81                 	db	129
   261                           
   262                           ; Padding undefined space
   263   300007                     	org	3145735
   264   300007  FF                 	db	255
   265                           
   266                           ;Config register CONFIG5L @ 0x300008
   267                           ;	unspecified, using default values
   268                           ;	Code Protection bit
   269                           ;	CP0 = 0x1, unprogrammed default
   270                           ;	Code Protection bit
   271                           ;	CP1 = 0x1, unprogrammed default
   272                           ;	Code Protection bit
   273                           ;	CP2 = 0x1, unprogrammed default
   274                           ;	Code Protection bit
   275                           ;	CP3 = 0x1, unprogrammed default
   276   300008                     	org	3145736
   277   300008  0F                 	db	15
   278                           
   279                           ;Config register CONFIG5H @ 0x300009
   280                           ;	Boot Block Code Protection bit
   281                           ;	CPB = 0x1, unprogrammed default
   282                           ;	Data EEPROM Code Protection bit
   283                           ;	CPD = OFF, Data EEPROM not code-protected
   284   300009                     	org	3145737
   285   300009  C0                 	db	192
   286                           
   287                           ;Config register CONFIG6L @ 0x30000A
   288                           ;	unspecified, using default values
   289                           ;	Write Protection bit
   290                           ;	WRT0 = 0x1, unprogrammed default
   291                           ;	Write Protection bit
   292                           ;	WRT1 = 0x1, unprogrammed default
   293                           ;	Write Protection bit
   294                           ;	WRT2 = 0x1, unprogrammed default
   295                           ;	Write Protection bit
   296                           ;	WRT3 = 0x1, unprogrammed default
   297   30000A                     	org	3145738
   298   30000A  0F                 	db	15
   299                           
   300                           ;Config register CONFIG6H @ 0x30000B
   301                           ;	unspecified, using default values
   302                           ;	Configuration Register Write Protection bit
   303                           ;	WRTC = 0x1, unprogrammed default
   304                           ;	Boot Block Write Protection bit
   305                           ;	WRTB = 0x1, unprogrammed default
   306                           ;	Data EEPROM Write Protection bit
   307                           ;	WRTD = 0x1, unprogrammed default
   308   30000B                     	org	3145739
   309   30000B  E0                 	db	224
   310                           
   311                           ;Config register CONFIG7L @ 0x30000C
   312                           ;	unspecified, using default values
   313                           ;	Table Read Protection bit
   314                           ;	EBTR0 = 0x1, unprogrammed default
   315                           ;	Table Read Protection bit
   316                           ;	EBTR1 = 0x1, unprogrammed default
   317                           ;	Table Read Protection bit
   318                           ;	EBTR2 = 0x1, unprogrammed default
   319                           ;	Table Read Protection bit
   320                           ;	EBTR3 = 0x1, unprogrammed default
   321   30000C                     	org	3145740
   322   30000C  0F                 	db	15
   323                           
   324                           ;Config register CONFIG7H @ 0x30000D
   325                           ;	unspecified, using default values
   326                           ;	Boot Block Table Read Protection bit
   327                           ;	EBTRB = 0x1, unprogrammed default
   328   30000D                     	org	3145741
   329   30000D  40                 	db	64
   330                           tosu	equ	0xFFF
   331                           tosh	equ	0xFFE
   332                           tosl	equ	0xFFD
   333                           stkptr	equ	0xFFC
   334                           pclatu	equ	0xFFB
   335                           pclath	equ	0xFFA
   336                           pcl	equ	0xFF9
   337                           tblptru	equ	0xFF8
   338                           tblptrh	equ	0xFF7
   339                           tblptrl	equ	0xFF6
   340                           tablat	equ	0xFF5
   341                           prodh	equ	0xFF4
   342                           prodl	equ	0xFF3
   343                           indf0	equ	0xFEF
   344                           postinc0	equ	0xFEE
   345                           postdec0	equ	0xFED
   346                           preinc0	equ	0xFEC
   347                           plusw0	equ	0xFEB
   348                           fsr0h	equ	0xFEA
   349                           fsr0l	equ	0xFE9
   350                           wreg	equ	0xFE8
   351                           indf1	equ	0xFE7
   352                           postinc1	equ	0xFE6
   353                           postdec1	equ	0xFE5
   354                           preinc1	equ	0xFE4
   355                           plusw1	equ	0xFE3
   356                           fsr1h	equ	0xFE2
   357                           fsr1l	equ	0xFE1
   358                           bsr	equ	0xFE0
   359                           indf2	equ	0xFDF
   360                           postinc2	equ	0xFDE
   361                           postdec2	equ	0xFDD
   362                           preinc2	equ	0xFDC
   363                           plusw2	equ	0xFDB
   364                           fsr2h	equ	0xFDA
   365                           fsr2l	equ	0xFD9
   366                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRhh         2C      0       0      16        0.0%
BITBIGSFRhl          7      0       0      17        0.0%
BITBIGSFRlh          B      0       0      18        0.0%
BITBIGSFRllh        28      0       0      19        0.0%
BITBIGSFRlllh        8      0       0      20        0.0%
BITBIGSFRllll        B      0       0      21        0.0%
ABS                  0      0       0      22        0.0%
BIGRAM             5FF      0       0      23        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Wed Nov 29 00:26:10 2023

                     l20 0634                       l19 0634                      l700 0604  
                    l698 0602                      _PR2 0FCB                     _LATC 0F8B  
                   _main 0602                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _TRISC 0F94          __initialization 063C  
           __end_of_main 063C                   ??_main 0000            __activetblptr 0000  
                 _CCPR1L 0FBE                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 063C            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0600                  __pcinit 063C                  __ramtop 0600  
                __ptext0 0602                _T2CONbits 0FCA     end_of_initialization 063C  
            _CCP1CONbits 0FBD      start_initialization 063C              __smallconst 0600  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
             _OSCCONbits 0FD3  
