
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_35072:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2fdc84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2fdc84; op2val:0x0;
op3val:0x7fff80; valaddr_reg:x3; val_offset:105216*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105216*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35073:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2fdc84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2fdc84; op2val:0x0;
op3val:0x7fffc0; valaddr_reg:x3; val_offset:105219*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105219*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35074:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2fdc84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2fdc84; op2val:0x0;
op3val:0x7fffe0; valaddr_reg:x3; val_offset:105222*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105222*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35075:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2fdc84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2fdc84; op2val:0x0;
op3val:0x7ffff0; valaddr_reg:x3; val_offset:105225*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105225*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35076:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2fdc84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2fdc84; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:105228*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105228*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35077:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2fdc84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2fdc84; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:105231*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105231*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35078:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2fdc84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2fdc84; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:105234*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105234*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35079:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x2fdc84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f2fdc84; op2val:0x0;
op3val:0x7fffff; valaddr_reg:x3; val_offset:105237*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105237*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35080:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:105240*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105240*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35081:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:105243*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105243*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35082:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:105246*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105246*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35083:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:105249*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105249*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35084:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:105252*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105252*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35085:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:105255*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105255*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:105258*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105258*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:105261*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105261*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:105264*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105264*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:105267*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105267*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:105270*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105270*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35091:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:105273*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105273*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35092:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:105276*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105276*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35093:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:105279*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105279*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35094:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:105282*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105282*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35095:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:105285*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105285*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35096:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd000000; valaddr_reg:x3; val_offset:105288*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105288*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35097:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd000001; valaddr_reg:x3; val_offset:105291*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105291*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35098:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd000003; valaddr_reg:x3; val_offset:105294*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105294*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35099:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd000007; valaddr_reg:x3; val_offset:105297*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105297*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35100:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd00000f; valaddr_reg:x3; val_offset:105300*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105300*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35101:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd00001f; valaddr_reg:x3; val_offset:105303*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105303*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35102:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd00003f; valaddr_reg:x3; val_offset:105306*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105306*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd00007f; valaddr_reg:x3; val_offset:105309*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105309*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd0000ff; valaddr_reg:x3; val_offset:105312*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105312*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35105:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd0001ff; valaddr_reg:x3; val_offset:105315*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105315*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35106:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd0003ff; valaddr_reg:x3; val_offset:105318*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105318*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35107:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd0007ff; valaddr_reg:x3; val_offset:105321*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105321*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35108:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd000fff; valaddr_reg:x3; val_offset:105324*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105324*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35109:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd001fff; valaddr_reg:x3; val_offset:105327*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105327*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd003fff; valaddr_reg:x3; val_offset:105330*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105330*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd007fff; valaddr_reg:x3; val_offset:105333*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105333*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd00ffff; valaddr_reg:x3; val_offset:105336*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105336*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd01ffff; valaddr_reg:x3; val_offset:105339*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105339*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35114:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd03ffff; valaddr_reg:x3; val_offset:105342*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105342*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35115:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd07ffff; valaddr_reg:x3; val_offset:105345*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105345*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd0fffff; valaddr_reg:x3; val_offset:105348*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105348*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd1fffff; valaddr_reg:x3; val_offset:105351*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105351*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35118:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd3fffff; valaddr_reg:x3; val_offset:105354*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105354*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35119:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd400000; valaddr_reg:x3; val_offset:105357*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105357*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd600000; valaddr_reg:x3; val_offset:105360*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105360*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35121:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd700000; valaddr_reg:x3; val_offset:105363*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105363*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35122:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd780000; valaddr_reg:x3; val_offset:105366*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105366*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35123:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7c0000; valaddr_reg:x3; val_offset:105369*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105369*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35124:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7e0000; valaddr_reg:x3; val_offset:105372*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105372*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35125:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7f0000; valaddr_reg:x3; val_offset:105375*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105375*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35126:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7f8000; valaddr_reg:x3; val_offset:105378*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105378*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35127:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7fc000; valaddr_reg:x3; val_offset:105381*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105381*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35128:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7fe000; valaddr_reg:x3; val_offset:105384*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105384*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35129:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7ff000; valaddr_reg:x3; val_offset:105387*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105387*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35130:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7ff800; valaddr_reg:x3; val_offset:105390*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105390*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35131:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7ffc00; valaddr_reg:x3; val_offset:105393*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105393*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35132:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7ffe00; valaddr_reg:x3; val_offset:105396*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105396*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35133:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7fff00; valaddr_reg:x3; val_offset:105399*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105399*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35134:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7fff80; valaddr_reg:x3; val_offset:105402*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105402*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35135:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7fffc0; valaddr_reg:x3; val_offset:105405*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105405*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35136:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7fffe0; valaddr_reg:x3; val_offset:105408*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105408*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35137:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7ffff0; valaddr_reg:x3; val_offset:105411*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105411*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35138:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7ffff8; valaddr_reg:x3; val_offset:105414*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105414*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35139:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7ffffc; valaddr_reg:x3; val_offset:105417*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105417*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35140:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7ffffe; valaddr_reg:x3; val_offset:105420*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105420*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35141:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30ab89 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30ab89; op2val:0x0;
op3val:0xd7fffff; valaddr_reg:x3; val_offset:105423*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105423*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35142:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2800000; valaddr_reg:x3; val_offset:105426*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105426*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35143:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2800001; valaddr_reg:x3; val_offset:105429*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105429*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35144:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2800003; valaddr_reg:x3; val_offset:105432*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105432*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35145:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2800007; valaddr_reg:x3; val_offset:105435*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105435*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35146:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa280000f; valaddr_reg:x3; val_offset:105438*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105438*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35147:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa280001f; valaddr_reg:x3; val_offset:105441*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105441*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35148:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa280003f; valaddr_reg:x3; val_offset:105444*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105444*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35149:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa280007f; valaddr_reg:x3; val_offset:105447*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105447*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35150:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa28000ff; valaddr_reg:x3; val_offset:105450*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105450*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35151:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa28001ff; valaddr_reg:x3; val_offset:105453*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105453*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35152:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa28003ff; valaddr_reg:x3; val_offset:105456*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105456*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35153:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa28007ff; valaddr_reg:x3; val_offset:105459*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105459*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35154:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2800fff; valaddr_reg:x3; val_offset:105462*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105462*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35155:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2801fff; valaddr_reg:x3; val_offset:105465*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105465*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35156:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2803fff; valaddr_reg:x3; val_offset:105468*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105468*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35157:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2807fff; valaddr_reg:x3; val_offset:105471*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105471*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35158:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa280ffff; valaddr_reg:x3; val_offset:105474*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105474*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35159:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa281ffff; valaddr_reg:x3; val_offset:105477*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105477*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35160:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa283ffff; valaddr_reg:x3; val_offset:105480*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105480*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35161:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa287ffff; valaddr_reg:x3; val_offset:105483*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105483*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35162:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa28fffff; valaddr_reg:x3; val_offset:105486*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105486*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35163:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa29fffff; valaddr_reg:x3; val_offset:105489*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105489*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35164:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2bfffff; valaddr_reg:x3; val_offset:105492*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105492*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35165:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2c00000; valaddr_reg:x3; val_offset:105495*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105495*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35166:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2e00000; valaddr_reg:x3; val_offset:105498*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105498*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35167:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2f00000; valaddr_reg:x3; val_offset:105501*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105501*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35168:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2f80000; valaddr_reg:x3; val_offset:105504*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105504*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35169:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fc0000; valaddr_reg:x3; val_offset:105507*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105507*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35170:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fe0000; valaddr_reg:x3; val_offset:105510*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105510*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35171:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2ff0000; valaddr_reg:x3; val_offset:105513*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105513*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35172:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2ff8000; valaddr_reg:x3; val_offset:105516*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105516*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35173:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2ffc000; valaddr_reg:x3; val_offset:105519*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105519*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35174:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2ffe000; valaddr_reg:x3; val_offset:105522*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105522*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35175:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fff000; valaddr_reg:x3; val_offset:105525*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105525*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35176:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fff800; valaddr_reg:x3; val_offset:105528*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105528*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35177:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fffc00; valaddr_reg:x3; val_offset:105531*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105531*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35178:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fffe00; valaddr_reg:x3; val_offset:105534*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105534*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35179:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2ffff00; valaddr_reg:x3; val_offset:105537*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105537*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35180:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2ffff80; valaddr_reg:x3; val_offset:105540*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105540*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35181:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2ffffc0; valaddr_reg:x3; val_offset:105543*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105543*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35182:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2ffffe0; valaddr_reg:x3; val_offset:105546*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105546*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35183:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fffff0; valaddr_reg:x3; val_offset:105549*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105549*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35184:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fffff8; valaddr_reg:x3; val_offset:105552*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105552*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35185:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fffffc; valaddr_reg:x3; val_offset:105555*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105555*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35186:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2fffffe; valaddr_reg:x3; val_offset:105558*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105558*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35187:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x45 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xa2ffffff; valaddr_reg:x3; val_offset:105561*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105561*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35188:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbf800001; valaddr_reg:x3; val_offset:105564*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105564*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35189:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbf800003; valaddr_reg:x3; val_offset:105567*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105567*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35190:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbf800007; valaddr_reg:x3; val_offset:105570*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105570*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35191:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbf999999; valaddr_reg:x3; val_offset:105573*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105573*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35192:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:105576*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105576*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35193:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:105579*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105579*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35194:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:105582*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105582*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35195:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:105585*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105585*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35196:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:105588*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105588*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35197:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:105591*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105591*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35198:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:105594*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105594*0 + 3*274*FLEN/8, x4, x1, x2)

inst_35199:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30c1f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e5891 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30c1f0; op2val:0x802e5891;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:105597*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105597*0 + 3*274*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2133843076,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388480,32,FLEN)
NAN_BOXED(2133843076,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388544,32,FLEN)
NAN_BOXED(2133843076,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388576,32,FLEN)
NAN_BOXED(2133843076,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388592,32,FLEN)
NAN_BOXED(2133843076,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2133843076,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2133843076,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2133843076,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388607,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103808,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103809,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103811,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103815,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103823,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103839,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103871,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103935,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104063,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104319,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104831,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218105855,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218107903,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218111999,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218120191,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218136575,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218169343,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218234879,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218365951,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218628095,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(219152383,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(220200959,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298111,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298112,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(224395264,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225443840,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225968128,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226230272,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226361344,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226426880,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226459648,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226476032,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226484224,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226488320,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226490368,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491392,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491904,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492160,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492288,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492352,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492384,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492400,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492408,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492412,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492414,32,FLEN)
NAN_BOXED(2133896073,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492415,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726297600,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726297601,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726297603,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726297607,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726297615,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726297631,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726297663,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726297727,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726297855,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726298111,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726298623,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726299647,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726301695,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726305791,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726313983,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726330367,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726363135,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726428671,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726559743,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2726821887,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2727346175,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2728394751,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2730491903,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2730491904,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2732589056,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2733637632,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734161920,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734424064,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734555136,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734620672,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734653440,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734669824,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734678016,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734682112,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734684160,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734685184,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734685696,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734685952,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734686080,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734686144,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734686176,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734686192,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734686200,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734686204,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734686206,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(2734686207,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133901808,32,FLEN)
NAN_BOXED(2150520977,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
