<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p198" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_198{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t2_198{left:110px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_198{left:138px;bottom:272px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t4_198{left:200px;bottom:273px;letter-spacing:-0.19px;}
#t5_198{left:261px;bottom:272px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t6_198{left:137px;bottom:254px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t7_198{left:137px;bottom:236px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t8_198{left:137px;bottom:217px;letter-spacing:0.09px;word-spacing:-0.15px;}
#t9_198{left:256px;bottom:218px;letter-spacing:-0.15px;}
#ta_198{left:297px;bottom:217px;letter-spacing:0.09px;word-spacing:-0.19px;}
#tb_198{left:137px;bottom:199px;letter-spacing:0.11px;}
#tc_198{left:137px;bottom:162px;letter-spacing:0.11px;word-spacing:0.01px;}
#td_198{left:650px;bottom:163px;letter-spacing:-0.19px;}
#te_198{left:711px;bottom:162px;letter-spacing:0.07px;word-spacing:0.01px;}
#tf_198{left:137px;bottom:144px;letter-spacing:0.1px;word-spacing:-0.04px;}
#tg_198{left:328px;bottom:1049px;letter-spacing:0.11px;word-spacing:0.01px;}
#th_198{left:124px;bottom:1020px;letter-spacing:-0.12px;}
#ti_198{left:125px;bottom:1004px;letter-spacing:-0.16px;}
#tj_198{left:204px;bottom:1004px;letter-spacing:-0.16px;}
#tk_198{left:466px;bottom:1004px;letter-spacing:-0.14px;}
#tl_198{left:736px;bottom:1004px;letter-spacing:-0.15px;}
#tm_198{left:148px;bottom:966px;}
#tn_198{left:211px;bottom:976px;letter-spacing:-0.18px;}
#to_198{left:289px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tp_198{left:289px;bottom:959px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tq_198{left:519px;bottom:959px;letter-spacing:-0.16px;}
#tr_198{left:559px;bottom:957px;letter-spacing:-0.04px;}
#ts_198{left:609px;bottom:959px;letter-spacing:-0.09px;}
#tt_198{left:749px;bottom:976px;letter-spacing:-0.13px;}
#tu_198{left:148px;bottom:890px;}
#tv_198{left:202px;bottom:932px;letter-spacing:-0.17px;}
#tw_198{left:289px;bottom:932px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#tx_198{left:289px;bottom:916px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ty_198{left:289px;bottom:899px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#tz_198{left:289px;bottom:882px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t10_198{left:289px;bottom:865px;letter-spacing:-0.1px;word-spacing:-0.42px;}
#t11_198{left:289px;bottom:848px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_198{left:749px;bottom:932px;letter-spacing:-0.13px;}
#t13_198{left:148px;bottom:815px;}
#t14_198{left:229px;bottom:824px;letter-spacing:-0.17px;}
#t15_198{left:289px;bottom:824px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_198{left:289px;bottom:807px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t17_198{left:337px;bottom:807px;letter-spacing:-0.15px;}
#t18_198{left:377px;bottom:807px;letter-spacing:-0.2px;}
#t19_198{left:749px;bottom:824px;letter-spacing:-0.13px;}
#t1a_198{left:148px;bottom:711px;}
#t1b_198{left:219px;bottom:783px;letter-spacing:-0.16px;}
#t1c_198{left:289px;bottom:783px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_198{left:289px;bottom:766px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1e_198{left:749px;bottom:783px;letter-spacing:-0.13px;}
#t1f_198{left:148px;bottom:590px;}
#t1g_198{left:217px;bottom:616px;letter-spacing:-0.12px;}
#t1h_198{left:289px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.11px;}
#t1i_198{left:469px;bottom:616px;letter-spacing:-0.14px;}
#t1j_198{left:488px;bottom:616px;letter-spacing:-0.09px;word-spacing:-0.13px;}
#t1k_198{left:548px;bottom:616px;letter-spacing:-0.12px;}
#t1l_198{left:596px;bottom:616px;letter-spacing:-0.13px;word-spacing:-0.1px;}
#t1m_198{left:701px;bottom:616px;letter-spacing:-0.14px;}
#t1n_198{left:289px;bottom:599px;letter-spacing:-0.1px;word-spacing:0.06px;}
#t1o_198{left:349px;bottom:599px;letter-spacing:-0.14px;}
#t1p_198{left:401px;bottom:599px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1q_198{left:732px;bottom:616px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1r_198{left:729px;bottom:599px;letter-spacing:-0.11px;}
#t1s_198{left:777px;bottom:599px;letter-spacing:-0.08px;}
#t1t_198{left:732px;bottom:582px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1u_198{left:744px;bottom:565px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1v_198{left:148px;bottom:505px;}
#t1w_198{left:225px;bottom:541px;letter-spacing:-0.18px;}
#t1x_198{left:289px;bottom:541px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_198{left:289px;bottom:524px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1z_198{left:289px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t20_198{left:289px;bottom:491px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#t21_198{left:289px;bottom:474px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t22_198{left:483px;bottom:474px;letter-spacing:-0.17px;}
#t23_198{left:541px;bottom:472px;letter-spacing:-0.04px;}
#t24_198{left:561px;bottom:474px;}
#t25_198{left:749px;bottom:541px;letter-spacing:-0.11px;}
#t26_198{left:744px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t27_198{left:139px;bottom:438px;letter-spacing:-0.14px;}
#t28_198{left:289px;bottom:447px;letter-spacing:-0.1px;}
#t29_198{left:289px;bottom:430px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t2a_198{left:749px;bottom:447px;letter-spacing:-0.11px;}
#t2b_198{left:144px;bottom:380px;letter-spacing:-0.13px;}
#t2c_198{left:225px;bottom:406px;letter-spacing:-0.18px;}
#t2d_198{left:289px;bottom:406px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_198{left:289px;bottom:389px;letter-spacing:-0.14px;}
#t2f_198{left:354px;bottom:389px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t2g_198{left:289px;bottom:372px;letter-spacing:-0.14px;}
#t2h_198{left:353px;bottom:372px;letter-spacing:-0.1px;word-spacing:-0.56px;}
#t2i_198{left:289px;bottom:355px;letter-spacing:-0.1px;}
#t2j_198{left:309px;bottom:355px;letter-spacing:-0.14px;}
#t2k_198{left:374px;bottom:355px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t2l_198{left:733px;bottom:406px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t2m_198{left:731px;bottom:389px;letter-spacing:-0.14px;}
#t2n_198{left:796px;bottom:389px;letter-spacing:-0.1px;}
#t2o_198{left:737px;bottom:372px;letter-spacing:-0.1px;word-spacing:0.06px;}
#t2p_198{left:754px;bottom:355px;letter-spacing:-0.13px;}
#t2q_198{left:135px;bottom:322px;letter-spacing:-0.12px;}
#t2r_198{left:289px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t2s_198{left:289px;bottom:314px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2t_198{left:751px;bottom:331px;letter-spacing:-0.11px;}
#t2u_198{left:321px;bottom:738px;letter-spacing:-0.25px;word-spacing:0.14px;}
#t2v_198{left:521px;bottom:738px;letter-spacing:-0.15px;}
#t2w_198{left:360px;bottom:713px;}
#t2x_198{left:414px;bottom:713px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2y_198{left:360px;bottom:692px;}
#t2z_198{left:414px;bottom:692px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t30_198{left:360px;bottom:670px;}
#t31_198{left:414px;bottom:670px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t32_198{left:491px;bottom:649px;letter-spacing:-0.08px;}

.s1_198{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s2_198{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s3_198{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s4_198{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s5_198{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s6_198{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s7_198{font-size:11px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_198{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_198{font-size:14px;font-family:CourierStd-Oblique_pl;color:#000;}
.sa_198{font-size:11px;font-family:CourierStd-Oblique_pl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts198" type="text/css" >

@font-face {
	font-family: CourierStd-Oblique_pl;
	src: url("fonts/CourierStd-Oblique_pl.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg198Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg198" style="-webkit-user-select: none;"><object width="935" height="1210" data="198/198.svg" type="image/svg+xml" id="pdf198" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_198" class="t s1_198">198 </span><span id="t2_198" class="t s1_198">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span>
<span id="t3_198" class="t s2_198">Using the </span><span id="t4_198" class="t s3_198">HWREna </span><span id="t5_198" class="t s2_198">register, privileged software may select which of the hardware registers are accessible via the </span>
<span id="t6_198" class="t s2_198">RDHWR instruction. In doing so, a register may be virtualized at the cost of handling a Reserved Instruction Excep- </span>
<span id="t7_198" class="t s2_198">tion, interpreting the instruction, and returning the virtualized value. For example, if it is not desirable to provide </span>
<span id="t8_198" class="t s2_198">direct access to the </span><span id="t9_198" class="t s3_198">Count </span><span id="ta_198" class="t s2_198">register, access to that register may be individually disabled and the return value can be vir- </span>
<span id="tb_198" class="t s2_198">tualized by the operating system. </span>
<span id="tc_198" class="t s2_198">Software may determine which registers are implemented by writing all ones to the </span><span id="td_198" class="t s3_198">HWREna </span><span id="te_198" class="t s2_198">register, then reading </span>
<span id="tf_198" class="t s2_198">the value back. If a bit reads back as a one, the processor implements that hardware register. </span>
<span id="tg_198" class="t s4_198">Table 9.42 RDHWR Register Numbers </span>
<span id="th_198" class="t s5_198">Register </span>
<span id="ti_198" class="t s5_198">Number </span><span id="tj_198" class="t s5_198">Mnemonic </span><span id="tk_198" class="t s5_198">Description </span><span id="tl_198" class="t s5_198">Compliance </span>
<span id="tm_198" class="t s6_198">0 </span>
<span id="tn_198" class="t s6_198">CPUNum </span><span id="to_198" class="t s6_198">Number of the CPU on which the program is currently running. This register </span>
<span id="tp_198" class="t s6_198">provides read access to the coprocessor 0 </span><span id="tq_198" class="t s3_198">EBase </span>
<span id="tr_198" class="t s7_198">CPUNum </span>
<span id="ts_198" class="t s6_198">field. </span>
<span id="tt_198" class="t s6_198">Required </span>
<span id="tu_198" class="t s6_198">1 </span>
<span id="tv_198" class="t s6_198">SYNCI_Step </span><span id="tw_198" class="t s6_198">Address step size to be used with the SYNCI instruction. See that instruction’s </span>
<span id="tx_198" class="t s6_198">description for the use of this value. In the typical implementation, this value </span>
<span id="ty_198" class="t s6_198">should be zero if there are no caches in the system which must be synchronize </span>
<span id="tz_198" class="t s6_198">(either because there are no caches, or because the instruction cache tracks </span>
<span id="t10_198" class="t s6_198">writes to the data cache). In other cases, the return value should be the smallest </span>
<span id="t11_198" class="t s6_198">line size of the caches that must be synchronize. </span>
<span id="t12_198" class="t s6_198">Required </span>
<span id="t13_198" class="t s6_198">2 </span>
<span id="t14_198" class="t s6_198">CC </span><span id="t15_198" class="t s6_198">High-resolution cycle counter. This register provides read access to the copro- </span>
<span id="t16_198" class="t s6_198">cessor 0 </span><span id="t17_198" class="t s3_198">Count </span><span id="t18_198" class="t s6_198">Register. </span>
<span id="t19_198" class="t s6_198">Required </span>
<span id="t1a_198" class="t s6_198">3 </span>
<span id="t1b_198" class="t s6_198">CCRes </span><span id="t1c_198" class="t s6_198">Resolution of the CC register. This value denotes the number of cycles </span>
<span id="t1d_198" class="t s6_198">between update of the register. For example: </span>
<span id="t1e_198" class="t s6_198">Required </span>
<span id="t1f_198" class="t s6_198">4 </span>
<span id="t1g_198" class="t s6_198">PerfCnt </span><span id="t1h_198" class="t s6_198">Performance Counter Pair. Even </span><span id="t1i_198" class="t s8_198">sel </span><span id="t1j_198" class="t s6_198">selects the </span><span id="t1k_198" class="t s3_198">Control </span><span id="t1l_198" class="t s6_198">register, while odd </span><span id="t1m_198" class="t s8_198">sel </span>
<span id="t1n_198" class="t s6_198">selects the </span><span id="t1o_198" class="t s3_198">Counter </span><span id="t1p_198" class="t s6_198">register in the pair. </span>
<span id="t1q_198" class="t s6_198">Required if any </span>
<span id="t1r_198" class="t s3_198">PerfCnt </span><span id="t1s_198" class="t s6_198">register </span>
<span id="t1t_198" class="t s6_198">is implemented </span>
<span id="t1u_198" class="t s6_198">(Release 6) </span>
<span id="t1v_198" class="t s6_198">5 </span>
<span id="t1w_198" class="t s6_198">XNP </span><span id="t1x_198" class="t s6_198">Indicates support for Release 6 Double-Width LLX/SCX family of instruc- </span>
<span id="t1y_198" class="t s6_198">tions. If set to 1, then LLX/SCX family of instructions is not present, other- </span>
<span id="t1z_198" class="t s6_198">wise present in the implementation. In absence of hardware support for </span>
<span id="t20_198" class="t s6_198">double-width or extended atomics, user software may emulate the instruction’s </span>
<span id="t21_198" class="t s6_198">behavior through other means. See </span><span id="t22_198" class="t s9_198">Config5 </span>
<span id="t23_198" class="t sa_198">XNP </span>
<span id="t24_198" class="t s9_198">. </span>
<span id="t25_198" class="t s6_198">Required </span>
<span id="t26_198" class="t s6_198">(Release 6) </span>
<span id="t27_198" class="t s6_198">6-28 </span>
<span id="t28_198" class="t s6_198">These registers numbers are reserved for future architecture use. Access </span>
<span id="t29_198" class="t s6_198">results in a Reserved Instruction Exception. </span>
<span id="t2a_198" class="t s6_198">Reserved </span>
<span id="t2b_198" class="t s6_198">29 </span>
<span id="t2c_198" class="t s6_198">ULR </span><span id="t2d_198" class="t s6_198">User Local Register. This register provides read access to the coprocessor 0 </span>
<span id="t2e_198" class="t s3_198">UserLocal </span><span id="t2f_198" class="t s6_198">register, if it is implemented. In some operating environments, the </span>
<span id="t2g_198" class="t s3_198">UserLocal </span><span id="t2h_198" class="t s6_198">register is a pointer to a thread-specific storage block. In Release 6, </span>
<span id="t2i_198" class="t s6_198">the </span><span id="t2j_198" class="t s3_198">UserLocal </span><span id="t2k_198" class="t s6_198">register is required. </span>
<span id="t2l_198" class="t s6_198">Required if the </span>
<span id="t2m_198" class="t s3_198">UserLocal </span><span id="t2n_198" class="t s6_198">reg- </span>
<span id="t2o_198" class="t s6_198">ister is imple- </span>
<span id="t2p_198" class="t s6_198">mented </span>
<span id="t2q_198" class="t s6_198">30-31 </span>
<span id="t2r_198" class="t s6_198">These register numbers are reserved for implementation-dependent use. If they </span>
<span id="t2s_198" class="t s6_198">are not implemented, access results in a Reserved Instruction Exception. </span>
<span id="t2t_198" class="t s6_198">Optional </span>
<span id="t2u_198" class="t s5_198">CCRes Value </span><span id="t2v_198" class="t s5_198">Meaning </span>
<span id="t2w_198" class="t s6_198">1 </span><span id="t2x_198" class="t s6_198">CC register increments every CPU cycle </span>
<span id="t2y_198" class="t s6_198">2 </span><span id="t2z_198" class="t s6_198">CC register increments every second CPU cycle </span>
<span id="t30_198" class="t s6_198">3 </span><span id="t31_198" class="t s6_198">CC register increments every third CPU cycle </span>
<span id="t32_198" class="t s6_198">etc. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
