From e16a223ea73f0ec09b323e6b653a527b2a24287c Mon Sep 17 00:00:00 2001
From: "darshak.patel" <darshak.patel@einfochips.com>
Date: Thu, 10 Dec 2020 17:34:22 +0530
Subject: [PATCH 14/18] IMX8 THOR96: Enabled/Disable DSI_SW_SEL

1. Changed dsi panel realted changes
---
 .../freescale/imx8mq-thor96-dcss-rm67191.dts  | 15 ++------
 .../freescale/imx8mq-thor96-dual-display.dts  |  5 +++
 drivers/gpu/drm/bridge/nwl-dsi/nwl-drv.c      | 34 +++++++++++++++++++
 3 files changed, 41 insertions(+), 13 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mq-thor96-dcss-rm67191.dts b/arch/arm64/boot/dts/freescale/imx8mq-thor96-dcss-rm67191.dts
index 807a8b796931..4d0b5eb28cbc 100644
--- a/arch/arm64/boot/dts/freescale/imx8mq-thor96-dcss-rm67191.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mq-thor96-dcss-rm67191.dts
@@ -52,9 +52,6 @@
	panel@0 {
		compatible = "raydium,rm67191";
		reg = <0>;
-		pinctrl-0 = <&pinctrl_mipi_dsi_en>;
-		pinctrl-names = "default";
-		reset-gpios = <&gpio5 6 GPIO_ACTIVE_LOW>;
		dsi-lanes = <4>;
		video-mode = <2>;
		width-mm = <68>;
@@ -90,14 +87,6 @@
	status = "okay";
 };

-&iomuxc {
-	pinctrl_mipi_dsi_en: mipi_dsi_en {
-		fsl,pins = <
-			MX8MQ_IOMUXC_ECSPI1_SCLK_GPIO5_IO6	0x16
-		>;
-	};
-};
-
-&synaptics_dsx_ts {
-	status = "okay";
+&mipi_dsi {
+	Mezzanine_DSI;
 };
diff --git a/arch/arm64/boot/dts/freescale/imx8mq-thor96-dual-display.dts b/arch/arm64/boot/dts/freescale/imx8mq-thor96-dual-display.dts
index 2ad017233eca..31716dafda48 100644
--- a/arch/arm64/boot/dts/freescale/imx8mq-thor96-dual-display.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mq-thor96-dual-display.dts
@@ -22,3 +22,8 @@
 &hdmi {
	status = "okay";
 };
+
+&mipi_dsi {
+      Dual_disp;
+      /delete-node/ Mezzanine_DSI;
+};
diff --git a/drivers/gpu/drm/bridge/nwl-dsi/nwl-drv.c b/drivers/gpu/drm/bridge/nwl-dsi/nwl-drv.c
index 83686220e473..4a3a42523618 100644
--- a/drivers/gpu/drm/bridge/nwl-dsi/nwl-drv.c
+++ b/drivers/gpu/drm/bridge/nwl-dsi/nwl-drv.c
@@ -26,12 +26,19 @@
 #include <drm/drm_print.h>
 #include <drm/drm_probe_helper.h>

+#include <linux/delay.h>
+#include <linux/gpio.h>

 #include "nwl-drv.h"
 #include "nwl-dsi.h"

 #define DRV_NAME "nwl-dsi"

+/*MIPI switch gpio*/
+#define IMX8HMI_MIPI_DSI_SW_GPIO        68
+#define MEZANINE_EN             	1
+#define MEZANINE_DIS                	0
+
 /* Possible platform specific clocks */
 #define NWL_DSI_CLK_CORE	"core"
 #define NWL_DSI_CLK_BYPASS	"bypass"
@@ -1184,6 +1191,8 @@ static int nwl_dsi_probe(struct platform_device *pdev)
	const struct of_device_id *of_id = of_match_device(nwl_dsi_dt_ids, dev);
	const struct soc_device_attribute *attr;
	struct nwl_dsi *dsi;
+	uint8_t mipi_sw_en_status = MEZANINE_DIS;
+	unsigned int dsi_sw_sel = IMX8HMI_MIPI_DSI_SW_GPIO ;
	int ret;

	if (!of_id || !of_id->data)
@@ -1213,6 +1222,31 @@ static int nwl_dsi_probe(struct platform_device *pdev)
		return ret;
	}

+	/* Default status of Mezzanine DSI : Disabled */
+	if (of_property_read_bool(dev->of_node, "Mezzanine_DSI")) {
+	        mipi_sw_en_status = MEZANINE_EN;
+	        printk("Mezzanine DSI enabled \n");
+	}
+	else {
+	        printk("Mezzanine DSI disabled \n");
+	}
+
+	printk("dsi_sw_sel gpio val %d \n",dsi_sw_sel);
+	if (!gpio_is_valid(dsi_sw_sel)) {
+	        printk("invalid dsi_sw_sel gpio, cannot switch mipi sw\n");
+	        return -ENODEV;
+	}
+
+	ret = gpio_request(dsi_sw_sel, "mipi_switch");
+	if (ret < 0) {
+	        printk("request dsi_sw_sel failed, cannot switch mipi sw: %d\n",
+	                ret);
+	        return ret;
+	}
+
+	gpio_direction_output(dsi_sw_sel, mipi_sw_en_status);
+	gpio_set_value(dsi_sw_sel, mipi_sw_en_status);
+
	dsi->dsi_host.ops = &nwl_dsi_host_ops;
	dsi->dsi_host.dev = dev;
	ret = mipi_dsi_host_register(&dsi->dsi_host);
--
2.17.1
