$date
	Fri Feb 26 11:33:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_fsm_test_dw $end
$var wire 1 ! o_done $end
$var reg 1 " clk $end
$var reg 1 # i_done $end
$var reg 1 $ i_run $end
$var reg 1 % reset_n $end
$scope module u_fsm_dw $end
$var wire 1 " clk $end
$var wire 1 # i_done $end
$var wire 1 $ i_run $end
$var wire 1 % reset_n $end
$var reg 2 & c_state [1:0] $end
$var reg 2 ' n_state [1:0] $end
$var reg 1 ! o_done $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
1%
0$
0#
0"
x!
$end
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
b0 '
b0 &
0"
0%
#105
1"
#110
0"
1%
#115
1"
#120
0"
#125
b1 &
1$
1"
#130
0"
#135
0$
1"
#140
0"
#145
1!
b10 &
1#
1"
#150
0"
#155
b0 &
0#
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
