// Seed: 4024569131
module module_0 (
    output uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input tri0 id_2
    , id_25,
    input wor id_3,
    output tri1 id_4,
    input logic id_5,
    output uwire id_6,
    output uwire id_7,
    input wire id_8,
    output wand id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input wand id_13,
    output tri0 id_14,
    output tri1 id_15,
    output wire id_16,
    output uwire id_17,
    output tri id_18,
    input wand id_19,
    input wire id_20,
    output uwire id_21,
    input uwire id_22,
    output wand id_23
);
  always @(posedge 1'b0) id_1 <= id_5;
  module_0(
      id_18, id_20, id_3, id_19
  );
endmodule
