-- -------------------------------------------------------------
-- 
-- File Name: hdlsrc\IIR_Filter\Bandpass_Filter.vhd
-- Created: 2023-04-04 15:00:50
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 0.02322
-- Target subsystem base rate: 0.02322
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        0.02322
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- Out_rsvd                      ce_out        0.02322
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Bandpass_Filter
-- Source Path: IIR_Filter/Bandpass Filter
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.Bandpass_Filter_pkg.ALL;

ENTITY Bandpass_Filter IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        In_rsvd                           :   IN    vector_of_std_logic_vector16(0 TO 1023);  -- sfix16_En14 [1024]
        ce_out                            :   OUT   std_logic;
        Out_rsvd                          :   OUT   vector_of_std_logic_vector16(0 TO 1023)  -- sfix16_En14 [1024]
        );
END Bandpass_Filter;


ARCHITECTURE rtl OF Bandpass_Filter IS

  -- Component Declarations
  COMPONENT Generated_Filter_Block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          Generated_Filter_Block_in       :   IN    vector_of_std_logic_vector16(0 TO 1023);  -- sfix16_En14 [1024]
          Generated_Filter_Block_out      :   OUT   vector_of_std_logic_vector16(0 TO 1023)  -- sfix16_En14 [1024]
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Generated_Filter_Block
    USE ENTITY work.Generated_Filter_Block(rtl);

  -- Signals
  SIGNAL Generated_Filter_Block_out1      : vector_of_std_logic_vector16(0 TO 1023);  -- ufix16 [1024]

BEGIN
  u_Generated_Filter_Block : Generated_Filter_Block
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              Generated_Filter_Block_in => In_rsvd,  -- sfix16_En14 [1024]
              Generated_Filter_Block_out => Generated_Filter_Block_out1  -- sfix16_En14 [1024]
              );

  ce_out <= clk_enable;

  Out_rsvd <= Generated_Filter_Block_out1;

END rtl;

