#TARGET_NAMES += inlet=Rsend+outlet=Iprobe_c\:\:IrOiDuct
#TARGET_NAMES += inlet=DequeIsend+outlet=Iprobe_c\:\:IdiOiDuct
#TARGET_NAMES += inlet=DequeIrsend+outlet=Iprobe_c\:\:IdirOiDuct
#TARGET_NAMES += inlet=DequeIrsend+outlet=Iprobe_c\:\:IdirOiDuct

TO_ROOT := $(shell git rev-parse --show-cdup)

include $(TO_ROOT)/microbenchmarks/MaketemplateMultiproc
