module color_xy(input logic clk, reset,
				    input logic [9:0] x, y
					 input logic [1:0] cuadrante);
					 
			always_ff @(posedge clk, posedge reset)
				if (reset)
						r <= 0;
				else
						salida <= entrada+1;
					
			
endmodule
