

================================================================
== Vivado HLS Report for 'c_sum'
================================================================
* Date:           Sat Dec  8 21:20:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hlsProject
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.263|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1080|  1080|  1080|  1080|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    70|    70|        14|          -|          -|     5|    no    |
        | + Loop 1.1      |    12|    12|         2|          -|          -|     6|    no    |
        |- Loop 2         |  1008|  1008|       252|          -|          -|     4|    no    |
        | + Loop 2.1      |   250|   250|        50|          -|          -|     5|    no    |
        |  ++ Loop 2.1.1  |    48|    48|         8|          -|          -|     6|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    227|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    205|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    158|
|Register         |        -|      -|     205|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     410|    590|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |lenetSynthMatlab_bkb_U5  |lenetSynthMatlab_bkb  |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_k_13_fu_190_p2     |     +    |      0|  0|  12|           3|           1|
    |b_k_14_fu_264_p2     |     +    |      0|  0|  12|           3|           1|
    |c_k_2_fu_323_p2      |     +    |      0|  0|  12|           3|           1|
    |k_29_fu_144_p2       |     +    |      0|  0|  12|           3|           1|
    |k_30_fu_216_p2       |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_304_p2       |     +    |      0|  0|  16|           9|           9|
    |tmp2_fu_329_p2       |     +    |      0|  0|  15|           6|           5|
    |tmp_148_fu_196_p2    |     +    |      0|  0|  15|           7|           7|
    |tmp_151_fu_339_p2    |     +    |      0|  0|  16|           9|           9|
    |tmp_153_fu_349_p2    |     +    |      0|  0|  15|           7|           7|
    |tmp_150_fu_294_p2    |     -    |      0|  0|  15|           7|           7|
    |tmp_fu_174_p2        |     -    |      0|  0|  15|           7|           7|
    |tmp_s_fu_248_p2      |     -    |      0|  0|  15|           8|           8|
    |exitcond1_fu_258_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_210_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_184_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_138_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_317_p2   |   icmp   |      0|  0|   9|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 227|          90|          80|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  62|         15|    1|         15|
    |b_k_1_reg_112  |   9|          2|    3|          6|
    |b_k_reg_90     |   9|          2|    3|          6|
    |c_k_reg_123    |   9|          2|    3|          6|
    |k_1_reg_101    |   9|          2|    3|          6|
    |k_reg_79       |   9|          2|    3|          6|
    |x_address0     |  15|          3|    8|         24|
    |y_address0     |  21|          4|    5|         20|
    |y_d0           |  15|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 158|         35|   61|        185|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  14|   0|   14|          0|
    |b_k_13_reg_379    |   3|   0|    3|          0|
    |b_k_14_reg_410    |   3|   0|    3|          0|
    |b_k_1_reg_112     |   3|   0|    3|          0|
    |b_k_reg_90        |   3|   0|    3|          0|
    |c_k_2_reg_428     |   3|   0|    3|          0|
    |c_k_reg_123       |   3|   0|    3|          0|
    |k_1_reg_101       |   3|   0|    3|          0|
    |k_29_reg_366      |   3|   0|    3|          0|
    |k_30_reg_397      |   3|   0|    3|          0|
    |k_reg_79          |   3|   0|    3|          0|
    |tmp1_reg_420      |   8|   0|    9|          1|
    |tmp_149_reg_384   |  32|   0|   64|         32|
    |tmp_150_reg_415   |   6|   0|    7|          1|
    |tmp_155_reg_453   |  32|   0|   32|          0|
    |tmp_cast_reg_402  |   8|   0|    9|          1|
    |tmp_reg_371       |   6|   0|    7|          1|
    |x_load_5_reg_443  |  32|   0|   32|          0|
    |y_addr_5_reg_438  |   5|   0|    5|          0|
    |y_load_reg_448    |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 205|   0|  241|         36|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     c_sum    | return value |
|x_address0  | out |    8|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_q0        |  in |   32|  ap_memory |       x      |     array    |
|y_address0  | out |    5|  ap_memory |       y      |     array    |
|y_ce0       | out |    1|  ap_memory |       y      |     array    |
|y_we0       | out |    1|  ap_memory |       y      |     array    |
|y_d0        | out |   32|  ap_memory |       y      |     array    |
|y_q0        |  in |   32|  ap_memory |       y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

