{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7231, "design__instance__area": 108208, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 8, "power__internal__total": 0.009058109484612942, "power__switching__total": 0.004844398703426123, "power__leakage__total": 1.7514482806291198e-06, "power__total": 0.013904259540140629, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.309615, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.309615, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.573231, "timing__setup__ws__corner:nom_tt_025C_5v00": 49.947796, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.573231, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 150, "design__max_cap_violation__count": 13, "clock__skew__worst_hold": 0.567314, "clock__skew__worst_setup": 0.195832, "timing__hold__ws": 0.256776, "timing__setup__ws": 41.01384, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.256776, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.517933, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 546.65 564.57", "design__core__bbox": "6.72 15.68 539.84 548.8", "design__io": 77, "design__die__area": 308622, "design__core__area": 284217, "design__instance__count__stdcell": 7231, "design__instance__area__stdcell": 108208, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.380723, "design__instance__utilization__stdcell": 0.380723, "floorplan__design__io": 75, "design__io__hpwl": 25939328, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 32707.4, "design__instance__displacement__mean": 4.523, "design__instance__displacement__max": 90.16, "route__wirelength__estimated": 142325, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3478, "route__net__special": 2, "route__drc_errors__iter:1": 1797, "route__wirelength__iter:1": 172886, "route__drc_errors__iter:2": 217, "route__wirelength__iter:2": 171102, "route__drc_errors__iter:3": 169, "route__wirelength__iter:3": 170780, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 170737, "route__drc_errors": 0, "route__wirelength": 170737, "route__vias": 25794, "route__vias__singlecut": 25794, "route__vias__multicut": 0, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 150, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.556415, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.556415, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.284239, "timing__setup__ws__corner:nom_ss_125C_4v50": 41.415627, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.284239, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.879822, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 150, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.199685, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.199685, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.258671, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.708485, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.258671, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.30378, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.30378, "timing__hold__ws__corner:min_tt_025C_5v00": 0.570391, "timing__setup__ws__corner:min_tt_025C_5v00": 50.143585, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.570391, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 150, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.546202, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.546202, "timing__hold__ws__corner:min_ss_125C_4v50": 1.279303, "timing__setup__ws__corner:min_ss_125C_4v50": 41.755028, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.279303, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.183704, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 150, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 5, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.195832, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.195832, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.256776, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.835514, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.256776, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 150, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.316209, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.316209, "timing__hold__ws__corner:max_tt_025C_5v00": 0.576629, "timing__setup__ws__corner:max_tt_025C_5v00": 49.714828, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.576629, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 150, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.567314, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.567314, "timing__hold__ws__corner:max_ss_125C_4v50": 1.290241, "timing__setup__ws__corner:max_ss_125C_4v50": 41.01384, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.290241, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.517933, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 150, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.204253, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.204253, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.260975, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.556744, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.260975, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99833, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.000197777, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00166708, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00148716, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0001954, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00148716, "ir__voltage__worst": 5, "ir__drop__avg": 0.000198, "ir__drop__worst": 0.00167, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}