<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='588' ll='591' type='iterator_range&lt;llvm::MachineInstr::const_mop_iterator&gt; llvm::MachineInstr::explicit_operands() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='596' u='c' c='_ZNK4llvm12MachineInstr17implicit_operandsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='207' u='c' c='_ZNK12_GLOBAL__N_117AMDGPUMCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='378' u='c' c='_ZNK12_GLOBAL__N_115R600MCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='71' u='c' c='_ZNK12_GLOBAL__N_115SIPostRABundler15isDependentLoadERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='375' u='c' c='_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMCInstLower.cpp' l='153' u='c' c='_ZL31lowerRISCVVMachineInstrToMCInstPKN4llvm12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='132' u='c' c='_ZL20usesExtendedRegisterRKN4llvm12MachineInstrE'/>
