==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 106.383 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.c' ... 
ERROR: [HLS 207-814] "AP data type can only be used in C++" (Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_decl.h:47:2)
ERROR: [HLS 207-814] "C++ is required to include this header file" (Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_int_base.h:16:2)
ERROR: [HLS 207-814] "C++ is required to include this header file" (Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_int_ref.h:16:2)
ERROR: [HLS 207-814] "C++ is required to include this header file" (Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:25:2)
ERROR: [HLS 207-814] "C++ is required to include this header file" (Z:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_ref.h:16:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 108.129 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
ERROR: [HLS 207-3801] unknown type name 's' (HLS_Code/array_add.cpp:14:2)
ERROR: [HLS 207-1228] expected unqualified-id (HLS_Code/array_add.cpp:14:3)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.415 seconds; current allocated memory: 0.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 107.848 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.543 seconds; current allocated memory: 109.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:11:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (HLS_Code/array_add.cpp:11:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.81 seconds; current allocated memory: 109.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 109.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 113.711 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 114.922 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 135.254 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 135.266 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_5', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_7', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 135.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 135.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 136.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 142.770 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.915 seconds; current allocated memory: 146.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.873 seconds; current allocated memory: 38.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_Exports
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_Exports 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_Exports 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Baron/Documents/Grad_School/EE_278/HLS_Exports/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.282 seconds; current allocated memory: 6.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_Exports
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_Exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 106.922 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
WARNING: [HLS 207-5558] unexpected pragma parameter 'direction' (HLS_Code/array_add.cpp:8:43)
WARNING: [HLS 207-5558] unexpected pragma parameter 'direction' (HLS_Code/array_add.cpp:9:43)
WARNING: [HLS 207-5558] unexpected pragma parameter 'direction' (HLS_Code/array_add.cpp:10:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.184 seconds; current allocated memory: 108.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:27:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_1' (HLS_Code/array_add.cpp:27:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.623 seconds; current allocated memory: 109.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 109.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 113.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 115.004 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 135.203 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 135.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_5', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_7', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 135.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 135.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 136.234 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 141.660 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.91 seconds; current allocated memory: 146.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.541 seconds; current allocated memory: 39.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Baron/Documents/Grad_School/EE_278/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.224 seconds; current allocated memory: 6.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Baron/Documents/Grad_School/EE_278/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.148 seconds; current allocated memory: 6.785 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.391 seconds; current allocated memory: 6.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 107.445 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
WARNING: [HLS 207-5558] unexpected pragma parameter 'direction' (HLS_Code/array_add.cpp:8:43)
WARNING: [HLS 207-5558] unexpected pragma parameter 'direction' (HLS_Code/array_add.cpp:9:43)
WARNING: [HLS 207-5558] unexpected pragma parameter 'direction' (HLS_Code/array_add.cpp:10:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.512 seconds; current allocated memory: 108.727 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:27:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_1' (HLS_Code/array_add.cpp:27:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.145 seconds; current allocated memory: 109.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 109.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 113.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 115.105 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 135.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_5', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_7', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 135.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 135.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 136.105 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 142.160 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.913 seconds; current allocated memory: 146.172 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.015 seconds; current allocated memory: 38.992 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 111.414 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.484 seconds; current allocated memory: 112.387 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:27:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_1' (HLS_Code/array_add.cpp:27:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'a' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'b' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'result' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.228 seconds; current allocated memory: 113.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 113.430 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 117.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 118.660 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 138.855 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 138.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_5', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_7', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 138.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 138.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 140.082 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 145.988 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.875 seconds; current allocated memory: 150.312 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.15 seconds; current allocated memory: 39.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 108.922 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.49 seconds; current allocated memory: 109.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:27:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_1' (HLS_Code/array_add.cpp:27:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'a' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'b' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'result' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.247 seconds; current allocated memory: 111.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 111.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 115.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 116.309 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 136.574 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 136.598 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_5', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_7', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 136.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 136.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 137.367 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 142.926 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.894 seconds; current allocated memory: 147.820 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.156 seconds; current allocated memory: 39.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 106.840 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.495 seconds; current allocated memory: 108.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:27:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_1' (HLS_Code/array_add.cpp:27:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'a' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'b' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'result' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.18 seconds; current allocated memory: 109.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 109.617 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 113.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 114.871 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 134.871 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 134.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_5', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_7', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 134.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 134.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 135.879 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 142.246 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.897 seconds; current allocated memory: 146.188 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.08 seconds; current allocated memory: 39.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 108.480 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.483 seconds; current allocated memory: 110.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'a' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'b' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'result' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.131 seconds; current allocated memory: 111.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 111.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 116.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 117.602 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (HLS_Code/array_add.cpp:27) in function 'array_add' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 138.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 138.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 138.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 138.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 139.262 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 144.707 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.832 seconds; current allocated memory: 148.645 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.617 seconds; current allocated memory: 40.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 107.781 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.511 seconds; current allocated memory: 108.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:27:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_1' (HLS_Code/array_add.cpp:27:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'a' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'b' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'result' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.269 seconds; current allocated memory: 110.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 110.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 114.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 115.391 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 135.520 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 135.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_5', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_7', HLS_Code/array_add.cpp:28) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 135.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 135.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 136.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 142.629 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.883 seconds; current allocated memory: 146.629 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.213 seconds; current allocated memory: 39.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 112.410 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.626 seconds; current allocated memory: 114.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:32:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_1' (HLS_Code/array_add.cpp:32:19) in function 'array_add' completely with a factor of 4 (HLS_Code/array_add.cpp:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'a' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'b' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'result' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.306 seconds; current allocated memory: 115.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 115.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 119.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 120.617 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 140.785 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 140.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:33) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 140.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 140.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 141.293 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 146.227 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.896 seconds; current allocated memory: 150.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.344 seconds; current allocated memory: 38.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 108.352 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.666 seconds; current allocated memory: 109.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (HLS_Code/array_add.cpp:33:19) in function 'array_add' completely with a factor of 4 (HLS_Code/array_add.cpp:13:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'a' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:13:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'b' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:13:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'result' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.286 seconds; current allocated memory: 111.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 111.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 115.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 116.750 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 136.578 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 136.602 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:34) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 136.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 136.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 137.492 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 143.098 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.884 seconds; current allocated memory: 146.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.391 seconds; current allocated memory: 38.715 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 108.734 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored (HLS_Code/array_add.cpp:14:9)
WARNING: [HLS 207-1017] unknown pragma ignored (HLS_Code/array_add.cpp:15:9)
WARNING: [HLS 207-1017] unknown pragma ignored (HLS_Code/array_add.cpp:16:9)
WARNING: [HLS 207-1017] unknown pragma ignored (HLS_Code/array_add.cpp:17:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.788 seconds; current allocated memory: 109.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (HLS_Code/array_add.cpp:33:19) in function 'array_add' completely with a factor of 4 (HLS_Code/array_add.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.428 seconds; current allocated memory: 111.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 111.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 115.195 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 116.406 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 136.766 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 136.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:34) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 136.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 136.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 137.250 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 142.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.918 seconds; current allocated memory: 146.812 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.359 seconds; current allocated memory: 38.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 107.930 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.706 seconds; current allocated memory: 109.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (HLS_Code/array_add.cpp:33:19) in function 'array_add' completely with a factor of 4 (HLS_Code/array_add.cpp:13:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'a' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:13:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'b' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:13:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'result' since this interface mode only supports scalar types (HLS_Code/array_add.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.392 seconds; current allocated memory: 110.203 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 110.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 114.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 115.543 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 135.785 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 135.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:34) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 135.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 135.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 136.223 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 141.695 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.893 seconds; current allocated memory: 145.797 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.183 seconds; current allocated memory: 37.996 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 107.715 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
WARNING: [HLS 207-5559] unexpected pragma argument 'axi_lite', expects ap_none/ap_vld/ap_ack/ap_hs/ap_ovld/ap_fifo/ap_memory/bram/axis/s_axilite/m_axi/ap_ctrl_none/ap_ctrl_hs/ap_ctrl_chain/ap_stable/ (HLS_Code/array_add.cpp:14:28)
WARNING: [HLS 207-5559] unexpected pragma argument 'axi_lite', expects ap_none/ap_vld/ap_ack/ap_hs/ap_ovld/ap_fifo/ap_memory/bram/axis/s_axilite/m_axi/ap_ctrl_none/ap_ctrl_hs/ap_ctrl_chain/ap_stable/ (HLS_Code/array_add.cpp:15:28)
WARNING: [HLS 207-5559] unexpected pragma argument 'axi_lite', expects ap_none/ap_vld/ap_ack/ap_hs/ap_ovld/ap_fifo/ap_memory/bram/axis/s_axilite/m_axi/ap_ctrl_none/ap_ctrl_hs/ap_ctrl_chain/ap_stable/ (HLS_Code/array_add.cpp:16:28)
WARNING: [HLS 207-5559] unexpected pragma argument 'axi_lite', expects ap_none/ap_vld/ap_ack/ap_hs/ap_ovld/ap_fifo/ap_memory/bram/axis/s_axilite/m_axi/ap_ctrl_none/ap_ctrl_hs/ap_ctrl_chain/ap_stable/ (HLS_Code/array_add.cpp:17:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.737 seconds; current allocated memory: 108.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (HLS_Code/array_add.cpp:33:19) in function 'array_add' completely with a factor of 4 (HLS_Code/array_add.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.296 seconds; current allocated memory: 109.910 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 109.910 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 114.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 115.309 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 135.781 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 135.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:34) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 135.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 135.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 136.031 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 141.074 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.917 seconds; current allocated memory: 145.934 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.127 seconds; current allocated memory: 38.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 107.820 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
WARNING: [HLS 207-5545] Invalid function level interface port in '#pragma HLS interface': expect 'return' (HLS_Code/array_add.cpp:14:46)
WARNING: [HLS 207-5545] Invalid function level interface port in '#pragma HLS interface': expect 'return' (HLS_Code/array_add.cpp:15:46)
WARNING: [HLS 207-5545] Invalid function level interface port in '#pragma HLS interface': expect 'return' (HLS_Code/array_add.cpp:16:46)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.826 seconds; current allocated memory: 109.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (HLS_Code/array_add.cpp:33:19) in function 'array_add' completely with a factor of 4 (HLS_Code/array_add.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.433 seconds; current allocated memory: 110.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 110.297 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 114.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 115.648 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.980 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 136.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:34) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 136.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 136.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 136.582 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 142.180 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.899 seconds; current allocated memory: 146.043 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.352 seconds; current allocated memory: 38.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 112.602 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.643 seconds; current allocated memory: 114.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.172 seconds; current allocated memory: 115.203 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 115.207 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 118.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'array_add' (HLS_Code/array_add.cpp:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 120.039 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 140.102 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 140.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 140.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 140.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'array_add/a' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'array_add/b' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'array_add/result' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 140.113 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 143.082 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.743 seconds; current allocated memory: 147.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.607 seconds; current allocated memory: 34.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 112.188 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
WARNING: [HLS 207-5558] unexpected pragma parameter 'direction' (HLS_Code/array_add.cpp:14:43)
WARNING: [HLS 207-5558] unexpected pragma parameter 'direction' (HLS_Code/array_add.cpp:15:43)
WARNING: [HLS 207-5558] unexpected pragma parameter 'direction' (HLS_Code/array_add.cpp:16:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.538 seconds; current allocated memory: 113.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.141 seconds; current allocated memory: 115.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 115.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 118.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'array_add' (HLS_Code/array_add.cpp:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 119.965 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 140.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 140.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 140.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 140.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'array_add/a' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'array_add/b' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'array_add/result' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 140.188 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 143.379 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.731 seconds; current allocated memory: 147.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 9.433 seconds; current allocated memory: 35.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 106.930 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.528 seconds; current allocated memory: 108.230 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.106 seconds; current allocated memory: 109.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 109.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 113.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 114.555 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 134.707 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 134.738 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 134.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 134.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'result' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 134.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 138.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 142.383 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.286 seconds; current allocated memory: 35.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.822 seconds; current allocated memory: 6.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 111.949 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'clk' (HLS_Code/array_add.cpp:12:41)
WARNING: [HLS 207-5548] invalid variable expr  (HLS_Code/array_add.cpp:12:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'clk' (HLS_Code/array_add.cpp:15:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.155 seconds; current allocated memory: 1.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 108.414 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'clk' (HLS_Code/array_add.cpp:12:41)
WARNING: [HLS 207-5548] invalid variable expr  (HLS_Code/array_add.cpp:12:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'clk' (HLS_Code/array_add.cpp:15:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 112.512 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.437 seconds; current allocated memory: 114.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.067 seconds; current allocated memory: 115.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 115.414 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 119.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 120.645 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 140.852 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 140.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 140.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 140.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'result' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 140.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 144.961 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 148.633 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.22 seconds; current allocated memory: 36.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 106.625 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'clk' (HLS_Code/array_add.cpp:12:41)
WARNING: [HLS 207-5548] invalid variable expr  (HLS_Code/array_add.cpp:12:41)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.214 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 112.055 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.44 seconds; current allocated memory: 113.645 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.058 seconds; current allocated memory: 114.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 114.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 118.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 119.648 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 139.762 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 139.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 139.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 139.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'result' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 139.785 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 143.770 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 147.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.165 seconds; current allocated memory: 35.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.966 seconds; current allocated memory: 6.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 112.672 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.488 seconds; current allocated memory: 113.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:11:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (HLS_Code/array_add.cpp:11:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.119 seconds; current allocated memory: 115.133 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 115.133 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 119.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 120.445 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 140.738 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 140.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_5', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_7', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 140.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 140.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 141.676 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 147.117 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.891 seconds; current allocated memory: 151.840 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.968 seconds; current allocated memory: 39.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 107.578 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.571 seconds; current allocated memory: 108.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:11:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (HLS_Code/array_add.cpp:11:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.258 seconds; current allocated memory: 109.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 109.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 114.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 115.422 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 135.602 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 135.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_5', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_7', HLS_Code/array_add.cpp:12) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 135.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 135.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 136.215 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 142.473 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.921 seconds; current allocated memory: 146.570 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.158 seconds; current allocated memory: 39.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 112.969 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.483 seconds; current allocated memory: 113.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:13:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (HLS_Code/array_add.cpp:13:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.083 seconds; current allocated memory: 115.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 115.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 119.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 120.633 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 141.004 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 141.031 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_2', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_6', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_8', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 11, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 141.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 141.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'result' and 'return' to AXI-Lite port AXI_LITE.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 142.289 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 148.840 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.949 seconds; current allocated memory: 154.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.21 seconds; current allocated memory: 41.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.13 seconds; current allocated memory: 7.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 107.461 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.492 seconds; current allocated memory: 108.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:13:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (HLS_Code/array_add.cpp:13:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.107 seconds; current allocated memory: 109.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 109.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 114.062 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 115.270 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 135.508 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 135.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_2', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_6', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_8', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 11, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 135.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 135.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'result' and 'return' to AXI-Lite port AXI_LITE.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 136.922 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 142.445 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.926 seconds; current allocated memory: 148.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.247 seconds; current allocated memory: 41.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.457 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 106.230 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.428 seconds; current allocated memory: 108.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:13:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (HLS_Code/array_add.cpp:13:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:5:0)
ERROR: [HLS 214-134] in function 'array_add(int const*, int const*, int**)': Pointer to pointer is not supported for variable '' (HLS_Code/array_add.cpp:14:10)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.78 seconds; current allocated memory: 3.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 111.367 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.424 seconds; current allocated memory: 113.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:13:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (HLS_Code/array_add.cpp:13:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.109 seconds; current allocated memory: 114.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 114.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 118.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 119.984 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 140.090 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 140.102 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_2', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_6', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_8', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 11, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 140.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 140.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'result' and 'return' to AXI-Lite port AXI_LITE.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 141.500 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 147.910 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.929 seconds; current allocated memory: 153.355 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.19 seconds; current allocated memory: 42.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 107.453 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.426 seconds; current allocated memory: 108.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:13:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (HLS_Code/array_add.cpp:13:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.104 seconds; current allocated memory: 110.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 110.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 114.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 115.367 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 135.965 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 135.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_2', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_6', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_8', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 11, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 135.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 135.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'result' and 'return' to AXI-Lite port AXI_LITE.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 137.078 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 143.117 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.929 seconds; current allocated memory: 149.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.146 seconds; current allocated memory: 41.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.124 seconds; current allocated memory: 0.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 0.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.043 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Code/array_add.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.314 seconds; current allocated memory: 114.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (HLS_Code/array_add.cpp:13:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (HLS_Code/array_add.cpp:13:19) in function 'array_add' completely with a factor of 10 (HLS_Code/array_add.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.645 seconds; current allocated memory: 115.367 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 115.367 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 119.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 120.742 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 141.039 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 141.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'array_add'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_1', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_2', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_3', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_6', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'a'.
WARNING: [HLS 200-885] The II Violation in module 'array_add' (function 'array_add'): Unable to schedule 'load' operation ('a_load_8', HLS_Code/array_add.cpp:14) on array 'a' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 11, function 'array_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 141.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 141.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/a' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/b' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_add/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_add' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_add' pipeline 'array_add' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'result' and 'return' to AXI-Lite port AXI_LITE.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 142.504 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 148.613 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.974 seconds; current allocated memory: 154.535 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_add.
INFO: [VLOG 209-307] Generating Verilog RTL for array_add.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.773 seconds; current allocated memory: 41.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Baron/Documents/Grad_School/EE_278/HLS_exports -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./chatGPT_proj/chatGPT_proj/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_add array_add 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 135.618 seconds; current allocated memory: 9.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
