// Seed: 2141939291
module module_0 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    output tri id_11,
    input wand id_12,
    output tri0 id_13,
    output tri id_14,
    output wor id_15,
    output supply1 id_16,
    input supply0 id_17,
    input tri0 id_18,
    output tri1 id_19,
    output supply0 id_20,
    input tri id_21
);
  wire id_23, id_24;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1
);
  assign id_3 = id_1;
  module_0(
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0
  );
endmodule
