# â±ï¸ Setup Time Characterization of Flip-Flops

This repository contains SPICE simulations for characterizing the setup time behavior of Master-Slave Flip-Flop (MSFF) and Pulsed Flip-Flop (PFF) designs through systematic timing analysis and delay optimization studies.

## ğŸ¯ Objective

To characterize the setup time behavior of MSFF and PFF by analyzing the variation of key timing parameters such as Dâ†’CLK, CLKâ†’Q, and Dâ†’Q delays, and to determine the optimal data arrival point that minimizes total delay.

## ğŸ“ Repository Structure

```
setup_time_characterization/
â”œâ”€â”€ msff/
â”‚   â”œâ”€â”€ msff_setup_time.sp              # MSFF setup time simulation
â”‚   â”œâ”€â”€ circuit_msff.png                # MSFF circuit diagram
â”‚   â”œâ”€â”€ msff_values.png                 # MSFF timing values
â”‚   â”œâ”€â”€ result_msff.png                 # MSFF simulation results
â”‚   â””â”€â”€ setup_time_char_msff.png        # MSFF characterization curve
â”œâ”€â”€ pff/
â”‚   â”œâ”€â”€ pff_setup_time.sp               # PFF setup time simulation
â”‚   â”œâ”€â”€ pff_values.png                  # PFF timing values
â”‚   â”œâ”€â”€ setup_time_char_pff.png         # PFF characterization curve
â”‚   â””â”€â”€ result_pff.png                  # PFF simulation results
â””â”€â”€ setup_time_charachacterization_of_flipflop.png  # Combined analysis
```

## ğŸ”¬ Design Concept & Theory

### Setup Time Fundamentals
- **Setup Time**: Minimum time before clock edge by which data must be stable for correct operation
- **Critical Timing**: Trade-off between Dâ†’CLK delay and CLKâ†’Q propagation delay
- **Optimization Point**: Mathematical minimum where derivative of total delay equals zero (45Â° slope)

### Characterization Methodology
- **Data Positioning**: Starting with data far from clock rising edge
- **Step Analysis**: Moving data towards clock edge in 100ps increments
- **Delay Measurement**: Recording CLKâ†’Q and Dâ†’Q delays for each step
- **Curve Generation**: Plotting delay vs Dâ†’CLK timing relationship

### Key Timing Parameters
- **Dâ†’CLK Delay**: Time difference between data and clock transitions
- **CLKâ†’Q Delay**: Propagation delay from clock to output
- **Dâ†’Q Delay**: Total propagation delay from data to output
- **Setup Time**: Critical timing boundary for reliable operation

## ğŸ“Š Analysis Results

### Characterization Curve Features
- **Failure Region**: Data too close to clock edge (unreliable operation)
- **Variable Region**: Transition zone where delays change rapidly
- **Constant Region**: Stable operation with consistent CLKâ†’Q delay
- **Optimal Point**: Minimum total delay at 45Â° slope intersection

## ğŸš€ How to Run the Simulations

### Prerequisites
- NGSpice installed on your system
- Access to flip-flop subcircuit files

### Execution Steps

**MSFF Setup Time Analysis:**
```bash
source msff_setup_time.sp
```

**PFF Setup Time Analysis:**
```bash
source pff_setup_time.sp
```

### Expected Results
- **Timing Curves**: Dâ†’CLK vs CLKâ†’Q delay relationships
- **Optimization Points**: Minimum delay operating points
- **Setup Time Values**: Critical timing boundaries for each design
- **Performance Comparison**: MSFF vs PFF timing characteristics
