Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -o testbench.exe --prj /home/student/Embedded/FSM/project_3.sim/sim_1/behav/testbench.prj -top work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "/home/student/Embedded/FSM/project_3.srcs/sources_1/imports/new/fsm.vhd" into library work
Parsing VHDL file "/home/student/Embedded/FSM/project_3.srcs/sources_1/imports/new/debounce.vhd" into library work
Parsing VHDL file "/home/student/Embedded/FSM/project_3.srcs/sim_1/new/testbc.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98112 KB
Fuse CPU Usage: 1530 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity debounce [\debounce(19)\]
Compiling architecture behavioral of entity fsm [fsm_default]
Compiling architecture behavioral of entity testbench
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable testbench.exe
Fuse Memory Usage: 116872 KB
Fuse CPU Usage: 1740 ms
GCC CPU Usage: 6540 ms
