(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "full_system")
(DATE "123")
(VENDOR "ProASIC3L")
(PROGRAM "Synplify")
(VERSION "mapact, Build 1522R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "full_system")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_1_RNO\[2\]/S  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/S  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/S  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_RNO\[5\]/S  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/S  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[27\]/CLK  memory_controller_0/mag_prev\[27\]/Q  memory_controller_0/mag_prev_RNI2C5S1\[27\]/B  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[41\]/CLK  memory_controller_0/geig_prev\[41\]/Q  memory_controller_0/geig_prev_RNI6N22\[41\]/A  memory_controller_0/geig_prev_RNI6N22\[41\]/Y  memory_controller_0/geig_prev_RNI40V3\[10\]/C  memory_controller_0/geig_prev_RNI40V3\[10\]/Y  memory_controller_0/geig_prev_RNIGROA\[10\]/C  memory_controller_0/geig_prev_RNIGROA\[10\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/B  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/read_prev_RNI2BPP77/B  memory_controller_0/read_prev_RNI2BPP77/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/B  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[60\]/B  memory_controller_0/data_buffer_RNO_3\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/C  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[62\]/B  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[42\]/B  memory_controller_0/data_buffer_RNO_1\[42\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/C  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/B  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/C  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[36\]/B  memory_controller_0/data_buffer_RNO_1\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/C  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[38\]/B  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/C  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[40\]/B  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/C  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[46\]/B  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/C  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[34\]/B  memory_controller_0/data_buffer_RNO_1\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/C  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/read_prev_RNI2BPP77/B  memory_controller_0/read_prev_RNI2BPP77/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/B  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/B  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/S  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/B  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/S  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/B  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/S  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/B  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/S  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[29\]/CLK  memory_controller_0/geig_prev\[29\]/Q  memory_controller_0/geig_prev_RNIIVU1\[29\]/A  memory_controller_0/geig_prev_RNIIVU1\[29\]/Y  memory_controller_0/geig_prev_RNISOV3\[34\]/C  memory_controller_0/geig_prev_RNISOV3\[34\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/A  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[45\]/CLK  memory_controller_0/geig_prev\[45\]/Q  memory_controller_0/geig_prev_RNIEV22\[45\]/A  memory_controller_0/geig_prev_RNIEV22\[45\]/Y  memory_controller_0/geig_prev_RNI0144\[38\]/C  memory_controller_0/geig_prev_RNI0144\[38\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/C  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/A  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[33\]/CLK  memory_controller_0/geig_prev\[33\]/Q  memory_controller_0/geig_prev_RNIEC14\[33\]/B  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[10\]/CLK  memory_controller_0/geig_prev\[10\]/Q  memory_controller_0/geig_prev_RNI40V3\[10\]/B  memory_controller_0/geig_prev_RNI40V3\[10\]/Y  memory_controller_0/geig_prev_RNIGROA\[10\]/C  memory_controller_0/geig_prev_RNIGROA\[10\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/B  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNI52BU\[73\]/A  memory_controller_0/mag_prev_RNI52BU\[73\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[62\]/C  memory_controller_0/mag_prev_RNI6UJS1\[62\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/C  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIVRAU\[70\]/A  memory_controller_0/mag_prev_RNIVRAU\[70\]/Y  memory_controller_0/mag_prev_RNI8UHS1\[57\]/C  memory_controller_0/mag_prev_RNI8UHS1\[57\]/Y  memory_controller_0/mag_prev_RNI22NO3\[25\]/C  memory_controller_0/mag_prev_RNI22NO3\[25\]/Y  memory_controller_0/mag_prev_RNIQOCH7\[26\]/C  memory_controller_0/mag_prev_RNIQOCH7\[26\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/B  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[52\]/CLK  memory_controller_0/mag_prev\[52\]/Q  memory_controller_0/mag_prev_RNIVN6U\[52\]/A  memory_controller_0/mag_prev_RNIVN6U\[52\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/B  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/B  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNI74BU\[74\]/A  memory_controller_0/mag_prev_RNI74BU\[74\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[61\]/C  memory_controller_0/mag_prev_RNI6UJS1\[61\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/C  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNISOV3\[34\]/B  memory_controller_0/geig_prev_RNISOV3\[34\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/A  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[38\]/CLK  memory_controller_0/geig_prev\[38\]/Q  memory_controller_0/geig_prev_RNI0144\[38\]/B  memory_controller_0/geig_prev_RNI0144\[38\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/C  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/A  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[63\]/CLK  memory_controller_0/mag_prev\[63\]/Q  memory_controller_0/mag_prev_RNI3U8U\[63\]/A  memory_controller_0/mag_prev_RNI3U8U\[63\]/Y  memory_controller_0/mag_prev_RNIASDS1\[47\]/C  memory_controller_0/mag_prev_RNIASDS1\[47\]/Y  memory_controller_0/mag_prev_RNI0OEO3\[15\]/C  memory_controller_0/mag_prev_RNI0OEO3\[15\]/Y  memory_controller_0/mag_prev_RNIUL5H7\[24\]/C  memory_controller_0/mag_prev_RNIUL5H7\[24\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/A  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[68\]/CLK  memory_controller_0/mag_prev\[68\]/Q  memory_controller_0/mag_prev_RNID89U\[68\]/A  memory_controller_0/mag_prev_RNID89U\[68\]/Y  memory_controller_0/mag_prev_RNIQEGS1\[59\]/C  memory_controller_0/mag_prev_RNIQEGS1\[59\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/A  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_prev_RNIL9PK\[0\]/A  memory_controller_0/mag_prev_RNIL9PK\[0\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/A  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[62\]/CLK  memory_controller_0/mag_prev\[62\]/Q  memory_controller_0/mag_prev_RNI6UJS1\[62\]/B  memory_controller_0/mag_prev_RNI6UJS1\[62\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/C  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[8\]/CLK  memory_controller_0/mag_prev\[8\]/Q  memory_controller_0/mag_prev_RNI1MPK\[8\]/A  memory_controller_0/mag_prev_RNI1MPK\[8\]/Y  memory_controller_0/mag_prev_RNI2G0J1\[53\]/C  memory_controller_0/mag_prev_RNI2G0J1\[53\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/B  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[38\]/CLK  memory_controller_0/mag_prev\[38\]/Q  memory_controller_0/mag_prev_RNI7S2U\[38\]/A  memory_controller_0/mag_prev_RNI7S2U\[38\]/Y  memory_controller_0/mag_prev_RNI083S1\[22\]/C  memory_controller_0/mag_prev_RNI083S1\[22\]/Y  memory_controller_0/mag_prev_RNIO98O3\[10\]/C  memory_controller_0/mag_prev_RNIO98O3\[10\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/B  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[78\]/CLK  memory_controller_0/mag_prev\[78\]/Q  memory_controller_0/mag_prev_RNIFCBU\[78\]/A  memory_controller_0/mag_prev_RNIFCBU\[78\]/Y  memory_controller_0/mag_prev_RNIMEKS1\[65\]/C  memory_controller_0/mag_prev_RNIMEKS1\[65\]/Y  memory_controller_0/mag_prev_RNIU2SO3\[33\]/C  memory_controller_0/mag_prev_RNIU2SO3\[33\]/Y  memory_controller_0/mag_prev_RNIGNLH7\[50\]/C  memory_controller_0/mag_prev_RNIGNLH7\[50\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/B  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[57\]/CLK  memory_controller_0/mag_prev\[57\]/Q  memory_controller_0/mag_prev_RNI8UHS1\[57\]/B  memory_controller_0/mag_prev_RNI8UHS1\[57\]/Y  memory_controller_0/mag_prev_RNI22NO3\[25\]/C  memory_controller_0/mag_prev_RNI22NO3\[25\]/Y  memory_controller_0/mag_prev_RNIQOCH7\[26\]/C  memory_controller_0/mag_prev_RNIQOCH7\[26\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/B  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[34\]/CLK  memory_controller_0/mag_prev\[34\]/Q  memory_controller_0/mag_prev_RNIVJ2U\[34\]/A  memory_controller_0/mag_prev_RNIVJ2U\[34\]/Y  memory_controller_0/mag_prev_RNI281S1\[18\]/C  memory_controller_0/mag_prev_RNI281S1\[18\]/Y  memory_controller_0/mag_prev_RNIOMLO3\[18\]/C  memory_controller_0/mag_prev_RNIOMLO3\[18\]/Y  memory_controller_0/mag_prev_RNI4V8H7\[18\]/B  memory_controller_0/mag_prev_RNI4V8H7\[18\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/A  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[35\]/CLK  memory_controller_0/geig_prev\[35\]/Q  memory_controller_0/geig_prev_RNICR02\[35\]/A  memory_controller_0/geig_prev_RNICR02\[35\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/B  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[61\]/CLK  memory_controller_0/mag_prev\[61\]/Q  memory_controller_0/mag_prev_RNI6UJS1\[61\]/B  memory_controller_0/mag_prev_RNI6UJS1\[61\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/C  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[8\]/CLK  memory_controller_0/geig_prev\[8\]/Q  memory_controller_0/geig_prev_RNICGT4\[8\]/A  memory_controller_0/geig_prev_RNICGT4\[8\]/Y  memory_controller_0/geig_prev_RNIGROA\[10\]/B  memory_controller_0/geig_prev_RNIGROA\[10\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/B  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/B  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/B  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/B  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/B  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/B  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/B  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/B  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/B  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[51\]/CLK  memory_controller_0/mag_prev\[51\]/Q  memory_controller_0/mag_prev_RNITL6U\[51\]/A  memory_controller_0/mag_prev_RNITL6U\[51\]/Y  memory_controller_0/mag_prev_RNIUB9S1\[35\]/C  memory_controller_0/mag_prev_RNIUB9S1\[35\]/Y  memory_controller_0/mag_prev_RNIC8JO3\[19\]/C  memory_controller_0/mag_prev_RNIC8JO3\[19\]/Y  memory_controller_0/mag_prev_RNI4V8H7\[18\]/A  memory_controller_0/mag_prev_RNI4V8H7\[18\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/A  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[36\]/CLK  memory_controller_0/mag_prev\[36\]/Q  memory_controller_0/mag_prev_RNI3O2U\[36\]/A  memory_controller_0/mag_prev_RNI3O2U\[36\]/Y  memory_controller_0/mag_prev_RNIOV2S1\[20\]/C  memory_controller_0/mag_prev_RNIOV2S1\[20\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/A  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[37\]/CLK  memory_controller_0/mag_prev\[37\]/Q  memory_controller_0/mag_prev_RNI5Q2U\[37\]/A  memory_controller_0/mag_prev_RNI5Q2U\[37\]/Y  memory_controller_0/mag_prev_RNIS33S1\[21\]/C  memory_controller_0/mag_prev_RNIS33S1\[21\]/Y  memory_controller_0/mag_prev_RNI2O3F3\[9\]/C  memory_controller_0/mag_prev_RNI2O3F3\[9\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/A  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[39\]/CLK  memory_controller_0/mag_prev\[39\]/Q  memory_controller_0/mag_prev_RNI9U2U\[39\]/A  memory_controller_0/mag_prev_RNI9U2U\[39\]/Y  memory_controller_0/mag_prev_RNI4C3S1\[23\]/C  memory_controller_0/mag_prev_RNI4C3S1\[23\]/Y  memory_controller_0/mag_prev_RNIA0DO3\[11\]/C  memory_controller_0/mag_prev_RNIA0DO3\[11\]/Y  memory_controller_0/mag_prev_RNII0SG7\[16\]/C  memory_controller_0/mag_prev_RNII0SG7\[16\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/A  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIASDS1\[47\]/B  memory_controller_0/mag_prev_RNIASDS1\[47\]/Y  memory_controller_0/mag_prev_RNI0OEO3\[15\]/C  memory_controller_0/mag_prev_RNI0OEO3\[15\]/Y  memory_controller_0/mag_prev_RNIUL5H7\[24\]/C  memory_controller_0/mag_prev_RNIUL5H7\[24\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/A  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[59\]/CLK  memory_controller_0/mag_prev\[59\]/Q  memory_controller_0/mag_prev_RNIQEGS1\[59\]/B  memory_controller_0/mag_prev_RNIQEGS1\[59\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/A  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[22\]/CLK  memory_controller_0/mag_prev\[22\]/Q  memory_controller_0/mag_prev_RNI083S1\[22\]/B  memory_controller_0/mag_prev_RNI083S1\[22\]/Y  memory_controller_0/mag_prev_RNIO98O3\[10\]/C  memory_controller_0/mag_prev_RNIO98O3\[10\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/B  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[53\]/CLK  memory_controller_0/mag_prev\[53\]/Q  memory_controller_0/mag_prev_RNI2G0J1\[53\]/B  memory_controller_0/mag_prev_RNI2G0J1\[53\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/B  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[65\]/CLK  memory_controller_0/mag_prev\[65\]/Q  memory_controller_0/mag_prev_RNIMEKS1\[65\]/B  memory_controller_0/mag_prev_RNIMEKS1\[65\]/Y  memory_controller_0/mag_prev_RNIU2SO3\[33\]/C  memory_controller_0/mag_prev_RNIU2SO3\[33\]/Y  memory_controller_0/mag_prev_RNIGNLH7\[50\]/C  memory_controller_0/mag_prev_RNIGNLH7\[50\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/B  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[47\]/CLK  memory_controller_0/geig_prev\[47\]/Q  memory_controller_0/geig_prev_RNII332\[47\]/A  memory_controller_0/geig_prev_RNII332\[47\]/Y  memory_controller_0/geig_prev_RNIU064\[44\]/C  memory_controller_0/geig_prev_RNIU064\[44\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/B  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[11\]/CLK  memory_controller_0/geig_prev\[11\]/Q  memory_controller_0/geig_prev_RNI0BS1\[11\]/A  memory_controller_0/geig_prev_RNI0BS1\[11\]/Y  memory_controller_0/geig_prev_RNIGROA\[10\]/A  memory_controller_0/geig_prev_RNIGROA\[10\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/B  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[36\]/CLK  memory_controller_0/geig_prev\[36\]/Q  memory_controller_0/geig_prev_RNIET02\[36\]/A  memory_controller_0/geig_prev_RNIET02\[36\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/B  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/A  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[18\]/CLK  memory_controller_0/mag_prev\[18\]/Q  memory_controller_0/mag_prev_RNI281S1\[18\]/B  memory_controller_0/mag_prev_RNI281S1\[18\]/Y  memory_controller_0/mag_prev_RNIOMLO3\[18\]/C  memory_controller_0/mag_prev_RNIOMLO3\[18\]/Y  memory_controller_0/mag_prev_RNI4V8H7\[18\]/B  memory_controller_0/mag_prev_RNI4V8H7\[18\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/A  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/read_prev_RNI1K3K15/A  memory_controller_0/read_prev_RNI1K3K15/Y  memory_controller_0/schedule_1_RNO\[2\]/B  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/read_prev_RNIKHRAA7/A  memory_controller_0/read_prev_RNIKHRAA7/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/read_prev_RNI1K3K15/A  memory_controller_0/read_prev_RNI1K3K15/Y  memory_controller_0/schedule_2_RNO\[0\]/A  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/read_prev_RNIKHRAA7/A  memory_controller_0/read_prev_RNIKHRAA7/Y  memory_controller_0/schedule_2_RNO\[1\]/A  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNIA0P3\[12\]/C  memory_controller_0/geig_prev_RNIA0P3\[12\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/B  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/B  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[13\]/CLK  memory_controller_0/mag_prev\[13\]/Q  memory_controller_0/mag_prev_RNIP9UT\[13\]/A  memory_controller_0/mag_prev_RNIP9UT\[13\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/B  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[44\]/B  memory_controller_0/data_buffer_RNO_0\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/A  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNO_0\[0\]/S  memory_controller_0/schedule_2_RNO_0\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNO_0\[1\]/S  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[25\]/CLK  memory_controller_0/mag_prev\[25\]/Q  memory_controller_0/mag_prev_RNIVH0U\[25\]/A  memory_controller_0/mag_prev_RNIVH0U\[25\]/Y  memory_controller_0/mag_prev_RNI22NO3\[25\]/B  memory_controller_0/mag_prev_RNI22NO3\[25\]/Y  memory_controller_0/mag_prev_RNIQOCH7\[26\]/C  memory_controller_0/mag_prev_RNIQOCH7\[26\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/B  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/B  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[4\]/B  memory_controller_0/data_buffer_RNO_0\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/C  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[7\]/B  memory_controller_0/data_buffer_RNO_0\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/C  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[35\]/CLK  memory_controller_0/mag_prev\[35\]/Q  memory_controller_0/mag_prev_RNIUB9S1\[35\]/B  memory_controller_0/mag_prev_RNIUB9S1\[35\]/Y  memory_controller_0/mag_prev_RNIC8JO3\[19\]/C  memory_controller_0/mag_prev_RNIC8JO3\[19\]/Y  memory_controller_0/mag_prev_RNI4V8H7\[18\]/A  memory_controller_0/mag_prev_RNI4V8H7\[18\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/A  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[20\]/CLK  memory_controller_0/mag_prev\[20\]/Q  memory_controller_0/mag_prev_RNIOV2S1\[20\]/B  memory_controller_0/mag_prev_RNIOV2S1\[20\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/A  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[21\]/CLK  memory_controller_0/mag_prev\[21\]/Q  memory_controller_0/mag_prev_RNIS33S1\[21\]/B  memory_controller_0/mag_prev_RNIS33S1\[21\]/Y  memory_controller_0/mag_prev_RNI2O3F3\[9\]/C  memory_controller_0/mag_prev_RNI2O3F3\[9\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/A  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[23\]/CLK  memory_controller_0/mag_prev\[23\]/Q  memory_controller_0/mag_prev_RNI4C3S1\[23\]/B  memory_controller_0/mag_prev_RNI4C3S1\[23\]/Y  memory_controller_0/mag_prev_RNIA0DO3\[11\]/C  memory_controller_0/mag_prev_RNIA0DO3\[11\]/Y  memory_controller_0/mag_prev_RNII0SG7\[16\]/C  memory_controller_0/mag_prev_RNII0SG7\[16\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/A  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[64\]/A  memory_controller_0/data_buffer_RNO_0\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/C  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[66\]/A  memory_controller_0/data_buffer_RNO_0\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/C  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[68\]/A  memory_controller_0/data_buffer_RNO_0\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/C  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[70\]/A  memory_controller_0/data_buffer_RNO_0\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/C  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[72\]/A  memory_controller_0/data_buffer_RNO_0\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/C  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[74\]/A  memory_controller_0/data_buffer_RNO_0\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/C  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[76\]/A  memory_controller_0/data_buffer_RNO_0\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/C  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[78\]/A  memory_controller_0/data_buffer_RNO_0\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/C  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[50\]/A  memory_controller_0/data_buffer_RNO_1\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[52\]/A  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[54\]/A  memory_controller_0/data_buffer_RNO_1\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/B  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[56\]/A  memory_controller_0/data_buffer_RNO_1\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[58\]/A  memory_controller_0/data_buffer_RNO_1\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[60\]/A  memory_controller_0/data_buffer_RNO_1\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/B  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[62\]/A  memory_controller_0/data_buffer_RNO_1\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_1\[48\]/A  memory_controller_0/data_buffer_RNO_1\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[29\]/CLK  memory_controller_0/mag_prev\[29\]/Q  memory_controller_0/mag_prev_RNI7Q0U\[29\]/A  memory_controller_0/mag_prev_RNI7Q0U\[29\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/B  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[0\]/CLK  memory_controller_0/geig_prev\[0\]/Q  memory_controller_0/geig_prev_RNISVS4\[0\]/A  memory_controller_0/geig_prev_RNISVS4\[0\]/Y  memory_controller_0/geig_prev_RNIC107\[46\]/C  memory_controller_0/geig_prev_RNIC107\[46\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/A  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[39\]/CLK  memory_controller_0/geig_prev\[39\]/Q  memory_controller_0/geig_prev_RNIK312\[39\]/A  memory_controller_0/geig_prev_RNIK312\[39\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/A  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/A  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[9\]/CLK  memory_controller_0/geig_prev\[9\]/Q  memory_controller_0/geig_prev_RNIEIT4\[9\]/A  memory_controller_0/geig_prev_RNIEIT4\[9\]/Y  memory_controller_0/geig_prev_RNIK3Q6\[14\]/C  memory_controller_0/geig_prev_RNIK3Q6\[14\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/A  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/B  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[43\]/CLK  memory_controller_0/geig_prev\[43\]/Q  memory_controller_0/geig_prev_RNIAR22\[43\]/A  memory_controller_0/geig_prev_RNIAR22\[43\]/Y  memory_controller_0/geig_prev_RNIEG54\[40\]/C  memory_controller_0/geig_prev_RNIEG54\[40\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/B  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/A  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNIU064\[44\]/B  memory_controller_0/geig_prev_RNIU064\[44\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/B  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNI74BU\[74\]/A  memory_controller_0/mag_prev_RNI74BU\[74\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[61\]/C  memory_controller_0/mag_prev_RNI6UJS1\[61\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/C  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/A  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNIE8T3\[26\]/B  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[12\]/CLK  memory_controller_0/geig_prev\[12\]/Q  memory_controller_0/geig_prev_RNIA0P3\[12\]/B  memory_controller_0/geig_prev_RNIA0P3\[12\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/B  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/B  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNIRBUT\[14\]/A  memory_controller_0/mag_prev_RNIRBUT\[14\]/Y  memory_controller_0/mag_prev_RNIUB9S1\[72\]/C  memory_controller_0/mag_prev_RNIUB9S1\[72\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/B  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[15\]/CLK  memory_controller_0/mag_prev\[15\]/Q  memory_controller_0/mag_prev_RNITDUT\[15\]/A  memory_controller_0/mag_prev_RNITDUT\[15\]/Y  memory_controller_0/mag_prev_RNI0OEO3\[15\]/B  memory_controller_0/mag_prev_RNI0OEO3\[15\]/Y  memory_controller_0/mag_prev_RNIUL5H7\[24\]/C  memory_controller_0/mag_prev_RNIUL5H7\[24\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/A  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[41\]/CLK  memory_controller_0/mag_prev\[41\]/Q  memory_controller_0/mag_prev_RNIRH4U\[41\]/A  memory_controller_0/mag_prev_RNIRH4U\[41\]/Y  memory_controller_0/mag_prev_RNI22NO3\[25\]/A  memory_controller_0/mag_prev_RNI22NO3\[25\]/Y  memory_controller_0/mag_prev_RNIQOCH7\[26\]/C  memory_controller_0/mag_prev_RNIQOCH7\[26\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/B  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[42\]/CLK  memory_controller_0/mag_prev\[42\]/Q  memory_controller_0/mag_prev_RNITJ4U\[42\]/A  memory_controller_0/mag_prev_RNITJ4U\[42\]/Y  memory_controller_0/mag_prev_RNIU75S1\[26\]/C  memory_controller_0/mag_prev_RNIU75S1\[26\]/Y  memory_controller_0/mag_prev_RNIQOCH7\[26\]/B  memory_controller_0/mag_prev_RNIQOCH7\[26\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/B  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[33\]/CLK  memory_controller_0/mag_prev\[33\]/Q  memory_controller_0/mag_prev_RNITH2U\[33\]/A  memory_controller_0/mag_prev_RNITH2U\[33\]/Y  memory_controller_0/mag_prev_RNIU2SO3\[33\]/B  memory_controller_0/mag_prev_RNIU2SO3\[33\]/Y  memory_controller_0/mag_prev_RNIGNLH7\[50\]/C  memory_controller_0/mag_prev_RNIGNLH7\[50\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/B  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[55\]/CLK  memory_controller_0/mag_prev\[55\]/Q  memory_controller_0/mag_prev_RNI5U6U\[55\]/A  memory_controller_0/mag_prev_RNI5U6U\[55\]/Y  memory_controller_0/mag_prev_RNIO98O3\[10\]/B  memory_controller_0/mag_prev_RNIO98O3\[10\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/B  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[48\]/B  memory_controller_0/data_buffer_RNO_0\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/A  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[50\]/B  memory_controller_0/data_buffer_RNO_0\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/A  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[52\]/B  memory_controller_0/data_buffer_RNO_0\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/A  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[54\]/B  memory_controller_0/data_buffer_RNO_0\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/A  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[56\]/B  memory_controller_0/data_buffer_RNO_0\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/A  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[58\]/B  memory_controller_0/data_buffer_RNO_0\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/A  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[60\]/B  memory_controller_0/data_buffer_RNO_0\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/A  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[62\]/B  memory_controller_0/data_buffer_RNO_0\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/A  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/A  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/C  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[45\]/CLK  memory_controller_0/mag_prev\[45\]/Q  memory_controller_0/mag_prev_RNI3Q4U\[45\]/A  memory_controller_0/mag_prev_RNI3Q4U\[45\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/A  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNIB69U\[67\]/A  memory_controller_0/mag_prev_RNIB69U\[67\]/Y  memory_controller_0/mag_prev_RNIOMLO3\[18\]/B  memory_controller_0/mag_prev_RNIOMLO3\[18\]/Y  memory_controller_0/mag_prev_RNI4V8H7\[18\]/B  memory_controller_0/mag_prev_RNI4V8H7\[18\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/A  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[28\]/CLK  memory_controller_0/mag_prev\[28\]/Q  memory_controller_0/mag_prev_RNI5O0U\[28\]/A  memory_controller_0/mag_prev_RNI5O0U\[28\]/Y  memory_controller_0/mag_prev_RNISVUR1\[12\]/C  memory_controller_0/mag_prev_RNISVUR1\[12\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/B  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[37\]/CLK  memory_controller_0/geig_prev\[37\]/Q  memory_controller_0/geig_prev_RNIGV02\[37\]/A  memory_controller_0/geig_prev_RNIGV02\[37\]/Y  memory_controller_0/geig_prev_RNIOO34\[42\]/C  memory_controller_0/geig_prev_RNIOO34\[42\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/A  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/A  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[46\]/CLK  memory_controller_0/geig_prev\[46\]/Q  memory_controller_0/geig_prev_RNIC107\[46\]/B  memory_controller_0/geig_prev_RNIC107\[46\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/A  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[18\]/CLK  memory_controller_0/geig_prev\[18\]/Q  memory_controller_0/geig_prev_RNII8P3\[18\]/B  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[14\]/CLK  memory_controller_0/geig_prev\[14\]/Q  memory_controller_0/geig_prev_RNIK3Q6\[14\]/B  memory_controller_0/geig_prev_RNIK3Q6\[14\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/A  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/B  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNIEG54\[40\]/B  memory_controller_0/geig_prev_RNIEG54\[40\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/B  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/A  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[46\]/CLK  memory_controller_0/mag_prev\[46\]/Q  memory_controller_0/mag_prev_RNI5S4U\[46\]/A  memory_controller_0/mag_prev_RNI5S4U\[46\]/Y  memory_controller_0/mag_prev_RNIS77S1\[30\]/C  memory_controller_0/mag_prev_RNIS77S1\[30\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/A  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[31\]/CLK  memory_controller_0/mag_prev\[31\]/Q  memory_controller_0/mag_prev_RNIPD2U\[31\]/A  memory_controller_0/mag_prev_RNIPD2U\[31\]/Y  memory_controller_0/mag_prev_RNI0OEO3\[15\]/A  memory_controller_0/mag_prev_RNI0OEO3\[15\]/Y  memory_controller_0/mag_prev_RNIUL5H7\[24\]/C  memory_controller_0/mag_prev_RNIUL5H7\[24\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/A  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/C  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/B  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[40\]/CLK  memory_controller_0/mag_prev\[40\]/Q  memory_controller_0/mag_prev_RNIPF4U\[40\]/A  memory_controller_0/mag_prev_RNIPF4U\[40\]/Y  memory_controller_0/mag_prev_RNIMV4S1\[24\]/C  memory_controller_0/mag_prev_RNIMV4S1\[24\]/Y  memory_controller_0/mag_prev_RNIUL5H7\[24\]/B  memory_controller_0/mag_prev_RNIUL5H7\[24\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/A  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[69\]/CLK  memory_controller_0/mag_prev\[69\]/Q  memory_controller_0/mag_prev_RNIFA9U\[69\]/A  memory_controller_0/mag_prev_RNIFA9U\[69\]/Y  memory_controller_0/mag_prev_RNIQEGS1\[58\]/C  memory_controller_0/mag_prev_RNIQEGS1\[58\]/Y  memory_controller_0/mag_prev_RNIQOCH7\[26\]/A  memory_controller_0/mag_prev_RNIQOCH7\[26\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/B  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[75\]/CLK  memory_controller_0/mag_prev\[75\]/Q  memory_controller_0/mag_prev_RNI96BU\[75\]/A  memory_controller_0/mag_prev_RNI96BU\[75\]/Y  memory_controller_0/mag_prev_RNIC8JO3\[19\]/B  memory_controller_0/mag_prev_RNIC8JO3\[19\]/Y  memory_controller_0/mag_prev_RNI4V8H7\[18\]/A  memory_controller_0/mag_prev_RNI4V8H7\[18\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/A  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[10\]/CLK  memory_controller_0/mag_prev\[10\]/Q  memory_controller_0/mag_prev_RNIJ3UT\[10\]/A  memory_controller_0/mag_prev_RNIJ3UT\[10\]/Y  memory_controller_0/mag_prev_RNIO98O3\[10\]/A  memory_controller_0/mag_prev_RNIO98O3\[10\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/B  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[49\]/CLK  memory_controller_0/mag_prev\[49\]/Q  memory_controller_0/mag_prev_RNIB25U\[49\]/A  memory_controller_0/mag_prev_RNIB25U\[49\]/Y  memory_controller_0/mag_prev_RNIU2SO3\[33\]/A  memory_controller_0/mag_prev_RNIU2SO3\[33\]/Y  memory_controller_0/mag_prev_RNIGNLH7\[50\]/C  memory_controller_0/mag_prev_RNIGNLH7\[50\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/B  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[54\]/CLK  memory_controller_0/mag_prev\[54\]/Q  memory_controller_0/mag_prev_RNI3S6U\[54\]/A  memory_controller_0/mag_prev_RNI3S6U\[54\]/Y  memory_controller_0/mag_prev_RNI2O3F3\[9\]/B  memory_controller_0/mag_prev_RNI2O3F3\[9\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/A  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[79\]/CLK  memory_controller_0/mag_prev\[79\]/Q  memory_controller_0/mag_prev_RNIHEBU\[79\]/A  memory_controller_0/mag_prev_RNIHEBU\[79\]/Y  memory_controller_0/mag_prev_RNIA0DO3\[11\]/B  memory_controller_0/mag_prev_RNIA0DO3\[11\]/Y  memory_controller_0/mag_prev_RNII0SG7\[16\]/C  memory_controller_0/mag_prev_RNII0SG7\[16\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/A  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/C  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/B  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/A  memory_controller_0/schedule_RNIB7QMF7_0\[5\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/S  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[72\]/CLK  memory_controller_0/mag_prev\[72\]/Q  memory_controller_0/mag_prev_RNIUB9S1\[72\]/B  memory_controller_0/mag_prev_RNIUB9S1\[72\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/B  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[66\]/CLK  memory_controller_0/mag_prev\[66\]/Q  memory_controller_0/mag_prev_RNI949U\[66\]/A  memory_controller_0/mag_prev_RNI949U\[66\]/Y  memory_controller_0/mag_prev_RNI4OFS1\[50\]/C  memory_controller_0/mag_prev_RNI4OFS1\[50\]/Y  memory_controller_0/mag_prev_RNIGNLH7\[50\]/B  memory_controller_0/mag_prev_RNIGNLH7\[50\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/B  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIU75S1\[26\]/B  memory_controller_0/mag_prev_RNIU75S1\[26\]/Y  memory_controller_0/mag_prev_RNIQOCH7\[26\]/B  memory_controller_0/mag_prev_RNIQOCH7\[26\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/B  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/A  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[76\]/CLK  memory_controller_0/mag_prev\[76\]/Q  memory_controller_0/mag_prev_RNIB8BU\[76\]/A  memory_controller_0/mag_prev_RNIB8BU\[76\]/Y  memory_controller_0/mag_prev_RNIOMLO3\[18\]/A  memory_controller_0/mag_prev_RNIOMLO3\[18\]/Y  memory_controller_0/mag_prev_RNI4V8H7\[18\]/B  memory_controller_0/mag_prev_RNI4V8H7\[18\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/A  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/B  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[60\]/CLK  memory_controller_0/mag_prev\[60\]/Q  memory_controller_0/mag_prev_RNITN8U\[60\]/A  memory_controller_0/mag_prev_RNITN8U\[60\]/Y  memory_controller_0/mag_prev_RNIUFDS1\[44\]/C  memory_controller_0/mag_prev_RNIUFDS1\[44\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/A  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/A  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/B  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[12\]/CLK  memory_controller_0/mag_prev\[12\]/Q  memory_controller_0/mag_prev_RNISVUR1\[12\]/B  memory_controller_0/mag_prev_RNISVUR1\[12\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/B  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[24\]/CLK  memory_controller_0/geig_prev\[24\]/Q  memory_controller_0/geig_prev_RNI8LU1\[24\]/A  memory_controller_0/geig_prev_RNI8LU1\[24\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/B  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[42\]/CLK  memory_controller_0/geig_prev\[42\]/Q  memory_controller_0/geig_prev_RNIOO34\[42\]/B  memory_controller_0/geig_prev_RNIOO34\[42\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/A  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/A  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNIL9BA2\[2\]/B  memory_controller_0/schedule_1_RNIL9BA2\[2\]/Y  memory_controller_0/write_count_RNIQ0LP3\[0\]/A  memory_controller_0/write_count_RNIQ0LP3\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/B  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/B  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[19\]/CLK  memory_controller_0/mag_prev\[19\]/Q  memory_controller_0/mag_prev_RNI5MUT\[19\]/A  memory_controller_0/mag_prev_RNI5MUT\[19\]/Y  memory_controller_0/mag_prev_RNIC8JO3\[19\]/A  memory_controller_0/mag_prev_RNIC8JO3\[19\]/Y  memory_controller_0/mag_prev_RNI4V8H7\[18\]/A  memory_controller_0/mag_prev_RNI4V8H7\[18\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/A  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[71\]/CLK  memory_controller_0/mag_prev\[71\]/Q  memory_controller_0/mag_prev_RNI1UAU\[71\]/A  memory_controller_0/mag_prev_RNI1UAU\[71\]/Y  memory_controller_0/mag_prev_RNI8UHS1\[56\]/C  memory_controller_0/mag_prev_RNI8UHS1\[56\]/Y  memory_controller_0/mag_prev_RNIUL5H7\[24\]/A  memory_controller_0/mag_prev_RNIUL5H7\[24\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/A  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[9\]/CLK  memory_controller_0/mag_prev\[9\]/Q  memory_controller_0/mag_prev_RNI3OPK\[9\]/A  memory_controller_0/mag_prev_RNI3OPK\[9\]/Y  memory_controller_0/mag_prev_RNI2O3F3\[9\]/A  memory_controller_0/mag_prev_RNI2O3F3\[9\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/A  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[11\]/CLK  memory_controller_0/mag_prev\[11\]/Q  memory_controller_0/mag_prev_RNIL5UT\[11\]/A  memory_controller_0/mag_prev_RNIL5UT\[11\]/Y  memory_controller_0/mag_prev_RNIA0DO3\[11\]/A  memory_controller_0/mag_prev_RNIA0DO3\[11\]/Y  memory_controller_0/mag_prev_RNII0SG7\[16\]/C  memory_controller_0/mag_prev_RNII0SG7\[16\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/A  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNO\[0\]/A  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[30\]/CLK  memory_controller_0/mag_prev\[30\]/Q  memory_controller_0/mag_prev_RNIS77S1\[30\]/B  memory_controller_0/mag_prev_RNIS77S1\[30\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/A  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[17\]/CLK  memory_controller_0/mag_prev\[17\]/Q  memory_controller_0/mag_prev_RNI1IUT\[17\]/A  memory_controller_0/mag_prev_RNI1IUT\[17\]/Y  memory_controller_0/mag_prev_RNIES9S1\[77\]/C  memory_controller_0/mag_prev_RNIES9S1\[77\]/Y  memory_controller_0/mag_prev_RNIGNLH7\[50\]/A  memory_controller_0/mag_prev_RNIGNLH7\[50\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/B  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[32\]/CLK  memory_controller_0/mag_prev\[32\]/Q  memory_controller_0/mag_prev_RNIRF2U\[32\]/A  memory_controller_0/mag_prev_RNIRF2U\[32\]/Y  memory_controller_0/mag_prev_RNIQV0S1\[16\]/C  memory_controller_0/mag_prev_RNIQV0S1\[16\]/Y  memory_controller_0/mag_prev_RNII0SG7\[16\]/B  memory_controller_0/mag_prev_RNII0SG7\[16\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/A  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[24\]/CLK  memory_controller_0/mag_prev\[24\]/Q  memory_controller_0/mag_prev_RNIMV4S1\[24\]/B  memory_controller_0/mag_prev_RNIMV4S1\[24\]/Y  memory_controller_0/mag_prev_RNIUL5H7\[24\]/B  memory_controller_0/mag_prev_RNIUL5H7\[24\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/A  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[58\]/CLK  memory_controller_0/mag_prev\[58\]/Q  memory_controller_0/mag_prev_RNIQEGS1\[58\]/B  memory_controller_0/mag_prev_RNIQEGS1\[58\]/Y  memory_controller_0/mag_prev_RNIQOCH7\[26\]/A  memory_controller_0/mag_prev_RNIQOCH7\[26\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/B  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNI3MSB5\[5\]/B  memory_controller_0/schedule_RNI3MSB5\[5\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/B  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/B  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/A  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/B  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[50\]/CLK  memory_controller_0/mag_prev\[50\]/Q  memory_controller_0/mag_prev_RNI4OFS1\[50\]/B  memory_controller_0/mag_prev_RNI4OFS1\[50\]/Y  memory_controller_0/mag_prev_RNIGNLH7\[50\]/B  memory_controller_0/mag_prev_RNIGNLH7\[50\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/B  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO\[64\]/B  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO\[66\]/B  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO\[68\]/B  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO\[70\]/B  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO\[72\]/B  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO\[74\]/B  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO\[76\]/B  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/B  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO\[78\]/B  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/A  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/C  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/B  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[44\]/CLK  memory_controller_0/mag_prev\[44\]/Q  memory_controller_0/mag_prev_RNIUFDS1\[44\]/B  memory_controller_0/mag_prev_RNIUFDS1\[44\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/A  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[16\]/CLK  memory_controller_0/geig_prev\[16\]/Q  memory_controller_0/geig_prev_RNIALS1\[16\]/A  memory_controller_0/geig_prev_RNIALS1\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/B  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[27\]/CLK  memory_controller_0/geig_prev\[27\]/Q  memory_controller_0/geig_prev_RNIERU1\[27\]/A  memory_controller_0/geig_prev_RNIERU1\[27\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/A  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIKGV3\[28\]/C  memory_controller_0/geig_prev_RNIKGV3\[28\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/B  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNI52BU\[73\]/A  memory_controller_0/mag_prev_RNI52BU\[73\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[62\]/C  memory_controller_0/mag_prev_RNI6UJS1\[62\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/C  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/S  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/Y  memory_controller_0/data_buffer_RNI055BT6\[42\]/A  memory_controller_0/data_buffer_RNI055BT6\[42\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/B  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/S  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/Y  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/A  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[64\]/CLK  memory_controller_0/mag_prev\[64\]/Q  memory_controller_0/mag_prev_RNI509U\[64\]/A  memory_controller_0/mag_prev_RNI509U\[64\]/Y  memory_controller_0/mag_prev_RNIE0ES1\[48\]/C  memory_controller_0/mag_prev_RNIE0ES1\[48\]/Y  memory_controller_0/mag_prev_RNII0SG7\[16\]/A  memory_controller_0/mag_prev_RNII0SG7\[16\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/A  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNI52BU\[73\]/A  memory_controller_0/mag_prev_RNI52BU\[73\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[62\]/C  memory_controller_0/mag_prev_RNI6UJS1\[62\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/C  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/B  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[56\]/CLK  memory_controller_0/mag_prev\[56\]/Q  memory_controller_0/mag_prev_RNI8UHS1\[56\]/B  memory_controller_0/mag_prev_RNI8UHS1\[56\]/Y  memory_controller_0/mag_prev_RNIUL5H7\[24\]/A  memory_controller_0/mag_prev_RNIUL5H7\[24\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/A  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4_0\[0\]/A  memory_controller_0/write_count_RNI68NIP4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/B  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[16\]/CLK  memory_controller_0/mag_prev\[16\]/Q  memory_controller_0/mag_prev_RNIQV0S1\[16\]/B  memory_controller_0/mag_prev_RNIQV0S1\[16\]/Y  memory_controller_0/mag_prev_RNII0SG7\[16\]/B  memory_controller_0/mag_prev_RNII0SG7\[16\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/A  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[77\]/CLK  memory_controller_0/mag_prev\[77\]/Q  memory_controller_0/mag_prev_RNIES9S1\[77\]/B  memory_controller_0/mag_prev_RNIES9S1\[77\]/Y  memory_controller_0/mag_prev_RNIGNLH7\[50\]/A  memory_controller_0/mag_prev_RNIGNLH7\[50\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/B  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNI74BU\[74\]/A  memory_controller_0/mag_prev_RNI74BU\[74\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[61\]/C  memory_controller_0/mag_prev_RNI6UJS1\[61\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/C  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/C  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/B  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/S  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[19\]/CLK  memory_controller_0/geig_prev\[19\]/Q  memory_controller_0/geig_prev_RNIGRS1\[19\]/A  memory_controller_0/geig_prev_RNIGRS1\[19\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/A  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/C  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_0_RNII1K1Q2\[6\]/A  memory_controller_0/schedule_0_RNII1K1Q2\[6\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/A  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[23\]/CLK  memory_controller_0/geig_prev\[23\]/Q  memory_controller_0/geig_prev_RNI6JU1\[23\]/A  memory_controller_0/geig_prev_RNI6JU1\[23\]/Y  memory_controller_0/geig_prev_RNI60T3\[20\]/C  memory_controller_0/geig_prev_RNI60T3\[20\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/B  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[25\]/CLK  memory_controller_0/geig_prev\[25\]/Q  memory_controller_0/geig_prev_RNIANU1\[25\]/A  memory_controller_0/geig_prev_RNIANU1\[25\]/Y  memory_controller_0/geig_prev_RNIC8V3\[30\]/C  memory_controller_0/geig_prev_RNIC8V3\[30\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/A  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[0\]/S  memory_controller_0/address_out_9\[0\]/Y  memory_controller_0/address_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[11\]/S  memory_controller_0/address_out_9\[11\]/Y  memory_controller_0/address_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[10\]/S  memory_controller_0/address_out_9\[10\]/Y  memory_controller_0/address_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[2\]/S  memory_controller_0/address_out_9\[2\]/Y  memory_controller_0/address_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[16\]/S  memory_controller_0/address_out_9\[16\]/Y  memory_controller_0/address_out\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[17\]/S  memory_controller_0/address_out_9\[17\]/Y  memory_controller_0/address_out\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[1\]/S  memory_controller_0/address_out_9\[1\]/Y  memory_controller_0/address_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[3\]/S  memory_controller_0/address_out_9\[3\]/Y  memory_controller_0/address_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[4\]/S  memory_controller_0/address_out_9\[4\]/Y  memory_controller_0/address_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[5\]/S  memory_controller_0/address_out_9\[5\]/Y  memory_controller_0/address_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[6\]/S  memory_controller_0/address_out_9\[6\]/Y  memory_controller_0/address_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[7\]/S  memory_controller_0/address_out_9\[7\]/Y  memory_controller_0/address_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[8\]/S  memory_controller_0/address_out_9\[8\]/Y  memory_controller_0/address_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[9\]/S  memory_controller_0/address_out_9\[9\]/Y  memory_controller_0/address_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[12\]/S  memory_controller_0/address_out_9\[12\]/Y  memory_controller_0/address_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[13\]/S  memory_controller_0/address_out_9\[13\]/Y  memory_controller_0/address_out\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[14\]/S  memory_controller_0/address_out_9\[14\]/Y  memory_controller_0/address_out\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/address_out_9\[15\]/S  memory_controller_0/address_out_9\[15\]/Y  memory_controller_0/address_out\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/chip_select_RNO/S  memory_controller_0/chip_select_RNO/Y  memory_controller_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/B  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[28\]/CLK  memory_controller_0/geig_prev\[28\]/Q  memory_controller_0/geig_prev_RNIKGV3\[28\]/B  memory_controller_0/geig_prev_RNIKGV3\[28\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/B  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/A  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[48\]/CLK  memory_controller_0/mag_prev\[48\]/Q  memory_controller_0/mag_prev_RNIE0ES1\[48\]/B  memory_controller_0/mag_prev_RNIE0ES1\[48\]/Y  memory_controller_0/mag_prev_RNII0SG7\[16\]/A  memory_controller_0/mag_prev_RNII0SG7\[16\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/A  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/C  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_RNIKP4VP4\[5\]/C  memory_controller_0/schedule_RNIKP4VP4\[5\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/B  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/A  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[64\]/A  memory_controller_0/data_buffer_RNO_0\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/C  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/write_count_RNICAQ9L4\[0\]/A  memory_controller_0/write_count_RNICAQ9L4\[0\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNICNS1\[17\]/A  memory_controller_0/geig_prev_RNICNS1\[17\]/Y  memory_controller_0/geig_prev_RNIG8R3\[22\]/C  memory_controller_0/geig_prev_RNIG8R3\[22\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/A  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/B  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/A  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/C  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2_0\[5\]/B  memory_controller_0/schedule_RNI41KQJ2_0\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/A  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/C  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/B  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/A  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[20\]/CLK  memory_controller_0/geig_prev\[20\]/Q  memory_controller_0/geig_prev_RNI60T3\[20\]/B  memory_controller_0/geig_prev_RNI60T3\[20\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/B  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[30\]/CLK  memory_controller_0/geig_prev\[30\]/Q  memory_controller_0/geig_prev_RNIC8V3\[30\]/B  memory_controller_0/geig_prev_RNIC8V3\[30\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/A  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_0/B  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/busy_hold_RNI4PM292_0/A  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/C  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2_0\[5\]/B  memory_controller_0/schedule_RNI41KQJ2_0\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/A  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_1_RNO\[3\]/A  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_12/B  memory_controller_0/un1_write_count_4_I_12/Y  memory_controller_0/write_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/C  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI11S96\[5\]/A  memory_controller_0/schedule_RNI11S96\[5\]/Y  memory_controller_0/schedule_0_RNII1K1Q2\[6\]/B  memory_controller_0/schedule_0_RNII1K1Q2\[6\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/A  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/A  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/A  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/A  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/A  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[54\]/B  memory_controller_0/data_buffer_RNO_3\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/C  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/A  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/A  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[56\]/B  memory_controller_0/data_buffer_RNO_3\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/C  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNIL9BA2\[2\]/B  memory_controller_0/schedule_1_RNIL9BA2\[2\]/Y  memory_controller_0/write_count_RNIQ0LP3\[0\]/A  memory_controller_0/write_count_RNIQ0LP3\[0\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/B  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/A  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[64\]/A  memory_controller_0/data_buffer_RNO_0\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/C  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[22\]/CLK  memory_controller_0/geig_prev\[22\]/Q  memory_controller_0/geig_prev_RNIG8R3\[22\]/B  memory_controller_0/geig_prev_RNIG8R3\[22\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/A  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/schedule_1_RNIBFHNA2\[2\]/A  memory_controller_0/schedule_1_RNIBFHNA2\[2\]/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/A  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/C  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNI0AR482\[3\]/A  memory_controller_0/schedule_1_RNI0AR482\[3\]/Y  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/A  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/A  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/B  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/geig_buffer_RNILO8FB2\[1\]/B  memory_controller_0/geig_buffer_RNILO8FB2\[1\]/Y  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/A  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/un1_write_count_4_I_9/B  memory_controller_0/un1_write_count_4_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/S  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/Y  memory_controller_0/data_buffer_RNI055BT6\[42\]/A  memory_controller_0/data_buffer_RNI055BT6\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/S  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/Y  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/A  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/num_cycles\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO_0\[32\]/B  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/S  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/Y  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/A  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/S  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/Y  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/A  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/S  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/Y  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/A  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/S  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/Y  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/A  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/S  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/Y  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/A  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/S  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/Y  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/A  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/S  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/Y  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/A  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/S  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/Y  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/A  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/Y  memory_controller_0/data_buffer_RNO\[19\]/A  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/S  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/Y  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/A  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/Y  memory_controller_0/data_buffer_RNO\[18\]/A  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/S  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/Y  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/A  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/Y  memory_controller_0/data_buffer_RNO\[17\]/A  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/S  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/Y  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/A  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/Y  memory_controller_0/data_buffer_RNO\[45\]/A  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/S  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/Y  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/A  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/Y  memory_controller_0/data_buffer_RNO\[55\]/A  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/S  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/Y  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/A  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/Y  memory_controller_0/data_buffer_RNO\[39\]/A  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/S  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/Y  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/A  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/S  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/Y  memory_controller_0/data_buffer_RNISQFCT6\[2\]/A  memory_controller_0/data_buffer_RNISQFCT6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/S  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/Y  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/A  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/S  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/Y  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/A  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/S  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/Y  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/A  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/S  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/Y  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/A  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/S  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/A  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_1\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_1\[3\]/Y  memory_controller_0/data_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/S  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/Y  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/A  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[62\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[60\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[58\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[56\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[54\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[52\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[50\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[48\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/B  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/S  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/Y  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/A  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNID64LG4\[46\]/S  memory_controller_0/mag_buffer_RNID64LG4\[46\]/Y  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/A  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/S  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/Y  memory_controller_0/data_buffer_RNINVABU6\[38\]/A  memory_controller_0/data_buffer_RNINVABU6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/write_count_RNI5N9F1\[0\]/C  memory_controller_0/write_count_RNI5N9F1\[0\]/Y  memory_controller_0/write_count_RNIQ0LP3\[0\]/B  memory_controller_0/write_count_RNIQ0LP3\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/B  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNI0AR482\[3\]/A  memory_controller_0/schedule_1_RNI0AR482\[3\]/Y  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/A  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/Y  memory_controller_0/read_prev_RNI2BPP77/A  memory_controller_0/read_prev_RNI2BPP77/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/B  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO_0\[38\]/A  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO_0\[40\]/A  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO_0\[36\]/A  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO_0\[34\]/A  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO_0\[46\]/A  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO_0\[42\]/A  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/A  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNI0AR482\[3\]/A  memory_controller_0/schedule_1_RNI0AR482\[3\]/Y  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/A  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/Y  memory_controller_0/schedule_0_RNI95J4I2\[6\]/A  memory_controller_0/schedule_0_RNI95J4I2\[6\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/B  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/S  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/Y  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/A  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNI0AR482\[3\]/A  memory_controller_0/schedule_1_RNI0AR482\[3\]/Y  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/A  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/Y  memory_controller_0/schedule_RNIKP4VP4\[5\]/A  memory_controller_0/schedule_RNIKP4VP4\[5\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/B  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/read_prev_RNIKHRAA7/C  memory_controller_0/read_prev_RNIKHRAA7/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO_1\[44\]/B  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI11S96\[5\]/A  memory_controller_0/schedule_RNI11S96\[5\]/Y  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/A  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/A  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNIL9BA2\[2\]/B  memory_controller_0/schedule_1_RNIL9BA2\[2\]/Y  memory_controller_0/write_count_RNIQ0LP3\[0\]/A  memory_controller_0/write_count_RNIQ0LP3\[0\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/B  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/B  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/write_count_RNI5N9F1\[0\]/B  memory_controller_0/write_count_RNI5N9F1\[0\]/Y  memory_controller_0/write_count_RNIQ0LP3\[0\]/B  memory_controller_0/write_count_RNIQ0LP3\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/B  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/read_prev_RNIAOGJ82/B  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/read_prev_RNI766SR4/B  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO_0\[6\]/S  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/A  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/B  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNI52BU\[73\]/A  memory_controller_0/mag_prev_RNI52BU\[73\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[62\]/C  memory_controller_0/mag_prev_RNI6UJS1\[62\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/C  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/S  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI3BABU6\[34\]/S  memory_controller_0/data_buffer_RNI3BABU6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/S  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNINVABU6\[38\]/S  memory_controller_0/data_buffer_RNINVABU6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/S  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/S  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI055BT6\[42\]/S  memory_controller_0/data_buffer_RNI055BT6\[42\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/B  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/chip_select/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/address_out\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNI74BU\[74\]/A  memory_controller_0/mag_prev_RNI74BU\[74\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[61\]/C  memory_controller_0/mag_prev_RNI6UJS1\[61\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/C  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/B  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/B  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/A  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/S  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/geig_buffer_RNILO8FB2\[1\]/B  memory_controller_0/geig_buffer_RNILO8FB2\[1\]/Y  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/A  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/Y  memory_controller_0/data_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/S  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_2_RNO_0\[0\]/A  memory_controller_0/schedule_2_RNO_0\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0AR482\[3\]/B  memory_controller_0/schedule_1_RNI0AR482\[3\]/Y  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/A  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/A  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/B  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/C  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/S  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/S  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/Y  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/A  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/Y  memory_controller_0/data_out\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/S  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/Y  memory_controller_0/data_buffer_RNISQFCT6\[2\]/A  memory_controller_0/data_buffer_RNISQFCT6\[2\]/Y  memory_controller_0/data_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/S  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/Y  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/A  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/Y  memory_controller_0/data_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/S  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/Y  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/A  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/Y  memory_controller_0/data_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/S  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/Y  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/A  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/Y  memory_controller_0/data_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNI0GB672\[2\]/B  memory_controller_0/schedule_1_RNI0GB672\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/B  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/S  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/Y  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/A  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/Y  memory_controller_0/data_out\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNI52BU\[73\]/A  memory_controller_0/mag_prev_RNI52BU\[73\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[62\]/C  memory_controller_0/mag_prev_RNI6UJS1\[62\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/C  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/B  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_5/A  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/next_write_RNO/B  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNINCPCD4\[3\]/B  memory_controller_0/mag_buffer_RNINCPCD4\[3\]/Y  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/A  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/C  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/B  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/B  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/C  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/B  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/S  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/Y  memory_controller_0/data_buffer_RNI8GABU6\[35\]/A  memory_controller_0/data_buffer_RNI8GABU6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNID20LG4\[37\]/S  memory_controller_0/mag_buffer_RNID20LG4\[37\]/Y  memory_controller_0/data_buffer_RNIIQABU6\[37\]/A  memory_controller_0/data_buffer_RNIIQABU6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/S  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/Y  memory_controller_0/data_buffer_RNIU05BU6\[24\]/A  memory_controller_0/data_buffer_RNIU05BU6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/S  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/Y  memory_controller_0/data_buffer_RNI365BU6\[25\]/A  memory_controller_0/data_buffer_RNI365BU6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/S  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/Y  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/A  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/S  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/Y  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/A  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/S  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/Y  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/A  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/S  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/Y  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/A  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/S  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/Y  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/A  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/S  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/Y  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/A  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/S  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/Y  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/A  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/S  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/Y  memory_controller_0/data_buffer_RNI310BU6\[16\]/A  memory_controller_0/data_buffer_RNI310BU6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNI74BU\[74\]/A  memory_controller_0/mag_prev_RNI74BU\[74\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[61\]/C  memory_controller_0/mag_prev_RNI6UJS1\[61\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/C  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/B  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/S  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/Y  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/A  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/Y  memory_controller_0/data_buffer_RNO\[22\]/A  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/S  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/Y  memory_controller_0/data_buffer_RNI8GABU6\[35\]/A  memory_controller_0/data_buffer_RNI8GABU6\[35\]/Y  memory_controller_0/data_buffer_RNO\[35\]/A  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNID20LG4\[37\]/S  memory_controller_0/mag_buffer_RNID20LG4\[37\]/Y  memory_controller_0/data_buffer_RNIIQABU6\[37\]/A  memory_controller_0/data_buffer_RNIIQABU6\[37\]/Y  memory_controller_0/data_buffer_RNO\[37\]/A  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/S  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/Y  memory_controller_0/data_buffer_RNIU05BU6\[24\]/A  memory_controller_0/data_buffer_RNIU05BU6\[24\]/Y  memory_controller_0/data_buffer_RNO\[24\]/A  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/S  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/Y  memory_controller_0/data_buffer_RNI365BU6\[25\]/A  memory_controller_0/data_buffer_RNI365BU6\[25\]/Y  memory_controller_0/data_buffer_RNO\[25\]/A  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/S  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/Y  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/A  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/Y  memory_controller_0/data_buffer_RNO\[26\]/A  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/S  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/Y  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/A  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/Y  memory_controller_0/data_buffer_RNO\[27\]/A  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/S  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/Y  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/A  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/Y  memory_controller_0/data_buffer_RNO\[28\]/A  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/S  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/Y  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/A  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/Y  memory_controller_0/data_buffer_RNO\[29\]/A  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/S  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/Y  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/A  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/Y  memory_controller_0/data_buffer_RNO\[30\]/A  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/S  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/Y  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/A  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/Y  memory_controller_0/data_buffer_RNO\[31\]/A  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/S  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/Y  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/A  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/Y  memory_controller_0/data_buffer_RNO\[33\]/A  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/S  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/Y  memory_controller_0/data_buffer_RNI310BU6\[16\]/A  memory_controller_0/data_buffer_RNI310BU6\[16\]/Y  memory_controller_0/data_buffer_RNO\[16\]/A  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/A  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/S  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/A  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/S  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/Y  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/A  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNID64LG4\[46\]/S  memory_controller_0/mag_buffer_RNID64LG4\[46\]/Y  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/A  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/S  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/Y  memory_controller_0/data_buffer_RNINVABU6\[38\]/A  memory_controller_0/data_buffer_RNINVABU6\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/read_prev_RNIAR8482/C  memory_controller_0/read_prev_RNIAR8482/Y  memory_controller_0/schedule_1_RNI9KO292\[2\]/A  memory_controller_0/schedule_1_RNI9KO292\[2\]/Y  memory_controller_0/busy_hold_RNIQHTTG2/C  memory_controller_0/busy_hold_RNIQHTTG2/Y  memory_controller_0/write_count_RNI25V177\[0\]/A  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/S  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/Y  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/A  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/S  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/Y  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/A  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/S  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/Y  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/A  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/S  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/Y  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/A  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/S  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/Y  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/A  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/S  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/Y  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/A  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/S  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/Y  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/A  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/S  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/Y  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/A  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/S  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/Y  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/A  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/S  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/Y  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/A  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/S  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/Y  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/A  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/S  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/Y  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/A  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/S  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/Y  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/A  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/S  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/Y  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/A  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/S  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/Y  memory_controller_0/data_buffer_RNICMOAU6\[69\]/A  memory_controller_0/data_buffer_RNICMOAU6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/S  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/Y  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/A  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/S  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/Y  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/A  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/S  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/Y  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/A  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/S  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/Y  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/A  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/S  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/Y  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/A  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/S  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/Y  memory_controller_0/data_buffer_RNI06KAU6\[57\]/A  memory_controller_0/data_buffer_RNI06KAU6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/S  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/Y  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/A  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/S  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/Y  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/A  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/Y  memory_controller_0/data_buffer_RNO\[47\]/A  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/S  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/Y  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/A  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/Y  memory_controller_0/data_buffer_RNO\[41\]/A  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/S  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/Y  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/A  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/Y  memory_controller_0/data_buffer_RNO\[63\]/A  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/S  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/Y  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/A  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/Y  memory_controller_0/data_buffer_RNO\[49\]/A  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/S  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/Y  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/A  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/Y  memory_controller_0/data_buffer_RNO\[43\]/A  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/S  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/Y  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/A  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/Y  memory_controller_0/data_buffer_RNO\[51\]/A  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/S  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/Y  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/A  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/Y  memory_controller_0/data_buffer_RNO\[53\]/A  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/S  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/Y  memory_controller_0/data_buffer_RNI06KAU6\[57\]/A  memory_controller_0/data_buffer_RNI06KAU6\[57\]/Y  memory_controller_0/data_buffer_RNO\[57\]/A  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/S  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/Y  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/A  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/Y  memory_controller_0/data_buffer_RNO\[59\]/A  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2_0\[5\]/A  memory_controller_0/schedule_RNI41KQJ2_0\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/A  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/S  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/Y  memory_controller_0/data_buffer_RNICLNAU6\[61\]/A  memory_controller_0/data_buffer_RNICLNAU6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/S  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/Y  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/A  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/S  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/Y  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/A  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/A  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/S  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/Y  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/A  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/S  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/Y  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/A  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/C  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_6/A  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_0_RNIF1076\[7\]/A  memory_controller_0/schedule_0_RNIF1076\[7\]/Y  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/C  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/A  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNIL9BA2\[2\]/B  memory_controller_0/schedule_1_RNIL9BA2\[2\]/Y  memory_controller_0/write_count_RNIQ0LP3\[0\]/A  memory_controller_0/write_count_RNIQ0LP3\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/B  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/S  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[47\]/S  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[2\]/S  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[9\]/S  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[3\]/S  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[8\]/S  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[17\]/S  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[15\]/S  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[12\]/S  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[11\]/S  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[10\]/S  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[25\]/S  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[14\]/S  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[13\]/S  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[16\]/S  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[18\]/S  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[20\]/S  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[21\]/S  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[22\]/S  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[23\]/S  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[24\]/S  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[26\]/S  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/A  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO\[19\]/S  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[35\]/S  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[31\]/S  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[51\]/S  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[45\]/S  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[39\]/S  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[29\]/S  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[1\]/S  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[0\]/S  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[63\]/S  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[37\]/S  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[57\]/S  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[27\]/S  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[28\]/S  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[30\]/S  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[33\]/S  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[41\]/S  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[43\]/S  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[49\]/S  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[53\]/S  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[55\]/S  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[59\]/S  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[61\]/S  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNIL9BA2\[2\]/B  memory_controller_0/schedule_1_RNIL9BA2\[2\]/Y  memory_controller_0/write_count_RNIQ0LP3\[0\]/A  memory_controller_0/write_count_RNIQ0LP3\[0\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/B  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/B  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNI52BU\[73\]/A  memory_controller_0/mag_prev_RNI52BU\[73\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[62\]/C  memory_controller_0/mag_prev_RNI6UJS1\[62\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/C  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/read_prev_RNIAOGJ82/B  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/read_prev_RNI766SR4/B  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[79\]/B  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[75\]/B  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[69\]/B  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[73\]/B  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[77\]/B  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[65\]/B  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[67\]/B  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/data_buffer_RNO\[71\]/B  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/A  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/C  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/B  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/B  memory_controller_0/mag_prev_RNIQOLAC1\[12\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/A  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/A  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[2\]/CLK  memory_controller_0/schedule_1\[2\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/B  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/C  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/B  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNI74BU\[74\]/A  memory_controller_0/mag_prev_RNI74BU\[74\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[61\]/C  memory_controller_0/mag_prev_RNI6UJS1\[61\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/C  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/read_prev_RNIAOGJ82/B  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/read_prev_RNI766SR4/B  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_0_RNIE0076\[6\]/B  memory_controller_0/schedule_0_RNIE0076\[6\]/Y  memory_controller_0/schedule_0_RNI95J4I2\[6\]/B  memory_controller_0/schedule_0_RNI95J4I2\[6\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/B  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/S  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/Y  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/B  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/C  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/S  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/S  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/S  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/S  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/S  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/S  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/S  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNICMOAU6\[69\]/S  memory_controller_0/data_buffer_RNICMOAU6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/S  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/S  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/S  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/S  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI06KAU6\[57\]/S  memory_controller_0/data_buffer_RNI06KAU6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/S  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/S  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/S  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/S  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/S  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI8GABU6\[35\]/S  memory_controller_0/data_buffer_RNI8GABU6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIIQABU6\[37\]/S  memory_controller_0/data_buffer_RNIIQABU6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/S  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI365BU6\[25\]/S  memory_controller_0/data_buffer_RNI365BU6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/S  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/S  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/S  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/S  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/S  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/S  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/S  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_0\[0\]/A  memory_controller_0/write_count_RNINC2ED2_0\[0\]/Y  memory_controller_0/data_buffer_RNI3BABU6\[34\]/S  memory_controller_0/data_buffer_RNI3BABU6\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/S  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/S  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/S  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIU05BU6\[24\]/S  memory_controller_0/data_buffer_RNIU05BU6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNI310BU6\[16\]/S  memory_controller_0/data_buffer_RNI310BU6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/S  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/Y  memory_controller_0/data_buffer_RNO\[63\]/B  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/S  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/S  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/S  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNICMOAU6\[69\]/S  memory_controller_0/data_buffer_RNICMOAU6\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/S  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/Y  memory_controller_0/data_buffer_RNO\[49\]/B  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/B  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/Y  memory_controller_0/data_out_RNO\[6\]/C  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/S  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/S  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNISQFCT6\[2\]/S  memory_controller_0/data_buffer_RNISQFCT6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/S  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/S  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/S  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/S  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/S  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/S  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/S  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/S  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/S  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/S  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/S  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNINC2ED2\[0\]/A  memory_controller_0/write_count_RNINC2ED2\[0\]/Y  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/S  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/S  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/S  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNICLNAU6\[61\]/S  memory_controller_0/data_buffer_RNICLNAU6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_buffer_RNICLNAU6\[61\]/S  memory_controller_0/data_buffer_RNICLNAU6\[61\]/Y  memory_controller_0/data_buffer_RNO\[61\]/A  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI7AUF42\[46\]/S  memory_controller_0/mag_buffer_RNI7AUF42\[46\]/Y  memory_controller_0/mag_buffer_RNID64LG4\[46\]/B  memory_controller_0/mag_buffer_RNID64LG4\[46\]/Y  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/A  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNIRTTF42\[40\]/S  memory_controller_0/mag_buffer_RNIRTTF42\[40\]/Y  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/B  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/Y  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/A  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI9ASF42\[38\]/S  memory_controller_0/mag_buffer_RNI9ASF42\[38\]/Y  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/B  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/Y  memory_controller_0/data_buffer_RNINVABU6\[38\]/A  memory_controller_0/data_buffer_RNINVABU6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI12SF42\[34\]/S  memory_controller_0/mag_buffer_RNI12SF42\[34\]/Y  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/B  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/Y  memory_controller_0/data_buffer_RNI3BABU6\[34\]/A  memory_controller_0/data_buffer_RNI3BABU6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI36UF42\[44\]/S  memory_controller_0/mag_buffer_RNI36UF42\[44\]/Y  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/B  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/A  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNIV1UF42\[42\]/S  memory_controller_0/mag_buffer_RNIV1UF42\[42\]/Y  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/A  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/Y  memory_controller_0/data_buffer_RNI055BT6\[42\]/A  memory_controller_0/data_buffer_RNI055BT6\[42\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/B  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI56SF42\[36\]/S  memory_controller_0/mag_buffer_RNI56SF42\[36\]/Y  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/A  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/Y  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/A  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/B  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_0_RNIE0076\[6\]/B  memory_controller_0/schedule_0_RNIE0076\[6\]/Y  memory_controller_0/schedule_0_RNII1K1Q2\[6\]/C  memory_controller_0/schedule_0_RNII1K1Q2\[6\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/A  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNIRPPF42\[22\]/S  memory_controller_0/mag_buffer_RNIRPPF42\[22\]/Y  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/B  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/Y  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/A  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/B  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/A  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/mag_buffer_RNINCPCD4\[3\]/B  memory_controller_0/mag_buffer_RNINCPCD4\[3\]/Y  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/A  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/Y  memory_controller_0/data_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/A  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/B  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_cycle_RNIIARQ1/B  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/C  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/A  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/data_out\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/S  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/Y  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/A  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/Y  memory_controller_0/data_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/S  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/Y  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/A  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/Y  memory_controller_0/data_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/S  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/Y  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/A  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/Y  memory_controller_0/data_out\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/S  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/Y  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/A  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/Y  memory_controller_0/data_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/C  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/cmd_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNITTRF42\[32\]/S  memory_controller_0/mag_buffer_RNITTRF42\[32\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/A  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/schedule_1_RNIARD04\[2\]/B  memory_controller_0/schedule_1_RNIARD04\[2\]/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/B  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNI4E3C42\[2\]/C  memory_controller_0/schedule_1_RNI4E3C42\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[2\]/B  memory_controller_0/schedule_1_RNI0DJL72\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/B  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75/B  memory_controller_0/busy_hold_RNIR3MH75/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/C  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/B  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/C  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75/B  memory_controller_0/busy_hold_RNIR3MH75/Y  memory_controller_0/cmd_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/read_prev_RNIGV1T1/C  memory_controller_0/read_prev_RNIGV1T1/Y  memory_controller_0/read_prev_RNI56LM4/A  memory_controller_0/read_prev_RNI56LM4/Y  memory_controller_0/read_prev_RNIAOGJ82/A  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/read_prev_RNI766SR4/B  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI59003\[44\]/S  memory_controller_0/geig_buffer_RNI59003\[44\]/Y  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/A  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/A  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI15003\[42\]/S  memory_controller_0/geig_buffer_RNI15003\[42\]/Y  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/B  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/Y  memory_controller_0/data_buffer_RNI055BT6\[42\]/A  memory_controller_0/data_buffer_RNI055BT6\[42\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/B  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI79UV2\[36\]/S  memory_controller_0/geig_buffer_RNI79UV2\[36\]/Y  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/B  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/Y  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/A  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIBDUV2\[38\]/S  memory_controller_0/geig_buffer_RNIBDUV2\[38\]/Y  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/A  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/Y  memory_controller_0/data_buffer_RNINVABU6\[38\]/A  memory_controller_0/data_buffer_RNINVABU6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIT0003\[40\]/S  memory_controller_0/geig_buffer_RNIT0003\[40\]/Y  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/A  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/Y  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/A  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI35UV2\[34\]/S  memory_controller_0/geig_buffer_RNI35UV2\[34\]/Y  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/A  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/Y  memory_controller_0/data_buffer_RNI3BABU6\[34\]/A  memory_controller_0/data_buffer_RNI3BABU6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI9D003\[46\]/S  memory_controller_0/geig_buffer_RNI9D003\[46\]/Y  memory_controller_0/mag_buffer_RNID64LG4\[46\]/A  memory_controller_0/mag_buffer_RNID64LG4\[46\]/Y  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/A  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIRKDA3\[6\]/S  memory_controller_0/geig_buffer_RNIRKDA3\[6\]/Y  memory_controller_0/geig_buffer_RNILIAJ7\[6\]/C  memory_controller_0/geig_buffer_RNILIAJ7\[6\]/Y  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/C  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[3\]/CLK  memory_controller_0/schedule_1\[3\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/B  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/B  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/num_cycles\[0\]/CLK  memory_controller_0/num_cycles\[0\]/Q  memory_controller_0/num_cycles_RNIIREP\[0\]/A  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/schedule_1_RNIBFHNA2\[2\]/B  memory_controller_0/schedule_1_RNIBFHNA2\[2\]/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/A  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNITSRV2\[22\]/S  memory_controller_0/geig_buffer_RNITSRV2\[22\]/Y  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/A  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/Y  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/A  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/B  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_cycle_RNIIARQ1/B  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/A  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/data_out_RNO\[6\]/B  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/read_prev_RNIAOGJ82/B  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/schedule_1_RNI9H0I92\[2\]/B  memory_controller_0/schedule_1_RNI9H0I92\[2\]/Y  memory_controller_0/busy_hold_RNIQE5DH2_0/A  memory_controller_0/busy_hold_RNIQE5DH2_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIL9BA2\[2\]/A  memory_controller_0/schedule_1_RNIL9BA2\[2\]/Y  memory_controller_0/write_count_RNIQ0LP3\[0\]/A  memory_controller_0/write_count_RNIQ0LP3\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/B  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_out_RNO\[4\]/B  memory_controller_0/data_out_RNO\[4\]/Y  memory_controller_0/data_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_out_RNO\[7\]/B  memory_controller_0/data_out_RNO\[7\]/Y  memory_controller_0/data_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/A  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/data_out_RNO\[5\]/B  memory_controller_0/data_out_RNO\[5\]/Y  memory_controller_0/data_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNI52BU\[73\]/A  memory_controller_0/mag_prev_RNI52BU\[73\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[62\]/C  memory_controller_0/mag_prev_RNI6UJS1\[62\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/C  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI7AUF42\[46\]/S  memory_controller_0/mag_buffer_RNI7AUF42\[46\]/Y  memory_controller_0/mag_buffer_RNID64LG4\[46\]/B  memory_controller_0/mag_buffer_RNID64LG4\[46\]/Y  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/A  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNI0AR482\[3\]/A  memory_controller_0/schedule_1_RNI0AR482\[3\]/Y  memory_controller_0/schedule_2_RNO_0\[1\]/B  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/read_prev_RNI56LM4/C  memory_controller_0/read_prev_RNI56LM4/Y  memory_controller_0/read_prev_RNIAOGJ82/A  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/read_prev_RNI766SR4/B  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/C  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/B  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNIL9BA2\[2\]/B  memory_controller_0/schedule_1_RNIL9BA2\[2\]/Y  memory_controller_0/read_prev_RNIAR8482/A  memory_controller_0/read_prev_RNIAR8482/Y  memory_controller_0/schedule_1_RNI9KO292\[2\]/A  memory_controller_0/schedule_1_RNI9KO292\[2\]/Y  memory_controller_0/busy_hold_RNIQHTTG2/C  memory_controller_0/busy_hold_RNIQHTTG2/Y  memory_controller_0/write_count_RNI25V177\[0\]/A  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/A  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/C  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNI5N9F1\[0\]/A  memory_controller_0/write_count_RNI5N9F1\[0\]/Y  memory_controller_0/write_count_RNIQ0LP3\[0\]/B  memory_controller_0/write_count_RNIQ0LP3\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/B  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/read_prev_RNIAOGJ82/B  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/schedule_1_RNI9H0I92\[2\]/B  memory_controller_0/schedule_1_RNI9H0I92\[2\]/Y  memory_controller_0/busy_hold_RNIQE5DH2/A  memory_controller_0/busy_hold_RNIQE5DH2/Y  memory_controller_0/next_read_RNO/B  memory_controller_0/next_read_RNO/Y  memory_controller_0/next_read/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNI74BU\[74\]/A  memory_controller_0/mag_prev_RNI74BU\[74\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[61\]/C  memory_controller_0/mag_prev_RNI6UJS1\[61\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/C  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI7AUF42\[46\]/S  memory_controller_0/mag_buffer_RNI7AUF42\[46\]/Y  memory_controller_0/mag_buffer_RNID64LG4\[46\]/B  memory_controller_0/mag_buffer_RNID64LG4\[46\]/Y  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/A  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNI10QF42\[25\]/S  memory_controller_0/mag_buffer_RNI10QF42\[25\]/Y  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/B  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/Y  memory_controller_0/data_buffer_RNI365BU6\[25\]/A  memory_controller_0/data_buffer_RNI365BU6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNIVTPF42\[24\]/S  memory_controller_0/mag_buffer_RNIVTPF42\[24\]/Y  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/B  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/Y  memory_controller_0/data_buffer_RNIU05BU6\[24\]/A  memory_controller_0/data_buffer_RNIU05BU6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNI32QF42\[26\]/S  memory_controller_0/mag_buffer_RNI32QF42\[26\]/Y  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/B  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/Y  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/A  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNI1UNF42\[16\]/S  memory_controller_0/mag_buffer_RNI1UNF42\[16\]/Y  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/B  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/Y  memory_controller_0/data_buffer_RNI310BU6\[16\]/A  memory_controller_0/data_buffer_RNI310BU6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI9CUF42\[47\]/S  memory_controller_0/mag_buffer_RNI9CUF42\[47\]/Y  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/B  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/Y  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/A  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNIDGUF42\[49\]/S  memory_controller_0/mag_buffer_RNIDGUF42\[49\]/Y  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/B  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/Y  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/A  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI14UF42\[43\]/S  memory_controller_0/mag_buffer_RNI14UF42\[43\]/Y  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/B  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/Y  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/A  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNITVTF42\[41\]/S  memory_controller_0/mag_buffer_RNITVTF42\[41\]/Y  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/B  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/Y  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/A  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI78SF42\[37\]/S  memory_controller_0/mag_buffer_RNI78SF42\[37\]/Y  memory_controller_0/mag_buffer_RNID20LG4\[37\]/B  memory_controller_0/mag_buffer_RNID20LG4\[37\]/Y  memory_controller_0/data_buffer_RNIIQABU6\[37\]/A  memory_controller_0/data_buffer_RNIIQABU6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI34SF42\[35\]/S  memory_controller_0/mag_buffer_RNI34SF42\[35\]/Y  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/B  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/Y  memory_controller_0/data_buffer_RNI8GABU6\[35\]/A  memory_controller_0/data_buffer_RNI8GABU6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNIVVRF42\[33\]/S  memory_controller_0/mag_buffer_RNIVVRF42\[33\]/Y  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/B  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/Y  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/A  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNIRRRF42\[31\]/S  memory_controller_0/mag_buffer_RNIRRRF42\[31\]/Y  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/B  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/Y  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/A  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNIPPRF42\[30\]/S  memory_controller_0/mag_buffer_RNIPPRF42\[30\]/Y  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/B  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/Y  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/A  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI98QF42\[29\]/S  memory_controller_0/mag_buffer_RNI98QF42\[29\]/Y  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/B  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/Y  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/A  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI76QF42\[28\]/S  memory_controller_0/mag_buffer_RNI76QF42\[28\]/Y  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/B  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/Y  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/A  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI54QF42\[27\]/S  memory_controller_0/mag_buffer_RNI54QF42\[27\]/Y  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/B  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/Y  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/A  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292_0/C  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNI59K742\[9\]/S  memory_controller_0/mag_buffer_RNI59K742\[9\]/Y  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/B  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/Y  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/A  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNINJNF42\[11\]/S  memory_controller_0/mag_buffer_RNINJNF42\[11\]/Y  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/B  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/Y  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/A  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNIRNNF42\[13\]/S  memory_controller_0/mag_buffer_RNIRNNF42\[13\]/Y  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/B  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/Y  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/A  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNI37K742\[8\]/S  memory_controller_0/mag_buffer_RNI37K742\[8\]/Y  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/B  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/Y  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/A  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNITRPF42\[23\]/S  memory_controller_0/mag_buffer_RNITRPF42\[23\]/Y  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/B  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/Y  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/A  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNIPNPF42\[21\]/S  memory_controller_0/mag_buffer_RNIPNPF42\[21\]/Y  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/B  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/Y  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/A  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNINLPF42\[20\]/S  memory_controller_0/mag_buffer_RNINLPF42\[20\]/Y  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/B  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/Y  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/A  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNI74OF42\[19\]/S  memory_controller_0/mag_buffer_RNI74OF42\[19\]/Y  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/A  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/Y  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/A  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNI52OF42\[18\]/S  memory_controller_0/mag_buffer_RNI52OF42\[18\]/Y  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/A  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/Y  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/A  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNI30OF42\[17\]/S  memory_controller_0/mag_buffer_RNI30OF42\[17\]/Y  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/A  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/Y  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/A  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNI58UF42\[45\]/S  memory_controller_0/mag_buffer_RNI58UF42\[45\]/Y  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/A  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/Y  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/A  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_0\[12\]/Y  memory_controller_0/mag_buffer_RNIBCSF42\[39\]/S  memory_controller_0/mag_buffer_RNIBCSF42\[39\]/Y  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/A  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/Y  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/A  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/read_prev_RNIGV1T1/B  memory_controller_0/read_prev_RNIGV1T1/Y  memory_controller_0/read_prev_RNI56LM4/A  memory_controller_0/read_prev_RNI56LM4/Y  memory_controller_0/read_prev_RNIAOGJ82/A  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/read_prev_RNI766SR4/B  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNINQJ742\[0\]/S  memory_controller_0/mag_buffer_RNINQJ742\[0\]/Y  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/A  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/Y  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/A  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIPSJ742\[2\]/S  memory_controller_0/mag_buffer_RNIPSJ742\[2\]/Y  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/A  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/Y  memory_controller_0/data_buffer_RNISQFCT6\[2\]/A  memory_controller_0/data_buffer_RNISQFCT6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNITPNF42\[14\]/S  memory_controller_0/mag_buffer_RNITPNF42\[14\]/Y  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/A  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/Y  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/A  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNILHNF42\[10\]/S  memory_controller_0/mag_buffer_RNILHNF42\[10\]/Y  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/A  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/Y  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/A  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNIPLNF42\[12\]/S  memory_controller_0/mag_buffer_RNIPLNF42\[12\]/Y  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/A  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/Y  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/A  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNIVRNF42\[15\]/S  memory_controller_0/mag_buffer_RNIVRNF42\[15\]/Y  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/A  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/Y  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/A  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/C  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_cycle_RNIIARQ1/B  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/S  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/Y  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/B  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/C  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNI182G42\[61\]/S  memory_controller_0/mag_buffer_RNI182G42\[61\]/Y  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/B  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/Y  memory_controller_0/data_buffer_RNICLNAU6\[61\]/A  memory_controller_0/data_buffer_RNICLNAU6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_3\[12\]/Y  memory_controller_0/mag_buffer_RNIQTJ742\[3\]/S  memory_controller_0/mag_buffer_RNIQTJ742\[3\]/Y  memory_controller_0/mag_buffer_RNINCPCD4\[3\]/A  memory_controller_0/mag_buffer_RNINCPCD4\[3\]/Y  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/A  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNIHO2G42\[69\]/S  memory_controller_0/mag_buffer_RNIHO2G42\[69\]/Y  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/B  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/Y  memory_controller_0/data_buffer_RNICMOAU6\[69\]/A  memory_controller_0/data_buffer_RNICMOAU6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNI3C4G42\[71\]/S  memory_controller_0/mag_buffer_RNI3C4G42\[71\]/Y  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/B  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/Y  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/A  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNIBK4G42\[75\]/S  memory_controller_0/mag_buffer_RNIBK4G42\[75\]/Y  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/B  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/Y  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/A  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNIJS4G42\[79\]/S  memory_controller_0/mag_buffer_RNIJS4G42\[79\]/Y  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/B  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/Y  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/A  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNI9G2G42\[65\]/S  memory_controller_0/mag_buffer_RNI9G2G42\[65\]/Y  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/B  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/Y  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/A  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNI5C2G42\[63\]/S  memory_controller_0/mag_buffer_RNI5C2G42\[63\]/Y  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/B  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/Y  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/A  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNIDK2G42\[67\]/S  memory_controller_0/mag_buffer_RNIDK2G42\[67\]/Y  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/B  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/Y  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/A  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNIFK0G42\[59\]/S  memory_controller_0/mag_buffer_RNIFK0G42\[59\]/Y  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/B  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/Y  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/A  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNIBG0G42\[57\]/S  memory_controller_0/mag_buffer_RNIBG0G42\[57\]/Y  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/B  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/Y  memory_controller_0/data_buffer_RNI06KAU6\[57\]/A  memory_controller_0/data_buffer_RNI06KAU6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNI380G42\[53\]/S  memory_controller_0/mag_buffer_RNI380G42\[53\]/Y  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/B  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/Y  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/A  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNIV30G42\[51\]/S  memory_controller_0/mag_buffer_RNIV30G42\[51\]/Y  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/B  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/Y  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/A  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/read_prev_RNIAOGJ82/B  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/schedule_1_RNI9H0I92\[2\]/B  memory_controller_0/schedule_1_RNI9H0I92\[2\]/Y  memory_controller_0/busy_hold_RNIQE5DH2_0/A  memory_controller_0/busy_hold_RNIQE5DH2_0/Y  memory_controller_0/next_read_RNO/A  memory_controller_0/next_read_RNO/Y  memory_controller_0/next_read/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNI7G4G42\[73\]/S  memory_controller_0/mag_buffer_RNI7G4G42\[73\]/Y  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/A  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/Y  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/A  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNI7C0G42\[55\]/S  memory_controller_0/mag_buffer_RNI7C0G42\[55\]/Y  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/A  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/Y  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/A  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/A  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/mag_buffer_RNIFO4G42\[77\]/S  memory_controller_0/mag_buffer_RNIFO4G42\[77\]/Y  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/B  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/Y  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/A  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[16\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNIL9BA2\[2\]/B  memory_controller_0/schedule_1_RNIL9BA2\[2\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/A  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/A  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/C  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_0/B  memory_controller_0/busy_hold_RNIFRK4C2_0/Y  memory_controller_0/data_buffer_RNO_0\[32\]/B  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/B  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/S  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/Y  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/B  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/C  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/A  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/B  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/A  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/C  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/C  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/C  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/C  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[52\]/B  memory_controller_0/data_buffer_RNO_3\[52\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/C  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI75QV2\[18\]/S  memory_controller_0/geig_buffer_RNI75QV2\[18\]/Y  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/B  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/Y  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/A  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI97QV2\[19\]/S  memory_controller_0/geig_buffer_RNI97QV2\[19\]/Y  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/B  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/Y  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/A  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI53QV2\[17\]/S  memory_controller_0/geig_buffer_RNI53QV2\[17\]/Y  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/B  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/Y  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/A  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI7B003\[45\]/S  memory_controller_0/geig_buffer_RNI7B003\[45\]/Y  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/B  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/Y  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/A  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIF81V2\[55\]/S  memory_controller_0/geig_buffer_RNIF81V2\[55\]/Y  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/B  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/Y  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/A  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIDFUV2\[39\]/S  memory_controller_0/geig_buffer_RNIDFUV2\[39\]/Y  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/B  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/Y  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/A  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer_RNINKPV2\[10\]/S  memory_controller_0/geig_buffer_RNINKPV2\[10\]/Y  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/B  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/Y  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/A  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIVSPV2\[14\]/S  memory_controller_0/geig_buffer_RNIVSPV2\[14\]/Y  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/B  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/Y  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/A  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI1VPV2\[15\]/S  memory_controller_0/geig_buffer_RNI1VPV2\[15\]/Y  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/B  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/Y  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/A  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI31QV2\[16\]/S  memory_controller_0/geig_buffer_RNI31QV2\[16\]/Y  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/A  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/Y  memory_controller_0/data_buffer_RNI310BU6\[16\]/A  memory_controller_0/data_buffer_RNI310BU6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIROPV2\[12\]/S  memory_controller_0/geig_buffer_RNIROPV2\[12\]/Y  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/B  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/Y  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/A  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI11SV2\[24\]/S  memory_controller_0/geig_buffer_RNI11SV2\[24\]/Y  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/A  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/Y  memory_controller_0/data_buffer_RNIU05BU6\[24\]/A  memory_controller_0/data_buffer_RNIU05BU6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI33SV2\[25\]/S  memory_controller_0/geig_buffer_RNI33SV2\[25\]/Y  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/A  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/Y  memory_controller_0/data_buffer_RNI365BU6\[25\]/A  memory_controller_0/data_buffer_RNI365BU6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI55SV2\[26\]/S  memory_controller_0/geig_buffer_RNI55SV2\[26\]/Y  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/A  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/Y  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/A  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI77SV2\[27\]/S  memory_controller_0/geig_buffer_RNI77SV2\[27\]/Y  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/A  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/Y  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/A  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI99SV2\[28\]/S  memory_controller_0/geig_buffer_RNI99SV2\[28\]/Y  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/A  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/Y  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/A  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIBBSV2\[29\]/S  memory_controller_0/geig_buffer_RNIBBSV2\[29\]/Y  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/A  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/Y  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/A  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIRSTV2\[30\]/S  memory_controller_0/geig_buffer_RNIRSTV2\[30\]/Y  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/A  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/Y  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/A  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNITUTV2\[31\]/S  memory_controller_0/geig_buffer_RNITUTV2\[31\]/Y  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/A  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/Y  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/A  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI13UV2\[33\]/S  memory_controller_0/geig_buffer_RNI13UV2\[33\]/Y  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/A  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/Y  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/A  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI57UV2\[35\]/S  memory_controller_0/geig_buffer_RNI57UV2\[35\]/Y  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/A  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/Y  memory_controller_0/data_buffer_RNI8GABU6\[35\]/A  memory_controller_0/data_buffer_RNI8GABU6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI9BUV2\[37\]/S  memory_controller_0/geig_buffer_RNI9BUV2\[37\]/Y  memory_controller_0/mag_buffer_RNID20LG4\[37\]/A  memory_controller_0/mag_buffer_RNID20LG4\[37\]/Y  memory_controller_0/data_buffer_RNIIQABU6\[37\]/A  memory_controller_0/data_buffer_RNIIQABU6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIV2003\[41\]/S  memory_controller_0/geig_buffer_RNIV2003\[41\]/Y  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/A  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/Y  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/A  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI37003\[43\]/S  memory_controller_0/geig_buffer_RNI37003\[43\]/Y  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/A  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/Y  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/A  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIBF003\[47\]/S  memory_controller_0/geig_buffer_RNIBF003\[47\]/Y  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/A  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/Y  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/A  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/S  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/Y  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/A  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/Y  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/A  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIB41V2\[51\]/S  memory_controller_0/geig_buffer_RNIB41V2\[51\]/Y  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/A  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/Y  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/A  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNID61V2\[53\]/S  memory_controller_0/geig_buffer_RNID61V2\[53\]/Y  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/A  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/Y  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/A  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIHA1V2\[57\]/S  memory_controller_0/geig_buffer_RNIHA1V2\[57\]/Y  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/A  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/Y  memory_controller_0/data_buffer_RNI06KAU6\[57\]/A  memory_controller_0/data_buffer_RNI06KAU6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIJC1V2\[59\]/S  memory_controller_0/geig_buffer_RNIJC1V2\[59\]/Y  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/A  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/Y  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/A  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/C  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer_RNIPMPV2\[11\]/S  memory_controller_0/geig_buffer_RNIPMPV2\[11\]/Y  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/A  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/Y  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/A  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNITQPV2\[13\]/S  memory_controller_0/geig_buffer_RNITQPV2\[13\]/Y  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/A  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/Y  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/A  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIPORV2\[20\]/S  memory_controller_0/geig_buffer_RNIPORV2\[20\]/Y  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/A  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/Y  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/A  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIRQRV2\[21\]/S  memory_controller_0/geig_buffer_RNIRQRV2\[21\]/Y  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/A  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/Y  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/A  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIVURV2\[23\]/S  memory_controller_0/geig_buffer_RNIVURV2\[23\]/Y  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/A  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/Y  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/A  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIC62V2\[61\]/S  memory_controller_0/geig_buffer_RNIC62V2\[61\]/Y  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/A  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/Y  memory_controller_0/data_buffer_RNICLNAU6\[61\]/A  memory_controller_0/data_buffer_RNICLNAU6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/B  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIFA3V2\[73\]/S  memory_controller_0/geig_buffer_RNIFA3V2\[73\]/Y  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/B  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/Y  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/A  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/read_prev_RNI1K3K15/C  memory_controller_0/read_prev_RNI1K3K15/Y  memory_controller_0/schedule_1_RNO\[2\]/B  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNINGDA3\[2\]/S  memory_controller_0/geig_buffer_RNINGDA3\[2\]/Y  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/B  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/Y  memory_controller_0/data_buffer_RNISQFCT6\[2\]/A  memory_controller_0/data_buffer_RNISQFCT6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNILEDA3\[0\]/S  memory_controller_0/geig_buffer_RNILEDA3\[0\]/Y  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/B  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/Y  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/A  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIE82V2\[63\]/S  memory_controller_0/geig_buffer_RNIE82V2\[63\]/Y  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/A  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/Y  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/A  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIGA2V2\[65\]/S  memory_controller_0/geig_buffer_RNIGA2V2\[65\]/Y  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/A  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/Y  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/A  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIIC2V2\[67\]/S  memory_controller_0/geig_buffer_RNIIC2V2\[67\]/Y  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/A  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/Y  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/A  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIKE2V2\[69\]/S  memory_controller_0/geig_buffer_RNIKE2V2\[69\]/Y  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/A  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/Y  memory_controller_0/data_buffer_RNICMOAU6\[69\]/A  memory_controller_0/data_buffer_RNICMOAU6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNID83V2\[71\]/S  memory_controller_0/geig_buffer_RNID83V2\[71\]/Y  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/A  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/Y  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/A  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIHC3V2\[75\]/S  memory_controller_0/geig_buffer_RNIHC3V2\[75\]/Y  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/A  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/Y  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/A  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNILG3V2\[79\]/S  memory_controller_0/geig_buffer_RNILG3V2\[79\]/Y  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/A  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/Y  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/A  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNI5VDA3\[8\]/S  memory_controller_0/geig_buffer_RNI5VDA3\[8\]/Y  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/A  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/Y  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/A  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNI71EA3\[9\]/S  memory_controller_0/geig_buffer_RNI71EA3\[9\]/Y  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/A  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/Y  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/A  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIV52G42\[60\]/S  memory_controller_0/mag_buffer_RNIV52G42\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/B  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI6HCE1\[3\]/B  memory_controller_0/schedule_1_RNI6HCE1\[3\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/A  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIJE3V2\[77\]/S  memory_controller_0/geig_buffer_RNIJE3V2\[77\]/Y  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/A  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/Y  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/A  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI5E4G42\[72\]/S  memory_controller_0/mag_buffer_RNI5E4G42\[72\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/A  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIFM2G42\[68\]/S  memory_controller_0/mag_buffer_RNIFM2G42\[68\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/A  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI1A4G42\[70\]/S  memory_controller_0/mag_buffer_RNI1A4G42\[70\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/A  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI9I4G42\[74\]/S  memory_controller_0/mag_buffer_RNI9I4G42\[74\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/A  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIHQ4G42\[78\]/S  memory_controller_0/mag_buffer_RNIHQ4G42\[78\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/A  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIDM4G42\[76\]/S  memory_controller_0/mag_buffer_RNIDM4G42\[76\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/A  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIBI2G42\[66\]/S  memory_controller_0/mag_buffer_RNIBI2G42\[66\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/A  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI7E2G42\[64\]/S  memory_controller_0/mag_buffer_RNI7E2G42\[64\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/A  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIV8R482\[2\]/A  memory_controller_0/schedule_1_RNIV8R482\[2\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/B  memory_controller_0/schedule_1_RNIQ3JTB2\[3\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/B  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/B  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs0_RNO/A  sram_interface_0/srbs0_RNO/Y  sram_interface_0/srbs0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI160G42\[52\]/S  memory_controller_0/mag_buffer_RNI160G42\[52\]/Y  memory_controller_0/data_buffer_RNO_1\[52\]/B  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI5A0G42\[54\]/S  memory_controller_0/mag_buffer_RNI5A0G42\[54\]/Y  memory_controller_0/data_buffer_RNO_1\[54\]/B  memory_controller_0/data_buffer_RNO_1\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/B  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI9E0G42\[56\]/S  memory_controller_0/mag_buffer_RNI9E0G42\[56\]/Y  memory_controller_0/data_buffer_RNO_1\[56\]/B  memory_controller_0/data_buffer_RNO_1\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIDI0G42\[58\]/S  memory_controller_0/mag_buffer_RNIDI0G42\[58\]/Y  memory_controller_0/data_buffer_RNO_1\[58\]/B  memory_controller_0/data_buffer_RNO_1\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI3A2G42\[62\]/S  memory_controller_0/mag_buffer_RNI3A2G42\[62\]/Y  memory_controller_0/data_buffer_RNO_1\[62\]/B  memory_controller_0/data_buffer_RNO_1\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer_RNIBEUF42\[48\]/S  memory_controller_0/mag_buffer_RNIBEUF42\[48\]/Y  memory_controller_0/data_buffer_RNO_1\[48\]/B  memory_controller_0/data_buffer_RNO_1\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer_RNIT10G42\[50\]/S  memory_controller_0/mag_buffer_RNIT10G42\[50\]/Y  memory_controller_0/data_buffer_RNO_1\[50\]/B  memory_controller_0/data_buffer_RNO_1\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIV52G42\[60\]/S  memory_controller_0/mag_buffer_RNIV52G42\[60\]/Y  memory_controller_0/data_buffer_RNO_1\[60\]/B  memory_controller_0/data_buffer_RNO_1\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/B  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/read_prev_RNIAOGJ82/B  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/schedule_1_RNI9H0I92\[2\]/B  memory_controller_0/schedule_1_RNI9H0I92\[2\]/Y  memory_controller_0/busy_hold_RNIQE5DH2/A  memory_controller_0/busy_hold_RNIQE5DH2/Y  memory_controller_0/cmd_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI5E4G42\[72\]/S  memory_controller_0/mag_buffer_RNI5E4G42\[72\]/Y  memory_controller_0/data_buffer_RNO_0\[72\]/B  memory_controller_0/data_buffer_RNO_0\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/C  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIFM2G42\[68\]/S  memory_controller_0/mag_buffer_RNIFM2G42\[68\]/Y  memory_controller_0/data_buffer_RNO_0\[68\]/B  memory_controller_0/data_buffer_RNO_0\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/C  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI1A4G42\[70\]/S  memory_controller_0/mag_buffer_RNI1A4G42\[70\]/Y  memory_controller_0/data_buffer_RNO_0\[70\]/B  memory_controller_0/data_buffer_RNO_0\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/C  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI9I4G42\[74\]/S  memory_controller_0/mag_buffer_RNI9I4G42\[74\]/Y  memory_controller_0/data_buffer_RNO_0\[74\]/B  memory_controller_0/data_buffer_RNO_0\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/C  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIHQ4G42\[78\]/S  memory_controller_0/mag_buffer_RNIHQ4G42\[78\]/Y  memory_controller_0/data_buffer_RNO_0\[78\]/B  memory_controller_0/data_buffer_RNO_0\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/C  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIDM4G42\[76\]/S  memory_controller_0/mag_buffer_RNIDM4G42\[76\]/Y  memory_controller_0/data_buffer_RNO_0\[76\]/B  memory_controller_0/data_buffer_RNO_0\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/C  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIBI2G42\[66\]/S  memory_controller_0/mag_buffer_RNIBI2G42\[66\]/Y  memory_controller_0/data_buffer_RNO_0\[66\]/B  memory_controller_0/data_buffer_RNO_0\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/C  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI7E2G42\[64\]/S  memory_controller_0/mag_buffer_RNI7E2G42\[64\]/Y  memory_controller_0/data_buffer_RNO_0\[64\]/B  memory_controller_0/data_buffer_RNO_0\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/C  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI59003\[44\]/S  memory_controller_0/geig_buffer_RNI59003\[44\]/Y  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/A  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/A  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIMFDA3\[1\]/S  memory_controller_0/geig_buffer_RNIMFDA3\[1\]/Y  memory_controller_0/geig_buffer_RNILO8FB2\[1\]/A  memory_controller_0/geig_buffer_RNILO8FB2\[1\]/Y  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/A  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[2\]/B  memory_controller_0/schedule_1_RNIRQNO3\[2\]/Y  memory_controller_0/schedule_2_RNO_0\[0\]/B  memory_controller_0/schedule_2_RNO_0\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_4\[12\]/Y  memory_controller_0/read_prev_RNIAOGJ82/B  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/B  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/schedule_1_RNI6HCE1\[3\]/A  memory_controller_0/schedule_1_RNI6HCE1\[3\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/A  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI59003\[44\]/S  memory_controller_0/geig_buffer_RNI59003\[44\]/Y  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/A  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/A  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/cmd_out12_0_I_1/B  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/un1_read_counter_2_I_1/B  sram_interface_0/un1_read_counter_2_I_1/Y  sram_interface_0/un1_read_counter_2_I_10/B  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/A  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI2KBF\[4\]/S  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/C  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIT0K742\[6\]/S  memory_controller_0/mag_buffer_RNIT0K742\[6\]/Y  memory_controller_0/data_out_RNO\[6\]/A  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_cycle_RNIIARQ1/B  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/we/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIUB081\[4\]/A  spi_mode_config2_0/tx_state_RNIUB081\[4\]/Y  spi_mode_config2_0/tx_state_RNI5V434\[3\]/C  spi_mode_config2_0/tx_state_RNI5V434\[3\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/A  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/Y  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/B  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/read_prev_RNI56LM4/B  memory_controller_0/read_prev_RNI56LM4/Y  memory_controller_0/read_prev_RNIAOGJ82/A  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/read_prev_RNI766SR4/B  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/read_prev_RNIGV1T1/C  memory_controller_0/read_prev_RNIGV1T1/Y  memory_controller_0/read_prev_RNIAR8482/B  memory_controller_0/read_prev_RNIAR8482/Y  memory_controller_0/schedule_1_RNI9KO292\[2\]/A  memory_controller_0/schedule_1_RNI9KO292\[2\]/Y  memory_controller_0/busy_hold_RNIQHTTG2/C  memory_controller_0/busy_hold_RNIQHTTG2/Y  memory_controller_0/write_count_RNI25V177\[0\]/A  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[14\]/A  geig_data_handling_0/geig_counts_RNO\[14\]/Y  geig_data_handling_0/geig_counts\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2/B  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/A  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/geig_buffer_RNILIAJ7\[6\]/B  memory_controller_0/geig_buffer_RNILIAJ7\[6\]/Y  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/C  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_1/B  memory_controller_0/busy_hold_RNIFRK4C2_1/Y  memory_controller_0/data_buffer_RNO\[47\]/S  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_2_RNIL7811\[4\]/B  memory_controller_0/schedule_2_RNIL7811\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/C  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI160G42\[52\]/S  memory_controller_0/mag_buffer_RNI160G42\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/A  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI5A0G42\[54\]/S  memory_controller_0/mag_buffer_RNI5A0G42\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/A  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI9E0G42\[56\]/S  memory_controller_0/mag_buffer_RNI9E0G42\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/A  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIDI0G42\[58\]/S  memory_controller_0/mag_buffer_RNIDI0G42\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/A  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI3A2G42\[62\]/S  memory_controller_0/mag_buffer_RNI3A2G42\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/A  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer_RNIBEUF42\[48\]/S  memory_controller_0/mag_buffer_RNIBEUF42\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/A  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer_RNIT10G42\[50\]/S  memory_controller_0/mag_buffer_RNIT10G42\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/A  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/Y  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/B  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/B  memory_controller_0/schedule_1_RNI6HCE1_0\[3\]/Y  memory_controller_0/schedule_1_RNI0DJL72\[3\]/B  memory_controller_0/schedule_1_RNI0DJL72\[3\]/Y  memory_controller_0/busy_hold_RNI4PM292/C  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_6\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIOPHN5\[0\]/A  memory_controller_0/write_count_RNIOPHN5\[0\]/Y  memory_controller_0/write_count_RNINC2ED2_1\[0\]/C  memory_controller_0/write_count_RNINC2ED2_1\[0\]/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/A  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_5/B  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE_0/A  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/busy_hold_RNI4PM292_0/A  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_cycle_RNIAA101/B  sram_interface_0/read_cycle_RNIAA101/Y  sram_interface_0/read_cycle_RNIIARQ1/A  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNIJJSH\[5\]/B  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIRNV74\[3\]/A  memory_controller_0/schedule_1_RNIRNV74\[3\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/C  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/read_prev_RNIGV1T1_0/B  memory_controller_0/read_prev_RNIGV1T1_0/Y  memory_controller_0/read_prev_RNI6D5O3/A  memory_controller_0/read_prev_RNI6D5O3/Y  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/A  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/B  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/C  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[3\]/CLK  memory_controller_0/schedule_1\[3\]/Q  memory_controller_0/schedule_RNIJJSH\[5\]/A  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/A  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNITE5592_0\[0\]/C  memory_controller_0/write_count_RNITE5592_0\[0\]/Y  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/A  memory_controller_0/write_count_RNICAQ9L4_0\[0\]/Y  memory_controller_0/data_buffer_RNO_0\[64\]/A  memory_controller_0/data_buffer_RNO_0\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/C  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_6/B  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_1/A  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/busy_hold_RNI4PM292/A  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/cmd_out12_0_I_4/B  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/B  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/C  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/S  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIREK41\[0\]/C  spi_mode_config2_0/tx_state_RNIREK41\[0\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/B  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/C  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE_0/A  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/busy_hold_RNIQHTTG2/B  memory_controller_0/busy_hold_RNIQHTTG2/Y  memory_controller_0/write_count_RNI25V177\[0\]/A  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIREK41\[0\]/B  spi_mode_config2_0/tx_state_RNIREK41\[0\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/B  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_0/B  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/busy_hold_RNI4PM292_0/A  memory_controller_0/busy_hold_RNI4PM292_0/Y  memory_controller_0/busy_hold_RNIFRK4C2_2/A  memory_controller_0/busy_hold_RNIFRK4C2_2/Y  memory_controller_0/write_count_RNI68NIP4\[0\]/B  memory_controller_0/write_count_RNI68NIP4\[0\]/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/read_prev_RNI6D5O3/B  memory_controller_0/read_prev_RNI6D5O3/Y  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/A  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/B  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNO\[13\]/A  geig_data_handling_0/geig_counts_RNO\[13\]/Y  geig_data_handling_0/geig_counts\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/A  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/write_cycle/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m3/B  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/un1_data_cntr_1_m12_s/B  i2c_interface2_0/un1_data_cntr_1_m12_s/Y  i2c_interface2_0/un1_data_cntr_1_m12/S  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[2\]/CLK  geig_data_handling_0/geig_counts\[2\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m11/B  i2c_interface2_0/un1_data_cntr_1_m11/Y  i2c_interface2_0/un1_data_cntr_1_m12_s/A  i2c_interface2_0/un1_data_cntr_1_m12_s/Y  i2c_interface2_0/un1_data_cntr_1_m12/S  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIREK41\[0\]/A  spi_mode_config2_0/tx_state_RNIREK41\[0\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/B  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI2KBF\[4\]/S  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIL7811\[4\]/A  memory_controller_0/schedule_2_RNIL7811\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/C  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIV52G42\[60\]/S  memory_controller_0/mag_buffer_RNIV52G42\[60\]/Y  memory_controller_0/mag_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI5E4G42\[72\]/S  memory_controller_0/mag_buffer_RNI5E4G42\[72\]/Y  memory_controller_0/mag_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIFM2G42\[68\]/S  memory_controller_0/mag_buffer_RNIFM2G42\[68\]/Y  memory_controller_0/mag_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI1A4G42\[70\]/S  memory_controller_0/mag_buffer_RNI1A4G42\[70\]/Y  memory_controller_0/mag_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI9I4G42\[74\]/S  memory_controller_0/mag_buffer_RNI9I4G42\[74\]/Y  memory_controller_0/mag_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIHQ4G42\[78\]/S  memory_controller_0/mag_buffer_RNIHQ4G42\[78\]/Y  memory_controller_0/mag_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIDM4G42\[76\]/S  memory_controller_0/mag_buffer_RNIDM4G42\[76\]/Y  memory_controller_0/mag_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIBI2G42\[66\]/S  memory_controller_0/mag_buffer_RNIBI2G42\[66\]/Y  memory_controller_0/mag_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI7E2G42\[64\]/S  memory_controller_0/mag_buffer_RNI7E2G42\[64\]/Y  memory_controller_0/mag_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI160G42\[52\]/S  memory_controller_0/mag_buffer_RNI160G42\[52\]/Y  memory_controller_0/mag_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI5A0G42\[54\]/S  memory_controller_0/mag_buffer_RNI5A0G42\[54\]/Y  memory_controller_0/mag_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI9E0G42\[56\]/S  memory_controller_0/mag_buffer_RNI9E0G42\[56\]/Y  memory_controller_0/mag_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIDI0G42\[58\]/S  memory_controller_0/mag_buffer_RNIDI0G42\[58\]/Y  memory_controller_0/mag_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNI3A2G42\[62\]/S  memory_controller_0/mag_buffer_RNI3A2G42\[62\]/Y  memory_controller_0/mag_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer_RNIBEUF42\[48\]/S  memory_controller_0/mag_buffer_RNIBEUF42\[48\]/Y  memory_controller_0/mag_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer_RNIT10G42\[50\]/S  memory_controller_0/mag_buffer_RNIT10G42\[50\]/Y  memory_controller_0/mag_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32\[12\]/Y  memory_controller_0/mag_buffer_RNIT0K742\[6\]/S  memory_controller_0/mag_buffer_RNIT0K742\[6\]/Y  memory_controller_0/mag_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_1\[3\]/A  memory_controller_0/schedule_1_RNIQ3JTB2_1\[3\]/Y  memory_controller_0/data_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/A  memory_controller_0/schedule_1_RNIQ3JTB2_0\[3\]/Y  memory_controller_0/data_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/A  memory_controller_0/schedule_1_RNIQ3JTB2_2\[3\]/Y  memory_controller_0/data_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/read_prev_RNIGV1T1_0/A  memory_controller_0/read_prev_RNIGV1T1_0/Y  memory_controller_0/read_prev_RNI6D5O3/A  memory_controller_0/read_prev_RNI6D5O3/Y  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/A  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/B  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/C  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/data_mode_RNIQP331\[0\]/C  i2c_interface2_0/data_mode_RNIQP331\[0\]/Y  i2c_interface2_0/state_hold_RNIG9T22\[0\]/C  i2c_interface2_0/state_hold_RNIG9T22\[0\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/B  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[20\]/A  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_1/A  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/busy_hold_RNIR3MH75_0/B  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[0\]/B  spi_mode_config2_0/miso_high_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_high_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/A  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNI1ER\[4\]/B  timestamp_0/TIMESTAMP_RNI1ER\[4\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/A  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[0\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[0\]/Y  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/C  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/Y  spi_mode_config2_0/ss_a_RNIP3EM2/B  spi_mode_config2_0/ss_a_RNIP3EM2/Y  spi_mode_config2_0/ss_a_RNIT3RK4/A  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/A  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/C  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/B  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/A  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNITE5592\[0\]/C  memory_controller_0/write_count_RNITE5592\[0\]/Y  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/S  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/Y  memory_controller_0/data_buffer_RNI3BABU6\[34\]/A  memory_controller_0/data_buffer_RNI3BABU6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/un1_read_counter_2_I_8/B  sram_interface_0/un1_read_counter_2_I_8/Y  sram_interface_0/read_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI90ST\[0\]/B  spi_mode_config2_0/miso_high_counter_RNI90ST\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI28LP1\[13\]/C  spi_mode_config2_0/miso_high_counter_RNI28LP1\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/B  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[10\]/CLK  spi_mode_config2_0/miso_high_counter\[10\]/Q  spi_mode_config2_0/miso_high_counter_RNI7DMP\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7DMP\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/B  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_cycle_3/B  sram_interface_0/read_cycle_3/Y  sram_interface_0/un1_busy21_1/A  sram_interface_0/un1_busy21_1/Y  sram_interface_0/dread\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[13\]/CLK  spi_mode_config2_0/tx_ss_counter\[13\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/B  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNI904O\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNI904O\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[2\]/C  spi_mode_config2_0/miso_high_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[3\]/C  spi_mode_config2_0/miso_high_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[4\]/C  spi_mode_config2_0/miso_high_counter_RNO\[4\]/Y  spi_mode_config2_0/miso_high_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[0\]/B  spi_mode_config2_0/state_b_RNITQEP_0\[0\]/Y  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/C  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/Y  spi_mode_config2_0/ss_a_RNIP3EM2/B  spi_mode_config2_0/ss_a_RNIP3EM2/Y  spi_mode_config2_0/ss_a_RNIT3RK4/A  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNIGV1T1/A  memory_controller_0/read_prev_RNIGV1T1/Y  memory_controller_0/read_prev_RNI56LM4/A  memory_controller_0/read_prev_RNI56LM4/Y  memory_controller_0/read_prev_RNIAOGJ82/A  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/read_prev_RNI766SR4/B  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/Y  spi_mode_config2_0/tx_packet_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/oe/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[4\]/CLK  spi_mode_config2_0/miso_high_counter\[4\]/Q  spi_mode_config2_0/miso_high_counter_RNIF6ST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIF6ST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIR9OR1\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR9OR1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNI1ER\[4\]/A  timestamp_0/TIMESTAMP_RNI1ER\[4\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_4/C  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/S  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNIOQBG2/A  i2c_interface2_0/init_RNIOQBG2/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/A  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNIOQBG2/A  i2c_interface2_0/init_RNIOQBG2/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/A  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[5\]/CLK  spi_mode_config2_0/miso_high_counter\[5\]/Q  spi_mode_config2_0/miso_high_counter_RNI90ST\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI90ST\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI28LP1\[13\]/C  spi_mode_config2_0/miso_high_counter_RNI28LP1\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/B  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[7\]/CLK  spi_mode_config2_0/tx_ss_counter\[7\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/A  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/A  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[1\]/CLK  orbit_control_0/cntr\[1\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[9\]/CLK  spi_mode_config2_0/miso_high_counter\[9\]/Q  spi_mode_config2_0/miso_high_counter_RNILCST\[9\]/B  spi_mode_config2_0/miso_high_counter_RNILCST\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/A  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/B  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/B  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNILCST\[9\]/A  spi_mode_config2_0/miso_high_counter_RNILCST\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/A  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m8/B  i2c_interface2_0/un1_data_cntr_1_m8/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[19\]/B  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNIMLEE\[9\]/B  timestamp_0/TIMESTAMP_RNIMLEE\[9\]/Y  timestamp_0/TIMESTAMP_RNIJ4GA1\[11\]/C  timestamp_0/TIMESTAMP_RNIJ4GA1\[11\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/B  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNIAGSE\[13\]/C  timestamp_0/TIMESTAMP_RNIAGSE\[13\]/Y  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/C  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/B  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/B  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/S  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_4\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO_4\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/read_prev/CLK  memory_controller_0/read_prev/Q  memory_controller_0/read_prev_RNIABTT/A  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNIGV1T1/A  memory_controller_0/read_prev_RNIGV1T1/Y  memory_controller_0/read_prev_RNI56LM4/A  memory_controller_0/read_prev_RNI56LM4/Y  memory_controller_0/read_prev_RNIAOGJ82/A  memory_controller_0/read_prev_RNIAOGJ82/Y  memory_controller_0/read_prev_RNI766SR4/B  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNIQP331\[0\]/B  i2c_interface2_0/data_mode_RNIQP331\[0\]/Y  i2c_interface2_0/state_hold_RNIG9T22\[0\]/C  i2c_interface2_0/state_hold_RNIG9T22\[0\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/B  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIF6ST\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIF6ST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIR9OR1\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR9OR1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/B  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/B  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNI6HCE1\[3\]/C  memory_controller_0/schedule_1_RNI6HCE1\[3\]/Y  memory_controller_0/schedule_1_RNI1HB672\[3\]/A  memory_controller_0/schedule_1_RNI1HB672\[3\]/Y  memory_controller_0/read_prev_RNI163BO2/A  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_cycle_RNIAA101/B  sram_interface_0/read_cycle_RNIAA101/Y  sram_interface_0/read_cycle_RNI0AKL1/A  sram_interface_0/read_cycle_RNI0AKL1/Y  sram_interface_0/oe/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_cycle_RNIAA101/B  sram_interface_0/read_cycle_RNIAA101/Y  sram_interface_0/read_cycle_RNI0AKL1/A  sram_interface_0/read_cycle_RNI0AKL1/Y  sram_interface_0/busy/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_cycle_RNIAA101/B  sram_interface_0/read_cycle_RNIAA101/Y  sram_interface_0/read_cycle_RNI0AKL1/A  sram_interface_0/read_cycle_RNI0AKL1/Y  sram_interface_0/we/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_cycle_RNIAA101/B  sram_interface_0/read_cycle_RNIAA101/Y  sram_interface_0/read_cycle_RNI0AKL1/A  sram_interface_0/read_cycle_RNI0AKL1/Y  sram_interface_0/srbs0/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_cycle_RNIAA101/B  sram_interface_0/read_cycle_RNIAA101/Y  sram_interface_0/read_cycle_RNI0AKL1/A  sram_interface_0/read_cycle_RNI0AKL1/Y  sram_interface_0/srbs2/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[2\]/CLK  memory_controller_0/schedule_1\[2\]/Q  memory_controller_0/schedule_2_RNI2KBF\[4\]/A  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/C  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVL3O\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNIVL3O\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNI904O\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNI904O\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNIMLEE\[9\]/A  timestamp_0/TIMESTAMP_RNIMLEE\[9\]/Y  timestamp_0/TIMESTAMP_RNIJ4GA1\[11\]/C  timestamp_0/TIMESTAMP_RNIJ4GA1\[11\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/B  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/S  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/schedule_1_RNI5GCE1\[2\]/B  memory_controller_0/schedule_1_RNI5GCE1\[2\]/Y  memory_controller_0/schedule_1_RNIRQNO3\[3\]/B  memory_controller_0/schedule_1_RNIRQNO3\[3\]/Y  memory_controller_0/schedule_2_RNO_0\[1\]/A  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/data_mode_RNIQP331\[0\]/A  i2c_interface2_0/data_mode_RNIQP331\[0\]/Y  i2c_interface2_0/state_hold_RNIG9T22\[0\]/C  i2c_interface2_0/state_hold_RNIG9T22\[0\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/B  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[11\]/CLK  spi_mode_config2_0/miso_high_counter\[11\]/Q  spi_mode_config2_0/miso_high_counter_RNI7DMP\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI7DMP\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/B  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNO\[12\]/A  geig_data_handling_0/geig_counts_RNO\[12\]/Y  geig_data_handling_0/geig_counts\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[2\]/CLK  orbit_control_0/cntr\[2\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/C  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/S  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/Y  spi_mode_config2_0/state_b_RNIUPLM6\[0\]/B  spi_mode_config2_0/state_b_RNIUPLM6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/A  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNIAGSE\[13\]/A  timestamp_0/TIMESTAMP_RNIAGSE\[13\]/Y  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/C  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[11\]/A  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/B  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNIAGSE\[13\]/B  timestamp_0/TIMESTAMP_RNIAGSE\[13\]/Y  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/C  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[4\]/CLK  memory_controller_0/schedule_2\[4\]/Q  memory_controller_0/schedule_2_RNI2KBF\[4\]/B  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/C  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/B  memory_controller_0/schedule_1_RNIGCRUC2\[3\]/Y  memory_controller_0/schedule_RNI30OGD2\[5\]/A  memory_controller_0/schedule_RNI30OGD2\[5\]/Y  memory_controller_0/schedule_RNIJ2OAI2\[5\]/A  memory_controller_0/schedule_RNIJ2OAI2\[5\]/Y  memory_controller_0/read_prev_RNI766SR4/S  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNIUK3O\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNIUK3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNIOQBG2/A  i2c_interface2_0/init_RNIOQBG2/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/A  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNIOQBG2/A  i2c_interface2_0/init_RNIOQBG2/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/A  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/A  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/Y  spi_mode_config2_0/tx_state_RNO_1\[0\]/A  spi_mode_config2_0/tx_state_RNO_1\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[10\]/CLK  spi_mode_config2_0/tx_ss_counter\[10\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNI3MSB5\[5\]/A  memory_controller_0/schedule_RNI3MSB5\[5\]/Y  memory_controller_0/schedule_RNI30OGD2_0\[5\]/B  memory_controller_0/schedule_RNI30OGD2_0\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/B  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNIUK3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIUK3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/A  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/B  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/A  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/A  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/B  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/A  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/Y  spi_mode_config2_0/ss_a_RNIP3EM2/B  spi_mode_config2_0/ss_a_RNIP3EM2/Y  spi_mode_config2_0/ss_a_RNIT3RK4/A  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[2\]/A  i2c_interface2_0/data_cntr_RNIDS7G\[2\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/A  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/S  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVL3O\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIVL3O\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[0\]/B  spi_mode_config2_0/state_b_RNITQEP\[0\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/ss_b_RNO_11/C  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_8/C  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/state_hold_RNIQMSF\[0\]/B  i2c_interface2_0/state_hold_RNIQMSF\[0\]/Y  i2c_interface2_0/state_hold_RNIG9T22\[0\]/B  i2c_interface2_0/state_hold_RNIG9T22\[0\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/B  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/read_cycle_RNI0AKL1/B  sram_interface_0/read_cycle_RNI0AKL1/Y  sram_interface_0/oe/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3THR\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNI3THR\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNO\[0\]/B  sram_interface_0/write_counter_RNO\[0\]/Y  sram_interface_0/write_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/B  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/miso_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/B  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/A  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/B  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/B  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/B  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/state_a_RNO\[1\]/A  spi_mode_config2_0/state_a_RNO\[1\]/Y  spi_mode_config2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3THR\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI3THR\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[2\]/B  i2c_interface2_0/data_cntr_RNIDS7G\[2\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/A  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/S  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[3\]/CLK  i2c_interface2_0/data_cntr\[3\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/A  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/S  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[14\]/CLK  spi_mode_config2_0/miso_high_counter\[14\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/A  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[17\]/B  spi_mode_config2_0/miso_high_counter_RNI14DS7\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/C  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/B  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/B  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/B  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/B  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_1\[12\]/Y  memory_controller_0/mag_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_2\[12\]/Y  memory_controller_0/mag_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIVL4U\[43\]/A  memory_controller_0/mag_prev_RNIVL4U\[43\]/Y  memory_controller_0/mag_prev_RNI2C5S1\[27\]/C  memory_controller_0/mag_prev_RNI2C5S1\[27\]/Y  memory_controller_0/mag_prev_RNIMD5F3\[0\]/C  memory_controller_0/mag_prev_RNIMD5F3\[0\]/Y  memory_controller_0/mag_prev_RNIGT8U6\[20\]/C  memory_controller_0/mag_prev_RNIGT8U6\[20\]/Y  memory_controller_0/mag_prev_RNIAVK5E\[9\]/C  memory_controller_0/mag_prev_RNIAVK5E\[9\]/Y  memory_controller_0/mag_prev_RNICN68T\[16\]/C  memory_controller_0/mag_prev_RNICN68T\[16\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/A  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/C  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[18\]/A  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/C  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/C  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/C  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/C  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_4\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO_4\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[18\]/CLK  spi_mode_config2_0/tx_ss_counter\[18\]/Q  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/B  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[2\]/CLK  i2c_interface2_0/state_hold\[2\]/Q  i2c_interface2_0/state_hold_RNIQMSF\[0\]/A  i2c_interface2_0/state_hold_RNIQMSF\[0\]/Y  i2c_interface2_0/state_hold_RNIG9T22\[0\]/B  i2c_interface2_0/state_hold_RNIG9T22\[0\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/B  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNI96UL\[1\]/B  spi_mode_config2_0/read_data_RNI96UL\[1\]/Y  spi_mode_config2_0/read_data_RNIICSB1\[2\]/C  spi_mode_config2_0/read_data_RNIICSB1\[2\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/B  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/B  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/B  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE_0/A  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/busy_hold_RNIQE5DH2_0/C  memory_controller_0/busy_hold_RNIQE5DH2_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/C  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNI96UL\[1\]/B  spi_mode_config2_0/read_data_RNI96UL\[1\]/Y  spi_mode_config2_0/read_data_RNIICSB1\[2\]/C  spi_mode_config2_0/read_data_RNIICSB1\[2\]/Y  spi_mode_config2_0/read_tracker_RNI7PSH2/B  spi_mode_config2_0/read_tracker_RNI7PSH2/Y  spi_mode_config2_0/read_tracker_RNIU7833_0/A  spi_mode_config2_0/read_tracker_RNIU7833_0/Y  spi_mode_config2_0/chip_state_RNI683M5\[1\]/A  spi_mode_config2_0/chip_state_RNI683M5\[1\]/Y  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/C  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/A  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/A  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/A  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/B  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/state_hold_RNISOSF\[1\]/A  i2c_interface2_0/state_hold_RNISOSF\[1\]/Y  i2c_interface2_0/state_hold_RNIG9T22\[0\]/A  i2c_interface2_0/state_hold_RNIG9T22\[0\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/B  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_23/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_23/Y  spi_mode_config2_0/tx_packet_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNI5V434\[3\]/A  spi_mode_config2_0/tx_state_RNI5V434\[3\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/A  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/A  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/A  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/B  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_counter_RNO_0\[1\]/A  sram_interface_0/read_counter_RNO_0\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/B  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/B  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/C  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP\[0\]/A  spi_mode_config2_0/state_b_RNITQEP\[0\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/ss_b_RNO_11/C  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_8/C  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/B  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/A  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/Y  spi_mode_config2_0/ss_a_RNIP3EM2/B  spi_mode_config2_0/ss_a_RNIP3EM2/Y  spi_mode_config2_0/ss_a_RNIT3RK4/A  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3TD91\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNI3TD91\[24\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/C  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/A  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/B  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/A  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[24\]/CLK  spi_mode_config2_0/tx_ss_counter\[24\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3TD91\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNI3TD91\[24\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/C  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/A  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/B  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/state_hold_RNISOSF\[1\]/B  i2c_interface2_0/state_hold_RNISOSF\[1\]/Y  i2c_interface2_0/state_hold_RNIG9T22\[0\]/A  i2c_interface2_0/state_hold_RNIG9T22\[0\]/Y  i2c_interface2_0/state_a_RNIGNSI3\[0\]/B  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[22\]/CLK  spi_mode_config2_0/tx_ss_counter\[22\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3TD91\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNI3TD91\[24\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/C  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/A  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/B  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/C  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[6\]/CLK  spi_mode_config2_0/read_data\[6\]/Q  spi_mode_config2_0/read_data_RNI96UL\[1\]/A  spi_mode_config2_0/read_data_RNI96UL\[1\]/Y  spi_mode_config2_0/read_data_RNIICSB1\[2\]/C  spi_mode_config2_0/read_data_RNIICSB1\[2\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/B  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/B  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/B  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_4\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_4\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIU7833_0/B  spi_mode_config2_0/read_tracker_RNIU7833_0/Y  spi_mode_config2_0/chip_state_RNI683M5\[1\]/A  spi_mode_config2_0/chip_state_RNI683M5\[1\]/Y  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/C  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/B  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/A  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/C  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNIJ4GA1\[11\]/B  timestamp_0/TIMESTAMP_RNIJ4GA1\[11\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/B  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIB31B8\[2\]/C  memory_controller_0/schedule_1_RNIB31B8\[2\]/Y  memory_controller_0/read_prev_RNI163BO2/C  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/A  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/B  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/B  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[2\]/CLK  spi_mode_config2_0/miso_high_counter\[2\]/Q  spi_mode_config2_0/miso_high_counter_RNIR9OR1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIR9OR1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/A  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/A  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/A  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/A  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/A  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/A  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNIB2ST\[3\]/A  spi_mode_config2_0/miso_high_counter_RNIB2ST\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/A  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/C  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/tx_state_RNO_1\[0\]/B  spi_mode_config2_0/tx_state_RNO_1\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_1/A  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/busy_hold_RNIQE5DH2/C  memory_controller_0/busy_hold_RNIQE5DH2/Y  memory_controller_0/next_read_RNO/B  memory_controller_0/next_read_RNO/Y  memory_controller_0/next_read/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/init_RNIO48L/B  i2c_interface2_0/init_RNIO48L/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNIOQBG2/A  i2c_interface2_0/init_RNIOQBG2/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/A  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m9/A  i2c_interface2_0/un1_data_cntr_1_m9/Y  i2c_interface2_0/data_cntr_RNO\[0\]/A  i2c_interface2_0/data_cntr_RNO\[0\]/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[0\]/A  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/A  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/C  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/A  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/C  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m11/B  i2c_interface2_0/un1_data_cntr_1_m11/Y  i2c_interface2_0/data_cntr_RNO\[2\]/B  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4_0\[0\]/B  read_buffer_0/position_RNI53NV4_0\[0\]/Y  read_buffer_0/buffer_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNI0QHR\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNI0QHR\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNIEC14\[33\]/C  memory_controller_0/geig_prev_RNIEC14\[33\]/Y  memory_controller_0/geig_prev_RNIM02A\[33\]/C  memory_controller_0/geig_prev_RNIM02A\[33\]/Y  memory_controller_0/geig_prev_RNI038L\[44\]/C  memory_controller_0/geig_prev_RNI038L\[44\]/Y  memory_controller_0/geig_prev_RNIMD3R1\[12\]/C  memory_controller_0/geig_prev_RNIMD3R1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/B  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNI28LP1\[13\]/B  spi_mode_config2_0/miso_high_counter_RNI28LP1\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/B  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[16\]/CLK  spi_mode_config2_0/tx_ss_counter\[16\]/Q  spi_mode_config2_0/tx_ss_counter_RNI71IR\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI71IR\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNO\[11\]/A  geig_data_handling_0/geig_counts_RNO\[11\]/Y  geig_data_handling_0/geig_counts\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[2\]/CLK  spi_mode_config2_0/miso_high_counter\[2\]/Q  spi_mode_config2_0/miso_high_counter_RNIB2ST\[2\]/A  spi_mode_config2_0/miso_high_counter_RNIB2ST\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/C  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[4\]/CLK  spi_mode_config2_0/miso_high_counter\[4\]/Q  spi_mode_config2_0/miso_high_counter_RNIB2ST\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIB2ST\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/A  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/C  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[6\]/CLK  spi_mode_config2_0/miso_high_counter\[6\]/Q  spi_mode_config2_0/miso_high_counter_RNIR9OR1\[2\]/A  spi_mode_config2_0/miso_high_counter_RNIR9OR1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIB31B8\[2\]/A  memory_controller_0/schedule_1_RNIB31B8\[2\]/Y  memory_controller_0/read_prev_RNI163BO2/C  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/B  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/A  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/B  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/A  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/next_a_RNO/A  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNO\[10\]/A  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/read_prev_RNILHMP8/C  memory_controller_0/read_prev_RNILHMP8/Y  memory_controller_0/read_prev_RNI163BO2/B  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/A  timestamp_0/TIMESTAMP_RNIF2OF\[5\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[4\]/CLK  geig_data_handling_0/geig_counts\[4\]/Q  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQDRN2\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNIQDRN2\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIO5FE1\[2\]/B  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[7\]/CLK  spi_mode_config2_0/read_data\[7\]/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/A  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/A  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/A  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_cycle_RNIIARQ1/B  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/C  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNIJ4GA1\[11\]/A  timestamp_0/TIMESTAMP_RNIJ4GA1\[11\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/B  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNI0QHR\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNI0QHR\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNI07KF2\[1\]/B  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/A  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/B  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[17\]/CLK  spi_mode_config2_0/tx_ss_counter\[17\]/Q  spi_mode_config2_0/tx_ss_counter_RNI71IR\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNI71IR\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/init2_RNO/B  i2c_interface2_0/init2_RNO/Y  i2c_interface2_0/init2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/state_a_RNO_2\[0\]/B  spi_mode_config2_0/state_a_RNO_2\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/C  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[5\]/CLK  spi_mode_config2_0/miso_high_counter\[5\]/Q  spi_mode_config2_0/miso_high_counter_RNIB2ST\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIB2ST\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/C  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_27/B  i2c_interface2_0/sda_a_RNO_27/Y  i2c_interface2_0/sda_a_RNO_24/A  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI2SHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNI2SHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[13\]/CLK  spi_mode_config2_0/miso_high_counter\[13\]/Q  spi_mode_config2_0/miso_high_counter_RNI28LP1\[13\]/A  spi_mode_config2_0/miso_high_counter_RNI28LP1\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/B  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[17\]/B  spi_mode_config2_0/miso_high_counter_RNI14DS7\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/C  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/B  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/A  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/Y  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/B  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/Y  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/A  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_exit_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/begin_pass_a_RNO_1/B  spi_mode_config2_0/begin_pass_a_RNO_1/Y  spi_mode_config2_0/begin_pass_a_RNO/B  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNO\[11\]/B  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNO_0\[9\]/A  geig_data_handling_0/geig_counts_RNO_0\[9\]/Y  geig_data_handling_0/geig_counts_RNO\[9\]/A  geig_data_handling_0/geig_counts_RNO\[9\]/Y  geig_data_handling_0/geig_counts\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/A  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/A  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIR92V\[4\]/B  memory_controller_0/schedule_2_RNIR92V\[4\]/Y  memory_controller_0/schedule_0_RNIF1076\[7\]/B  memory_controller_0/schedule_0_RNIF1076\[7\]/Y  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/C  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/A  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/B  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/Y  i2c_interface2_0/data_cntr_RNO\[3\]/B  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/B  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/Y  spi_mode_config2_0/begin_pass_a_RNO_0/B  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/A  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/A  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNO\[17\]/B  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNI52BU\[73\]/A  memory_controller_0/mag_prev_RNI52BU\[73\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[62\]/C  memory_controller_0/mag_prev_RNI6UJS1\[62\]/Y  memory_controller_0/mag_prev_RNIPM2N4\[13\]/C  memory_controller_0/mag_prev_RNIPM2N4\[13\]/Y  memory_controller_0/mag_prev_RNIJAJF8\[30\]/C  memory_controller_0/mag_prev_RNIJAJF8\[30\]/Y  memory_controller_0/mag_prev_RNIBP5IN\[24\]/C  memory_controller_0/mag_prev_RNIBP5IN\[24\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/C  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[0\]/B  spi_mode_config2_0/state_b_RNITQEP\[0\]/Y  spi_mode_config2_0/poll_interupt_RNI40DU1/B  spi_mode_config2_0/poll_interupt_RNI40DU1/Y  spi_mode_config2_0/ss_a_RNIT3RK4/B  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[5\]/CLK  geig_data_handling_0/geig_counts\[5\]/Q  geig_data_handling_0/geig_counts_RNILG4A\[6\]/B  geig_data_handling_0/geig_counts_RNILG4A\[6\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[3\]/CLK  orbit_control_0/cntr\[3\]/Q  orbit_control_0/cntr_RNIM5CL\[3\]/A  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m3/B  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/un1_data_cntr_1_m8/A  i2c_interface2_0/un1_data_cntr_1_m8/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[1\]/B  spi_mode_config2_0/state_b_RNIT9661\[1\]/Y  spi_mode_config2_0/ss_b_RNO_8/A  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/weVAL/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/weVAL_0/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI5L8E\[4\]/S  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/C  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[9\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/C  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIO48L/A  i2c_interface2_0/init_RNIO48L/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNIOQBG2/A  i2c_interface2_0/init_RNIOQBG2/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/A  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNILLA21\[6\]/B  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_cycle_RNO/A  sram_interface_0/read_cycle_RNO/Y  sram_interface_0/read_cycle/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m12/A  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4ET15\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNI4ET15\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIGNSI3\[0\]/A  i2c_interface2_0/state_a_RNIGNSI3\[0\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/A  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/state_a_RNI0ONH7\[0\]/B  i2c_interface2_0/state_a_RNI0ONH7\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNI74BU\[74\]/A  memory_controller_0/mag_prev_RNI74BU\[74\]/Y  memory_controller_0/mag_prev_RNI6UJS1\[61\]/C  memory_controller_0/mag_prev_RNI6UJS1\[61\]/Y  memory_controller_0/mag_prev_RNIGIPO3\[29\]/C  memory_controller_0/mag_prev_RNIGIPO3\[29\]/Y  memory_controller_0/mag_prev_RNIA26H7\[12\]/C  memory_controller_0/mag_prev_RNIA26H7\[12\]/Y  memory_controller_0/mag_prev_RNIE1F2F\[12\]/B  memory_controller_0/mag_prev_RNIE1F2F\[12\]/Y  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/B  memory_controller_0/mag_prev_RNI5IRS32_5\[12\]/Y  memory_controller_0/mag_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/state_a_RNO_0\[2\]/B  spi_mode_config2_0/state_a_RNO_0\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/A  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/sda_a_RNO_24/B  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_a_RNI8TB15\[0\]/B  i2c_interface2_0/state_a_RNI8TB15\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m4/C  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[13\]/CLK  spi_mode_config2_0/tx_ss_counter\[13\]/Q  spi_mode_config2_0/tx_ss_counter_RNI2SHR\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI2SHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI9NLI2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/A  spi_mode_config2_0/state_b_RNIH9KDB\[1\]/Y  spi_mode_config2_0/ss_a_RNIEDF2G/A  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/A  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/S  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/C  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/C  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[5\]/CLK  spi_mode_config2_0/read_data\[5\]/Q  spi_mode_config2_0/read_data_RNIICSB1\[2\]/B  spi_mode_config2_0/read_data_RNIICSB1\[2\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/B  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/B  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/B  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNI96UL\[1\]/B  spi_mode_config2_0/read_data_RNI96UL\[1\]/Y  spi_mode_config2_0/read_data_RNIICSB1\[2\]/C  spi_mode_config2_0/read_data_RNIICSB1\[2\]/Y  spi_mode_config2_0/read_tracker_RNI7PSH2/B  spi_mode_config2_0/read_tracker_RNI7PSH2/Y  spi_mode_config2_0/read_tracker_RNIU7833_0/A  spi_mode_config2_0/read_tracker_RNIU7833_0/Y  spi_mode_config2_0/chip_state_RNI683M5\[1\]/A  spi_mode_config2_0/chip_state_RNI683M5\[1\]/Y  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/C  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/A  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_5/B  spi_mode_config2_0/byte_tracker_a_RNO_5/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/B  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/C  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/B  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/A  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/A  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI782J4\[3\]/A  spi_mode_config2_0/tx_state_RNI782J4\[3\]/Y  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/A  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/Y  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/B  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/C  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[0\]/CLK  spi_mode_config2_0/read_data\[0\]/Q  spi_mode_config2_0/read_data_RNIQ5T01\[0\]/C  spi_mode_config2_0/read_data_RNIQ5T01\[0\]/Y  spi_mode_config2_0/read_tracker_RNI7PSH2/A  spi_mode_config2_0/read_tracker_RNI7PSH2/Y  spi_mode_config2_0/read_tracker_RNIU7833_0/A  spi_mode_config2_0/read_tracker_RNIU7833_0/Y  spi_mode_config2_0/chip_state_RNI683M5\[1\]/A  spi_mode_config2_0/chip_state_RNI683M5\[1\]/Y  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/C  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNI7PSH2/C  spi_mode_config2_0/read_tracker_RNI7PSH2/Y  spi_mode_config2_0/read_tracker_RNIU7833_0/A  spi_mode_config2_0/read_tracker_RNIU7833_0/Y  spi_mode_config2_0/chip_state_RNI683M5\[1\]/A  spi_mode_config2_0/chip_state_RNI683M5\[1\]/Y  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/C  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  read_buffer_0/init_stage_tr3_2_o3/A  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/init2_RNO/B  i2c_interface2_0/init2_RNO/Y  i2c_interface2_0/init2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[3\]/CLK  spi_mode_config2_0/read_data\[3\]/Q  spi_mode_config2_0/read_data_RNIQ5T01\[0\]/B  spi_mode_config2_0/read_data_RNIQ5T01\[0\]/Y  spi_mode_config2_0/read_tracker_RNI7PSH2/A  spi_mode_config2_0/read_tracker_RNI7PSH2/Y  spi_mode_config2_0/read_tracker_RNIU7833_0/A  spi_mode_config2_0/read_tracker_RNIU7833_0/Y  spi_mode_config2_0/chip_state_RNI683M5\[1\]/A  spi_mode_config2_0/chip_state_RNI683M5\[1\]/Y  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/C  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNILHMP8/A  memory_controller_0/read_prev_RNILHMP8/Y  memory_controller_0/read_prev_RNI163BO2/B  memory_controller_0/read_prev_RNI163BO2/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/C  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/B  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/B  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_n3_0_o2/A  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/C  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNI4NRO2\[3\]/A  spi_mode_config2_0/tx_state_RNI4NRO2\[3\]/Y  spi_mode_config2_0/tx_state_RNI782J4\[3\]/B  spi_mode_config2_0/tx_state_RNI782J4\[3\]/Y  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/A  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/Y  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/B  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/C  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/A  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_RNIR9TI3/B  i2c_interface2_0/init_RNIR9TI3/Y  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/C  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[14\]/C  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[7\]/C  i2c_interface2_0/wait_ctr_RNO\[7\]/Y  i2c_interface2_0/wait_ctr\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI782J4\[3\]/A  spi_mode_config2_0/tx_state_RNI782J4\[3\]/Y  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/A  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/Y  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/B  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/B  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[6\]/CLK  geig_data_handling_0/geig_counts\[6\]/Q  geig_data_handling_0/geig_counts_RNILG4A\[6\]/A  geig_data_handling_0/geig_counts_RNILG4A\[6\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIR92V\[4\]/B  memory_controller_0/schedule_2_RNIR92V\[4\]/Y  memory_controller_0/schedule_0_RNIE0076\[6\]/A  memory_controller_0/schedule_0_RNIE0076\[6\]/Y  memory_controller_0/schedule_0_RNI95J4I2\[6\]/B  memory_controller_0/schedule_0_RNI95J4I2\[6\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/B  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/ss_b_RNO_1/B  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/C  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/A  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNO\[10\]/A  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[0\]/CLK  spi_mode_config2_0/read_data\[0\]/Q  spi_mode_config2_0/read_data_RNIQ5T01\[0\]/C  spi_mode_config2_0/read_data_RNIQ5T01\[0\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/A  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/B  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/B  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/A  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/begin_pass_a_RNO_2/B  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/B  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_27/A  i2c_interface2_0/sda_a_RNO_27/Y  i2c_interface2_0/sda_a_RNO_24/A  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNI0AR482\[3\]/C  memory_controller_0/schedule_1_RNI0AR482\[3\]/Y  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/A  memory_controller_0/schedule_1_RNIR4JTB2\[3\]/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/A  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/A  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[12\]/A  i2c_interface2_0/wait_ctr_RNO\[12\]/Y  i2c_interface2_0/wait_ctr\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/A  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/A  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/A  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[11\]/A  i2c_interface2_0/wait_ctr_RNO\[11\]/Y  i2c_interface2_0/wait_ctr\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/A  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[13\]/A  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI782J4\[3\]/A  spi_mode_config2_0/tx_state_RNI782J4\[3\]/Y  spi_mode_config2_0/state_b_RNI54HC5\[2\]/A  spi_mode_config2_0/state_b_RNI54HC5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/C  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI782J4\[3\]/A  spi_mode_config2_0/tx_state_RNI782J4\[3\]/Y  spi_mode_config2_0/state_b_RNI54HC5\[2\]/A  spi_mode_config2_0/state_b_RNI54HC5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/C  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_27/B  i2c_interface2_0/sda_a_RNO_27/Y  i2c_interface2_0/sda_a_RNO_24/A  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/B  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_27/A  i2c_interface2_0/sda_a_RNO_27/Y  i2c_interface2_0/sda_a_RNO_24/A  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/A  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[9\]/A  i2c_interface2_0/wait_ctr_RNO\[9\]/Y  i2c_interface2_0/wait_ctr\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/A  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[1\]/A  i2c_interface2_0/wait_ctr_RNO\[1\]/Y  i2c_interface2_0/wait_ctr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/A  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[5\]/A  i2c_interface2_0/wait_ctr_RNO\[5\]/Y  i2c_interface2_0/wait_ctr\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/A  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/A  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/A  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/A  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/C  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/B  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/B  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/A  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNO\[16\]/A  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[10\]/CLK  read_address_traversal_0/address\[10\]/Q  read_address_traversal_0/address_m6_0_a2_4/B  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/Y  spi_mode_config2_0/tx_ss_counter\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/C  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/state_a_0_RNI9KC32\[1\]/A  i2c_interface2_0/state_a_0_RNI9KC32\[1\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/C  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/B  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/A  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIARD04\[2\]/A  memory_controller_0/schedule_1_RNIARD04\[2\]/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/B  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_m6_0_a2_4/A  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_m6_0_a2_1/A  read_address_traversal_0/address_m6_0_a2_1/Y  read_address_traversal_0/address_m6_0_a2_7/B  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/B  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/C  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNI94Q67\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIREK41\[0\]/C  spi_mode_config2_0/tx_state_RNIREK41\[0\]/Y  spi_mode_config2_0/tx_state_RNI4NRO2\[3\]/B  spi_mode_config2_0/tx_state_RNI4NRO2\[3\]/Y  spi_mode_config2_0/tx_state_RNI782J4\[3\]/B  spi_mode_config2_0/tx_state_RNI782J4\[3\]/Y  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/A  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/Y  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/B  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/C  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/C  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/B  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/B  spi_mode_config2_0/state_b_RNIQ4LV1\[1\]/Y  spi_mode_config2_0/ss_a_RNIP3EM2/B  spi_mode_config2_0/ss_a_RNIP3EM2/Y  spi_mode_config2_0/ss_a_RNIT3RK4/A  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/B  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/B  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4ET15\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNI4ET15\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNI683M5\[1\]/B  spi_mode_config2_0/chip_state_RNI683M5\[1\]/Y  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/C  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[2\]/CLK  spi_mode_config2_0/read_data\[2\]/Q  spi_mode_config2_0/read_data_RNIICSB1\[2\]/A  spi_mode_config2_0/read_data_RNIICSB1\[2\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/B  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/B  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/B  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNO\[10\]/A  geig_data_handling_0/geig_counts_RNO\[10\]/Y  geig_data_handling_0/geig_counts\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_m6_0_a2_1/B  read_address_traversal_0/address_m6_0_a2_1/Y  read_address_traversal_0/address_m6_0_a2_7/B  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/B  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/state_a_RNI2GVF1\[2\]/B  i2c_interface2_0/state_a_RNI2GVF1\[2\]/Y  i2c_interface2_0/state_a_RNIFRUE2\[1\]/B  i2c_interface2_0/state_a_RNIFRUE2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/B  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE/B  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/busy_hold_RNIR3MH75/A  memory_controller_0/busy_hold_RNIR3MH75/Y  memory_controller_0/cmd_out\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/B  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/state_a_RNO_0\[0\]/B  spi_mode_config2_0/state_a_RNO_0\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/A  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNIGIQ81\[1\]/B  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/A  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[10\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[10\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[10\]/A  i2c_interface2_0/wait_ctr_RNIIDC9\[10\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/A  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_a_RNI0HKA2\[3\]/B  i2c_interface2_0/state_a_RNI0HKA2\[3\]/Y  i2c_interface2_0/state_a_RNIETJ93\[0\]/A  i2c_interface2_0/state_a_RNIETJ93\[0\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/C  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/A  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_a_RNI0HKA2\[3\]/B  i2c_interface2_0/state_a_RNI0HKA2\[3\]/Y  i2c_interface2_0/state_a_RNIETJ93\[0\]/A  i2c_interface2_0/state_a_RNIETJ93\[0\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/C  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a_0\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/tx_state_RNO\[3\]/B  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/tx_state_RNO\[2\]/B  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/A  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/A  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/A  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNO\[9\]/A  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[10\]/B  i2c_interface2_0/wait_ctr_RNIIDC9\[10\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/Y  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/B  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/A  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_a_RNI0HKA2\[3\]/B  i2c_interface2_0/state_a_RNI0HKA2\[3\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/C  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/C  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/Y  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/B  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIUL7J1\[3\]/B  i2c_interface2_0/init_ctr_a_RNIUL7J1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/B  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/A  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/state_a_RNO_3\[2\]/S  spi_mode_config2_0/state_a_RNO_3\[2\]/Y  spi_mode_config2_0/state_a_RNO_2\[2\]/A  spi_mode_config2_0/state_a_RNO_2\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[4\]/CLK  spi_mode_config2_0/read_data\[4\]/Q  spi_mode_config2_0/read_data_RNIQ5T01\[0\]/A  spi_mode_config2_0/read_data_RNIQ5T01\[0\]/Y  spi_mode_config2_0/read_tracker_RNI7PSH2/A  spi_mode_config2_0/read_tracker_RNI7PSH2/Y  spi_mode_config2_0/read_tracker_RNIU7833_0/A  spi_mode_config2_0/read_tracker_RNIU7833_0/Y  spi_mode_config2_0/chip_state_RNI683M5\[1\]/A  spi_mode_config2_0/chip_state_RNI683M5\[1\]/Y  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/C  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIARD04\[2\]/C  memory_controller_0/schedule_1_RNIARD04\[2\]/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/B  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  read_address_traversal_0/address_m6_0_a2_2/B  read_address_traversal_0/address_m6_0_a2_2/Y  read_address_traversal_0/address_m6_0_a2_7/A  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNO\[8\]/A  geig_data_handling_0/geig_counts_RNO\[8\]/Y  geig_data_handling_0/geig_counts\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/sda_a_RNO_11/C  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/srbs0_RNO/B  sram_interface_0/srbs0_RNO/Y  sram_interface_0/srbs0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNIGV1T1_0/C  memory_controller_0/read_prev_RNIGV1T1_0/Y  memory_controller_0/read_prev_RNI6D5O3/A  memory_controller_0/read_prev_RNI6D5O3/Y  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/A  memory_controller_0/schedule_1_RNIAOGJ82\[2\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/B  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_m6_0_a2_2/A  read_address_traversal_0/address_m6_0_a2_2/Y  read_address_traversal_0/address_m6_0_a2_7/A  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/data_out\[14\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/data_out\[13\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/data_out\[12\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/data_out\[11\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/data_out\[10\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/data_out\[9\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/data_out\[8\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/data_out\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/srbs2_RNO/B  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_6/B  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIFTMI\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNIFTMI\[2\]/Y  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/A  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[14\]/CLK  i2c_interface2_0/wait_ctr\[14\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/A  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/A  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/B  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/Y  i2c_interface2_0/data_mode_RNIH5L51\[0\]/C  i2c_interface2_0/data_mode_RNIH5L51\[0\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/B  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_data_RNI3C373\[0\]/A  spi_mode_config2_0/read_data_RNI3C373\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/A  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/B  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/A  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[1\]/CLK  spi_mode_config2_0/rx_ss_counter\[1\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_6/B  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/C  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[1\]/CLK  spi_mode_config2_0/tx_exit_counter\[1\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/Y  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/B  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_RNIR9TI3/B  i2c_interface2_0/init_RNIR9TI3/Y  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[1\]/CLK  spi_mode_config2_0/rx_ss_counter\[1\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/Y  spi_mode_config2_0/ss_b_RNO_10/B  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_8/B  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/C  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/A  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI5L8E\[4\]/S  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNIR92V\[4\]/A  memory_controller_0/schedule_2_RNIR92V\[4\]/Y  memory_controller_0/schedule_0_RNIF1076\[7\]/B  memory_controller_0/schedule_0_RNIF1076\[7\]/Y  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/C  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/A  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIHN4O\[3\]/A  spi_mode_config2_0/tx_state_RNIHN4O\[3\]/Y  spi_mode_config2_0/tx_state_RNI4NRO2\[3\]/C  spi_mode_config2_0/tx_state_RNI4NRO2\[3\]/Y  spi_mode_config2_0/tx_state_RNI782J4\[3\]/B  spi_mode_config2_0/tx_state_RNI782J4\[3\]/Y  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/A  spi_mode_config2_0/state_b_RNI4I8P5\[0\]/Y  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/B  spi_mode_config2_0/byte_out_a_20_i_i_o2_0_0_RNIVBOR5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/C  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNO_2\[3\]/B  spi_mode_config2_0/tx_state_RNO_2\[3\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/C  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/C  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[3\]/CLK  spi_mode_config2_0/poll_ss_counter\[3\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/Y  spi_mode_config2_0/poll_interupt_RNIOONN/B  spi_mode_config2_0/poll_interupt_RNIOONN/Y  spi_mode_config2_0/poll_interupt_RNI40DU1/A  spi_mode_config2_0/poll_interupt_RNI40DU1/Y  spi_mode_config2_0/ss_a_RNIT3RK4/B  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIE8T3\[26\]/C  memory_controller_0/geig_prev_RNIE8T3\[26\]/Y  memory_controller_0/geig_prev_RNI4PQ7\[24\]/C  memory_controller_0/geig_prev_RNI4PQ7\[24\]/Y  memory_controller_0/geig_prev_RNI4IPF\[28\]/C  memory_controller_0/geig_prev_RNI4IPF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_1\[12\]/B  orbit_control_0/cntr_RNO_1\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/C  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNI11S96\[5\]/B  memory_controller_0/schedule_RNI11S96\[5\]/Y  memory_controller_0/schedule_0_RNII1K1Q2\[6\]/B  memory_controller_0/schedule_0_RNII1K1Q2\[6\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/A  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/state_a_RNO_4\[0\]/C  i2c_interface2_0/state_a_RNO_4\[0\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/C  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/C  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/tx_state_RNO\[4\]/A  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/ss_b_RNO_11/C  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_8/C  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/address_n17_0/B  write_address_traversal_0/address_n17_0/Y  write_address_traversal_0/address\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/init2_RNO/B  i2c_interface2_0/init2_RNO/Y  i2c_interface2_0/init2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[4\]/CLK  spi_mode_config2_0/miso_high_counter\[4\]/Q  spi_mode_config2_0/miso_high_counter_RNIKENA1\[11\]/C  spi_mode_config2_0/miso_high_counter_RNIKENA1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/C  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[14\]/S  sram_interface_0/dread_RNO\[14\]/Y  sram_interface_0/dread\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[7\]/S  sram_interface_0/dread_RNO\[7\]/Y  sram_interface_0/dread\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[15\]/S  sram_interface_0/dread_RNO\[15\]/Y  sram_interface_0/dread\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[6\]/S  sram_interface_0/dread_RNO\[6\]/Y  sram_interface_0/dread\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[5\]/S  sram_interface_0/dread_RNO\[5\]/Y  sram_interface_0/dread\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[8\]/S  sram_interface_0/dread_RNO\[8\]/Y  sram_interface_0/dread\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[11\]/S  sram_interface_0/dread_RNO\[11\]/Y  sram_interface_0/dread\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[13\]/S  sram_interface_0/dread_RNO\[13\]/Y  sram_interface_0/dread\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[12\]/S  sram_interface_0/dread_RNO\[12\]/Y  sram_interface_0/dread\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[10\]/S  sram_interface_0/dread_RNO\[10\]/Y  sram_interface_0/dread\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[9\]/S  sram_interface_0/dread_RNO\[9\]/Y  sram_interface_0/dread\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[4\]/S  sram_interface_0/dread_RNO\[4\]/Y  sram_interface_0/dread\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[3\]/S  sram_interface_0/dread_RNO\[3\]/Y  sram_interface_0/dread\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[2\]/S  sram_interface_0/dread_RNO\[2\]/Y  sram_interface_0/dread\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[1\]/S  sram_interface_0/dread_RNO\[1\]/Y  sram_interface_0/dread\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[0\]/S  sram_interface_0/dread_RNO\[0\]/Y  sram_interface_0/dread\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/A  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/Y  i2c_interface2_0/data_mode_RNIH5L51\[0\]/C  i2c_interface2_0/data_mode_RNIH5L51\[0\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/B  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/C  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNIU7833/B  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/A  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/B  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/B  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNIIJRG3/A  i2c_interface2_0/init_RNIIJRG3/Y  i2c_interface2_0/state_a_RNIA7AF6\[0\]/B  i2c_interface2_0/state_a_RNIA7AF6\[0\]/Y  i2c_interface2_0/data_cntr_RNO\[2\]/C  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/sda_a_RNO_17/A  i2c_interface2_0/sda_a_RNO_17/Y  i2c_interface2_0/sda_a_RNO_6/B  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/C  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[4\]/CLK  orbit_control_0/cntr\[4\]/Q  orbit_control_0/cntr_RNIM9NQ\[4\]/A  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNIKQMP\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIKQMP\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIBFHNA2\[2\]/C  memory_controller_0/schedule_1_RNIBFHNA2\[2\]/Y  memory_controller_0/schedule_1_RNIMG2375\[2\]/A  memory_controller_0/schedule_1_RNIMG2375\[2\]/Y  memory_controller_0/busy_hold_RNIR3MH75_0/A  memory_controller_0/busy_hold_RNIR3MH75_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/Y  spi_mode_config2_0/poll_interupt_RNIOONN/B  spi_mode_config2_0/poll_interupt_RNIOONN/Y  spi_mode_config2_0/poll_interupt_RNI40DU1/A  spi_mode_config2_0/poll_interupt_RNI40DU1/Y  spi_mode_config2_0/ss_a_RNIT3RK4/B  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/read_cmd_RNO/B  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/busy_hold_RNI4PM292/B  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/A  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/C  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/B  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_hold_RNO\[3\]/A  i2c_interface2_0/state_hold_RNO\[3\]/Y  i2c_interface2_0/state_hold\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/sda_a_RNO_8/C  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[6\]/CLK  spi_mode_config2_0/miso_high_counter\[6\]/Q  spi_mode_config2_0/miso_high_counter_RNIF6ST\[5\]/B  spi_mode_config2_0/miso_high_counter_RNIF6ST\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNIDJLP1\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIDJLP1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/B  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[5\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/A  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_a_RNI0HKA2\[3\]/B  i2c_interface2_0/state_a_RNI0HKA2\[3\]/Y  i2c_interface2_0/state_a_RNI664Q2\[0\]/A  i2c_interface2_0/state_a_RNI664Q2\[0\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/A  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/A  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_a_RNI0HKA2\[3\]/B  i2c_interface2_0/state_a_RNI0HKA2\[3\]/Y  i2c_interface2_0/state_a_RNI664Q2\[0\]/A  i2c_interface2_0/state_a_RNI664Q2\[0\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/A  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a_0\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/B  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/C  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/A  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/A  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/miso_high_counter_RNIKQMP\[16\]/A  spi_mode_config2_0/miso_high_counter_RNIKQMP\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/B  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[2\]/CLK  spi_mode_config2_0/tx_exit_counter\[2\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI36253\[2\]/Y  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/B  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/C  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/B  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_27/B  i2c_interface2_0/sda_a_RNO_27/Y  i2c_interface2_0/sda_a_RNO_24/A  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/C  spi_mode_config2_0/state_b_RNITMAQ5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/sda_a_RNO_9/B  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/A  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNII8P3\[18\]/C  memory_controller_0/geig_prev_RNII8P3\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI22BF\[20\]/C  memory_controller_0/geig_prev_RNI22BF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNIKENA1\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIKENA1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/C  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIO5FE1\[2\]/A  i2c_interface2_0/state_a_RNIO5FE1\[2\]/Y  i2c_interface2_0/state_hold_RNI7JDM1\[3\]/A  i2c_interface2_0/state_hold_RNI7JDM1\[3\]/Y  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/C  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/B  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[0\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[0\]/Y  spi_mode_config2_0/ss_b_RNO_7/B  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_4/B  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/A  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/chip_state_RNIJE971\[1\]/A  spi_mode_config2_0/chip_state_RNIJE971\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/A  spi_mode_config2_0/chip_state_RNIQ08I3\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/A  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/B  spi_mode_config2_0/tx_state_RNILR6L3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/C  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/C  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/sda_a_RNO_24/C  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/A  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/miso_high_counter_RNIIOMP\[15\]/B  spi_mode_config2_0/miso_high_counter_RNIIOMP\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[5\]/CLK  spi_mode_config2_0/miso_high_counter\[5\]/Q  spi_mode_config2_0/miso_high_counter_RNIF6ST\[5\]/A  spi_mode_config2_0/miso_high_counter_RNIF6ST\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNIDJLP1\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIDJLP1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/B  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/B  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/B  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/B  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[15\]/B  spi_mode_config2_0/miso_high_counter_RNO\[15\]/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/B  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/C  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/B  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/read_cmd_RNO_0/C  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/C  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/A  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIA7FV1\[3\]/B  i2c_interface2_0/state_a_RNIA7FV1\[3\]/Y  i2c_interface2_0/sda_a_RNO_14/C  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  write_address_traversal_0/address_m6_0_a2_4/C  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNO\[9\]/B  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[21\]/CLK  spi_mode_config2_0/tx_ss_counter\[21\]/Q  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNI8U5N1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNO_5\[0\]/B  i2c_interface2_0/state_a_RNO_5\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/C  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/C  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/B  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/Y  i2c_interface2_0/data_mode_RNIH5L51\[0\]/C  i2c_interface2_0/data_mode_RNIH5L51\[0\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/A  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_4\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO_4\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNI96UL\[1\]/B  spi_mode_config2_0/read_data_RNI96UL\[1\]/Y  spi_mode_config2_0/read_data_RNIICSB1\[2\]/C  spi_mode_config2_0/read_data_RNIICSB1\[2\]/Y  spi_mode_config2_0/read_tracker_RNI7PSH2/B  spi_mode_config2_0/read_tracker_RNI7PSH2/Y  spi_mode_config2_0/read_tracker_RNIU7833_0/A  spi_mode_config2_0/read_tracker_RNIU7833_0/Y  spi_mode_config2_0/chip_state_RNI1Q446\[1\]/A  spi_mode_config2_0/chip_state_RNI1Q446\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_4\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_4\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC/B  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[3\]/B  i2c_interface2_0/state_a_RNIUQUT1\[3\]/Y  i2c_interface2_0/sda_a_RNO_16/B  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/init_RNI1TN41/B  i2c_interface2_0/init_RNI1TN41/Y  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/C  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/A  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/B  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/state_a_RNI2GVF1\[2\]/B  i2c_interface2_0/state_a_RNI2GVF1\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/A  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/init2_RNO/B  i2c_interface2_0/init2_RNO/Y  i2c_interface2_0/init2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  write_address_traversal_0/address_m6_0_a2_4/B  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/B  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_hold_RNO\[0\]/A  i2c_interface2_0/state_hold_RNO\[0\]/Y  i2c_interface2_0/state_hold\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/B  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_hold_RNO\[2\]/A  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/A  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/Y  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/A  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/Y  spi_mode_config2_0/tx_exit_counter\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2_0\[3\]/Y  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/A  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/Y  spi_mode_config2_0/tx_exit_counter\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/read_tracker_RNI683M5/B  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[7\]/CLK  geig_data_handling_0/geig_counts\[7\]/Q  geig_data_handling_0/geig_counts_RNIN07F\[9\]/C  geig_data_handling_0/geig_counts_RNIN07F\[9\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[17\]/CLK  spi_mode_config2_0/miso_high_counter\[17\]/Q  spi_mode_config2_0/miso_high_counter_RNIJPMP\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIJPMP\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[17\]/CLK  spi_mode_config2_0/miso_high_counter\[17\]/Q  spi_mode_config2_0/miso_high_counter_RNIIOMP\[15\]/A  spi_mode_config2_0/miso_high_counter_RNIIOMP\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[15\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNIMKPG\[5\]/A  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/A  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNI9KO292\[2\]/B  memory_controller_0/schedule_1_RNI9KO292\[2\]/Y  memory_controller_0/busy_hold_RNIQHTTG2/C  memory_controller_0/busy_hold_RNIQHTTG2/Y  memory_controller_0/write_count_RNI25V177\[0\]/A  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[7\]/CLK  memory_controller_0/schedule_0\[7\]/Q  memory_controller_0/schedule_RNIMKPG\[5\]/B  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/A  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[11\]/CLK  spi_mode_config2_0/miso_high_counter\[11\]/Q  spi_mode_config2_0/miso_high_counter_RNIKENA1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNIKENA1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/C  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/wait_ctr_RNIFR09\[2\]/C  i2c_interface2_0/wait_ctr_RNIFR09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/C  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI782J4\[3\]/A  spi_mode_config2_0/tx_state_RNI782J4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/B  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIK29D1\[1\]/B  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/init2_RNO/B  i2c_interface2_0/init2_RNO/Y  i2c_interface2_0/init2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/C  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/C  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_m6_0_a2_4/A  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/C  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQDRN2\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNIQDRN2\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/C  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/miso_high_counter_RNIVPSP\[15\]/C  spi_mode_config2_0/miso_high_counter_RNIVPSP\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/A  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4ET15\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNI4ET15\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIO766\[10\]/B  i2c_interface2_0/wait_ctr_RNIO766\[10\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/B  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/B  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNIDL06\[4\]/B  i2c_interface2_0/wait_ctr_RNIDL06\[4\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/A  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/init2_RNIT6DH/B  i2c_interface2_0/init2_RNIT6DH/Y  i2c_interface2_0/data_mode_RNIH5L51\[0\]/A  i2c_interface2_0/data_mode_RNIH5L51\[0\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/B  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNI9KO292\[2\]/S  memory_controller_0/schedule_1_RNI9KO292\[2\]/Y  memory_controller_0/busy_hold_RNIQHTTG2/C  memory_controller_0/busy_hold_RNIQHTTG2/Y  memory_controller_0/write_count_RNI25V177\[0\]/A  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_m6_0_a2_2/B  write_address_traversal_0/address_m6_0_a2_2/Y  write_address_traversal_0/address_m6_0_a2_5/C  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_m6_0_a2_2/A  write_address_traversal_0/address_m6_0_a2_2/Y  write_address_traversal_0/address_m6_0_a2_5/C  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/chip_state_RNI37UN2\[1\]/A  spi_mode_config2_0/chip_state_RNI37UN2\[1\]/Y  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/A  spi_mode_config2_0/chip_state_RNI9QVM8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/tx_state_RNISQ7O3\[2\]/A  spi_mode_config2_0/tx_state_RNISQ7O3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNIJPMP\[16\]/A  spi_mode_config2_0/miso_high_counter_RNIJPMP\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/B  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/A  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/A  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[10\]/A  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNIFR09\[2\]/B  i2c_interface2_0/wait_ctr_RNIFR09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/C  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/A  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_interupt_RNI40DU1/C  spi_mode_config2_0/poll_interupt_RNI40DU1/Y  spi_mode_config2_0/ss_a_RNIT3RK4/B  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/A  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/sda_a_RNO_24/B  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/A  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/sda_a_RNO_24/C  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/state_a_RNITQOS1\[3\]/A  i2c_interface2_0/state_a_RNITQOS1\[3\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/A  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNIR9TI3/C  i2c_interface2_0/init_RNIR9TI3/Y  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/C  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/A  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[10\]/A  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNIIJRG3/A  i2c_interface2_0/init_RNIIJRG3/Y  i2c_interface2_0/data_cntr_RNO\[0\]/C  i2c_interface2_0/data_cntr_RNO\[0\]/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_RNIR9TI3/B  i2c_interface2_0/init_RNIR9TI3/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/B  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_interupt_RNI40DU1/C  spi_mode_config2_0/poll_interupt_RNI40DU1/Y  spi_mode_config2_0/ss_a_RNIT3RK4/B  spi_mode_config2_0/ss_a_RNIT3RK4/Y  spi_mode_config2_0/ss_a_RNIEDF2G/B  spi_mode_config2_0/ss_a_RNIEDF2G/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_m6_0_a2_6/A  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[8\]/CLK  geig_data_handling_0/geig_counts\[8\]/Q  geig_data_handling_0/geig_counts_RNIN07F\[9\]/A  geig_data_handling_0/geig_counts_RNIN07F\[9\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/start_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/write_cycle/CLK  sram_interface_0/write_cycle/Q  sram_interface_0/write_cycle_RNIMVIL/A  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_cycle_RNIIARQ1/B  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNI3D981\[3\]/A  spi_mode_config2_0/tx_state_RNI3D981\[3\]/Y  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/A  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[1\]/C  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[10\]/C  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[9\]/C  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[8\]/C  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[7\]/C  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[6\]/C  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[5\]/C  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[4\]/C  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[3\]/C  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[11\]/C  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNO\[8\]/A  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNI0H1C\[9\]/C  i2c_interface2_0/wait_ctr_RNI0H1C\[9\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[16\]/CLK  spi_mode_config2_0/tx_ss_counter\[16\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNI5MS42\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[4\]/CLK  spi_mode_config2_0/rst_cntr\[4\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/C  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/B  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/sda_a_RNO_26/B  i2c_interface2_0/sda_a_RNO_26/Y  i2c_interface2_0/sda_a_RNO_23/A  i2c_interface2_0/sda_a_RNO_23/Y  i2c_interface2_0/sda_a_RNO_16/A  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE/B  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/busy_hold/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  read_address_traversal_0/address_m6_0_a2_6/B  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/A  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/A  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/B  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/A  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/wait_ctr_RNIUKT61\[17\]/C  i2c_interface2_0/wait_ctr_RNIUKT61\[17\]/Y  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/C  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/Y  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/A  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/B  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIU7833/A  spi_mode_config2_0/read_tracker_RNIU7833/Y  spi_mode_config2_0/poll_interupt_RNO_0/C  spi_mode_config2_0/poll_interupt_RNO_0/Y  spi_mode_config2_0/poll_interupt_RNO/C  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIUB081\[4\]/A  spi_mode_config2_0/tx_state_RNIUB081\[4\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/A  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/next_a_RNO/A  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO_0\[8\]/B  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIUL7J1\[3\]/A  i2c_interface2_0/init_ctr_a_RNIUL7J1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/B  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/A  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/A  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/B  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNO\[7\]/A  geig_data_handling_0/geig_counts_RNO\[7\]/Y  geig_data_handling_0/geig_counts\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/init_ctr_a_RNIEI501\[0\]/B  i2c_interface2_0/init_ctr_a_RNIEI501\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/A  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/A  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/sda_a_RNO_5/B  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/wait_ctr_RNIDL06\[4\]/A  i2c_interface2_0/wait_ctr_RNIDL06\[4\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/A  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[1\]/B  i2c_interface2_0/state_a_RNI7CJA2\[1\]/Y  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/C  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/B  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/B  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_19/C  i2c_interface2_0/sda_a_RNO_19/Y  i2c_interface2_0/sda_a_RNO_7/A  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_1/A  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[9\]/CLK  geig_data_handling_0/geig_counts\[9\]/Q  geig_data_handling_0/geig_counts_RNIN07F\[9\]/B  geig_data_handling_0/geig_counts_RNIN07F\[9\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/C  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_0_RNI8UCD4\[3\]/B  i2c_interface2_0/state_a_0_RNI8UCD4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/A  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/miso_high_counter_RNIVPSP\[15\]/A  spi_mode_config2_0/miso_high_counter_RNIVPSP\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/A  spi_mode_config2_0/miso_high_counter_RNICI898\[15\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/state_a_0_RNI9KC32\[1\]/A  i2c_interface2_0/state_a_0_RNI9KC32\[1\]/Y  i2c_interface2_0/start_ctr_RNO/C  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/B  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/state_a_RNI2GVF1\[2\]/B  i2c_interface2_0/state_a_RNI2GVF1\[2\]/Y  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/B  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/B  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[0\]/A  orbit_control_0/cntr_RNO\[0\]/Y  orbit_control_0/cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_23/C  i2c_interface2_0/sda_a_RNO_23/Y  i2c_interface2_0/sda_a_RNO_16/A  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/B  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/state_a_RNIA7FV1\[3\]/A  i2c_interface2_0/state_a_RNIA7FV1\[3\]/Y  i2c_interface2_0/sda_a_RNO_14/C  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/byte_out_a_20_i_i_a2_9\[0\]/A  spi_mode_config2_0/byte_out_a_20_i_i_a2_9\[0\]/Y  spi_mode_config2_0/byte_out_a_20_i_i_5\[0\]/A  spi_mode_config2_0/byte_out_a_20_i_i_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[2\]/CLK  i2c_interface2_0/wait_ctr\[2\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/C  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[10\]/A  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/wait_ctr_RNID62I\[6\]/A  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/C  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/B  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/C  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[2\]/A  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/A  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/sda_a_RNO_7/B  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_1/A  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_5\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_5\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/A  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/B  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[3\]/A  i2c_interface2_0/state_a_RNIUQUT1\[3\]/Y  i2c_interface2_0/sda_a_RNO_16/B  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI766SR4/A  memory_controller_0/read_prev_RNI766SR4/Y  memory_controller_0/schedule_2_RNIDNRID7\[4\]/B  memory_controller_0/schedule_2_RNIDNRID7\[4\]/Y  memory_controller_0/schedule_RNIJ3979H\[5\]/A  memory_controller_0/schedule_RNIJ3979H\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/A  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/Y  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/A  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/B  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[10\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[10\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/A  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/A  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_n6_0_o2_0/B  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/C  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/A  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI1O3O\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNI1O3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[17\]/CLK  spi_mode_config2_0/tx_ss_counter\[17\]/Q  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNICVU42\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/B  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/Y  spi_mode_config2_0/chip_state_RNIH9OA5\[6\]/B  spi_mode_config2_0/chip_state_RNIH9OA5\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNISL1O7\[4\]/C  spi_mode_config2_0/config_cntr_b_RNISL1O7\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/B  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNI1O3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI1O3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNINRA82\[5\]/Y  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/A  spi_mode_config2_0/state_b_RNIK5HE3\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_m2_0_a2_2/C  write_address_traversal_0/address_m2_0_a2_2/Y  write_address_traversal_0/address_m2_0_a2/A  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_m2_0_a2_1/B  write_address_traversal_0/address_m2_0_a2_1/Y  write_address_traversal_0/address_m2_0_a2/B  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNO\[8\]/A  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n6_0_o2_0/A  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI942M\[9\]/A  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI0NA91\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI0NA91\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_hold_RNITPT61\[1\]/B  i2c_interface2_0/state_hold_RNITPT61\[1\]/Y  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/C  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/A  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/wait_ctr_RNIO766\[10\]/A  i2c_interface2_0/wait_ctr_RNIO766\[10\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/B  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n16_0/A  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIUB081\[4\]/A  spi_mode_config2_0/tx_state_RNIUB081\[4\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/A  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_m2_0_a2_2/B  write_address_traversal_0/address_m2_0_a2_2/Y  write_address_traversal_0/address_m2_0_a2/A  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/A  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/A  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n12_0/B  write_address_traversal_0/address_n12_0/Y  write_address_traversal_0/address\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIA7FV1\[3\]/B  i2c_interface2_0/state_a_RNIA7FV1\[3\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[0\]/A  i2c_interface2_0/state_a_RNIOJEU2\[0\]/Y  i2c_interface2_0/state_a_RNIA7AF6\[0\]/A  i2c_interface2_0/state_a_RNIA7AF6\[0\]/Y  i2c_interface2_0/data_cntr_RNO\[2\]/C  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/B  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/C  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/A  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/A  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIUL7J1\[3\]/A  i2c_interface2_0/init_ctr_a_RNIUL7J1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/B  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/A  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIO766\[10\]/B  i2c_interface2_0/wait_ctr_RNIO766\[10\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/B  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[15\]/A  i2c_interface2_0/wait_ctr_RNO_0\[15\]/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/B  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIO766\[10\]/B  i2c_interface2_0/wait_ctr_RNIO766\[10\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/B  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[13\]/A  i2c_interface2_0/wait_ctr_RNO_0\[13\]/Y  i2c_interface2_0/wait_ctr_RNO\[13\]/B  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_4\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_4\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/A  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/A  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/A  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/A  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[15\]/A  spi_mode_config2_0/miso_high_counter_RNO\[15\]/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/A  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/Y  spi_mode_config2_0/tx_ss_counter\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[2\]/CLK  i2c_interface2_0/wait_ctr\[2\]/Q  i2c_interface2_0/wait_ctr_RNIFR09\[2\]/A  i2c_interface2_0/wait_ctr_RNIFR09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/C  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[2\]/A  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[2\]/Y  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_8/C  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/start_ctr_RNIJHKU1/B  i2c_interface2_0/start_ctr_RNIJHKU1/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/A  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_n3_0_o2/A  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[2\]/CLK  spi_mode_config2_0/miso_high_counter\[2\]/Q  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/A  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/C  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[3\]/CLK  spi_mode_config2_0/rx_ss_counter\[3\]/Q  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/B  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_6/B  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[6\]/CLK  spi_mode_config2_0/miso_high_counter\[6\]/Q  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/A  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/C  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/C  spi_mode_config2_0/miso_high_counter_RNI1JK81\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/C  spi_mode_config2_0/miso_high_counter_RNITC703\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/C  spi_mode_config2_0/miso_high_counter_RNIQUKL6\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[15\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[15\]/C  spi_mode_config2_0/miso_high_counter_RNO\[15\]/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661\[1\]/A  spi_mode_config2_0/state_b_RNIT9661\[1\]/Y  spi_mode_config2_0/ss_b_RNO_8/A  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/schedule_1_RNI9H0I92\[2\]/A  memory_controller_0/schedule_1_RNI9H0I92\[2\]/Y  memory_controller_0/busy_hold_RNIQE5DH2_0/A  memory_controller_0/busy_hold_RNIQE5DH2_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI315U2\[0\]/C  spi_mode_config2_0/read_data_RNI315U2\[0\]/Y  spi_mode_config2_0/read_data_RNI3C373\[0\]/A  spi_mode_config2_0/read_data_RNI3C373\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/B  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_m2_0_a2_2/A  write_address_traversal_0/address_m2_0_a2_2/Y  write_address_traversal_0/address_m2_0_a2/A  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI782J4\[3\]/A  spi_mode_config2_0/tx_state_RNI782J4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/B  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/B  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/B  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNO\[2\]/B  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNO\[0\]/B  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/C  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[8\]/B  i2c_interface2_0/wait_ctr_RNO_0\[8\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/C  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[6\]/CLK  memory_controller_0/schedule_0\[6\]/Q  memory_controller_0/schedule_2_RNI5L8E\[4\]/B  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/C  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/C  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/A  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[5\]/CLK  orbit_control_0/cntr\[5\]/Q  orbit_control_0/cntr_RNINE201\[5\]/A  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/B  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNI96UL\[1\]/B  spi_mode_config2_0/read_data_RNI96UL\[1\]/Y  spi_mode_config2_0/read_data_RNIICSB1\[2\]/C  spi_mode_config2_0/read_data_RNIICSB1\[2\]/Y  spi_mode_config2_0/read_tracker_RNI7PSH2/B  spi_mode_config2_0/read_tracker_RNI7PSH2/Y  spi_mode_config2_0/read_tracker_RNIU7833_0/A  spi_mode_config2_0/read_tracker_RNIU7833_0/Y  spi_mode_config2_0/chip_state_RNI1Q446\[1\]/A  spi_mode_config2_0/chip_state_RNI1Q446\[1\]/Y  spi_mode_config2_0/byte_tracker_a_RNO/A  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/A  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNIH5L51\[0\]/B  i2c_interface2_0/data_mode_RNIH5L51\[0\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/B  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_m2_0_a2_1/A  write_address_traversal_0/address_m2_0_a2_1/Y  write_address_traversal_0/address_m2_0_a2/B  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/A  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_27/A  i2c_interface2_0/sda_a_RNO_27/Y  i2c_interface2_0/sda_a_RNO_24/A  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[9\]/A  i2c_interface2_0/wait_ctr_RNO_0\[9\]/Y  i2c_interface2_0/wait_ctr_RNO\[9\]/B  i2c_interface2_0/wait_ctr_RNO\[9\]/Y  i2c_interface2_0/wait_ctr\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/B  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/Y  i2c_interface2_0/sda_a_RNO_23/B  i2c_interface2_0/sda_a_RNO_23/Y  i2c_interface2_0/sda_a_RNO_16/A  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_m6_0_a2_5/B  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[9\]/CLK  spi_mode_config2_0/miso_high_counter\[9\]/Q  spi_mode_config2_0/miso_high_counter_RNIDJLP1\[10\]/B  spi_mode_config2_0/miso_high_counter_RNIDJLP1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/B  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/C  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/C  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/wait_ctr_RNI3ULI\[17\]/B  i2c_interface2_0/wait_ctr_RNI3ULI\[17\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/C  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/A  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[3\]/A  i2c_interface2_0/state_a_RNIUQUT1\[3\]/Y  i2c_interface2_0/sda_a_RNO_16/B  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2/B  i2c_interface2_0/start_ctr_RNIQ74E2/Y  i2c_interface2_0/start_ctr_RNO/A  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIFED62\[4\]/B  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/B  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIM37G1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNIKP4VP4\[5\]/B  memory_controller_0/schedule_RNIKP4VP4\[5\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/B  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNO_0\[6\]/A  geig_data_handling_0/geig_counts_RNO_0\[6\]/Y  geig_data_handling_0/geig_counts_RNO\[6\]/A  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/A  spi_mode_config2_0/miso_high_counter_RNI2KJ82\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init2/CLK  i2c_interface2_0/init2/Q  i2c_interface2_0/init2_RNIT6DH/A  i2c_interface2_0/init2_RNIT6DH/Y  i2c_interface2_0/data_mode_RNIH5L51\[0\]/A  i2c_interface2_0/data_mode_RNIH5L51\[0\]/Y  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/B  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/B  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_hold\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO_1\[8\]/B  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/state_b_RNO\[1\]/A  spi_mode_config2_0/state_b_RNO\[1\]/Y  spi_mode_config2_0/state_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNO\[3\]/B  spi_mode_config2_0/byte_out_b_RNO\[3\]/Y  spi_mode_config2_0/byte_out_b\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNO\[7\]/B  spi_mode_config2_0/byte_out_b_RNO\[7\]/Y  spi_mode_config2_0/byte_out_b\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNO\[6\]/B  spi_mode_config2_0/byte_out_b_RNO\[6\]/Y  spi_mode_config2_0/byte_out_b\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNO\[2\]/B  spi_mode_config2_0/byte_out_b_RNO\[2\]/Y  spi_mode_config2_0/byte_out_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNO\[1\]/B  spi_mode_config2_0/byte_out_b_RNO\[1\]/Y  spi_mode_config2_0/byte_out_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNO\[0\]/B  spi_mode_config2_0/byte_out_b_RNO\[0\]/Y  spi_mode_config2_0/byte_out_b\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_6/B  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/tx_state_RNISQ7O3\[2\]/A  spi_mode_config2_0/tx_state_RNISQ7O3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[2\]/A  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[2\]/Y  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_8/C  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[4\]/CLK  memory_controller_0/schedule_2\[4\]/Q  memory_controller_0/schedule_2_RNI5L8E\[4\]/A  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/C  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI41KQJ2\[5\]/C  memory_controller_0/schedule_RNI41KQJ2\[5\]/Y  memory_controller_0/schedule_RNIB7QMF7\[5\]/A  memory_controller_0/schedule_RNIB7QMF7\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/S  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[1\]/B  i2c_interface2_0/state_a_RNI7CJA2\[1\]/Y  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/C  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/Y  i2c_interface2_0/state_hold_RNO\[3\]/B  i2c_interface2_0/state_hold_RNO\[3\]/Y  i2c_interface2_0/state_hold\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNI2GVF1\[2\]/A  i2c_interface2_0/state_a_RNI2GVF1\[2\]/Y  i2c_interface2_0/state_a_RNIFRUE2\[1\]/B  i2c_interface2_0/state_a_RNIFRUE2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/B  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNI41KQJ2_0\[5\]/C  memory_controller_0/schedule_RNI41KQJ2_0\[5\]/Y  memory_controller_0/schedule_RNIP0V4CC\[5\]/A  memory_controller_0/schedule_RNIP0V4CC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/C  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/A  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51_0\[0\]/B  read_buffer_0/init_stage_RNIE9K51_0\[0\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/C  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/A  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/A  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/A  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/B  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/C  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/C  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/C  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/A  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/B  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/B  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/A  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/C  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/A  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/B  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/A  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/C  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/B  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/A  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/C  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/B  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/A  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/C  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[10\]/CLK  spi_mode_config2_0/miso_high_counter\[10\]/Q  spi_mode_config2_0/miso_high_counter_RNIDJLP1\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIDJLP1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/B  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/C  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIREK41\[0\]/C  spi_mode_config2_0/tx_state_RNIREK41\[0\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/A  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/next_a_RNO/A  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/sda_a_RNO_11/B  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/state_b_RNO\[0\]/A  spi_mode_config2_0/state_b_RNO\[0\]/Y  spi_mode_config2_0/state_b\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNO\[4\]/A  spi_mode_config2_0/byte_out_b_RNO\[4\]/Y  spi_mode_config2_0/byte_out_b\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNO\[5\]/A  spi_mode_config2_0/byte_out_b_RNO\[5\]/Y  spi_mode_config2_0/byte_out_b\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/start_b_RNO/A  spi_mode_config2_0/start_b_RNO/Y  spi_mode_config2_0/start_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/sda_a_RNO_3/B  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/ss_b_RNO_0/A  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m6_0_a2_6/B  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIO766\[10\]/B  i2c_interface2_0/wait_ctr_RNIO766\[10\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/B  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/A  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIO766\[10\]/B  i2c_interface2_0/wait_ctr_RNIO766\[10\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/B  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[14\]/C  i2c_interface2_0/wait_ctr_RNO_0\[14\]/Y  i2c_interface2_0/wait_ctr_RNO\[14\]/A  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/A  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNI1AE81\[9\]/A  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/C  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/A  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/C  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/B  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/C  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/B  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/C  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNISPOS1\[3\]/A  i2c_interface2_0/state_a_RNISPOS1\[3\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/C  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/A  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/S  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIA7FV1\[3\]/B  i2c_interface2_0/state_a_RNIA7FV1\[3\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[0\]/A  i2c_interface2_0/state_a_RNIOJEU2\[0\]/Y  i2c_interface2_0/data_cntr_RNO\[0\]/B  i2c_interface2_0/data_cntr_RNO\[0\]/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/A  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_hold_RNO_0\[3\]/B  i2c_interface2_0/state_hold_RNO_0\[3\]/Y  i2c_interface2_0/state_hold_RNO\[3\]/C  i2c_interface2_0/state_hold_RNO\[3\]/Y  i2c_interface2_0/state_hold\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNO\[8\]/A  spi_mode_config2_0/rst_cntr_RNO\[8\]/Y  spi_mode_config2_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/B  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/A  i2c_interface2_0/data_mode_RNIG2LB1\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_m6_0_a2_6/A  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/C  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNINRA82\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/B  spi_mode_config2_0/chip_state_RNIVL4B3\[1\]/Y  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/B  spi_mode_config2_0/chip_state_RNII4EI4\[1\]/Y  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/A  spi_mode_config2_0/chip_state_RNIQ8LG6\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/B  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_m6_0_a2_5/A  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/Y  geig_data_handling_0/min_counter_RNO\[1\]/B  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/sda_a_RNO_20/C  i2c_interface2_0/sda_a_RNO_20/Y  i2c_interface2_0/sda_a_RNO_10/A  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/A  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNO\[7\]/A  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNI0H1C\[9\]/B  i2c_interface2_0/wait_ctr_RNI0H1C\[9\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/C  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/sda_a_RNO_12/B  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[2\]/B  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[2\]/Y  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_8/C  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNIPKD51\[6\]/B  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI0H1C\[9\]/A  i2c_interface2_0/wait_ctr_RNI0H1C\[9\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_stage_RNO_14\[1\]/A  read_buffer_0/init_stage_RNO_14\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[1\]/B  spi_mode_config2_0/state_b_RNIT9661\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/B  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/B  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/C  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/C  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/A  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[0\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/B  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/A  spi_mode_config2_0/miso_high_counter_RNI2AG27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/B  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/A  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/S  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIO766\[10\]/B  i2c_interface2_0/wait_ctr_RNIO766\[10\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/B  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[12\]/A  i2c_interface2_0/wait_ctr_RNO_0\[12\]/Y  i2c_interface2_0/wait_ctr_RNO\[12\]/B  i2c_interface2_0/wait_ctr_RNO\[12\]/Y  i2c_interface2_0/wait_ctr\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[0\]/B  i2c_interface2_0/state_a_RNIOJEU2\[0\]/Y  i2c_interface2_0/state_a_RNIA7AF6\[0\]/A  i2c_interface2_0/state_a_RNIA7AF6\[0\]/Y  i2c_interface2_0/data_cntr_RNO\[2\]/C  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/B  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/A  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/state_b_RNI85Q64\[1\]/A  spi_mode_config2_0/state_b_RNI85Q64\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/Y  spi_mode_config2_0/tx_ss_counter\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/B  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/A  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/A  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/A  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_9\[1\]/C  read_buffer_0/init_stage_RNO_9\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/init_RNIG25N/C  i2c_interface2_0/init_RNIG25N/Y  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/A  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_30/A  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_34/B  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_30/A  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_34/B  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[7\]/B  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/B  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/scl_enable_RNO_9/B  i2c_interface2_0/scl_enable_RNO_9/Y  i2c_interface2_0/scl_enable_RNO_3/B  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE_1/B  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/busy_hold_RNI4PM292/A  memory_controller_0/busy_hold_RNI4PM292/Y  memory_controller_0/busy_hold_RNIFRK4C2/A  memory_controller_0/busy_hold_RNIFRK4C2/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/B  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/Y  i2c_interface2_0/state_a_RNI0HKA2\[3\]/A  i2c_interface2_0/state_a_RNI0HKA2\[3\]/Y  i2c_interface2_0/state_a_RNIETJ93\[0\]/A  i2c_interface2_0/state_a_RNIETJ93\[0\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/C  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/num_cycles\[0\]/CLK  memory_controller_0/num_cycles\[0\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/A  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/C  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/A  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/B  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/state_a_RNID77J1\[1\]/B  i2c_interface2_0/state_a_RNID77J1\[1\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/B  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/C  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/A  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNIR719\[6\]/B  i2c_interface2_0/wait_ctr_RNIR719\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/C  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[10\]/A  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIG74S\[1\]/B  i2c_interface2_0/state_a_RNIG74S\[1\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[1\]/A  i2c_interface2_0/state_a_RNI7CJA2\[1\]/Y  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/C  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/B  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNI9HPB2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/A  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/B  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/A  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[1\]/B  spi_mode_config2_0/state_b_RNIT9661\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIUL7J1\[3\]/B  i2c_interface2_0/init_ctr_a_RNIUL7J1\[3\]/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[16\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[14\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[13\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[12\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[11\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[10\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[9\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[8\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[6\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[5\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[4\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/B  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[1\]/B  spi_mode_config2_0/state_b_RNIT9661\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[34\]/CLK  mag_test_data_0/mag_dat\[34\]/Q  mag_test_data_0/un3_x_data_I_10/C  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_30/A  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_34/B  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_7\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/data_mode_RNIOOAS1\[0\]/C  i2c_interface2_0/data_mode_RNIOOAS1\[0\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/A  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/geig_buffer_RNILIAJ7\[6\]/A  memory_controller_0/geig_buffer_RNILIAJ7\[6\]/Y  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/C  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_10/C  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/B  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[3\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2/B  i2c_interface2_0/start_ctr_RNIQ74E2/Y  i2c_interface2_0/start_ctr/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/B  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/Y  i2c_interface2_0/state_a_0_RNI7E311\[3\]/B  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/B  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_stage_RNO_13\[1\]/C  read_buffer_0/init_stage_RNO_13\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/A  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/next_a_RNO_1/A  spi_mode_config2_0/next_a_RNO_1/Y  spi_mode_config2_0/next_a_RNO/C  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/B  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[0\]/A  i2c_interface2_0/init_ctr_a_RNI3DO4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/B  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/A  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNI1AE81\[9\]/A  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/A  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/Y  geig_data_handling_0/min_counter_RNO\[1\]/B  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIUQGGD2\[0\]/A  memory_controller_0/write_count_RNIUQGGD2\[0\]/Y  memory_controller_0/write_count_RNI25V177\[0\]/C  memory_controller_0/write_count_RNI25V177\[0\]/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/B  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/Y  spi_mode_config2_0/chip_state_RNIH9OA5\[6\]/B  spi_mode_config2_0/chip_state_RNIH9OA5\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/C  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n5_0_x2/A  write_address_traversal_0/address_n5_0_x2/Y  write_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_30/A  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_36/A  mag_test_data_0/un3_x_data_I_36/Y  mag_test_data_0/un3_x_data_I_37/A  mag_test_data_0/un3_x_data_I_37/Y  mag_test_data_0/mag_dat\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_30/A  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_39/A  mag_test_data_0/un3_x_data_I_39/Y  mag_test_data_0/un3_x_data_I_40/A  mag_test_data_0/un3_x_data_I_40/Y  mag_test_data_0/mag_dat\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_30/A  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_42/A  mag_test_data_0/un3_x_data_I_42/Y  mag_test_data_0/un3_x_data_I_43/A  mag_test_data_0/un3_x_data_I_43/Y  mag_test_data_0/mag_dat\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_30/A  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_31/A  mag_test_data_0/un3_x_data_I_31/Y  mag_test_data_0/un3_x_data_I_32/A  mag_test_data_0/un3_x_data_I_32/Y  mag_test_data_0/mag_dat\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_30/A  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_36/A  mag_test_data_0/un3_z_data_I_36/Y  mag_test_data_0/un3_z_data_I_37/A  mag_test_data_0/un3_z_data_I_37/Y  mag_test_data_0/mag_dat\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_30/A  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_39/A  mag_test_data_0/un3_z_data_I_39/Y  mag_test_data_0/un3_z_data_I_40/A  mag_test_data_0/un3_z_data_I_40/Y  mag_test_data_0/mag_dat\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_30/A  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_42/A  mag_test_data_0/un3_z_data_I_42/Y  mag_test_data_0/un3_z_data_I_43/A  mag_test_data_0/un3_z_data_I_43/Y  mag_test_data_0/mag_dat\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_30/A  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_31/A  mag_test_data_0/un3_z_data_I_31/Y  mag_test_data_0/un3_z_data_I_32/A  mag_test_data_0/un3_z_data_I_32/Y  mag_test_data_0/mag_dat\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[36\]/CLK  mag_test_data_0/mag_dat\[36\]/Q  mag_test_data_0/un3_x_data_I_18/B  mag_test_data_0/un3_x_data_I_18/Y  mag_test_data_0/un3_x_data_I_30/B  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_34/B  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIBQL51\[4\]/B  spi_mode_config2_0/tx_state_RNIBQL51\[4\]/Y  spi_mode_config2_0/tx_state_RNIU37R2\[2\]/B  spi_mode_config2_0/tx_state_RNIU37R2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEU36\[2\]/A  spi_mode_config2_0/tx_state_RNINEU36\[2\]/Y  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/B  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/Y  spi_mode_config2_0/chip_state_RNO\[6\]/S  spi_mode_config2_0/chip_state_RNO\[6\]/Y  spi_mode_config2_0/chip_state\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/C  i2c_interface2_0/state_a_0_RNIA3EF2\[3\]/Y  i2c_interface2_0/state_a_RNI07TT3\[0\]/B  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/A  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/A  i2c_interface2_0/state_a_0_RNIQJ0H2\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/C  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/C  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/wait_ctr_RNI3ULI\[17\]/A  i2c_interface2_0/wait_ctr_RNI3ULI\[17\]/Y  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/C  i2c_interface2_0/wait_ctr_RNILSBT2\[17\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/B  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/B  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/B  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/A  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[50\]/CLK  mag_test_data_0/mag_dat\[50\]/Q  mag_test_data_0/un3_y_data_I_10/C  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_30/A  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_34/B  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/sda_a_RNO_6/A  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[32\]/CLK  mag_test_data_0/mag_dat\[32\]/Q  mag_test_data_0/un3_x_data_I_10/A  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_30/A  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_34/B  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[37\]/CLK  mag_test_data_0/mag_dat\[37\]/Q  mag_test_data_0/un3_x_data_I_18/C  mag_test_data_0/un3_x_data_I_18/Y  mag_test_data_0/un3_x_data_I_30/B  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_34/B  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/C  spi_mode_config2_0/miso_high_counter_RNI833F5\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/C  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_cycle/CLK  sram_interface_0/read_cycle/Q  sram_interface_0/read_counter_RNIBB101\[1\]/B  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/sda_a_RNO_26/A  i2c_interface2_0/sda_a_RNO_26/Y  i2c_interface2_0/sda_a_RNO_23/A  i2c_interface2_0/sda_a_RNO_23/Y  i2c_interface2_0/sda_a_RNO_16/A  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_30/A  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_34/B  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[64\]/CLK  mag_test_data_0/mag_dat\[64\]/Q  mag_test_data_0/un3_z_data_I_10/A  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_30/A  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_34/B  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/chip_state_RNI37UN2\[1\]/A  spi_mode_config2_0/chip_state_RNI37UN2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  read_address_traversal_0/address_n12_0_o2/C  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[68\]/CLK  mag_test_data_0/mag_dat\[68\]/Q  mag_test_data_0/un3_z_data_I_18/B  mag_test_data_0/un3_z_data_I_18/Y  mag_test_data_0/un3_z_data_I_30/B  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_34/B  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/B  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/B  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/B  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/A  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[1\]/B  spi_mode_config2_0/state_b_RNIT9661\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/rx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_30/A  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_36/A  mag_test_data_0/un3_y_data_I_36/Y  mag_test_data_0/un3_y_data_I_37/A  mag_test_data_0/un3_y_data_I_37/Y  mag_test_data_0/mag_dat\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_30/A  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_39/A  mag_test_data_0/un3_y_data_I_39/Y  mag_test_data_0/un3_y_data_I_40/A  mag_test_data_0/un3_y_data_I_40/Y  mag_test_data_0/mag_dat\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_30/A  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_42/A  mag_test_data_0/un3_y_data_I_42/Y  mag_test_data_0/un3_y_data_I_43/A  mag_test_data_0/un3_y_data_I_43/Y  mag_test_data_0/mag_dat\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_30/A  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_31/A  mag_test_data_0/un3_y_data_I_31/Y  mag_test_data_0/un3_y_data_I_32/A  mag_test_data_0/un3_y_data_I_32/Y  mag_test_data_0/mag_dat\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/ss_b_RNO_9/A  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_6/B  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[35\]/CLK  mag_test_data_0/mag_dat\[35\]/Q  mag_test_data_0/un3_x_data_I_18/A  mag_test_data_0/un3_x_data_I_18/Y  mag_test_data_0/un3_x_data_I_30/B  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_34/B  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[51\]/CLK  mag_test_data_0/mag_dat\[51\]/Q  mag_test_data_0/un3_y_data_I_18/A  mag_test_data_0/un3_y_data_I_18/Y  mag_test_data_0/un3_y_data_I_30/B  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_34/B  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[67\]/CLK  mag_test_data_0/mag_dat\[67\]/Q  mag_test_data_0/un3_z_data_I_18/A  mag_test_data_0/un3_z_data_I_18/Y  mag_test_data_0/un3_z_data_I_30/B  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_34/B  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/B  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/A  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/A  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[1\]/CLK  spi_mode_config2_0/miso_ss_counter\[1\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/A  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/S  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/init_RNIG25N/C  i2c_interface2_0/init_RNIG25N/Y  i2c_interface2_0/init_RNIR9TI3/A  i2c_interface2_0/init_RNIR9TI3/Y  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/C  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/A  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_31/A  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/A  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/B  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/C  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/A  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/A  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[0\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_4\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_4\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/A  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[10\]/A  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/poll_interupt_RNO/B  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[0\]/B  spi_mode_config2_0/state_b_RNITQEP\[0\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIB08M1\[0\]/B  spi_mode_config2_0/tx_state_RNIB08M1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/sda_a_RNO_25/A  i2c_interface2_0/sda_a_RNO_25/Y  i2c_interface2_0/sda_a_RNO_21/A  i2c_interface2_0/sda_a_RNO_21/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/C  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/A  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[0\]/B  spi_mode_config2_0/state_b_RNITQEP\[0\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/C  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/idle_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNIQNOS1\[0\]/B  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/data_mode\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/A  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/C  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_n6_0_o2/A  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/C  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/B  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/B  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[6\]/A  i2c_interface2_0/wait_ctr_RNO_0\[6\]/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/B  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[10\]/A  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNO\[7\]/A  spi_mode_config2_0/rst_cntr_RNO\[7\]/Y  spi_mode_config2_0/rst_cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/A  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[1\]/CLK  mag_test_data_0/y_data\[1\]/Q  mag_test_data_0/un3_y_data_I_10/B  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_30/A  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_34/B  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/A  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/B  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/sda_a_RNO_25/C  i2c_interface2_0/sda_a_RNO_25/Y  i2c_interface2_0/sda_a_RNO_21/A  i2c_interface2_0/sda_a_RNO_21/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/C  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/A  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/B  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/Y  spi_mode_config2_0/chip_state_RNIH9OA5\[6\]/B  spi_mode_config2_0/chip_state_RNIH9OA5\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNISL1O7\[4\]/C  spi_mode_config2_0/config_cntr_b_RNISL1O7\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/A  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[1\]/C  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[5\]/C  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[4\]/C  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/C  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[6\]/C  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[3\]/C  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/A  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIG25N/B  i2c_interface2_0/init_RNIG25N/Y  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/A  i2c_interface2_0/init_ctr_a_RNIAKCA2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI2M3N1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/C  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/A  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[8\]/CLK  geig_data_handling_0/min_counter\[8\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/B  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNI1AE81\[9\]/A  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[2\]/A  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[2\]/Y  spi_mode_config2_0/ss_b_RNO_6/A  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/A  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[5\]/B  i2c_interface2_0/wait_ctr_RNO_0\[5\]/Y  i2c_interface2_0/wait_ctr_RNO\[5\]/B  i2c_interface2_0/wait_ctr_RNO\[5\]/Y  i2c_interface2_0/wait_ctr\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[0\]/A  read_buffer_0/init_wait_RNO\[0\]/Y  read_buffer_0/init_wait\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_7/C  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_1/A  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/B  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[4\]/CLK  mag_test_data_0/y_data\[4\]/Q  mag_test_data_0/un3_y_data_I_18/B  mag_test_data_0/un3_y_data_I_18/Y  mag_test_data_0/un3_y_data_I_30/B  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_34/B  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[0\]/B  spi_mode_config2_0/state_b_RNITQEP\[0\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/C  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/idle_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/B  spi_mode_config2_0/tx_state_RNIQ09M2\[3\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/next_a_RNO/A  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[4\]/CLK  spi_mode_config2_0/rst_cntr\[4\]/Q  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/state_a_0_RNI7E311\[3\]/C  i2c_interface2_0/state_a_0_RNI7E311\[3\]/Y  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/A  i2c_interface2_0/state_a_0_RNISAFU3\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/B  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/A  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/C  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/tx_packet_counter_RNI1RCJ\[1\]/B  spi_mode_config2_0/tx_packet_counter_RNI1RCJ\[1\]/Y  spi_mode_config2_0/tx_state_RNI095R3\[3\]/C  spi_mode_config2_0/tx_state_RNI095R3\[3\]/Y  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/B  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/B  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/C  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNO\[7\]/A  i2c_interface2_0/wait_ctr_RNO\[7\]/Y  i2c_interface2_0/wait_ctr\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/write_counter\[0\]/CLK  sram_interface_0/write_counter\[0\]/Q  sram_interface_0/write_counter_RNI80QQ\[0\]/B  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_cycle_RNIIARQ1/B  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/C  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/B  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_9\[1\]/C  read_buffer_0/init_stage_RNO_9\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/A  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/C  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/B  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/A  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/config_cntr_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/config_cntr_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/config_cntr_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/config_cntr_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/config_cntr_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/config_cntr_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/begin_pass_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/byte_tracker_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/next_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[1\]/Y  spi_mode_config2_0/config_cntr_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/C  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/C  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/A  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/Y  i2c_interface2_0/sda_a_RNO_18/C  i2c_interface2_0/sda_a_RNO_18/Y  i2c_interface2_0/sda_a_RNO_6/C  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/A  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/C  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/A  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/A  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/B  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/B  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/B  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/sda_a_RNO_25/B  i2c_interface2_0/sda_a_RNO_25/Y  i2c_interface2_0/sda_a_RNO_21/A  i2c_interface2_0/sda_a_RNO_21/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[4\]/A  spi_mode_config2_0/miso_high_counter_RNO\[4\]/Y  spi_mode_config2_0/miso_high_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/A  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/B  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/A  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/B  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/B  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[6\]/A  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[2\]/A  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[9\]/CLK  spi_mode_config2_0/rst_cntr\[9\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/B  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/C  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNO\[5\]/B  geig_data_handling_0/geig_counts_RNO\[5\]/Y  geig_data_handling_0/geig_counts\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/chip_rdy_0/G  spi_master_0/chip_rdy_0/Q  spi_master_0/sck_q_RNIGKR3\[1\]/A  spi_master_0/sck_q_RNIGKR3\[1\]/Y  spi_master_0/state_q_RNIB6A31\[1\]/B  spi_master_0/state_q_RNIB6A31\[1\]/Y  spi_master_0/state_q_RNILKEI2\[1\]/B  spi_master_0/state_q_RNILKEI2\[1\]/Y  spi_master_0/mosi_d_RNO/C  spi_master_0/mosi_d_RNO/Y  spi_master_0/mosi_d/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/B  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/A  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/B  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/A  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/B  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/init_RNIIJRG3/B  i2c_interface2_0/init_RNIIJRG3/Y  i2c_interface2_0/state_a_RNIA7AF6\[0\]/B  i2c_interface2_0/state_a_RNIA7AF6\[0\]/Y  i2c_interface2_0/data_cntr_RNO\[2\]/C  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/z_data\[2\]/CLK  mag_test_data_0/z_data\[2\]/Q  mag_test_data_0/un3_z_data_I_10/C  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_30/A  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_34/B  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/A  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/C  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[1\]/B  i2c_interface2_0/state_a_RNIFDVU\[1\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/A  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/C  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNIBB101\[1\]/C  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI1RCJ\[1\]/A  spi_mode_config2_0/tx_packet_counter_RNI1RCJ\[1\]/Y  spi_mode_config2_0/tx_state_RNI095R3\[3\]/C  spi_mode_config2_0/tx_state_RNI095R3\[3\]/Y  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/B  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/B  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_1\[3\]/A  spi_mode_config2_0/tx_state_RNO_1\[3\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/B  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/C  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/B  i2c_interface2_0/data_cntr_RNIDS7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[2\]/Y  i2c_interface2_0/state_a_RNI2GVF1\[2\]/B  i2c_interface2_0/state_a_RNI2GVF1\[2\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/A  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/chip_rdy_0/G  spi_master_0/chip_rdy_0/Q  spi_master_0/sck_q_RNIGKR3\[1\]/A  spi_master_0/sck_q_RNIGKR3\[1\]/Y  spi_master_0/state_q_RNIB6A31\[1\]/B  spi_master_0/state_q_RNIB6A31\[1\]/Y  spi_master_0/state_q_RNILKEI2\[1\]/B  spi_master_0/state_q_RNILKEI2\[1\]/Y  spi_master_0/state_d_RNO\[1\]/B  spi_master_0/state_d_RNO\[1\]/Y  spi_master_0/state_d\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_0_RNI8UCD4\[3\]/A  i2c_interface2_0/state_a_0_RNI8UCD4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/A  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI0NA91\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI0NA91\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_x2/A  write_address_traversal_0/address_n4_0_x2/Y  write_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/sda_a_RNO_20/B  i2c_interface2_0/sda_a_RNO_20/Y  i2c_interface2_0/sda_a_RNO_10/A  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/min_counter_RNIJRD81\[2\]/C  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_24/A  mag_test_data_0/un3_x_data_I_24/Y  mag_test_data_0/un3_x_data_I_25/B  mag_test_data_0/un3_x_data_I_25/Y  mag_test_data_0/un3_x_data_I_26/A  mag_test_data_0/un3_x_data_I_26/Y  mag_test_data_0/mag_dat\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_24/A  mag_test_data_0/un3_z_data_I_24/Y  mag_test_data_0/un3_z_data_I_25/B  mag_test_data_0/un3_z_data_I_25/Y  mag_test_data_0/un3_z_data_I_26/A  mag_test_data_0/un3_z_data_I_26/Y  mag_test_data_0/mag_dat\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_out\[0\]/CLK  memory_controller_0/data_out\[0\]/Q  sram_interface_0/dout\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[1\]/CLK  memory_controller_0/data_out\[1\]/Q  sram_interface_0/dout\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[2\]/CLK  memory_controller_0/data_out\[2\]/Q  sram_interface_0/dout\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[3\]/CLK  memory_controller_0/data_out\[3\]/Q  sram_interface_0/dout\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[4\]/CLK  memory_controller_0/data_out\[4\]/Q  sram_interface_0/dout\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[5\]/CLK  memory_controller_0/data_out\[5\]/Q  sram_interface_0/dout\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[6\]/CLK  memory_controller_0/data_out\[6\]/Q  sram_interface_0/dout\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[7\]/CLK  memory_controller_0/data_out\[7\]/Q  sram_interface_0/dout\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[8\]/CLK  memory_controller_0/data_out\[8\]/Q  sram_interface_0/dout\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[9\]/CLK  memory_controller_0/data_out\[9\]/Q  sram_interface_0/dout\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[10\]/CLK  memory_controller_0/data_out\[10\]/Q  sram_interface_0/dout\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[11\]/CLK  memory_controller_0/data_out\[11\]/Q  sram_interface_0/dout\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[12\]/CLK  memory_controller_0/data_out\[12\]/Q  sram_interface_0/dout\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[13\]/CLK  memory_controller_0/data_out\[13\]/Q  sram_interface_0/dout\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[14\]/CLK  memory_controller_0/data_out\[14\]/Q  sram_interface_0/dout\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[15\]/CLK  memory_controller_0/data_out\[15\]/Q  sram_interface_0/dout\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[0\]/CLK  memory_controller_0/address_out\[0\]/Q  sram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[1\]/CLK  memory_controller_0/address_out\[1\]/Q  sram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[2\]/CLK  memory_controller_0/address_out\[2\]/Q  sram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[3\]/CLK  memory_controller_0/address_out\[3\]/Q  sram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[4\]/CLK  memory_controller_0/address_out\[4\]/Q  sram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[5\]/CLK  memory_controller_0/address_out\[5\]/Q  sram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[6\]/CLK  memory_controller_0/address_out\[6\]/Q  sram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[7\]/CLK  memory_controller_0/address_out\[7\]/Q  sram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[8\]/CLK  memory_controller_0/address_out\[8\]/Q  sram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[9\]/CLK  memory_controller_0/address_out\[9\]/Q  sram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[10\]/CLK  memory_controller_0/address_out\[10\]/Q  sram_interface_0/address\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[11\]/CLK  memory_controller_0/address_out\[11\]/Q  sram_interface_0/address\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[12\]/CLK  memory_controller_0/address_out\[12\]/Q  sram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[13\]/CLK  memory_controller_0/address_out\[13\]/Q  sram_interface_0/address\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[14\]/CLK  memory_controller_0/address_out\[14\]/Q  sram_interface_0/address\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[15\]/CLK  memory_controller_0/address_out\[15\]/Q  sram_interface_0/address\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[16\]/CLK  memory_controller_0/address_out\[16\]/Q  sram_interface_0/address\[16\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[17\]/CLK  memory_controller_0/address_out\[17\]/Q  sram_interface_0/address\[17\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[1\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[1\]/Y  i2c_interface2_0/scl_enable_RNO_9/A  i2c_interface2_0/scl_enable_RNO_9/Y  i2c_interface2_0/scl_enable_RNO_3/B  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_m3_0_a2/B  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[40\]/CLK  mag_test_data_0/mag_dat\[40\]/Q  mag_test_data_0/un3_x_data_I_29/C  mag_test_data_0/un3_x_data_I_29/Y  mag_test_data_0/un3_x_data_I_30/C  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_34/B  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_m1_0_a2_1/B  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_m1_0_a2_2/C  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[1\]/CLK  spi_mode_config2_0/poll_interupt_counter\[1\]/Q  spi_mode_config2_0/poll_interupt_counter_RNISEG7\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNISEG7\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[2\]/A  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/C  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[5\]/CLK  mag_test_data_0/y_data\[5\]/Q  mag_test_data_0/un3_y_data_I_18/C  mag_test_data_0/un3_y_data_I_18/Y  mag_test_data_0/un3_y_data_I_30/B  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_34/B  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/z_data\[5\]/CLK  mag_test_data_0/z_data\[5\]/Q  mag_test_data_0/un3_z_data_I_18/C  mag_test_data_0/un3_z_data_I_18/Y  mag_test_data_0/un3_z_data_I_30/B  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_34/B  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIQNOS1\[0\]/A  i2c_interface2_0/state_a_RNIQNOS1\[0\]/Y  i2c_interface2_0/state_a_RNI508S3\[3\]/C  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/init2_RNO/B  i2c_interface2_0/init2_RNO/Y  i2c_interface2_0/init2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/A  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/C  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNIEI501\[0\]/A  i2c_interface2_0/init_ctr_a_RNIEI501\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/A  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/A  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/A  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNI1AE81\[9\]/A  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1\[0\]/Y  i2c_interface2_0/init_RNO/B  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/B  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/A  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/A  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/B  spi_mode_config2_0/state_b_RNIUREP_1\[2\]/Y  spi_mode_config2_0/state_b_RNI07KF2\[1\]/A  spi_mode_config2_0/state_b_RNI07KF2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISVTL\[1\]/B  spi_mode_config2_0/chip_state_RNISVTL\[1\]/Y  spi_mode_config2_0/chip_state_RNI1Q446\[1\]/B  spi_mode_config2_0/chip_state_RNI1Q446\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_8\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNO\[6\]/A  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[36\]/CLK  mag_test_data_0/mag_dat\[36\]/Q  mag_test_data_0/un3_x_data_I_18/B  mag_test_data_0/un3_x_data_I_18/Y  mag_test_data_0/un3_x_data_I_24/B  mag_test_data_0/un3_x_data_I_24/Y  mag_test_data_0/un3_x_data_I_25/B  mag_test_data_0/un3_x_data_I_25/Y  mag_test_data_0/un3_x_data_I_26/A  mag_test_data_0/un3_x_data_I_26/Y  mag_test_data_0/mag_dat\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[1\]/B  i2c_interface2_0/state_a_RNIFDVU\[1\]/Y  i2c_interface2_0/sda_a_RNO_12/A  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[56\]/CLK  mag_test_data_0/mag_dat\[56\]/Q  mag_test_data_0/un3_y_data_I_29/C  mag_test_data_0/un3_y_data_I_29/Y  mag_test_data_0/un3_y_data_I_30/C  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_34/B  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[72\]/CLK  mag_test_data_0/mag_dat\[72\]/Q  mag_test_data_0/un3_z_data_I_29/C  mag_test_data_0/un3_z_data_I_29/Y  mag_test_data_0/un3_z_data_I_30/C  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_34/B  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_24/A  mag_test_data_0/un3_y_data_I_24/Y  mag_test_data_0/un3_y_data_I_25/B  mag_test_data_0/un3_y_data_I_25/Y  mag_test_data_0/un3_y_data_I_26/A  mag_test_data_0/un3_y_data_I_26/Y  mag_test_data_0/mag_dat\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/C  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/read_cmd_RNO/C  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI2CJK3\[0\]/B  spi_mode_config2_0/tx_state_RNI2CJK3\[0\]/Y  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/A  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_24/A  mag_test_data_0/un3_x_data_I_24/Y  mag_test_data_0/un3_x_data_I_27/A  mag_test_data_0/un3_x_data_I_27/Y  mag_test_data_0/un3_x_data_I_28/A  mag_test_data_0/un3_x_data_I_28/Y  mag_test_data_0/mag_dat\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_24/A  mag_test_data_0/un3_z_data_I_24/Y  mag_test_data_0/un3_z_data_I_27/A  mag_test_data_0/un3_z_data_I_27/Y  mag_test_data_0/un3_z_data_I_28/A  mag_test_data_0/un3_z_data_I_28/Y  mag_test_data_0/mag_dat\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[10\]/CLK  geig_data_handling_0/geig_counts\[10\]/Q  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/B  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNISROA1\[7\]/B  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_m3_0_a2/A  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[39\]/CLK  mag_test_data_0/mag_dat\[39\]/Q  mag_test_data_0/un3_x_data_I_29/B  mag_test_data_0/un3_x_data_I_29/Y  mag_test_data_0/un3_x_data_I_30/C  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_34/B  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[55\]/CLK  mag_test_data_0/mag_dat\[55\]/Q  mag_test_data_0/un3_y_data_I_29/B  mag_test_data_0/un3_y_data_I_29/Y  mag_test_data_0/un3_y_data_I_30/C  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_34/B  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[71\]/CLK  mag_test_data_0/mag_dat\[71\]/Q  mag_test_data_0/un3_z_data_I_29/B  mag_test_data_0/un3_z_data_I_29/Y  mag_test_data_0/un3_z_data_I_30/C  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_34/B  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_5/A  spi_mode_config2_0/byte_tracker_a_RNO_5/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/B  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/C  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNI78L42\[5\]/A  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/A  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/A  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/A  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_1\[1\]/C  read_buffer_0/init_stage_RNO_1\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/B  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/A  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/A  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/B  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n5_0_x2/A  read_address_traversal_0/address_n5_0_x2/Y  read_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_m1_0_a2_1/A  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_m1_0_a2_2/C  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[68\]/CLK  mag_test_data_0/mag_dat\[68\]/Q  mag_test_data_0/un3_z_data_I_18/B  mag_test_data_0/un3_z_data_I_18/Y  mag_test_data_0/un3_z_data_I_24/B  mag_test_data_0/un3_z_data_I_24/Y  mag_test_data_0/un3_z_data_I_25/B  mag_test_data_0/un3_z_data_I_25/Y  mag_test_data_0/un3_z_data_I_26/A  mag_test_data_0/un3_z_data_I_26/Y  mag_test_data_0/mag_dat\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[51\]/CLK  mag_test_data_0/mag_dat\[51\]/Q  mag_test_data_0/un3_y_data_I_18/A  mag_test_data_0/un3_y_data_I_18/Y  mag_test_data_0/un3_y_data_I_24/B  mag_test_data_0/un3_y_data_I_24/Y  mag_test_data_0/un3_y_data_I_25/B  mag_test_data_0/un3_y_data_I_25/Y  mag_test_data_0/un3_y_data_I_26/A  mag_test_data_0/un3_y_data_I_26/Y  mag_test_data_0/mag_dat\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[3\]/B  i2c_interface2_0/state_a_RNIUQUT1\[3\]/Y  i2c_interface2_0/start_ctr_RNO/B  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/B  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[12\]/CLK  orbit_control_0/cntr\[12\]/Q  orbit_control_0/cntr_RNIOOCM\[12\]/A  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[0\]/CLK  sram_interface_0/dread\[0\]/Q  read_buffer_0/buffer_a\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[1\]/CLK  sram_interface_0/dread\[1\]/Q  read_buffer_0/buffer_a\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[2\]/CLK  sram_interface_0/dread\[2\]/Q  read_buffer_0/buffer_a\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[3\]/CLK  sram_interface_0/dread\[3\]/Q  read_buffer_0/buffer_a\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[4\]/CLK  sram_interface_0/dread\[4\]/Q  read_buffer_0/buffer_a\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[5\]/CLK  sram_interface_0/dread\[5\]/Q  read_buffer_0/buffer_a\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[6\]/CLK  sram_interface_0/dread\[6\]/Q  read_buffer_0/buffer_a\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[7\]/CLK  sram_interface_0/dread\[7\]/Q  read_buffer_0/buffer_a\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[8\]/CLK  sram_interface_0/dread\[8\]/Q  read_buffer_0/buffer_a\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[9\]/CLK  sram_interface_0/dread\[9\]/Q  read_buffer_0/buffer_a\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[10\]/CLK  sram_interface_0/dread\[10\]/Q  read_buffer_0/buffer_a\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[11\]/CLK  sram_interface_0/dread\[11\]/Q  read_buffer_0/buffer_a\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[12\]/CLK  sram_interface_0/dread\[12\]/Q  read_buffer_0/buffer_a\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[13\]/CLK  sram_interface_0/dread\[13\]/Q  read_buffer_0/buffer_a\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[14\]/CLK  sram_interface_0/dread\[14\]/Q  read_buffer_0/buffer_a\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[15\]/CLK  sram_interface_0/dread\[15\]/Q  read_buffer_0/buffer_a\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNI3D981\[3\]/B  spi_mode_config2_0/tx_state_RNI3D981\[3\]/Y  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/A  spi_mode_config2_0/tx_state_RNI6JBD4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[38\]/CLK  mag_test_data_0/mag_dat\[38\]/Q  mag_test_data_0/un3_x_data_I_29/A  mag_test_data_0/un3_x_data_I_29/Y  mag_test_data_0/un3_x_data_I_30/C  mag_test_data_0/un3_x_data_I_30/Y  mag_test_data_0/un3_x_data_I_34/B  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_24/A  mag_test_data_0/un3_y_data_I_24/Y  mag_test_data_0/un3_y_data_I_27/A  mag_test_data_0/un3_y_data_I_27/Y  mag_test_data_0/un3_y_data_I_28/A  mag_test_data_0/un3_y_data_I_28/Y  mag_test_data_0/mag_dat\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNI0NA91\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNI0NA91\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/C  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/C  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/min_counter_RNIJRD81\[2\]/B  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNINPDO\[4\]/B  spi_mode_config2_0/tx_state_RNINPDO\[4\]/Y  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/A  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/A  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/C  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU_0\[0\]/B  i2c_interface2_0/state_a_RNIECVU_0\[0\]/Y  i2c_interface2_0/state_a_0_RNI8UCD4\[3\]/C  i2c_interface2_0/state_a_0_RNI8UCD4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/A  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_11/B  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/ss_b_RNO_6/S  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/B  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  read_address_traversal_0/address_m3_0_a2_0/B  read_address_traversal_0/address_m3_0_a2_0/Y  read_address_traversal_0/address_m3_0_a2_4/B  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO_4\[23\]/B  timestamp_0/TIMESTAMP_RNO_4\[23\]/Y  timestamp_0/TIMESTAMP_RNO_3\[23\]/C  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[0\]/CLK  sram_interface_0/dread\[0\]/Q  read_buffer_0/buffer_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[1\]/CLK  sram_interface_0/dread\[1\]/Q  read_buffer_0/buffer_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[2\]/CLK  sram_interface_0/dread\[2\]/Q  read_buffer_0/buffer_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[3\]/CLK  sram_interface_0/dread\[3\]/Q  read_buffer_0/buffer_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[4\]/CLK  sram_interface_0/dread\[4\]/Q  read_buffer_0/buffer_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[5\]/CLK  sram_interface_0/dread\[5\]/Q  read_buffer_0/buffer_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[6\]/CLK  sram_interface_0/dread\[6\]/Q  read_buffer_0/buffer_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[7\]/CLK  sram_interface_0/dread\[7\]/Q  read_buffer_0/buffer_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[8\]/CLK  sram_interface_0/dread\[8\]/Q  read_buffer_0/buffer_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[9\]/CLK  sram_interface_0/dread\[9\]/Q  read_buffer_0/buffer_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[10\]/CLK  sram_interface_0/dread\[10\]/Q  read_buffer_0/buffer_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[11\]/CLK  sram_interface_0/dread\[11\]/Q  read_buffer_0/buffer_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[12\]/CLK  sram_interface_0/dread\[12\]/Q  read_buffer_0/buffer_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[13\]/CLK  sram_interface_0/dread\[13\]/Q  read_buffer_0/buffer_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[14\]/CLK  sram_interface_0/dread\[14\]/Q  read_buffer_0/buffer_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[15\]/CLK  sram_interface_0/dread\[15\]/Q  read_buffer_0/buffer_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_11/B  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIETJ93\[0\]/B  i2c_interface2_0/state_a_RNIETJ93\[0\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/C  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/B  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/A  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFRUE2\[1\]/A  i2c_interface2_0/state_a_RNIFRUE2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/B  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNO_20\[1\]/B  read_buffer_0/init_stage_RNO_20\[1\]/Y  read_buffer_0/init_stage_RNO_14\[1\]/C  read_buffer_0/init_stage_RNO_14\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/begin_pass_a_RNO_3/B  spi_mode_config2_0/begin_pass_a_RNO_3/Y  spi_mode_config2_0/begin_pass_a_RNO_2/C  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[54\]/CLK  mag_test_data_0/mag_dat\[54\]/Q  mag_test_data_0/un3_y_data_I_29/A  mag_test_data_0/un3_y_data_I_29/Y  mag_test_data_0/un3_y_data_I_30/C  mag_test_data_0/un3_y_data_I_30/Y  mag_test_data_0/un3_y_data_I_34/B  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1\[0\]/Y  i2c_interface2_0/init_RNO/B  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_8\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[6\]/CLK  spi_mode_config2_0/chip_state\[6\]/Q  spi_mode_config2_0/chip_state_RNIH9OA5\[6\]/A  spi_mode_config2_0/chip_state_RNIH9OA5\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNISL1O7\[4\]/C  spi_mode_config2_0/config_cntr_b_RNISL1O7\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/B  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[17\]/CLK  spi_mode_config2_0/tx_ss_counter\[17\]/Q  spi_mode_config2_0/tx_ss_counter_RNI4ET15\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNI4ET15\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[16\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[16\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/B  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/A  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_10/C  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_11/B  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[15\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/A  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_24/A  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/C  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/A  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[32\]/CLK  memory_controller_0/geig_buffer\[32\]/Q  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/A  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/Y  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/B  memory_controller_0/geig_buffer_RNIU9P4B2\[32\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/C  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/tx_packet_counter_RNIKHHR2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIKHHR2\[5\]/Y  spi_mode_config2_0/tx_state_RNI095R3\[3\]/B  spi_mode_config2_0/tx_state_RNI095R3\[3\]/Y  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/B  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNISVTL\[1\]/C  spi_mode_config2_0/chip_state_RNISVTL\[1\]/Y  spi_mode_config2_0/chip_state_RNI1Q446\[1\]/B  spi_mode_config2_0/chip_state_RNI1Q446\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/C  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/C  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/sda_a_RNO_2/A  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/A  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNO_4\[22\]/B  timestamp_0/TIMESTAMP_RNO_4\[22\]/Y  timestamp_0/TIMESTAMP_RNO_3\[22\]/C  timestamp_0/TIMESTAMP_RNO_3\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/C  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/wait_ctr_RNIR719\[6\]/A  i2c_interface2_0/wait_ctr_RNIR719\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/C  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[10\]/A  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  read_address_traversal_0/address_m3_0_a2_2/A  read_address_traversal_0/address_m3_0_a2_2/Y  read_address_traversal_0/address_m3_0_a2_4/C  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIB08M1\[0\]/B  spi_mode_config2_0/tx_state_RNIB08M1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/A  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_13/A  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter_RNO\[5\]/A  geig_data_handling_0/min_counter_RNO\[5\]/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNO_20\[1\]/A  read_buffer_0/init_stage_RNO_20\[1\]/Y  read_buffer_0/init_stage_RNO_14\[1\]/C  read_buffer_0/init_stage_RNO_14\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[16\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[16\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/B  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQDRN2\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNIQDRN2\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_27/A  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_11/B  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/sda_a_RNO_20/A  i2c_interface2_0/sda_a_RNO_20/Y  i2c_interface2_0/sda_a_RNO_10/A  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNI0NA91\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNI0NA91\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIREK41\[0\]/C  spi_mode_config2_0/tx_state_RNIREK41\[0\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIREK41\[0\]/C  spi_mode_config2_0/tx_state_RNIREK41\[0\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIREK41\[0\]/C  spi_mode_config2_0/tx_state_RNIREK41\[0\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIREK41\[0\]/C  spi_mode_config2_0/tx_state_RNIREK41\[0\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO_4\[22\]/A  timestamp_0/TIMESTAMP_RNO_4\[22\]/Y  timestamp_0/TIMESTAMP_RNO_3\[22\]/C  timestamp_0/TIMESTAMP_RNO_3\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/C  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  read_address_traversal_0/address_m3_0_a2_2/B  read_address_traversal_0/address_m3_0_a2_2/Y  read_address_traversal_0/address_m3_0_a2_4/C  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[1\]/B  i2c_interface2_0/state_a_RNIDBVU_0\[1\]/Y  i2c_interface2_0/scl_enable_RNO_9/A  i2c_interface2_0/scl_enable_RNO_9/Y  i2c_interface2_0/scl_enable_RNO_3/B  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIMODO\[4\]/B  spi_mode_config2_0/tx_state_RNIMODO\[4\]/Y  spi_mode_config2_0/tx_state_RNII82T1\[4\]/A  spi_mode_config2_0/tx_state_RNII82T1\[4\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/B  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/A  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/A  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[15\]/B  i2c_interface2_0/wait_ctr_RNO_0\[15\]/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/B  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNINPDO\[4\]/A  spi_mode_config2_0/tx_state_RNINPDO\[4\]/Y  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/A  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/A  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/C  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  read_address_traversal_0/address_m3_0_a2_1/B  read_address_traversal_0/address_m3_0_a2_1/Y  read_address_traversal_0/address_m3_0_a2_4/A  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/B  i2c_interface2_0/state_a_0_RNI6HN31\[3\]/Y  i2c_interface2_0/scl_enable_RNO_5/B  i2c_interface2_0/scl_enable_RNO_5/Y  i2c_interface2_0/scl_enable_RNO_0/C  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNIPR541\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[3\]/CLK  spi_mode_config2_0/poll_interupt_counter\[3\]/Q  spi_mode_config2_0/poll_interupt_counter_RNISEG7\[3\]/A  spi_mode_config2_0/poll_interupt_counter_RNISEG7\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[2\]/A  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/C  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_0_RNIKSVO\[3\]/A  i2c_interface2_0/state_a_0_RNIKSVO\[3\]/Y  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/A  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/B  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/B  i2c_interface2_0/wait_ctr_RNIH8C6\[15\]/Y  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/B  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/Y  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/A  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/B  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIFDVU\[1\]/A  i2c_interface2_0/state_a_RNIFDVU\[1\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/A  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/C  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/A  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/A  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[6\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/A  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[5\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/A  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[4\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/A  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/A  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/A  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/A  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/A  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_tracker/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/C  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/sda_a_RNO_21/C  i2c_interface2_0/sda_a_RNO_21/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNO_3\[3\]/B  spi_mode_config2_0/tx_state_RNO_3\[3\]/Y  spi_mode_config2_0/tx_state_RNO_2\[3\]/A  spi_mode_config2_0/tx_state_RNO_2\[3\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/C  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/C  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNO\[6\]/A  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[16\]/CLK  read_address_traversal_0/address\[16\]/Q  read_address_traversal_0/address_m3_0_a2_0/A  read_address_traversal_0/address_m3_0_a2_0/Y  read_address_traversal_0/address_m3_0_a2_4/B  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIO766\[10\]/B  i2c_interface2_0/wait_ctr_RNIO766\[10\]/Y  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/B  i2c_interface2_0/wait_ctr_RNIKO7L\[2\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[11\]/B  i2c_interface2_0/wait_ctr_RNO_0\[11\]/Y  i2c_interface2_0/wait_ctr_RNO\[11\]/B  i2c_interface2_0/wait_ctr_RNO\[11\]/Y  i2c_interface2_0/wait_ctr\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNISFK41\[0\]/C  spi_mode_config2_0/tx_state_RNISFK41\[0\]/Y  spi_mode_config2_0/tx_state_RNINEU36\[2\]/B  spi_mode_config2_0/tx_state_RNINEU36\[2\]/Y  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/B  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/Y  spi_mode_config2_0/chip_state_RNO\[6\]/S  spi_mode_config2_0/chip_state_RNO\[6\]/Y  spi_mode_config2_0/chip_state\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNISFK41\[0\]/C  spi_mode_config2_0/tx_state_RNISFK41\[0\]/Y  spi_mode_config2_0/tx_state_RNINEU36\[2\]/B  spi_mode_config2_0/tx_state_RNINEU36\[2\]/Y  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/B  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/S  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNO_4\[23\]/A  timestamp_0/TIMESTAMP_RNO_4\[23\]/Y  timestamp_0/TIMESTAMP_RNO_3\[23\]/C  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/scl_enable_RNO_3/A  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/A  i2c_interface2_0/state_a_0_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/B  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/B  spi_mode_config2_0/miso_high_counter_RNIJ4I83\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/A  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU_1\[3\]/A  i2c_interface2_0/state_a_RNIGEVU_1\[3\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/C  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  read_address_traversal_0/address_n13_0_o2/A  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNISFK41\[0\]/B  spi_mode_config2_0/tx_state_RNISFK41\[0\]/Y  spi_mode_config2_0/tx_state_RNINEU36\[2\]/B  spi_mode_config2_0/tx_state_RNINEU36\[2\]/Y  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/B  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/Y  spi_mode_config2_0/chip_state_RNO\[6\]/S  spi_mode_config2_0/chip_state_RNO\[6\]/Y  spi_mode_config2_0/chip_state\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNISPOS1\[3\]/C  i2c_interface2_0/state_a_RNISPOS1\[3\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/C  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_stage_RNO_19\[1\]/B  read_buffer_0/init_stage_RNO_19\[1\]/Y  read_buffer_0/init_stage_RNO_14\[1\]/B  read_buffer_0/init_stage_RNO_14\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNI1TN41/A  i2c_interface2_0/init_RNI1TN41/Y  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/C  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/A  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/state_a_0_RNIKSVO\[3\]/C  i2c_interface2_0/state_a_0_RNIKSVO\[3\]/Y  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/A  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/B  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/read_cmd_RNO_1/C  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT mag_test_data_0/z_data\[6\]/CLK  mag_test_data_0/z_data\[6\]/Q  mag_test_data_0/un3_z_data_I_29/A  mag_test_data_0/un3_z_data_I_29/Y  mag_test_data_0/un3_z_data_I_30/C  mag_test_data_0/un3_z_data_I_30/Y  mag_test_data_0/un3_z_data_I_34/B  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  read_address_traversal_0/address_m3_0_a2_1/A  read_address_traversal_0/address_m3_0_a2_1/Y  read_address_traversal_0/address_m3_0_a2_4/A  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/state_a_RNO_3\[2\]/A  spi_mode_config2_0/state_a_RNO_3\[2\]/Y  spi_mode_config2_0/state_a_RNO_2\[2\]/A  spi_mode_config2_0/state_a_RNO_2\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/A  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIUQUT1\[1\]/B  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/C  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/A  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/A  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n3_0_x2/A  write_address_traversal_0/address_n3_0_x2/Y  write_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/A  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/A  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G/A  i2c_interface2_0/start_ctr_RNISC5G/Y  i2c_interface2_0/state_a_RNO_4\[0\]/A  i2c_interface2_0/state_a_RNO_4\[0\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/C  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/C  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO_4\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_4\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/B  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO\[6\]/A  spi_mode_config2_0/rst_cntr_RNO\[6\]/Y  spi_mode_config2_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNISFK41\[0\]/C  spi_mode_config2_0/tx_state_RNISFK41\[0\]/Y  spi_mode_config2_0/tx_state_RNII82T1\[4\]/B  spi_mode_config2_0/tx_state_RNII82T1\[4\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/B  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_cycle_RNIAA101/C  sram_interface_0/read_cycle_RNIAA101/Y  sram_interface_0/read_cycle_RNIIARQ1/A  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[3\]/CLK  spi_mode_config2_0/tx_free_bytes\[3\]/Q  spi_mode_config2_0/tx_free_bytes_RNIJU4F1\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNIJU4F1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNIFL2U3\[7\]/B  spi_mode_config2_0/byte_out_b_RNIFL2U3\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIMODO\[4\]/A  spi_mode_config2_0/tx_state_RNIMODO\[4\]/Y  spi_mode_config2_0/tx_state_RNII82T1\[4\]/A  spi_mode_config2_0/tx_state_RNII82T1\[4\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/B  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIH9HK1\[6\]/C  spi_mode_config2_0/chip_state_RNIH9HK1\[6\]/Y  spi_mode_config2_0/begin_pass_b_RNIDC6F2/C  spi_mode_config2_0/begin_pass_b_RNIDC6F2/Y  spi_mode_config2_0/state_a_RNO_1\[0\]/B  spi_mode_config2_0/state_a_RNO_1\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/B  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[7\]/CLK  geig_data_handling_0/min_counter\[7\]/Q  geig_data_handling_0/min_counter_RNI1AE81\[9\]/B  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNI095R3\[3\]/A  spi_mode_config2_0/tx_state_RNI095R3\[3\]/Y  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/B  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/scl_enable_RNO_5/A  i2c_interface2_0/scl_enable_RNO_5/Y  i2c_interface2_0/scl_enable_RNO_0/C  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNI0H1C\[9\]/C  i2c_interface2_0/wait_ctr_RNI0H1C\[9\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[11\]/A  i2c_interface2_0/wait_ctr_RNO_0\[11\]/Y  i2c_interface2_0/wait_ctr_RNO\[11\]/B  i2c_interface2_0/wait_ctr_RNO\[11\]/Y  i2c_interface2_0/wait_ctr\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/A  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_RNO_4\[0\]/B  i2c_interface2_0/state_a_RNO_4\[0\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/C  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/C  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_stage_RNO_19\[1\]/A  read_buffer_0/init_stage_RNO_19\[1\]/Y  read_buffer_0/init_stage_RNO_14\[1\]/B  read_buffer_0/init_stage_RNO_14\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[1\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[1\]/Y  i2c_interface2_0/scl_enable_RNO_4/B  i2c_interface2_0/scl_enable_RNO_4/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/B  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/B  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/B  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_4\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_4\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[1\]/CLK  spi_mode_config2_0/tx_free_bytes\[1\]/Q  spi_mode_config2_0/tx_free_bytes_RNIJU4F1\[1\]/B  spi_mode_config2_0/tx_free_bytes_RNIJU4F1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNIFL2U3\[7\]/B  spi_mode_config2_0/byte_out_b_RNIFL2U3\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  read_address_traversal_0/address_n7_0_o2/A  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n4_0_x2/A  read_address_traversal_0/address_n4_0_x2/Y  read_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNISFK41\[0\]/A  spi_mode_config2_0/tx_state_RNISFK41\[0\]/Y  spi_mode_config2_0/tx_state_RNINEU36\[2\]/B  spi_mode_config2_0/tx_state_RNINEU36\[2\]/Y  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/B  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/Y  spi_mode_config2_0/chip_state_RNO\[6\]/S  spi_mode_config2_0/chip_state_RNO\[6\]/Y  spi_mode_config2_0/chip_state\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[9\]/CLK  geig_data_handling_0/min_counter\[9\]/Q  geig_data_handling_0/min_counter_RNI1AE81\[9\]/C  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/B  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[44\]/CLK  memory_controller_0/geig_buffer\[44\]/Q  memory_controller_0/geig_buffer_RNI59003\[44\]/A  memory_controller_0/geig_buffer_RNI59003\[44\]/Y  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/A  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/A  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_18/B  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[44\]/CLK  memory_controller_0/mag_buffer\[44\]/Q  memory_controller_0/mag_buffer_RNI36UF42\[44\]/A  memory_controller_0/mag_buffer_RNI36UF42\[44\]/Y  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/B  memory_controller_0/mag_buffer_RNI5U3LG4\[44\]/Y  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/A  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/sda_a_RNO_21/B  i2c_interface2_0/sda_a_RNO_21/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_0_RNIKSVO\[3\]/B  i2c_interface2_0/state_a_0_RNIKSVO\[3\]/Y  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/A  i2c_interface2_0/state_a_0_RNITOIJ4\[3\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/B  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[39\]/CLK  mag_test_data_0/mag_dat\[39\]/Q  mag_test_data_0/un3_x_data_I_21/B  mag_test_data_0/un3_x_data_I_21/Y  mag_test_data_0/un3_x_data_I_24/C  mag_test_data_0/un3_x_data_I_24/Y  mag_test_data_0/un3_x_data_I_25/B  mag_test_data_0/un3_x_data_I_25/Y  mag_test_data_0/un3_x_data_I_26/A  mag_test_data_0/un3_x_data_I_26/Y  mag_test_data_0/mag_dat\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[55\]/CLK  mag_test_data_0/mag_dat\[55\]/Q  mag_test_data_0/un3_y_data_I_21/B  mag_test_data_0/un3_y_data_I_21/Y  mag_test_data_0/un3_y_data_I_24/C  mag_test_data_0/un3_y_data_I_24/Y  mag_test_data_0/un3_y_data_I_25/B  mag_test_data_0/un3_y_data_I_25/Y  mag_test_data_0/un3_y_data_I_26/A  mag_test_data_0/un3_y_data_I_26/Y  mag_test_data_0/mag_dat\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[71\]/CLK  mag_test_data_0/mag_dat\[71\]/Q  mag_test_data_0/un3_z_data_I_21/B  mag_test_data_0/un3_z_data_I_21/Y  mag_test_data_0/un3_z_data_I_24/C  mag_test_data_0/un3_z_data_I_24/Y  mag_test_data_0/un3_z_data_I_25/B  mag_test_data_0/un3_z_data_I_25/Y  mag_test_data_0/un3_z_data_I_26/A  mag_test_data_0/un3_z_data_I_26/Y  mag_test_data_0/mag_dat\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_18/C  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/state_a_RNO_1\[2\]/A  i2c_interface2_0/state_a_RNO_1\[2\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/C  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/wait_ctr_RNIUKT61\[17\]/B  i2c_interface2_0/wait_ctr_RNIUKT61\[17\]/Y  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/C  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/Y  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/A  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/B  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/sda_a_RNO_19/A  i2c_interface2_0/sda_a_RNO_19/Y  i2c_interface2_0/sda_a_RNO_7/A  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_1/A  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_18/A  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/sda_a_RNO_22/C  i2c_interface2_0/sda_a_RNO_22/Y  i2c_interface2_0/sda_a_RNO_15/B  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_5/A  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_0_RNI9KC32\[1\]/C  i2c_interface2_0/state_a_0_RNI9KC32\[1\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/C  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIH9HK1\[6\]/C  spi_mode_config2_0/chip_state_RNIH9HK1\[6\]/Y  spi_mode_config2_0/begin_pass_b_RNIDC6F2/C  spi_mode_config2_0/begin_pass_b_RNIDC6F2/Y  spi_mode_config2_0/state_a_RNO_0\[1\]/B  spi_mode_config2_0/state_a_RNO_0\[1\]/Y  spi_mode_config2_0/state_a_RNO\[1\]/B  spi_mode_config2_0/state_a_RNO\[1\]/Y  spi_mode_config2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[38\]/CLK  mag_test_data_0/mag_dat\[38\]/Q  mag_test_data_0/un3_x_data_I_21/A  mag_test_data_0/un3_x_data_I_21/Y  mag_test_data_0/un3_x_data_I_24/C  mag_test_data_0/un3_x_data_I_24/Y  mag_test_data_0/un3_x_data_I_25/B  mag_test_data_0/un3_x_data_I_25/Y  mag_test_data_0/un3_x_data_I_26/A  mag_test_data_0/un3_x_data_I_26/Y  mag_test_data_0/mag_dat\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[6\]/CLK  memory_controller_0/geig_buffer\[6\]/Q  memory_controller_0/geig_buffer_RNIRKDA3\[6\]/A  memory_controller_0/geig_buffer_RNIRKDA3\[6\]/Y  memory_controller_0/geig_buffer_RNILIAJ7\[6\]/C  memory_controller_0/geig_buffer_RNILIAJ7\[6\]/Y  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/C  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[11\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/C  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_11/B  mag_test_data_0/un3_x_data_I_11/Y  mag_test_data_0/un3_x_data_I_12/A  mag_test_data_0/un3_x_data_I_12/Y  mag_test_data_0/mag_dat\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_11/B  mag_test_data_0/un3_z_data_I_11/Y  mag_test_data_0/un3_z_data_I_12/A  mag_test_data_0/un3_z_data_I_12/Y  mag_test_data_0/mag_dat\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/rx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/init_RNIO48L/B  i2c_interface2_0/init_RNIO48L/Y  i2c_interface2_0/scl_enable_RNO_4/A  i2c_interface2_0/scl_enable_RNO_4/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/C  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNIEBB41\[0\]/B  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[34\]/CLK  memory_controller_0/geig_buffer\[34\]/Q  memory_controller_0/geig_buffer_RNI35UV2\[34\]/A  memory_controller_0/geig_buffer_RNI35UV2\[34\]/Y  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/A  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/Y  memory_controller_0/data_buffer_RNI3BABU6\[34\]/A  memory_controller_0/data_buffer_RNI3BABU6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[38\]/CLK  memory_controller_0/geig_buffer\[38\]/Q  memory_controller_0/geig_buffer_RNIBDUV2\[38\]/A  memory_controller_0/geig_buffer_RNIBDUV2\[38\]/Y  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/A  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/Y  memory_controller_0/data_buffer_RNINVABU6\[38\]/A  memory_controller_0/data_buffer_RNINVABU6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[40\]/CLK  memory_controller_0/geig_buffer\[40\]/Q  memory_controller_0/geig_buffer_RNIT0003\[40\]/A  memory_controller_0/geig_buffer_RNIT0003\[40\]/Y  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/A  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/Y  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/A  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[46\]/CLK  memory_controller_0/geig_buffer\[46\]/Q  memory_controller_0/geig_buffer_RNI9D003\[46\]/A  memory_controller_0/geig_buffer_RNI9D003\[46\]/Y  memory_controller_0/mag_buffer_RNID64LG4\[46\]/A  memory_controller_0/mag_buffer_RNID64LG4\[46\]/Y  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/A  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[36\]/CLK  memory_controller_0/mag_buffer\[36\]/Q  memory_controller_0/mag_buffer_RNI56SF42\[36\]/A  memory_controller_0/mag_buffer_RNI56SF42\[36\]/Y  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/A  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/Y  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/A  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[42\]/CLK  memory_controller_0/mag_buffer\[42\]/Q  memory_controller_0/mag_buffer_RNIV1UF42\[42\]/A  memory_controller_0/mag_buffer_RNIV1UF42\[42\]/Y  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/A  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/Y  memory_controller_0/data_buffer_RNI055BT6\[42\]/A  memory_controller_0/data_buffer_RNI055BT6\[42\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/B  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/C  spi_mode_config2_0/tx_state_RNINVAK5\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/B  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/Y  i2c_interface2_0/sda_a_RNO_18/A  i2c_interface2_0/sda_a_RNO_18/Y  i2c_interface2_0/sda_a_RNO_6/C  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n7_0/B  write_address_traversal_0/address_n7_0/Y  write_address_traversal_0/address\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNID77J1\[1\]/A  i2c_interface2_0/state_a_RNID77J1\[1\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/B  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[36\]/CLK  memory_controller_0/geig_buffer\[36\]/Q  memory_controller_0/geig_buffer_RNI79UV2\[36\]/A  memory_controller_0/geig_buffer_RNI79UV2\[36\]/Y  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/B  memory_controller_0/mag_buffer_RNIBOLKF4\[36\]/Y  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/A  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[42\]/CLK  memory_controller_0/geig_buffer\[42\]/Q  memory_controller_0/geig_buffer_RNI15003\[42\]/A  memory_controller_0/geig_buffer_RNI15003\[42\]/Y  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/B  memory_controller_0/mag_buffer_RNIVFPKF4\[42\]/Y  memory_controller_0/data_buffer_RNI055BT6\[42\]/A  memory_controller_0/data_buffer_RNI055BT6\[42\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/B  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[34\]/CLK  memory_controller_0/mag_buffer\[34\]/Q  memory_controller_0/mag_buffer_RNI12SF42\[34\]/A  memory_controller_0/mag_buffer_RNI12SF42\[34\]/Y  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/B  memory_controller_0/mag_buffer_RNI1MVKG4\[34\]/Y  memory_controller_0/data_buffer_RNI3BABU6\[34\]/A  memory_controller_0/data_buffer_RNI3BABU6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[38\]/CLK  memory_controller_0/mag_buffer\[38\]/Q  memory_controller_0/mag_buffer_RNI9ASF42\[38\]/A  memory_controller_0/mag_buffer_RNI9ASF42\[38\]/Y  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/B  memory_controller_0/mag_buffer_RNIH60LG4\[38\]/Y  memory_controller_0/data_buffer_RNINVABU6\[38\]/A  memory_controller_0/data_buffer_RNINVABU6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[40\]/CLK  memory_controller_0/mag_buffer\[40\]/Q  memory_controller_0/mag_buffer_RNIRTTF42\[40\]/A  memory_controller_0/mag_buffer_RNIRTTF42\[40\]/Y  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/B  memory_controller_0/mag_buffer_RNILD3LG4\[40\]/Y  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/A  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[46\]/CLK  memory_controller_0/mag_buffer\[46\]/Q  memory_controller_0/mag_buffer_RNI7AUF42\[46\]/A  memory_controller_0/mag_buffer_RNI7AUF42\[46\]/Y  memory_controller_0/mag_buffer_RNID64LG4\[46\]/B  memory_controller_0/mag_buffer_RNID64LG4\[46\]/Y  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/A  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIO6N81\[6\]/C  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_9\[1\]/C  read_buffer_0/init_stage_RNO_9\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIFDVU_0\[1\]/A  i2c_interface2_0/state_a_RNIFDVU_0\[1\]/Y  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/B  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/B  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/state_hold_RNITPT61\[1\]/A  i2c_interface2_0/state_hold_RNITPT61\[1\]/Y  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/C  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/A  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/B  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/A  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNO_3\[0\]/B  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/C  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_RNO_0/A  i2c_interface2_0/init_RNO_0/Y  i2c_interface2_0/init_RNO/A  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[54\]/CLK  mag_test_data_0/mag_dat\[54\]/Q  mag_test_data_0/un3_y_data_I_21/A  mag_test_data_0/un3_y_data_I_21/Y  mag_test_data_0/un3_y_data_I_24/C  mag_test_data_0/un3_y_data_I_24/Y  mag_test_data_0/un3_y_data_I_25/B  mag_test_data_0/un3_y_data_I_25/Y  mag_test_data_0/un3_y_data_I_26/A  mag_test_data_0/un3_y_data_I_26/Y  mag_test_data_0/mag_dat\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_11/B  mag_test_data_0/un3_y_data_I_11/Y  mag_test_data_0/un3_y_data_I_12/A  mag_test_data_0/un3_y_data_I_12/Y  mag_test_data_0/mag_dat\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_11/B  mag_test_data_0/un3_y_data_I_11/Y  mag_test_data_0/un3_y_data_I_12/A  mag_test_data_0/un3_y_data_I_12/Y  mag_test_data_0/y_data\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFRUE2\[1\]/C  i2c_interface2_0/state_a_RNIFRUE2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/B  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIU37R2\[2\]/C  spi_mode_config2_0/tx_state_RNIU37R2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEU36\[2\]/A  spi_mode_config2_0/tx_state_RNINEU36\[2\]/Y  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/B  spi_mode_config2_0/tx_state_RNIGL0O9\[2\]/Y  spi_mode_config2_0/chip_state_RNO\[6\]/S  spi_mode_config2_0/chip_state_RNO\[6\]/Y  spi_mode_config2_0/chip_state\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIKK6P1\[4\]/B  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/data_mode_RNIOOAS1\[0\]/A  i2c_interface2_0/data_mode_RNIOOAS1\[0\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/A  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[3\]/A  spi_mode_config2_0/miso_high_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI2CJK3\[0\]/B  spi_mode_config2_0/tx_state_RNI2CJK3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[2\]/CLK  spi_mode_config2_0/miso_ss_counter\[2\]/Q  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/A  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/S  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/state_a_RNO_5\[0\]/A  i2c_interface2_0/state_a_RNO_5\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/C  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/C  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNI07TT3\[0\]/C  i2c_interface2_0/state_a_RNI07TT3\[0\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/C  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/C  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/B  spi_mode_config2_0/tx_ss_counter_RNI91C91\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/C  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/A  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_16/A  mag_test_data_0/un3_z_data_I_16/Y  mag_test_data_0/un3_z_data_I_17/A  mag_test_data_0/un3_z_data_I_17/Y  mag_test_data_0/mag_dat\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_13/A  mag_test_data_0/un3_z_data_I_13/Y  mag_test_data_0/un3_z_data_I_14/A  mag_test_data_0/un3_z_data_I_14/Y  mag_test_data_0/mag_dat\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/sda_a_RNO_2/B  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/A  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/sda_a_RNO_13/A  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_4/B  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n11_0/A  read_address_traversal_0/address_n11_0/Y  read_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G/A  i2c_interface2_0/start_ctr_RNISC5G/Y  i2c_interface2_0/state_a_0_RNI9KC32\[1\]/B  i2c_interface2_0/state_a_0_RNI9KC32\[1\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/C  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n11_0/B  read_address_traversal_0/address_n11_0/Y  read_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[22\]/CLK  memory_controller_0/geig_buffer\[22\]/Q  memory_controller_0/geig_buffer_RNITSRV2\[22\]/A  memory_controller_0/geig_buffer_RNITSRV2\[22\]/Y  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/A  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/Y  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/A  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[11\]/CLK  geig_data_handling_0/geig_counts\[11\]/Q  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI044G1\[8\]/B  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/sda_a_RNO_19/B  i2c_interface2_0/sda_a_RNO_19/Y  i2c_interface2_0/sda_a_RNO_7/A  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_1/A  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_16/A  mag_test_data_0/un3_x_data_I_16/Y  mag_test_data_0/un3_x_data_I_17/A  mag_test_data_0/un3_x_data_I_17/Y  mag_test_data_0/mag_dat\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_19/A  mag_test_data_0/un3_x_data_I_19/Y  mag_test_data_0/un3_x_data_I_20/A  mag_test_data_0/un3_x_data_I_20/Y  mag_test_data_0/mag_dat\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_22/A  mag_test_data_0/un3_x_data_I_22/Y  mag_test_data_0/un3_x_data_I_23/A  mag_test_data_0/un3_x_data_I_23/Y  mag_test_data_0/mag_dat\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_10/B  mag_test_data_0/un3_x_data_I_10/Y  mag_test_data_0/un3_x_data_I_13/A  mag_test_data_0/un3_x_data_I_13/Y  mag_test_data_0/un3_x_data_I_14/A  mag_test_data_0/un3_x_data_I_14/Y  mag_test_data_0/mag_dat\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_19/A  mag_test_data_0/un3_z_data_I_19/Y  mag_test_data_0/un3_z_data_I_20/A  mag_test_data_0/un3_z_data_I_20/Y  mag_test_data_0/mag_dat\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_10/B  mag_test_data_0/un3_z_data_I_10/Y  mag_test_data_0/un3_z_data_I_22/A  mag_test_data_0/un3_z_data_I_22/Y  mag_test_data_0/un3_z_data_I_23/A  mag_test_data_0/un3_z_data_I_23/Y  mag_test_data_0/mag_dat\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/scl_enable_RNO_10/C  i2c_interface2_0/scl_enable_RNO_10/Y  i2c_interface2_0/scl_enable_RNO_3/C  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[22\]/CLK  memory_controller_0/mag_buffer\[22\]/Q  memory_controller_0/mag_buffer_RNIRPPF42\[22\]/A  memory_controller_0/mag_buffer_RNIRPPF42\[22\]/Y  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/B  memory_controller_0/mag_buffer_RNIL5RKG4\[22\]/Y  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/A  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[2\]/CLK  spi_mode_config2_0/tx_free_bytes\[2\]/Q  spi_mode_config2_0/tx_free_bytes_RNIJU4F1\[1\]/A  spi_mode_config2_0/tx_free_bytes_RNIJU4F1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNIFL2U3\[7\]/B  spi_mode_config2_0/byte_out_b_RNIFL2U3\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[6\]/CLK  spi_mode_config2_0/chip_state\[6\]/Q  spi_mode_config2_0/chip_state_RNIH9HK1\[6\]/A  spi_mode_config2_0/chip_state_RNIH9HK1\[6\]/Y  spi_mode_config2_0/begin_pass_b_RNIDC6F2/C  spi_mode_config2_0/begin_pass_b_RNIDC6F2/Y  spi_mode_config2_0/state_a_RNO_1\[0\]/B  spi_mode_config2_0/state_a_RNO_1\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/B  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_cycle/CLK  sram_interface_0/read_cycle/Q  sram_interface_0/read_cycle_RNIAA101/A  sram_interface_0/read_cycle_RNIAA101/Y  sram_interface_0/read_cycle_RNIIARQ1/A  sram_interface_0/read_cycle_RNIIARQ1/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/wait_ctr_RNIUKT61\[17\]/A  i2c_interface2_0/wait_ctr_RNIUKT61\[17\]/Y  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/C  i2c_interface2_0/wait_ctr_RNIDU832\[17\]/Y  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/A  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/B  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_m1_0_a2_1/B  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_m1_0_a2_2/C  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n16_0/B  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/B  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  write_address_traversal_0/address_m1_0_a2_2/B  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNIFG94\[9\]/C  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIGEVU_1\[3\]/B  i2c_interface2_0/state_a_RNIGEVU_1\[3\]/Y  i2c_interface2_0/state_a_RNIE9US2\[3\]/C  i2c_interface2_0/state_a_RNIE9US2\[3\]/Y  i2c_interface2_0/wait_ctr\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/A  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_13/A  mag_test_data_0/un3_y_data_I_13/Y  mag_test_data_0/un3_y_data_I_14/A  mag_test_data_0/un3_y_data_I_14/Y  mag_test_data_0/mag_dat\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/ss_b_RNO_7/A  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_4/B  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/ctr_a_RNO\[2\]/B  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[2\]/CLK  i2c_interface2_0/state_hold\[2\]/Q  i2c_interface2_0/sda_a_RNO_22/A  i2c_interface2_0/sda_a_RNO_22/Y  i2c_interface2_0/sda_a_RNO_15/B  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_5/A  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[5\]/A  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/C  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/B  i2c_interface2_0/wait_ctr_RNICQ6A3\[17\]/Y  i2c_interface2_0/state_a_RNI2MQ07\[1\]/A  i2c_interface2_0/state_a_RNI2MQ07\[1\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/B  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/B  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNO\[5\]/A  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[36\]/CLK  mag_test_data_0/mag_dat\[36\]/Q  mag_test_data_0/un3_x_data_I_18/B  mag_test_data_0/un3_x_data_I_18/Y  mag_test_data_0/un3_x_data_I_22/B  mag_test_data_0/un3_x_data_I_22/Y  mag_test_data_0/un3_x_data_I_23/A  mag_test_data_0/un3_x_data_I_23/Y  mag_test_data_0/mag_dat\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[36\]/CLK  mag_test_data_0/mag_dat\[36\]/Q  mag_test_data_0/un3_x_data_I_18/B  mag_test_data_0/un3_x_data_I_18/Y  mag_test_data_0/un3_x_data_I_19/B  mag_test_data_0/un3_x_data_I_19/Y  mag_test_data_0/un3_x_data_I_20/A  mag_test_data_0/un3_x_data_I_20/Y  mag_test_data_0/mag_dat\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNO\[4\]/B  geig_data_handling_0/geig_counts_RNO\[4\]/Y  geig_data_handling_0/geig_counts\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_16/A  mag_test_data_0/un3_y_data_I_16/Y  mag_test_data_0/un3_y_data_I_17/A  mag_test_data_0/un3_y_data_I_17/Y  mag_test_data_0/mag_dat\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_19/A  mag_test_data_0/un3_y_data_I_19/Y  mag_test_data_0/un3_y_data_I_20/A  mag_test_data_0/un3_y_data_I_20/Y  mag_test_data_0/mag_dat\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_10/A  mag_test_data_0/un3_y_data_I_10/Y  mag_test_data_0/un3_y_data_I_22/A  mag_test_data_0/un3_y_data_I_22/Y  mag_test_data_0/un3_y_data_I_23/A  mag_test_data_0/un3_y_data_I_23/Y  mag_test_data_0/mag_dat\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[2\]/CLK  spi_mode_config2_0/poll_interupt_counter\[2\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[2\]/C  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/C  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_RNO_1\[2\]/C  i2c_interface2_0/state_a_RNO_1\[2\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/C  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/z_data\[6\]/CLK  mag_test_data_0/z_data\[6\]/Q  mag_test_data_0/un3_z_data_I_21/A  mag_test_data_0/un3_z_data_I_21/Y  mag_test_data_0/un3_z_data_I_24/C  mag_test_data_0/un3_z_data_I_24/Y  mag_test_data_0/un3_z_data_I_25/B  mag_test_data_0/un3_z_data_I_25/Y  mag_test_data_0/un3_z_data_I_26/A  mag_test_data_0/un3_z_data_I_26/Y  mag_test_data_0/mag_dat\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNISPOS1\[3\]/B  i2c_interface2_0/state_a_RNISPOS1\[3\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/C  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO\[5\]/A  spi_mode_config2_0/rst_cntr_RNO\[5\]/Y  spi_mode_config2_0/rst_cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNIR5DT9\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/read_tracker_RNO/C  spi_mode_config2_0/read_tracker_RNO/Y  spi_mode_config2_0/read_tracker/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[7\]/CLK  spi_mode_config2_0/tx_ss_counter\[7\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_4\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_4\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[14\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_21/A  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_24/C  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_4_I_1/A  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/S  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[68\]/CLK  mag_test_data_0/mag_dat\[68\]/Q  mag_test_data_0/un3_z_data_I_18/B  mag_test_data_0/un3_z_data_I_18/Y  mag_test_data_0/un3_z_data_I_22/B  mag_test_data_0/un3_z_data_I_22/Y  mag_test_data_0/un3_z_data_I_23/A  mag_test_data_0/un3_z_data_I_23/Y  mag_test_data_0/mag_dat\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[68\]/CLK  mag_test_data_0/mag_dat\[68\]/Q  mag_test_data_0/un3_z_data_I_18/B  mag_test_data_0/un3_z_data_I_18/Y  mag_test_data_0/un3_z_data_I_19/B  mag_test_data_0/un3_z_data_I_19/Y  mag_test_data_0/un3_z_data_I_20/A  mag_test_data_0/un3_z_data_I_20/Y  mag_test_data_0/mag_dat\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[51\]/CLK  mag_test_data_0/mag_dat\[51\]/Q  mag_test_data_0/un3_y_data_I_18/A  mag_test_data_0/un3_y_data_I_18/Y  mag_test_data_0/un3_y_data_I_22/B  mag_test_data_0/un3_y_data_I_22/Y  mag_test_data_0/un3_y_data_I_23/A  mag_test_data_0/un3_y_data_I_23/Y  mag_test_data_0/mag_dat\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[51\]/CLK  mag_test_data_0/mag_dat\[51\]/Q  mag_test_data_0/un3_y_data_I_18/A  mag_test_data_0/un3_y_data_I_18/Y  mag_test_data_0/un3_y_data_I_19/B  mag_test_data_0/un3_y_data_I_19/Y  mag_test_data_0/un3_y_data_I_20/A  mag_test_data_0/un3_y_data_I_20/Y  mag_test_data_0/mag_dat\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[9\]/CLK  spi_mode_config2_0/miso_high_counter\[9\]/Q  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/B  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/A  i2c_interface2_0/init_ctr_a_RNIBR8E1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/A  i2c_interface2_0/init_ctr_a_RNIOH6R5\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/A  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  write_address_traversal_0/address_m1_0_a2_2/A  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[42\]/CLK  mag_test_data_0/mag_dat\[42\]/Q  mag_test_data_0/un3_x_data_I_33/B  mag_test_data_0/un3_x_data_I_33/Y  mag_test_data_0/un3_x_data_I_36/B  mag_test_data_0/un3_x_data_I_36/Y  mag_test_data_0/un3_x_data_I_37/A  mag_test_data_0/un3_x_data_I_37/Y  mag_test_data_0/mag_dat\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNI3DCT9\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[32\]/CLK  memory_controller_0/mag_buffer\[32\]/Q  memory_controller_0/mag_buffer_RNITTRF42\[32\]/A  memory_controller_0/mag_buffer_RNITTRF42\[32\]/Y  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/A  memory_controller_0/mag_buffer_RNIOMQPO6\[32\]/Y  memory_controller_0/data_buffer_RNIO95G69\[32\]/A  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_5\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/B  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[10\]/CLK  spi_mode_config2_0/tx_ss_counter\[10\]/Q  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIBM0U1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/init_RNIO48L/B  i2c_interface2_0/init_RNIO48L/Y  i2c_interface2_0/scl_enable_RNO_2/S  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/A  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[43\]/CLK  mag_test_data_0/mag_dat\[43\]/Q  mag_test_data_0/un3_x_data_I_33/C  mag_test_data_0/un3_x_data_I_33/Y  mag_test_data_0/un3_x_data_I_36/B  mag_test_data_0/un3_x_data_I_36/Y  mag_test_data_0/un3_x_data_I_37/A  mag_test_data_0/un3_x_data_I_37/Y  mag_test_data_0/mag_dat\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[59\]/CLK  mag_test_data_0/mag_dat\[59\]/Q  mag_test_data_0/un3_y_data_I_33/C  mag_test_data_0/un3_y_data_I_33/Y  mag_test_data_0/un3_y_data_I_36/B  mag_test_data_0/un3_y_data_I_36/Y  mag_test_data_0/un3_y_data_I_37/A  mag_test_data_0/un3_y_data_I_37/Y  mag_test_data_0/mag_dat\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[75\]/CLK  mag_test_data_0/mag_dat\[75\]/Q  mag_test_data_0/un3_z_data_I_33/C  mag_test_data_0/un3_z_data_I_33/Y  mag_test_data_0/un3_z_data_I_36/B  mag_test_data_0/un3_z_data_I_36/Y  mag_test_data_0/un3_z_data_I_37/A  mag_test_data_0/un3_z_data_I_37/Y  mag_test_data_0/mag_dat\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/scl_enable_RNO_10/B  i2c_interface2_0/scl_enable_RNO_10/Y  i2c_interface2_0/scl_enable_RNO_3/C  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_m3_0_a2/B  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/address\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/scl_enable_RNO_10/A  i2c_interface2_0/scl_enable_RNO_10/Y  i2c_interface2_0/scl_enable_RNO_3/C  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU_0\[1\]/B  i2c_interface2_0/state_a_RNIFDVU_0\[1\]/Y  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/B  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/B  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/next_a_RNO_2/A  spi_mode_config2_0/next_a_RNO_2/Y  spi_mode_config2_0/next_a_RNO_1/B  spi_mode_config2_0/next_a_RNO_1/Y  spi_mode_config2_0/next_a_RNO/C  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_13/A  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/A  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNIOOAS1\[0\]/B  i2c_interface2_0/data_mode_RNIOOAS1\[0\]/Y  i2c_interface2_0/data_mode_RNI523O4\[0\]/A  i2c_interface2_0/data_mode_RNI523O4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_16/A  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_19/A  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_22/A  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/sda_a_RNO_14/A  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[41\]/CLK  mag_test_data_0/mag_dat\[41\]/Q  mag_test_data_0/un3_x_data_I_33/A  mag_test_data_0/un3_x_data_I_33/Y  mag_test_data_0/un3_x_data_I_36/B  mag_test_data_0/un3_x_data_I_36/Y  mag_test_data_0/un3_x_data_I_37/A  mag_test_data_0/un3_x_data_I_37/Y  mag_test_data_0/mag_dat\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[57\]/CLK  mag_test_data_0/mag_dat\[57\]/Q  mag_test_data_0/un3_y_data_I_33/A  mag_test_data_0/un3_y_data_I_33/Y  mag_test_data_0/un3_y_data_I_36/B  mag_test_data_0/un3_y_data_I_36/Y  mag_test_data_0/un3_y_data_I_37/A  mag_test_data_0/un3_y_data_I_37/Y  mag_test_data_0/mag_dat\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[73\]/CLK  mag_test_data_0/mag_dat\[73\]/Q  mag_test_data_0/un3_z_data_I_33/A  mag_test_data_0/un3_z_data_I_33/Y  mag_test_data_0/un3_z_data_I_36/B  mag_test_data_0/un3_z_data_I_36/Y  mag_test_data_0/un3_z_data_I_37/A  mag_test_data_0/un3_z_data_I_37/Y  mag_test_data_0/mag_dat\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNITQOS1\[3\]/B  i2c_interface2_0/state_a_RNITQOS1\[3\]/Y  i2c_interface2_0/state_a_RNI5P5A6\[2\]/A  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[58\]/CLK  mag_test_data_0/mag_dat\[58\]/Q  mag_test_data_0/un3_y_data_I_33/B  mag_test_data_0/un3_y_data_I_33/Y  mag_test_data_0/un3_y_data_I_36/B  mag_test_data_0/un3_y_data_I_36/Y  mag_test_data_0/un3_y_data_I_37/A  mag_test_data_0/un3_y_data_I_37/Y  mag_test_data_0/mag_dat\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[74\]/CLK  mag_test_data_0/mag_dat\[74\]/Q  mag_test_data_0/un3_z_data_I_33/B  mag_test_data_0/un3_z_data_I_33/Y  mag_test_data_0/un3_z_data_I_36/B  mag_test_data_0/un3_z_data_I_36/Y  mag_test_data_0/un3_z_data_I_37/A  mag_test_data_0/un3_z_data_I_37/Y  mag_test_data_0/mag_dat\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/A  i2c_interface2_0/wait_ctr_RNIMR2R\[5\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[10\]/A  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[17\]/CLK  spi_mode_config2_0/miso_high_counter\[17\]/Q  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/A  spi_mode_config2_0/miso_high_counter_RNIL37S7\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/un1_data_cntr_1_m3/A  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/un1_data_cntr_1_m12_s/B  i2c_interface2_0/un1_data_cntr_1_m12_s/Y  i2c_interface2_0/un1_data_cntr_1_m12/S  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[42\]/CLK  mag_test_data_0/mag_dat\[42\]/Q  mag_test_data_0/un3_x_data_I_33/B  mag_test_data_0/un3_x_data_I_33/Y  mag_test_data_0/un3_x_data_I_34/A  mag_test_data_0/un3_x_data_I_34/Y  mag_test_data_0/un3_x_data_I_35/A  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[16\]/CLK  spi_mode_config2_0/tx_ss_counter\[16\]/Q  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNIFJGM9\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/sda_a_RNO_14/B  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIG74S\[1\]/B  i2c_interface2_0/state_a_RNIG74S\[1\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2/A  i2c_interface2_0/start_ctr_RNIQ74E2/Y  i2c_interface2_0/start_ctr_RNO/A  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/C  spi_mode_config2_0/poll_interupt_counter_RNIM4CN9\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n3_0_x2/A  read_address_traversal_0/address_n3_0_x2/Y  read_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/C  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[57\]/CLK  mag_test_data_0/mag_dat\[57\]/Q  mag_test_data_0/un3_y_data_I_33/A  mag_test_data_0/un3_y_data_I_33/Y  mag_test_data_0/un3_y_data_I_34/A  mag_test_data_0/un3_y_data_I_34/Y  mag_test_data_0/un3_y_data_I_35/A  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[73\]/CLK  mag_test_data_0/mag_dat\[73\]/Q  mag_test_data_0/un3_z_data_I_33/A  mag_test_data_0/un3_z_data_I_33/Y  mag_test_data_0/un3_z_data_I_34/A  mag_test_data_0/un3_z_data_I_34/Y  mag_test_data_0/un3_z_data_I_35/A  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/C  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/sda_a_RNO_11/A  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[11\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/B  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[7\]/CLK  geig_data_handling_0/min_counter\[7\]/Q  geig_data_handling_0/un2_min_counter_I_21/B  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_24/C  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/sda_a_RNO_13/B  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_4/B  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/A  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNO_3\[1\]/B  spi_mode_config2_0/tx_state_RNO_3\[1\]/Y  spi_mode_config2_0/tx_state_RNO_1\[1\]/C  spi_mode_config2_0/tx_state_RNO_1\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/C  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNO\[5\]/A  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO_3\[22\]/B  timestamp_0/TIMESTAMP_RNO_3\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/C  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO_3\[23\]/B  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_stage_RNO_15\[1\]/C  read_buffer_0/init_stage_RNO_15\[1\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/num_cycles\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/B  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/C  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[14\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/B  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/B  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/un1_busy21_1_0/A  sram_interface_0/un1_busy21_1_0/Y  sram_interface_0/un1_busy21_1/B  sram_interface_0/un1_busy21_1/Y  sram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/A  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/sda_a_RNO_17/B  i2c_interface2_0/sda_a_RNO_17/Y  i2c_interface2_0/sda_a_RNO_6/B  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/C  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/A  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/A  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/scl_enable_RNO_7/A  i2c_interface2_0/scl_enable_RNO_7/Y  i2c_interface2_0/scl_enable_RNO_2/A  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/A  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[2\]/CLK  i2c_interface2_0/state_hold\[2\]/Q  i2c_interface2_0/state_a_RNO_1\[2\]/B  i2c_interface2_0/state_a_RNO_1\[2\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/C  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/scl_enable_RNO_8/A  i2c_interface2_0/scl_enable_RNO_8/Y  i2c_interface2_0/scl_enable_RNO_2/B  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/A  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[4\]/A  i2c_interface2_0/wait_ctr_RNO_0\[4\]/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/B  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/sda_a_RNO_13/C  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_4/B  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/sda_a_RNO_12/S  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO_3\[23\]/A  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/un1_busy21_1_0/B  sram_interface_0/un1_busy21_1_0/Y  sram_interface_0/un1_busy21_1/B  sram_interface_0/un1_busy21_1/Y  sram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNO_1\[2\]/A  spi_mode_config2_0/tx_state_RNO_1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/A  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/sda_a_RNO_8/A  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_5\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO_5\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  write_address_traversal_0/address_n13_0_o2/B  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/C  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/Y  geig_data_handling_0/min_counter_RNO\[1\]/B  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/A  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO_2\[23\]/B  timestamp_0/TIMESTAMP_RNO_2\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/B  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNO_2\[22\]/B  timestamp_0/TIMESTAMP_RNO_2\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/B  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  clock_div_1MHZ_10HZ_0/counter\[16\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/B  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO_3\[22\]/A  timestamp_0/TIMESTAMP_RNO_3\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/C  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[3\]/B  i2c_interface2_0/wait_ctr_RNO_0\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/B  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[6\]/CLK  memory_controller_0/schedule_0\[6\]/Q  memory_controller_0/schedule_0_RNIE0076\[6\]/C  memory_controller_0/schedule_0_RNIE0076\[6\]/Y  memory_controller_0/schedule_0_RNI95J4I2\[6\]/B  memory_controller_0/schedule_0_RNI95J4I2\[6\]/Y  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/B  memory_controller_0/schedule_0_RNI6E1TRC\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/state_hold_RNI7JDM1\[3\]/B  i2c_interface2_0/state_hold_RNI7JDM1\[3\]/Y  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/C  i2c_interface2_0/state_hold_RNI3VLO4\[3\]/Y  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/B  i2c_interface2_0/state_a_0_RNIPQMFC\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNI508S3\[3\]/B  i2c_interface2_0/state_a_RNI508S3\[3\]/Y  i2c_interface2_0/init2_RNO/B  i2c_interface2_0/init2_RNO/Y  i2c_interface2_0/init2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/begin_pass_a_RNO_3/C  spi_mode_config2_0/begin_pass_a_RNO_3/Y  spi_mode_config2_0/begin_pass_a_RNO_2/C  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNO_1\[22\]/B  timestamp_0/TIMESTAMP_RNO_1\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/A  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO_1\[23\]/B  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/A  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/sda_a_RNO_8/B  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/un1_read_counter_2_I_1/A  sram_interface_0/un1_read_counter_2_I_1/Y  sram_interface_0/un1_read_counter_2_I_10/B  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/A  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI5S3O\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  read_address_traversal_0/address_n14_0_o2/A  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/C  i2c_interface2_0/state_a_0_RNIOUH75\[1\]/Y  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/A  i2c_interface2_0/state_a_0_RNIFB5CC\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/miso_high_counter_RNINE1D\[18\]/A  spi_mode_config2_0/miso_high_counter_RNINE1D\[18\]/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNO\[7\]/A  spi_mode_config2_0/read_data_RNO\[7\]/Y  spi_mode_config2_0/read_data\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/A  i2c_interface2_0/state_a_0_RNIJTG12\[3\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO_1\[22\]/A  timestamp_0/TIMESTAMP_RNO_1\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/A  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/state_a_RNO_3\[2\]/B  spi_mode_config2_0/state_a_RNO_3\[2\]/Y  spi_mode_config2_0/state_a_RNO_2\[2\]/A  spi_mode_config2_0/state_a_RNO_2\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/scl_enable_RNO_7/B  i2c_interface2_0/scl_enable_RNO_7/Y  i2c_interface2_0/scl_enable_RNO_2/A  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/A  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO_2\[22\]/A  timestamp_0/TIMESTAMP_RNO_2\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/B  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_n9_0_o2/A  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[1\]/CLK  spi_mode_config2_0/poll_interupt_counter\[1\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/A  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNO_1\[3\]/B  spi_mode_config2_0/tx_state_RNO_1\[3\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/B  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/C  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[3\]/CLK  spi_mode_config2_0/tx_free_bytes\[3\]/Q  spi_mode_config2_0/tx_free_bytes_RNIJU4F1\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNIJU4F1\[1\]/Y  spi_mode_config2_0/byte_out_b_RNIFL2U3\[7\]/B  spi_mode_config2_0/byte_out_b_RNIFL2U3\[7\]/Y  spi_mode_config2_0/next_a_RNO_0/A  spi_mode_config2_0/next_a_RNO_0/Y  spi_mode_config2_0/next_a_RNO/B  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNIKHRAA7/B  memory_controller_0/read_prev_RNIKHRAA7/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI1K3K15/B  memory_controller_0/read_prev_RNI1K3K15/Y  memory_controller_0/schedule_1_RNO\[2\]/B  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIMODO\[4\]/B  spi_mode_config2_0/tx_state_RNIMODO\[4\]/Y  spi_mode_config2_0/tx_state_RNII82T1\[4\]/A  spi_mode_config2_0/tx_state_RNII82T1\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/A  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/scl_enable_RNO_8/B  i2c_interface2_0/scl_enable_RNO_8/Y  i2c_interface2_0/scl_enable_RNO_2/B  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/A  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/A  spi_mode_config2_0/rst_cntr_RNIPVSU3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/A  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3TD91\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNI3TD91\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNO_1\[23\]/A  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/A  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_18/B  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_22/B  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_18/B  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_19/B  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[22\]/CLK  spi_mode_config2_0/tx_ss_counter\[22\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/un1_data_cntr_1_m11/A  i2c_interface2_0/un1_data_cntr_1_m11/Y  i2c_interface2_0/un1_data_cntr_1_m12_s/A  i2c_interface2_0/un1_data_cntr_1_m12_s/Y  i2c_interface2_0/un1_data_cntr_1_m12/S  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  timestamp_0/TIMESTAMP_RNO_2\[23\]/A  timestamp_0/TIMESTAMP_RNO_2\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/B  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/C  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_4\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO_4\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/miso_high_counter_RNINE1D\[18\]/A  spi_mode_config2_0/miso_high_counter_RNINE1D\[18\]/Y  spi_mode_config2_0/ss_b_RNO_3/A  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNO_2\[2\]/B  spi_mode_config2_0/tx_state_RNO_2\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/C  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  read_address_traversal_0/address_n8_0_o2/A  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[39\]/CLK  mag_test_data_0/mag_dat\[39\]/Q  mag_test_data_0/un3_x_data_I_21/B  mag_test_data_0/un3_x_data_I_21/Y  mag_test_data_0/un3_x_data_I_22/C  mag_test_data_0/un3_x_data_I_22/Y  mag_test_data_0/un3_x_data_I_23/A  mag_test_data_0/un3_x_data_I_23/Y  mag_test_data_0/mag_dat\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[55\]/CLK  mag_test_data_0/mag_dat\[55\]/Q  mag_test_data_0/un3_y_data_I_21/B  mag_test_data_0/un3_y_data_I_21/Y  mag_test_data_0/un3_y_data_I_22/C  mag_test_data_0/un3_y_data_I_22/Y  mag_test_data_0/un3_y_data_I_23/A  mag_test_data_0/un3_y_data_I_23/Y  mag_test_data_0/mag_dat\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[71\]/CLK  mag_test_data_0/mag_dat\[71\]/Q  mag_test_data_0/un3_z_data_I_21/B  mag_test_data_0/un3_z_data_I_21/Y  mag_test_data_0/un3_z_data_I_22/C  mag_test_data_0/un3_z_data_I_22/Y  mag_test_data_0/un3_z_data_I_23/A  mag_test_data_0/un3_z_data_I_23/Y  mag_test_data_0/mag_dat\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[36\]/CLK  mag_test_data_0/mag_dat\[36\]/Q  mag_test_data_0/un3_x_data_I_15/B  mag_test_data_0/un3_x_data_I_15/Y  mag_test_data_0/un3_x_data_I_16/B  mag_test_data_0/un3_x_data_I_16/Y  mag_test_data_0/un3_x_data_I_17/A  mag_test_data_0/un3_x_data_I_17/Y  mag_test_data_0/mag_dat\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNI302L\[6\]/A  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[8\]/B  i2c_interface2_0/wait_ctr_RNO_0\[8\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/C  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIRRK42\[5\]/B  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/sda_a_RNO_18/B  i2c_interface2_0/sda_a_RNO_18/Y  i2c_interface2_0/sda_a_RNO_6/C  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[65\]/CLK  memory_controller_0/geig_buffer\[65\]/Q  memory_controller_0/geig_buffer_RNIGA2V2\[65\]/A  memory_controller_0/geig_buffer_RNIGA2V2\[65\]/Y  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/A  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/Y  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/A  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[67\]/CLK  memory_controller_0/geig_buffer\[67\]/Q  memory_controller_0/geig_buffer_RNIIC2V2\[67\]/A  memory_controller_0/geig_buffer_RNIIC2V2\[67\]/Y  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/A  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/Y  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/A  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[69\]/CLK  memory_controller_0/geig_buffer\[69\]/Q  memory_controller_0/geig_buffer_RNIKE2V2\[69\]/A  memory_controller_0/geig_buffer_RNIKE2V2\[69\]/Y  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/A  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/Y  memory_controller_0/data_buffer_RNICMOAU6\[69\]/A  memory_controller_0/data_buffer_RNICMOAU6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[71\]/CLK  memory_controller_0/geig_buffer\[71\]/Q  memory_controller_0/geig_buffer_RNID83V2\[71\]/A  memory_controller_0/geig_buffer_RNID83V2\[71\]/Y  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/A  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/Y  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/A  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[75\]/CLK  memory_controller_0/geig_buffer\[75\]/Q  memory_controller_0/geig_buffer_RNIHC3V2\[75\]/A  memory_controller_0/geig_buffer_RNIHC3V2\[75\]/Y  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/A  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/Y  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/A  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[77\]/CLK  memory_controller_0/geig_buffer\[77\]/Q  memory_controller_0/geig_buffer_RNIJE3V2\[77\]/A  memory_controller_0/geig_buffer_RNIJE3V2\[77\]/Y  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/A  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/Y  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/A  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[79\]/CLK  memory_controller_0/geig_buffer\[79\]/Q  memory_controller_0/geig_buffer_RNILG3V2\[79\]/A  memory_controller_0/geig_buffer_RNILG3V2\[79\]/Y  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/A  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/Y  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/A  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[73\]/CLK  memory_controller_0/mag_buffer\[73\]/Q  memory_controller_0/mag_buffer_RNI7G4G42\[73\]/A  memory_controller_0/mag_buffer_RNI7G4G42\[73\]/Y  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/A  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/Y  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/A  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNO_1\[4\]/B  spi_mode_config2_0/tx_state_RNO_1\[4\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/A  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[73\]/CLK  memory_controller_0/geig_buffer\[73\]/Q  memory_controller_0/geig_buffer_RNIFA3V2\[73\]/A  memory_controller_0/geig_buffer_RNIFA3V2\[73\]/Y  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/B  memory_controller_0/mag_buffer_RNIL33KF4\[73\]/Y  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/A  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[65\]/CLK  memory_controller_0/mag_buffer\[65\]/Q  memory_controller_0/mag_buffer_RNI9G2G42\[65\]/A  memory_controller_0/mag_buffer_RNI9G2G42\[65\]/Y  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/B  memory_controller_0/mag_buffer_RNIM9AKG4\[65\]/Y  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/A  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[67\]/CLK  memory_controller_0/mag_buffer\[67\]/Q  memory_controller_0/mag_buffer_RNIDK2G42\[67\]/A  memory_controller_0/mag_buffer_RNIDK2G42\[67\]/Y  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/B  memory_controller_0/mag_buffer_RNISFAKG4\[67\]/Y  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/A  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[69\]/CLK  memory_controller_0/mag_buffer\[69\]/Q  memory_controller_0/mag_buffer_RNIHO2G42\[69\]/A  memory_controller_0/mag_buffer_RNIHO2G42\[69\]/Y  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/B  memory_controller_0/mag_buffer_RNI2MAKG4\[69\]/Y  memory_controller_0/data_buffer_RNICMOAU6\[69\]/A  memory_controller_0/data_buffer_RNICMOAU6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[71\]/CLK  memory_controller_0/mag_buffer\[71\]/Q  memory_controller_0/mag_buffer_RNI3C4G42\[71\]/A  memory_controller_0/mag_buffer_RNI3C4G42\[71\]/Y  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/B  memory_controller_0/mag_buffer_RNID3DKG4\[71\]/Y  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/A  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[75\]/CLK  memory_controller_0/mag_buffer\[75\]/Q  memory_controller_0/mag_buffer_RNIBK4G42\[75\]/A  memory_controller_0/mag_buffer_RNIBK4G42\[75\]/Y  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/B  memory_controller_0/mag_buffer_RNIPFDKG4\[75\]/Y  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/A  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[77\]/CLK  memory_controller_0/mag_buffer\[77\]/Q  memory_controller_0/mag_buffer_RNIFO4G42\[77\]/A  memory_controller_0/mag_buffer_RNIFO4G42\[77\]/Y  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/B  memory_controller_0/mag_buffer_RNIVLDKG4\[77\]/Y  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/A  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[79\]/CLK  memory_controller_0/mag_buffer\[79\]/Q  memory_controller_0/mag_buffer_RNIJS4G42\[79\]/A  memory_controller_0/mag_buffer_RNIJS4G42\[79\]/Y  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/B  memory_controller_0/mag_buffer_RNI5SDKG4\[79\]/Y  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/A  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[68\]/CLK  mag_test_data_0/mag_dat\[68\]/Q  mag_test_data_0/un3_z_data_I_15/B  mag_test_data_0/un3_z_data_I_15/Y  mag_test_data_0/un3_z_data_I_16/B  mag_test_data_0/un3_z_data_I_16/Y  mag_test_data_0/un3_z_data_I_17/A  mag_test_data_0/un3_z_data_I_17/Y  mag_test_data_0/mag_dat\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[45\]/CLK  mag_test_data_0/mag_dat\[45\]/Q  mag_test_data_0/un3_x_data_I_38/B  mag_test_data_0/un3_x_data_I_38/Y  mag_test_data_0/un3_x_data_I_39/C  mag_test_data_0/un3_x_data_I_39/Y  mag_test_data_0/un3_x_data_I_40/A  mag_test_data_0/un3_x_data_I_40/Y  mag_test_data_0/mag_dat\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[61\]/CLK  mag_test_data_0/mag_dat\[61\]/Q  mag_test_data_0/un3_y_data_I_38/B  mag_test_data_0/un3_y_data_I_38/Y  mag_test_data_0/un3_y_data_I_39/C  mag_test_data_0/un3_y_data_I_39/Y  mag_test_data_0/un3_y_data_I_40/A  mag_test_data_0/un3_y_data_I_40/Y  mag_test_data_0/mag_dat\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[77\]/CLK  mag_test_data_0/mag_dat\[77\]/Q  mag_test_data_0/un3_z_data_I_38/B  mag_test_data_0/un3_z_data_I_38/Y  mag_test_data_0/un3_z_data_I_39/C  mag_test_data_0/un3_z_data_I_39/Y  mag_test_data_0/un3_z_data_I_40/A  mag_test_data_0/un3_z_data_I_40/Y  mag_test_data_0/mag_dat\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[3\]/A  geig_data_handling_0/geig_counts_RNO\[3\]/Y  geig_data_handling_0/geig_counts\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIQG3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/scl_enable_RNO_4/C  i2c_interface2_0/scl_enable_RNO_4/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[67\]/CLK  mag_test_data_0/mag_dat\[67\]/Q  mag_test_data_0/un3_z_data_I_15/A  mag_test_data_0/un3_z_data_I_15/Y  mag_test_data_0/un3_z_data_I_16/B  mag_test_data_0/un3_z_data_I_16/Y  mag_test_data_0/un3_z_data_I_17/A  mag_test_data_0/un3_z_data_I_17/Y  mag_test_data_0/mag_dat\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[45\]/CLK  mag_test_data_0/mag_dat\[45\]/Q  mag_test_data_0/un3_x_data_I_41/B  mag_test_data_0/un3_x_data_I_41/Y  mag_test_data_0/un3_x_data_I_42/C  mag_test_data_0/un3_x_data_I_42/Y  mag_test_data_0/un3_x_data_I_43/A  mag_test_data_0/un3_x_data_I_43/Y  mag_test_data_0/mag_dat\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[61\]/CLK  mag_test_data_0/mag_dat\[61\]/Q  mag_test_data_0/un3_y_data_I_41/B  mag_test_data_0/un3_y_data_I_41/Y  mag_test_data_0/un3_y_data_I_42/C  mag_test_data_0/un3_y_data_I_42/Y  mag_test_data_0/un3_y_data_I_43/A  mag_test_data_0/un3_y_data_I_43/Y  mag_test_data_0/mag_dat\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[77\]/CLK  mag_test_data_0/mag_dat\[77\]/Q  mag_test_data_0/un3_z_data_I_41/B  mag_test_data_0/un3_z_data_I_41/Y  mag_test_data_0/un3_z_data_I_42/C  mag_test_data_0/un3_z_data_I_42/Y  mag_test_data_0/un3_z_data_I_43/A  mag_test_data_0/un3_z_data_I_43/Y  mag_test_data_0/mag_dat\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[8\]/CLK  memory_controller_0/geig_buffer\[8\]/Q  memory_controller_0/geig_buffer_RNI5VDA3\[8\]/A  memory_controller_0/geig_buffer_RNI5VDA3\[8\]/Y  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/A  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/Y  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/A  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[9\]/CLK  memory_controller_0/geig_buffer\[9\]/Q  memory_controller_0/geig_buffer_RNI71EA3\[9\]/A  memory_controller_0/geig_buffer_RNI71EA3\[9\]/Y  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/A  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/Y  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/A  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[11\]/CLK  memory_controller_0/geig_buffer\[11\]/Q  memory_controller_0/geig_buffer_RNIPMPV2\[11\]/A  memory_controller_0/geig_buffer_RNIPMPV2\[11\]/Y  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/A  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/Y  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/A  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[13\]/CLK  memory_controller_0/geig_buffer\[13\]/Q  memory_controller_0/geig_buffer_RNITQPV2\[13\]/A  memory_controller_0/geig_buffer_RNITQPV2\[13\]/Y  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/A  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/Y  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/A  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[16\]/CLK  memory_controller_0/geig_buffer\[16\]/Q  memory_controller_0/geig_buffer_RNI31QV2\[16\]/A  memory_controller_0/geig_buffer_RNI31QV2\[16\]/Y  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/A  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/Y  memory_controller_0/data_buffer_RNI310BU6\[16\]/A  memory_controller_0/data_buffer_RNI310BU6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[20\]/CLK  memory_controller_0/geig_buffer\[20\]/Q  memory_controller_0/geig_buffer_RNIPORV2\[20\]/A  memory_controller_0/geig_buffer_RNIPORV2\[20\]/Y  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/A  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/Y  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/A  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[21\]/CLK  memory_controller_0/geig_buffer\[21\]/Q  memory_controller_0/geig_buffer_RNIRQRV2\[21\]/A  memory_controller_0/geig_buffer_RNIRQRV2\[21\]/Y  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/A  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/Y  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/A  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[23\]/CLK  memory_controller_0/geig_buffer\[23\]/Q  memory_controller_0/geig_buffer_RNIVURV2\[23\]/A  memory_controller_0/geig_buffer_RNIVURV2\[23\]/Y  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/A  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/Y  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/A  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[24\]/CLK  memory_controller_0/geig_buffer\[24\]/Q  memory_controller_0/geig_buffer_RNI11SV2\[24\]/A  memory_controller_0/geig_buffer_RNI11SV2\[24\]/Y  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/A  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/Y  memory_controller_0/data_buffer_RNIU05BU6\[24\]/A  memory_controller_0/data_buffer_RNIU05BU6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[25\]/CLK  memory_controller_0/geig_buffer\[25\]/Q  memory_controller_0/geig_buffer_RNI33SV2\[25\]/A  memory_controller_0/geig_buffer_RNI33SV2\[25\]/Y  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/A  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/Y  memory_controller_0/data_buffer_RNI365BU6\[25\]/A  memory_controller_0/data_buffer_RNI365BU6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[26\]/CLK  memory_controller_0/geig_buffer\[26\]/Q  memory_controller_0/geig_buffer_RNI55SV2\[26\]/A  memory_controller_0/geig_buffer_RNI55SV2\[26\]/Y  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/A  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/Y  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/A  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[27\]/CLK  memory_controller_0/geig_buffer\[27\]/Q  memory_controller_0/geig_buffer_RNI77SV2\[27\]/A  memory_controller_0/geig_buffer_RNI77SV2\[27\]/Y  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/A  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/Y  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/A  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[28\]/CLK  memory_controller_0/geig_buffer\[28\]/Q  memory_controller_0/geig_buffer_RNI99SV2\[28\]/A  memory_controller_0/geig_buffer_RNI99SV2\[28\]/Y  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/A  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/Y  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/A  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[29\]/CLK  memory_controller_0/geig_buffer\[29\]/Q  memory_controller_0/geig_buffer_RNIBBSV2\[29\]/A  memory_controller_0/geig_buffer_RNIBBSV2\[29\]/Y  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/A  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/Y  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/A  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[30\]/CLK  memory_controller_0/geig_buffer\[30\]/Q  memory_controller_0/geig_buffer_RNIRSTV2\[30\]/A  memory_controller_0/geig_buffer_RNIRSTV2\[30\]/Y  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/A  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/Y  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/A  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[31\]/CLK  memory_controller_0/geig_buffer\[31\]/Q  memory_controller_0/geig_buffer_RNITUTV2\[31\]/A  memory_controller_0/geig_buffer_RNITUTV2\[31\]/Y  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/A  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/Y  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/A  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[33\]/CLK  memory_controller_0/geig_buffer\[33\]/Q  memory_controller_0/geig_buffer_RNI13UV2\[33\]/A  memory_controller_0/geig_buffer_RNI13UV2\[33\]/Y  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/A  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/Y  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/A  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[35\]/CLK  memory_controller_0/geig_buffer\[35\]/Q  memory_controller_0/geig_buffer_RNI57UV2\[35\]/A  memory_controller_0/geig_buffer_RNI57UV2\[35\]/Y  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/A  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/Y  memory_controller_0/data_buffer_RNI8GABU6\[35\]/A  memory_controller_0/data_buffer_RNI8GABU6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[37\]/CLK  memory_controller_0/geig_buffer\[37\]/Q  memory_controller_0/geig_buffer_RNI9BUV2\[37\]/A  memory_controller_0/geig_buffer_RNI9BUV2\[37\]/Y  memory_controller_0/mag_buffer_RNID20LG4\[37\]/A  memory_controller_0/mag_buffer_RNID20LG4\[37\]/Y  memory_controller_0/data_buffer_RNIIQABU6\[37\]/A  memory_controller_0/data_buffer_RNIIQABU6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[41\]/CLK  memory_controller_0/geig_buffer\[41\]/Q  memory_controller_0/geig_buffer_RNIV2003\[41\]/A  memory_controller_0/geig_buffer_RNIV2003\[41\]/Y  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/A  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/Y  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/A  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[43\]/CLK  memory_controller_0/geig_buffer\[43\]/Q  memory_controller_0/geig_buffer_RNI37003\[43\]/A  memory_controller_0/geig_buffer_RNI37003\[43\]/Y  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/A  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/Y  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/A  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[47\]/CLK  memory_controller_0/geig_buffer\[47\]/Q  memory_controller_0/geig_buffer_RNIBF003\[47\]/A  memory_controller_0/geig_buffer_RNIBF003\[47\]/Y  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/A  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/Y  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/A  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[49\]/CLK  memory_controller_0/geig_buffer\[49\]/Q  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/A  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/Y  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/A  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/Y  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/A  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[51\]/CLK  memory_controller_0/geig_buffer\[51\]/Q  memory_controller_0/geig_buffer_RNIB41V2\[51\]/A  memory_controller_0/geig_buffer_RNIB41V2\[51\]/Y  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/A  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/Y  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/A  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[53\]/CLK  memory_controller_0/geig_buffer\[53\]/Q  memory_controller_0/geig_buffer_RNID61V2\[53\]/A  memory_controller_0/geig_buffer_RNID61V2\[53\]/Y  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/A  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/Y  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/A  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[57\]/CLK  memory_controller_0/geig_buffer\[57\]/Q  memory_controller_0/geig_buffer_RNIHA1V2\[57\]/A  memory_controller_0/geig_buffer_RNIHA1V2\[57\]/Y  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/A  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/Y  memory_controller_0/data_buffer_RNI06KAU6\[57\]/A  memory_controller_0/data_buffer_RNI06KAU6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[59\]/CLK  memory_controller_0/geig_buffer\[59\]/Q  memory_controller_0/geig_buffer_RNIJC1V2\[59\]/A  memory_controller_0/geig_buffer_RNIJC1V2\[59\]/Y  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/A  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/Y  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/A  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[63\]/CLK  memory_controller_0/geig_buffer\[63\]/Q  memory_controller_0/geig_buffer_RNIE82V2\[63\]/A  memory_controller_0/geig_buffer_RNIE82V2\[63\]/Y  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/A  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/Y  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/A  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[0\]/CLK  memory_controller_0/mag_buffer\[0\]/Q  memory_controller_0/mag_buffer_RNINQJ742\[0\]/A  memory_controller_0/mag_buffer_RNINQJ742\[0\]/Y  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/A  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/Y  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/A  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[2\]/CLK  memory_controller_0/mag_buffer\[2\]/Q  memory_controller_0/mag_buffer_RNIPSJ742\[2\]/A  memory_controller_0/mag_buffer_RNIPSJ742\[2\]/Y  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/A  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/Y  memory_controller_0/data_buffer_RNISQFCT6\[2\]/A  memory_controller_0/data_buffer_RNISQFCT6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[10\]/CLK  memory_controller_0/mag_buffer\[10\]/Q  memory_controller_0/mag_buffer_RNILHNF42\[10\]/A  memory_controller_0/mag_buffer_RNILHNF42\[10\]/Y  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/A  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/Y  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/A  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[12\]/CLK  memory_controller_0/mag_buffer\[12\]/Q  memory_controller_0/mag_buffer_RNIPLNF42\[12\]/A  memory_controller_0/mag_buffer_RNIPLNF42\[12\]/Y  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/A  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/Y  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/A  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[14\]/CLK  memory_controller_0/mag_buffer\[14\]/Q  memory_controller_0/mag_buffer_RNITPNF42\[14\]/A  memory_controller_0/mag_buffer_RNITPNF42\[14\]/Y  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/A  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/Y  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/A  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[15\]/CLK  memory_controller_0/mag_buffer\[15\]/Q  memory_controller_0/mag_buffer_RNIVRNF42\[15\]/A  memory_controller_0/mag_buffer_RNIVRNF42\[15\]/Y  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/A  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/Y  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/A  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[17\]/CLK  memory_controller_0/mag_buffer\[17\]/Q  memory_controller_0/mag_buffer_RNI30OF42\[17\]/A  memory_controller_0/mag_buffer_RNI30OF42\[17\]/Y  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/A  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/Y  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/A  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[18\]/CLK  memory_controller_0/mag_buffer\[18\]/Q  memory_controller_0/mag_buffer_RNI52OF42\[18\]/A  memory_controller_0/mag_buffer_RNI52OF42\[18\]/Y  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/A  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/Y  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/A  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[19\]/CLK  memory_controller_0/mag_buffer\[19\]/Q  memory_controller_0/mag_buffer_RNI74OF42\[19\]/A  memory_controller_0/mag_buffer_RNI74OF42\[19\]/Y  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/A  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/Y  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/A  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[39\]/CLK  memory_controller_0/mag_buffer\[39\]/Q  memory_controller_0/mag_buffer_RNIBCSF42\[39\]/A  memory_controller_0/mag_buffer_RNIBCSF42\[39\]/Y  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/A  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/Y  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/A  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[45\]/CLK  memory_controller_0/mag_buffer\[45\]/Q  memory_controller_0/mag_buffer_RNI58UF42\[45\]/A  memory_controller_0/mag_buffer_RNI58UF42\[45\]/Y  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/A  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/Y  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/A  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[55\]/CLK  memory_controller_0/mag_buffer\[55\]/Q  memory_controller_0/mag_buffer_RNI7C0G42\[55\]/A  memory_controller_0/mag_buffer_RNI7C0G42\[55\]/Y  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/A  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/Y  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/A  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[0\]/CLK  memory_controller_0/geig_buffer\[0\]/Q  memory_controller_0/geig_buffer_RNILEDA3\[0\]/A  memory_controller_0/geig_buffer_RNILEDA3\[0\]/Y  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/B  memory_controller_0/mag_buffer_RNIBISMF4\[0\]/Y  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/A  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[2\]/CLK  memory_controller_0/geig_buffer\[2\]/Q  memory_controller_0/geig_buffer_RNINGDA3\[2\]/A  memory_controller_0/geig_buffer_RNINGDA3\[2\]/Y  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/B  memory_controller_0/mag_buffer_RNIFMSMF4\[2\]/Y  memory_controller_0/data_buffer_RNISQFCT6\[2\]/A  memory_controller_0/data_buffer_RNISQFCT6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[10\]/CLK  memory_controller_0/geig_buffer\[10\]/Q  memory_controller_0/geig_buffer_RNINKPV2\[10\]/A  memory_controller_0/geig_buffer_RNINKPV2\[10\]/Y  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/B  memory_controller_0/mag_buffer_RNIBFCKF4\[10\]/Y  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/A  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[12\]/CLK  memory_controller_0/geig_buffer\[12\]/Q  memory_controller_0/geig_buffer_RNIROPV2\[12\]/A  memory_controller_0/geig_buffer_RNIROPV2\[12\]/Y  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/B  memory_controller_0/mag_buffer_RNIJNCKF4\[12\]/Y  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/A  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[14\]/CLK  memory_controller_0/geig_buffer\[14\]/Q  memory_controller_0/geig_buffer_RNIVSPV2\[14\]/A  memory_controller_0/geig_buffer_RNIVSPV2\[14\]/Y  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/B  memory_controller_0/mag_buffer_RNIRVCKF4\[14\]/Y  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/A  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[15\]/CLK  memory_controller_0/geig_buffer\[15\]/Q  memory_controller_0/geig_buffer_RNI1VPV2\[15\]/A  memory_controller_0/geig_buffer_RNI1VPV2\[15\]/Y  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/B  memory_controller_0/mag_buffer_RNIV3DKF4\[15\]/Y  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/A  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[17\]/CLK  memory_controller_0/geig_buffer\[17\]/Q  memory_controller_0/geig_buffer_RNI53QV2\[17\]/A  memory_controller_0/geig_buffer_RNI53QV2\[17\]/Y  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/B  memory_controller_0/mag_buffer_RNI7CDKF4\[17\]/Y  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/A  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[18\]/CLK  memory_controller_0/geig_buffer\[18\]/Q  memory_controller_0/geig_buffer_RNI75QV2\[18\]/A  memory_controller_0/geig_buffer_RNI75QV2\[18\]/Y  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/B  memory_controller_0/mag_buffer_RNIBGDKF4\[18\]/Y  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/A  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[19\]/CLK  memory_controller_0/geig_buffer\[19\]/Q  memory_controller_0/geig_buffer_RNI97QV2\[19\]/A  memory_controller_0/geig_buffer_RNI97QV2\[19\]/Y  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/B  memory_controller_0/mag_buffer_RNIFKDKF4\[19\]/Y  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/A  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[39\]/CLK  memory_controller_0/geig_buffer\[39\]/Q  memory_controller_0/geig_buffer_RNIDFUV2\[39\]/A  memory_controller_0/geig_buffer_RNIDFUV2\[39\]/Y  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/B  memory_controller_0/mag_buffer_RNIN4MKF4\[39\]/Y  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/A  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[45\]/CLK  memory_controller_0/geig_buffer\[45\]/Q  memory_controller_0/geig_buffer_RNI7B003\[45\]/A  memory_controller_0/geig_buffer_RNI7B003\[45\]/Y  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/B  memory_controller_0/mag_buffer_RNIBSPKF4\[45\]/Y  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/A  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[55\]/CLK  memory_controller_0/geig_buffer\[55\]/Q  memory_controller_0/geig_buffer_RNIF81V2\[55\]/A  memory_controller_0/geig_buffer_RNIF81V2\[55\]/Y  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/B  memory_controller_0/mag_buffer_RNILTSJF4\[55\]/Y  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/A  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[8\]/CLK  memory_controller_0/mag_buffer\[8\]/Q  memory_controller_0/mag_buffer_RNI37K742\[8\]/A  memory_controller_0/mag_buffer_RNI37K742\[8\]/Y  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/B  memory_controller_0/mag_buffer_RNI5L7NG4\[8\]/Y  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/A  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[9\]/CLK  memory_controller_0/mag_buffer\[9\]/Q  memory_controller_0/mag_buffer_RNI59K742\[9\]/A  memory_controller_0/mag_buffer_RNI59K742\[9\]/Y  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/B  memory_controller_0/mag_buffer_RNI9P7NG4\[9\]/Y  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/A  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[11\]/CLK  memory_controller_0/mag_buffer\[11\]/Q  memory_controller_0/mag_buffer_RNINJNF42\[11\]/A  memory_controller_0/mag_buffer_RNINJNF42\[11\]/Y  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/B  memory_controller_0/mag_buffer_RNIDPMKG4\[11\]/Y  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/A  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[13\]/CLK  memory_controller_0/mag_buffer\[13\]/Q  memory_controller_0/mag_buffer_RNIRNNF42\[13\]/A  memory_controller_0/mag_buffer_RNIRNNF42\[13\]/Y  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/B  memory_controller_0/mag_buffer_RNIL1NKG4\[13\]/Y  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/A  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[16\]/CLK  memory_controller_0/mag_buffer\[16\]/Q  memory_controller_0/mag_buffer_RNI1UNF42\[16\]/A  memory_controller_0/mag_buffer_RNI1UNF42\[16\]/Y  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/B  memory_controller_0/mag_buffer_RNI1ENKG4\[16\]/Y  memory_controller_0/data_buffer_RNI310BU6\[16\]/A  memory_controller_0/data_buffer_RNI310BU6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[20\]/CLK  memory_controller_0/mag_buffer\[20\]/Q  memory_controller_0/mag_buffer_RNINLPF42\[20\]/A  memory_controller_0/mag_buffer_RNINLPF42\[20\]/Y  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/B  memory_controller_0/mag_buffer_RNIDTQKG4\[20\]/Y  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/A  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[21\]/CLK  memory_controller_0/mag_buffer\[21\]/Q  memory_controller_0/mag_buffer_RNIPNPF42\[21\]/A  memory_controller_0/mag_buffer_RNIPNPF42\[21\]/Y  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/B  memory_controller_0/mag_buffer_RNIH1RKG4\[21\]/Y  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/A  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[23\]/CLK  memory_controller_0/mag_buffer\[23\]/Q  memory_controller_0/mag_buffer_RNITRPF42\[23\]/A  memory_controller_0/mag_buffer_RNITRPF42\[23\]/Y  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/B  memory_controller_0/mag_buffer_RNIP9RKG4\[23\]/Y  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/A  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[24\]/CLK  memory_controller_0/mag_buffer\[24\]/Q  memory_controller_0/mag_buffer_RNIVTPF42\[24\]/A  memory_controller_0/mag_buffer_RNIVTPF42\[24\]/Y  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/B  memory_controller_0/mag_buffer_RNITDRKG4\[24\]/Y  memory_controller_0/data_buffer_RNIU05BU6\[24\]/A  memory_controller_0/data_buffer_RNIU05BU6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[25\]/CLK  memory_controller_0/mag_buffer\[25\]/Q  memory_controller_0/mag_buffer_RNI10QF42\[25\]/A  memory_controller_0/mag_buffer_RNI10QF42\[25\]/Y  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/B  memory_controller_0/mag_buffer_RNI1IRKG4\[25\]/Y  memory_controller_0/data_buffer_RNI365BU6\[25\]/A  memory_controller_0/data_buffer_RNI365BU6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[26\]/CLK  memory_controller_0/mag_buffer\[26\]/Q  memory_controller_0/mag_buffer_RNI32QF42\[26\]/A  memory_controller_0/mag_buffer_RNI32QF42\[26\]/Y  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/B  memory_controller_0/mag_buffer_RNI5MRKG4\[26\]/Y  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/A  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[27\]/CLK  memory_controller_0/mag_buffer\[27\]/Q  memory_controller_0/mag_buffer_RNI54QF42\[27\]/A  memory_controller_0/mag_buffer_RNI54QF42\[27\]/Y  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/B  memory_controller_0/mag_buffer_RNI9QRKG4\[27\]/Y  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/A  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[28\]/CLK  memory_controller_0/mag_buffer\[28\]/Q  memory_controller_0/mag_buffer_RNI76QF42\[28\]/A  memory_controller_0/mag_buffer_RNI76QF42\[28\]/Y  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/B  memory_controller_0/mag_buffer_RNIDURKG4\[28\]/Y  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/A  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[29\]/CLK  memory_controller_0/mag_buffer\[29\]/Q  memory_controller_0/mag_buffer_RNI98QF42\[29\]/A  memory_controller_0/mag_buffer_RNI98QF42\[29\]/Y  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/B  memory_controller_0/mag_buffer_RNIH2SKG4\[29\]/Y  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/A  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[30\]/CLK  memory_controller_0/mag_buffer\[30\]/Q  memory_controller_0/mag_buffer_RNIPPRF42\[30\]/A  memory_controller_0/mag_buffer_RNIPPRF42\[30\]/Y  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/B  memory_controller_0/mag_buffer_RNIH5VKG4\[30\]/Y  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/A  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[31\]/CLK  memory_controller_0/mag_buffer\[31\]/Q  memory_controller_0/mag_buffer_RNIRRRF42\[31\]/A  memory_controller_0/mag_buffer_RNIRRRF42\[31\]/Y  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/B  memory_controller_0/mag_buffer_RNIL9VKG4\[31\]/Y  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/A  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[33\]/CLK  memory_controller_0/mag_buffer\[33\]/Q  memory_controller_0/mag_buffer_RNIVVRF42\[33\]/A  memory_controller_0/mag_buffer_RNIVVRF42\[33\]/Y  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/B  memory_controller_0/mag_buffer_RNITHVKG4\[33\]/Y  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/A  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[35\]/CLK  memory_controller_0/mag_buffer\[35\]/Q  memory_controller_0/mag_buffer_RNI34SF42\[35\]/A  memory_controller_0/mag_buffer_RNI34SF42\[35\]/Y  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/B  memory_controller_0/mag_buffer_RNI5QVKG4\[35\]/Y  memory_controller_0/data_buffer_RNI8GABU6\[35\]/A  memory_controller_0/data_buffer_RNI8GABU6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[37\]/CLK  memory_controller_0/mag_buffer\[37\]/Q  memory_controller_0/mag_buffer_RNI78SF42\[37\]/A  memory_controller_0/mag_buffer_RNI78SF42\[37\]/Y  memory_controller_0/mag_buffer_RNID20LG4\[37\]/B  memory_controller_0/mag_buffer_RNID20LG4\[37\]/Y  memory_controller_0/data_buffer_RNIIQABU6\[37\]/A  memory_controller_0/data_buffer_RNIIQABU6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[41\]/CLK  memory_controller_0/mag_buffer\[41\]/Q  memory_controller_0/mag_buffer_RNITVTF42\[41\]/A  memory_controller_0/mag_buffer_RNITVTF42\[41\]/Y  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/B  memory_controller_0/mag_buffer_RNIPH3LG4\[41\]/Y  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/A  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[43\]/CLK  memory_controller_0/mag_buffer\[43\]/Q  memory_controller_0/mag_buffer_RNI14UF42\[43\]/A  memory_controller_0/mag_buffer_RNI14UF42\[43\]/Y  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/B  memory_controller_0/mag_buffer_RNI1Q3LG4\[43\]/Y  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/A  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[47\]/CLK  memory_controller_0/mag_buffer\[47\]/Q  memory_controller_0/mag_buffer_RNI9CUF42\[47\]/A  memory_controller_0/mag_buffer_RNI9CUF42\[47\]/Y  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/B  memory_controller_0/mag_buffer_RNIHA4LG4\[47\]/Y  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/A  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[49\]/CLK  memory_controller_0/mag_buffer\[49\]/Q  memory_controller_0/mag_buffer_RNIDGUF42\[49\]/A  memory_controller_0/mag_buffer_RNIDGUF42\[49\]/Y  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/B  memory_controller_0/mag_buffer_RNIQKAKG4\[49\]/Y  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/A  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[51\]/CLK  memory_controller_0/mag_buffer\[51\]/Q  memory_controller_0/mag_buffer_RNIV30G42\[51\]/A  memory_controller_0/mag_buffer_RNIV30G42\[51\]/Y  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/B  memory_controller_0/mag_buffer_RNI7N6KG4\[51\]/Y  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/A  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[53\]/CLK  memory_controller_0/mag_buffer\[53\]/Q  memory_controller_0/mag_buffer_RNI380G42\[53\]/A  memory_controller_0/mag_buffer_RNI380G42\[53\]/Y  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/B  memory_controller_0/mag_buffer_RNIDT6KG4\[53\]/Y  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/A  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[57\]/CLK  memory_controller_0/mag_buffer\[57\]/Q  memory_controller_0/mag_buffer_RNIBG0G42\[57\]/A  memory_controller_0/mag_buffer_RNIBG0G42\[57\]/Y  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/B  memory_controller_0/mag_buffer_RNIP97KG4\[57\]/Y  memory_controller_0/data_buffer_RNI06KAU6\[57\]/A  memory_controller_0/data_buffer_RNI06KAU6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[59\]/CLK  memory_controller_0/mag_buffer\[59\]/Q  memory_controller_0/mag_buffer_RNIFK0G42\[59\]/A  memory_controller_0/mag_buffer_RNIFK0G42\[59\]/Y  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/B  memory_controller_0/mag_buffer_RNIVF7KG4\[59\]/Y  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/A  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[63\]/CLK  memory_controller_0/mag_buffer\[63\]/Q  memory_controller_0/mag_buffer_RNI5C2G42\[63\]/A  memory_controller_0/mag_buffer_RNI5C2G42\[63\]/Y  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/B  memory_controller_0/mag_buffer_RNIG3AKG4\[63\]/Y  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/A  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[7\]/CLK  memory_controller_0/schedule_0\[7\]/Q  memory_controller_0/schedule_0_RNIF1076\[7\]/C  memory_controller_0/schedule_0_RNIF1076\[7\]/Y  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/C  memory_controller_0/schedule_0_RNIJ2K1Q2\[7\]/Y  memory_controller_0/schedule_RNII3JN3F\[5\]/A  memory_controller_0/schedule_RNII3JN3F\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[44\]/CLK  mag_test_data_0/mag_dat\[44\]/Q  mag_test_data_0/un3_x_data_I_38/A  mag_test_data_0/un3_x_data_I_38/Y  mag_test_data_0/un3_x_data_I_39/C  mag_test_data_0/un3_x_data_I_39/Y  mag_test_data_0/un3_x_data_I_40/A  mag_test_data_0/un3_x_data_I_40/Y  mag_test_data_0/mag_dat\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/sda_a_RNO_15/A  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_5/A  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[7\]/CLK  geig_data_handling_0/geig_counts\[7\]/Q  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/B  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNO_0\[9\]/A  geig_data_handling_0/geig_counts_RNO_0\[9\]/Y  geig_data_handling_0/geig_counts_RNO\[9\]/A  geig_data_handling_0/geig_counts_RNO\[9\]/Y  geig_data_handling_0/geig_counts\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[61\]/CLK  memory_controller_0/geig_buffer\[61\]/Q  memory_controller_0/geig_buffer_RNIC62V2\[61\]/A  memory_controller_0/geig_buffer_RNIC62V2\[61\]/Y  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/A  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/Y  memory_controller_0/data_buffer_RNICLNAU6\[61\]/A  memory_controller_0/data_buffer_RNICLNAU6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[8\]/B  i2c_interface2_0/wait_ctr_RNO_0\[8\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/C  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[35\]/CLK  mag_test_data_0/mag_dat\[35\]/Q  mag_test_data_0/un3_x_data_I_15/A  mag_test_data_0/un3_x_data_I_15/Y  mag_test_data_0/un3_x_data_I_16/B  mag_test_data_0/un3_x_data_I_16/Y  mag_test_data_0/un3_x_data_I_17/A  mag_test_data_0/un3_x_data_I_17/Y  mag_test_data_0/mag_dat\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[51\]/CLK  mag_test_data_0/mag_dat\[51\]/Q  mag_test_data_0/un3_y_data_I_15/A  mag_test_data_0/un3_y_data_I_15/Y  mag_test_data_0/un3_y_data_I_16/B  mag_test_data_0/un3_y_data_I_16/Y  mag_test_data_0/un3_y_data_I_17/A  mag_test_data_0/un3_y_data_I_17/Y  mag_test_data_0/mag_dat\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[61\]/CLK  memory_controller_0/mag_buffer\[61\]/Q  memory_controller_0/mag_buffer_RNI182G42\[61\]/A  memory_controller_0/mag_buffer_RNI182G42\[61\]/Y  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/B  memory_controller_0/mag_buffer_RNIAT9KG4\[61\]/Y  memory_controller_0/data_buffer_RNICLNAU6\[61\]/A  memory_controller_0/data_buffer_RNICLNAU6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[4\]/B  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[46\]/CLK  mag_test_data_0/mag_dat\[46\]/Q  mag_test_data_0/un3_x_data_I_41/C  mag_test_data_0/un3_x_data_I_41/Y  mag_test_data_0/un3_x_data_I_42/C  mag_test_data_0/un3_x_data_I_42/Y  mag_test_data_0/un3_x_data_I_43/A  mag_test_data_0/un3_x_data_I_43/Y  mag_test_data_0/mag_dat\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[12\]/CLK  geig_data_handling_0/geig_counts\[12\]/Q  geig_data_handling_0/geig_counts_RNIKM382\[12\]/B  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI5DFL1\[9\]/B  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[22\]/CLK  spi_mode_config2_0/tx_ss_counter\[22\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[44\]/CLK  mag_test_data_0/mag_dat\[44\]/Q  mag_test_data_0/un3_x_data_I_41/A  mag_test_data_0/un3_x_data_I_41/Y  mag_test_data_0/un3_x_data_I_42/C  mag_test_data_0/un3_x_data_I_42/Y  mag_test_data_0/un3_x_data_I_43/A  mag_test_data_0/un3_x_data_I_43/Y  mag_test_data_0/mag_dat\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[1\]/CLK  memory_controller_0/geig_buffer\[1\]/Q  memory_controller_0/geig_buffer_RNIMFDA3\[1\]/A  memory_controller_0/geig_buffer_RNIMFDA3\[1\]/Y  memory_controller_0/geig_buffer_RNILO8FB2\[1\]/A  memory_controller_0/geig_buffer_RNILO8FB2\[1\]/Y  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/A  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[3\]/CLK  memory_controller_0/mag_buffer\[3\]/Q  memory_controller_0/mag_buffer_RNIQTJ742\[3\]/A  memory_controller_0/mag_buffer_RNIQTJ742\[3\]/Y  memory_controller_0/mag_buffer_RNINCPCD4\[3\]/A  memory_controller_0/mag_buffer_RNINCPCD4\[3\]/Y  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/A  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/data_mode_RNO_0\[0\]/A  i2c_interface2_0/data_mode_RNO_0\[0\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNI5P5A6\[2\]/B  i2c_interface2_0/state_a_RNI5P5A6\[2\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/C  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[24\]/CLK  spi_mode_config2_0/tx_ss_counter\[24\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/C  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/data_mode_RNO_0\[0\]/B  i2c_interface2_0/data_mode_RNO_0\[0\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[10\]/CLK  spi_mode_config2_0/tx_ss_counter\[10\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_5\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO_5\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIG74S\[1\]/B  i2c_interface2_0/state_a_RNIG74S\[1\]/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[60\]/CLK  mag_test_data_0/mag_dat\[60\]/Q  mag_test_data_0/un3_y_data_I_38/A  mag_test_data_0/un3_y_data_I_38/Y  mag_test_data_0/un3_y_data_I_39/C  mag_test_data_0/un3_y_data_I_39/Y  mag_test_data_0/un3_y_data_I_40/A  mag_test_data_0/un3_y_data_I_40/Y  mag_test_data_0/mag_dat\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[76\]/CLK  mag_test_data_0/mag_dat\[76\]/Q  mag_test_data_0/un3_z_data_I_38/A  mag_test_data_0/un3_z_data_I_38/Y  mag_test_data_0/un3_z_data_I_39/C  mag_test_data_0/un3_z_data_I_39/Y  mag_test_data_0/un3_z_data_I_40/A  mag_test_data_0/un3_z_data_I_40/Y  mag_test_data_0/mag_dat\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/un1_write_count_4_I_15/B  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/A  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/A  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[3\]/CLK  spi_mode_config2_0/miso_ss_counter\[3\]/Q  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/A  spi_mode_config2_0/miso_ss_counter_RNO_1\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/S  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/scl_enable_RNO_6/A  i2c_interface2_0/scl_enable_RNO_6/Y  i2c_interface2_0/scl_enable_RNO_1/A  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/C  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[1\]/CLK  spi_mode_config2_0/poll_interupt_counter\[1\]/Q  spi_mode_config2_0/poll_interupt_RNO_2/B  spi_mode_config2_0/poll_interupt_RNO_2/Y  spi_mode_config2_0/poll_interupt_RNO_0/B  spi_mode_config2_0/poll_interupt_RNO_0/Y  spi_mode_config2_0/poll_interupt_RNO/C  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNI0QHR\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNI0QHR\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_13/B  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter_RNO\[5\]/A  geig_data_handling_0/min_counter_RNO\[5\]/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[62\]/CLK  mag_test_data_0/mag_dat\[62\]/Q  mag_test_data_0/un3_y_data_I_41/C  mag_test_data_0/un3_y_data_I_41/Y  mag_test_data_0/un3_y_data_I_42/C  mag_test_data_0/un3_y_data_I_42/Y  mag_test_data_0/un3_y_data_I_43/A  mag_test_data_0/un3_y_data_I_43/Y  mag_test_data_0/mag_dat\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[78\]/CLK  mag_test_data_0/mag_dat\[78\]/Q  mag_test_data_0/un3_z_data_I_41/C  mag_test_data_0/un3_z_data_I_41/Y  mag_test_data_0/un3_z_data_I_42/C  mag_test_data_0/un3_z_data_I_42/Y  mag_test_data_0/un3_z_data_I_43/A  mag_test_data_0/un3_z_data_I_43/Y  mag_test_data_0/mag_dat\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/A  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_counter_RNO_0\[1\]/C  sram_interface_0/read_counter_RNO_0\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/B  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/scl_enable_RNO_6/C  i2c_interface2_0/scl_enable_RNO_6/Y  i2c_interface2_0/scl_enable_RNO_1/A  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[60\]/CLK  mag_test_data_0/mag_dat\[60\]/Q  mag_test_data_0/un3_y_data_I_41/A  mag_test_data_0/un3_y_data_I_41/Y  mag_test_data_0/un3_y_data_I_42/C  mag_test_data_0/un3_y_data_I_42/Y  mag_test_data_0/un3_y_data_I_43/A  mag_test_data_0/un3_y_data_I_43/Y  mag_test_data_0/mag_dat\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[76\]/CLK  mag_test_data_0/mag_dat\[76\]/Q  mag_test_data_0/un3_z_data_I_41/A  mag_test_data_0/un3_z_data_I_41/Y  mag_test_data_0/un3_z_data_I_42/C  mag_test_data_0/un3_z_data_I_42/Y  mag_test_data_0/un3_z_data_I_43/A  mag_test_data_0/un3_z_data_I_43/Y  mag_test_data_0/mag_dat\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  write_address_traversal_0/address_n17_0_o2/C  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_cycle/CLK  sram_interface_0/read_cycle/Q  sram_interface_0/read_cycle_3/A  sram_interface_0/read_cycle_3/Y  sram_interface_0/un1_busy21_1/A  sram_interface_0/un1_busy21_1/Y  sram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_RNO_1/B  spi_mode_config2_0/poll_interupt_RNO_1/Y  spi_mode_config2_0/poll_interupt_RNO_0/A  spi_mode_config2_0/poll_interupt_RNO_0/Y  spi_mode_config2_0/poll_interupt_RNO/C  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_1/A  read_buffer_0/un1_position_2_I_1/Y  read_buffer_0/un1_position_2_I_10/B  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G/A  i2c_interface2_0/start_ctr_RNISC5G/Y  i2c_interface2_0/start_ctr_RNIJHKU1/A  i2c_interface2_0/start_ctr_RNIJHKU1/Y  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/A  i2c_interface2_0/init_ctr_a_RNIG5UHC\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNO_2\[0\]/A  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/C  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNI664Q2\[0\]/B  i2c_interface2_0/state_a_RNI664Q2\[0\]/Y  i2c_interface2_0/state_a_RNIDL45G\[0\]/A  i2c_interface2_0/state_a_RNIDL45G\[0\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_15/B  geig_data_handling_0/un2_min_counter_I_15/Y  geig_data_handling_0/un2_min_counter_I_16/B  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_4\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO_4\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/sda_a_RNO_15/C  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_5/A  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/A  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  read_buffer_0/init_stage_RNO\[0\]/B  read_buffer_0/init_stage_RNO\[0\]/Y  read_buffer_0/init_stage\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_13/C  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter_RNO\[5\]/A  geig_data_handling_0/min_counter_RNO\[5\]/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_15/A  geig_data_handling_0/un2_min_counter_I_15/Y  geig_data_handling_0/un2_min_counter_I_16/B  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/B  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_counter_RNO_0\[1\]/C  sram_interface_0/read_counter_RNO_0\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/B  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_11/A  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO\[4\]/A  spi_mode_config2_0/rst_cntr_RNO\[4\]/Y  spi_mode_config2_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIB5IR\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/Y  spi_mode_config2_0/tx_ss_counter\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNO\[1\]/B  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[4\]/CLK  mag_test_data_0/y_data\[4\]/Q  mag_test_data_0/un3_y_data_I_15/B  mag_test_data_0/un3_y_data_I_15/Y  mag_test_data_0/un3_y_data_I_16/B  mag_test_data_0/un3_y_data_I_16/Y  mag_test_data_0/un3_y_data_I_17/A  mag_test_data_0/un3_y_data_I_17/Y  mag_test_data_0/mag_dat\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNO\[4\]/A  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[13\]/CLK  spi_mode_config2_0/miso_high_counter\[13\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_21/A  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_22/C  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_RNO_0\[0\]/A  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNO_1\[0\]/C  spi_mode_config2_0/tx_state_RNO_1\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n2_0_x2/A  write_address_traversal_0/address_n2_0_x2/Y  write_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[2\]/CLK  spi_mode_config2_0/poll_interupt_counter\[2\]/Q  spi_mode_config2_0/poll_interupt_RNO_1/A  spi_mode_config2_0/poll_interupt_RNO_1/Y  spi_mode_config2_0/poll_interupt_RNO_0/A  spi_mode_config2_0/poll_interupt_RNO_0/Y  spi_mode_config2_0/poll_interupt_RNO/C  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNO\[4\]/A  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/state_hold_RNO_0\[3\]/A  i2c_interface2_0/state_hold_RNO_0\[3\]/Y  i2c_interface2_0/state_hold_RNO\[3\]/C  i2c_interface2_0/state_hold_RNO\[3\]/Y  i2c_interface2_0/state_hold\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[6\]/S  read_buffer_0/byte_out_RNO_1\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/B  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[7\]/S  read_buffer_0/byte_out_RNO_1\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/B  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[5\]/S  read_buffer_0/byte_out_RNO_1\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/B  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[0\]/S  read_buffer_0/byte_out_RNO_1\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/B  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[1\]/S  read_buffer_0/byte_out_RNO_1\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/B  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[2\]/S  read_buffer_0/byte_out_RNO_1\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/B  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[3\]/S  read_buffer_0/byte_out_RNO_1\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/B  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[4\]/S  read_buffer_0/byte_out_RNO_1\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/B  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[10\]/CLK  spi_mode_config2_0/miso_high_counter\[10\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/scl_enable_RNO_6/B  i2c_interface2_0/scl_enable_RNO_6/Y  i2c_interface2_0/scl_enable_RNO_1/A  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/C  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[2\]/A  spi_mode_config2_0/miso_high_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[22\]/CLK  spi_mode_config2_0/tx_ss_counter\[22\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/miso_high_counter_RNO_2\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO_2\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[13\]/CLK  spi_mode_config2_0/tx_ss_counter\[13\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[6\]/S  read_buffer_0/byte_out_RNO_0\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/A  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[7\]/S  read_buffer_0/byte_out_RNO_0\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/A  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[5\]/S  read_buffer_0/byte_out_RNO_0\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/A  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[0\]/S  read_buffer_0/byte_out_RNO_0\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/A  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[1\]/S  read_buffer_0/byte_out_RNO_0\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/A  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[2\]/S  read_buffer_0/byte_out_RNO_0\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/A  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[3\]/S  read_buffer_0/byte_out_RNO_0\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/A  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[4\]/S  read_buffer_0/byte_out_RNO_0\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/A  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[7\]/CLK  spi_mode_config2_0/tx_ss_counter\[7\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[17\]/CLK  spi_mode_config2_0/miso_high_counter\[17\]/Q  spi_mode_config2_0/miso_high_counter_RNI14DS7\[17\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/C  spi_mode_config2_0/miso_high_counter_RNIA0SBH\[17\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_11/A  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/C  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3SC91\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNI3SC91\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[9\]/CLK  spi_mode_config2_0/miso_high_counter\[9\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[9\]/C  spi_mode_config2_0/miso_high_counter_RNO_1\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/C  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[0\]/S  spi_mode_config2_0/read_data_RNO_0\[0\]/Y  spi_mode_config2_0/read_data_RNO\[0\]/A  spi_mode_config2_0/read_data_RNO\[0\]/Y  spi_mode_config2_0/read_data\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[5\]/S  spi_mode_config2_0/read_data_RNO_0\[5\]/Y  spi_mode_config2_0/read_data_RNO\[5\]/A  spi_mode_config2_0/read_data_RNO\[5\]/Y  spi_mode_config2_0/read_data\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[3\]/S  spi_mode_config2_0/read_data_RNO_0\[3\]/Y  spi_mode_config2_0/read_data_RNO\[3\]/A  spi_mode_config2_0/read_data_RNO\[3\]/Y  spi_mode_config2_0/read_data\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[1\]/S  spi_mode_config2_0/read_data_RNO_0\[1\]/Y  spi_mode_config2_0/read_data_RNO\[1\]/A  spi_mode_config2_0/read_data_RNO\[1\]/Y  spi_mode_config2_0/read_data\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[6\]/S  spi_mode_config2_0/read_data_RNO_0\[6\]/Y  spi_mode_config2_0/read_data_RNO\[6\]/A  spi_mode_config2_0/read_data_RNO\[6\]/Y  spi_mode_config2_0/read_data\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[4\]/S  spi_mode_config2_0/read_data_RNO_0\[4\]/Y  spi_mode_config2_0/read_data_RNO\[4\]/A  spi_mode_config2_0/read_data_RNO\[4\]/Y  spi_mode_config2_0/read_data\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[2\]/S  spi_mode_config2_0/read_data_RNO_0\[2\]/Y  spi_mode_config2_0/read_data_RNO\[2\]/A  spi_mode_config2_0/read_data_RNO\[2\]/Y  spi_mode_config2_0/read_data\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_16/C  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/poll_interupt/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[21\]/CLK  spi_mode_config2_0/tx_ss_counter\[21\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3SC91\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNI3SC91\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_0\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_0\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNICVA01\[11\]/C  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/A  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[64\]/CLK  memory_controller_0/mag_buffer\[64\]/Q  memory_controller_0/mag_buffer_RNI7E2G42\[64\]/A  memory_controller_0/mag_buffer_RNI7E2G42\[64\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/A  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[66\]/CLK  memory_controller_0/mag_buffer\[66\]/Q  memory_controller_0/mag_buffer_RNIBI2G42\[66\]/A  memory_controller_0/mag_buffer_RNIBI2G42\[66\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/A  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[68\]/CLK  memory_controller_0/mag_buffer\[68\]/Q  memory_controller_0/mag_buffer_RNIFM2G42\[68\]/A  memory_controller_0/mag_buffer_RNIFM2G42\[68\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/A  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[70\]/CLK  memory_controller_0/mag_buffer\[70\]/Q  memory_controller_0/mag_buffer_RNI1A4G42\[70\]/A  memory_controller_0/mag_buffer_RNI1A4G42\[70\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/A  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[72\]/CLK  memory_controller_0/mag_buffer\[72\]/Q  memory_controller_0/mag_buffer_RNI5E4G42\[72\]/A  memory_controller_0/mag_buffer_RNI5E4G42\[72\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/A  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[74\]/CLK  memory_controller_0/mag_buffer\[74\]/Q  memory_controller_0/mag_buffer_RNI9I4G42\[74\]/A  memory_controller_0/mag_buffer_RNI9I4G42\[74\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/A  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[76\]/CLK  memory_controller_0/mag_buffer\[76\]/Q  memory_controller_0/mag_buffer_RNIDM4G42\[76\]/A  memory_controller_0/mag_buffer_RNIDM4G42\[76\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/A  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[78\]/CLK  memory_controller_0/mag_buffer\[78\]/Q  memory_controller_0/mag_buffer_RNIHQ4G42\[78\]/A  memory_controller_0/mag_buffer_RNIHQ4G42\[78\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/A  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/start_a_RNO_1/C  spi_mode_config2_0/start_a_RNO_1/Y  spi_mode_config2_0/start_a_RNO/B  spi_mode_config2_0/start_a_RNO/Y  spi_mode_config2_0/start_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/A  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[3\]/CLK  spi_mode_config2_0/poll_interupt_counter\[3\]/Q  spi_mode_config2_0/poll_interupt_RNO_2/A  spi_mode_config2_0/poll_interupt_RNO_2/Y  spi_mode_config2_0/poll_interupt_RNO_0/B  spi_mode_config2_0/poll_interupt_RNO_0/Y  spi_mode_config2_0/poll_interupt_RNO/C  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_25/A  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_RNO_0/C  i2c_interface2_0/init_RNO_0/Y  i2c_interface2_0/init_RNO/A  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_n6_0_o2_0/A  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[3\]/A  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[22\]/CLK  spi_mode_config2_0/tx_ss_counter\[22\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/Y  spi_mode_config2_0/tx_packet_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNO_1\[1\]/B  spi_mode_config2_0/tx_state_RNO_1\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/C  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[60\]/CLK  memory_controller_0/mag_buffer\[60\]/Q  memory_controller_0/mag_buffer_RNIV52G42\[60\]/A  memory_controller_0/mag_buffer_RNIV52G42\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/B  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_n14_0_o2/A  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNI343G2\[6\]/B  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[24\]/CLK  spi_mode_config2_0/tx_ss_counter\[24\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[6\]/B  i2c_interface2_0/wait_ctr_RNO_0\[6\]/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/B  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/scl_enable_RNO_1/B  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/B  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/Y  spi_mode_config2_0/ss_a_RNO/B  spi_mode_config2_0/ss_a_RNO/Y  spi_mode_config2_0/ss_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[10\]/CLK  spi_mode_config2_0/miso_high_counter\[10\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/C  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[48\]/CLK  memory_controller_0/mag_buffer\[48\]/Q  memory_controller_0/mag_buffer_RNIBEUF42\[48\]/A  memory_controller_0/mag_buffer_RNIBEUF42\[48\]/Y  memory_controller_0/data_buffer_RNO_1\[48\]/B  memory_controller_0/data_buffer_RNO_1\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[50\]/CLK  memory_controller_0/mag_buffer\[50\]/Q  memory_controller_0/mag_buffer_RNIT10G42\[50\]/A  memory_controller_0/mag_buffer_RNIT10G42\[50\]/Y  memory_controller_0/data_buffer_RNO_1\[50\]/B  memory_controller_0/data_buffer_RNO_1\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[52\]/CLK  memory_controller_0/mag_buffer\[52\]/Q  memory_controller_0/mag_buffer_RNI160G42\[52\]/A  memory_controller_0/mag_buffer_RNI160G42\[52\]/Y  memory_controller_0/data_buffer_RNO_1\[52\]/B  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[54\]/CLK  memory_controller_0/mag_buffer\[54\]/Q  memory_controller_0/mag_buffer_RNI5A0G42\[54\]/A  memory_controller_0/mag_buffer_RNI5A0G42\[54\]/Y  memory_controller_0/data_buffer_RNO_1\[54\]/B  memory_controller_0/data_buffer_RNO_1\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/B  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[56\]/CLK  memory_controller_0/mag_buffer\[56\]/Q  memory_controller_0/mag_buffer_RNI9E0G42\[56\]/A  memory_controller_0/mag_buffer_RNI9E0G42\[56\]/Y  memory_controller_0/data_buffer_RNO_1\[56\]/B  memory_controller_0/data_buffer_RNO_1\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[58\]/CLK  memory_controller_0/mag_buffer\[58\]/Q  memory_controller_0/mag_buffer_RNIDI0G42\[58\]/A  memory_controller_0/mag_buffer_RNIDI0G42\[58\]/Y  memory_controller_0/data_buffer_RNO_1\[58\]/B  memory_controller_0/data_buffer_RNO_1\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[62\]/CLK  memory_controller_0/mag_buffer\[62\]/Q  memory_controller_0/mag_buffer_RNI3A2G42\[62\]/A  memory_controller_0/mag_buffer_RNI3A2G42\[62\]/Y  memory_controller_0/data_buffer_RNO_1\[62\]/B  memory_controller_0/data_buffer_RNO_1\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3SC91\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNI3SC91\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIC7RVA\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[44\]/CLK  memory_controller_0/data_buffer\[44\]/Q  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/B  memory_controller_0/data_buffer_RNI8LFBU6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/idle_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[64\]/CLK  memory_controller_0/data_buffer\[64\]/Q  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[66\]/CLK  memory_controller_0/data_buffer\[66\]/Q  memory_controller_0/data_buffer_RNO_3\[50\]/A  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[68\]/CLK  memory_controller_0/data_buffer\[68\]/Q  memory_controller_0/data_buffer_RNO_3\[52\]/A  memory_controller_0/data_buffer_RNO_3\[52\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/C  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[70\]/CLK  memory_controller_0/data_buffer\[70\]/Q  memory_controller_0/data_buffer_RNO_3\[54\]/A  memory_controller_0/data_buffer_RNO_3\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/C  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[72\]/CLK  memory_controller_0/data_buffer\[72\]/Q  memory_controller_0/data_buffer_RNO_3\[56\]/A  memory_controller_0/data_buffer_RNO_3\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/C  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[74\]/CLK  memory_controller_0/data_buffer\[74\]/Q  memory_controller_0/data_buffer_RNO_3\[58\]/A  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[76\]/CLK  memory_controller_0/data_buffer\[76\]/Q  memory_controller_0/data_buffer_RNO_3\[60\]/A  memory_controller_0/data_buffer_RNO_3\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/C  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[78\]/CLK  memory_controller_0/data_buffer\[78\]/Q  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/C  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  read_address_traversal_0/address_n15_0_o2/A  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/C  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_12/B  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_5/B  geig_data_handling_0/un2_min_counter_I_5/Y  geig_data_handling_0/min_counter_RNO\[1\]/A  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[13\]/B  i2c_interface2_0/wait_ctr_RNO_0\[13\]/Y  i2c_interface2_0/wait_ctr_RNO\[13\]/B  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[4\]/B  i2c_interface2_0/wait_ctr_RNO_0\[4\]/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/B  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO\[3\]/A  spi_mode_config2_0/rst_cntr_RNO\[3\]/Y  spi_mode_config2_0/rst_cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[12\]/B  i2c_interface2_0/wait_ctr_RNO_0\[12\]/Y  i2c_interface2_0/wait_ctr_RNO\[12\]/B  i2c_interface2_0/wait_ctr_RNO\[12\]/Y  i2c_interface2_0/wait_ctr\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/state_hold_RNO_0\[2\]/A  i2c_interface2_0/state_hold_RNO_0\[2\]/Y  i2c_interface2_0/state_hold_RNO\[2\]/B  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_n10_0_o2/A  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[64\]/CLK  mag_test_data_0/mag_dat\[64\]/Q  mag_test_data_0/un3_z_data_I_6/B  mag_test_data_0/un3_z_data_I_6/Y  mag_test_data_0/un3_z_data_I_7/A  mag_test_data_0/un3_z_data_I_7/Y  mag_test_data_0/mag_dat\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[64\]/CLK  mag_test_data_0/mag_dat\[64\]/Q  mag_test_data_0/un3_z_data_I_6/B  mag_test_data_0/un3_z_data_I_6/Y  mag_test_data_0/un3_z_data_I_7/A  mag_test_data_0/un3_z_data_I_7/Y  mag_test_data_0/z_data\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[16\]/CLK  spi_mode_config2_0/tx_ss_counter\[16\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[17\]/CLK  spi_mode_config2_0/tx_ss_counter\[17\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[51\]/CLK  mag_test_data_0/mag_dat\[51\]/Q  mag_test_data_0/un3_y_data_I_13/B  mag_test_data_0/un3_y_data_I_13/Y  mag_test_data_0/un3_y_data_I_14/A  mag_test_data_0/un3_y_data_I_14/Y  mag_test_data_0/mag_dat\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[67\]/CLK  mag_test_data_0/mag_dat\[67\]/Q  mag_test_data_0/un3_z_data_I_13/B  mag_test_data_0/un3_z_data_I_13/Y  mag_test_data_0/un3_z_data_I_14/A  mag_test_data_0/un3_z_data_I_14/Y  mag_test_data_0/mag_dat\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNO_0\[2\]/A  orbit_control_0/cntr_RNO_0\[2\]/Y  orbit_control_0/cntr_RNO\[2\]/B  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/A  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[3\]/CLK  spi_mode_config2_0/rx_ss_counter\[3\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_14/B  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter_RNO\[5\]/A  geig_data_handling_0/min_counter_RNO\[5\]/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_RNO_0/B  i2c_interface2_0/init_RNO_0/Y  i2c_interface2_0/init_RNO/A  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[34\]/CLK  memory_controller_0/data_buffer\[34\]/Q  memory_controller_0/data_buffer_RNI3BABU6\[34\]/B  memory_controller_0/data_buffer_RNI3BABU6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[36\]/CLK  memory_controller_0/data_buffer\[36\]/Q  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/B  memory_controller_0/data_buffer_RNIFF0BT6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[38\]/CLK  memory_controller_0/data_buffer\[38\]/Q  memory_controller_0/data_buffer_RNINVABU6\[38\]/B  memory_controller_0/data_buffer_RNINVABU6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[40\]/CLK  memory_controller_0/data_buffer\[40\]/Q  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/B  memory_controller_0/data_buffer_RNIK0FBU6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[42\]/CLK  memory_controller_0/data_buffer\[42\]/Q  memory_controller_0/data_buffer_RNI055BT6\[42\]/B  memory_controller_0/data_buffer_RNI055BT6\[42\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/B  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[46\]/CLK  memory_controller_0/data_buffer\[46\]/Q  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/B  memory_controller_0/data_buffer_RNIIVFBU6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/state_hold_RNO_0\[0\]/B  i2c_interface2_0/state_hold_RNO_0\[0\]/Y  i2c_interface2_0/state_hold_RNO\[0\]/B  i2c_interface2_0/state_hold_RNO\[0\]/Y  i2c_interface2_0/state_hold\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[10\]/B  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n2_0_x2/A  read_address_traversal_0/address_n2_0_x2/Y  read_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[32\]/CLK  mag_test_data_0/mag_dat\[32\]/Q  mag_test_data_0/un3_x_data_I_6/B  mag_test_data_0/un3_x_data_I_6/Y  mag_test_data_0/un3_x_data_I_7/A  mag_test_data_0/un3_x_data_I_7/Y  mag_test_data_0/mag_dat\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/poll_interupt_RNO/A  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[36\]/CLK  mag_test_data_0/mag_dat\[36\]/Q  mag_test_data_0/un3_x_data_I_13/C  mag_test_data_0/un3_x_data_I_13/Y  mag_test_data_0/un3_x_data_I_14/A  mag_test_data_0/un3_x_data_I_14/Y  mag_test_data_0/mag_dat\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[38\]/CLK  mag_test_data_0/mag_dat\[38\]/Q  mag_test_data_0/un3_x_data_I_19/C  mag_test_data_0/un3_x_data_I_19/Y  mag_test_data_0/un3_x_data_I_20/A  mag_test_data_0/un3_x_data_I_20/Y  mag_test_data_0/mag_dat\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[41\]/CLK  mag_test_data_0/mag_dat\[41\]/Q  mag_test_data_0/un3_x_data_I_27/C  mag_test_data_0/un3_x_data_I_27/Y  mag_test_data_0/un3_x_data_I_28/A  mag_test_data_0/un3_x_data_I_28/Y  mag_test_data_0/mag_dat\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[57\]/CLK  mag_test_data_0/mag_dat\[57\]/Q  mag_test_data_0/un3_y_data_I_27/C  mag_test_data_0/un3_y_data_I_27/Y  mag_test_data_0/un3_y_data_I_28/A  mag_test_data_0/un3_y_data_I_28/Y  mag_test_data_0/mag_dat\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[73\]/CLK  mag_test_data_0/mag_dat\[73\]/Q  mag_test_data_0/un3_z_data_I_27/C  mag_test_data_0/un3_z_data_I_27/Y  mag_test_data_0/un3_z_data_I_28/A  mag_test_data_0/un3_z_data_I_28/Y  mag_test_data_0/mag_dat\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[44\]/CLK  mag_test_data_0/mag_dat\[44\]/Q  mag_test_data_0/un3_x_data_I_36/C  mag_test_data_0/un3_x_data_I_36/Y  mag_test_data_0/un3_x_data_I_37/A  mag_test_data_0/un3_x_data_I_37/Y  mag_test_data_0/mag_dat\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNO_0\[0\]/C  i2c_interface2_0/data_mode_RNO_0\[0\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[48\]/CLK  memory_controller_0/data_buffer\[48\]/Q  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/C  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[50\]/CLK  memory_controller_0/data_buffer\[50\]/Q  memory_controller_0/data_buffer_RNO_1\[34\]/A  memory_controller_0/data_buffer_RNO_1\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/C  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[52\]/CLK  memory_controller_0/data_buffer\[52\]/Q  memory_controller_0/data_buffer_RNO_1\[36\]/A  memory_controller_0/data_buffer_RNO_1\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/C  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[54\]/CLK  memory_controller_0/data_buffer\[54\]/Q  memory_controller_0/data_buffer_RNO_1\[38\]/A  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/C  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[56\]/CLK  memory_controller_0/data_buffer\[56\]/Q  memory_controller_0/data_buffer_RNO_1\[40\]/A  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/C  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[58\]/CLK  memory_controller_0/data_buffer\[58\]/Q  memory_controller_0/data_buffer_RNO_1\[42\]/A  memory_controller_0/data_buffer_RNO_1\[42\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/C  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[62\]/CLK  memory_controller_0/data_buffer\[62\]/Q  memory_controller_0/data_buffer_RNO_1\[46\]/A  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/C  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[2\]/CLK  spi_mode_config2_0/poll_interupt_counter\[2\]/Q  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_6/B  mag_test_data_0/un3_y_data_I_6/Y  mag_test_data_0/un3_y_data_I_7/A  mag_test_data_0/un3_y_data_I_7/Y  mag_test_data_0/mag_dat\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[35\]/CLK  mag_test_data_0/mag_dat\[35\]/Q  mag_test_data_0/un3_x_data_I_13/B  mag_test_data_0/un3_x_data_I_13/Y  mag_test_data_0/un3_x_data_I_14/A  mag_test_data_0/un3_x_data_I_14/Y  mag_test_data_0/mag_dat\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[9\]/B  i2c_interface2_0/wait_ctr_RNO_0\[9\]/Y  i2c_interface2_0/wait_ctr_RNO\[9\]/B  i2c_interface2_0/wait_ctr_RNO\[9\]/Y  i2c_interface2_0/wait_ctr\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[68\]/CLK  mag_test_data_0/mag_dat\[68\]/Q  mag_test_data_0/un3_z_data_I_13/C  mag_test_data_0/un3_z_data_I_13/Y  mag_test_data_0/un3_z_data_I_14/A  mag_test_data_0/un3_z_data_I_14/Y  mag_test_data_0/mag_dat\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/C  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_8/B  mag_test_data_0/un3_x_data_I_8/Y  mag_test_data_0/un3_x_data_I_9/A  mag_test_data_0/un3_x_data_I_9/Y  mag_test_data_0/mag_dat\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_8/B  mag_test_data_0/un3_z_data_I_8/Y  mag_test_data_0/un3_z_data_I_9/A  mag_test_data_0/un3_z_data_I_9/Y  mag_test_data_0/mag_dat\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[40\]/CLK  mag_test_data_0/mag_dat\[40\]/Q  mag_test_data_0/un3_x_data_I_27/B  mag_test_data_0/un3_x_data_I_27/Y  mag_test_data_0/un3_x_data_I_28/A  mag_test_data_0/un3_x_data_I_28/Y  mag_test_data_0/mag_dat\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[41\]/CLK  mag_test_data_0/mag_dat\[41\]/Q  mag_test_data_0/un3_x_data_I_31/B  mag_test_data_0/un3_x_data_I_31/Y  mag_test_data_0/un3_x_data_I_32/A  mag_test_data_0/un3_x_data_I_32/Y  mag_test_data_0/mag_dat\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[57\]/CLK  mag_test_data_0/mag_dat\[57\]/Q  mag_test_data_0/un3_y_data_I_31/B  mag_test_data_0/un3_y_data_I_31/Y  mag_test_data_0/un3_y_data_I_32/A  mag_test_data_0/un3_y_data_I_32/Y  mag_test_data_0/mag_dat\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[73\]/CLK  mag_test_data_0/mag_dat\[73\]/Q  mag_test_data_0/un3_z_data_I_31/B  mag_test_data_0/un3_z_data_I_31/Y  mag_test_data_0/un3_z_data_I_32/A  mag_test_data_0/un3_z_data_I_32/Y  mag_test_data_0/mag_dat\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_12/B  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_23/B  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_17/B  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_26/B  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/read_cmd_RNO_1/B  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[22\]/CLK  spi_mode_config2_0/tx_ss_counter\[22\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO_0\[8\]/A  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[10\]/CLK  spi_mode_config2_0/tx_ss_counter\[10\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[4\]/CLK  spi_mode_config2_0/miso_high_counter\[4\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/A  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[5\]/CLK  geig_data_handling_0/geig_counts\[5\]/Q  geig_data_handling_0/geig_counts_RNO_0\[6\]/B  geig_data_handling_0/geig_counts_RNO_0\[6\]/Y  geig_data_handling_0/geig_counts_RNO\[6\]/A  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[8\]/CLK  geig_data_handling_0/geig_counts\[8\]/Q  geig_data_handling_0/geig_counts_RNO_0\[9\]/B  geig_data_handling_0/geig_counts_RNO_0\[9\]/Y  geig_data_handling_0/geig_counts_RNO\[9\]/A  geig_data_handling_0/geig_counts_RNO\[9\]/Y  geig_data_handling_0/geig_counts\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[2\]/A  i2c_interface2_0/wait_ctr_RNO_0\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/B  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNO/C  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/data_mode_RNO\[0\]/B  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[51\]/CLK  mag_test_data_0/mag_dat\[51\]/Q  mag_test_data_0/un3_y_data_I_11/A  mag_test_data_0/un3_y_data_I_11/Y  mag_test_data_0/un3_y_data_I_12/A  mag_test_data_0/un3_y_data_I_12/Y  mag_test_data_0/mag_dat\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_n9_0_o2/A  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/B  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[13\]/CLK  geig_data_handling_0/geig_counts\[13\]/Q  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/B  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIIVPL1\[10\]/B  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[34\]/CLK  mag_test_data_0/mag_dat\[34\]/Q  mag_test_data_0/un3_x_data_I_8/C  mag_test_data_0/un3_x_data_I_8/Y  mag_test_data_0/un3_x_data_I_9/A  mag_test_data_0/un3_x_data_I_9/Y  mag_test_data_0/mag_dat\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[37\]/CLK  mag_test_data_0/mag_dat\[37\]/Q  mag_test_data_0/un3_x_data_I_16/C  mag_test_data_0/un3_x_data_I_16/Y  mag_test_data_0/un3_x_data_I_17/A  mag_test_data_0/un3_x_data_I_17/Y  mag_test_data_0/mag_dat\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[54\]/CLK  mag_test_data_0/mag_dat\[54\]/Q  mag_test_data_0/un3_y_data_I_19/C  mag_test_data_0/un3_y_data_I_19/Y  mag_test_data_0/un3_y_data_I_20/A  mag_test_data_0/un3_y_data_I_20/Y  mag_test_data_0/mag_dat\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[42\]/CLK  mag_test_data_0/mag_dat\[42\]/Q  mag_test_data_0/un3_x_data_I_31/C  mag_test_data_0/un3_x_data_I_31/Y  mag_test_data_0/un3_x_data_I_32/A  mag_test_data_0/un3_x_data_I_32/Y  mag_test_data_0/mag_dat\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[60\]/CLK  mag_test_data_0/mag_dat\[60\]/Q  mag_test_data_0/un3_y_data_I_36/C  mag_test_data_0/un3_y_data_I_36/Y  mag_test_data_0/un3_y_data_I_37/A  mag_test_data_0/un3_y_data_I_37/Y  mag_test_data_0/mag_dat\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[76\]/CLK  mag_test_data_0/mag_dat\[76\]/Q  mag_test_data_0/un3_z_data_I_36/C  mag_test_data_0/un3_z_data_I_36/Y  mag_test_data_0/un3_z_data_I_37/A  mag_test_data_0/un3_z_data_I_37/Y  mag_test_data_0/mag_dat\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_6/A  mag_test_data_0/un3_z_data_I_6/Y  mag_test_data_0/un3_z_data_I_7/A  mag_test_data_0/un3_z_data_I_7/Y  mag_test_data_0/mag_dat\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_6/B  geig_data_handling_0/un2_min_counter_I_6/Y  geig_data_handling_0/un2_min_counter_I_7/A  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[14\]/CLK  geig_data_handling_0/geig_counts\[14\]/Q  geig_data_handling_0/geig_counts_RNO_0\[15\]/A  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/B  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[11\]/CLK  spi_mode_config2_0/miso_high_counter\[11\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/state_hold_RNO_0\[0\]/A  i2c_interface2_0/state_hold_RNO_0\[0\]/Y  i2c_interface2_0/state_hold_RNO\[0\]/B  i2c_interface2_0/state_hold_RNO\[0\]/Y  i2c_interface2_0/state_hold\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[35\]/CLK  mag_test_data_0/mag_dat\[35\]/Q  mag_test_data_0/un3_x_data_I_11/A  mag_test_data_0/un3_x_data_I_11/Y  mag_test_data_0/un3_x_data_I_12/A  mag_test_data_0/un3_x_data_I_12/Y  mag_test_data_0/mag_dat\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[67\]/CLK  mag_test_data_0/mag_dat\[67\]/Q  mag_test_data_0/un3_z_data_I_11/A  mag_test_data_0/un3_z_data_I_11/Y  mag_test_data_0/un3_z_data_I_12/A  mag_test_data_0/un3_z_data_I_12/Y  mag_test_data_0/mag_dat\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/sda_a_RNO_9/C  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/A  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[56\]/CLK  mag_test_data_0/mag_dat\[56\]/Q  mag_test_data_0/un3_y_data_I_27/B  mag_test_data_0/un3_y_data_I_27/Y  mag_test_data_0/un3_y_data_I_28/A  mag_test_data_0/un3_y_data_I_28/Y  mag_test_data_0/mag_dat\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[72\]/CLK  mag_test_data_0/mag_dat\[72\]/Q  mag_test_data_0/un3_z_data_I_27/B  mag_test_data_0/un3_z_data_I_27/Y  mag_test_data_0/un3_z_data_I_28/A  mag_test_data_0/un3_z_data_I_28/Y  mag_test_data_0/mag_dat\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/read_cmd_RNO_0/B  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/read_cycle/CLK  sram_interface_0/read_cycle/Q  sram_interface_0/read_counter_RNO_0\[1\]/B  sram_interface_0/read_counter_RNO_0\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/B  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[22\]/CLK  memory_controller_0/data_buffer\[22\]/Q  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/B  memory_controller_0/data_buffer_RNIKM4BU6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_6/A  mag_test_data_0/un3_x_data_I_6/Y  mag_test_data_0/un3_x_data_I_7/A  mag_test_data_0/un3_x_data_I_7/Y  mag_test_data_0/mag_dat\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[40\]/CLK  mag_test_data_0/mag_dat\[40\]/Q  mag_test_data_0/un3_x_data_I_25/A  mag_test_data_0/un3_x_data_I_25/Y  mag_test_data_0/un3_x_data_I_26/A  mag_test_data_0/un3_x_data_I_26/Y  mag_test_data_0/mag_dat\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_5/A  geig_data_handling_0/un2_min_counter_I_5/Y  geig_data_handling_0/min_counter_RNO\[1\]/A  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[2\]/B  i2c_interface2_0/wait_ctr_RNO_0\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/B  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[50\]/CLK  mag_test_data_0/mag_dat\[50\]/Q  mag_test_data_0/un3_y_data_I_8/C  mag_test_data_0/un3_y_data_I_8/Y  mag_test_data_0/un3_y_data_I_9/A  mag_test_data_0/un3_y_data_I_9/Y  mag_test_data_0/mag_dat\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[58\]/CLK  mag_test_data_0/mag_dat\[58\]/Q  mag_test_data_0/un3_y_data_I_31/C  mag_test_data_0/un3_y_data_I_31/Y  mag_test_data_0/un3_y_data_I_32/A  mag_test_data_0/un3_y_data_I_32/Y  mag_test_data_0/mag_dat\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[74\]/CLK  mag_test_data_0/mag_dat\[74\]/Q  mag_test_data_0/un3_z_data_I_31/C  mag_test_data_0/un3_z_data_I_31/Y  mag_test_data_0/un3_z_data_I_32/A  mag_test_data_0/un3_z_data_I_32/Y  mag_test_data_0/mag_dat\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[1\]/B  i2c_interface2_0/wait_ctr_RNO_0\[1\]/Y  i2c_interface2_0/wait_ctr_RNO\[1\]/B  i2c_interface2_0/wait_ctr_RNO\[1\]/Y  i2c_interface2_0/wait_ctr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/A  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_cycle_RNO/C  sram_interface_0/read_cycle_RNO/Y  sram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[32\]/CLK  mag_test_data_0/mag_dat\[32\]/Q  mag_test_data_0/un3_x_data_I_8/A  mag_test_data_0/un3_x_data_I_8/Y  mag_test_data_0/un3_x_data_I_9/A  mag_test_data_0/un3_x_data_I_9/Y  mag_test_data_0/mag_dat\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/C  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNO\[2\]/B  geig_data_handling_0/geig_counts_RNO\[2\]/Y  geig_data_handling_0/geig_counts\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[13\]/CLK  spi_mode_config2_0/tx_ss_counter\[13\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_8/A  mag_test_data_0/un3_y_data_I_8/Y  mag_test_data_0/un3_y_data_I_9/A  mag_test_data_0/un3_y_data_I_9/Y  mag_test_data_0/mag_dat\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[64\]/CLK  mag_test_data_0/mag_dat\[64\]/Q  mag_test_data_0/un3_z_data_I_8/A  mag_test_data_0/un3_z_data_I_8/Y  mag_test_data_0/un3_z_data_I_9/A  mag_test_data_0/un3_z_data_I_9/Y  mag_test_data_0/mag_dat\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/B  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[3\]/CLK  spi_mode_config2_0/rx_ss_counter\[3\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[32\]/CLK  memory_controller_0/data_buffer\[32\]/Q  memory_controller_0/data_buffer_RNIO95G69\[32\]/B  memory_controller_0/data_buffer_RNIO95G69\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[6\]/CLK  memory_controller_0/mag_buffer\[6\]/Q  memory_controller_0/mag_buffer_RNIT0K742\[6\]/A  memory_controller_0/mag_buffer_RNIT0K742\[6\]/Y  memory_controller_0/data_out_RNO\[6\]/A  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[6\]/CLK  memory_controller_0/mag_buffer\[6\]/Q  memory_controller_0/mag_buffer_RNIT0K742\[6\]/A  memory_controller_0/mag_buffer_RNIT0K742\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[1\]/CLK  orbit_control_0/cntr\[1\]/Q  orbit_control_0/cntr_RNO_0\[2\]/B  orbit_control_0/cntr_RNO_0\[2\]/Y  orbit_control_0/cntr_RNO\[2\]/B  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/B  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[56\]/CLK  mag_test_data_0/mag_dat\[56\]/Q  mag_test_data_0/un3_y_data_I_25/A  mag_test_data_0/un3_y_data_I_25/Y  mag_test_data_0/un3_y_data_I_26/A  mag_test_data_0/un3_y_data_I_26/Y  mag_test_data_0/mag_dat\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[72\]/CLK  mag_test_data_0/mag_dat\[72\]/Q  mag_test_data_0/un3_z_data_I_25/A  mag_test_data_0/un3_z_data_I_25/Y  mag_test_data_0/un3_z_data_I_26/A  mag_test_data_0/un3_z_data_I_26/Y  mag_test_data_0/mag_dat\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNO_0\[12\]/A  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/state_hold_RNO_0\[2\]/B  i2c_interface2_0/state_hold_RNO_0\[2\]/Y  i2c_interface2_0/state_hold_RNO\[2\]/B  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE/A  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/busy_hold_RNIR3MH75/A  memory_controller_0/busy_hold_RNIR3MH75/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[16\]/CLK  spi_mode_config2_0/tx_ss_counter\[16\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[17\]/CLK  spi_mode_config2_0/tx_ss_counter\[17\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/C  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_36/C  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_19/C  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/C  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[0\]/A  spi_mode_config2_0/poll_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_8/A  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[6\]/CLK  memory_controller_0/data_buffer\[6\]/Q  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/A  memory_controller_0/data_buffer_RNI6RT8L2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[4\]/CLK  mag_test_data_0/y_data\[4\]/Q  mag_test_data_0/un3_y_data_I_13/C  mag_test_data_0/un3_y_data_I_13/Y  mag_test_data_0/un3_y_data_I_14/A  mag_test_data_0/un3_y_data_I_14/Y  mag_test_data_0/mag_dat\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/A  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/A  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_0_0\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/ctr_a_RNO\[0\]/C  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/ctr_a_RNO\[1\]/C  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/ctr_a_RNO\[2\]/C  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[2\]/CLK  i2c_interface2_0/state_hold\[2\]/Q  i2c_interface2_0/scl_enable_RNO_1/C  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/idle_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/B  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/B  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_8/B  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/B  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/read_cmd_RNO_1/A  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_n4_0_x2/B  write_address_traversal_0/address_n4_0_x2/Y  write_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/un1_data_cntr_1_m9/B  i2c_interface2_0/un1_data_cntr_1_m9/Y  i2c_interface2_0/data_cntr_RNO\[0\]/A  i2c_interface2_0/data_cntr_RNO\[0\]/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/C  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[15\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[15\]/C  spi_mode_config2_0/miso_high_counter_RNO\[15\]/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/C  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_16/C  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_8/C  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_19/C  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/z_data\[6\]/CLK  mag_test_data_0/z_data\[6\]/Q  mag_test_data_0/un3_z_data_I_19/C  mag_test_data_0/un3_z_data_I_19/Y  mag_test_data_0/un3_z_data_I_20/A  mag_test_data_0/un3_z_data_I_20/Y  mag_test_data_0/mag_dat\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/C  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[8\]/A  i2c_interface2_0/wait_ctr_RNO_0\[8\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/C  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/un1_read_counter_2_I_10/A  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/A  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[5\]/A  i2c_interface2_0/wait_ctr_RNO_0\[5\]/Y  i2c_interface2_0/wait_ctr_RNO\[5\]/B  i2c_interface2_0/wait_ctr_RNO\[5\]/Y  i2c_interface2_0/wait_ctr\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_n3_0_x2/B  write_address_traversal_0/address_n3_0_x2/Y  write_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[7\]/CLK  spi_mode_config2_0/tx_ss_counter\[7\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNO\[2\]/B  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[1\]/CLK  mag_test_data_0/y_data\[1\]/Q  mag_test_data_0/un3_y_data_I_8/B  mag_test_data_0/un3_y_data_I_8/Y  mag_test_data_0/un3_y_data_I_9/A  mag_test_data_0/un3_y_data_I_9/Y  mag_test_data_0/mag_dat\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_40/B  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_43/B  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  write_address_traversal_0/chip_select_RNO/B  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[13\]/CLK  spi_mode_config2_0/tx_ss_counter\[13\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/A  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_6/A  geig_data_handling_0/un2_min_counter_I_6/Y  geig_data_handling_0/un2_min_counter_I_7/A  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNO\[0\]/A  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNO\[3\]/A  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNO\[3\]/A  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[35\]/CLK  mag_test_data_0/mag_dat\[35\]/Q  mag_test_data_0/un3_x_data_I_9/B  mag_test_data_0/un3_x_data_I_9/Y  mag_test_data_0/mag_dat\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[51\]/CLK  mag_test_data_0/mag_dat\[51\]/Q  mag_test_data_0/un3_y_data_I_9/B  mag_test_data_0/un3_y_data_I_9/Y  mag_test_data_0/mag_dat\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[67\]/CLK  mag_test_data_0/mag_dat\[67\]/Q  mag_test_data_0/un3_z_data_I_9/B  mag_test_data_0/un3_z_data_I_9/Y  mag_test_data_0/mag_dat\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[3\]/A  i2c_interface2_0/wait_ctr_RNO_0\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/B  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/un1_position_2_I_10/A  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[33\]/CLK  mag_test_data_0/mag_dat\[33\]/Q  mag_test_data_0/un3_x_data_I_5/B  mag_test_data_0/un3_x_data_I_5/Y  mag_test_data_0/mag_dat\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[65\]/CLK  mag_test_data_0/mag_dat\[65\]/Q  mag_test_data_0/un3_z_data_I_5/B  mag_test_data_0/un3_z_data_I_5/Y  mag_test_data_0/mag_dat\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[36\]/CLK  mag_test_data_0/mag_dat\[36\]/Q  mag_test_data_0/un3_x_data_I_12/B  mag_test_data_0/un3_x_data_I_12/Y  mag_test_data_0/mag_dat\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[40\]/CLK  mag_test_data_0/mag_dat\[40\]/Q  mag_test_data_0/un3_x_data_I_23/B  mag_test_data_0/un3_x_data_I_23/Y  mag_test_data_0/mag_dat\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[38\]/CLK  mag_test_data_0/mag_dat\[38\]/Q  mag_test_data_0/un3_x_data_I_17/B  mag_test_data_0/un3_x_data_I_17/Y  mag_test_data_0/mag_dat\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[41\]/CLK  mag_test_data_0/mag_dat\[41\]/Q  mag_test_data_0/un3_x_data_I_26/B  mag_test_data_0/un3_x_data_I_26/Y  mag_test_data_0/mag_dat\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[57\]/CLK  mag_test_data_0/mag_dat\[57\]/Q  mag_test_data_0/un3_y_data_I_26/B  mag_test_data_0/un3_y_data_I_26/Y  mag_test_data_0/mag_dat\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[73\]/CLK  mag_test_data_0/mag_dat\[73\]/Q  mag_test_data_0/un3_z_data_I_26/B  mag_test_data_0/un3_z_data_I_26/Y  mag_test_data_0/mag_dat\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[44\]/CLK  mag_test_data_0/mag_dat\[44\]/Q  mag_test_data_0/un3_x_data_I_35/B  mag_test_data_0/un3_x_data_I_35/Y  mag_test_data_0/mag_dat\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/B  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[1\]/CLK  mag_test_data_0/y_data\[1\]/Q  mag_test_data_0/un3_y_data_I_6/A  mag_test_data_0/un3_y_data_I_6/Y  mag_test_data_0/un3_y_data_I_7/A  mag_test_data_0/un3_y_data_I_7/Y  mag_test_data_0/mag_dat\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNO/B  spi_mode_config2_0/read_tracker_RNO/Y  spi_mode_config2_0/read_tracker/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/B  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[3\]/CLK  i2c_interface2_0/state_a_0\[3\]/Q  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[14\]/A  i2c_interface2_0/wait_ctr_RNO_0\[14\]/Y  i2c_interface2_0/wait_ctr_RNO\[14\]/A  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[4\]/C  i2c_interface2_0/wait_ctr_RNO_0\[4\]/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/B  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNO\[7\]/A  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO\[19\]/A  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO\[17\]/A  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNO\[6\]/B  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[34\]/CLK  mag_test_data_0/mag_dat\[34\]/Q  mag_test_data_0/un3_x_data_I_7/B  mag_test_data_0/un3_x_data_I_7/Y  mag_test_data_0/mag_dat\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[37\]/CLK  mag_test_data_0/mag_dat\[37\]/Q  mag_test_data_0/un3_x_data_I_14/B  mag_test_data_0/un3_x_data_I_14/Y  mag_test_data_0/mag_dat\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[68\]/CLK  mag_test_data_0/mag_dat\[68\]/Q  mag_test_data_0/un3_z_data_I_12/B  mag_test_data_0/un3_z_data_I_12/Y  mag_test_data_0/mag_dat\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[56\]/CLK  mag_test_data_0/mag_dat\[56\]/Q  mag_test_data_0/un3_y_data_I_23/B  mag_test_data_0/un3_y_data_I_23/Y  mag_test_data_0/mag_dat\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[72\]/CLK  mag_test_data_0/mag_dat\[72\]/Q  mag_test_data_0/un3_z_data_I_23/B  mag_test_data_0/un3_z_data_I_23/Y  mag_test_data_0/mag_dat\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[39\]/CLK  mag_test_data_0/mag_dat\[39\]/Q  mag_test_data_0/un3_x_data_I_20/B  mag_test_data_0/un3_x_data_I_20/Y  mag_test_data_0/mag_dat\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[55\]/CLK  mag_test_data_0/mag_dat\[55\]/Q  mag_test_data_0/un3_y_data_I_20/B  mag_test_data_0/un3_y_data_I_20/Y  mag_test_data_0/mag_dat\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[71\]/CLK  mag_test_data_0/mag_dat\[71\]/Q  mag_test_data_0/un3_z_data_I_20/B  mag_test_data_0/un3_z_data_I_20/Y  mag_test_data_0/mag_dat\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO\[18\]/B  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[54\]/CLK  mag_test_data_0/mag_dat\[54\]/Q  mag_test_data_0/un3_y_data_I_17/B  mag_test_data_0/un3_y_data_I_17/Y  mag_test_data_0/mag_dat\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO\[16\]/B  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[42\]/CLK  mag_test_data_0/mag_dat\[42\]/Q  mag_test_data_0/un3_x_data_I_28/B  mag_test_data_0/un3_x_data_I_28/Y  mag_test_data_0/mag_dat\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[45\]/CLK  mag_test_data_0/mag_dat\[45\]/Q  mag_test_data_0/un3_x_data_I_37/B  mag_test_data_0/un3_x_data_I_37/Y  mag_test_data_0/mag_dat\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[61\]/CLK  mag_test_data_0/mag_dat\[61\]/Q  mag_test_data_0/un3_y_data_I_37/B  mag_test_data_0/un3_y_data_I_37/Y  mag_test_data_0/mag_dat\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[77\]/CLK  mag_test_data_0/mag_dat\[77\]/Q  mag_test_data_0/un3_z_data_I_37/B  mag_test_data_0/un3_z_data_I_37/Y  mag_test_data_0/mag_dat\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[60\]/CLK  mag_test_data_0/mag_dat\[60\]/Q  mag_test_data_0/un3_y_data_I_35/B  mag_test_data_0/un3_y_data_I_35/Y  mag_test_data_0/mag_dat\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[76\]/CLK  mag_test_data_0/mag_dat\[76\]/Q  mag_test_data_0/un3_z_data_I_35/B  mag_test_data_0/un3_z_data_I_35/Y  mag_test_data_0/mag_dat\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/idle_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[18\]/CLK  spi_mode_config2_0/tx_ss_counter\[18\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/z_data\[5\]/CLK  mag_test_data_0/z_data\[5\]/Q  mag_test_data_0/un3_z_data_I_16/C  mag_test_data_0/un3_z_data_I_16/Y  mag_test_data_0/un3_z_data_I_17/A  mag_test_data_0/un3_z_data_I_17/Y  mag_test_data_0/mag_dat\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[5\]/CLK  spi_mode_config2_0/miso_high_counter\[5\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/A  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_n5_0_x2/B  write_address_traversal_0/address_n5_0_x2/Y  write_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_n2_0_x2/B  write_address_traversal_0/address_n2_0_x2/Y  write_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNO_1\[8\]/A  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n4_0_x2/B  read_address_traversal_0/address_n4_0_x2/Y  read_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[6\]/C  i2c_interface2_0/wait_ctr_RNO_0\[6\]/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/B  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[1\]/A  i2c_interface2_0/wait_ctr_RNO_0\[1\]/Y  i2c_interface2_0/wait_ctr_RNO\[1\]/B  i2c_interface2_0/wait_ctr_RNO\[1\]/Y  i2c_interface2_0/wait_ctr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[17\]/CLK  read_address_traversal_0/address\[17\]/Q  read_address_traversal_0/chip_select_RNO/A  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/A  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNO\[4\]/A  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNO\[9\]/A  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNO\[11\]/A  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO\[21\]/A  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[13\]/CLK  spi_mode_config2_0/miso_high_counter\[13\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/C  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNO\[1\]/B  timestamp_0/TIMESTAMP_RNO\[1\]/Y  timestamp_0/TIMESTAMP\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNO\[3\]/B  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNO\[8\]/B  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNO\[10\]/B  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNO\[5\]/B  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_9/B  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_9/B  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[50\]/CLK  mag_test_data_0/mag_dat\[50\]/Q  mag_test_data_0/un3_y_data_I_7/B  mag_test_data_0/un3_y_data_I_7/Y  mag_test_data_0/mag_dat\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[43\]/CLK  mag_test_data_0/mag_dat\[43\]/Q  mag_test_data_0/un3_x_data_I_32/B  mag_test_data_0/un3_x_data_I_32/Y  mag_test_data_0/mag_dat\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[59\]/CLK  mag_test_data_0/mag_dat\[59\]/Q  mag_test_data_0/un3_y_data_I_32/B  mag_test_data_0/un3_y_data_I_32/Y  mag_test_data_0/mag_dat\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[75\]/CLK  mag_test_data_0/mag_dat\[75\]/Q  mag_test_data_0/un3_z_data_I_32/B  mag_test_data_0/un3_z_data_I_32/Y  mag_test_data_0/mag_dat\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[58\]/CLK  mag_test_data_0/mag_dat\[58\]/Q  mag_test_data_0/un3_y_data_I_28/B  mag_test_data_0/un3_y_data_I_28/Y  mag_test_data_0/mag_dat\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[74\]/CLK  mag_test_data_0/mag_dat\[74\]/Q  mag_test_data_0/un3_z_data_I_28/B  mag_test_data_0/un3_z_data_I_28/Y  mag_test_data_0/mag_dat\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO\[20\]/B  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[46\]/CLK  mag_test_data_0/mag_dat\[46\]/Q  mag_test_data_0/un3_x_data_I_40/B  mag_test_data_0/un3_x_data_I_40/Y  mag_test_data_0/mag_dat\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO\[2\]/A  spi_mode_config2_0/rst_cntr_RNO\[2\]/Y  spi_mode_config2_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/z_data\[2\]/CLK  mag_test_data_0/z_data\[2\]/Q  mag_test_data_0/un3_z_data_I_8/C  mag_test_data_0/un3_z_data_I_8/Y  mag_test_data_0/un3_z_data_I_9/A  mag_test_data_0/un3_z_data_I_9/Y  mag_test_data_0/mag_dat\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[5\]/CLK  mag_test_data_0/y_data\[5\]/Q  mag_test_data_0/un3_y_data_I_16/C  mag_test_data_0/un3_y_data_I_16/Y  mag_test_data_0/un3_y_data_I_17/A  mag_test_data_0/un3_y_data_I_17/Y  mag_test_data_0/mag_dat\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[15\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_45/C  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/un1_data_cntr_1_m4/A  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  write_address_traversal_0/address_n1_0_x2/B  write_address_traversal_0/address_n1_0_x2/Y  write_address_traversal_0/address\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n3_0_x2/B  read_address_traversal_0/address_n3_0_x2/Y  read_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO\[1\]/B  spi_mode_config2_0/rst_cntr_RNO\[1\]/Y  spi_mode_config2_0/rst_cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNO\[1\]/B  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[11\]/C  i2c_interface2_0/wait_ctr_RNO_0\[11\]/Y  i2c_interface2_0/wait_ctr_RNO\[11\]/B  i2c_interface2_0/wait_ctr_RNO\[11\]/Y  i2c_interface2_0/wait_ctr\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[15\]/C  i2c_interface2_0/wait_ctr_RNO_0\[15\]/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/B  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/A  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNO/C  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_8/A  read_buffer_0/un1_position_2_I_8/Y  read_buffer_0/position\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[1\]/CLK  spi_mode_config2_0/rx_ss_counter\[1\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_1\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[6\]/S  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[7\]/S  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[5\]/S  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[0\]/S  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[1\]/S  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[2\]/S  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[3\]/S  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[4\]/S  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/C  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNO\[1\]/B  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[6\]/CLK  spi_mode_config2_0/miso_high_counter\[6\]/Q  spi_mode_config2_0/miso_high_counter_RNO\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/enable_buffer\[0\]/CLK  orbit_control_0/enable_buffer\[0\]/Q  orbit_control_0/enable_buffer_RNIL2GO\[0\]/A  orbit_control_0/enable_buffer_RNIL2GO\[0\]/Y  orbit_control_0/tx_enable_reg_RNO/C  orbit_control_0/tx_enable_reg_RNO/Y  orbit_control_0/tx_enable_reg/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[14\]/B  i2c_interface2_0/wait_ctr_RNO_0\[14\]/Y  i2c_interface2_0/wait_ctr_RNO\[14\]/A  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_cycle/CLK  sram_interface_0/read_cycle/Q  sram_interface_0/read_cycle_RNO/B  sram_interface_0/read_cycle_RNO/Y  sram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_n2_0_x2/B  read_address_traversal_0/address_n2_0_x2/Y  read_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_n5_0_x2/B  read_address_traversal_0/address_n5_0_x2/Y  read_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/un1_write_count_4_I_14/A  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_4_I_9/A  memory_controller_0/un1_write_count_4_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNO\[13\]/A  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[21\]/CLK  spi_mode_config2_0/tx_ss_counter\[21\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[47\]/CLK  mag_test_data_0/mag_dat\[47\]/Q  mag_test_data_0/un3_x_data_I_43/B  mag_test_data_0/un3_x_data_I_43/Y  mag_test_data_0/mag_dat\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[63\]/CLK  mag_test_data_0/mag_dat\[63\]/Q  mag_test_data_0/un3_y_data_I_43/B  mag_test_data_0/un3_y_data_I_43/Y  mag_test_data_0/mag_dat\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[79\]/CLK  mag_test_data_0/mag_dat\[79\]/Q  mag_test_data_0/un3_z_data_I_43/B  mag_test_data_0/un3_z_data_I_43/Y  mag_test_data_0/mag_dat\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_5/B  clock_div_1MHZ_10HZ_0/un5_counter_I_5/Y  clock_div_1MHZ_10HZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_35/B  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[62\]/CLK  mag_test_data_0/mag_dat\[62\]/Q  mag_test_data_0/un3_y_data_I_40/B  mag_test_data_0/un3_y_data_I_40/Y  mag_test_data_0/mag_dat\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[78\]/CLK  mag_test_data_0/mag_dat\[78\]/Q  mag_test_data_0/un3_z_data_I_40/B  mag_test_data_0/un3_z_data_I_40/Y  mag_test_data_0/mag_dat\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[1\]/CLK  mag_test_data_0/y_data\[1\]/Q  mag_test_data_0/un3_y_data_I_5/B  mag_test_data_0/un3_y_data_I_5/Y  mag_test_data_0/mag_dat\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[4\]/CLK  mag_test_data_0/y_data\[4\]/Q  mag_test_data_0/un3_y_data_I_12/B  mag_test_data_0/un3_y_data_I_12/Y  mag_test_data_0/mag_dat\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/z_data\[6\]/CLK  mag_test_data_0/z_data\[6\]/Q  mag_test_data_0/un3_z_data_I_17/B  mag_test_data_0/un3_z_data_I_17/Y  mag_test_data_0/mag_dat\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/y_data\[1\]/CLK  mag_test_data_0/y_data\[1\]/Q  mag_test_data_0/un3_y_data_I_5/B  mag_test_data_0/un3_y_data_I_5/Y  mag_test_data_0/y_data\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/z_data\[6\]/CLK  mag_test_data_0/z_data\[6\]/Q  mag_test_data_0/un3_z_data_I_17/B  mag_test_data_0/un3_z_data_I_17/Y  mag_test_data_0/z_data\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNO_0\[1\]/A  spi_mode_config2_0/read_data_RNO_0\[1\]/Y  spi_mode_config2_0/read_data_RNO\[1\]/A  spi_mode_config2_0/read_data_RNO\[1\]/Y  spi_mode_config2_0/read_data\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[5\]/CLK  spi_mode_config2_0/read_data\[5\]/Q  spi_mode_config2_0/read_data_RNO_0\[5\]/A  spi_mode_config2_0/read_data_RNO_0\[5\]/Y  spi_mode_config2_0/read_data_RNO\[5\]/A  spi_mode_config2_0/read_data_RNO\[5\]/Y  spi_mode_config2_0/read_data\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[0\]/CLK  spi_mode_config2_0/read_data\[0\]/Q  spi_mode_config2_0/read_data_RNO_0\[0\]/A  spi_mode_config2_0/read_data_RNO_0\[0\]/Y  spi_mode_config2_0/read_data_RNO\[0\]/A  spi_mode_config2_0/read_data_RNO\[0\]/Y  spi_mode_config2_0/read_data\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[3\]/CLK  spi_mode_config2_0/read_data\[3\]/Q  spi_mode_config2_0/read_data_RNO_0\[3\]/A  spi_mode_config2_0/read_data_RNO_0\[3\]/Y  spi_mode_config2_0/read_data_RNO\[3\]/A  spi_mode_config2_0/read_data_RNO\[3\]/Y  spi_mode_config2_0/read_data\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[2\]/CLK  spi_mode_config2_0/read_data\[2\]/Q  spi_mode_config2_0/read_data_RNO_0\[2\]/A  spi_mode_config2_0/read_data_RNO_0\[2\]/Y  spi_mode_config2_0/read_data_RNO\[2\]/A  spi_mode_config2_0/read_data_RNO\[2\]/Y  spi_mode_config2_0/read_data\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[14\]/CLK  spi_mode_config2_0/miso_high_counter\[14\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNO\[1\]/A  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNO\[6\]/B  spi_mode_config2_0/rst_cntr_RNO\[6\]/Y  spi_mode_config2_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNO\[4\]/B  spi_mode_config2_0/rst_cntr_RNO\[4\]/Y  spi_mode_config2_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/C  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[3\]/CLK  spi_mode_config2_0/poll_interupt_counter\[3\]/Q  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/C  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[8\]/CLK  geig_data_handling_0/min_counter\[8\]/Q  geig_data_handling_0/un2_min_counter_I_25/A  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[13\]/C  i2c_interface2_0/wait_ctr_RNO_0\[13\]/Y  i2c_interface2_0/wait_ctr_RNO\[13\]/B  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_n15_0_o2/A  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNO\[6\]/B  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO\[1\]/B  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n1_0_x2/B  read_address_traversal_0/address_n1_0_x2/Y  read_address_traversal_0/address\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNO\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[8\]/C  i2c_interface2_0/wait_ctr_RNO_0\[8\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/C  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNO\[5\]/B  spi_mode_config2_0/rst_cntr_RNO\[5\]/Y  spi_mode_config2_0/rst_cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNO\[3\]/B  spi_mode_config2_0/rst_cntr_RNO\[3\]/Y  spi_mode_config2_0/rst_cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_7/B  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_14/B  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_20/B  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_7/B  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_17/B  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_28/B  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_37/B  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[10\]/C  i2c_interface2_0/wait_ctr_RNO_0\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[2\]/CLK  spi_mode_config2_0/poll_interupt_counter\[2\]/Q  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_exit_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[1\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_exit_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[3\]/CLK  i2c_interface2_0/data_cntr\[3\]/Q  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/A  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/Y  i2c_interface2_0/data_cntr_RNO\[3\]/B  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNO\[2\]/B  spi_mode_config2_0/rst_cntr_RNO\[2\]/Y  spi_mode_config2_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNO_0\[0\]/A  spi_mode_config2_0/miso_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO\[7\]/B  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_RNO\[14\]/A  write_address_traversal_0/address_RNO\[14\]/Y  write_address_traversal_0/address\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[6\]/CLK  spi_mode_config2_0/read_data\[6\]/Q  spi_mode_config2_0/read_data_RNO_0\[6\]/A  spi_mode_config2_0/read_data_RNO_0\[6\]/Y  spi_mode_config2_0/read_data_RNO\[6\]/A  spi_mode_config2_0/read_data_RNO\[6\]/Y  spi_mode_config2_0/read_data\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[4\]/CLK  spi_mode_config2_0/read_data\[4\]/Q  spi_mode_config2_0/read_data_RNO_0\[4\]/A  spi_mode_config2_0/read_data_RNO_0\[4\]/Y  spi_mode_config2_0/read_data_RNO\[4\]/A  spi_mode_config2_0/read_data_RNO\[4\]/Y  spi_mode_config2_0/read_data\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[65\]/CLK  memory_controller_0/data_buffer\[65\]/Q  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/B  memory_controller_0/data_buffer_RNIS5OAU6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[67\]/CLK  memory_controller_0/data_buffer\[67\]/Q  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/B  memory_controller_0/data_buffer_RNI4EOAU6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[69\]/CLK  memory_controller_0/data_buffer\[69\]/Q  memory_controller_0/data_buffer_RNICMOAU6\[69\]/B  memory_controller_0/data_buffer_RNICMOAU6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[71\]/CLK  memory_controller_0/data_buffer\[71\]/Q  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/B  memory_controller_0/data_buffer_RNIGTRAU6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[73\]/CLK  memory_controller_0/data_buffer\[73\]/Q  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/B  memory_controller_0/data_buffer_RNIQVHAT6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[75\]/CLK  memory_controller_0/data_buffer\[75\]/Q  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/B  memory_controller_0/data_buffer_RNI0ESAU6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[77\]/CLK  memory_controller_0/data_buffer\[77\]/Q  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/B  memory_controller_0/data_buffer_RNI8MSAU6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[79\]/CLK  memory_controller_0/data_buffer\[79\]/Q  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/B  memory_controller_0/data_buffer_RNIGUSAU6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_5/A  mag_test_data_0/un3_y_data_I_5/Y  mag_test_data_0/mag_dat\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  read_address_traversal_0/address_n16_0_o2/A  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[32\]/CLK  mag_test_data_0/mag_dat\[32\]/Q  mag_test_data_0/un3_x_data_I_4/A  mag_test_data_0/un3_x_data_I_4/Y  mag_test_data_0/mag_dat\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_RNO\[13\]/A  write_address_traversal_0/address_RNO\[13\]/Y  write_address_traversal_0/address\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  write_address_traversal_0/address_RNO\[15\]/A  write_address_traversal_0/address_RNO\[15\]/Y  write_address_traversal_0/address\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[61\]/CLK  memory_controller_0/data_buffer\[61\]/Q  memory_controller_0/data_buffer_RNICLNAU6\[61\]/B  memory_controller_0/data_buffer_RNICLNAU6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[32\]/CLK  mag_test_data_0/mag_dat\[32\]/Q  mag_test_data_0/un3_x_data_I_5/A  mag_test_data_0/un3_x_data_I_5/Y  mag_test_data_0/mag_dat\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNO\[8\]/B  spi_mode_config2_0/rst_cntr_RNO\[8\]/Y  spi_mode_config2_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  write_address_traversal_0/address_n12_0/A  write_address_traversal_0/address_n12_0/Y  write_address_traversal_0/address\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  write_address_traversal_0/address_n16_0/C  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  write_address_traversal_0/address_n17_0/A  write_address_traversal_0/address_n17_0/Y  write_address_traversal_0/address\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[48\]/CLK  mag_test_data_0/mag_dat\[48\]/Q  mag_test_data_0/un3_y_data_I_4/A  mag_test_data_0/un3_y_data_I_4/Y  mag_test_data_0/mag_dat\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[64\]/CLK  mag_test_data_0/mag_dat\[64\]/Q  mag_test_data_0/un3_z_data_I_4/A  mag_test_data_0/un3_z_data_I_4/Y  mag_test_data_0/mag_dat\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[1\]/CLK  spi_mode_config2_0/tx_exit_counter\[1\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_exit_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_n6_0_o2/A  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[2\]/CLK  i2c_interface2_0/wait_ctr\[2\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[2\]/C  i2c_interface2_0/wait_ctr_RNO_0\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/B  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[0\]/CLK  memory_controller_0/data_buffer\[0\]/Q  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/B  memory_controller_0/data_buffer_RNIMKFCT6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[1\]/CLK  memory_controller_0/data_buffer\[1\]/Q  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/B  memory_controller_0/data_buffer_RNI1SR4P4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[2\]/CLK  memory_controller_0/data_buffer\[2\]/Q  memory_controller_0/data_buffer_RNISQFCT6\[2\]/B  memory_controller_0/data_buffer_RNISQFCT6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[3\]/CLK  memory_controller_0/data_buffer\[3\]/Q  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/B  memory_controller_0/data_buffer_RNI5IC2R6\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[8\]/CLK  memory_controller_0/data_buffer\[8\]/Q  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/B  memory_controller_0/data_buffer_RNIOVQCU6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[9\]/CLK  memory_controller_0/data_buffer\[9\]/Q  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/B  memory_controller_0/data_buffer_RNIT4RCU6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[10\]/CLK  memory_controller_0/data_buffer\[10\]/Q  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/B  memory_controller_0/data_buffer_RNI7SKAT6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[11\]/CLK  memory_controller_0/data_buffer\[11\]/Q  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/B  memory_controller_0/data_buffer_RNIA7VAU6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[12\]/CLK  memory_controller_0/data_buffer\[12\]/Q  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/B  memory_controller_0/data_buffer_RNIH6LAT6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[13\]/CLK  memory_controller_0/data_buffer\[13\]/Q  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/B  memory_controller_0/data_buffer_RNIKHVAU6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[14\]/CLK  memory_controller_0/data_buffer\[14\]/Q  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/B  memory_controller_0/data_buffer_RNIRGLAT6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[15\]/CLK  memory_controller_0/data_buffer\[15\]/Q  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/B  memory_controller_0/data_buffer_RNI0MLAT6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[16\]/CLK  memory_controller_0/data_buffer\[16\]/Q  memory_controller_0/data_buffer_RNI310BU6\[16\]/B  memory_controller_0/data_buffer_RNI310BU6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[17\]/CLK  memory_controller_0/data_buffer\[17\]/Q  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/B  memory_controller_0/data_buffer_RNIA0MAT6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[18\]/CLK  memory_controller_0/data_buffer\[18\]/Q  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/B  memory_controller_0/data_buffer_RNIF5MAT6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[19\]/CLK  memory_controller_0/data_buffer\[19\]/Q  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/B  memory_controller_0/data_buffer_RNIKAMAT6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[20\]/CLK  memory_controller_0/data_buffer\[20\]/Q  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/B  memory_controller_0/data_buffer_RNIAC4BU6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[21\]/CLK  memory_controller_0/data_buffer\[21\]/Q  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/B  memory_controller_0/data_buffer_RNIFH4BU6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[23\]/CLK  memory_controller_0/data_buffer\[23\]/Q  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/B  memory_controller_0/data_buffer_RNIPR4BU6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[24\]/CLK  memory_controller_0/data_buffer\[24\]/Q  memory_controller_0/data_buffer_RNIU05BU6\[24\]/B  memory_controller_0/data_buffer_RNIU05BU6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[25\]/CLK  memory_controller_0/data_buffer\[25\]/Q  memory_controller_0/data_buffer_RNI365BU6\[25\]/B  memory_controller_0/data_buffer_RNI365BU6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[26\]/CLK  memory_controller_0/data_buffer\[26\]/Q  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/B  memory_controller_0/data_buffer_RNI8B5BU6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[27\]/CLK  memory_controller_0/data_buffer\[27\]/Q  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/B  memory_controller_0/data_buffer_RNIDG5BU6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[28\]/CLK  memory_controller_0/data_buffer\[28\]/Q  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/B  memory_controller_0/data_buffer_RNIIL5BU6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[29\]/CLK  memory_controller_0/data_buffer\[29\]/Q  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/B  memory_controller_0/data_buffer_RNINQ5BU6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[30\]/CLK  memory_controller_0/data_buffer\[30\]/Q  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/B  memory_controller_0/data_buffer_RNIFM9BU6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[31\]/CLK  memory_controller_0/data_buffer\[31\]/Q  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/B  memory_controller_0/data_buffer_RNIKR9BU6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[33\]/CLK  memory_controller_0/data_buffer\[33\]/Q  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/B  memory_controller_0/data_buffer_RNIU5ABU6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[35\]/CLK  memory_controller_0/data_buffer\[35\]/Q  memory_controller_0/data_buffer_RNI8GABU6\[35\]/B  memory_controller_0/data_buffer_RNI8GABU6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[37\]/CLK  memory_controller_0/data_buffer\[37\]/Q  memory_controller_0/data_buffer_RNIIQABU6\[37\]/B  memory_controller_0/data_buffer_RNIIQABU6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[39\]/CLK  memory_controller_0/data_buffer\[39\]/Q  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/B  memory_controller_0/data_buffer_RNIUU0BT6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[41\]/CLK  memory_controller_0/data_buffer\[41\]/Q  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/B  memory_controller_0/data_buffer_RNIP5FBU6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[43\]/CLK  memory_controller_0/data_buffer\[43\]/Q  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/B  memory_controller_0/data_buffer_RNI3GFBU6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[45\]/CLK  memory_controller_0/data_buffer\[45\]/Q  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/B  memory_controller_0/data_buffer_RNIFK5BT6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[47\]/CLK  memory_controller_0/data_buffer\[47\]/Q  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/B  memory_controller_0/data_buffer_RNIN4GBU6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[49\]/CLK  memory_controller_0/data_buffer\[49\]/Q  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/B  memory_controller_0/data_buffer_RNI2HMAU6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[51\]/CLK  memory_controller_0/data_buffer\[51\]/Q  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/B  memory_controller_0/data_buffer_RNI8DJAU6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[53\]/CLK  memory_controller_0/data_buffer\[53\]/Q  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/B  memory_controller_0/data_buffer_RNIGLJAU6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[55\]/CLK  memory_controller_0/data_buffer\[55\]/Q  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/B  memory_controller_0/data_buffer_RNIQN9AT6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[57\]/CLK  memory_controller_0/data_buffer\[57\]/Q  memory_controller_0/data_buffer_RNI06KAU6\[57\]/B  memory_controller_0/data_buffer_RNI06KAU6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[59\]/CLK  memory_controller_0/data_buffer\[59\]/Q  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/B  memory_controller_0/data_buffer_RNI8EKAU6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[63\]/CLK  memory_controller_0/data_buffer\[63\]/Q  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/B  memory_controller_0/data_buffer_RNIKTNAU6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[15\]/CLK  geig_data_handling_0/geig_counts\[15\]/Q  geig_data_handling_0/geig_counts_RNO_1\[15\]/A  geig_data_handling_0/geig_counts_RNO_1\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNO\[5\]/B  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNO\[4\]/B  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT mag_test_data_0/mag_dat\[64\]/CLK  mag_test_data_0/mag_dat\[64\]/Q  mag_test_data_0/un3_z_data_I_5/A  mag_test_data_0/un3_z_data_I_5/Y  mag_test_data_0/mag_dat\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[4\]/CLK  memory_controller_0/data_buffer\[4\]/Q  memory_controller_0/data_buffer_RNO_0\[4\]/A  memory_controller_0/data_buffer_RNO_0\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/C  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[5\]/CLK  memory_controller_0/data_buffer\[5\]/Q  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[7\]/CLK  memory_controller_0/data_buffer\[7\]/Q  memory_controller_0/data_buffer_RNO_0\[7\]/A  memory_controller_0/data_buffer_RNO_0\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/C  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNO\[7\]/B  spi_mode_config2_0/rst_cntr_RNO\[7\]/Y  spi_mode_config2_0/rst_cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNO\[7\]/B  i2c_interface2_0/wait_ctr_RNO\[7\]/Y  i2c_interface2_0/wait_ctr\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/wait_ctr_RNO\[16\]/B  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNO\[1\]/B  spi_mode_config2_0/miso_high_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_high_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNO\[6\]/B  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNO\[7\]/B  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

  )
)
)
