multiline_comment|/*&n; * arch/sh/drivers/dma/dma-sh.c&n; *&n; * SuperH On-chip DMAC Support&n; *&n; * Copyright (C) 2000 Takashi YOSHII&n; * Copyright (C) 2003, 2004 Paul Mundt&n; *&n; * This file is subject to the terms and conditions of the GNU General Public&n; * License.  See the file &quot;COPYING&quot; in the main directory of this archive&n; * for more details.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;asm/signal.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &quot;dma-sh.h&quot;
multiline_comment|/*&n; * The SuperH DMAC supports a number of transmit sizes, we list them here,&n; * with their respective values as they appear in the CHCR registers.&n; *&n; * Defaults to a 64-bit transfer size.&n; */
r_enum
(brace
DECL|enumerator|XMIT_SZ_64BIT
id|XMIT_SZ_64BIT
comma
DECL|enumerator|XMIT_SZ_8BIT
id|XMIT_SZ_8BIT
comma
DECL|enumerator|XMIT_SZ_16BIT
id|XMIT_SZ_16BIT
comma
DECL|enumerator|XMIT_SZ_32BIT
id|XMIT_SZ_32BIT
comma
DECL|enumerator|XMIT_SZ_256BIT
id|XMIT_SZ_256BIT
comma
)brace
suffix:semicolon
multiline_comment|/*&n; * The DMA count is defined as the number of bytes to transfer.&n; */
DECL|variable|ts_shift
r_static
r_int
r_int
id|ts_shift
(braket
)braket
op_assign
(brace
(braket
id|XMIT_SZ_64BIT
)braket
op_assign
l_int|3
comma
(braket
id|XMIT_SZ_8BIT
)braket
op_assign
l_int|0
comma
(braket
id|XMIT_SZ_16BIT
)braket
op_assign
l_int|1
comma
(braket
id|XMIT_SZ_32BIT
)braket
op_assign
l_int|2
comma
(braket
id|XMIT_SZ_256BIT
)braket
op_assign
l_int|5
comma
)brace
suffix:semicolon
DECL|function|get_dmte_irq
r_static
r_inline
r_int
r_int
id|get_dmte_irq
c_func
(paren
r_int
r_int
id|chan
)paren
(brace
r_int
r_int
id|irq
suffix:semicolon
multiline_comment|/*&n;&t; * Normally we could just do DMTE0_IRQ + chan outright, though in the&n;&t; * case of the 7751R, the DMTE IRQs for channels &gt; 4 start right above&n;&t; * the SCIF&n;&t; */
r_if
c_cond
(paren
id|chan
OL
l_int|4
)paren
(brace
id|irq
op_assign
id|DMTE0_IRQ
op_plus
id|chan
suffix:semicolon
)brace
r_else
(brace
id|irq
op_assign
id|DMTE4_IRQ
op_plus
id|chan
op_minus
l_int|4
suffix:semicolon
)brace
r_return
id|irq
suffix:semicolon
)brace
multiline_comment|/*&n; * We determine the correct shift size based off of the CHCR transmit size&n; * for the given channel. Since we know that it will take:&n; *&n; *&t;info-&gt;count &gt;&gt; ts_shift[transmit_size]&n; *&n; * iterations to complete the transfer.&n; */
DECL|function|calc_xmit_shift
r_static
r_inline
r_int
r_int
id|calc_xmit_shift
c_func
(paren
r_struct
id|dma_channel
op_star
id|chan
)paren
(brace
id|u32
id|chcr
op_assign
id|ctrl_inl
c_func
(paren
id|CHCR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
id|chcr
op_rshift_assign
l_int|4
suffix:semicolon
r_return
id|ts_shift
(braket
id|chcr
op_amp
l_int|0x0007
)braket
suffix:semicolon
)brace
multiline_comment|/*&n; * The transfer end interrupt must read the chcr register to end the&n; * hardware interrupt active condition.&n; * Besides that it needs to waken any waiting process, which should handle&n; * setting up the next transfer.&n; */
DECL|function|dma_tei
r_static
id|irqreturn_t
id|dma_tei
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|dma_channel
op_star
id|chan
op_assign
(paren
r_struct
id|dma_channel
op_star
)paren
id|dev_id
suffix:semicolon
id|u32
id|chcr
suffix:semicolon
id|chcr
op_assign
id|ctrl_inl
c_func
(paren
id|CHCR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|chcr
op_amp
id|CHCR_TE
)paren
)paren
r_return
id|IRQ_NONE
suffix:semicolon
id|chcr
op_and_assign
op_complement
(paren
id|CHCR_IE
op_or
id|CHCR_DE
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|chcr
comma
id|CHCR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
id|wake_up
c_func
(paren
op_amp
id|chan-&gt;wait_queue
)paren
suffix:semicolon
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
DECL|function|sh_dmac_request_dma
r_static
r_int
id|sh_dmac_request_dma
c_func
(paren
r_struct
id|dma_channel
op_star
id|chan
)paren
(brace
r_return
id|request_irq
c_func
(paren
id|get_dmte_irq
c_func
(paren
id|chan-&gt;chan
)paren
comma
id|dma_tei
comma
id|SA_INTERRUPT
comma
l_string|&quot;DMAC Transfer End&quot;
comma
id|chan
)paren
suffix:semicolon
)brace
DECL|function|sh_dmac_free_dma
r_static
r_void
id|sh_dmac_free_dma
c_func
(paren
r_struct
id|dma_channel
op_star
id|chan
)paren
(brace
id|free_irq
c_func
(paren
id|get_dmte_irq
c_func
(paren
id|chan-&gt;chan
)paren
comma
id|chan
)paren
suffix:semicolon
)brace
DECL|function|sh_dmac_configure_channel
r_static
r_void
id|sh_dmac_configure_channel
c_func
(paren
r_struct
id|dma_channel
op_star
id|chan
comma
r_int
r_int
id|chcr
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|chcr
)paren
id|chcr
op_assign
id|RS_DUAL
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|chcr
comma
id|CHCR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
id|chan-&gt;flags
op_or_assign
id|DMA_CONFIGURED
suffix:semicolon
)brace
DECL|function|sh_dmac_enable_dma
r_static
r_void
id|sh_dmac_enable_dma
c_func
(paren
r_struct
id|dma_channel
op_star
id|chan
)paren
(brace
r_int
id|irq
op_assign
id|get_dmte_irq
c_func
(paren
id|chan-&gt;chan
)paren
suffix:semicolon
id|u32
id|chcr
suffix:semicolon
id|chcr
op_assign
id|ctrl_inl
c_func
(paren
id|CHCR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
id|chcr
op_or_assign
id|CHCR_DE
op_or
id|CHCR_IE
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|chcr
comma
id|CHCR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
id|enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|function|sh_dmac_disable_dma
r_static
r_void
id|sh_dmac_disable_dma
c_func
(paren
r_struct
id|dma_channel
op_star
id|chan
)paren
(brace
r_int
id|irq
op_assign
id|get_dmte_irq
c_func
(paren
id|chan-&gt;chan
)paren
suffix:semicolon
id|u32
id|chcr
suffix:semicolon
id|disable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|chcr
op_assign
id|ctrl_inl
c_func
(paren
id|CHCR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
id|chcr
op_and_assign
op_complement
(paren
id|CHCR_DE
op_or
id|CHCR_TE
op_or
id|CHCR_IE
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|chcr
comma
id|CHCR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
)brace
DECL|function|sh_dmac_xfer_dma
r_static
r_int
id|sh_dmac_xfer_dma
c_func
(paren
r_struct
id|dma_channel
op_star
id|chan
)paren
(brace
multiline_comment|/*&n;&t; * If we haven&squot;t pre-configured the channel with special flags, use&n;&t; * the defaults.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
(paren
id|chan-&gt;flags
op_amp
id|DMA_CONFIGURED
)paren
)paren
id|sh_dmac_configure_channel
c_func
(paren
id|chan
comma
l_int|0
)paren
suffix:semicolon
id|sh_dmac_disable_dma
c_func
(paren
id|chan
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Single-address mode usage note!&n;&t; *&n;&t; * It&squot;s important that we don&squot;t accidentally write any value to SAR/DAR&n;&t; * (this includes 0) that hasn&squot;t been directly specified by the user if&n;&t; * we&squot;re in single-address mode.&n;&t; *&n;&t; * In this case, only one address can be defined, anything else will&n;&t; * result in a DMA address error interrupt (at least on the SH-4),&n;&t; * which will subsequently halt the transfer.&n;&t; *&n;&t; * Channel 2 on the Dreamcast is a special case, as this is used for&n;&t; * cascading to the PVR2 DMAC. In this case, we still need to write&n;&t; * SAR and DAR, regardless of value, in order for cascading to work.&n;&t; */
r_if
c_cond
(paren
id|chan-&gt;sar
op_logical_or
(paren
id|mach_is_dreamcast
c_func
(paren
)paren
op_logical_and
id|chan-&gt;chan
op_eq
l_int|2
)paren
)paren
id|ctrl_outl
c_func
(paren
id|chan-&gt;sar
comma
id|SAR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
r_if
c_cond
(paren
id|chan-&gt;dar
op_logical_or
(paren
id|mach_is_dreamcast
c_func
(paren
)paren
op_logical_and
id|chan-&gt;chan
op_eq
l_int|2
)paren
)paren
id|ctrl_outl
c_func
(paren
id|chan-&gt;dar
comma
id|DAR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|chan-&gt;count
op_rshift
id|calc_xmit_shift
c_func
(paren
id|chan
)paren
comma
id|DMATCR
(braket
id|chan-&gt;chan
)braket
)paren
suffix:semicolon
id|sh_dmac_enable_dma
c_func
(paren
id|chan
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|sh_dmac_get_dma_residue
r_static
r_int
id|sh_dmac_get_dma_residue
c_func
(paren
r_struct
id|dma_channel
op_star
id|chan
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|ctrl_inl
c_func
(paren
id|CHCR
(braket
id|chan-&gt;chan
)braket
)paren
op_amp
id|CHCR_DE
)paren
)paren
r_return
l_int|0
suffix:semicolon
r_return
id|ctrl_inl
c_func
(paren
id|DMATCR
(braket
id|chan-&gt;chan
)braket
)paren
op_lshift
id|calc_xmit_shift
c_func
(paren
id|chan
)paren
suffix:semicolon
)brace
macro_line|#if defined(CONFIG_CPU_SH4)
DECL|function|dma_err
r_static
id|irqreturn_t
id|dma_err
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|dmaor
op_assign
id|ctrl_inl
c_func
(paren
id|DMAOR
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;DMAE: DMAOR=%lx&bslash;n&quot;
comma
id|dmaor
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|ctrl_inl
c_func
(paren
id|DMAOR
)paren
op_amp
op_complement
id|DMAOR_NMIF
comma
id|DMAOR
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|ctrl_inl
c_func
(paren
id|DMAOR
)paren
op_amp
op_complement
id|DMAOR_AE
comma
id|DMAOR
)paren
suffix:semicolon
id|ctrl_outl
c_func
(paren
id|ctrl_inl
c_func
(paren
id|DMAOR
)paren
op_or
id|DMAOR_DME
comma
id|DMAOR
)paren
suffix:semicolon
id|disable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
macro_line|#endif
DECL|variable|sh_dmac_ops
r_static
r_struct
id|dma_ops
id|sh_dmac_ops
op_assign
(brace
dot
id|request
op_assign
id|sh_dmac_request_dma
comma
dot
id|free
op_assign
id|sh_dmac_free_dma
comma
dot
id|get_residue
op_assign
id|sh_dmac_get_dma_residue
comma
dot
id|xfer
op_assign
id|sh_dmac_xfer_dma
comma
dot
id|configure
op_assign
id|sh_dmac_configure_channel
comma
)brace
suffix:semicolon
DECL|variable|sh_dmac_info
r_static
r_struct
id|dma_info
id|sh_dmac_info
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;SuperH DMAC&quot;
comma
dot
id|nr_channels
op_assign
l_int|4
comma
dot
id|ops
op_assign
op_amp
id|sh_dmac_ops
comma
dot
id|flags
op_assign
id|DMAC_CHANNELS_TEI_CAPABLE
comma
)brace
suffix:semicolon
DECL|function|sh_dmac_init
r_static
r_int
id|__init
id|sh_dmac_init
c_func
(paren
r_void
)paren
(brace
r_struct
id|dma_info
op_star
id|info
op_assign
op_amp
id|sh_dmac_info
suffix:semicolon
r_int
id|i
suffix:semicolon
macro_line|#ifdef CONFIG_CPU_SH4
id|make_ipr_irq
c_func
(paren
id|DMAE_IRQ
comma
id|DMA_IPR_ADDR
comma
id|DMA_IPR_POS
comma
id|DMA_PRIORITY
)paren
suffix:semicolon
id|i
op_assign
id|request_irq
c_func
(paren
id|DMAE_IRQ
comma
id|dma_err
comma
id|SA_INTERRUPT
comma
l_string|&quot;DMAC Address Error&quot;
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|i
OL
l_int|0
)paren
r_return
id|i
suffix:semicolon
macro_line|#endif
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|info-&gt;nr_channels
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|irq
op_assign
id|get_dmte_irq
c_func
(paren
id|i
)paren
suffix:semicolon
id|make_ipr_irq
c_func
(paren
id|irq
comma
id|DMA_IPR_ADDR
comma
id|DMA_IPR_POS
comma
id|DMA_PRIORITY
)paren
suffix:semicolon
)brace
id|ctrl_outl
c_func
(paren
l_int|0x8000
op_or
id|DMAOR_DME
comma
id|DMAOR
)paren
suffix:semicolon
r_return
id|register_dmac
c_func
(paren
id|info
)paren
suffix:semicolon
)brace
DECL|function|sh_dmac_exit
r_static
r_void
id|__exit
id|sh_dmac_exit
c_func
(paren
r_void
)paren
(brace
macro_line|#ifdef CONFIG_CPU_SH4
id|free_irq
c_func
(paren
id|DMAE_IRQ
comma
l_int|0
)paren
suffix:semicolon
macro_line|#endif
)brace
DECL|variable|sh_dmac_init
id|subsys_initcall
c_func
(paren
id|sh_dmac_init
)paren
suffix:semicolon
DECL|variable|sh_dmac_exit
id|module_exit
c_func
(paren
id|sh_dmac_exit
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
eof
