# vsim -do {run -all; quit} -c work.axi_interconnect_simple_tb 
# Loading sv_std.std
# Loading work.axi_interconnect_simple_tb
# Loading work.axi_pkg
# Loading work.axi_master_simple_if
# Loading work.axi_slave_simple_if
# Loading work.axi_master_driver
# Loading work.axi_slave_model
# Loading work.AXI_Interconnect_Full
# Loading work.AW_Channel_Controller_Top
# Loading work.Qos_Arbiter
# Loading work.Faling_Edge_Detc
# Loading work.Raising_Edge_Det
# Loading work.AW_HandShake_Checker
# Loading work.Demux_1_2
# Loading work.AW_MUX_2_1
# Loading work.Write_Addr_Channel_Dec
# Loading work.WD_Channel_Controller_Top
# Loading work.Queue
# Loading work.WD_HandShake
# Loading work.WD_MUX_2_1
# Loading work.BR_Channel_Controller_Top
# Loading work.WR_HandShake
# Loading work.Write_Resp_Channel_Arb
# Loading work.BReady_MUX_2_1
# Loading work.Write_Resp_Channel_Dec
# Loading work.AR_Channel_Controller_Top
# Loading work.Read_Arbiter
# Loading work.Mux_2x1
# Loading work.Read_Addr_Channel_Dec
# Loading work.Controller
# Loading work.Demux_1x4
# Loading work.Mux_4x1
# run -all 
# Reset released at time 100000
# === Starting AXI Master Test ===
# === Starting AXI Master Test ===
# [205000] WRITE_DEC: addr=0x00001000 base_addr=00 -> Slave0
# Simulation timeout!
# ** Note: $finish    : tb/axi_interconnect_simple_tb.sv(595)
#    Time: 10 us  Iteration: 0  Instance: /axi_interconnect_simple_tb
