<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="jedro_1_riscof_tb_simsnap.wdb" id="1">
         <top_modules>
            <top_module name="jedro_1_defines" />
            <top_module name="jedro_1_riscof_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="175.440 ns"></ZoomStartTime>
      <ZoomEndTime time="472.441 ns"></ZoomEndTime>
      <Cursor1Time time="221.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="195"></NameColumnWidth>
      <ValueColumnWidth column_width="94"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="56" />
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/rstn">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject fp_name="divider3" type="divider">
      <obj_property name="label">IFU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/ifu_inst/addr_o">
      <obj_property name="ElementShortName">instr_addr_ro[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_addr_ro[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/ifu_inst/instr_o">
      <obj_property name="ElementShortName">instr_ro[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_ro[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/ifu_inst/valid_o">
      <obj_property name="ElementShortName">instr_valid_ro</obj_property>
      <obj_property name="ObjectShortName">instr_valid_ro</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/ifu_inst/ready_i">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">ready_i</obj_property>
      <obj_property name="ObjectShortName">ready_i</obj_property>
      <obj_property name="label">ready_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/ifu_inst/jmp_instr_i">
      <obj_property name="ElementShortName">jmp_instr_i</obj_property>
      <obj_property name="ObjectShortName">jmp_instr_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/ifu_inst/jmp_address_i">
      <obj_property name="ElementShortName">jmp_address_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">jmp_address_i[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="divider10" type="divider">
      <obj_property name="label">DECODER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/instr_i">
      <obj_property name="ElementShortName">instr_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/instr_addr_i">
      <obj_property name="ElementShortName">instr_addr_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_addr_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/instr_addr_ro">
      <obj_property name="ElementShortName">instr_addr_ro[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_addr_ro[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/instr_valid_i">
      <obj_property name="ElementShortName">instr_valid_i</obj_property>
      <obj_property name="ObjectShortName">instr_valid_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/use_pc_ro">
      <obj_property name="ElementShortName">use_pc_ro</obj_property>
      <obj_property name="ObjectShortName">use_pc_ro</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/ready_ro">
      <obj_property name="ElementShortName">ready_co</obj_property>
      <obj_property name="ObjectShortName">ready_co</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/jmp_instr_ro">
      <obj_property name="ElementShortName">jmp_instr_co</obj_property>
      <obj_property name="ObjectShortName">jmp_instr_co</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/jmp_addr_ro">
      <obj_property name="ElementShortName">jmp_addr_co[31:0]</obj_property>
      <obj_property name="ObjectShortName">jmp_addr_co[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/use_alu_jmp_addr_ro">
      <obj_property name="ElementShortName">use_alu_jmp_addr_ro</obj_property>
      <obj_property name="ObjectShortName">use_alu_jmp_addr_ro</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/illegal_instr_ro">
      <obj_property name="ElementShortName">illegal_instr_ro</obj_property>
      <obj_property name="ObjectShortName">illegal_instr_ro</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/is_alu_write_ro">
      <obj_property name="ElementShortName">is_alu_write_ro</obj_property>
      <obj_property name="ObjectShortName">is_alu_write_ro</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/alu_sel_ro">
      <obj_property name="ElementShortName">alu_sel_ro[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_sel_ro[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/alu_op_a_ro">
      <obj_property name="ElementShortName">alu_op_a_ro</obj_property>
      <obj_property name="ObjectShortName">alu_op_a_ro</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/alu_op_b_ro">
      <obj_property name="ElementShortName">alu_op_b_ro</obj_property>
      <obj_property name="ObjectShortName">alu_op_b_ro</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/alu_dest_addr_ro">
      <obj_property name="ElementShortName">alu_dest_addr_ro[4:0]</obj_property>
      <obj_property name="ObjectShortName">alu_dest_addr_ro[4:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/alu_wb_ro">
      <obj_property name="ElementShortName">alu_wb_ro</obj_property>
      <obj_property name="ObjectShortName">alu_wb_ro</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/alu_res_i">
      <obj_property name="ElementShortName">alu_res_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_res_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/alu_ops_eq_i">
      <obj_property name="ElementShortName">alu_ops_eq_i</obj_property>
      <obj_property name="ObjectShortName">alu_ops_eq_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/rf_addr_a_ro">
      <obj_property name="ElementShortName">rf_addr_a_ro[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_addr_a_ro[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/rf_addr_b_ro">
      <obj_property name="ElementShortName">rf_addr_b_ro[4:0]</obj_property>
      <obj_property name="ObjectShortName">rf_addr_b_ro[4:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/is_imm_ro">
      <obj_property name="ElementShortName">is_imm_ro</obj_property>
      <obj_property name="ObjectShortName">is_imm_ro</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/imm_ext_ro">
      <obj_property name="ElementShortName">imm_ext_ro[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm_ext_ro[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/lsu_ctrl_valid_ro">
      <obj_property name="ElementShortName">lsu_ctrl_valid_ro</obj_property>
      <obj_property name="ObjectShortName">lsu_ctrl_valid_ro</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/lsu_ctrl_ro">
      <obj_property name="ElementShortName">lsu_ctrl_ro[3:0]</obj_property>
      <obj_property name="ObjectShortName">lsu_ctrl_ro[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/lsu_regdest_ro">
      <obj_property name="ElementShortName">lsu_regdest_ro[4:0]</obj_property>
      <obj_property name="ObjectShortName">lsu_regdest_ro[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/curr_state">
      <obj_property name="ElementShortName">curr_state[20:0]</obj_property>
      <obj_property name="ObjectShortName">curr_state[20:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/decoder_inst/prev_state">
      <obj_property name="ElementShortName">prev_state[20:0]</obj_property>
      <obj_property name="ObjectShortName">prev_state[20:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider38" type="divider">
      <obj_property name="label">REGFILE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/regfile_inst/regfile">
      <obj_property name="ElementShortName">regfile[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">regfile[31:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider40" type="divider">
      <obj_property name="label">ALU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/alu_inst/sel_i">
      <obj_property name="ElementShortName">sel_i[3:0]</obj_property>
      <obj_property name="ObjectShortName">sel_i[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/alu_inst/op_a_i">
      <obj_property name="ElementShortName">op_a_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">op_a_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/alu_inst/op_b_i">
      <obj_property name="ElementShortName">op_b_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">op_b_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/alu_inst/res_ro">
      <obj_property name="ElementShortName">res_ro[31:0]</obj_property>
      <obj_property name="ObjectShortName">res_ro[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/alu_inst/ops_eq_ro">
      <obj_property name="ElementShortName">ops_eq_ro</obj_property>
      <obj_property name="ObjectShortName">ops_eq_ro</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/alu_inst/overflow_ro">
      <obj_property name="ElementShortName">overflow_ro</obj_property>
      <obj_property name="ObjectShortName">overflow_ro</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/alu_inst/dest_addr_ro">
      <obj_property name="ElementShortName">dest_addr_ro[4:0]</obj_property>
      <obj_property name="ObjectShortName">dest_addr_ro[4:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/alu_inst/wb_ro">
      <obj_property name="ElementShortName">wb_ro</obj_property>
      <obj_property name="ObjectShortName">wb_ro</obj_property>
   </wvobject>
   <wvobject fp_name="divider49" type="divider">
      <obj_property name="label">LSU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/lsu_inst/ctrl_valid_i">
      <obj_property name="ElementShortName">ctrl_valid_i</obj_property>
      <obj_property name="ObjectShortName">ctrl_valid_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/lsu_inst/ctrl_i">
      <obj_property name="ElementShortName">ctrl_i[3:0]</obj_property>
      <obj_property name="ObjectShortName">ctrl_i[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/lsu_inst/addr_i">
      <obj_property name="ElementShortName">addr_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/lsu_inst/wdata_i">
      <obj_property name="ElementShortName">wdata_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">wdata_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/lsu_inst/rdata_ro">
      <obj_property name="ElementShortName">rdata_ro[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata_ro[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/jedro_1_riscof_tb/dut/lsu_inst/rf_wb_ro">
      <obj_property name="ElementShortName">rf_wb_ro</obj_property>
      <obj_property name="ObjectShortName">rf_wb_ro</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/jedro_1_riscof_tb/dut/lsu_inst/regdest_ro">
      <obj_property name="ElementShortName">regdest_ro[4:0]</obj_property>
      <obj_property name="ObjectShortName">regdest_ro[4:0]</obj_property>
   </wvobject>
</wave_config>
