

================================================================
== Vivado HLS Report for 'kernel_2mm_wrapper'
================================================================
* Date:           Tue Sep  3 11:01:37 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.879|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  41564|  41564|  20770|  20770| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+-------+-------+-------+-------+----------+
        |               |            |    Latency    |    Interval   | Pipeline |
        |    Instance   |   Module   |  min  |  max  |  min  |  max  |   Type   |
        +---------------+------------+-------+-------+-------+-------+----------+
        |kernel_2mm_U0  |kernel_2mm  |  39492|  39492|  20770|  20770| dataflow |
        |readData32_U0  |readData32  |   1677|   1677|   1677|   1677|   none   |
        |writeData_U0   |writeData   |    393|    393|    393|    393|   none   |
        +---------------+------------+-------+-------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     58|
|FIFO             |        0|      -|       5|     44|
|Instance         |       27|     52|    9787|   7399|
|Memory           |       14|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    117|
|Register         |        -|      -|      13|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       41|     52|    9805|   7618|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       14|     23|       9|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------------+---------+-------+------+------+
    |                Instance                |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------------+--------------------------------------+---------+-------+------+------+
    |kernel_2mm_U0                           |kernel_2mm                            |       17|     52|  5253|  2121|
    |kernel_2mm_wrapper_for_control_s_axi_U  |kernel_2mm_wrapper_for_control_s_axi  |        0|      0|   226|   360|
    |kernel_2mm_wrapper_gmem0_m_axi_U        |kernel_2mm_wrapper_gmem0_m_axi        |        2|      0|   512|   580|
    |kernel_2mm_wrapper_gmem1_m_axi_U        |kernel_2mm_wrapper_gmem1_m_axi        |        2|      0|   512|   580|
    |kernel_2mm_wrapper_gmem2_m_axi_U        |kernel_2mm_wrapper_gmem2_m_axi        |        2|      0|   512|   580|
    |kernel_2mm_wrapper_gmem3_m_axi_U        |kernel_2mm_wrapper_gmem3_m_axi        |        2|      0|   512|   580|
    |kernel_2mm_wrapper_gmem4_m_axi_U        |kernel_2mm_wrapper_gmem4_m_axi        |        2|      0|   512|   580|
    |readData32_U0                           |readData32                            |        0|      0|  1537|  1689|
    |writeData_U0                            |writeData                             |        0|      0|   211|   329|
    +----------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                   |                                      |       27|     52|  9787|  7399|
    +----------------------------------------+--------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |A_0_U       |kernel_2mm_wrappemb6  |        1|  0|   0|   192|   32|     2|        12288|
    |A_1_U       |kernel_2mm_wrappemb6  |        1|  0|   0|   192|   32|     2|        12288|
    |B_0_U       |kernel_2mm_wrappeocq  |        1|  0|   0|   216|   32|     2|        13824|
    |B_1_U       |kernel_2mm_wrappeocq  |        1|  0|   0|   216|   32|     2|        13824|
    |C_0_U       |kernel_2mm_wrappeqcK  |        1|  0|   0|    72|   32|     2|         4608|
    |C_1_U       |kernel_2mm_wrappeqcK  |        1|  0|   0|    72|   32|     2|         4608|
    |C_2_U       |kernel_2mm_wrappesc4  |        1|  0|   0|    48|   32|     2|         3072|
    |C_3_U       |kernel_2mm_wrappesc4  |        1|  0|   0|    48|   32|     2|         3072|
    |C_4_U       |kernel_2mm_wrappesc4  |        1|  0|   0|    48|   32|     2|         3072|
    |C_5_U       |kernel_2mm_wrappesc4  |        1|  0|   0|    48|   32|     2|         3072|
    |C_6_U       |kernel_2mm_wrappesc4  |        1|  0|   0|    48|   32|     2|         3072|
    |C_7_U       |kernel_2mm_wrappesc4  |        1|  0|   0|    48|   32|     2|         3072|
    |D_U         |kernel_2mm_wrappeyd2  |        1|  0|   0|   384|   32|     2|        24576|
    |D_output_U  |kernel_2mm_wrappeyd2  |        1|  0|   0|   384|   32|     2|        24576|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |       14|  0|   0|  2016|  448|    28|       129024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +------------------+---------+---+----+------+-----+---------+
    |       Name       | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------+---------+---+----+------+-----+---------+
    |D_output_AXI_c_U  |        0|  5|  44|     3|   32|       96|
    +------------------+---------+---+----+------+-----+---------+
    |Total             |        0|  5|  44|     3|   32|       96|
    +------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_A_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_A_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_B_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_B_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_3        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_4        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_5        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_6        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_C_7        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_D          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                    |    and   |      0|  0|   2|           1|           1|
    |kernel_2mm_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |readData32_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_A_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_A_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_3  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_4  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_5  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_6  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_7  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_D    |    or    |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  58|          29|          29|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_A_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_A_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_D    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 117|         26|   13|         26|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_A_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_A_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_D    |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          | 13|   0|   13|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_for_control_AWVALID  |  in |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_AWREADY  | out |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_AWADDR   |  in |    6|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_WVALID   |  in |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_WREADY   | out |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_WDATA    |  in |   32|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_WSTRB    |  in |    4|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_ARVALID  |  in |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_ARREADY  | out |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_ARADDR   |  in |    6|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_RVALID   | out |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_RREADY   |  in |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_RDATA    | out |   32|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_RRESP    | out |    2|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_BVALID   | out |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_BREADY   |  in |    1|    s_axi   |     for_control    |    scalar    |
|s_axi_for_control_BRESP    | out |    2|    s_axi   |     for_control    |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs | kernel_2mm_wrapper | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs | kernel_2mm_wrapper | return value |
|interrupt                  | out |    1| ap_ctrl_hs | kernel_2mm_wrapper | return value |
|m_axi_gmem0_AWVALID        | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWREADY        |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWADDR         | out |   32|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWID           | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWLEN          | out |    8|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWSIZE         | out |    3|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWBURST        | out |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWLOCK         | out |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWCACHE        | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWPROT         | out |    3|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWQOS          | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWREGION       | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_AWUSER         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WVALID         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WREADY         |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WDATA          | out |   32|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WSTRB          | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WLAST          | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WID            | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_WUSER          | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARVALID        | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARREADY        |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARADDR         | out |   32|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARID           | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARLEN          | out |    8|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARSIZE         | out |    3|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARBURST        | out |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARLOCK         | out |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARCACHE        | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARPROT         | out |    3|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARQOS          | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARREGION       | out |    4|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_ARUSER         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RVALID         |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RREADY         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RDATA          |  in |   32|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RLAST          |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RID            |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RUSER          |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_RRESP          |  in |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BVALID         |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BREADY         | out |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BRESP          |  in |    2|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BID            |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem0_BUSER          |  in |    1|    m_axi   |        gmem0       |    pointer   |
|m_axi_gmem1_AWVALID        | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWREADY        |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWADDR         | out |   32|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWID           | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWLEN          | out |    8|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWSIZE         | out |    3|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWBURST        | out |    2|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWLOCK         | out |    2|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWCACHE        | out |    4|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWPROT         | out |    3|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWQOS          | out |    4|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWREGION       | out |    4|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_AWUSER         | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_WVALID         | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_WREADY         |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_WDATA          | out |   32|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_WSTRB          | out |    4|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_WLAST          | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_WID            | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_WUSER          | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARVALID        | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARREADY        |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARADDR         | out |   32|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARID           | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARLEN          | out |    8|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARSIZE         | out |    3|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARBURST        | out |    2|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARLOCK         | out |    2|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARCACHE        | out |    4|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARPROT         | out |    3|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARQOS          | out |    4|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARREGION       | out |    4|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_ARUSER         | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_RVALID         |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_RREADY         | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_RDATA          |  in |   32|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_RLAST          |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_RID            |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_RUSER          |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_RRESP          |  in |    2|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_BVALID         |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_BREADY         | out |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_BRESP          |  in |    2|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_BID            |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem1_BUSER          |  in |    1|    m_axi   |        gmem1       |    pointer   |
|m_axi_gmem2_AWVALID        | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWREADY        |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWADDR         | out |   32|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWID           | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWLEN          | out |    8|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWSIZE         | out |    3|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWBURST        | out |    2|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWLOCK         | out |    2|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWCACHE        | out |    4|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWPROT         | out |    3|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWQOS          | out |    4|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWREGION       | out |    4|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_AWUSER         | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_WVALID         | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_WREADY         |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_WDATA          | out |   32|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_WSTRB          | out |    4|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_WLAST          | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_WID            | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_WUSER          | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARVALID        | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARREADY        |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARADDR         | out |   32|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARID           | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARLEN          | out |    8|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARSIZE         | out |    3|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARBURST        | out |    2|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARLOCK         | out |    2|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARCACHE        | out |    4|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARPROT         | out |    3|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARQOS          | out |    4|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARREGION       | out |    4|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_ARUSER         | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_RVALID         |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_RREADY         | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_RDATA          |  in |   32|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_RLAST          |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_RID            |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_RUSER          |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_RRESP          |  in |    2|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_BVALID         |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_BREADY         | out |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_BRESP          |  in |    2|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_BID            |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem2_BUSER          |  in |    1|    m_axi   |        gmem2       |    pointer   |
|m_axi_gmem3_AWVALID        | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWREADY        |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWADDR         | out |   32|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWID           | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWLEN          | out |    8|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWSIZE         | out |    3|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWBURST        | out |    2|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWLOCK         | out |    2|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWCACHE        | out |    4|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWPROT         | out |    3|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWQOS          | out |    4|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWREGION       | out |    4|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_AWUSER         | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_WVALID         | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_WREADY         |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_WDATA          | out |   32|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_WSTRB          | out |    4|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_WLAST          | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_WID            | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_WUSER          | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARVALID        | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARREADY        |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARADDR         | out |   32|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARID           | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARLEN          | out |    8|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARSIZE         | out |    3|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARBURST        | out |    2|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARLOCK         | out |    2|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARCACHE        | out |    4|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARPROT         | out |    3|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARQOS          | out |    4|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARREGION       | out |    4|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_ARUSER         | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_RVALID         |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_RREADY         | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_RDATA          |  in |   32|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_RLAST          |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_RID            |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_RUSER          |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_RRESP          |  in |    2|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_BVALID         |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_BREADY         | out |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_BRESP          |  in |    2|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_BID            |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem3_BUSER          |  in |    1|    m_axi   |        gmem3       |    pointer   |
|m_axi_gmem4_AWVALID        | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWREADY        |  in |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWADDR         | out |   32|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWID           | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWLEN          | out |    8|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWSIZE         | out |    3|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWBURST        | out |    2|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWLOCK         | out |    2|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWCACHE        | out |    4|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWPROT         | out |    3|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWQOS          | out |    4|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWREGION       | out |    4|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_AWUSER         | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_WVALID         | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_WREADY         |  in |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_WDATA          | out |   32|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_WSTRB          | out |    4|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_WLAST          | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_WID            | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_WUSER          | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARVALID        | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARREADY        |  in |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARADDR         | out |   32|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARID           | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARLEN          | out |    8|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARSIZE         | out |    3|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARBURST        | out |    2|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARLOCK         | out |    2|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARCACHE        | out |    4|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARPROT         | out |    3|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARQOS          | out |    4|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARREGION       | out |    4|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_ARUSER         | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_RVALID         |  in |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_RREADY         | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_RDATA          |  in |   32|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_RLAST          |  in |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_RID            |  in |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_RUSER          |  in |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_RRESP          |  in |    2|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_BVALID         |  in |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_BREADY         | out |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_BRESP          |  in |    2|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_BID            |  in |    1|    m_axi   |        gmem4       |    pointer   |
|m_axi_gmem4_BUSER          |  in |    1|    m_axi   |        gmem4       |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.87>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%D_output_AXI_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %D_output_AXI)"   --->   Operation 7 'read' 'D_output_AXI_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%D_input_AXI_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %D_input_AXI)"   --->   Operation 8 'read' 'D_input_AXI_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%C_AXI_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C_AXI)"   --->   Operation 9 'read' 'C_AXI_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%B_AXI_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B_AXI)"   --->   Operation 10 'read' 'B_AXI_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%A_AXI_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %A_AXI)"   --->   Operation 11 'read' 'A_AXI_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%D_output_AXI_c = alloca i32, align 4"   --->   Operation 12 'alloca' 'D_output_AXI_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%A_0 = alloca [192 x i32], align 4" [2mmDataflow/2mm.cc:225]   --->   Operation 13 'alloca' 'A_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%A_1 = alloca [192 x i32], align 4" [2mmDataflow/2mm.cc:225]   --->   Operation 14 'alloca' 'A_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%B_0 = alloca [216 x i32], align 4" [2mmDataflow/2mm.cc:226]   --->   Operation 15 'alloca' 'B_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%B_1 = alloca [216 x i32], align 4" [2mmDataflow/2mm.cc:226]   --->   Operation 16 'alloca' 'B_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%C_0 = alloca [72 x i32], align 4" [2mmDataflow/2mm.cc:227]   --->   Operation 17 'alloca' 'C_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%C_1 = alloca [72 x i32], align 4" [2mmDataflow/2mm.cc:227]   --->   Operation 18 'alloca' 'C_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%C_2 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:227]   --->   Operation 19 'alloca' 'C_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%C_3 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:227]   --->   Operation 20 'alloca' 'C_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%C_4 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:227]   --->   Operation 21 'alloca' 'C_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%C_5 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:227]   --->   Operation 22 'alloca' 'C_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%C_6 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:227]   --->   Operation 23 'alloca' 'C_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%C_7 = alloca [48 x i32], align 4" [2mmDataflow/2mm.cc:227]   --->   Operation 24 'alloca' 'C_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%D = alloca [384 x i32], align 4" [2mmDataflow/2mm.cc:229]   --->   Operation 25 'alloca' 'D' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%D_output = alloca [384 x i32], align 4" [2mmDataflow/2mm.cc:230]   --->   Operation 26 'alloca' 'D_output' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [2/2] (2.62ns)   --->   "call fastcc void @readData32(i32* %gmem0, i32 %A_AXI_read, i32* %gmem1, i32 %B_AXI_read, i32* %gmem2, i32 %C_AXI_read, i32* %gmem3, i32 %D_input_AXI_read, [192 x i32]* nocapture %A_0, [192 x i32]* nocapture %A_1, [216 x i32]* nocapture %B_0, [216 x i32]* nocapture %B_1, [72 x i32]* nocapture %C_0, [72 x i32]* nocapture %C_1, [48 x i32]* nocapture %C_2, [48 x i32]* nocapture %C_3, [48 x i32]* nocapture %C_4, [48 x i32]* nocapture %C_5, [48 x i32]* nocapture %C_6, [48 x i32]* nocapture %C_7, [384 x i32]* nocapture %D, i32 %D_output_AXI_read, i32* %D_output_AXI_c)"   --->   Operation 27 'call' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @readData32(i32* %gmem0, i32 %A_AXI_read, i32* %gmem1, i32 %B_AXI_read, i32* %gmem2, i32 %C_AXI_read, i32* %gmem3, i32 %D_input_AXI_read, [192 x i32]* nocapture %A_0, [192 x i32]* nocapture %A_1, [216 x i32]* nocapture %B_0, [216 x i32]* nocapture %B_1, [72 x i32]* nocapture %C_0, [72 x i32]* nocapture %C_1, [48 x i32]* nocapture %C_2, [48 x i32]* nocapture %C_3, [48 x i32]* nocapture %C_4, [48 x i32]* nocapture %C_5, [48 x i32]* nocapture %C_6, [48 x i32]* nocapture %C_7, [384 x i32]* nocapture %D, i32 %D_output_AXI_read, i32* %D_output_AXI_c)"   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @kernel_2mm([192 x i32]* %A_0, [192 x i32]* %A_1, [216 x i32]* %B_0, [216 x i32]* %B_1, [72 x i32]* %C_0, [72 x i32]* %C_1, [48 x i32]* %C_2, [48 x i32]* %C_3, [48 x i32]* %C_4, [48 x i32]* %C_5, [48 x i32]* %C_6, [48 x i32]* %C_7, [384 x i32]* %D, [384 x i32]* %D_output) nounwind" [2mmDataflow/2mm.cc:251]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @kernel_2mm([192 x i32]* %A_0, [192 x i32]* %A_1, [216 x i32]* %B_0, [216 x i32]* %B_1, [72 x i32]* %C_0, [72 x i32]* %C_1, [48 x i32]* %C_2, [48 x i32]* %C_3, [48 x i32]* %C_4, [48 x i32]* %C_5, [48 x i32]* %C_6, [48 x i32]* %C_7, [384 x i32]* %D, [384 x i32]* %D_output) nounwind" [2mmDataflow/2mm.cc:251]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @writeData(i32* %gmem4, i32* nocapture %D_output_AXI_c, [384 x i32]* nocapture %D_output)" [2mmDataflow/2mm.cc:259]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem4), !map !53"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem3), !map !60"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem2), !map !64"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !70"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem0), !map !75"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [2mmDataflow/2mm.cc:239]   --->   Operation 37 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @kernel_2mm_wrapper_s) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str12, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [2mmDataflow/2mm.cc:217]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem0, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str14, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %A_AXI, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str16, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %B_AXI, [10 x i8]* @mode20, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle21, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem2, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str17, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %C_AXI, [10 x i8]* @mode22, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle23, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem3, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str18, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %D_input_AXI, [10 x i8]* @mode24, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle25, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem4, [6 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str19, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %D_output_AXI, [10 x i8]* @mode26, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle27, [6 x i8]* @p_str15, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @D_output_AXI_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %D_output_AXI_c, i32* %D_output_AXI_c)"   --->   Operation 50 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %D_output_AXI_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @writeData(i32* %gmem4, i32* nocapture %D_output_AXI_c, [384 x i32]* nocapture %D_output)" [2mmDataflow/2mm.cc:259]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [2mmDataflow/2mm.cc:263]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_AXI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_AXI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_AXI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_input_AXI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_output_AXI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
D_output_AXI_read (read                ) [ 0010000]
D_input_AXI_read  (read                ) [ 0010000]
C_AXI_read        (read                ) [ 0010000]
B_AXI_read        (read                ) [ 0010000]
A_AXI_read        (read                ) [ 0010000]
D_output_AXI_c    (alloca              ) [ 0111111]
A_0               (alloca              ) [ 0011100]
A_1               (alloca              ) [ 0011100]
B_0               (alloca              ) [ 0011100]
B_1               (alloca              ) [ 0011100]
C_0               (alloca              ) [ 0011100]
C_1               (alloca              ) [ 0011100]
C_2               (alloca              ) [ 0011100]
C_3               (alloca              ) [ 0011100]
C_4               (alloca              ) [ 0011100]
C_5               (alloca              ) [ 0011100]
C_6               (alloca              ) [ 0011100]
C_7               (alloca              ) [ 0011100]
D                 (alloca              ) [ 0011100]
D_output          (alloca              ) [ 0011111]
StgValue_28       (call                ) [ 0000000]
StgValue_30       (call                ) [ 0000000]
StgValue_32       (specbitsmap         ) [ 0000000]
StgValue_33       (specbitsmap         ) [ 0000000]
StgValue_34       (specbitsmap         ) [ 0000000]
StgValue_35       (specbitsmap         ) [ 0000000]
StgValue_36       (specbitsmap         ) [ 0000000]
StgValue_37       (specdataflowpipeline) [ 0000000]
StgValue_38       (spectopmodule       ) [ 0000000]
StgValue_39       (specinterface       ) [ 0000000]
StgValue_40       (specinterface       ) [ 0000000]
StgValue_41       (specinterface       ) [ 0000000]
StgValue_42       (specinterface       ) [ 0000000]
StgValue_43       (specinterface       ) [ 0000000]
StgValue_44       (specinterface       ) [ 0000000]
StgValue_45       (specinterface       ) [ 0000000]
StgValue_46       (specinterface       ) [ 0000000]
StgValue_47       (specinterface       ) [ 0000000]
StgValue_48       (specinterface       ) [ 0000000]
StgValue_49       (specinterface       ) [ 0000000]
empty             (specchannel         ) [ 0000000]
StgValue_51       (specinterface       ) [ 0000000]
StgValue_52       (call                ) [ 0000000]
StgValue_53       (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_AXI">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_AXI"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_AXI">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_AXI"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_AXI">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_AXI"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="D_input_AXI">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_input_AXI"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="D_output_AXI">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_output_AXI"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readData32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2mm"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeData"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2mm_wrapper_s"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode20"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle23"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode24"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle25"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode26"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle27"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_output_AXI_c_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="D_output_AXI_c_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_output_AXI_c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_0_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="A_1_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="B_0_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="B_1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="C_0_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="C_1_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="C_2_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="C_3_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="C_4_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="C_5_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="C_6_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_6/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="C_7_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_7/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="D_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="D_output_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_output/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="D_output_AXI_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_output_AXI_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="D_input_AXI_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_input_AXI_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="C_AXI_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_AXI_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="B_AXI_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_AXI_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="A_AXI_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_AXI_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_kernel_2mm_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="204" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_readData32_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="32" slack="0"/>
<pin id="211" dir="0" index="4" bw="32" slack="0"/>
<pin id="212" dir="0" index="5" bw="32" slack="0"/>
<pin id="213" dir="0" index="6" bw="32" slack="0"/>
<pin id="214" dir="0" index="7" bw="32" slack="0"/>
<pin id="215" dir="0" index="8" bw="32" slack="0"/>
<pin id="216" dir="0" index="9" bw="32" slack="0"/>
<pin id="217" dir="0" index="10" bw="32" slack="0"/>
<pin id="218" dir="0" index="11" bw="32" slack="0"/>
<pin id="219" dir="0" index="12" bw="32" slack="0"/>
<pin id="220" dir="0" index="13" bw="32" slack="0"/>
<pin id="221" dir="0" index="14" bw="32" slack="0"/>
<pin id="222" dir="0" index="15" bw="32" slack="0"/>
<pin id="223" dir="0" index="16" bw="32" slack="0"/>
<pin id="224" dir="0" index="17" bw="32" slack="0"/>
<pin id="225" dir="0" index="18" bw="32" slack="0"/>
<pin id="226" dir="0" index="19" bw="32" slack="0"/>
<pin id="227" dir="0" index="20" bw="32" slack="0"/>
<pin id="228" dir="0" index="21" bw="32" slack="0"/>
<pin id="229" dir="0" index="22" bw="32" slack="0"/>
<pin id="230" dir="0" index="23" bw="32" slack="0"/>
<pin id="231" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_writeData_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="4"/>
<pin id="259" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/5 "/>
</bind>
</comp>

<comp id="263" class="1005" name="D_output_AXI_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D_output_AXI_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="D_input_AXI_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D_input_AXI_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="C_AXI_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_AXI_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="B_AXI_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_AXI_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="A_AXI_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_AXI_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="D_output_AXI_c_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="D_output_AXI_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="234"><net_src comp="182" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="236"><net_src comp="176" pin="2"/><net_sink comp="206" pin=4"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="238"><net_src comp="170" pin="2"/><net_sink comp="206" pin=6"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="206" pin=7"/></net>

<net id="240"><net_src comp="164" pin="2"/><net_sink comp="206" pin=8"/></net>

<net id="241"><net_src comp="102" pin="1"/><net_sink comp="206" pin=9"/></net>

<net id="242"><net_src comp="106" pin="1"/><net_sink comp="206" pin=10"/></net>

<net id="243"><net_src comp="110" pin="1"/><net_sink comp="206" pin=11"/></net>

<net id="244"><net_src comp="114" pin="1"/><net_sink comp="206" pin=12"/></net>

<net id="245"><net_src comp="118" pin="1"/><net_sink comp="206" pin=13"/></net>

<net id="246"><net_src comp="122" pin="1"/><net_sink comp="206" pin=14"/></net>

<net id="247"><net_src comp="126" pin="1"/><net_sink comp="206" pin=15"/></net>

<net id="248"><net_src comp="130" pin="1"/><net_sink comp="206" pin=16"/></net>

<net id="249"><net_src comp="134" pin="1"/><net_sink comp="206" pin=17"/></net>

<net id="250"><net_src comp="138" pin="1"/><net_sink comp="206" pin=18"/></net>

<net id="251"><net_src comp="142" pin="1"/><net_sink comp="206" pin=19"/></net>

<net id="252"><net_src comp="146" pin="1"/><net_sink comp="206" pin=20"/></net>

<net id="253"><net_src comp="150" pin="1"/><net_sink comp="206" pin=21"/></net>

<net id="254"><net_src comp="158" pin="2"/><net_sink comp="206" pin=22"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="158" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="206" pin=22"/></net>

<net id="271"><net_src comp="164" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="206" pin=8"/></net>

<net id="276"><net_src comp="170" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="206" pin=6"/></net>

<net id="281"><net_src comp="176" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="286"><net_src comp="182" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="291"><net_src comp="98" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="206" pin=23"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="255" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem4 | {5 6 }
 - Input state : 
	Port: kernel_2mm_wrapper : gmem0 | {1 2 }
	Port: kernel_2mm_wrapper : gmem1 | {1 2 }
	Port: kernel_2mm_wrapper : gmem2 | {1 2 }
	Port: kernel_2mm_wrapper : gmem3 | {1 2 }
	Port: kernel_2mm_wrapper : A_AXI | {1 }
	Port: kernel_2mm_wrapper : B_AXI | {1 }
	Port: kernel_2mm_wrapper : C_AXI | {1 }
	Port: kernel_2mm_wrapper : D_input_AXI | {1 }
	Port: kernel_2mm_wrapper : D_output_AXI | {1 }
  - Chain level:
	State 1
		StgValue_27 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |     grp_kernel_2mm_fu_188     |    17   |    52   |  63.684 |   5354  |   1423  |
|   call   |     grp_readData32_fu_206     |    0    |    0    |  7.076  |   878   |   837   |
|          |      grp_writeData_fu_255     |    0    |    0    |  5.307  |   192   |   161   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          | D_output_AXI_read_read_fu_158 |    0    |    0    |    0    |    0    |    0    |
|          |  D_input_AXI_read_read_fu_164 |    0    |    0    |    0    |    0    |    0    |
|   read   |     C_AXI_read_read_fu_170    |    0    |    0    |    0    |    0    |    0    |
|          |     B_AXI_read_read_fu_176    |    0    |    0    |    0    |    0    |    0    |
|          |     A_AXI_read_read_fu_182    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    17   |    52   |  76.067 |   6424  |   2421  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|   A_0  |    1   |    0   |    0   |
|   A_1  |    1   |    0   |    0   |
|   B_0  |    1   |    0   |    0   |
|   B_1  |    1   |    0   |    0   |
|   C_0  |    1   |    0   |    0   |
|   C_1  |    1   |    0   |    0   |
|   C_2  |    1   |    0   |    0   |
|   C_3  |    1   |    0   |    0   |
|   C_4  |    1   |    0   |    0   |
|   C_5  |    1   |    0   |    0   |
|   C_6  |    1   |    0   |    0   |
|   C_7  |    1   |    0   |    0   |
|    D   |    1   |    0   |    0   |
|D_output|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   14   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    A_AXI_read_reg_283   |   32   |
|    B_AXI_read_reg_278   |   32   |
|    C_AXI_read_reg_273   |   32   |
| D_input_AXI_read_reg_268|   32   |
|  D_output_AXI_c_reg_288 |   32   |
|D_output_AXI_read_reg_263|   32   |
+-------------------------+--------+
|          Total          |   192  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_readData32_fu_206 |  p2  |   2  |  32  |   64   ||    9    |
| grp_readData32_fu_206 |  p4  |   2  |  32  |   64   ||    9    |
| grp_readData32_fu_206 |  p6  |   2  |  32  |   64   ||    9    |
| grp_readData32_fu_206 |  p8  |   2  |  32  |   64   ||    9    |
| grp_readData32_fu_206 |  p22 |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   320  ||  8.845  ||    45   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   17   |   52   |   76   |  6424  |  2421  |
|   Memory  |   14   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   31   |   52   |   84   |  6616  |  2466  |
+-----------+--------+--------+--------+--------+--------+
