// Seed: 1666806849
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  logic id_4 = 1;
  assign id_1 = 1;
  logic id_5;
  assign id_5 = id_4;
  initial begin
    id_3 = 1;
  end
endmodule
