#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17fdb50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17f5f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1832f00 .functor NOT 1, L_0x18345b0, C4<0>, C4<0>, C4<0>;
L_0x1834310 .functor XOR 1, L_0x18341b0, L_0x1834270, C4<0>, C4<0>;
L_0x18344a0 .functor XOR 1, L_0x1834310, L_0x18343d0, C4<0>, C4<0>;
v0x1832230_0 .net *"_ivl_10", 0 0, L_0x18343d0;  1 drivers
v0x1832330_0 .net *"_ivl_12", 0 0, L_0x18344a0;  1 drivers
v0x1832410_0 .net *"_ivl_2", 0 0, L_0x18340f0;  1 drivers
v0x1832500_0 .net *"_ivl_4", 0 0, L_0x18341b0;  1 drivers
v0x18325e0_0 .net *"_ivl_6", 0 0, L_0x1834270;  1 drivers
v0x1832710_0 .net *"_ivl_8", 0 0, L_0x1834310;  1 drivers
v0x18327f0_0 .var "clk", 0 0;
v0x1832890_0 .var/2u "stats1", 159 0;
v0x1832950_0 .var/2u "strobe", 0 0;
v0x1832aa0_0 .net "tb_match", 0 0, L_0x18345b0;  1 drivers
v0x1832b60_0 .net "tb_mismatch", 0 0, L_0x1832f00;  1 drivers
v0x1832c20_0 .net "x", 0 0, v0x182faa0_0;  1 drivers
v0x1832cc0_0 .net "y", 0 0, v0x182fb60_0;  1 drivers
v0x1832d60_0 .net "z_dut", 0 0, L_0x1833f90;  1 drivers
v0x1832e30_0 .net "z_ref", 0 0, L_0x1833070;  1 drivers
L_0x18340f0 .concat [ 1 0 0 0], L_0x1833070;
L_0x18341b0 .concat [ 1 0 0 0], L_0x1833070;
L_0x1834270 .concat [ 1 0 0 0], L_0x1833f90;
L_0x18343d0 .concat [ 1 0 0 0], L_0x1833070;
L_0x18345b0 .cmp/eeq 1, L_0x18340f0, L_0x18344a0;
S_0x17fc190 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x17f5f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1832fd0 .functor NOT 1, v0x182fb60_0, C4<0>, C4<0>, C4<0>;
L_0x1833070 .functor OR 1, v0x182faa0_0, L_0x1832fd0, C4<0>, C4<0>;
v0x17ff030_0 .net *"_ivl_0", 0 0, L_0x1832fd0;  1 drivers
v0x17ff0d0_0 .net "x", 0 0, v0x182faa0_0;  alias, 1 drivers
v0x182f5a0_0 .net "y", 0 0, v0x182fb60_0;  alias, 1 drivers
v0x182f640_0 .net "z", 0 0, L_0x1833070;  alias, 1 drivers
S_0x182f780 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x17f5f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x182f9c0_0 .net "clk", 0 0, v0x18327f0_0;  1 drivers
v0x182faa0_0 .var "x", 0 0;
v0x182fb60_0 .var "y", 0 0;
E_0x17db1d0 .event negedge, v0x182f9c0_0;
E_0x17dd650/0 .event negedge, v0x182f9c0_0;
E_0x17dd650/1 .event posedge, v0x182f9c0_0;
E_0x17dd650 .event/or E_0x17dd650/0, E_0x17dd650/1;
S_0x182fc00 .scope module, "top_module1" "top_module" 3 76, 4 16 0, S_0x17f5f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1833e90 .functor OR 1, L_0x18332d0, L_0x18337f0, C4<0>, C4<0>;
L_0x1833f00 .functor AND 1, L_0x1833490, L_0x1833b40, C4<1>, C4<1>;
L_0x1833f90 .functor XOR 1, L_0x1833e90, L_0x1833f00, C4<0>, C4<0>;
v0x1831930_0 .net "x", 0 0, v0x182faa0_0;  alias, 1 drivers
v0x18319d0_0 .net "y", 0 0, v0x182fb60_0;  alias, 1 drivers
v0x1831a90_0 .net "z", 0 0, L_0x1833f90;  alias, 1 drivers
v0x1831b30_0 .net "z_a1", 0 0, L_0x18332d0;  1 drivers
v0x1831c00_0 .net "z_a2", 0 0, L_0x1833490;  1 drivers
v0x1831cf0_0 .net "z_and", 0 0, L_0x1833f00;  1 drivers
v0x1831d90_0 .net "z_b1", 0 0, L_0x18337f0;  1 drivers
v0x1831e60_0 .net "z_b2", 0 0, L_0x1833b40;  1 drivers
v0x1831f30_0 .net "z_or", 0 0, L_0x1833e90;  1 drivers
S_0x182fde0 .scope module, "A1" "A" 4 25, 4 1 0, S_0x182fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1833240 .functor XOR 1, v0x182faa0_0, v0x182fb60_0, C4<0>, C4<0>;
L_0x18332d0 .functor AND 1, L_0x1833240, v0x182faa0_0, C4<1>, C4<1>;
v0x1830050_0 .net *"_ivl_0", 0 0, L_0x1833240;  1 drivers
v0x1830150_0 .net "x", 0 0, v0x182faa0_0;  alias, 1 drivers
v0x1830260_0 .net "y", 0 0, v0x182fb60_0;  alias, 1 drivers
v0x1830350_0 .net "z", 0 0, L_0x18332d0;  alias, 1 drivers
S_0x1830450 .scope module, "A2" "A" 4 26, 4 1 0, S_0x182fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1833400 .functor XOR 1, v0x182faa0_0, v0x182fb60_0, C4<0>, C4<0>;
L_0x1833490 .functor AND 1, L_0x1833400, v0x182faa0_0, C4<1>, C4<1>;
v0x18306a0_0 .net *"_ivl_0", 0 0, L_0x1833400;  1 drivers
v0x18307a0_0 .net "x", 0 0, v0x182faa0_0;  alias, 1 drivers
v0x1830860_0 .net "y", 0 0, v0x182fb60_0;  alias, 1 drivers
v0x1830900_0 .net "z", 0 0, L_0x1833490;  alias, 1 drivers
S_0x1830a00 .scope module, "B1" "B" 4 29, 4 8 0, S_0x182fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x18335c0 .functor NOT 1, v0x182fb60_0, C4<0>, C4<0>, C4<0>;
L_0x1833650 .functor OR 1, v0x182faa0_0, v0x182fb60_0, C4<0>, C4<0>;
L_0x18336e0 .functor AND 1, L_0x18335c0, L_0x1833650, C4<1>, C4<1>;
L_0x18337f0 .functor OR 1, v0x182faa0_0, L_0x18336e0, C4<0>, C4<0>;
v0x1830c80_0 .net *"_ivl_0", 0 0, L_0x18335c0;  1 drivers
v0x1830d60_0 .net *"_ivl_3", 0 0, L_0x1833650;  1 drivers
v0x1830e20_0 .net *"_ivl_5", 0 0, L_0x18336e0;  1 drivers
v0x1830ef0_0 .net "x", 0 0, v0x182faa0_0;  alias, 1 drivers
v0x1830f90_0 .net "y", 0 0, v0x182fb60_0;  alias, 1 drivers
v0x18310c0_0 .net "z", 0 0, L_0x18337f0;  alias, 1 drivers
S_0x1831200 .scope module, "B2" "B" 4 30, 4 8 0, S_0x182fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1833930 .functor NOT 1, v0x182fb60_0, C4<0>, C4<0>, C4<0>;
L_0x18339a0 .functor OR 1, v0x182faa0_0, v0x182fb60_0, C4<0>, C4<0>;
L_0x1833a30 .functor AND 1, L_0x1833930, L_0x18339a0, C4<1>, C4<1>;
L_0x1833b40 .functor OR 1, v0x182faa0_0, L_0x1833a30, C4<0>, C4<0>;
v0x1831400_0 .net *"_ivl_0", 0 0, L_0x1833930;  1 drivers
v0x1831500_0 .net *"_ivl_3", 0 0, L_0x18339a0;  1 drivers
v0x18315c0_0 .net *"_ivl_5", 0 0, L_0x1833a30;  1 drivers
v0x1831660_0 .net "x", 0 0, v0x182faa0_0;  alias, 1 drivers
v0x1831700_0 .net "y", 0 0, v0x182fb60_0;  alias, 1 drivers
v0x18317f0_0 .net "z", 0 0, L_0x1833b40;  alias, 1 drivers
S_0x1832080 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x17f5f30;
 .timescale -12 -12;
E_0x17dd790 .event anyedge, v0x1832950_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1832950_0;
    %nor/r;
    %assign/vec4 v0x1832950_0, 0;
    %wait E_0x17dd790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x182f780;
T_1 ;
    %wait E_0x17dd650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x182fb60_0, 0;
    %assign/vec4 v0x182faa0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x182f780;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17db1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x17f5f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18327f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1832950_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17f5f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x18327f0_0;
    %inv;
    %store/vec4 v0x18327f0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x17f5f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x182f9c0_0, v0x1832b60_0, v0x1832c20_0, v0x1832cc0_0, v0x1832e30_0, v0x1832d60_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17f5f30;
T_6 ;
    %load/vec4 v0x1832890_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1832890_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1832890_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1832890_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1832890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1832890_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1832890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x17f5f30;
T_7 ;
    %wait E_0x17dd650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1832890_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1832890_0, 4, 32;
    %load/vec4 v0x1832aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1832890_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1832890_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1832890_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1832890_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1832e30_0;
    %load/vec4 v0x1832e30_0;
    %load/vec4 v0x1832d60_0;
    %xor;
    %load/vec4 v0x1832e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1832890_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1832890_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1832890_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1832890_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/mt2015_q4/iter5/response0/top_module.sv";
