
*** Running vivado
    with args -log FFT_Control_3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source FFT_Control_3.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FFT_Control_3.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/Design/IP_Core/FFT/FFT/FFT.dcp' for cell 'FFT_inst0'
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/imports/4.Library/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/imports/4.Library/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/Design/IP_Core/FFT/FFT/FFT.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 521.598 ; gain = 271.105
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 531.578 ; gain = 9.980
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1ba7a934f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fd94f36e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 969.898 ; gain = 0.004

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 232 cells.
Phase 2 Constant propagation | Checksum: 1ab942f51

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 969.898 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 322 unconnected nets.
INFO: [Opt 31-11] Eliminated 147 unconnected cells.
Phase 3 Sweep | Checksum: 29b8da338

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.661 . Memory (MB): peak = 969.898 ; gain = 0.004

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 4 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 172fd6011

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.926 . Memory (MB): peak = 969.898 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 969.898 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 172fd6011

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 969.898 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 172fd6011

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1119.324 ; gain = 0.000
Ending Power Optimization Task | Checksum: 172fd6011

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.324 ; gain = 149.426
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1119.324 ; gain = 597.727
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1119.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.runs/impl_2/FFT_Control_3_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.runs/impl_2/FFT_Control_3_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus s_axis_data_tdata are not locked:  's_axis_data_tdata[31]'  's_axis_data_tdata[30]'  's_axis_data_tdata[15]'  's_axis_data_tdata[14]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 27e9572d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 2ecdc0aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 2ecdc0aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.324 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2ecdc0aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 951aad86

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 951aad86

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 180518f5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b61a99ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b61a99ef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1802767b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c847d72b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19e143224

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19e143224

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19e143224

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.316. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25d0b9276

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 25d0b9276

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25d0b9276

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25d0b9276

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 26533c6a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26533c6a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000
Ending Placer Task | Checksum: 1bd6e5b05

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.324 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1119.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.runs/impl_2/FFT_Control_3_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1119.324 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1119.324 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.324 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus s_axis_data_tdata[31:0] are not locked:  s_axis_data_tdata[31] s_axis_data_tdata[30] s_axis_data_tdata[15] s_axis_data_tdata[14]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f3a6ceab ConstDB: 0 ShapeSum: c9c78c5a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: db5b3b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.035 ; gain = 3.711

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: db5b3b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.035 ; gain = 3.711

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: db5b3b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1124.211 ; gain = 4.887

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: db5b3b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1124.211 ; gain = 4.887
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 182538305

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1127.746 ; gain = 8.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.444 | TNS=0.000  | WHS=-0.239 | THS=-35.466|

Phase 2 Router Initialization | Checksum: 207f2e59f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 109e046c4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21c5e3319

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.524 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e6ce9081

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1013142db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.524 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 134d90942

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871
Phase 4 Rip-up And Reroute | Checksum: 134d90942

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18d9f8496

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.524 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18d9f8496

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18d9f8496

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871
Phase 5 Delay and Skew Optimization | Checksum: 18d9f8496

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1251d27bb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.524 | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1affa36e6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871
Phase 6 Post Hold Fix | Checksum: 1affa36e6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.519094 %
  Global Horizontal Routing Utilization  = 0.513795 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cc6acefd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cc6acefd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1834e00ba

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.195 ; gain = 14.871

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.524 | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1834e00ba

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.195 ; gain = 14.871
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.195 ; gain = 14.871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1134.195 ; gain = 14.871
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1134.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.runs/impl_2/FFT_Control_3_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.runs/impl_2/FFT_Control_3_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.runs/impl_2/FFT_Control_3_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file FFT_Control_3_power_routed.rpt -pb FFT_Control_3_power_summary_routed.pb -rpx FFT_Control_3_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Jul 26 10:50:33 2018...
