// Seed: 3610197695
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  module_2 modCall_1 (
      id_4,
      id_1
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd82
) (
    input supply1 _id_0[id_0  .  id_0 : id_0]
);
  logic id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  supply1 [1 : id_0] id_3 = id_2, id_4 = -1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  integer id_4;
endmodule
