/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xbip_dsp48_wrapper_v3_0_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xbip_dsp48_wrapper_v3_0_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/xbip_dsp48_wrapper_v3_0_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work xbip_dsp48_wrapper_v3_0_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.lin64.cmf
