<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     264, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   5026, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   4393, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   4991, user inline pragmas are applied</column>
            <column name="">(4) simplification,   4991, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 134010 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   6656, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   6656, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   6656, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   7876, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   6656, loop and instruction simplification</column>
            <column name="">(2) parallelization,   6656, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   6656, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   6656, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   7865, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   7911, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel" col1="3mm.cpp:115" col2="264" col3="4991" col4="7876" col5="6656" col6="7911">
                    <row id="1" col0="mm1" col1="3mm.cpp:16" col2="82" col3="1554" col4="1930" col5="1550" col6="1756"/>
                    <row id="2" col0="mm2" col1="3mm.cpp:49" col2="82" col3="1714" col4="3181" col5="2761" col6="2987"/>
                    <row id="3" col0="mm3" col1="3mm.cpp:82" col2="82" col3="1714" col4="2130" col5="1710" col6="1726"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

