Timing Analyzer report for dvi_transmitter_top
Sun Jul 30 11:12:29 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'sys_rst_n'
 14. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'sys_rst_n'
 18. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'sys_rst_n'
 20. Slow 1200mV 85C Model Removal: 'sys_rst_n'
 21. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'sys_rst_n'
 31. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'sys_rst_n'
 35. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'sys_rst_n'
 37. Slow 1200mV 0C Model Removal: 'sys_rst_n'
 38. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'sys_rst_n'
 47. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'sys_rst_n'
 51. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'sys_rst_n'
 53. Fast 1200mV 0C Model Removal: 'sys_rst_n'
 54. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Output Ports
 71. Unconstrained Output Ports
 72. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; dvi_transmitter_top                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.0%      ;
;     Processors 3-12        ;   0.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.333 ; 75.0 MHz   ; 0.000 ; 6.666  ; 50.00      ; 2         ; 3           ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.666  ; 375.09 MHz ; 0.000 ; 1.333  ; 50.00      ; 2         ; 15          ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
; sys_rst_n                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_rst_n }                                                ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                       ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 103.15 MHz  ; 103.15 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 422.65 MHz  ; 402.09 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 1041.67 MHz ; 250.0 MHz       ; sys_rst_n                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.209 ; -188.837      ;
; sys_rst_n                                                ; 0.040  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.300  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; sys_rst_n                                                ; 0.501 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.900 ; -89.154       ;
; sys_rst_n                                                ; 2.802  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_rst_n                                                ; -3.842 ; -7.684        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.354  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_rst_n                                                ; -3.000 ; -5.974        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.179  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.360  ; 0.000         ;
; sys_clk                                                  ; 9.934  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                              ;
+--------+-----------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -3.209 ; sys_rst_n ; video_display:u_video_display|block_x[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 3.131      ;
; -3.209 ; sys_rst_n ; video_display:u_video_display|block_x[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 3.131      ;
; -3.209 ; sys_rst_n ; video_display:u_video_display|block_x[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 3.131      ;
; -3.209 ; sys_rst_n ; video_display:u_video_display|block_x[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 3.131      ;
; -3.209 ; sys_rst_n ; video_display:u_video_display|block_x[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 3.131      ;
; -3.209 ; sys_rst_n ; video_display:u_video_display|block_x[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 3.131      ;
; -3.209 ; sys_rst_n ; video_display:u_video_display|block_x[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 3.131      ;
; -3.209 ; sys_rst_n ; video_display:u_video_display|block_x[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 3.131      ;
; -3.209 ; sys_rst_n ; video_display:u_video_display|block_x[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 3.131      ;
; -3.089 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 3.012      ;
; -3.089 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 3.012      ;
; -3.089 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 3.012      ;
; -3.089 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 3.012      ;
; -3.031 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[12]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[21]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[11]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[13]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[14]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[15]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[16]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[17]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[18]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[19]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.031 ; sys_rst_n ; video_display:u_video_display|div_cnt[20]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.954      ;
; -3.000 ; sys_rst_n ; video_display:u_video_display|block_x[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.922      ;
; -3.000 ; sys_rst_n ; video_display:u_video_display|block_x[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.922      ;
; -3.000 ; sys_rst_n ; video_display:u_video_display|block_x[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.922      ;
; -3.000 ; sys_rst_n ; video_display:u_video_display|block_x[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.922      ;
; -3.000 ; sys_rst_n ; video_display:u_video_display|block_x[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.922      ;
; -3.000 ; sys_rst_n ; video_display:u_video_display|block_x[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.922      ;
; -3.000 ; sys_rst_n ; video_display:u_video_display|block_x[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.922      ;
; -3.000 ; sys_rst_n ; video_display:u_video_display|block_x[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.922      ;
; -3.000 ; sys_rst_n ; video_display:u_video_display|block_x[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.922      ;
; -2.903 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.826      ;
; -2.903 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.826      ;
; -2.903 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.826      ;
; -2.903 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.826      ;
; -2.883 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.806      ;
; -2.883 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.806      ;
; -2.883 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.806      ;
; -2.883 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.806      ;
; -2.857 ; sys_rst_n ; video_display:u_video_display|h_direct       ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.779      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[12]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[21]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[11]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[13]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[14]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[15]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[16]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[17]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[18]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[19]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.836 ; sys_rst_n ; video_display:u_video_display|div_cnt[20]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.759      ;
; -2.712 ; sys_rst_n ; video_display:u_video_display|h_direct       ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.634      ;
; -2.645 ; sys_rst_n ; video_display:u_video_display|pixel_data[0]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.567      ;
; -2.631 ; sys_rst_n ; video_display:u_video_display|pixel_data[10] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.553      ;
; -2.613 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[1]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 3.012      ;
; -2.613 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[0]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 3.012      ;
; -2.613 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[5]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 3.012      ;
; -2.613 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[2]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 3.012      ;
; -2.613 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[3]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 3.012      ;
; -2.613 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[4]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 3.012      ;
; -2.613 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[6]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 3.012      ;
; -2.511 ; sys_rst_n ; video_display:u_video_display|pixel_data[0]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.433      ;
; -2.511 ; sys_rst_n ; video_display:u_video_display|pixel_data[10] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.010     ; 2.433      ;
; -2.509 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[5]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.471      ; 2.912      ;
; -2.509 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[0]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.471      ; 2.912      ;
; -2.509 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[1]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.471      ; 2.912      ;
; -2.509 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[2]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.471      ; 2.912      ;
; -2.509 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[3]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.471      ; 2.912      ;
; -2.509 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[4]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.471      ; 2.912      ;
; -2.509 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[6]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.471      ; 2.912      ;
; -2.495 ; sys_rst_n ; video_display:u_video_display|div_cnt[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.418      ;
; -2.495 ; sys_rst_n ; video_display:u_video_display|div_cnt[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.418      ;
; -2.495 ; sys_rst_n ; video_display:u_video_display|div_cnt[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.418      ;
; -2.495 ; sys_rst_n ; video_display:u_video_display|div_cnt[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.009     ; 2.418      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[3]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[5]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_y[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_x[3]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.441 ; sys_rst_n ; video_display:u_video_display|block_x[5]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.470      ; 2.843      ;
; -2.427 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[1]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 2.826      ;
; -2.427 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[0]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 2.826      ;
; -2.427 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[5]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 2.826      ;
; -2.427 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[2]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 2.826      ;
; -2.427 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[3]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 2.826      ;
; -2.427 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[4]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 2.826      ;
; -2.427 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[6]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.467      ; 2.826      ;
+--------+-----------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_rst_n'                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.040 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; sys_rst_n    ; sys_rst_n   ; 1.000        ; -0.081     ; 0.880      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.300 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.080     ; 1.829      ;
; 0.304 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.085     ; 2.278      ;
; 0.304 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.085     ; 2.278      ;
; 0.331 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.080     ; 1.798      ;
; 0.364 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 2.089      ;
; 0.457 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.996      ;
; 0.481 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.085     ; 2.101      ;
; 0.481 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.085     ; 2.101      ;
; 0.494 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 2.091      ;
; 0.494 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 2.091      ;
; 0.495 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 2.090      ;
; 0.601 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.085     ; 1.981      ;
; 0.653 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.075     ; 1.481      ;
; 0.670 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.077     ; 1.462      ;
; 0.671 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.914      ;
; 0.671 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.914      ;
; 0.672 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.913      ;
; 0.679 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.452      ;
; 0.698 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.085     ; 1.884      ;
; 0.698 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.085     ; 1.884      ;
; 0.701 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.077     ; 1.431      ;
; 0.704 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.075     ; 1.430      ;
; 0.710 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.421      ;
; 0.787 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.799      ;
; 0.787 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.799      ;
; 0.788 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.798      ;
; 0.789 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.797      ;
; 0.789 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.797      ;
; 0.789 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.797      ;
; 0.791 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.795      ;
; 0.791 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.795      ;
; 0.792 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.794      ;
; 0.793 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.793      ;
; 0.793 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.793      ;
; 0.793 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.793      ;
; 0.839 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.079     ; 1.616      ;
; 0.840 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.179     ; 1.648      ;
; 0.850 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.076     ; 1.608      ;
; 0.851 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.605      ;
; 0.856 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.729      ;
; 0.856 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.729      ;
; 0.857 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.728      ;
; 0.895 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.597      ;
; 0.896 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.596      ;
; 0.896 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.596      ;
; 0.899 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.593      ;
; 0.899 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.593      ;
; 0.912 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.673      ;
; 0.930 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.076     ; 1.528      ;
; 0.930 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.079     ; 1.525      ;
; 0.940 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.516      ;
; 0.943 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.549      ;
; 0.946 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.546      ;
; 0.950 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.542      ;
; 0.959 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.533      ;
; 0.959 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.533      ;
; 0.963 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.175     ; 1.529      ;
; 0.964 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.622      ;
; 0.964 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.622      ;
; 0.965 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.179     ; 1.523      ;
; 0.965 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.621      ;
; 0.966 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.620      ;
; 0.966 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.620      ;
; 0.966 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.620      ;
; 0.968 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.617      ;
; 0.968 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.618      ;
; 0.968 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.618      ;
; 0.969 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.617      ;
; 0.970 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.616      ;
; 0.970 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.616      ;
; 0.970 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.616      ;
; 0.974 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.611      ;
; 0.976 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.609      ;
; 0.979 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.606      ;
; 0.995 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.590      ;
; 0.999 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.586      ;
; 1.001 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.584      ;
; 1.012 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.573      ;
; 1.016 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.569      ;
; 1.018 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.567      ;
; 1.025 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.560      ;
; 1.069 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.176     ; 1.422      ;
; 1.070 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.176     ; 1.421      ;
; 1.070 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.176     ; 1.421      ;
; 1.076 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.084     ; 1.507      ;
; 1.084 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.501      ;
; 1.085 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.500      ;
; 1.086 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.499      ;
; 1.088 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 1.497      ;
; 1.101 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.485      ;
; 1.103 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.483      ;
; 1.103 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.483      ;
; 1.103 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.483      ;
; 1.104 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.482      ;
; 1.105 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.481      ;
; 1.106 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.480      ;
; 1.106 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.480      ;
; 1.107 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.479      ;
; 1.108 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.478      ;
; 1.108 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.478      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.434 ; video_display:u_video_display|v_direct                           ; video_display:u_video_display|v_direct                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.443 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 1.692      ;
; 0.443 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 1.692      ;
; 0.443 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 1.692      ;
; 0.443 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 1.692      ;
; 0.452 ; video_display:u_video_display|h_direct                           ; video_display:u_video_display|h_direct                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.454 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.542 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 1.791      ;
; 0.542 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 1.791      ;
; 0.542 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 1.791      ;
; 0.542 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 1.791      ;
; 0.675 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.967      ;
; 0.675 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.967      ;
; 0.676 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.968      ;
; 0.676 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.968      ;
; 0.698 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q       ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.705 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.997      ;
; 0.710 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.741 ; video_display:u_video_display|div_cnt[1]                         ; video_display:u_video_display|div_cnt[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742 ; video_display:u_video_display|block_y[9]                         ; video_display:u_video_display|block_y[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.056      ;
; 0.743 ; video_display:u_video_display|block_y[7]                         ; video_display:u_video_display|block_y[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.057      ;
; 0.744 ; video_display:u_video_display|block_y[10]                        ; video_display:u_video_display|block_y[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.058      ;
; 0.744 ; video_display:u_video_display|block_y[4]                         ; video_display:u_video_display|block_y[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.058      ;
; 0.744 ; video_display:u_video_display|block_y[2]                         ; video_display:u_video_display|block_y[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.058      ;
; 0.744 ; video_display:u_video_display|div_cnt[7]                         ; video_display:u_video_display|div_cnt[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; video_display:u_video_display|div_cnt[9]                         ; video_display:u_video_display|div_cnt[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; video_driver:u_video_driver|cnt_v[5]                             ; video_driver:u_video_driver|cnt_v[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; video_driver:u_video_driver|cnt_v[2]                             ; video_driver:u_video_driver|cnt_v[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; video_display:u_video_display|div_cnt[8]                         ; video_display:u_video_display|div_cnt[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; video_driver:u_video_driver|cnt_v[6]                             ; video_driver:u_video_driver|cnt_v[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.059      ;
; 0.749 ; video_driver:u_video_driver|cnt_h[1]                             ; video_driver:u_video_driver|cnt_h[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.063      ;
; 0.749 ; video_driver:u_video_driver|cnt_h[5]                             ; video_driver:u_video_driver|cnt_h[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.063      ;
; 0.750 ; video_display:u_video_display|div_cnt[5]                         ; video_display:u_video_display|div_cnt[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.063      ;
; 0.750 ; video_display:u_video_display|div_cnt[6]                         ; video_display:u_video_display|div_cnt[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.063      ;
; 0.751 ; video_display:u_video_display|div_cnt[3]                         ; video_display:u_video_display|div_cnt[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.064      ;
; 0.751 ; video_driver:u_video_driver|cnt_h[6]                             ; video_driver:u_video_driver|cnt_h[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.065      ;
; 0.752 ; video_display:u_video_display|div_cnt[13]                        ; video_display:u_video_display|div_cnt[13]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; video_display:u_video_display|div_cnt[2]                         ; video_display:u_video_display|div_cnt[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.066      ;
; 0.753 ; video_display:u_video_display|div_cnt[4]                         ; video_display:u_video_display|div_cnt[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.066      ;
; 0.753 ; video_display:u_video_display|div_cnt[14]                        ; video_display:u_video_display|div_cnt[14]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; video_display:u_video_display|div_cnt[15]                        ; video_display:u_video_display|div_cnt[15]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; video_driver:u_video_driver|cnt_v[4]                             ; video_driver:u_video_driver|cnt_v[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.067      ;
; 0.755 ; video_display:u_video_display|div_cnt[19]                        ; video_display:u_video_display|div_cnt[19]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; video_driver:u_video_driver|cnt_h[3]                             ; video_driver:u_video_driver|cnt_h[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.070      ;
; 0.757 ; video_display:u_video_display|div_cnt[18]                        ; video_display:u_video_display|div_cnt[18]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[0]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.006      ;
; 0.757 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[1]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.006      ;
; 0.757 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[9]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.006      ;
; 0.757 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[2]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.006      ;
; 0.757 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[4]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.006      ;
; 0.757 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[6]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.006      ;
; 0.757 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[7]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.006      ;
; 0.757 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[8]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.006      ;
; 0.757 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[10]                     ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 2.006      ;
; 0.758 ; video_driver:u_video_driver|cnt_v[1]                             ; video_driver:u_video_driver|cnt_v[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.071      ;
; 0.758 ; video_driver:u_video_driver|cnt_v[3]                             ; video_driver:u_video_driver|cnt_v[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.071      ;
; 0.758 ; video_driver:u_video_driver|cnt_h[2]                             ; video_driver:u_video_driver|cnt_h[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.072      ;
; 0.759 ; video_display:u_video_display|block_y[0]                         ; video_display:u_video_display|block_y[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.073      ;
; 0.759 ; video_driver:u_video_driver|cnt_h[4]                             ; video_driver:u_video_driver|cnt_h[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.073      ;
; 0.760 ; video_display:u_video_display|div_cnt[0]                         ; video_display:u_video_display|div_cnt[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.073      ;
; 0.762 ; video_display:u_video_display|div_cnt[10]                        ; video_display:u_video_display|div_cnt[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; video_display:u_video_display|div_cnt[11]                        ; video_display:u_video_display|div_cnt[11]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; video_display:u_video_display|div_cnt[17]                        ; video_display:u_video_display|div_cnt[17]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; video_display:u_video_display|block_x[6]                         ; video_display:u_video_display|block_x[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; video_display:u_video_display|div_cnt[16]                        ; video_display:u_video_display|div_cnt[16]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; video_driver:u_video_driver|cnt_v[7]                             ; video_driver:u_video_driver|cnt_v[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; video_driver:u_video_driver|cnt_h[7]                             ; video_driver:u_video_driver|cnt_h[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.767 ; video_display:u_video_display|block_x[10]                        ; video_display:u_video_display|block_x[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.061      ;
; 0.768 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.771 ; video_display:u_video_display|div_cnt[12]                        ; video_display:u_video_display|div_cnt[12]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; video_driver:u_video_driver|cnt_v[9]                             ; video_driver:u_video_driver|cnt_v[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; video_driver:u_video_driver|cnt_v[8]                             ; video_driver:u_video_driver|cnt_v[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; video_driver:u_video_driver|cnt_v[10]                            ; video_driver:u_video_driver|cnt_v[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; video_display:u_video_display|div_cnt[20]                        ; video_display:u_video_display|div_cnt[20]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; video_driver:u_video_driver|cnt_h[8]                             ; video_driver:u_video_driver|cnt_h[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; video_display:u_video_display|div_cnt[21]                        ; video_display:u_video_display|div_cnt[21]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.775 ; video_driver:u_video_driver|cnt_v[0]                             ; video_driver:u_video_driver|cnt_v[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.088      ;
; 0.776 ; video_driver:u_video_driver|cnt_h[10]                            ; video_driver:u_video_driver|cnt_h[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.785 ; video_display:u_video_display|block_x[0]                         ; video_display:u_video_display|block_x[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.079      ;
; 0.793 ; video_display:u_video_display|h_direct                           ; video_display:u_video_display|block_x[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.087      ;
; 0.810 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0] ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.102      ;
; 0.814 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.815 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.816 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.818 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.111      ;
; 0.820 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.113      ;
; 0.826 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.119      ;
; 0.828 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0] ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.120      ;
; 0.883 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.175      ;
; 0.883 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.175      ;
; 0.927 ; video_display:u_video_display|block_y[1]                         ; video_display:u_video_display|block_y[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.241      ;
; 0.938 ; video_display:u_video_display|block_y[6]                         ; video_display:u_video_display|block_y[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.252      ;
; 0.941 ; video_display:u_video_display|block_x[2]                         ; video_display:u_video_display|block_x[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.235      ;
; 0.948 ; video_display:u_video_display|block_x[9]                         ; video_display:u_video_display|block_x[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.242      ;
; 0.954 ; video_driver:u_video_driver|cnt_h[9]                             ; video_driver:u_video_driver|cnt_h[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.247      ;
; 0.955 ; video_display:u_video_display|block_y[8]                         ; video_display:u_video_display|block_y[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.269      ;
; 0.967 ; video_display:u_video_display|block_x[7]                         ; video_display:u_video_display|block_x[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.261      ;
; 0.993 ; video_display:u_video_display|v_direct                           ; video_display:u_video_display|block_y[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.346      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.500 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.519 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.812      ;
; 0.642 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.700 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.746 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.750 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.782 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.076      ;
; 0.787 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.084      ;
; 0.794 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.087      ;
; 0.823 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.185      ; 1.237      ;
; 0.826 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.118      ;
; 0.827 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.119      ;
; 0.828 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.120      ;
; 0.831 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.123      ;
; 0.832 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.124      ;
; 0.834 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.185      ; 1.248      ;
; 0.841 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.185      ; 1.255      ;
; 0.842 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.134      ;
; 0.843 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.135      ;
; 0.844 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.185      ; 1.258      ;
; 0.844 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.185      ; 1.258      ;
; 0.844 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.136      ;
; 0.845 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.185      ; 1.259      ;
; 0.845 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.137      ;
; 0.846 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.138      ;
; 0.864 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.185      ; 1.278      ;
; 0.979 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.271      ;
; 0.980 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.272      ;
; 0.981 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.273      ;
; 0.982 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.274      ;
; 0.982 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.274      ;
; 0.983 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.277      ;
; 0.983 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.275      ;
; 0.988 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.282      ;
; 0.993 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.285      ;
; 1.017 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.181      ; 1.427      ;
; 1.019 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.313      ;
; 1.027 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.320      ;
; 1.028 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.321      ;
; 1.028 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.321      ;
; 1.029 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.322      ;
; 1.030 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.323      ;
; 1.030 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.323      ;
; 1.031 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.324      ;
; 1.032 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.325      ;
; 1.032 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.325      ;
; 1.032 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.325      ;
; 1.033 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.326      ;
; 1.034 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.449      ;
; 1.037 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.452      ;
; 1.038 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.453      ;
; 1.041 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.456      ;
; 1.045 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.460      ;
; 1.048 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.463      ;
; 1.050 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.343      ;
; 1.092 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.507      ;
; 1.093 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.508      ;
; 1.096 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.511      ;
; 1.096 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.511      ;
; 1.097 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.186      ; 1.512      ;
; 1.108 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.181      ; 1.518      ;
; 1.110 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.399      ;
; 1.128 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.420      ;
; 1.131 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.423      ;
; 1.131 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.423      ;
; 1.132 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.424      ;
; 1.134 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.317      ;
; 1.134 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.136 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.320      ;
; 1.156 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.341      ;
; 1.157 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.449      ;
; 1.162 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.454      ;
; 1.163 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.455      ;
; 1.165 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.457      ;
; 1.170 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.462      ;
; 1.175 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.467      ;
; 1.177 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.469      ;
; 1.178 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.470      ;
; 1.182 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.474      ;
; 1.187 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.479      ;
; 1.190 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.373      ;
; 1.192 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.376      ;
; 1.192 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.485      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_rst_n'                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.501 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; sys_rst_n    ; sys_rst_n   ; 0.000        ; 0.081      ; 0.794      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -5.900 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.754     ; 2.078      ;
; -5.900 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.754     ; 2.078      ;
; -5.689 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.753     ; 1.868      ;
; -5.689 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.753     ; 1.868      ;
; -5.638 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.818      ;
; -5.638 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.818      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
; -5.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.752     ; 1.650      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sys_rst_n'                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 2.802 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 7.135      ; 4.235      ;
; 2.802 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 7.135      ; 4.235      ;
; 2.838 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 7.135      ; 4.199      ;
; 2.838 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 7.135      ; 4.199      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sys_rst_n'                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -3.842 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 7.521      ; 3.981      ;
; -3.842 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 7.521      ; 3.981      ;
; -3.810 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 7.521      ; 4.013      ;
; -3.810 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 7.521      ; 4.013      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.354 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.186     ; 1.500      ;
; 4.555 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.185     ; 1.702      ;
; 4.555 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.185     ; 1.702      ;
; 4.601 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.187     ; 1.746      ;
; 4.601 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.187     ; 1.746      ;
; 4.770 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.914      ;
; 4.770 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -3.188     ; 1.914      ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.040 ns




+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 110.25 MHz  ; 110.25 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 448.63 MHz  ; 402.09 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 1157.41 MHz ; 250.0 MHz       ; sys_rst_n                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.929 ; -170.632      ;
; sys_rst_n                                                ; 0.136  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.437  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.290 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; sys_rst_n                                                ; 0.470 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.352 ; -79.964       ;
; sys_rst_n                                                ; 2.472  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_rst_n                                                ; -3.443 ; -6.886        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.892  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_rst_n                                                ; -3.000 ; -5.974        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.179  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.337  ; 0.000         ;
; sys_clk                                                  ; 9.943  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                               ;
+--------+-----------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.929 ; sys_rst_n ; video_display:u_video_display|block_x[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.984      ;
; -2.929 ; sys_rst_n ; video_display:u_video_display|block_x[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.984      ;
; -2.929 ; sys_rst_n ; video_display:u_video_display|block_x[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.984      ;
; -2.929 ; sys_rst_n ; video_display:u_video_display|block_x[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.984      ;
; -2.929 ; sys_rst_n ; video_display:u_video_display|block_x[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.984      ;
; -2.929 ; sys_rst_n ; video_display:u_video_display|block_x[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.984      ;
; -2.929 ; sys_rst_n ; video_display:u_video_display|block_x[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.984      ;
; -2.929 ; sys_rst_n ; video_display:u_video_display|block_x[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.984      ;
; -2.929 ; sys_rst_n ; video_display:u_video_display|block_x[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.984      ;
; -2.819 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.874      ;
; -2.819 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.874      ;
; -2.819 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.874      ;
; -2.819 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.874      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[12]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[21]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[11]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[13]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[14]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[15]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[16]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[17]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[18]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[19]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.763 ; sys_rst_n ; video_display:u_video_display|div_cnt[20]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.818      ;
; -2.742 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.797      ;
; -2.742 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.797      ;
; -2.742 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.797      ;
; -2.742 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.797      ;
; -2.641 ; sys_rst_n ; video_display:u_video_display|block_x[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.696      ;
; -2.641 ; sys_rst_n ; video_display:u_video_display|block_x[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.696      ;
; -2.641 ; sys_rst_n ; video_display:u_video_display|block_x[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.696      ;
; -2.641 ; sys_rst_n ; video_display:u_video_display|block_x[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.696      ;
; -2.641 ; sys_rst_n ; video_display:u_video_display|block_x[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.696      ;
; -2.641 ; sys_rst_n ; video_display:u_video_display|block_x[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.696      ;
; -2.641 ; sys_rst_n ; video_display:u_video_display|block_x[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.696      ;
; -2.641 ; sys_rst_n ; video_display:u_video_display|block_x[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.696      ;
; -2.641 ; sys_rst_n ; video_display:u_video_display|block_x[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.696      ;
; -2.599 ; sys_rst_n ; video_display:u_video_display|h_direct       ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.654      ;
; -2.563 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.618      ;
; -2.563 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.618      ;
; -2.563 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.618      ;
; -2.563 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.618      ;
; -2.548 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.603      ;
; -2.548 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.603      ;
; -2.548 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.603      ;
; -2.548 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.603      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[12]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[21]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[11]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[13]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[14]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[15]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[16]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[17]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[18]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[19]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.499 ; sys_rst_n ; video_display:u_video_display|div_cnt[20]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.554      ;
; -2.379 ; sys_rst_n ; video_display:u_video_display|pixel_data[0]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 2.433      ;
; -2.371 ; sys_rst_n ; video_display:u_video_display|h_direct       ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.426      ;
; -2.371 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[1]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.874      ;
; -2.371 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[0]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.874      ;
; -2.371 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[5]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.874      ;
; -2.371 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[2]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.874      ;
; -2.371 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[3]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.874      ;
; -2.371 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[4]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.874      ;
; -2.371 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[6]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.874      ;
; -2.360 ; sys_rst_n ; video_display:u_video_display|pixel_data[10] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 2.414      ;
; -2.246 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[5]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.576      ; 2.755      ;
; -2.246 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[0]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.576      ; 2.755      ;
; -2.246 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[1]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.576      ; 2.755      ;
; -2.246 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[2]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.576      ; 2.755      ;
; -2.246 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[3]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.576      ; 2.755      ;
; -2.246 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[4]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.576      ; 2.755      ;
; -2.246 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[6]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.576      ; 2.755      ;
; -2.240 ; sys_rst_n ; video_display:u_video_display|div_cnt[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.295      ;
; -2.240 ; sys_rst_n ; video_display:u_video_display|div_cnt[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.295      ;
; -2.240 ; sys_rst_n ; video_display:u_video_display|div_cnt[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.295      ;
; -2.240 ; sys_rst_n ; video_display:u_video_display|div_cnt[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.122      ; 2.295      ;
; -2.209 ; sys_rst_n ; video_display:u_video_display|pixel_data[0]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 2.263      ;
; -2.209 ; sys_rst_n ; video_display:u_video_display|pixel_data[10] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 2.263      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[3]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[5]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_y[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_x[3]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.184 ; sys_rst_n ; video_display:u_video_display|block_x[5]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.575      ; 2.692      ;
; -2.115 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[1]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.618      ;
; -2.115 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[0]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.618      ;
; -2.115 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[5]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.618      ;
; -2.115 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[2]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.618      ;
; -2.115 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[3]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.618      ;
; -2.115 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[4]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.618      ;
; -2.115 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[6]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.570      ; 2.618      ;
+--------+-----------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_rst_n'                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; sys_rst_n    ; sys_rst_n   ; 1.000        ; -0.072     ; 0.794      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.437 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.080     ; 1.734      ;
; 0.458 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 2.132      ;
; 0.458 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 2.132      ;
; 0.477 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.080     ; 1.694      ;
; 0.485 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.975      ;
; 0.588 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.081     ; 1.872      ;
; 0.609 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.981      ;
; 0.609 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.981      ;
; 0.664 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.930      ;
; 0.664 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.930      ;
; 0.665 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.929      ;
; 0.689 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.901      ;
; 0.779 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.398      ;
; 0.790 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.800      ;
; 0.790 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.800      ;
; 0.794 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.076     ; 1.381      ;
; 0.803 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.077     ; 1.371      ;
; 0.815 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.779      ;
; 0.815 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.779      ;
; 0.816 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.778      ;
; 0.834 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.076     ; 1.341      ;
; 0.840 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.337      ;
; 0.843 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.077     ; 1.331      ;
; 0.929 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.159     ; 1.580      ;
; 0.934 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.529      ;
; 0.950 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.075     ; 1.516      ;
; 0.951 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.077     ; 1.513      ;
; 0.958 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.637      ;
; 0.958 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.637      ;
; 0.959 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.636      ;
; 0.960 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.635      ;
; 0.960 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.635      ;
; 0.960 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.635      ;
; 0.962 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.633      ;
; 0.962 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.633      ;
; 0.963 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.632      ;
; 0.964 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.631      ;
; 0.964 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.631      ;
; 0.964 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.631      ;
; 0.996 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.598      ;
; 0.996 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.598      ;
; 0.997 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.597      ;
; 0.999 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.515      ;
; 1.000 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.514      ;
; 1.000 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.514      ;
; 1.003 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.511      ;
; 1.003 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.511      ;
; 1.032 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.562      ;
; 1.037 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.078     ; 1.426      ;
; 1.050 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.159     ; 1.459      ;
; 1.052 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.462      ;
; 1.053 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.075     ; 1.413      ;
; 1.054 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.077     ; 1.410      ;
; 1.055 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.459      ;
; 1.059 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.455      ;
; 1.065 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.449      ;
; 1.065 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.449      ;
; 1.069 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.154     ; 1.445      ;
; 1.097 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.497      ;
; 1.102 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.492      ;
; 1.102 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.492      ;
; 1.104 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.490      ;
; 1.107 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.487      ;
; 1.109 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.486      ;
; 1.109 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.486      ;
; 1.110 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.485      ;
; 1.111 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.484      ;
; 1.111 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.484      ;
; 1.111 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.484      ;
; 1.112 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.482      ;
; 1.113 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.482      ;
; 1.113 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.482      ;
; 1.114 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.481      ;
; 1.115 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.479      ;
; 1.115 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.480      ;
; 1.115 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.480      ;
; 1.115 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.480      ;
; 1.117 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.477      ;
; 1.124 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.470      ;
; 1.145 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.449      ;
; 1.146 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.077     ; 1.445      ;
; 1.154 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.440      ;
; 1.192 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.402      ;
; 1.193 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.401      ;
; 1.194 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.400      ;
; 1.196 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.074     ; 1.398      ;
; 1.203 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.155     ; 1.310      ;
; 1.203 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.155     ; 1.310      ;
; 1.204 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.155     ; 1.309      ;
; 1.221 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.155     ; 1.292      ;
; 1.247 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.072     ; 1.349      ;
; 1.253 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.342      ;
; 1.254 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.341      ;
; 1.255 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.340      ;
; 1.255 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.340      ;
; 1.256 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.339      ;
; 1.257 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.338      ;
; 1.258 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.337      ;
; 1.258 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.337      ;
; 1.259 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.073     ; 1.336      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.290 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.574      ;
; 0.290 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.574      ;
; 0.290 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.574      ;
; 0.290 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.574      ;
; 0.384 ; video_display:u_video_display|v_direct                           ; video_display:u_video_display|v_direct                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_display:u_video_display|h_direct                           ; video_display:u_video_display|h_direct                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.419 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.703      ;
; 0.420 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.704      ;
; 0.420 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.704      ;
; 0.420 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.704      ;
; 0.606 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[0]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.890      ;
; 0.606 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[1]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.890      ;
; 0.606 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[9]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.890      ;
; 0.606 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[2]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.890      ;
; 0.606 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[4]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.890      ;
; 0.606 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[6]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.890      ;
; 0.606 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[7]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.890      ;
; 0.606 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[8]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.890      ;
; 0.606 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[10]                     ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 1.890      ;
; 0.628 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.628 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.628 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.629 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.634 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.901      ;
; 0.636 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.905      ;
; 0.645 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q       ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.686 ; video_display:u_video_display|div_cnt[1]                         ; video_display:u_video_display|div_cnt[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.688 ; video_driver:u_video_driver|cnt_v[2]                             ; video_driver:u_video_driver|cnt_v[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.975      ;
; 0.689 ; video_display:u_video_display|block_y[9]                         ; video_display:u_video_display|block_y[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; video_display:u_video_display|block_y[7]                         ; video_display:u_video_display|block_y[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.976      ;
; 0.690 ; video_display:u_video_display|block_y[10]                        ; video_display:u_video_display|block_y[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.977      ;
; 0.690 ; video_driver:u_video_driver|cnt_v[5]                             ; video_driver:u_video_driver|cnt_v[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.977      ;
; 0.691 ; video_display:u_video_display|div_cnt[9]                         ; video_display:u_video_display|div_cnt[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; video_display:u_video_display|block_y[4]                         ; video_display:u_video_display|block_y[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; video_display:u_video_display|block_y[2]                         ; video_display:u_video_display|block_y[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; video_display:u_video_display|div_cnt[8]                         ; video_display:u_video_display|div_cnt[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; video_display:u_video_display|div_cnt[7]                         ; video_display:u_video_display|div_cnt[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; video_driver:u_video_driver|cnt_v[6]                             ; video_driver:u_video_driver|cnt_v[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; video_driver:u_video_driver|cnt_h[5]                             ; video_driver:u_video_driver|cnt_h[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.980      ;
; 0.694 ; video_driver:u_video_driver|cnt_h[1]                             ; video_driver:u_video_driver|cnt_h[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.981      ;
; 0.695 ; video_display:u_video_display|div_cnt[6]                         ; video_display:u_video_display|div_cnt[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.982      ;
; 0.696 ; video_display:u_video_display|div_cnt[3]                         ; video_display:u_video_display|div_cnt[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.983      ;
; 0.696 ; video_display:u_video_display|div_cnt[5]                         ; video_display:u_video_display|div_cnt[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.983      ;
; 0.698 ; video_driver:u_video_driver|cnt_h[6]                             ; video_driver:u_video_driver|cnt_h[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.985      ;
; 0.700 ; video_display:u_video_display|div_cnt[2]                         ; video_display:u_video_display|div_cnt[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.987      ;
; 0.700 ; video_display:u_video_display|div_cnt[4]                         ; video_display:u_video_display|div_cnt[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.987      ;
; 0.700 ; video_driver:u_video_driver|cnt_v[3]                             ; video_driver:u_video_driver|cnt_v[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.987      ;
; 0.701 ; video_display:u_video_display|div_cnt[13]                        ; video_display:u_video_display|div_cnt[13]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; video_driver:u_video_driver|cnt_v[4]                             ; video_driver:u_video_driver|cnt_v[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.988      ;
; 0.701 ; video_driver:u_video_driver|cnt_h[3]                             ; video_driver:u_video_driver|cnt_h[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.988      ;
; 0.702 ; video_display:u_video_display|div_cnt[14]                        ; video_display:u_video_display|div_cnt[14]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; video_display:u_video_display|div_cnt[15]                        ; video_display:u_video_display|div_cnt[15]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.703 ; video_display:u_video_display|div_cnt[19]                        ; video_display:u_video_display|div_cnt[19]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; video_driver:u_video_driver|cnt_v[1]                             ; video_driver:u_video_driver|cnt_v[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.991      ;
; 0.706 ; video_display:u_video_display|div_cnt[10]                        ; video_display:u_video_display|div_cnt[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; video_display:u_video_display|div_cnt[17]                        ; video_display:u_video_display|div_cnt[17]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; video_driver:u_video_driver|cnt_h[2]                             ; video_driver:u_video_driver|cnt_h[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.993      ;
; 0.707 ; video_display:u_video_display|div_cnt[11]                        ; video_display:u_video_display|div_cnt[11]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; video_display:u_video_display|div_cnt[18]                        ; video_display:u_video_display|div_cnt[18]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; video_driver:u_video_driver|cnt_h[4]                             ; video_driver:u_video_driver|cnt_h[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.994      ;
; 0.708 ; video_display:u_video_display|block_x[6]                         ; video_display:u_video_display|block_x[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; video_display:u_video_display|div_cnt[16]                        ; video_display:u_video_display|div_cnt[16]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; video_display:u_video_display|block_y[0]                         ; video_display:u_video_display|block_y[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.996      ;
; 0.709 ; video_display:u_video_display|div_cnt[0]                         ; video_display:u_video_display|div_cnt[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.996      ;
; 0.709 ; video_driver:u_video_driver|cnt_v[7]                             ; video_driver:u_video_driver|cnt_v[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; video_driver:u_video_driver|cnt_h[7]                             ; video_driver:u_video_driver|cnt_h[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.714 ; video_display:u_video_display|block_x[10]                        ; video_display:u_video_display|block_x[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; video_driver:u_video_driver|cnt_v[8]                             ; video_driver:u_video_driver|cnt_v[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; video_display:u_video_display|div_cnt[12]                        ; video_display:u_video_display|div_cnt[12]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; video_driver:u_video_driver|cnt_v[9]                             ; video_driver:u_video_driver|cnt_v[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; video_driver:u_video_driver|cnt_v[10]                            ; video_driver:u_video_driver|cnt_v[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; video_display:u_video_display|div_cnt[21]                        ; video_display:u_video_display|div_cnt[21]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; video_display:u_video_display|div_cnt[20]                        ; video_display:u_video_display|div_cnt[20]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; video_driver:u_video_driver|cnt_h[8]                             ; video_driver:u_video_driver|cnt_h[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; video_driver:u_video_driver|cnt_h[10]                            ; video_driver:u_video_driver|cnt_h[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.725 ; video_driver:u_video_driver|cnt_v[0]                             ; video_driver:u_video_driver|cnt_v[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.012      ;
; 0.729 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; video_display:u_video_display|h_direct                           ; video_display:u_video_display|block_x[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.733 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; video_display:u_video_display|block_x[0]                         ; video_display:u_video_display|block_x[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.735 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.752 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0] ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.020      ;
; 0.755 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.023      ;
; 0.757 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.025      ;
; 0.771 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0] ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.039      ;
; 0.814 ; sys_rst_n                                                        ; video_display:u_video_display|div_cnt[0]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.093      ;
; 0.814 ; sys_rst_n                                                        ; video_display:u_video_display|div_cnt[1]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.093      ;
; 0.814 ; sys_rst_n                                                        ; video_display:u_video_display|div_cnt[2]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.093      ;
; 0.814 ; sys_rst_n                                                        ; video_display:u_video_display|div_cnt[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.093      ;
; 0.814 ; sys_rst_n                                                        ; video_display:u_video_display|div_cnt[4]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.093      ;
; 0.814 ; sys_rst_n                                                        ; video_display:u_video_display|div_cnt[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.093      ;
; 0.814 ; sys_rst_n                                                        ; video_display:u_video_display|div_cnt[6]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 2.093      ;
; 0.838 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.105      ;
; 0.838 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.105      ;
; 0.841 ; video_display:u_video_display|block_y[1]                         ; video_display:u_video_display|block_y[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.128      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.469 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.477 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.745      ;
; 0.598 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.625 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.892      ;
; 0.671 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.939      ;
; 0.673 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.941      ;
; 0.696 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.699 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.967      ;
; 0.727 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.995      ;
; 0.727 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.995      ;
; 0.730 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.164      ; 1.108      ;
; 0.732 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.000      ;
; 0.732 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.000      ;
; 0.735 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.003      ;
; 0.736 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.004      ;
; 0.738 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.006      ;
; 0.744 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.163      ; 1.119      ;
; 0.752 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.163      ; 1.127      ;
; 0.763 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.164      ; 1.139      ;
; 0.763 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.164      ; 1.139      ;
; 0.764 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.164      ; 1.140      ;
; 0.764 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.031      ;
; 0.765 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.164      ; 1.141      ;
; 0.765 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.032      ;
; 0.767 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.034      ;
; 0.768 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.035      ;
; 0.769 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.036      ;
; 0.776 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.043      ;
; 0.778 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.045      ;
; 0.779 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.046      ;
; 0.781 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.048      ;
; 0.782 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.049      ;
; 0.884 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.153      ;
; 0.892 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.161      ;
; 0.907 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.176      ;
; 0.910 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.160      ; 1.282      ;
; 0.922 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.299      ;
; 0.924 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.191      ;
; 0.925 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.192      ;
; 0.925 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.192      ;
; 0.926 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.303      ;
; 0.926 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.303      ;
; 0.926 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.193      ;
; 0.927 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.194      ;
; 0.928 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.195      ;
; 0.929 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.306      ;
; 0.933 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.310      ;
; 0.935 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.312      ;
; 0.941 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.208      ;
; 0.951 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.219      ;
; 0.952 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.220      ;
; 0.952 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.220      ;
; 0.953 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.221      ;
; 0.954 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.222      ;
; 0.954 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.222      ;
; 0.955 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.223      ;
; 0.956 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.224      ;
; 0.956 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.224      ;
; 0.956 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.224      ;
; 0.957 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.225      ;
; 0.973 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.350      ;
; 0.973 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.350      ;
; 0.976 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.353      ;
; 0.977 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.354      ;
; 0.978 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.165      ; 1.355      ;
; 0.979 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.247      ;
; 0.983 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.160      ; 1.355      ;
; 0.993 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.257      ;
; 1.009 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.276      ;
; 1.012 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.281      ;
; 1.024 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.179      ;
; 1.024 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.180      ;
; 1.042 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.200      ;
; 1.063 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.330      ;
; 1.070 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.337      ;
; 1.073 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.340      ;
; 1.076 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.343      ;
; 1.078 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.345      ;
; 1.087 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.242      ;
; 1.087 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.243      ;
; 1.087 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.355      ;
; 1.088 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.356      ;
; 1.088 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.356      ;
; 1.089 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.356      ;
; 1.089 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.357      ;
; 1.090 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.248      ;
; 1.090 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.358      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_rst_n'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.470 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; sys_rst_n    ; sys_rst_n   ; 0.000        ; 0.072      ; 0.737      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -5.352 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.331     ; 1.954      ;
; -5.352 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.331     ; 1.954      ;
; -5.140 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.330     ; 1.743      ;
; -5.140 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.330     ; 1.743      ;
; -5.085 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.328     ; 1.690      ;
; -5.085 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.328     ; 1.690      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
; -4.881 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.329     ; 1.485      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sys_rst_n'                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 2.472 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 6.322      ; 3.753      ;
; 2.472 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 6.322      ; 3.753      ;
; 2.530 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 6.322      ; 3.695      ;
; 2.530 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 6.322      ; 3.695      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sys_rst_n'                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -3.443 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 6.663      ; 3.505      ;
; -3.443 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 6.663      ; 3.505      ;
; -3.395 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 6.663      ; 3.553      ;
; -3.395 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 6.663      ; 3.553      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 3.892 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.829     ; 1.378      ;
; 4.042 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.827     ; 1.530      ;
; 4.042 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.827     ; 1.530      ;
; 4.084 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.830     ; 1.569      ;
; 4.084 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.830     ; 1.569      ;
; 4.229 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.830     ; 1.714      ;
; 4.229 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.830     ; 1.714      ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.136 ns




+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.831 ; -113.593      ;
; sys_rst_n                                                ; 0.579  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.619  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; sys_rst_n                                                ; 0.194 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.790 ; -42.300       ;
; sys_rst_n                                                ; 1.245  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_rst_n                                                ; -1.852 ; -3.704        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.940  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_rst_n                                                ; -3.000 ; -5.158        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.666  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.437  ; 0.000         ;
; sys_clk                                                  ; 9.594  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                               ;
+--------+-----------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.831 ; sys_rst_n ; video_display:u_video_display|block_x[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.629      ;
; -1.831 ; sys_rst_n ; video_display:u_video_display|block_x[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.629      ;
; -1.831 ; sys_rst_n ; video_display:u_video_display|block_x[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.629      ;
; -1.831 ; sys_rst_n ; video_display:u_video_display|block_x[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.629      ;
; -1.831 ; sys_rst_n ; video_display:u_video_display|block_x[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.629      ;
; -1.831 ; sys_rst_n ; video_display:u_video_display|block_x[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.629      ;
; -1.831 ; sys_rst_n ; video_display:u_video_display|block_x[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.629      ;
; -1.831 ; sys_rst_n ; video_display:u_video_display|block_x[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.629      ;
; -1.831 ; sys_rst_n ; video_display:u_video_display|block_x[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.629      ;
; -1.768 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.567      ;
; -1.768 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.567      ;
; -1.768 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.567      ;
; -1.768 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.567      ;
; -1.755 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.554      ;
; -1.755 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.554      ;
; -1.755 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.554      ;
; -1.755 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.554      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[12]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[21]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[11]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[13]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[14]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[15]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[16]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[17]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[18]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[19]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.745 ; sys_rst_n ; video_display:u_video_display|div_cnt[20]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.544      ;
; -1.680 ; sys_rst_n ; video_display:u_video_display|h_direct       ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.478      ;
; -1.630 ; sys_rst_n ; video_display:u_video_display|pixel_data[0]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.428      ;
; -1.629 ; sys_rst_n ; video_display:u_video_display|pixel_data[10] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.427      ;
; -1.562 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[1]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.554      ;
; -1.562 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[0]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.554      ;
; -1.562 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[5]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.554      ;
; -1.562 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[2]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.554      ;
; -1.562 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[3]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.554      ;
; -1.562 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[4]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.554      ;
; -1.562 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[6]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.554      ;
; -1.559 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[5]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.552      ;
; -1.559 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[0]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.552      ;
; -1.559 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[1]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.552      ;
; -1.559 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[2]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.552      ;
; -1.559 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[3]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.552      ;
; -1.559 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[4]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.552      ;
; -1.559 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[6]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.552      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[3]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[5]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_y[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_x[3]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|block_x[5]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.075      ; 1.532      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|div_cnt[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.338      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|div_cnt[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.338      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|div_cnt[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.338      ;
; -1.539 ; sys_rst_n ; video_display:u_video_display|div_cnt[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.338      ;
; -1.498 ; sys_rst_n ; video_display:u_video_display|block_x[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.296      ;
; -1.498 ; sys_rst_n ; video_display:u_video_display|block_x[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.296      ;
; -1.498 ; sys_rst_n ; video_display:u_video_display|block_x[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.296      ;
; -1.498 ; sys_rst_n ; video_display:u_video_display|block_x[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.296      ;
; -1.498 ; sys_rst_n ; video_display:u_video_display|block_x[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.296      ;
; -1.498 ; sys_rst_n ; video_display:u_video_display|block_x[10]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.296      ;
; -1.498 ; sys_rst_n ; video_display:u_video_display|block_x[7]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.296      ;
; -1.498 ; sys_rst_n ; video_display:u_video_display|block_x[8]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.296      ;
; -1.498 ; sys_rst_n ; video_display:u_video_display|block_x[9]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.296      ;
; -1.456 ; sys_rst_n ; video_display:u_video_display|v_direct       ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.060      ; 1.434      ;
; -1.424 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.223      ;
; -1.424 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.223      ;
; -1.424 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.223      ;
; -1.424 ; sys_rst_n ; video_driver:u_video_driver|cnt_v[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.223      ;
; -1.406 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[8]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.205      ;
; -1.406 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[9]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.205      ;
; -1.406 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[7]         ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.205      ;
; -1.406 ; sys_rst_n ; video_driver:u_video_driver|cnt_h[10]        ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.205      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[12]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[21]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[11]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[13]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[14]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[15]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[16]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[17]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[18]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[19]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.398 ; sys_rst_n ; video_display:u_video_display|div_cnt[20]    ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.119     ; 1.197      ;
; -1.371 ; sys_rst_n ; video_display:u_video_display|h_direct       ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.169      ;
; -1.346 ; sys_rst_n ; video_display:u_video_display|div_cnt[0]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.338      ;
; -1.346 ; sys_rst_n ; video_display:u_video_display|div_cnt[1]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.338      ;
; -1.346 ; sys_rst_n ; video_display:u_video_display|div_cnt[2]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.338      ;
; -1.346 ; sys_rst_n ; video_display:u_video_display|div_cnt[3]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.338      ;
; -1.346 ; sys_rst_n ; video_display:u_video_display|div_cnt[4]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.338      ;
; -1.346 ; sys_rst_n ; video_display:u_video_display|div_cnt[5]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.338      ;
; -1.346 ; sys_rst_n ; video_display:u_video_display|div_cnt[6]     ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.074      ; 1.338      ;
; -1.278 ; sys_rst_n ; video_display:u_video_display|pixel_data[0]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.120     ; 1.076      ;
+--------+-----------+----------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_rst_n'                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.579 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; sys_rst_n    ; sys_rst_n   ; 1.000        ; -0.036     ; 0.372      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.619 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.043     ; 0.802      ;
; 1.637 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.043     ; 0.784      ;
; 1.678 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.043     ; 0.884      ;
; 1.681 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.043     ; 0.881      ;
; 1.684 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.041     ; 0.928      ;
; 1.684 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.041     ; 0.928      ;
; 1.743 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.041     ; 0.869      ;
; 1.747 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.869      ;
; 1.747 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.869      ;
; 1.748 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.868      ;
; 1.773 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.041     ; 0.839      ;
; 1.774 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.041     ; 0.838      ;
; 1.802 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.041     ; 0.810      ;
; 1.803 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.040     ; 0.621      ;
; 1.803 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.041     ; 0.809      ;
; 1.804 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.039     ; 0.621      ;
; 1.806 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.621      ;
; 1.815 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.612      ;
; 1.821 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.040     ; 0.603      ;
; 1.822 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.039     ; 0.603      ;
; 1.835 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.087     ; 0.731      ;
; 1.835 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.781      ;
; 1.835 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.781      ;
; 1.836 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.780      ;
; 1.848 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.769      ;
; 1.850 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.767      ;
; 1.851 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.766      ;
; 1.851 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.766      ;
; 1.852 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.765      ;
; 1.853 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.764      ;
; 1.853 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.764      ;
; 1.854 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.763      ;
; 1.854 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.763      ;
; 1.854 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.763      ;
; 1.854 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.763      ;
; 1.860 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.757      ;
; 1.864 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.752      ;
; 1.864 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.752      ;
; 1.865 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.751      ;
; 1.867 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.704      ;
; 1.869 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.702      ;
; 1.869 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.702      ;
; 1.870 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.746      ;
; 1.872 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.699      ;
; 1.873 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.698      ;
; 1.890 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.681      ;
; 1.893 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.678      ;
; 1.893 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.723      ;
; 1.895 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.676      ;
; 1.896 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.675      ;
; 1.898 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.673      ;
; 1.899 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.087     ; 0.667      ;
; 1.899 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.717      ;
; 1.900 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.082     ; 0.671      ;
; 1.901 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.715      ;
; 1.904 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.712      ;
; 1.910 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.706      ;
; 1.910 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.706      ;
; 1.911 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.657      ;
; 1.911 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.705      ;
; 1.912 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.040     ; 0.653      ;
; 1.914 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.654      ;
; 1.914 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.702      ;
; 1.915 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.040     ; 0.650      ;
; 1.915 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.039     ; 0.651      ;
; 1.916 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.700      ;
; 1.918 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.039     ; 0.648      ;
; 1.918 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.698      ;
; 1.923 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.693      ;
; 1.941 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.676      ;
; 1.941 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.675      ;
; 1.942 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.674      ;
; 1.943 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.674      ;
; 1.943 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.673      ;
; 1.944 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.083     ; 0.626      ;
; 1.944 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.083     ; 0.626      ;
; 1.944 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.673      ;
; 1.944 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.673      ;
; 1.945 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.083     ; 0.625      ;
; 1.945 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.672      ;
; 1.945 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.037     ; 0.671      ;
; 1.946 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.671      ;
; 1.946 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.671      ;
; 1.947 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.670      ;
; 1.947 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.670      ;
; 1.947 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.670      ;
; 1.947 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.670      ;
; 1.949 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.668      ;
; 1.964 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.040     ; 0.649      ;
; 1.978 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.639      ;
; 1.978 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.639      ;
; 1.979 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.638      ;
; 1.980 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.637      ;
; 1.980 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.637      ;
; 1.980 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.637      ;
; 1.984 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.633      ;
; 1.984 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.633      ;
; 1.984 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.633      ;
; 1.985 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.632      ;
; 1.985 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.666        ; -0.036     ; 0.632      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; video_display:u_video_display|v_direct                           ; video_display:u_video_display|v_direct                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_display:u_video_display|h_direct                           ; video_display:u_video_display|h_direct                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.255 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.748      ;
; 0.255 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.748      ;
; 0.255 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[3]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.748      ;
; 0.255 ; sys_rst_n                                                        ; video_display:u_video_display|block_x[5]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.748      ;
; 0.266 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c1_q       ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.275 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.295 ; video_display:u_video_display|div_cnt[1]                         ; video_display:u_video_display|div_cnt[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; video_display:u_video_display|block_y[10]                        ; video_display:u_video_display|block_y[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; video_display:u_video_display|div_cnt[9]                         ; video_display:u_video_display|div_cnt[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; video_display:u_video_display|block_y[9]                         ; video_display:u_video_display|block_y[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; video_display:u_video_display|div_cnt[8]                         ; video_display:u_video_display|div_cnt[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; video_driver:u_video_driver|cnt_v[5]                             ; video_driver:u_video_driver|cnt_v[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; video_driver:u_video_driver|cnt_v[2]                             ; video_driver:u_video_driver|cnt_v[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; video_display:u_video_display|block_y[7]                         ; video_display:u_video_display|block_y[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; video_display:u_video_display|block_y[4]                         ; video_display:u_video_display|block_y[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; video_display:u_video_display|block_y[2]                         ; video_display:u_video_display|block_y[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; video_display:u_video_display|div_cnt[7]                         ; video_display:u_video_display|div_cnt[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; video_driver:u_video_driver|cnt_v[6]                             ; video_driver:u_video_driver|cnt_v[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.428      ;
; 0.300 ; video_display:u_video_display|div_cnt[3]                         ; video_display:u_video_display|div_cnt[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.429      ;
; 0.300 ; video_driver:u_video_driver|cnt_h[1]                             ; video_driver:u_video_driver|cnt_h[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.429      ;
; 0.300 ; video_driver:u_video_driver|cnt_h[5]                             ; video_driver:u_video_driver|cnt_h[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.429      ;
; 0.301 ; video_display:u_video_display|div_cnt[5]                         ; video_display:u_video_display|div_cnt[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.430      ;
; 0.301 ; video_display:u_video_display|div_cnt[6]                         ; video_display:u_video_display|div_cnt[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.430      ;
; 0.302 ; video_display:u_video_display|div_cnt[2]                         ; video_display:u_video_display|div_cnt[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
; 0.302 ; video_display:u_video_display|div_cnt[4]                         ; video_display:u_video_display|div_cnt[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
; 0.302 ; video_display:u_video_display|div_cnt[13]                        ; video_display:u_video_display|div_cnt[13]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; video_driver:u_video_driver|cnt_h[6]                             ; video_driver:u_video_driver|cnt_h[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
; 0.303 ; video_display:u_video_display|div_cnt[14]                        ; video_display:u_video_display|div_cnt[14]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; video_display:u_video_display|div_cnt[15]                        ; video_display:u_video_display|div_cnt[15]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; video_display:u_video_display|div_cnt[19]                        ; video_display:u_video_display|div_cnt[19]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; video_driver:u_video_driver|cnt_v[4]                             ; video_driver:u_video_driver|cnt_v[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.432      ;
; 0.304 ; video_display:u_video_display|div_cnt[10]                        ; video_display:u_video_display|div_cnt[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; video_display:u_video_display|div_cnt[11]                        ; video_display:u_video_display|div_cnt[11]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; video_display:u_video_display|div_cnt[17]                        ; video_display:u_video_display|div_cnt[17]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; video_display:u_video_display|div_cnt[18]                        ; video_display:u_video_display|div_cnt[18]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; video_driver:u_video_driver|cnt_v[3]                             ; video_driver:u_video_driver|cnt_v[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.433      ;
; 0.304 ; video_driver:u_video_driver|cnt_h[3]                             ; video_driver:u_video_driver|cnt_h[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.433      ;
; 0.305 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; video_display:u_video_display|block_x[6]                         ; video_display:u_video_display|block_x[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; video_display:u_video_display|div_cnt[0]                         ; video_display:u_video_display|div_cnt[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.434      ;
; 0.305 ; video_display:u_video_display|div_cnt[16]                        ; video_display:u_video_display|div_cnt[16]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; video_display:u_video_display|block_y[0]                         ; video_display:u_video_display|block_y[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.435      ;
; 0.306 ; video_driver:u_video_driver|cnt_v[7]                             ; video_driver:u_video_driver|cnt_v[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; video_driver:u_video_driver|cnt_v[1]                             ; video_driver:u_video_driver|cnt_v[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.435      ;
; 0.306 ; video_driver:u_video_driver|cnt_h[2]                             ; video_driver:u_video_driver|cnt_h[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.435      ;
; 0.306 ; video_driver:u_video_driver|cnt_h[7]                             ; video_driver:u_video_driver|cnt_h[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; video_display:u_video_display|block_x[10]                        ; video_display:u_video_display|block_x[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; video_driver:u_video_driver|cnt_h[4]                             ; video_driver:u_video_driver|cnt_h[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.436      ;
; 0.309 ; video_display:u_video_display|div_cnt[12]                        ; video_display:u_video_display|div_cnt[12]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; video_driver:u_video_driver|cnt_v[10]                            ; video_driver:u_video_driver|cnt_v[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; video_display:u_video_display|div_cnt[21]                        ; video_display:u_video_display|div_cnt[21]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; video_driver:u_video_driver|cnt_v[8]                             ; video_driver:u_video_driver|cnt_v[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; video_driver:u_video_driver|cnt_v[9]                             ; video_driver:u_video_driver|cnt_v[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; video_display:u_video_display|div_cnt[20]                        ; video_display:u_video_display|div_cnt[20]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; video_driver:u_video_driver|cnt_h[8]                             ; video_driver:u_video_driver|cnt_h[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; video_driver:u_video_driver|cnt_h[10]                            ; video_driver:u_video_driver|cnt_h[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; video_driver:u_video_driver|cnt_v[0]                             ; video_driver:u_video_driver|cnt_v[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.444      ;
; 0.315 ; video_display:u_video_display|h_direct                           ; video_display:u_video_display|block_x[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.438      ;
; 0.316 ; video_display:u_video_display|block_x[0]                         ; video_display:u_video_display|block_x[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.439      ;
; 0.319 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.319 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.321 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.443      ;
; 0.321 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.443      ;
; 0.329 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0] ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.334 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0] ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.342 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.342 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.359 ; video_display:u_video_display|block_y[1]                         ; video_display:u_video_display|block_y[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.488      ;
; 0.363 ; video_display:u_video_display|block_x[2]                         ; video_display:u_video_display|block_x[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.366 ; video_display:u_video_display|block_x[9]                         ; video_display:u_video_display|block_x[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.487      ;
; 0.366 ; video_display:u_video_display|block_y[6]                         ; video_display:u_video_display|block_y[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.495      ;
; 0.369 ; video_display:u_video_display|block_y[8]                         ; video_display:u_video_display|block_y[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.498      ;
; 0.370 ; video_driver:u_video_driver|cnt_h[9]                             ; video_driver:u_video_driver|cnt_h[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.370 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[0]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.863      ;
; 0.370 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[1]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.863      ;
; 0.370 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[9]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.863      ;
; 0.370 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[2]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.863      ;
; 0.370 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[4]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.863      ;
; 0.370 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[6]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.863      ;
; 0.370 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[7]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.863      ;
; 0.370 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[8]                      ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.863      ;
; 0.370 ; sys_rst_n                                                        ; video_display:u_video_display|block_y[10]                     ; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.863      ;
; 0.373 ; video_display:u_video_display|block_x[7]                         ; video_display:u_video_display|block_x[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.384 ; video_display:u_video_display|block_x[1]                         ; video_display:u_video_display|block_x[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.505      ;
; 0.397 ; video_display:u_video_display|v_direct                           ; video_display:u_video_display|block_y[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.541      ;
; 0.404 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]     ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.525      ;
; 0.420 ; video_display:u_video_display|block_x[2]                         ; video_display:u_video_display|h_direct                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.541      ;
; 0.420 ; video_display:u_video_display|h_direct                           ; video_display:u_video_display|block_x[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.541      ;
+-------+------------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.215 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.335      ;
; 0.253 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.266 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.385      ;
; 0.289 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.409      ;
; 0.291 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.411      ;
; 0.295 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.088      ; 0.484      ;
; 0.299 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.302 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.087      ; 0.490      ;
; 0.302 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.087      ; 0.490      ;
; 0.302 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.310 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.088      ; 0.499      ;
; 0.311 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.088      ; 0.500      ;
; 0.311 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.088      ; 0.500      ;
; 0.314 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.088      ; 0.503      ;
; 0.315 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.440      ;
; 0.327 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.446      ;
; 0.328 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.447      ;
; 0.329 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.448      ;
; 0.330 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.449      ;
; 0.331 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.450      ;
; 0.331 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.450      ;
; 0.333 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.452      ;
; 0.333 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.452      ;
; 0.337 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.456      ;
; 0.338 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.457      ;
; 0.379 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.084      ; 0.564      ;
; 0.380 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.570      ;
; 0.382 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.572      ;
; 0.382 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.503      ;
; 0.383 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.573      ;
; 0.383 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.573      ;
; 0.383 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.504      ;
; 0.386 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.576      ;
; 0.388 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.578      ;
; 0.395 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.516      ;
; 0.395 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.514      ;
; 0.396 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.515      ;
; 0.397 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.516      ;
; 0.398 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.517      ;
; 0.398 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.517      ;
; 0.399 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.518      ;
; 0.400 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.519      ;
; 0.402 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.592      ;
; 0.402 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.592      ;
; 0.405 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.595      ;
; 0.406 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.596      ;
; 0.407 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.089      ; 0.597      ;
; 0.414 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.534      ;
; 0.415 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.535      ;
; 0.415 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.535      ;
; 0.416 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.536      ;
; 0.417 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.537      ;
; 0.417 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.537      ;
; 0.418 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.419 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.420 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.540      ;
; 0.421 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.084      ; 0.606      ;
; 0.436 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.552      ;
; 0.443 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.562      ;
; 0.451 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.570      ;
; 0.452 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.571      ;
; 0.453 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.457 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.461 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.580      ;
; 0.464 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.467 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.469 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.471 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.591      ;
; 0.474 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.593      ;
; 0.478 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 0.556      ;
; 0.480 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 0.558      ;
; 0.480 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.559      ;
; 0.482 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 0.563      ;
; 0.482 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:ddio_out_inst_1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.561      ;
; 0.487 ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:ddio_out_inst_2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 0.568      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_rst_n'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.194 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; sys_rst_n    ; sys_rst_n   ; 0.000        ; 0.036      ; 0.314      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.790 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 0.927      ;
; -2.790 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.781     ; 0.927      ;
; -2.698 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.780     ; 0.836      ;
; -2.698 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.780     ; 0.836      ;
; -2.677 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 0.817      ;
; -2.677 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.778     ; 0.817      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
; -2.597 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.779     ; 0.736      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sys_rst_n'                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.245 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 3.385      ; 2.028      ;
; 1.245 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 3.385      ; 2.028      ;
; 1.271 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 3.385      ; 2.002      ;
; 1.271 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.001        ; 3.385      ; 2.002      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sys_rst_n'                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.852 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.568      ; 1.890      ;
; -1.852 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.568      ; 1.890      ;
; -1.821 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.568      ; 1.921      ;
; -1.821 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.568      ; 1.921      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                       ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 1.940 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.634      ;
; 2.010 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.704      ;
; 2.010 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.510     ; 0.704      ;
; 2.021 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.511     ; 0.714      ;
; 2.021 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.511     ; 0.714      ;
; 2.110 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.513     ; 0.801      ;
; 2.110 ; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_rst_n    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.513     ; 0.801      ;
+-------+----------------------------------------------------------------+---------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.579 ns




+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -3.209   ; 0.179 ; -5.900   ; -3.842  ; -3.000              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.209   ; 0.179 ; -5.900   ; 1.940   ; 6.337               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.300    ; 0.187 ; N/A      ; N/A     ; 0.179               ;
;  sys_clk                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  sys_rst_n                                                ; 0.040    ; 0.194 ; 1.245    ; -3.842  ; -3.000              ;
; Design-wide TNS                                           ; -188.837 ; 0.0   ; -89.154  ; -7.684  ; -5.974              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; -188.837 ; 0.000 ; -89.154  ; 0.000   ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sys_rst_n                                                ; 0.000    ; 0.000 ; 0.000    ; -7.684  ; -5.974              ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tmds_clk_p     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 6388     ; 0        ; 0        ; 0        ;
; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 104      ; 104      ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 131      ; 0        ; 0        ; 0        ;
; sys_rst_n                                                ; sys_rst_n                                                ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 6388     ; 0        ; 0        ; 0        ;
; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 104      ; 104      ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; 131      ; 0        ; 0        ; 0        ;
; sys_rst_n                                                ; sys_rst_n                                                ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n                                                ; 2        ; 2        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; sys_rst_n                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n                                                ; 2        ; 2        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; sys_clk                                                  ; sys_clk                                                  ; Base      ; Constrained ;
; sys_rst_n                                                ; sys_rst_n                                                ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Jul 30 11:12:27 2023
Info: Command: quartus_sta dvi_transmitter_top -c dvi_transmitter_top
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dvi_transmitter_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 15 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_rst_n sys_rst_n
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.209            -188.837 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.040               0.000 sys_rst_n 
    Info (332119):     0.300               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.501               0.000 sys_rst_n 
Info (332146): Worst-case recovery slack is -5.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.900             -89.154 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.802               0.000 sys_rst_n 
Info (332146): Worst-case removal slack is -3.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.842              -7.684 sys_rst_n 
    Info (332119):     4.354               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.974 sys_rst_n 
    Info (332119):     0.179               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.360               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 sys_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.040 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.929
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.929            -170.632 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.136               0.000 sys_rst_n 
    Info (332119):     0.437               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.290               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.470               0.000 sys_rst_n 
Info (332146): Worst-case recovery slack is -5.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.352             -79.964 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.472               0.000 sys_rst_n 
Info (332146): Worst-case removal slack is -3.443
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.443              -6.886 sys_rst_n 
    Info (332119):     3.892               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.974 sys_rst_n 
    Info (332119):     0.179               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.337               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 sys_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.136 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.831            -113.593 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.579               0.000 sys_rst_n 
    Info (332119):     1.619               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.194               0.000 sys_rst_n 
Info (332146): Worst-case recovery slack is -2.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.790             -42.300 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.245               0.000 sys_rst_n 
Info (332146): Worst-case removal slack is -1.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.852              -3.704 sys_rst_n 
    Info (332119):     1.940               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.158 sys_rst_n 
    Info (332119):     0.666               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.437               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 sys_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.579 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Sun Jul 30 11:12:29 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


