[06/17 00:36:59      0s] 
[06/17 00:36:59      0s] Cadence Innovus(TM) Implementation System.
[06/17 00:36:59      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/17 00:36:59      0s] 
[06/17 00:36:59      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[06/17 00:36:59      0s] Options:	-no_gui -batch -execute restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt -files /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/5_cts.tcl 
[06/17 00:36:59      0s] Date:		Tue Jun 17 00:36:59 2025
[06/17 00:36:59      0s] Host:		hl279-cmp-00.egr.duke.edu (x86_64 w/Linux 4.18.0-553.54.1.el8_10.x86_64) (12cores*48cpus*Intel(R) Xeon(R) CPU E5-2687W v4 @ 3.00GHz 30720KB)
[06/17 00:36:59      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[06/17 00:36:59      0s] 
[06/17 00:36:59      0s] License:
[06/17 00:36:59      0s] 		[00:36:59.228794] Configured Lic search path (21.01-s002): 27400@license06.egr.duke.edu:27500@license01.egr.duke.edu

[06/17 00:36:59      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[06/17 00:36:59      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/17 00:37:13     14s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[06/17 00:37:20     16s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[06/17 00:37:20     16s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[06/17 00:37:20     16s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[06/17 00:37:20     16s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[06/17 00:37:20     16s] @(#)CDS: CPE v21.17-s068
[06/17 00:37:20     16s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[06/17 00:37:20     16s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[06/17 00:37:20     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[06/17 00:37:20     16s] @(#)CDS: RCDB 11.15.0
[06/17 00:37:20     16s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[06/17 00:37:20     16s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[06/17 00:37:20     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3952758_hl279-cmp-00.egr.duke.edu_yl996_2iBf5B.

[06/17 00:37:20     16s] Change the soft stacksize limit to 0.2%RAM (1030 mbytes). Set global soft_stack_size_limit to change the value.
[06/17 00:37:22     18s] 
[06/17 00:37:22     18s] **INFO:  MMMC transition support version v31-84 
[06/17 00:37:22     18s] 
[06/17 00:37:22     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/17 00:37:22     18s] <CMD> suppressMessage ENCEXT-2799
[06/17 00:37:22     18s] Executing cmd 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt' ...
[06/17 00:37:22     18s] <CMD> restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3
[06/17 00:37:22     18s] #% Begin load design ... (date=06/17 00:37:22, mem=863.2M)
[06/17 00:37:22     18s] Set Default Input Pin Transition as 0.1 ps.
[06/17 00:37:23     18s] Loading design 'des3' saved by 'Innovus' '21.17-s075_1' on 'Tue Jun 17 00:36:58 2025'.
[06/17 00:37:23     18s] % Begin Load MMMC data ... (date=06/17 00:37:23, mem=866.4M)
[06/17 00:37:23     18s] % End Load MMMC data ... (date=06/17 00:37:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=867.1M, current mem=867.1M)
[06/17 00:37:23     18s] 
[06/17 00:37:23     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
[06/17 00:37:23     18s] Set DBUPerIGU to M2 pitch 380.
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_1024x136_17.lef ...
[06/17 00:37:23     19s] **ERROR: (IMPLF-82):	The y coordinate value 61.3175
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 61.4525
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.0475
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.1825
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.2575
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.3925
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 68.9875
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 69.1225
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.1975
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.3325
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 73.9275
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 74.0625
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.1375
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.2725
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 78.8675
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 79.0025
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.6775
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.8125
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.4075
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.5425
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**WARN: (EMS-27):	Message (IMPLF-82) has exceeded the current message display limit of 20.
[06/17 00:37:23     19s] To increase the message display limit, refer to the product command reference manual.
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_128x44.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_20x64.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_22x64.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_256x64.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_45x512.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x45.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x64.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x160_20.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x176_22.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x20_64.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x40_20.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x44_22.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x512.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x80_20.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x88_22.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_11x128.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_120x16.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x120_30.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x124_31.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x32_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x40.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x44_11.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x4_1.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x52_13.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x56_14.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_12x256.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_13x128.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_14x128.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_16x120.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_16x32_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_16x72.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_2048x8_2.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_256x128_64.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_256x48_12.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_256x4_1.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_27x96_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_28x128_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_31x128.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x120.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x128_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x240.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x64_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x72.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x96_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_34x128_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_38x96_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_40x128.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_40x240.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_40x64_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_40x72.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_48x32_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_512x64_64.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_64x32_32.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_64x512.lef ...
[06/17 00:37:23     19s] 
[06/17 00:37:23     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_96x32_32.lef ...
[06/17 00:37:23     19s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[06/17 00:37:23     19s] Loading view definition file from /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/viewDefinition.tcl
[06/17 00:37:23     19s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib' ...
[06/17 00:37:25     20s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/17 00:37:25     20s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C.lib' ...
[06/17 00:37:25     20s] Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib' 
[06/17 00:37:25     20s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_16x120_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_16x72_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_31x128_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_32x120_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_32x240_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     21s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_SS_0p95V_125C.lib' ...
[06/17 00:37:25     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x72_SS_0p95V_125C_lib' 
[06/17 00:37:25     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     22s] Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C.lib' ...
[06/17 00:37:25     22s] Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C_lib' 
[06/17 00:37:25     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_SS_0p95V_125C.lib' ...
[06/17 00:37:25     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x128_SS_0p95V_125C_lib' 
[06/17 00:37:25     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_SS_0p95V_125C.lib' ...
[06/17 00:37:26     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x240_SS_0p95V_125C_lib' 
[06/17 00:37:26     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C.lib' ...
[06/17 00:37:26     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C_lib' 
[06/17 00:37:26     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_SS_0p95V_125C.lib' ...
[06/17 00:37:26     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x72_SS_0p95V_125C_lib' 
[06/17 00:37:26     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C.lib' ...
[06/17 00:37:26     22s] Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C_lib' 
[06/17 00:37:26     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C.lib' ...
[06/17 00:37:26     22s] Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C_lib' 
[06/17 00:37:26     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C.lib' ...
[06/17 00:37:26     22s] Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C_lib' 
[06/17 00:37:26     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_SS_0p95V_125C.lib' ...
[06/17 00:37:26     22s] Read 1 cells in library 'freepdk45_sram_1w1r_64x512_SS_0p95V_125C_lib' 
[06/17 00:37:26     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C.lib' ...
[06/17 00:37:26     22s] Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C_lib' 
[06/17 00:37:26     22s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
[06/17 00:37:27     24s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/17 00:37:27     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C.lib' ...
[06/17 00:37:27     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C_lib' 
[06/17 00:37:27     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_FF_1p25V_0C.lib' ...
[06/17 00:37:27     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_FF_1p25V_0C_lib' 
[06/17 00:37:27     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_FF_1p25V_0C.lib' ...
[06/17 00:37:27     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_FF_1p25V_0C_lib' 
[06/17 00:37:27     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_FF_1p25V_0C.lib' ...
[06/17 00:37:27     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_FF_1p25V_0C_lib' 
[06/17 00:37:27     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_FF_1p25V_0C.lib' ...
[06/17 00:37:27     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_FF_1p25V_0C_lib' 
[06/17 00:37:27     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_FF_1p25V_0C.lib' ...
[06/17 00:37:27     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_FF_1p25V_0C_lib' 
[06/17 00:37:27     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_FF_1p25V_0C.lib' ...
[06/17 00:37:27     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_FF_1p25V_0C_lib' 
[06/17 00:37:27     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_FF_1p25V_0C.lib' ...
[06/17 00:37:27     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_FF_1p25V_0C_lib' 
[06/17 00:37:27     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_120x16_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x40_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_16x120_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_16x72_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_31x128_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_FF_1p25V_0C.lib' ...
[06/17 00:37:28     24s] Read 1 cells in library 'freepdk45_sram_1w1r_32x120_FF_1p25V_0C_lib' 
[06/17 00:37:28     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x240_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x72_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_40x128_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_40x240_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_40x72_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_64x512_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C.lib' ...
[06/17 00:37:28     25s] Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C_lib' 
[06/17 00:37:28     25s] Ending "PreSetAnalysisView" (total cpu=0:00:06.2, real=0:00:05.0, peak res=1026.0M, current mem=903.7M)
[06/17 00:37:28     25s] *** End library_loading (cpu=0.10min, real=0.08min, mem=77.0M, fe_cpu=0.43min, fe_real=0.48min, fe_mem=1029.2M) ***
[06/17 00:37:28     25s] % Begin Load netlist data ... (date=06/17 00:37:28, mem=903.8M)
[06/17 00:37:28     25s] *** Begin netlist parsing (mem=1029.2M) ***
[06/17 00:37:28     25s] Created 188 new cells from 110 timing libraries.
[06/17 00:37:28     25s] Reading netlist ...
[06/17 00:37:28     25s] Backslashed names will retain backslash and a trailing blank character.
[06/17 00:37:28     25s] Reading verilogBinary netlist '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.v.bin'
[06/17 00:37:28     25s] 
[06/17 00:37:28     25s] *** Memory Usage v#1 (Current mem = 1035.195M, initial mem = 486.906M) ***
[06/17 00:37:28     25s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1035.2M) ***
[06/17 00:37:28     25s] % End Load netlist data ... (date=06/17 00:37:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=925.3M, current mem=925.3M)
[06/17 00:37:28     25s] Top level cell is des3.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_1024x136_17' found in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_128x44' found in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_20x64' found in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_22x64' found in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_256x64' found in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_45x512' found in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x45' found in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x64' found in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x160_20' found in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x176_22' found in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x20_64' found in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x40_20' found in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x44_22' found in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x512' found in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x80_20' found in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x88_22' found in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_120x16' found in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x120_30' found in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x124_31' found in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x32_32' found in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[06/17 00:37:29     25s] Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/17 00:37:29     25s] Hooked 376 DB cells to tlib cells.
[06/17 00:37:29     25s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:01.0, peak res=951.8M, current mem=951.8M)
[06/17 00:37:29     25s] 2 empty module found.
[06/17 00:37:29     25s] Starting recursive module instantiation check.
[06/17 00:37:29     25s] No recursion found.
[06/17 00:37:29     25s] Building hierarchical netlist for Cell des3 ...
[06/17 00:37:29     25s] *** Netlist is unique.
[06/17 00:37:29     25s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[06/17 00:37:29     25s] ** info: there are 383 modules.
[06/17 00:37:29     25s] ** info: there are 425 stdCell insts.
[06/17 00:37:29     25s] 
[06/17 00:37:29     25s] *** Memory Usage v#1 (Current mem = 1102.078M, initial mem = 486.906M) ***
[06/17 00:37:29     25s] *info: set bottom ioPad orient R0
[06/17 00:37:29     25s] Start create_tracks
[06/17 00:37:29     25s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/17 00:37:29     25s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/17 00:37:29     25s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/17 00:37:29     25s] Loading preference file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/gui.pref.tcl ...
[06/17 00:37:29     25s] ##  Process: 45            (User Set)               
[06/17 00:37:29     25s] ##     Node: (not set)                           
[06/17 00:37:29     25s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/17 00:37:29     25s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/17 00:37:29     25s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/17 00:37:29     25s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/17 00:37:29     25s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/17 00:37:29     25s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/17 00:37:29     25s] Slack adjustment of -0 applied on <default> path group
[06/17 00:37:29     25s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[06/17 00:37:29     25s] Type 'man IMPOPT-3602' for more detail.
[06/17 00:37:29     25s] Effort level <high> specified for reg2reg path_group
[06/17 00:37:29     25s] Slack adjustment of -0 applied on reg2reg path_group
[06/17 00:37:29     26s] The power planner are extend the stripe antenna to the first ring.
[06/17 00:37:29     26s] Stripes will break as close as possible to obstructions.
[06/17 00:37:29     26s] Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
[06/17 00:37:29     26s] Extraction setup Delayed 
[06/17 00:37:29     26s] *Info: initialize multi-corner CTS.
[06/17 00:37:29     26s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1236.9M, current mem=967.2M)
[06/17 00:37:29     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/17 00:37:29     26s] 
[06/17 00:37:29     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[06/17 00:37:29     26s] Summary for sequential cells identification: 
[06/17 00:37:29     26s]   Identified SBFF number: 16
[06/17 00:37:29     26s]   Identified MBFF number: 0
[06/17 00:37:29     26s]   Identified SB Latch number: 0
[06/17 00:37:29     26s]   Identified MB Latch number: 0
[06/17 00:37:29     26s]   Not identified SBFF number: 0
[06/17 00:37:29     26s]   Not identified MBFF number: 0
[06/17 00:37:29     26s]   Not identified SB Latch number: 0
[06/17 00:37:29     26s]   Not identified MB Latch number: 0
[06/17 00:37:29     26s]   Number of sequential cells which are not FFs: 13
[06/17 00:37:29     26s] Total number of combinational cells: 93
[06/17 00:37:29     26s] Total number of sequential cells: 29
[06/17 00:37:29     26s] Total number of tristate cells: 6
[06/17 00:37:29     26s] Total number of level shifter cells: 0
[06/17 00:37:29     26s] Total number of power gating cells: 0
[06/17 00:37:29     26s] Total number of isolation cells: 0
[06/17 00:37:29     26s] Total number of power switch cells: 0
[06/17 00:37:29     26s] Total number of pulse generator cells: 0
[06/17 00:37:29     26s] Total number of always on buffers: 0
[06/17 00:37:29     26s] Total number of retention cells: 0
[06/17 00:37:29     26s] Total number of physical cells: 6
[06/17 00:37:29     26s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/17 00:37:29     26s] Total number of usable buffers: 9
[06/17 00:37:29     26s] List of unusable buffers:
[06/17 00:37:29     26s] Total number of unusable buffers: 0
[06/17 00:37:29     26s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/17 00:37:29     26s] Total number of usable inverters: 6
[06/17 00:37:29     26s] List of unusable inverters:
[06/17 00:37:29     26s] Total number of unusable inverters: 0
[06/17 00:37:29     26s] List of identified usable delay cells:
[06/17 00:37:29     26s] Total number of identified usable delay cells: 0
[06/17 00:37:29     26s] List of identified unusable delay cells:
[06/17 00:37:29     26s] Total number of identified unusable delay cells: 0
[06/17 00:37:29     26s] 
[06/17 00:37:29     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[06/17 00:37:29     26s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/17 00:37:29     26s] 
[06/17 00:37:29     26s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:37:29     26s] 
[06/17 00:37:29     26s] TimeStamp Deleting Cell Server End ...
[06/17 00:37:29     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1243.8M, current mem=1243.8M)
[06/17 00:37:29     26s] 
[06/17 00:37:29     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[06/17 00:37:29     26s] Summary for sequential cells identification: 
[06/17 00:37:29     26s]   Identified SBFF number: 16
[06/17 00:37:29     26s]   Identified MBFF number: 0
[06/17 00:37:29     26s]   Identified SB Latch number: 0
[06/17 00:37:29     26s]   Identified MB Latch number: 0
[06/17 00:37:29     26s]   Not identified SBFF number: 0
[06/17 00:37:29     26s]   Not identified MBFF number: 0
[06/17 00:37:29     26s]   Not identified SB Latch number: 0
[06/17 00:37:29     26s]   Not identified MB Latch number: 0
[06/17 00:37:29     26s]   Number of sequential cells which are not FFs: 13
[06/17 00:37:29     26s] 
[06/17 00:37:29     26s] Trim Metal Layers:
[06/17 00:37:29     26s]  Visiting view : worst
[06/17 00:37:29     26s]    : PowerDomain = none : Weighted F : unweighted  = 33.30 (1.000) with rcCorner = 0
[06/17 00:37:29     26s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[06/17 00:37:29     26s]  Visiting view : best
[06/17 00:37:29     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/17 00:37:29     26s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[06/17 00:37:29     26s] 
[06/17 00:37:29     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[06/17 00:37:29     26s] 
[06/17 00:37:29     26s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:37:29     26s] 
[06/17 00:37:29     26s] TimeStamp Deleting Cell Server End ...
[06/17 00:37:29     26s] Reading floorplan file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.fp.gz (mem = 1363.3M).
[06/17 00:37:29     26s] % Begin Load floorplan data ... (date=06/17 00:37:29, mem=1245.5M)
[06/17 00:37:29     26s] *info: reset 1943 existing net BottomPreferredLayer and AvoidDetour
[06/17 00:37:29     26s] Deleting old partition specification.
[06/17 00:37:30     26s] Set FPlanBox to (0 0 123880 123200)
[06/17 00:37:30     26s] Start create_tracks
[06/17 00:37:30     26s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/17 00:37:30     26s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/17 00:37:30     26s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/17 00:37:30     26s]  ... processed partition successfully.
[06/17 00:37:30     26s] Reading binary special route file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.fp.spr.gz (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:36:55 2025, version: 1)
[06/17 00:37:30     26s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1247.0M, current mem=1247.0M)
[06/17 00:37:30     26s] There are 8 nets with bottomPreferredRoutingLayer being set
[06/17 00:37:30     26s] Extracting standard cell pins and blockage ...... 
[06/17 00:37:30     26s] Pin and blockage extraction finished
[06/17 00:37:30     26s] % End Load floorplan data ... (date=06/17 00:37:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1249.0M, current mem=1249.0M)
[06/17 00:37:30     26s] Reading congestion map file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.route.congmap.gz ...
[06/17 00:37:30     26s] % Begin Load SymbolTable ... (date=06/17 00:37:30, mem=1249.4M)
[06/17 00:37:30     26s] Suppress "**WARN ..." messages.
[06/17 00:37:30     26s] routingBox: (-3200 -3200) (127080 126400)
[06/17 00:37:30     26s] coreBox:    (0 0) (123880 123200)
[06/17 00:37:30     26s] Un-suppress "**WARN ..." messages.
[06/17 00:37:30     26s] % End Load SymbolTable ... (date=06/17 00:37:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.2M, current mem=1250.2M)
[06/17 00:37:30     26s] Loading place ...
[06/17 00:37:30     26s] % Begin Load placement data ... (date=06/17 00:37:30, mem=1250.2M)
[06/17 00:37:30     26s] Reading placement file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.place.gz.
[06/17 00:37:30     26s] ** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:36:55 2025, version# 2) ...
[06/17 00:37:30     26s] Read Views for adaptive view pruning ...
[06/17 00:37:30     26s] Read 0 views from Binary DB for adaptive view pruning
[06/17 00:37:30     26s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1367.3M) ***
[06/17 00:37:30     26s] Total net length = 7.270e+03 (4.763e+03 2.507e+03) (ext = 5.066e+03)
[06/17 00:37:30     26s] % End Load placement data ... (date=06/17 00:37:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1251.2M, current mem=1251.2M)
[06/17 00:37:30     26s] Reading PG file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Tue Jun 17 00:36:55 2025)
[06/17 00:37:30     26s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1364.3M) ***
[06/17 00:37:30     26s] % Begin Load routing data ... (date=06/17 00:37:30, mem=1251.8M)
[06/17 00:37:30     26s] Reading routing file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.route.gz.
[06/17 00:37:30     26s] Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:36:55 2025 Format: 20.1) ...
[06/17 00:37:30     26s] *** Total 1895 nets are successfully restored.
[06/17 00:37:30     26s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1366.3M) ***
[06/17 00:37:30     26s] % End Load routing data ... (date=06/17 00:37:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.6M, current mem=1254.6M)
[06/17 00:37:30     26s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/17 00:37:30     26s] Reading property file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.prop
[06/17 00:37:30     26s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1369.3M) ***
[06/17 00:37:30     26s] Set Default Input Pin Transition as 0.1 ps.
[06/17 00:37:31     27s] eee: readRCCornerMetaData, file read unsuccessful: /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/extraction/extractionMetaData.gz
[06/17 00:37:31     27s] Extraction setup Started 
[06/17 00:37:31     27s] 
[06/17 00:37:31     27s] Trim Metal Layers:
[06/17 00:37:31     27s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/17 00:37:31     27s] Reading Capacitance Table File /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
[06/17 00:37:31     27s] Cap table was created using Encounter 08.10-p004_1.
[06/17 00:37:31     27s] Process name: master_techFreePDK45.
[06/17 00:37:31     27s] Importing multi-corner RC tables ... 
[06/17 00:37:31     27s] Summary of Active RC-Corners : 
[06/17 00:37:31     27s]  
[06/17 00:37:31     27s]  Analysis View: worst
[06/17 00:37:31     27s]     RC-Corner Name        : default
[06/17 00:37:31     27s]     RC-Corner Index       : 0
[06/17 00:37:31     27s]     RC-Corner Temperature : 25 Celsius
[06/17 00:37:31     27s]     RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[06/17 00:37:31     27s]     RC-Corner PreRoute Res Factor         : 1
[06/17 00:37:31     27s]     RC-Corner PreRoute Cap Factor         : 1
[06/17 00:37:31     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/17 00:37:31     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/17 00:37:31     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/17 00:37:31     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/17 00:37:31     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/17 00:37:31     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/17 00:37:31     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/17 00:37:31     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/17 00:37:31     27s]  
[06/17 00:37:31     27s]  Analysis View: best
[06/17 00:37:31     27s]     RC-Corner Name        : default
[06/17 00:37:31     27s]     RC-Corner Index       : 0
[06/17 00:37:31     27s]     RC-Corner Temperature : 25 Celsius
[06/17 00:37:31     27s]     RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[06/17 00:37:31     27s]     RC-Corner PreRoute Res Factor         : 1
[06/17 00:37:31     27s]     RC-Corner PreRoute Cap Factor         : 1
[06/17 00:37:31     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/17 00:37:31     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/17 00:37:31     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/17 00:37:31     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/17 00:37:31     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/17 00:37:31     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/17 00:37:31     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/17 00:37:31     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/17 00:37:31     27s] 
[06/17 00:37:31     27s] Trim Metal Layers:
[06/17 00:37:31     27s] LayerId::1 widthSet size::4
[06/17 00:37:31     27s] LayerId::2 widthSet size::4
[06/17 00:37:31     27s] LayerId::3 widthSet size::4
[06/17 00:37:31     27s] LayerId::4 widthSet size::4
[06/17 00:37:31     27s] LayerId::5 widthSet size::4
[06/17 00:37:31     27s] LayerId::6 widthSet size::4
[06/17 00:37:31     27s] LayerId::7 widthSet size::4
[06/17 00:37:31     27s] LayerId::8 widthSet size::4
[06/17 00:37:31     27s] LayerId::9 widthSet size::4
[06/17 00:37:31     27s] LayerId::10 widthSet size::3
[06/17 00:37:31     27s] eee: readRCGridDensityData file read unsuccessful:extractionRCGridDensityData.gz
[06/17 00:37:31     27s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[06/17 00:37:31     27s] LayerId::2 widthSet size::4
[06/17 00:37:31     27s] LayerId::3 widthSet size::4
[06/17 00:37:31     27s] LayerId::4 widthSet size::4
[06/17 00:37:31     27s] LayerId::5 widthSet size::4
[06/17 00:37:31     27s] LayerId::6 widthSet size::4
[06/17 00:37:31     27s] LayerId::7 widthSet size::4
[06/17 00:37:31     27s] LayerId::8 widthSet size::4
[06/17 00:37:31     27s] LayerId::9 widthSet size::4
[06/17 00:37:31     27s] LayerId::10 widthSet size::3
[06/17 00:37:31     27s] Updating RC grid for preRoute extraction ...
[06/17 00:37:31     27s] eee: pegSigSF::1.070000
[06/17 00:37:31     27s] Initializing multi-corner capacitance tables ... 
[06/17 00:37:31     27s] Initializing multi-corner resistance tables ...
[06/17 00:37:31     27s] Loading rc congestion map /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.congmap.gz ...
[06/17 00:37:31     27s] eee: l::1 avDens::0.101546 usedTrk::253.864214 availTrk::2500.000000 sigTrk::253.864214
[06/17 00:37:31     27s] eee: l::2 avDens::0.076020 usedTrk::106.428035 availTrk::1400.000000 sigTrk::106.428035
[06/17 00:37:31     27s] eee: l::3 avDens::0.124668 usedTrk::311.670647 availTrk::2500.000000 sigTrk::311.670647
[06/17 00:37:31     27s] eee: l::4 avDens::0.095939 usedTrk::100.735927 availTrk::1050.000000 sigTrk::100.735927
[06/17 00:37:31     27s] eee: l::5 avDens::0.083072 usedTrk::78.918429 availTrk::950.000000 sigTrk::78.918429
[06/17 00:37:31     27s] eee: l::6 avDens::0.070541 usedTrk::42.324893 availTrk::600.000000 sigTrk::42.324893
[06/17 00:37:31     27s] eee: l::7 avDens::0.040414 usedTrk::2.694286 availTrk::66.666667 sigTrk::2.694286
[06/17 00:37:31     27s] eee: l::8 avDens::0.052800 usedTrk::2.640000 availTrk::50.000000 sigTrk::2.640000
[06/17 00:37:31     27s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:31     27s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:31     27s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:31     27s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.261087 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.860800 pMod=80 wcR=0.535700 newSi=0.002100 wHLS=1.412630 siPrev=0 viaL=0.000000 crit=0.048923 shortMod=0.244614 fMod=0.012231 
[06/17 00:37:31     27s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:31     27s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.261087 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.860800 pMod=80 wcR=0.535700 newSi=0.002100 wHLS=1.412630 siPrev=0 viaL=0.000000 crit=0.048923 shortMod=0.244614 fMod=0.012231 
[06/17 00:37:31     27s] Start generating vias ..
[06/17 00:37:31     27s] #create default rule from bind_ndr_rule rule=0x7f1d4d22fea0 0x7f1d30df6018
[06/17 00:37:31     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[06/17 00:37:31     27s] #Skip building auto via since it is not turned on.
[06/17 00:37:31     27s] Extracting standard cell pins and blockage ...... 
[06/17 00:37:31     27s] Pin and blockage extraction finished
[06/17 00:37:31     27s] Via generation completed.
[06/17 00:37:31     27s] % Begin Load power constraints ... (date=06/17 00:37:31, mem=1277.1M)
[06/17 00:37:31     27s] % End Load power constraints ... (date=06/17 00:37:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.2M, current mem=1284.2M)
[06/17 00:37:31     27s] % Begin load AAE data ... (date=06/17 00:37:31, mem=1298.0M)
[06/17 00:37:32     27s] AAE DB initialization (MEM=1434.37 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/17 00:37:32     27s] % End load AAE data ... (date=06/17 00:37:32, total cpu=0:00:00.6, real=0:00:01.0, peak res=1304.3M, current mem=1304.3M)
[06/17 00:37:32     27s] 
[06/17 00:37:32     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[06/17 00:37:32     27s] Summary for sequential cells identification: 
[06/17 00:37:32     27s]   Identified SBFF number: 16
[06/17 00:37:32     27s]   Identified MBFF number: 0
[06/17 00:37:32     27s]   Identified SB Latch number: 0
[06/17 00:37:32     27s]   Identified MB Latch number: 0
[06/17 00:37:32     27s]   Not identified SBFF number: 0
[06/17 00:37:32     27s]   Not identified MBFF number: 0
[06/17 00:37:32     27s]   Not identified SB Latch number: 0
[06/17 00:37:32     27s]   Not identified MB Latch number: 0
[06/17 00:37:32     27s]   Number of sequential cells which are not FFs: 13
[06/17 00:37:32     27s] Total number of combinational cells: 93
[06/17 00:37:32     27s] Total number of sequential cells: 29
[06/17 00:37:32     27s] Total number of tristate cells: 6
[06/17 00:37:32     27s] Total number of level shifter cells: 0
[06/17 00:37:32     27s] Total number of power gating cells: 0
[06/17 00:37:32     27s] Total number of isolation cells: 0
[06/17 00:37:32     27s] Total number of power switch cells: 0
[06/17 00:37:32     27s] Total number of pulse generator cells: 0
[06/17 00:37:32     27s] Total number of always on buffers: 0
[06/17 00:37:32     27s] Total number of retention cells: 0
[06/17 00:37:32     27s] Total number of physical cells: 6
[06/17 00:37:32     27s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/17 00:37:32     27s] Total number of usable buffers: 9
[06/17 00:37:32     27s] List of unusable buffers:
[06/17 00:37:32     27s] Total number of unusable buffers: 0
[06/17 00:37:32     27s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/17 00:37:32     27s] Total number of usable inverters: 6
[06/17 00:37:32     27s] List of unusable inverters:
[06/17 00:37:32     27s] Total number of unusable inverters: 0
[06/17 00:37:32     27s] List of identified usable delay cells:
[06/17 00:37:32     27s] Total number of identified usable delay cells: 0
[06/17 00:37:32     27s] List of identified unusable delay cells:
[06/17 00:37:32     27s] Total number of identified unusable delay cells: 0
[06/17 00:37:32     27s] 
[06/17 00:37:32     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[06/17 00:37:32     27s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/17 00:37:32     27s] 
[06/17 00:37:32     27s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:37:32     27s] 
[06/17 00:37:32     27s] TimeStamp Deleting Cell Server End ...
[06/17 00:37:32     27s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[06/17 00:37:32     27s] timing_enable_separate_device_slew_effect_sensitivities
[06/17 00:37:32     27s] #% End load design ... (date=06/17 00:37:32, total cpu=0:00:09.4, real=0:00:10.0, peak res=1328.5M, current mem=1304.6M)
[06/17 00:37:32     27s] 
[06/17 00:37:32     27s] *** Summary of all messages that are not suppressed in this session:
[06/17 00:37:32     27s] Severity  ID               Count  Summary                                  
[06/17 00:37:32     27s] ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
[06/17 00:37:32     27s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[06/17 00:37:32     27s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[06/17 00:37:32     27s] WARNING   TECHLIB-606        108  An inconsistency was found during interp...
[06/17 00:37:32     27s] *** Message Summary: 110 warning(s), 96866 error(s)
[06/17 00:37:32     27s] 
[06/17 00:37:32     27s] **ERROR: (IMPSYT-7114):	Invalid return code while executing command 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt'. Review the following error in command 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt' then restart.
[06/17 00:37:32     27s] **ERROR: (IMPSYT-6693):	Error message: restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt: ambiguous command name "report_cts": report_cts_flow report_cts_path_detours.
[06/17 00:37:32     27s] Sourcing file "/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/5_cts.tcl" ...
[06/17 00:37:32     27s] <CMD> set_ccopt_property buffer_cells {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 CLKBUF_X4 CLKBUF_X8}
[06/17 00:37:32     27s] <CMD> set_ccopt_property clock_gating_cells {CLKGT_X1 CLKGT_X2}
[06/17 00:37:32     27s] <CMD> set_ccopt_property cell_density 0.5
[06/17 00:37:32     27s] <CMD> set_ccopt_property clock_gate_buffering_location below
[06/17 00:37:32     27s] <CMD> set_ccopt_property clone_clock_gates true
[06/17 00:37:32     27s] <CMD> setNanoRouteMode -routeWithTimingDriven false -routeDesignFixClockNets true
[06/17 00:37:32     27s] <CMD> ccopt_design -cts
[06/17 00:37:32     27s] #% Begin ccopt_design (date=06/17 00:37:32, mem=1303.9M)
[06/17 00:37:32     27s] Turning off fast DC mode.
[06/17 00:37:32     27s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:27.9/0:00:32.3 (0.9), mem = 1432.4M
[06/17 00:37:32     27s] Runtime...
[06/17 00:37:32     27s] **INFO: User's settings:
[06/17 00:37:32     27s] setNanoRouteMode -extractThirdPartyCompatible      false
[06/17 00:37:32     27s] setNanoRouteMode -grouteExpTdStdDelay              33.1
[06/17 00:37:32     27s] setNanoRouteMode -routeDesignFixClockNets          true
[06/17 00:37:32     27s] setNanoRouteMode -routeWithTimingDriven            false
[06/17 00:37:32     27s] setDesignMode -flowEffort                          express
[06/17 00:37:32     27s] setDesignMode -powerEffort                         none
[06/17 00:37:32     27s] setDesignMode -process                             45
[06/17 00:37:32     27s] setExtractRCMode -coupling_c_th                    0.1
[06/17 00:37:32     27s] setExtractRCMode -effortLevel                      low
[06/17 00:37:32     27s] setExtractRCMode -engine                           preRoute
[06/17 00:37:32     27s] setExtractRCMode -relative_c_th                    1
[06/17 00:37:32     27s] setExtractRCMode -total_c_th                       0
[06/17 00:37:32     27s] setDelayCalMode -enable_high_fanout                true
[06/17 00:37:32     27s] setDelayCalMode -engine                            aae
[06/17 00:37:32     27s] setDelayCalMode -ignoreNetLoad                     false
[06/17 00:37:32     27s] setDelayCalMode -socv_accuracy_mode                low
[06/17 00:37:32     27s] setPlaceMode -MXPBoundaryLevel                     7
[06/17 00:37:32     27s] setPlaceMode -MXPConstraintFile                    {}
[06/17 00:37:32     27s] setPlaceMode -MXPControlSetting                    0
[06/17 00:37:32     27s] setPlaceMode -MXPLogicHierAware                    0
[06/17 00:37:32     27s] setPlaceMode -MXPPreplaceSetting                   5
[06/17 00:37:32     27s] setPlaceMode -MXPRefineSetting                     17
[06/17 00:37:32     27s] setPlaceMode -place_detail_wire_length_opt_effort  medium
[06/17 00:37:32     27s] setPlaceMode -place_global_activity_power_driven   false
[06/17 00:37:32     27s] setPlaceMode -place_global_cong_effort             medium
[06/17 00:37:32     27s] setPlaceMode -place_global_max_density             0.9
[06/17 00:37:32     27s] setPlaceMode -place_global_place_io_pins           false
[06/17 00:37:32     27s] setPlaceMode -place_global_timing_effort           medium
[06/17 00:37:32     27s] setPlaceMode -timingDriven                         true
[06/17 00:37:32     27s] 
[06/17 00:37:32     27s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[06/17 00:37:32     27s] (ccopt_design): create_ccopt_clock_tree_spec
[06/17 00:37:32     27s] Creating clock tree spec for modes (timing configs): default
[06/17 00:37:32     27s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/17 00:37:32     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/17 00:37:32     27s] 
[06/17 00:37:32     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/17 00:37:32     27s] Summary for sequential cells identification: 
[06/17 00:37:32     27s]   Identified SBFF number: 16
[06/17 00:37:32     27s]   Identified MBFF number: 0
[06/17 00:37:32     27s]   Identified SB Latch number: 0
[06/17 00:37:32     27s]   Identified MB Latch number: 0
[06/17 00:37:32     27s]   Not identified SBFF number: 0
[06/17 00:37:32     27s]   Not identified MBFF number: 0
[06/17 00:37:32     27s]   Not identified SB Latch number: 0
[06/17 00:37:32     27s]   Not identified MB Latch number: 0
[06/17 00:37:32     27s]   Number of sequential cells which are not FFs: 13
[06/17 00:37:32     27s]  Visiting view : worst
[06/17 00:37:32     27s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[06/17 00:37:32     27s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[06/17 00:37:32     27s]  Visiting view : best
[06/17 00:37:32     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[06/17 00:37:32     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[06/17 00:37:32     27s] TLC MultiMap info (StdDelay):
[06/17 00:37:32     27s]   : fast + fast + 1 + no RcCorner := 5.5ps
[06/17 00:37:32     27s]   : fast + fast + 1 + default := 5.9ps
[06/17 00:37:32     27s]   : slow + slow + 1 + no RcCorner := 32.2ps
[06/17 00:37:32     27s]   : slow + slow + 1 + default := 33.1ps
[06/17 00:37:32     27s]  Setting StdDelay to: 33.1ps
[06/17 00:37:32     27s] 
[06/17 00:37:32     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/17 00:37:32     27s] Reset timing graph...
[06/17 00:37:32     27s] Ignoring AAE DB Resetting ...
[06/17 00:37:32     27s] Reset timing graph done.
[06/17 00:37:32     28s] Ignoring AAE DB Resetting ...
[06/17 00:37:32     28s] Analyzing clock structure...
[06/17 00:37:32     28s] Analyzing clock structure done.
[06/17 00:37:32     28s] Reset timing graph...
[06/17 00:37:32     28s] Ignoring AAE DB Resetting ...
[06/17 00:37:32     28s] Reset timing graph done.
[06/17 00:37:32     28s] Extracting original clock gating for clk...
[06/17 00:37:32     28s]   clock_tree clk contains 128 sinks and 0 clock gates.
[06/17 00:37:32     28s] Extracting original clock gating for clk done.
[06/17 00:37:32     28s] The skew group clk/default was created. It contains 128 sinks and 1 sources.
[06/17 00:37:32     28s] Checking clock tree convergence...
[06/17 00:37:32     28s] Checking clock tree convergence done.
[06/17 00:37:32     28s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/17 00:37:32     28s] Set place::cacheFPlanSiteMark to 1
[06/17 00:37:32     28s] CCOpt::Phase::Initialization...
[06/17 00:37:32     28s] Check Prerequisites...
[06/17 00:37:32     28s] Leaving CCOpt scope - CheckPlace...
[06/17 00:37:32     28s] OPERPROF: Starting checkPlace at level 1, MEM:1532.3M, EPOCH TIME: 1750135052.440338
[06/17 00:37:32     28s] # Init pin-track-align, new floorplan.
[06/17 00:37:32     28s] Processing tracks to init pin-track alignment.
[06/17 00:37:32     28s] z: 2, totalTracks: 1
[06/17 00:37:32     28s] z: 4, totalTracks: 1
[06/17 00:37:32     28s] z: 6, totalTracks: 1
[06/17 00:37:32     28s] z: 8, totalTracks: 1
[06/17 00:37:32     28s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:32     28s] All LLGs are deleted
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1532.3M, EPOCH TIME: 1750135052.451626
[06/17 00:37:32     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1532.3M, EPOCH TIME: 1750135052.451783
[06/17 00:37:32     28s] # Building des3 llgBox search-tree.
[06/17 00:37:32     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.3M, EPOCH TIME: 1750135052.451922
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1532.3M, EPOCH TIME: 1750135052.452184
[06/17 00:37:32     28s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:32     28s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:32     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1532.3M, EPOCH TIME: 1750135052.452337
[06/17 00:37:32     28s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f1d31e72f78.
[06/17 00:37:32     28s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[06/17 00:37:32     28s] After signature check, allow fast init is false, keep pre-filter is false.
[06/17 00:37:32     28s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/17 00:37:32     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.003, MEM:1660.3M, EPOCH TIME: 1750135052.455346
[06/17 00:37:32     28s] Use non-trimmed site array because memory saving is not enough.
[06/17 00:37:32     28s] SiteArray: non-trimmed site array dimensions = 44 x 326
[06/17 00:37:32     28s] SiteArray: use 114,688 bytes
[06/17 00:37:32     28s] SiteArray: current memory after site array memory allocation 1660.4M
[06/17 00:37:32     28s] SiteArray: FP blocked sites are writable
[06/17 00:37:32     28s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[06/17 00:37:32     28s] Atter site array init, number of instance map data is 0.
[06/17 00:37:32     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1660.4M, EPOCH TIME: 1750135052.456060
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:32     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.004, MEM:1660.4M, EPOCH TIME: 1750135052.456409
[06/17 00:37:32     28s] Begin checking placement ... (start mem=1532.3M, init mem=1660.4M)
[06/17 00:37:32     28s] Begin checking exclusive groups violation ...
[06/17 00:37:32     28s] There are 0 groups to check, max #box is 0, total #box is 0
[06/17 00:37:32     28s] Finished checking exclusive groups violations. Found 0 Vio.
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] Running CheckPlace using 1 thread in normal mode...
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] ...checkPlace normal is done!
[06/17 00:37:32     28s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1660.4M, EPOCH TIME: 1750135052.460393
[06/17 00:37:32     28s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1660.4M, EPOCH TIME: 1750135052.460767
[06/17 00:37:32     28s] *info: Placed = 425           
[06/17 00:37:32     28s] *info: Unplaced = 0           
[06/17 00:37:32     28s] Placement Density:25.86%(987/3816)
[06/17 00:37:32     28s] Placement Density (including fixed std cells):25.86%(987/3816)
[06/17 00:37:32     28s] All LLGs are deleted
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:425).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1660.4M, EPOCH TIME: 1750135052.461267
[06/17 00:37:32     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1660.4M, EPOCH TIME: 1750135052.461368
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1660.4M)
[06/17 00:37:32     28s] OPERPROF: Finished checkPlace at level 1, CPU:0.022, REAL:0.021, MEM:1660.4M, EPOCH TIME: 1750135052.461801
[06/17 00:37:32     28s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:32     28s] Innovus will update I/O latencies
[06/17 00:37:32     28s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:32     28s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:32     28s] Info: 1 threads available for lower-level modules during optimization.
[06/17 00:37:32     28s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:37:32     28s] Executing ccopt post-processing.
[06/17 00:37:32     28s] Synthesizing clock trees with CCOpt...
[06/17 00:37:32     28s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.3/0:00:32.7 (0.9), mem = 1660.4M
[06/17 00:37:32     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/17 00:37:32     28s] CCOpt::Phase::PreparingToBalance...
[06/17 00:37:32     28s] Leaving CCOpt scope - Initializing power interface...
[06/17 00:37:32     28s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:32     28s] Leaving CCOpt scope - Initializing activity data...
[06/17 00:37:32     28s] #################################################################################
[06/17 00:37:32     28s] # Design Stage: PreRoute
[06/17 00:37:32     28s] # Design Name: des3
[06/17 00:37:32     28s] # Design Mode: 45nm
[06/17 00:37:32     28s] # Analysis Mode: MMMC Non-OCV 
[06/17 00:37:32     28s] # Parasitics Mode: No SPEF/RCDB 
[06/17 00:37:32     28s] # Signoff Settings: SI Off 
[06/17 00:37:32     28s] #################################################################################
[06/17 00:37:32     28s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1660.4M) ***
[06/17 00:37:32     28s] clk(1000MHz) Processing average sequential pin duty cycle 
[06/17 00:37:32     28s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] Positive (advancing) pin insertion delays
[06/17 00:37:32     28s] =========================================
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] Found 0 advancing pin insertion delay (0.000% of 128 clock tree sinks)
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] Negative (delaying) pin insertion delays
[06/17 00:37:32     28s] ========================================
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] Found 0 delaying pin insertion delay (0.000% of 128 clock tree sinks)
[06/17 00:37:32     28s] Notify start of optimization...
[06/17 00:37:32     28s] Notify start of optimization done.
[06/17 00:37:32     28s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/17 00:37:32     28s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1686.4M, EPOCH TIME: 1750135052.682494
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] All LLGs are deleted
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1686.4M, EPOCH TIME: 1750135052.682706
[06/17 00:37:32     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1686.4M, EPOCH TIME: 1750135052.682789
[06/17 00:37:32     28s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1681.4M, EPOCH TIME: 1750135052.683266
[06/17 00:37:32     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.5 mem=1681.4M
[06/17 00:37:32     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.5 mem=1681.4M
[06/17 00:37:32     28s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1681.44 MB )
[06/17 00:37:32     28s] (I)      ==================== Layers =====================
[06/17 00:37:32     28s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:32     28s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/17 00:37:32     28s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:32     28s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[06/17 00:37:32     28s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/17 00:37:32     28s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/17 00:37:32     28s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/17 00:37:32     28s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/17 00:37:32     28s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[06/17 00:37:32     28s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[06/17 00:37:32     28s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[06/17 00:37:32     28s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[06/17 00:37:32     28s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[06/17 00:37:32     28s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:32     28s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[06/17 00:37:32     28s] (I)      |   0 |  0 |  active |   other |        |    MS |
[06/17 00:37:32     28s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[06/17 00:37:32     28s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:32     28s] (I)      Started Import and model ( Curr Mem: 1681.44 MB )
[06/17 00:37:32     28s] (I)      Default pattern map key = des3_default.
[06/17 00:37:32     28s] (I)      == Non-default Options ==
[06/17 00:37:32     28s] (I)      Maximum routing layer                              : 10
[06/17 00:37:32     28s] (I)      Number of threads                                  : 1
[06/17 00:37:32     28s] (I)      Method to set GCell size                           : row
[06/17 00:37:32     28s] (I)      Counted 182 PG shapes. We will not process PG shapes layer by layer.
[06/17 00:37:32     28s] (I)      Use row-based GCell size
[06/17 00:37:32     28s] (I)      Use row-based GCell align
[06/17 00:37:32     28s] (I)      layer 0 area = 0
[06/17 00:37:32     28s] (I)      layer 1 area = 0
[06/17 00:37:32     28s] (I)      layer 2 area = 0
[06/17 00:37:32     28s] (I)      layer 3 area = 0
[06/17 00:37:32     28s] (I)      layer 4 area = 0
[06/17 00:37:32     28s] (I)      layer 5 area = 0
[06/17 00:37:32     28s] (I)      layer 6 area = 0
[06/17 00:37:32     28s] (I)      layer 7 area = 0
[06/17 00:37:32     28s] (I)      layer 8 area = 0
[06/17 00:37:32     28s] (I)      layer 9 area = 0
[06/17 00:37:32     28s] (I)      GCell unit size   : 2800
[06/17 00:37:32     28s] (I)      GCell multiplier  : 1
[06/17 00:37:32     28s] (I)      GCell row height  : 2800
[06/17 00:37:32     28s] (I)      Actual row height : 2800
[06/17 00:37:32     28s] (I)      GCell align ref   : 0 0
[06/17 00:37:32     28s] [NR-eGR] Track table information for default rule: 
[06/17 00:37:32     28s] [NR-eGR] metal1 has single uniform track structure
[06/17 00:37:32     28s] [NR-eGR] metal2 has single uniform track structure
[06/17 00:37:32     28s] [NR-eGR] metal3 has single uniform track structure
[06/17 00:37:32     28s] [NR-eGR] metal4 has single uniform track structure
[06/17 00:37:32     28s] [NR-eGR] metal5 has single uniform track structure
[06/17 00:37:32     28s] [NR-eGR] metal6 has single uniform track structure
[06/17 00:37:32     28s] [NR-eGR] metal7 has single uniform track structure
[06/17 00:37:32     28s] [NR-eGR] metal8 has single uniform track structure
[06/17 00:37:32     28s] [NR-eGR] metal9 has single uniform track structure
[06/17 00:37:32     28s] [NR-eGR] metal10 has single uniform track structure
[06/17 00:37:32     28s] (I)      ============== Default via ===============
[06/17 00:37:32     28s] (I)      +---+------------------+-----------------+
[06/17 00:37:32     28s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[06/17 00:37:32     28s] (I)      +---+------------------+-----------------+
[06/17 00:37:32     28s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[06/17 00:37:32     28s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[06/17 00:37:32     28s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[06/17 00:37:32     28s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[06/17 00:37:32     28s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[06/17 00:37:32     28s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[06/17 00:37:32     28s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[06/17 00:37:32     28s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[06/17 00:37:32     28s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[06/17 00:37:32     28s] (I)      +---+------------------+-----------------+
[06/17 00:37:32     28s] [NR-eGR] Read 227 PG shapes
[06/17 00:37:32     28s] [NR-eGR] Read 0 clock shapes
[06/17 00:37:32     28s] [NR-eGR] Read 0 other shapes
[06/17 00:37:32     28s] [NR-eGR] #Routing Blockages  : 0
[06/17 00:37:32     28s] [NR-eGR] #Instance Blockages : 0
[06/17 00:37:32     28s] [NR-eGR] #PG Blockages       : 227
[06/17 00:37:32     28s] [NR-eGR] #Halo Blockages     : 0
[06/17 00:37:32     28s] [NR-eGR] #Boundary Blockages : 0
[06/17 00:37:32     28s] [NR-eGR] #Clock Blockages    : 0
[06/17 00:37:32     28s] [NR-eGR] #Other Blockages    : 0
[06/17 00:37:32     28s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/17 00:37:32     28s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/17 00:37:32     28s] [NR-eGR] Read 496 nets ( ignored 0 )
[06/17 00:37:32     28s] (I)      early_global_route_priority property id does not exist.
[06/17 00:37:32     28s] (I)      Read Num Blocks=227  Num Prerouted Wires=0  Num CS=0
[06/17 00:37:32     28s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[06/17 00:37:32     28s] (I)      Layer 2 (H) : #blockages 90 : #preroutes 0
[06/17 00:37:32     28s] (I)      Layer 3 (V) : #blockages 47 : #preroutes 0
[06/17 00:37:32     28s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:32     28s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:32     28s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:32     28s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:32     28s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:32     28s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:32     28s] (I)      Number of ignored nets                =      0
[06/17 00:37:32     28s] (I)      Number of connected nets              =      0
[06/17 00:37:32     28s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/17 00:37:32     28s] (I)      Number of clock nets                  =      1.  Ignored: No
[06/17 00:37:32     28s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/17 00:37:32     28s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/17 00:37:32     28s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/17 00:37:32     28s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/17 00:37:32     28s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/17 00:37:32     28s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/17 00:37:32     28s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/17 00:37:32     28s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/17 00:37:32     28s] (I)      Ndr track 0 does not exist
[06/17 00:37:32     28s] (I)      ---------------------Grid Graph Info--------------------
[06/17 00:37:32     28s] (I)      Routing area        : (0, 0) - (123880, 123200)
[06/17 00:37:32     28s] (I)      Core area           : (0, 0) - (123880, 123200)
[06/17 00:37:32     28s] (I)      Site width          :   380  (dbu)
[06/17 00:37:32     28s] (I)      Row height          :  2800  (dbu)
[06/17 00:37:32     28s] (I)      GCell row height    :  2800  (dbu)
[06/17 00:37:32     28s] (I)      GCell width         :  2800  (dbu)
[06/17 00:37:32     28s] (I)      GCell height        :  2800  (dbu)
[06/17 00:37:32     28s] (I)      Grid                :    45    44    10
[06/17 00:37:32     28s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/17 00:37:32     28s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/17 00:37:32     28s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/17 00:37:32     28s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:32     28s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:32     28s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/17 00:37:32     28s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/17 00:37:32     28s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[06/17 00:37:32     28s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/17 00:37:32     28s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[06/17 00:37:32     28s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/17 00:37:32     28s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/17 00:37:32     28s] (I)      --------------------------------------------------------
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] [NR-eGR] ============ Routing rule table ============
[06/17 00:37:32     28s] [NR-eGR] Rule id: 0  Nets: 496
[06/17 00:37:32     28s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/17 00:37:32     28s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[06/17 00:37:32     28s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[06/17 00:37:32     28s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[06/17 00:37:32     28s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[06/17 00:37:32     28s] [NR-eGR] ========================================
[06/17 00:37:32     28s] [NR-eGR] 
[06/17 00:37:32     28s] (I)      =============== Blocked Tracks ===============
[06/17 00:37:32     28s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:32     28s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/17 00:37:32     28s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:32     28s] (I)      |     1 |       0 |        0 |         0.00% |
[06/17 00:37:32     28s] (I)      |     2 |   14344 |      968 |         6.75% |
[06/17 00:37:32     28s] (I)      |     3 |   19800 |      176 |         0.89% |
[06/17 00:37:32     28s] (I)      |     4 |    9680 |      748 |         7.73% |
[06/17 00:37:32     28s] (I)      |     5 |    9855 |        0 |         0.00% |
[06/17 00:37:32     28s] (I)      |     6 |    9680 |        0 |         0.00% |
[06/17 00:37:32     28s] (I)      |     7 |    3285 |        0 |         0.00% |
[06/17 00:37:32     28s] (I)      |     8 |    3212 |        0 |         0.00% |
[06/17 00:37:32     28s] (I)      |     9 |    1710 |        0 |         0.00% |
[06/17 00:37:32     28s] (I)      |    10 |    1584 |        0 |         0.00% |
[06/17 00:37:32     28s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:32     28s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1681.44 MB )
[06/17 00:37:32     28s] (I)      Reset routing kernel
[06/17 00:37:32     28s] (I)      Started Global Routing ( Curr Mem: 1681.44 MB )
[06/17 00:37:32     28s] (I)      totalPins=1519  totalGlobalPin=1455 (95.79%)
[06/17 00:37:32     28s] (I)      total 2D Cap : 38258 = (14850 H, 23408 V)
[06/17 00:37:32     28s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [4, 10]
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1a Route ============
[06/17 00:37:32     28s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1b Route ============
[06/17 00:37:32     28s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:32     28s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.206000e+02um
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1c Route ============
[06/17 00:37:32     28s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1d Route ============
[06/17 00:37:32     28s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1e Route ============
[06/17 00:37:32     28s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:32     28s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.206000e+02um
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1l Route ============
[06/17 00:37:32     28s] (I)      total 2D Cap : 71828 = (34474 H, 37354 V)
[06/17 00:37:32     28s] [NR-eGR] Layer group 2: route 488 net(s) in layer range [2, 10]
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1a Route ============
[06/17 00:37:32     28s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/17 00:37:32     28s] (I)      Usage: 5572 = (3555 H, 2017 V) = (10.31% H, 5.40% V) = (4.977e+03um H, 2.824e+03um V)
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1b Route ============
[06/17 00:37:32     28s] (I)      Usage: 5572 = (3555 H, 2017 V) = (10.31% H, 5.40% V) = (4.977e+03um H, 2.824e+03um V)
[06/17 00:37:32     28s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.800800e+03um
[06/17 00:37:32     28s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/17 00:37:32     28s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1c Route ============
[06/17 00:37:32     28s] (I)      Usage: 5572 = (3555 H, 2017 V) = (10.31% H, 5.40% V) = (4.977e+03um H, 2.824e+03um V)
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1d Route ============
[06/17 00:37:32     28s] (I)      Usage: 5572 = (3555 H, 2017 V) = (10.31% H, 5.40% V) = (4.977e+03um H, 2.824e+03um V)
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1e Route ============
[06/17 00:37:32     28s] (I)      Usage: 5572 = (3555 H, 2017 V) = (10.31% H, 5.40% V) = (4.977e+03um H, 2.824e+03um V)
[06/17 00:37:32     28s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.800800e+03um
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] (I)      ============  Phase 1l Route ============
[06/17 00:37:32     28s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/17 00:37:32     28s] (I)      Layer  2:      13734      1357         0           0       14258    ( 0.00%) 
[06/17 00:37:32     28s] (I)      Layer  3:      19184      2910         0           0       19360    ( 0.00%) 
[06/17 00:37:32     28s] (I)      Layer  4:       8729       934         4         430        9245    ( 4.44%) 
[06/17 00:37:32     28s] (I)      Layer  5:       9636       923         0           0        9680    ( 0.00%) 
[06/17 00:37:32     28s] (I)      Layer  6:       9460       461         0           0        9675    ( 0.00%) 
[06/17 00:37:32     28s] (I)      Layer  7:       3212        28         0           0        3227    ( 0.00%) 
[06/17 00:37:32     28s] (I)      Layer  8:       3139        26         0          72        3153    ( 2.22%) 
[06/17 00:37:32     28s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[06/17 00:37:32     28s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[06/17 00:37:32     28s] (I)      Total:         70314      6639         4        1054       71349    ( 1.46%) 
[06/17 00:37:32     28s] (I)      
[06/17 00:37:32     28s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/17 00:37:32     28s] [NR-eGR]                        OverCon            
[06/17 00:37:32     28s] [NR-eGR]                         #Gcell     %Gcell
[06/17 00:37:32     28s] [NR-eGR]        Layer             (1-2)    OverCon
[06/17 00:37:32     28s] [NR-eGR] ----------------------------------------------
[06/17 00:37:32     28s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:32     28s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:32     28s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:32     28s] [NR-eGR]  metal4 ( 4)         3( 0.16%)   ( 0.16%) 
[06/17 00:37:32     28s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:32     28s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:32     28s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:32     28s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:32     28s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:32     28s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:32     28s] [NR-eGR] ----------------------------------------------
[06/17 00:37:32     28s] [NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[06/17 00:37:32     28s] [NR-eGR] 
[06/17 00:37:32     28s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1682.44 MB )
[06/17 00:37:32     28s] (I)      total 2D Cap : 71960 = (34474 H, 37486 V)
[06/17 00:37:32     28s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/17 00:37:32     28s] (I)      ============= Track Assignment ============
[06/17 00:37:32     28s] (I)      Started Track Assignment (1T) ( Curr Mem: 1682.44 MB )
[06/17 00:37:32     28s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[06/17 00:37:32     28s] (I)      Run Multi-thread track assignment
[06/17 00:37:32     28s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1683.44 MB )
[06/17 00:37:32     28s] (I)      Started Export ( Curr Mem: 1683.44 MB )
[06/17 00:37:32     28s] [NR-eGR]                  Length (um)  Vias 
[06/17 00:37:32     28s] [NR-eGR] -----------------------------------
[06/17 00:37:32     28s] [NR-eGR]  metal1   (1H)             0  1384 
[06/17 00:37:32     28s] [NR-eGR]  metal2   (2V)          1204  1870 
[06/17 00:37:32     28s] [NR-eGR]  metal3   (3H)          3785   665 
[06/17 00:37:32     28s] [NR-eGR]  metal4   (4V)          1183   154 
[06/17 00:37:32     28s] [NR-eGR]  metal5   (5H)          1266    68 
[06/17 00:37:32     28s] [NR-eGR]  metal6   (6V)           645     2 
[06/17 00:37:32     28s] [NR-eGR]  metal7   (7H)            38     2 
[06/17 00:37:32     28s] [NR-eGR]  metal8   (8V)            37     0 
[06/17 00:37:32     28s] [NR-eGR]  metal9   (9H)             0     0 
[06/17 00:37:32     28s] [NR-eGR]  metal10  (10V)            0     0 
[06/17 00:37:32     28s] [NR-eGR] -----------------------------------
[06/17 00:37:32     28s] [NR-eGR]           Total         8158  4145 
[06/17 00:37:32     28s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:32     28s] [NR-eGR] Total half perimeter of net bounding box: 7270um
[06/17 00:37:32     28s] [NR-eGR] Total length: 8158um, number of vias: 4145
[06/17 00:37:32     28s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:32     28s] [NR-eGR] Total eGR-routed clock nets wire length: 410um, number of vias: 385
[06/17 00:37:32     28s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:32     28s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1683.44 MB )
[06/17 00:37:32     28s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1683.44 MB )
[06/17 00:37:32     28s] (I)      ====================================== Runtime Summary ======================================
[06/17 00:37:32     28s] (I)       Step                                              %     Start    Finish      Real       CPU 
[06/17 00:37:32     28s] (I)      ---------------------------------------------------------------------------------------------
[06/17 00:37:32     28s] (I)       Early Global Route kernel                   100.00%  0.00 sec  0.06 sec  0.05 sec  0.05 sec 
[06/17 00:37:32     28s] (I)       +-Import and model                           25.16%  0.01 sec  0.02 sec  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)       | +-Create place DB                           3.08%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Import place data                       2.79%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Read instances and placement          0.92%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Read nets                             1.27%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Create route DB                          13.24%  0.01 sec  0.01 sec  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)       | | +-Import route data (1T)                 12.26%  0.01 sec  0.01 sec  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.74%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | | +-Read routing blockages              0.00%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | | +-Read instance blockages             0.19%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | | +-Read PG blockages                   0.12%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | | +-Read clock blockages                0.07%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | | +-Read other blockages                0.07%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | | +-Read halo blockages                 0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | | +-Read boundary cut boxes             0.00%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Read blackboxes                       0.05%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Read prerouted                        0.14%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Read unlegalized nets                 0.05%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Read nets                             0.29%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Set up via pillars                    0.01%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Initialize 3D grid graph              0.15%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Model blockage capacity               2.02%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | | +-Initialize 3D capacity              1.52%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Read aux data                             0.00%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Others data preparation                   0.17%  0.01 sec  0.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Create route kernel                       7.08%  0.01 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       +-Global Routing                             36.30%  0.02 sec  0.04 sec  0.02 sec  0.02 sec 
[06/17 00:37:32     28s] (I)       | +-Initialization                            0.55%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Net group 1                               6.41%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Generate topology                       0.11%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1a                                1.00%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Pattern routing (1T)                  0.64%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1b                                0.11%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1c                                0.06%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1d                                0.06%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1e                                0.42%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Route legalization                    0.00%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1l                                1.71%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Layer assignment (1T)                 1.42%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Net group 2                              25.11%  0.02 sec  0.04 sec  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)       | | +-Generate topology                       0.64%  0.02 sec  0.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1a                                3.25%  0.02 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Pattern routing (1T)                  1.82%  0.02 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.26%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Add via demand to 2D                  0.21%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1b                                1.35%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Monotonic routing (1T)                0.87%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1c                                0.06%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1d                                0.06%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1e                                0.42%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | | +-Route legalization                    0.00%  0.03 sec  0.03 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Phase 1l                               16.25%  0.03 sec  0.04 sec  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)       | | | +-Layer assignment (1T)                15.58%  0.03 sec  0.04 sec  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)       | +-Clean cong LA                             0.00%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       +-Export 3D cong map                          1.42%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Export 2D cong map                        0.19%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       +-Extract Global 3D Wires                     0.19%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       +-Track Assignment (1T)                      11.13%  0.04 sec  0.05 sec  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)       | +-Initialization                            0.11%  0.04 sec  0.04 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Track Assignment Kernel                  10.04%  0.04 sec  0.05 sec  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)       | +-Free Memory                               0.00%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       +-Export                                     12.65%  0.05 sec  0.05 sec  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)       | +-Export DB wires                           4.22%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Export all nets                         2.88%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | | +-Set wire vias                           0.61%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Report wirelength                         5.59%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Update net boxes                          1.67%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       | +-Update timing                             0.00%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)       +-Postprocess design                          1.35%  0.05 sec  0.05 sec  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)      ======================= Summary by functions ========================
[06/17 00:37:32     28s] (I)       Lv  Step                                      %      Real       CPU 
[06/17 00:37:32     28s] (I)      ---------------------------------------------------------------------
[06/17 00:37:32     28s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.05 sec 
[06/17 00:37:32     28s] (I)        1  Global Routing                       36.30%  0.02 sec  0.02 sec 
[06/17 00:37:32     28s] (I)        1  Import and model                     25.16%  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)        1  Export                               12.65%  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)        1  Track Assignment (1T)                11.13%  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)        1  Export 3D cong map                    1.42%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        1  Postprocess design                    1.35%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        1  Extract Global 3D Wires               0.19%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Net group 2                          25.11%  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)        2  Create route DB                      13.24%  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)        2  Track Assignment Kernel              10.04%  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)        2  Create route kernel                   7.08%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Net group 1                           6.41%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Report wirelength                     5.59%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Export DB wires                       4.22%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Create place DB                       3.08%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Update net boxes                      1.67%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Initialization                        0.66%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Export 2D cong map                    0.19%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Others data preparation               0.17%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        3  Phase 1l                             17.96%  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)        3  Import route data (1T)               12.26%  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)        3  Phase 1a                              4.26%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        3  Export all nets                       2.88%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        3  Import place data                     2.79%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        3  Phase 1b                              1.46%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        3  Phase 1e                              0.85%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        3  Generate topology                     0.76%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        3  Set wire vias                         0.61%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        3  Phase 1d                              0.12%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        3  Phase 1c                              0.11%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Layer assignment (1T)                17.00%  0.01 sec  0.01 sec 
[06/17 00:37:32     28s] (I)        4  Read blockages ( Layer 2-10 )         2.74%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Pattern routing (1T)                  2.46%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Model blockage capacity               2.02%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Read nets                             1.57%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Read instances and placement          0.92%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Monotonic routing (1T)                0.87%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Pattern Routing Avoiding Blockages    0.26%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Add via demand to 2D                  0.21%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Initialize 3D grid graph              0.15%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Read prerouted                        0.14%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        5  Initialize 3D capacity                1.52%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        5  Read instance blockages               0.19%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        5  Read PG blockages                     0.12%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        5  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/17 00:37:32     28s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:32     28s] Legalization setup...
[06/17 00:37:32     28s] Using cell based legalization.
[06/17 00:37:32     28s] Initializing placement interface...
[06/17 00:37:32     28s]   Use check_library -place or consult logv if problems occur.
[06/17 00:37:32     28s]   Leaving CCOpt scope - Initializing placement interface...
[06/17 00:37:32     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1683.4M, EPOCH TIME: 1750135052.761375
[06/17 00:37:32     28s] Processing tracks to init pin-track alignment.
[06/17 00:37:32     28s] z: 2, totalTracks: 1
[06/17 00:37:32     28s] z: 4, totalTracks: 1
[06/17 00:37:32     28s] z: 6, totalTracks: 1
[06/17 00:37:32     28s] z: 8, totalTracks: 1
[06/17 00:37:32     28s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:32     28s] All LLGs are deleted
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1683.4M, EPOCH TIME: 1750135052.764545
[06/17 00:37:32     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1683.4M, EPOCH TIME: 1750135052.764649
[06/17 00:37:32     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1683.4M, EPOCH TIME: 1750135052.764833
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1683.4M, EPOCH TIME: 1750135052.765118
[06/17 00:37:32     28s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:32     28s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:32     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1683.4M, EPOCH TIME: 1750135052.768296
[06/17 00:37:32     28s] After signature check, allow fast init is false, keep pre-filter is true.
[06/17 00:37:32     28s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/17 00:37:32     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1683.4M, EPOCH TIME: 1750135052.768542
[06/17 00:37:32     28s] SiteArray: non-trimmed site array dimensions = 44 x 326
[06/17 00:37:32     28s] SiteArray: use 114,688 bytes
[06/17 00:37:32     28s] SiteArray: current memory after site array memory allocation 1683.4M
[06/17 00:37:32     28s] SiteArray: FP blocked sites are writable
[06/17 00:37:32     28s] Estimated cell power/ground rail width = 0.197 um
[06/17 00:37:32     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 00:37:32     28s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1683.4M, EPOCH TIME: 1750135052.769201
[06/17 00:37:32     28s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1683.4M, EPOCH TIME: 1750135052.769494
[06/17 00:37:32     28s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[06/17 00:37:32     28s] Atter site array init, number of instance map data is 0.
[06/17 00:37:32     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1683.4M, EPOCH TIME: 1750135052.769818
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:32     28s] OPERPROF:     Starting CMU at level 3, MEM:1683.4M, EPOCH TIME: 1750135052.770088
[06/17 00:37:32     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1683.4M, EPOCH TIME: 1750135052.770462
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:32     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1683.4M, EPOCH TIME: 1750135052.770652
[06/17 00:37:32     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1683.4M, EPOCH TIME: 1750135052.770737
[06/17 00:37:32     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1691.4M, EPOCH TIME: 1750135052.771242
[06/17 00:37:32     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1691.4MB).
[06/17 00:37:32     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1691.4M, EPOCH TIME: 1750135052.771661
[06/17 00:37:32     28s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:32     28s] Initializing placement interface done.
[06/17 00:37:32     28s] Leaving CCOpt scope - Cleaning up placement interface...
[06/17 00:37:32     28s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1691.4M, EPOCH TIME: 1750135052.771864
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1691.4M, EPOCH TIME: 1750135052.773618
[06/17 00:37:32     28s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:32     28s] Leaving CCOpt scope - Initializing placement interface...
[06/17 00:37:32     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1691.4M, EPOCH TIME: 1750135052.780787
[06/17 00:37:32     28s] Processing tracks to init pin-track alignment.
[06/17 00:37:32     28s] z: 2, totalTracks: 1
[06/17 00:37:32     28s] z: 4, totalTracks: 1
[06/17 00:37:32     28s] z: 6, totalTracks: 1
[06/17 00:37:32     28s] z: 8, totalTracks: 1
[06/17 00:37:32     28s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:32     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.4M, EPOCH TIME: 1750135052.783193
[06/17 00:37:32     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:32     28s] OPERPROF:     Starting CMU at level 3, MEM:1691.4M, EPOCH TIME: 1750135052.786605
[06/17 00:37:32     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1691.4M, EPOCH TIME: 1750135052.786882
[06/17 00:37:32     28s] 
[06/17 00:37:32     28s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:32     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1691.4M, EPOCH TIME: 1750135052.787078
[06/17 00:37:32     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1691.4M, EPOCH TIME: 1750135052.787162
[06/17 00:37:32     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1691.4M, EPOCH TIME: 1750135052.787408
[06/17 00:37:32     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1691.4MB).
[06/17 00:37:32     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:1691.4M, EPOCH TIME: 1750135052.787631
[06/17 00:37:32     28s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:32     28s] (I)      Default pattern map key = des3_default.
[06/17 00:37:32     28s] (I)      Load db... (mem=1691.4M)
[06/17 00:37:32     28s] (I)      Read data from FE... (mem=1691.4M)
[06/17 00:37:32     28s] (I)      Number of ignored instance 0
[06/17 00:37:32     28s] (I)      Number of inbound cells 0
[06/17 00:37:32     28s] (I)      Number of opened ILM blockages 0
[06/17 00:37:32     28s] (I)      Number of instances temporarily fixed by detailed placement 0
[06/17 00:37:32     28s] (I)      numMoveCells=425, numMacros=0  numPads=304  numMultiRowHeightInsts=0
[06/17 00:37:32     28s] (I)      cell height: 2800, count: 425
[06/17 00:37:32     28s] (I)      Read rows... (mem=1691.4M)
[06/17 00:37:32     28s] (I)      Done Read rows (cpu=0.000s, mem=1691.4M)
[06/17 00:37:32     28s] (I)      Done Read data from FE (cpu=0.001s, mem=1691.4M)
[06/17 00:37:32     28s] (I)      Done Load db (cpu=0.001s, mem=1691.4M)
[06/17 00:37:32     28s] (I)      Constructing placeable region... (mem=1691.4M)
[06/17 00:37:32     28s] (I)      Constructing bin map
[06/17 00:37:32     28s] (I)      Initialize bin information with width=28000 height=28000
[06/17 00:37:32     28s] (I)      Done constructing bin map
[06/17 00:37:32     28s] (I)      Compute region effective width... (mem=1691.4M)
[06/17 00:37:32     28s] (I)      Done Compute region effective width (cpu=0.000s, mem=1691.4M)
[06/17 00:37:32     28s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1691.4M)
[06/17 00:37:32     28s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:32     28s] Validating CTS configuration...
[06/17 00:37:32     28s] Checking module port directions...
[06/17 00:37:32     28s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:32     28s] Non-default CCOpt properties:
[06/17 00:37:32     28s]   Public non-default CCOpt properties:
[06/17 00:37:32     28s]     buffer_cells is set for at least one object
[06/17 00:37:32     28s]     cell_density is set for at least one object
[06/17 00:37:32     28s]     clock_gate_buffering_location is set for at least one object
[06/17 00:37:32     28s]     clock_gating_cells is set for at least one object
[06/17 00:37:32     28s]     clone_clock_gates is set for at least one object
[06/17 00:37:32     28s]     route_type is set for at least one object
[06/17 00:37:32     28s]   Private non-default CCOpt properties:
[06/17 00:37:32     28s]     cloning_copy_activity: 1 (default: false)
[06/17 00:37:32     28s] Route type trimming info:
[06/17 00:37:32     28s]   No route type modifications were made.
[06/17 00:37:32     28s] **ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF_X4' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF_X8' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.

[06/17 00:37:32     28s] Trim Metal Layers:
[06/17 00:37:32     28s] LayerId::1 widthSet size::4
[06/17 00:37:32     28s] LayerId::2 widthSet size::4
[06/17 00:37:32     28s] LayerId::3 widthSet size::4
[06/17 00:37:32     28s] LayerId::4 widthSet size::4
[06/17 00:37:32     28s] LayerId::5 widthSet size::4
[06/17 00:37:32     28s] LayerId::6 widthSet size::4
[06/17 00:37:32     28s] LayerId::7 widthSet size::4
[06/17 00:37:32     28s] LayerId::8 widthSet size::4
[06/17 00:37:32     28s] LayerId::9 widthSet size::4
[06/17 00:37:32     28s] LayerId::10 widthSet size::3
[06/17 00:37:32     28s] Updating RC grid for preRoute extraction ...
[06/17 00:37:32     28s] eee: pegSigSF::1.070000
[06/17 00:37:32     28s] Initializing multi-corner capacitance tables ... 
[06/17 00:37:32     28s] Initializing multi-corner resistance tables ...
[06/17 00:37:32     28s] eee: l::1 avDens::0.101546 usedTrk::253.864285 availTrk::2500.000000 sigTrk::253.864285
[06/17 00:37:32     28s] eee: l::2 avDens::0.075762 usedTrk::100.484249 availTrk::1326.315789 sigTrk::100.484249
[06/17 00:37:32     28s] eee: l::3 avDens::0.122665 usedTrk::306.661819 availTrk::2500.000000 sigTrk::306.661819
[06/17 00:37:32     28s] eee: l::4 avDens::0.108420 usedTrk::108.419894 availTrk::1000.000000 sigTrk::108.419894
[06/17 00:37:32     28s] eee: l::5 avDens::0.080351 usedTrk::96.421677 availTrk::1200.000000 sigTrk::96.421677
[06/17 00:37:32     28s] eee: l::6 avDens::0.063022 usedTrk::47.266679 availTrk::750.000000 sigTrk::47.266679
[06/17 00:37:32     28s] eee: l::7 avDens::0.040414 usedTrk::2.694286 availTrk::66.666667 sigTrk::2.694286
[06/17 00:37:32     28s] eee: l::8 avDens::0.052800 usedTrk::2.640000 availTrk::50.000000 sigTrk::2.640000
[06/17 00:37:32     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:32     28s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:32     28s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:32     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274313 uaWl=0.958583 uaWlH=0.348967 aWlH=0.039501 lMod=0 pMax=0.865300 pMod=80 wcR=0.535700 newSi=0.002400 wHLS=1.449857 siPrev=0 viaL=0.000000 crit=0.073738 shortMod=0.368689 fMod=0.018434 
[06/17 00:37:32     28s] Start AAE Lib Loading. (MEM=1692.44)
[06/17 00:37:33     28s] End AAE Lib Loading. (MEM=1749.67 CPU=0:00:00.2 Real=0:00:01.0)
[06/17 00:37:33     28s] End AAE Lib Interpolated Model. (MEM=1749.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:33     28s] Accumulated time to calculate placeable region: 8.3e-05
[06/17 00:37:33     28s] Accumulated time to calculate placeable region: 9.7e-05
[06/17 00:37:33     28s] Accumulated time to calculate placeable region: 0.000107
[06/17 00:37:33     28s] (I)      Initializing Steiner engine. 
[06/17 00:37:33     28s] (I)      ==================== Layers =====================
[06/17 00:37:33     28s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     28s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/17 00:37:33     28s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     28s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[06/17 00:37:33     28s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/17 00:37:33     28s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/17 00:37:33     28s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/17 00:37:33     28s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/17 00:37:33     28s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[06/17 00:37:33     28s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[06/17 00:37:33     28s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[06/17 00:37:33     28s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[06/17 00:37:33     28s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[06/17 00:37:33     28s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     28s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[06/17 00:37:33     28s] (I)      |   0 |  0 |  active |   other |        |    MS |
[06/17 00:37:33     28s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[06/17 00:37:33     28s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     28s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/17 00:37:33     28s] **ERROR: (IMPCCOPT-4334):	The lib cell 'CLKGT_X1' specified in the clock_gating_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKGT_X2' specified in the clock_gating_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-1020):	None of the library cells specified in CCOpt property the clock_gating_cells property are usable. Clock tree synthesis for clock tree -clock_tree clk -power_domain auto-default will not be possible.
Type 'man IMPCCOPT-1020' for more detail.
[06/17 00:37:33     28s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[06/17 00:37:33     29s] Library trimming buffers in power domain auto-default and half-corner slow:setup.late removed 0 of 3 cells
[06/17 00:37:33     29s] Original list had 3 cells:
[06/17 00:37:33     29s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[06/17 00:37:33     29s] Library trimming was not able to trim any cells:
[06/17 00:37:33     29s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[06/17 00:37:33     29s] Clock tree balancer configuration for clock_tree clk:
[06/17 00:37:33     29s] Non-default CCOpt properties:
[06/17 00:37:33     29s]   Public non-default CCOpt properties:
[06/17 00:37:33     29s]     cell_density: 0.5 (default: 0.75)
[06/17 00:37:33     29s]     clock_gate_buffering_location: below (default: above)
[06/17 00:37:33     29s]     clone_clock_gates: true (default: false)
[06/17 00:37:33     29s]     route_type (leaf): default_route_type_leaf (default: default)
[06/17 00:37:33     29s]     route_type (top): default_route_type_nonleaf (default: default)
[06/17 00:37:33     29s]     route_type (trunk): default_route_type_nonleaf (default: default)
[06/17 00:37:33     29s]   No private non-default CCOpt properties
[06/17 00:37:33     29s] For power domain auto-default:
[06/17 00:37:33     29s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[06/17 00:37:33     29s]   Inverters:   
[06/17 00:37:33     29s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 3815.504um^2
[06/17 00:37:33     29s] Top Routing info:
[06/17 00:37:33     29s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/17 00:37:33     29s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/17 00:37:33     29s] Trunk Routing info:
[06/17 00:37:33     29s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/17 00:37:33     29s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/17 00:37:33     29s] Leaf Routing info:
[06/17 00:37:33     29s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/17 00:37:33     29s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/17 00:37:33     29s] For timing_corner slow:setup, late and power domain auto-default:
[06/17 00:37:33     29s]   Slew time target (leaf):    0.151ns
[06/17 00:37:33     29s]   Slew time target (trunk):   0.151ns
[06/17 00:37:33     29s]   Slew time target (top):     0.151ns (Note: no nets are considered top nets in this clock tree)
[06/17 00:37:33     29s]   Buffer unit delay: 0.138ns
[06/17 00:37:33     29s]   Buffer max distance: 363.038um
[06/17 00:37:33     29s] Fastest wire driving cells and distances:
[06/17 00:37:33     29s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=slow:setup.late, optimalDrivingDistance=363.038um, saturatedSlew=0.129ns, speed=1417.563um per ns, cellArea=3.664um^2 per 1000um}
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Logic Sizing Table:
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] ----------------------------------------------------------
[06/17 00:37:33     29s] Cell    Instance count    Source    Eligible library cells
[06/17 00:37:33     29s] ----------------------------------------------------------
[06/17 00:37:33     29s]   (empty table)
[06/17 00:37:33     29s] ----------------------------------------------------------
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Clock tree balancer configuration for skew_group clk/default:
[06/17 00:37:33     29s]   Sources:                     pin clk
[06/17 00:37:33     29s]   Total number of sinks:       128
[06/17 00:37:33     29s]   Delay constrained sinks:     128
[06/17 00:37:33     29s]   Constrains:                  default
[06/17 00:37:33     29s]   Non-leaf sinks:              0
[06/17 00:37:33     29s]   Ignore pins:                 0
[06/17 00:37:33     29s]  Timing corner slow:setup.late:
[06/17 00:37:33     29s]   Skew target:                 0.138ns
[06/17 00:37:33     29s] Primary reporting skew groups are:
[06/17 00:37:33     29s] skew_group clk/default with 128 clock sinks
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Clock DAG stats initial state:
[06/17 00:37:33     29s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/17 00:37:33     29s]   sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]   misc counts      : r=1, pp=0
[06/17 00:37:33     29s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/17 00:37:33     29s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/17 00:37:33     29s] Clock DAG hash initial state: 11364058962788241858 1806490853365690723
[06/17 00:37:33     29s] CTS services accumulated run-time stats initial state:
[06/17 00:37:33     29s]   delay calculator: calls=682, total_wall_time=0.032s, mean_wall_time=0.047ms
[06/17 00:37:33     29s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[06/17 00:37:33     29s]   steiner router: calls=683, total_wall_time=0.007s, mean_wall_time=0.010ms
[06/17 00:37:33     29s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/17 00:37:33     29s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Layer information for route type default_route_type_leaf:
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] ----------------------------------------------------------------------
[06/17 00:37:33     29s] Layer      Preferred    Route    Res.          Cap.          RC
[06/17 00:37:33     29s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/17 00:37:33     29s] ----------------------------------------------------------------------
[06/17 00:37:33     29s] metal1     N            H          5.429         0.115         0.623
[06/17 00:37:33     29s] metal2     N            V          3.571         0.118         0.421
[06/17 00:37:33     29s] metal3     Y            H          3.571         0.126         0.451
[06/17 00:37:33     29s] metal4     Y            V          1.500         0.145         0.217
[06/17 00:37:33     29s] metal5     N            H          1.500         0.122         0.183
[06/17 00:37:33     29s] metal6     N            V          1.500         0.121         0.182
[06/17 00:37:33     29s] metal7     N            H          0.188         0.155         0.029
[06/17 00:37:33     29s] metal8     N            V          0.188         0.123         0.023
[06/17 00:37:33     29s] metal9     N            H          0.038         0.152         0.006
[06/17 00:37:33     29s] metal10    N            V          0.038         0.119         0.004
[06/17 00:37:33     29s] ----------------------------------------------------------------------
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/17 00:37:33     29s] Unshielded; Mask Constraint: 0; Source: route_type.
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Layer information for route type default_route_type_nonleaf:
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] ----------------------------------------------------------------------
[06/17 00:37:33     29s] Layer      Preferred    Route    Res.          Cap.          RC
[06/17 00:37:33     29s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/17 00:37:33     29s] ----------------------------------------------------------------------
[06/17 00:37:33     29s] metal1     N            H          5.429         0.162         0.878
[06/17 00:37:33     29s] metal2     N            V          3.571         0.144         0.515
[06/17 00:37:33     29s] metal3     Y            H          3.571         0.168         0.601
[06/17 00:37:33     29s] metal4     Y            V          1.500         0.183         0.275
[06/17 00:37:33     29s] metal5     N            H          1.500         0.168         0.253
[06/17 00:37:33     29s] metal6     N            V          1.500         0.168         0.252
[06/17 00:37:33     29s] metal7     N            H          0.188         0.189         0.035
[06/17 00:37:33     29s] metal8     N            V          0.188         0.165         0.031
[06/17 00:37:33     29s] metal9     N            H          0.038         0.198         0.007
[06/17 00:37:33     29s] metal10    N            V          0.038         0.174         0.007
[06/17 00:37:33     29s] ----------------------------------------------------------------------
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/17 00:37:33     29s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Layer information for route type default_route_type_nonleaf:
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] ----------------------------------------------------------------------
[06/17 00:37:33     29s] Layer      Preferred    Route    Res.          Cap.          RC
[06/17 00:37:33     29s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/17 00:37:33     29s] ----------------------------------------------------------------------
[06/17 00:37:33     29s] metal1     N            H          5.429         0.115         0.623
[06/17 00:37:33     29s] metal2     N            V          3.571         0.118         0.421
[06/17 00:37:33     29s] metal3     Y            H          3.571         0.126         0.451
[06/17 00:37:33     29s] metal4     Y            V          1.500         0.145         0.217
[06/17 00:37:33     29s] metal5     N            H          1.500         0.122         0.183
[06/17 00:37:33     29s] metal6     N            V          1.500         0.121         0.182
[06/17 00:37:33     29s] metal7     N            H          0.188         0.155         0.029
[06/17 00:37:33     29s] metal8     N            V          0.188         0.123         0.023
[06/17 00:37:33     29s] metal9     N            H          0.038         0.152         0.006
[06/17 00:37:33     29s] metal10    N            V          0.038         0.119         0.004
[06/17 00:37:33     29s] ----------------------------------------------------------------------
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Via selection for estimated routes (rule default):
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] ---------------------------------------------------------------------
[06/17 00:37:33     29s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[06/17 00:37:33     29s] Range                         (Ohm)    (fF)     (fs)     Only
[06/17 00:37:33     29s] ---------------------------------------------------------------------
[06/17 00:37:33     29s] metal1-metal2     via1_7      5.000    0.008    0.040    false
[06/17 00:37:33     29s] metal2-metal3     via2_5      5.000    0.008    0.038    false
[06/17 00:37:33     29s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[06/17 00:37:33     29s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[06/17 00:37:33     29s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[06/17 00:37:33     29s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[06/17 00:37:33     29s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[06/17 00:37:33     29s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[06/17 00:37:33     29s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[06/17 00:37:33     29s] ---------------------------------------------------------------------
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] No ideal or dont_touch nets found in the clock tree
[06/17 00:37:33     29s] No dont_touch hnets found in the clock tree
[06/17 00:37:33     29s] No dont_touch hpins found in the clock network.
[06/17 00:37:33     29s] Checking for illegal sizes of clock logic instances...
[06/17 00:37:33     29s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Filtering reasons for cell type: inverter
[06/17 00:37:33     29s] =========================================
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] -------------------------------------------------------------------------------------------------------------
[06/17 00:37:33     29s] Clock trees    Power domain    Reason                         Library cells
[06/17 00:37:33     29s] -------------------------------------------------------------------------------------------------------------
[06/17 00:37:33     29s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[06/17 00:37:33     29s] -------------------------------------------------------------------------------------------------------------
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
[06/17 00:37:33     29s] CCOpt configuration status: all checks passed.
[06/17 00:37:33     29s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[06/17 00:37:33     29s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[06/17 00:37:33     29s]   No exclusion drivers are needed.
[06/17 00:37:33     29s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[06/17 00:37:33     29s] Antenna diode management...
[06/17 00:37:33     29s]   Found 0 antenna diodes in the clock trees.
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s] Antenna diode management done.
[06/17 00:37:33     29s] Adding driver cells for primary IOs...
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   ----------------------------------------------------------------------------------------------
[06/17 00:37:33     29s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[06/17 00:37:33     29s]   ----------------------------------------------------------------------------------------------
[06/17 00:37:33     29s]     (empty table)
[06/17 00:37:33     29s]   ----------------------------------------------------------------------------------------------
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s] Adding driver cells for primary IOs done.
[06/17 00:37:33     29s] Adding driver cell for primary IO roots...
[06/17 00:37:33     29s] Adding driver cell for primary IO roots done.
[06/17 00:37:33     29s] Maximizing clock DAG abstraction...
[06/17 00:37:33     29s]   Removing clock DAG drivers
[06/17 00:37:33     29s] Maximizing clock DAG abstraction done.
[06/17 00:37:33     29s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:00.8)
[06/17 00:37:33     29s] Synthesizing clock trees...
[06/17 00:37:33     29s]   Preparing To Balance...
[06/17 00:37:33     29s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/17 00:37:33     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1831.5M, EPOCH TIME: 1750135053.275463
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1831.5M, EPOCH TIME: 1750135053.277522
[06/17 00:37:33     29s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Leaving CCOpt scope - Initializing placement interface...
[06/17 00:37:33     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1822.0M, EPOCH TIME: 1750135053.277859
[06/17 00:37:33     29s] Processing tracks to init pin-track alignment.
[06/17 00:37:33     29s] z: 2, totalTracks: 1
[06/17 00:37:33     29s] z: 4, totalTracks: 1
[06/17 00:37:33     29s] z: 6, totalTracks: 1
[06/17 00:37:33     29s] z: 8, totalTracks: 1
[06/17 00:37:33     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:33     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1822.0M, EPOCH TIME: 1750135053.280694
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:33     29s] OPERPROF:     Starting CMU at level 3, MEM:1822.0M, EPOCH TIME: 1750135053.284253
[06/17 00:37:33     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1822.0M, EPOCH TIME: 1750135053.284558
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:33     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1822.0M, EPOCH TIME: 1750135053.284756
[06/17 00:37:33     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1822.0M, EPOCH TIME: 1750135053.284843
[06/17 00:37:33     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1822.0M, EPOCH TIME: 1750135053.285215
[06/17 00:37:33     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1822.0MB).
[06/17 00:37:33     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:1822.0M, EPOCH TIME: 1750135053.285439
[06/17 00:37:33     29s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Merging duplicate siblings in DAG...
[06/17 00:37:33     29s]     Clock DAG stats before merging:
[06/17 00:37:33     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/17 00:37:33     29s]     Clock DAG hash before merging: 11364058962788241858 1806490853365690723
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before merging:
[06/17 00:37:33     29s]       delay calculator: calls=682, total_wall_time=0.032s, mean_wall_time=0.047ms
[06/17 00:37:33     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[06/17 00:37:33     29s]       steiner router: calls=683, total_wall_time=0.007s, mean_wall_time=0.010ms
[06/17 00:37:33     29s]     Resynthesising clock tree into netlist...
[06/17 00:37:33     29s]       Reset timing graph...
[06/17 00:37:33     29s] Ignoring AAE DB Resetting ...
[06/17 00:37:33     29s]       Reset timing graph done.
[06/17 00:37:33     29s]     Resynthesising clock tree into netlist done.
[06/17 00:37:33     29s]     Merging duplicate clock dag driver clones in DAG...
[06/17 00:37:33     29s]     Merging duplicate clock dag driver clones in DAG done.
[06/17 00:37:33     29s]     
[06/17 00:37:33     29s]     Disconnecting clock tree from netlist...
[06/17 00:37:33     29s]     Disconnecting clock tree from netlist done.
[06/17 00:37:33     29s]   Merging duplicate siblings in DAG done.
[06/17 00:37:33     29s]   Applying movement limits...
[06/17 00:37:33     29s]   Applying movement limits done.
[06/17 00:37:33     29s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   CCOpt::Phase::Construction...
[06/17 00:37:33     29s]   Stage::Clustering...
[06/17 00:37:33     29s]   Clustering...
[06/17 00:37:33     29s]     Clock DAG hash before 'Clustering': 11364058962788241858 1806490853365690723
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Clustering':
[06/17 00:37:33     29s]       delay calculator: calls=682, total_wall_time=0.032s, mean_wall_time=0.047ms
[06/17 00:37:33     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[06/17 00:37:33     29s]       steiner router: calls=683, total_wall_time=0.007s, mean_wall_time=0.010ms
[06/17 00:37:33     29s]     Initialize for clustering...
[06/17 00:37:33     29s]     Clock DAG stats before clustering:
[06/17 00:37:33     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/17 00:37:33     29s]     Clock DAG hash before clustering: 11364058962788241858 1806490853365690723
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before clustering:
[06/17 00:37:33     29s]       delay calculator: calls=682, total_wall_time=0.032s, mean_wall_time=0.047ms
[06/17 00:37:33     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[06/17 00:37:33     29s]       steiner router: calls=683, total_wall_time=0.007s, mean_wall_time=0.010ms
[06/17 00:37:33     29s]     Computing max distances from locked parents...
[06/17 00:37:33     29s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[06/17 00:37:33     29s]     Computing max distances from locked parents done.
[06/17 00:37:33     29s]     Computing optimal clock node locations...
[06/17 00:37:33     29s]     : ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:33     29s]     Optimal path computation stats:
[06/17 00:37:33     29s]       Successful          : 0
[06/17 00:37:33     29s]       Unsuccessful        : 0
[06/17 00:37:33     29s]       Immovable           : 139762530779137
[06/17 00:37:33     29s]       lockedParentLocation: 0
[06/17 00:37:33     29s]       Region hash         : e4d0d11cb7a6f7ec
[06/17 00:37:33     29s]     Unsuccessful details:
[06/17 00:37:33     29s]     
[06/17 00:37:33     29s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s] End AAE Lib Interpolated Model. (MEM=1822.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:33     29s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]     Bottom-up phase...
[06/17 00:37:33     29s]     Clustering bottom-up starting from leaves...
[06/17 00:37:33     29s]       Clustering clock_tree clk...
[06/17 00:37:33     29s]       Clustering clock_tree clk done.
[06/17 00:37:33     29s]     Clustering bottom-up starting from leaves done.
[06/17 00:37:33     29s]     Rebuilding the clock tree after clustering...
[06/17 00:37:33     29s]     Rebuilding the clock tree after clustering done.
[06/17 00:37:33     29s]     Clock DAG stats after bottom-up phase:
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
[06/17 00:37:33     29s]     Clock DAG library cell distribution after bottom-up phase {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after bottom-up phase: 16031722956825283573 6651772491897481163
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after bottom-up phase:
[06/17 00:37:33     29s]       delay calculator: calls=724, total_wall_time=0.042s, mean_wall_time=0.059ms
[06/17 00:37:33     29s]       legalizer: calls=25, total_wall_time=0.000s, mean_wall_time=0.016ms
[06/17 00:37:33     29s]       steiner router: calls=723, total_wall_time=0.012s, mean_wall_time=0.017ms
[06/17 00:37:33     29s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:33     29s]     Legalizing clock trees...
[06/17 00:37:33     29s]     Resynthesising clock tree into netlist...
[06/17 00:37:33     29s]       Reset timing graph...
[06/17 00:37:33     29s] Ignoring AAE DB Resetting ...
[06/17 00:37:33     29s]       Reset timing graph done.
[06/17 00:37:33     29s]     Resynthesising clock tree into netlist done.
[06/17 00:37:33     29s]     Commiting net attributes....
[06/17 00:37:33     29s]     Commiting net attributes. done.
[06/17 00:37:33     29s]     Leaving CCOpt scope - ClockRefiner...
[06/17 00:37:33     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1841.1M, EPOCH TIME: 1750135053.354441
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1794.1M, EPOCH TIME: 1750135053.356355
[06/17 00:37:33     29s]     Assigned high priority to 132 instances.
[06/17 00:37:33     29s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[06/17 00:37:33     29s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[06/17 00:37:33     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1794.1M, EPOCH TIME: 1750135053.363311
[06/17 00:37:33     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1794.1M, EPOCH TIME: 1750135053.363462
[06/17 00:37:33     29s] Processing tracks to init pin-track alignment.
[06/17 00:37:33     29s] z: 2, totalTracks: 1
[06/17 00:37:33     29s] z: 4, totalTracks: 1
[06/17 00:37:33     29s] z: 6, totalTracks: 1
[06/17 00:37:33     29s] z: 8, totalTracks: 1
[06/17 00:37:33     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:33     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1794.1M, EPOCH TIME: 1750135053.366059
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:33     29s] OPERPROF:       Starting CMU at level 4, MEM:1794.1M, EPOCH TIME: 1750135053.369544
[06/17 00:37:33     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1794.1M, EPOCH TIME: 1750135053.369834
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:33     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1794.1M, EPOCH TIME: 1750135053.370037
[06/17 00:37:33     29s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1794.1M, EPOCH TIME: 1750135053.370126
[06/17 00:37:33     29s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1794.1M, EPOCH TIME: 1750135053.370461
[06/17 00:37:33     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1794.1MB).
[06/17 00:37:33     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:1794.1M, EPOCH TIME: 1750135053.370689
[06/17 00:37:33     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:1794.1M, EPOCH TIME: 1750135053.370779
[06/17 00:37:33     29s] TDRefine: refinePlace mode is spiral
[06/17 00:37:33     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3952758.1
[06/17 00:37:33     29s] OPERPROF: Starting RefinePlace at level 1, MEM:1794.1M, EPOCH TIME: 1750135053.370919
[06/17 00:37:33     29s] *** Starting refinePlace (0:00:29.2 mem=1794.1M) ***
[06/17 00:37:33     29s] Total net bbox length = 7.386e+03 (4.825e+03 2.561e+03) (ext = 4.634e+03)
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:33     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:33     29s] (I)      Default pattern map key = des3_default.
[06/17 00:37:33     29s] (I)      Default pattern map key = des3_default.
[06/17 00:37:33     29s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1794.1M, EPOCH TIME: 1750135053.373759
[06/17 00:37:33     29s] Starting refinePlace ...
[06/17 00:37:33     29s] (I)      Default pattern map key = des3_default.
[06/17 00:37:33     29s] One DDP V2 for no tweak run.
[06/17 00:37:33     29s] (I)      Default pattern map key = des3_default.
[06/17 00:37:33     29s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1796.1M, EPOCH TIME: 1750135053.377570
[06/17 00:37:33     29s] DDP initSite1 nrRow 44 nrJob 44
[06/17 00:37:33     29s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1796.1M, EPOCH TIME: 1750135053.377673
[06/17 00:37:33     29s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1796.1M, EPOCH TIME: 1750135053.377769
[06/17 00:37:33     29s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1796.1M, EPOCH TIME: 1750135053.377846
[06/17 00:37:33     29s] DDP markSite nrRow 44 nrJob 44
[06/17 00:37:33     29s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1796.1M, EPOCH TIME: 1750135053.377987
[06/17 00:37:33     29s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1796.1M, EPOCH TIME: 1750135053.378066
[06/17 00:37:33     29s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1796.1M, EPOCH TIME: 1750135053.378373
[06/17 00:37:33     29s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1796.1M, EPOCH TIME: 1750135053.378448
[06/17 00:37:33     29s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1796.1M, EPOCH TIME: 1750135053.378794
[06/17 00:37:33     29s] ** Cut row section cpu time 0:00:00.0.
[06/17 00:37:33     29s]  ** Cut row section real time 0:00:00.0.
[06/17 00:37:33     29s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:1796.1M, EPOCH TIME: 1750135053.378901
[06/17 00:37:33     29s]   Spread Effort: high, standalone mode, useDDP on.
[06/17 00:37:33     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1796.1MB) @(0:00:29.2 - 0:00:29.2).
[06/17 00:37:33     29s] Move report: preRPlace moves 7 insts, mean move: 0.79 um, max move: 1.90 um 
[06/17 00:37:33     29s] 	Max move on inst (FE_RC_18_0): (42.18, 40.60) --> (40.28, 40.60)
[06/17 00:37:33     29s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OR2_X2
[06/17 00:37:33     29s] wireLenOptFixPriorityInst 128 inst fixed
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/17 00:37:33     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f1d31e72f78.
[06/17 00:37:33     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[06/17 00:37:33     29s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/17 00:37:33     29s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:33     29s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:33     29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1764.1MB) @(0:00:29.2 - 0:00:29.2).
[06/17 00:37:33     29s] Move report: Detail placement moves 7 insts, mean move: 0.79 um, max move: 1.90 um 
[06/17 00:37:33     29s] 	Max move on inst (FE_RC_18_0): (42.18, 40.60) --> (40.28, 40.60)
[06/17 00:37:33     29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1764.1MB
[06/17 00:37:33     29s] Statistics of distance of Instance movement in refine placement:
[06/17 00:37:33     29s]   maximum (X+Y) =         1.90 um
[06/17 00:37:33     29s]   inst (FE_RC_18_0) with max move: (42.18, 40.6) -> (40.28, 40.6)
[06/17 00:37:33     29s]   mean    (X+Y) =         0.79 um
[06/17 00:37:33     29s] Summary Report:
[06/17 00:37:33     29s] Instances move: 7 (out of 429 movable)
[06/17 00:37:33     29s] Instances flipped: 0
[06/17 00:37:33     29s] Mean displacement: 0.79 um
[06/17 00:37:33     29s] Max displacement: 1.90 um (Instance: FE_RC_18_0) (42.18, 40.6) -> (40.28, 40.6)
[06/17 00:37:33     29s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OR2_X2
[06/17 00:37:33     29s] Total instances moved : 7
[06/17 00:37:33     29s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.022, REAL:0.021, MEM:1764.1M, EPOCH TIME: 1750135053.394629
[06/17 00:37:33     29s] Total net bbox length = 7.388e+03 (4.826e+03 2.561e+03) (ext = 4.633e+03)
[06/17 00:37:33     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1764.1MB
[06/17 00:37:33     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1764.1MB) @(0:00:29.2 - 0:00:29.2).
[06/17 00:37:33     29s] *** Finished refinePlace (0:00:29.2 mem=1764.1M) ***
[06/17 00:37:33     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3952758.1
[06/17 00:37:33     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.025, REAL:0.024, MEM:1764.1M, EPOCH TIME: 1750135053.395198
[06/17 00:37:33     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1764.1M, EPOCH TIME: 1750135053.395277
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1764.1M, EPOCH TIME: 1750135053.397184
[06/17 00:37:33     29s]     ClockRefiner summary
[06/17 00:37:33     29s]     All clock instances: Moved 3, flipped 0 and cell swapped 0 (out of a total of 132).
[06/17 00:37:33     29s]     The largest move was 0.76 um for L_reg_14_.
[06/17 00:37:33     29s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[06/17 00:37:33     29s]     Clock sinks: Moved 3, flipped 0 and cell swapped 0 (out of a total of 128).
[06/17 00:37:33     29s]     The largest move was 0.76 um for L_reg_14_.
[06/17 00:37:33     29s]     Revert refine place priority changes on 0 instances.
[06/17 00:37:33     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1764.1M, EPOCH TIME: 1750135053.404128
[06/17 00:37:33     29s] Processing tracks to init pin-track alignment.
[06/17 00:37:33     29s] z: 2, totalTracks: 1
[06/17 00:37:33     29s] z: 4, totalTracks: 1
[06/17 00:37:33     29s] z: 6, totalTracks: 1
[06/17 00:37:33     29s] z: 8, totalTracks: 1
[06/17 00:37:33     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:33     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1764.1M, EPOCH TIME: 1750135053.406729
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:33     29s] OPERPROF:     Starting CMU at level 3, MEM:1764.1M, EPOCH TIME: 1750135053.410198
[06/17 00:37:33     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1764.1M, EPOCH TIME: 1750135053.410479
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:33     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1764.1M, EPOCH TIME: 1750135053.410671
[06/17 00:37:33     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1764.1M, EPOCH TIME: 1750135053.410758
[06/17 00:37:33     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1780.1M, EPOCH TIME: 1750135053.411291
[06/17 00:37:33     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1780.1MB).
[06/17 00:37:33     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:1780.1M, EPOCH TIME: 1750135053.411519
[06/17 00:37:33     29s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:33     29s]     Disconnecting clock tree from netlist...
[06/17 00:37:33     29s]     Disconnecting clock tree from netlist done.
[06/17 00:37:33     29s]     Leaving CCOpt scope - Cleaning up placement interface...
[06/17 00:37:33     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1780.1M, EPOCH TIME: 1750135053.412063
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1780.1M, EPOCH TIME: 1750135053.413606
[06/17 00:37:33     29s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]     Leaving CCOpt scope - Initializing placement interface...
[06/17 00:37:33     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1780.1M, EPOCH TIME: 1750135053.413853
[06/17 00:37:33     29s] Processing tracks to init pin-track alignment.
[06/17 00:37:33     29s] z: 2, totalTracks: 1
[06/17 00:37:33     29s] z: 4, totalTracks: 1
[06/17 00:37:33     29s] z: 6, totalTracks: 1
[06/17 00:37:33     29s] z: 8, totalTracks: 1
[06/17 00:37:33     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:33     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1780.1M, EPOCH TIME: 1750135053.416249
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:33     29s] OPERPROF:     Starting CMU at level 3, MEM:1780.1M, EPOCH TIME: 1750135053.419873
[06/17 00:37:33     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1780.1M, EPOCH TIME: 1750135053.420150
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:33     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1780.1M, EPOCH TIME: 1750135053.420341
[06/17 00:37:33     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1780.1M, EPOCH TIME: 1750135053.420428
[06/17 00:37:33     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1780.1M, EPOCH TIME: 1750135053.420675
[06/17 00:37:33     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1780.1MB).
[06/17 00:37:33     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:1780.1M, EPOCH TIME: 1750135053.420890
[06/17 00:37:33     29s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]     Clock tree timing engine global stage delay update for slow:setup.late...
[06/17 00:37:33     29s] End AAE Lib Interpolated Model. (MEM=1780.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:33     29s]     Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]     
[06/17 00:37:33     29s]     Clock tree legalization - Histogram:
[06/17 00:37:33     29s]     ====================================
[06/17 00:37:33     29s]     
[06/17 00:37:33     29s]     --------------------------------
[06/17 00:37:33     29s]     Movement (um)    Number of cells
[06/17 00:37:33     29s]     --------------------------------
[06/17 00:37:33     29s]       (empty table)
[06/17 00:37:33     29s]     --------------------------------
[06/17 00:37:33     29s]     
[06/17 00:37:33     29s]     
[06/17 00:37:33     29s]     Clock tree legalization - There are no Movements:
[06/17 00:37:33     29s]     =================================================
[06/17 00:37:33     29s]     
[06/17 00:37:33     29s]     ---------------------------------------------
[06/17 00:37:33     29s]     Movement (um)    Desired     Achieved    Node
[06/17 00:37:33     29s]                      location    location    
[06/17 00:37:33     29s]     ---------------------------------------------
[06/17 00:37:33     29s]       (empty table)
[06/17 00:37:33     29s]     ---------------------------------------------
[06/17 00:37:33     29s]     
[06/17 00:37:33     29s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:33     29s]     Clock DAG stats after 'Clustering':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Clustering': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.004ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Clustering' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Clustering': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Clustering':
[06/17 00:37:33     29s]       delay calculator: calls=729, total_wall_time=0.044s, mean_wall_time=0.060ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=728, total_wall_time=0.014s, mean_wall_time=0.019ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Clustering':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.175} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: FP_R_reg_29_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Clustering':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.175} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
[06/17 00:37:33     29s]     Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   Post-Clustering Statistics Report
[06/17 00:37:33     29s]   =================================
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   Fanout Statistics:
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   -------------------------------------------------------------------------------------------
[06/17 00:37:33     29s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[06/17 00:37:33     29s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[06/17 00:37:33     29s]   -------------------------------------------------------------------------------------------
[06/17 00:37:33     29s]   Trunk         2       2.500       1         4        2.121      {1 <= 1, 1 <= 4}
[06/17 00:37:33     29s]   Leaf          4      32.000      31        33        0.816      {1 <= 31, 2 <= 32, 1 <= 33}
[06/17 00:37:33     29s]   -------------------------------------------------------------------------------------------
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   Clustering Failure Statistics:
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   ----------------------------------------------
[06/17 00:37:33     29s]   Net Type    Clusters    Clusters    Transition
[06/17 00:37:33     29s]               Tried       Failed      Failures
[06/17 00:37:33     29s]   ----------------------------------------------
[06/17 00:37:33     29s]   Leaf           9           5            5
[06/17 00:37:33     29s]   ----------------------------------------------
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   Clustering Partition Statistics:
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   -------------------------------------------------------------------------------------
[06/17 00:37:33     29s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[06/17 00:37:33     29s]               Fraction    Fraction    Count        Size       Size    Size    Size
[06/17 00:37:33     29s]   -------------------------------------------------------------------------------------
[06/17 00:37:33     29s]   Leaf         0.000       1.000          1        128.000    128     128       0.000
[06/17 00:37:33     29s]   -------------------------------------------------------------------------------------
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   Longest 5 runtime clustering solutions:
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   ----------------------------------------------------------------------------
[06/17 00:37:33     29s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[06/17 00:37:33     29s]   ----------------------------------------------------------------------------
[06/17 00:37:33     29s]   59775.850     128         0                  0          clk           clk
[06/17 00:37:33     29s]   ----------------------------------------------------------------------------
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   Bottom-up runtime statistics:
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   --------------------------------------------------------
[06/17 00:37:33     29s]   Mean         Min          Max          Std. Dev    Count
[06/17 00:37:33     29s]   --------------------------------------------------------
[06/17 00:37:33     29s]   59775.850    59775.850    59775.850     0.000         1
[06/17 00:37:33     29s]   --------------------------------------------------------
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   
[06/17 00:37:33     29s]   Looking for fanout violations...
[06/17 00:37:33     29s]   Looking for fanout violations done.
[06/17 00:37:33     29s]   CongRepair After Initial Clustering...
[06/17 00:37:33     29s]   Reset timing graph...
[06/17 00:37:33     29s] Ignoring AAE DB Resetting ...
[06/17 00:37:33     29s]   Reset timing graph done.
[06/17 00:37:33     29s]   Leaving CCOpt scope - Early Global Route...
[06/17 00:37:33     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1818.2M, EPOCH TIME: 1750135053.442252
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:128).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] All LLGs are deleted
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1818.2M, EPOCH TIME: 1750135053.443698
[06/17 00:37:33     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1818.2M, EPOCH TIME: 1750135053.443808
[06/17 00:37:33     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1780.2M, EPOCH TIME: 1750135053.444234
[06/17 00:37:33     29s]   Clock implementation routing...
[06/17 00:37:33     29s] Net route status summary:
[06/17 00:37:33     29s]   Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:33     29s]   Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:33     29s]     Routing using eGR only...
[06/17 00:37:33     29s]       Early Global Route - eGR only step...
[06/17 00:37:33     29s] (ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
[06/17 00:37:33     29s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[06/17 00:37:33     29s] (ccopt eGR): Start to route 5 all nets
[06/17 00:37:33     29s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      ==================== Layers =====================
[06/17 00:37:33     29s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     29s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/17 00:37:33     29s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     29s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     29s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[06/17 00:37:33     29s] (I)      |   0 |  0 |  active |   other |        |    MS |
[06/17 00:37:33     29s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[06/17 00:37:33     29s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     29s] (I)      Started Import and model ( Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      Default pattern map key = des3_default.
[06/17 00:37:33     29s] (I)      == Non-default Options ==
[06/17 00:37:33     29s] (I)      Clean congestion better                            : true
[06/17 00:37:33     29s] (I)      Estimate vias on DPT layer                         : true
[06/17 00:37:33     29s] (I)      Clean congestion layer assignment rounds           : 3
[06/17 00:37:33     29s] (I)      Layer constraints as soft constraints              : true
[06/17 00:37:33     29s] (I)      Soft top layer                                     : true
[06/17 00:37:33     29s] (I)      Skip prospective layer relax nets                  : true
[06/17 00:37:33     29s] (I)      Better NDR handling                                : true
[06/17 00:37:33     29s] (I)      Improved NDR modeling in LA                        : true
[06/17 00:37:33     29s] (I)      Routing cost fix for NDR handling                  : true
[06/17 00:37:33     29s] (I)      Block tracks for preroutes                         : true
[06/17 00:37:33     29s] (I)      Assign IRoute by net group key                     : true
[06/17 00:37:33     29s] (I)      Block unroutable channels                          : true
[06/17 00:37:33     29s] (I)      Block unroutable channels 3D                       : true
[06/17 00:37:33     29s] (I)      Bound layer relaxed segment wl                     : true
[06/17 00:37:33     29s] (I)      Blocked pin reach length threshold                 : 2
[06/17 00:37:33     29s] (I)      Check blockage within NDR space in TA              : true
[06/17 00:37:33     29s] (I)      Skip must join for term with via pillar            : true
[06/17 00:37:33     29s] (I)      Model find APA for IO pin                          : true
[06/17 00:37:33     29s] (I)      On pin location for off pin term                   : true
[06/17 00:37:33     29s] (I)      Handle EOL spacing                                 : true
[06/17 00:37:33     29s] (I)      Merge PG vias by gap                               : true
[06/17 00:37:33     29s] (I)      Maximum routing layer                              : 10
[06/17 00:37:33     29s] (I)      Route selected nets only                           : true
[06/17 00:37:33     29s] (I)      Refine MST                                         : true
[06/17 00:37:33     29s] (I)      Honor PRL                                          : true
[06/17 00:37:33     29s] (I)      Strong congestion aware                            : true
[06/17 00:37:33     29s] (I)      Improved initial location for IRoutes              : true
[06/17 00:37:33     29s] (I)      Multi panel TA                                     : true
[06/17 00:37:33     29s] (I)      Penalize wire overlap                              : true
[06/17 00:37:33     29s] (I)      Expand small instance blockage                     : true
[06/17 00:37:33     29s] (I)      Reduce via in TA                                   : true
[06/17 00:37:33     29s] (I)      SS-aware routing                                   : true
[06/17 00:37:33     29s] (I)      Improve tree edge sharing                          : true
[06/17 00:37:33     29s] (I)      Improve 2D via estimation                          : true
[06/17 00:37:33     29s] (I)      Refine Steiner tree                                : true
[06/17 00:37:33     29s] (I)      Build spine tree                                   : true
[06/17 00:37:33     29s] (I)      Model pass through capacity                        : true
[06/17 00:37:33     29s] (I)      Extend blockages by a half GCell                   : true
[06/17 00:37:33     29s] (I)      Consider pin shapes                                : true
[06/17 00:37:33     29s] (I)      Consider pin shapes for all nodes                  : true
[06/17 00:37:33     29s] (I)      Consider NR APA                                    : true
[06/17 00:37:33     29s] (I)      Consider IO pin shape                              : true
[06/17 00:37:33     29s] (I)      Fix pin connection bug                             : true
[06/17 00:37:33     29s] (I)      Consider layer RC for local wires                  : true
[06/17 00:37:33     29s] (I)      Route to clock mesh pin                            : true
[06/17 00:37:33     29s] (I)      LA-aware pin escape length                         : 2
[06/17 00:37:33     29s] (I)      Connect multiple ports                             : true
[06/17 00:37:33     29s] (I)      Split for must join                                : true
[06/17 00:37:33     29s] (I)      Number of threads                                  : 1
[06/17 00:37:33     29s] (I)      Routing effort level                               : 10000
[06/17 00:37:33     29s] (I)      Prefer layer length threshold                      : 8
[06/17 00:37:33     29s] (I)      Overflow penalty cost                              : 10
[06/17 00:37:33     29s] (I)      A-star cost                                        : 0.300000
[06/17 00:37:33     29s] (I)      Misalignment cost                                  : 10.000000
[06/17 00:37:33     29s] (I)      Threshold for short IRoute                         : 6
[06/17 00:37:33     29s] (I)      Via cost during post routing                       : 1.000000
[06/17 00:37:33     29s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/17 00:37:33     29s] (I)      Source-to-sink ratio                               : 0.300000
[06/17 00:37:33     29s] (I)      Scenic ratio bound                                 : 3.000000
[06/17 00:37:33     29s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/17 00:37:33     29s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/17 00:37:33     29s] (I)      PG-aware similar topology routing                  : true
[06/17 00:37:33     29s] (I)      Maze routing via cost fix                          : true
[06/17 00:37:33     29s] (I)      Apply PRL on PG terms                              : true
[06/17 00:37:33     29s] (I)      Apply PRL on obs objects                           : true
[06/17 00:37:33     29s] (I)      Handle range-type spacing rules                    : true
[06/17 00:37:33     29s] (I)      PG gap threshold multiplier                        : 10.000000
[06/17 00:37:33     29s] (I)      Parallel spacing query fix                         : true
[06/17 00:37:33     29s] (I)      Force source to root IR                            : true
[06/17 00:37:33     29s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/17 00:37:33     29s] (I)      Do not relax to DPT layer                          : true
[06/17 00:37:33     29s] (I)      No DPT in post routing                             : true
[06/17 00:37:33     29s] (I)      Modeling PG via merging fix                        : true
[06/17 00:37:33     29s] (I)      Shield aware TA                                    : true
[06/17 00:37:33     29s] (I)      Strong shield aware TA                             : true
[06/17 00:37:33     29s] (I)      Overflow calculation fix in LA                     : true
[06/17 00:37:33     29s] (I)      Post routing fix                                   : true
[06/17 00:37:33     29s] (I)      Strong post routing                                : true
[06/17 00:37:33     29s] (I)      NDR via pillar fix                                 : true
[06/17 00:37:33     29s] (I)      Violation on path threshold                        : 1
[06/17 00:37:33     29s] (I)      Pass through capacity modeling                     : true
[06/17 00:37:33     29s] (I)      Select the non-relaxed segments in post routing stage : true
[06/17 00:37:33     29s] (I)      Select term pin box for io pin                     : true
[06/17 00:37:33     29s] (I)      Penalize NDR sharing                               : true
[06/17 00:37:33     29s] (I)      Enable special modeling                            : false
[06/17 00:37:33     29s] (I)      Keep fixed segments                                : true
[06/17 00:37:33     29s] (I)      Reorder net groups by key                          : true
[06/17 00:37:33     29s] (I)      Increase net scenic ratio                          : true
[06/17 00:37:33     29s] (I)      Method to set GCell size                           : row
[06/17 00:37:33     29s] (I)      Connect multiple ports and must join fix           : true
[06/17 00:37:33     29s] (I)      Avoid high resistance layers                       : true
[06/17 00:37:33     29s] (I)      Model find APA for IO pin fix                      : true
[06/17 00:37:33     29s] (I)      Avoid connecting non-metal layers                  : true
[06/17 00:37:33     29s] (I)      Use track pitch for NDR                            : true
[06/17 00:37:33     29s] (I)      Enable layer relax to lower layer                  : true
[06/17 00:37:33     29s] (I)      Enable layer relax to upper layer                  : true
[06/17 00:37:33     29s] (I)      Top layer relaxation fix                           : true
[06/17 00:37:33     29s] (I)      Handle non-default track width                     : false
[06/17 00:37:33     29s] (I)      Counted 182 PG shapes. We will not process PG shapes layer by layer.
[06/17 00:37:33     29s] (I)      Use row-based GCell size
[06/17 00:37:33     29s] (I)      Use row-based GCell align
[06/17 00:37:33     29s] (I)      layer 0 area = 0
[06/17 00:37:33     29s] (I)      layer 1 area = 0
[06/17 00:37:33     29s] (I)      layer 2 area = 0
[06/17 00:37:33     29s] (I)      layer 3 area = 0
[06/17 00:37:33     29s] (I)      layer 4 area = 0
[06/17 00:37:33     29s] (I)      layer 5 area = 0
[06/17 00:37:33     29s] (I)      layer 6 area = 0
[06/17 00:37:33     29s] (I)      layer 7 area = 0
[06/17 00:37:33     29s] (I)      layer 8 area = 0
[06/17 00:37:33     29s] (I)      layer 9 area = 0
[06/17 00:37:33     29s] (I)      GCell unit size   : 2800
[06/17 00:37:33     29s] (I)      GCell multiplier  : 1
[06/17 00:37:33     29s] (I)      GCell row height  : 2800
[06/17 00:37:33     29s] (I)      Actual row height : 2800
[06/17 00:37:33     29s] (I)      GCell align ref   : 0 0
[06/17 00:37:33     29s] [NR-eGR] Track table information for default rule: 
[06/17 00:37:33     29s] [NR-eGR] metal1 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal2 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal3 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal4 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal5 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal6 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal7 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal8 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal9 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal10 has single uniform track structure
[06/17 00:37:33     29s] (I)      ============== Default via ===============
[06/17 00:37:33     29s] (I)      +---+------------------+-----------------+
[06/17 00:37:33     29s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[06/17 00:37:33     29s] (I)      +---+------------------+-----------------+
[06/17 00:37:33     29s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[06/17 00:37:33     29s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[06/17 00:37:33     29s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[06/17 00:37:33     29s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[06/17 00:37:33     29s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[06/17 00:37:33     29s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[06/17 00:37:33     29s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[06/17 00:37:33     29s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[06/17 00:37:33     29s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[06/17 00:37:33     29s] (I)      +---+------------------+-----------------+
[06/17 00:37:33     29s] [NR-eGR] Read 559 PG shapes
[06/17 00:37:33     29s] [NR-eGR] Read 0 clock shapes
[06/17 00:37:33     29s] [NR-eGR] Read 0 other shapes
[06/17 00:37:33     29s] [NR-eGR] #Routing Blockages  : 0
[06/17 00:37:33     29s] [NR-eGR] #Instance Blockages : 0
[06/17 00:37:33     29s] [NR-eGR] #PG Blockages       : 559
[06/17 00:37:33     29s] [NR-eGR] #Halo Blockages     : 0
[06/17 00:37:33     29s] [NR-eGR] #Boundary Blockages : 0
[06/17 00:37:33     29s] [NR-eGR] #Clock Blockages    : 0
[06/17 00:37:33     29s] [NR-eGR] #Other Blockages    : 0
[06/17 00:37:33     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/17 00:37:33     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/17 00:37:33     29s] [NR-eGR] Read 500 nets ( ignored 495 )
[06/17 00:37:33     29s] [NR-eGR] Connected 0 must-join pins/ports
[06/17 00:37:33     29s] (I)      early_global_route_priority property id does not exist.
[06/17 00:37:33     29s] (I)      Read Num Blocks=559  Num Prerouted Wires=0  Num CS=0
[06/17 00:37:33     29s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 2 (H) : #blockages 266 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 3 (V) : #blockages 195 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Moved 1 terms for better access 
[06/17 00:37:33     29s] (I)      Number of ignored nets                =      0
[06/17 00:37:33     29s] (I)      Number of connected nets              =      0
[06/17 00:37:33     29s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of clock nets                  =      5.  Ignored: No
[06/17 00:37:33     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/17 00:37:33     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/17 00:37:33     29s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[06/17 00:37:33     29s] (I)      Ndr track 0 does not exist
[06/17 00:37:33     29s] (I)      ---------------------Grid Graph Info--------------------
[06/17 00:37:33     29s] (I)      Routing area        : (0, 0) - (123880, 123200)
[06/17 00:37:33     29s] (I)      Core area           : (0, 0) - (123880, 123200)
[06/17 00:37:33     29s] (I)      Site width          :   380  (dbu)
[06/17 00:37:33     29s] (I)      Row height          :  2800  (dbu)
[06/17 00:37:33     29s] (I)      GCell row height    :  2800  (dbu)
[06/17 00:37:33     29s] (I)      GCell width         :  2800  (dbu)
[06/17 00:37:33     29s] (I)      GCell height        :  2800  (dbu)
[06/17 00:37:33     29s] (I)      Grid                :    45    44    10
[06/17 00:37:33     29s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/17 00:37:33     29s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/17 00:37:33     29s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/17 00:37:33     29s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:33     29s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:33     29s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/17 00:37:33     29s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/17 00:37:33     29s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[06/17 00:37:33     29s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/17 00:37:33     29s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[06/17 00:37:33     29s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/17 00:37:33     29s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/17 00:37:33     29s] (I)      --------------------------------------------------------
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] [NR-eGR] ============ Routing rule table ============
[06/17 00:37:33     29s] [NR-eGR] Rule id: 0  Nets: 5
[06/17 00:37:33     29s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/17 00:37:33     29s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[06/17 00:37:33     29s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[06/17 00:37:33     29s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[06/17 00:37:33     29s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[06/17 00:37:33     29s] [NR-eGR] ========================================
[06/17 00:37:33     29s] [NR-eGR] 
[06/17 00:37:33     29s] (I)      =============== Blocked Tracks ===============
[06/17 00:37:33     29s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:33     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/17 00:37:33     29s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:33     29s] (I)      |     1 |       0 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     2 |   14344 |      968 |         6.75% |
[06/17 00:37:33     29s] (I)      |     3 |   19800 |      176 |         0.89% |
[06/17 00:37:33     29s] (I)      |     4 |    9680 |     1080 |        11.16% |
[06/17 00:37:33     29s] (I)      |     5 |    9855 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     6 |    9680 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     7 |    3285 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     8 |    3212 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     9 |    1710 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |    10 |    1584 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:33     29s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      Reset routing kernel
[06/17 00:37:33     29s] (I)      Started Global Routing ( Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      totalPins=137  totalGlobalPin=137 (100.00%)
[06/17 00:37:33     29s] (I)      total 2D Cap : 28224 = (19624 H, 8600 V)
[06/17 00:37:33     29s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1a Route ============
[06/17 00:37:33     29s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 15
[06/17 00:37:33     29s] (I)      Usage: 320 = (138 H, 182 V) = (0.70% H, 2.12% V) = (1.932e+02um H, 2.548e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1b Route ============
[06/17 00:37:33     29s] (I)      Usage: 320 = (138 H, 182 V) = (0.70% H, 2.12% V) = (1.932e+02um H, 2.548e+02um V)
[06/17 00:37:33     29s] (I)      Overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.480000e+02um
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1c Route ============
[06/17 00:37:33     29s] (I)      Level2 Grid: 9 x 9
[06/17 00:37:33     29s] (I)      Usage: 320 = (138 H, 182 V) = (0.70% H, 2.12% V) = (1.932e+02um H, 2.548e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1d Route ============
[06/17 00:37:33     29s] (I)      Usage: 321 = (139 H, 182 V) = (0.71% H, 2.12% V) = (1.946e+02um H, 2.548e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1e Route ============
[06/17 00:37:33     29s] (I)      Usage: 321 = (139 H, 182 V) = (0.71% H, 2.12% V) = (1.946e+02um H, 2.548e+02um V)
[06/17 00:37:33     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.494000e+02um
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1f Route ============
[06/17 00:37:33     29s] (I)      Usage: 325 = (145 H, 180 V) = (0.74% H, 2.09% V) = (2.030e+02um H, 2.520e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1g Route ============
[06/17 00:37:33     29s] (I)      Usage: 256 = (108 H, 148 V) = (0.55% H, 1.72% V) = (1.512e+02um H, 2.072e+02um V)
[06/17 00:37:33     29s] (I)      #Nets         : 5
[06/17 00:37:33     29s] (I)      #Relaxed nets : 3
[06/17 00:37:33     29s] (I)      Wire length   : 105
[06/17 00:37:33     29s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1h Route ============
[06/17 00:37:33     29s] (I)      Usage: 256 = (108 H, 148 V) = (0.55% H, 1.72% V) = (1.512e+02um H, 2.072e+02um V)
[06/17 00:37:33     29s] (I)      total 2D Cap : 47759 = (29479 H, 18280 V)
[06/17 00:37:33     29s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1a Route ============
[06/17 00:37:33     29s] (I)      Usage: 443 = (180 H, 263 V) = (0.61% H, 1.44% V) = (2.520e+02um H, 3.682e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1b Route ============
[06/17 00:37:33     29s] (I)      Usage: 443 = (180 H, 263 V) = (0.61% H, 1.44% V) = (2.520e+02um H, 3.682e+02um V)
[06/17 00:37:33     29s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.202000e+02um
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1c Route ============
[06/17 00:37:33     29s] (I)      Usage: 443 = (180 H, 263 V) = (0.61% H, 1.44% V) = (2.520e+02um H, 3.682e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1d Route ============
[06/17 00:37:33     29s] (I)      Usage: 443 = (180 H, 263 V) = (0.61% H, 1.44% V) = (2.520e+02um H, 3.682e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1e Route ============
[06/17 00:37:33     29s] (I)      Usage: 443 = (180 H, 263 V) = (0.61% H, 1.44% V) = (2.520e+02um H, 3.682e+02um V)
[06/17 00:37:33     29s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.202000e+02um
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1f Route ============
[06/17 00:37:33     29s] (I)      Usage: 443 = (180 H, 263 V) = (0.61% H, 1.44% V) = (2.520e+02um H, 3.682e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1g Route ============
[06/17 00:37:33     29s] (I)      Usage: 443 = (182 H, 261 V) = (0.62% H, 1.43% V) = (2.548e+02um H, 3.654e+02um V)
[06/17 00:37:33     29s] (I)      #Nets         : 3
[06/17 00:37:33     29s] (I)      #Relaxed nets : 0
[06/17 00:37:33     29s] (I)      Wire length   : 187
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1h Route ============
[06/17 00:37:33     29s] (I)      Usage: 443 = (182 H, 261 V) = (0.62% H, 1.43% V) = (2.548e+02um H, 3.654e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/17 00:37:33     29s] [NR-eGR]                        OverCon            
[06/17 00:37:33     29s] [NR-eGR]                         #Gcell     %Gcell
[06/17 00:37:33     29s] [NR-eGR]        Layer               (1)    OverCon
[06/17 00:37:33     29s] [NR-eGR] ----------------------------------------------
[06/17 00:37:33     29s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR] ----------------------------------------------
[06/17 00:37:33     29s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR] 
[06/17 00:37:33     29s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      total 2D Cap : 71628 = (34474 H, 37154 V)
[06/17 00:37:33     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/17 00:37:33     29s] (I)      ============= Track Assignment ============
[06/17 00:37:33     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[06/17 00:37:33     29s] (I)      Run Multi-thread track assignment
[06/17 00:37:33     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      Started Export ( Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] [NR-eGR]                  Length (um)  Vias 
[06/17 00:37:33     29s] [NR-eGR] -----------------------------------
[06/17 00:37:33     29s] [NR-eGR]  metal1   (1H)             0  1392 
[06/17 00:37:33     29s] [NR-eGR]  metal2   (2V)          1128  1820 
[06/17 00:37:33     29s] [NR-eGR]  metal3   (3H)          3777   707 
[06/17 00:37:33     29s] [NR-eGR]  metal4   (4V)          1297   156 
[06/17 00:37:33     29s] [NR-eGR]  metal5   (5H)          1267    70 
[06/17 00:37:33     29s] [NR-eGR]  metal6   (6V)           648     2 
[06/17 00:37:33     29s] [NR-eGR]  metal7   (7H)            38     2 
[06/17 00:37:33     29s] [NR-eGR]  metal8   (8V)            37     0 
[06/17 00:37:33     29s] [NR-eGR]  metal9   (9H)             0     0 
[06/17 00:37:33     29s] [NR-eGR]  metal10  (10V)            0     0 
[06/17 00:37:33     29s] [NR-eGR] -----------------------------------
[06/17 00:37:33     29s] [NR-eGR]           Total         8193  4149 
[06/17 00:37:33     29s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:33     29s] [NR-eGR] Total half perimeter of net bounding box: 7388um
[06/17 00:37:33     29s] [NR-eGR] Total length: 8193um, number of vias: 4149
[06/17 00:37:33     29s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:33     29s] [NR-eGR] Total eGR-routed clock nets wire length: 445um, number of vias: 389
[06/17 00:37:33     29s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:33     29s] [NR-eGR] Report for selected net(s) only.
[06/17 00:37:33     29s] [NR-eGR]                  Length (um)  Vias 
[06/17 00:37:33     29s] [NR-eGR] -----------------------------------
[06/17 00:37:33     29s] [NR-eGR]  metal1   (1H)             0   136 
[06/17 00:37:33     29s] [NR-eGR]  metal2   (2V)           107   157 
[06/17 00:37:33     29s] [NR-eGR]  metal3   (3H)           174    92 
[06/17 00:37:33     29s] [NR-eGR]  metal4   (4V)           160     2 
[06/17 00:37:33     29s] [NR-eGR]  metal5   (5H)             1     2 
[06/17 00:37:33     29s] [NR-eGR]  metal6   (6V)             3     0 
[06/17 00:37:33     29s] [NR-eGR]  metal7   (7H)             0     0 
[06/17 00:37:33     29s] [NR-eGR]  metal8   (8V)             0     0 
[06/17 00:37:33     29s] [NR-eGR]  metal9   (9H)             0     0 
[06/17 00:37:33     29s] [NR-eGR]  metal10  (10V)            0     0 
[06/17 00:37:33     29s] [NR-eGR] -----------------------------------
[06/17 00:37:33     29s] [NR-eGR]           Total          445   389 
[06/17 00:37:33     29s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:33     29s] [NR-eGR] Total half perimeter of net bounding box: 203um
[06/17 00:37:33     29s] [NR-eGR] Total length: 445um, number of vias: 389
[06/17 00:37:33     29s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:33     29s] [NR-eGR] Total routed clock nets wire length: 445um, number of vias: 389
[06/17 00:37:33     29s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:33     29s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      ====================================== Runtime Summary ======================================
[06/17 00:37:33     29s] (I)       Step                                              %     Start    Finish      Real       CPU 
[06/17 00:37:33     29s] (I)      ---------------------------------------------------------------------------------------------
[06/17 00:37:33     29s] (I)       Early Global Route kernel                   100.00%  0.78 sec  0.84 sec  0.05 sec  0.05 sec 
[06/17 00:37:33     29s] (I)       +-Import and model                           28.98%  0.79 sec  0.81 sec  0.02 sec  0.02 sec 
[06/17 00:37:33     29s] (I)       | +-Create place DB                           3.00%  0.79 sec  0.79 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Import place data                       2.72%  0.79 sec  0.79 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Read instances and placement          0.84%  0.79 sec  0.79 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Read nets                             1.31%  0.79 sec  0.79 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Create route DB                          17.01%  0.79 sec  0.80 sec  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)       | | +-Import route data (1T)                 13.42%  0.79 sec  0.80 sec  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.79%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Read routing blockages              0.00%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Read instance blockages             0.19%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Read PG blockages                   0.15%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Read clock blockages                0.07%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Read other blockages                0.07%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Read halo blockages                 0.01%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Read boundary cut boxes             0.00%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Read blackboxes                       0.05%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Read prerouted                        0.30%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Read unlegalized nets                 0.05%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Read nets                             0.11%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Set up via pillars                    0.01%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Initialize 3D grid graph              0.29%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Model blockage capacity               2.59%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Initialize 3D capacity              1.99%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Move terms for access (1T)            0.12%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Read aux data                             0.00%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Others data preparation                   0.11%  0.80 sec  0.80 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Create route kernel                       7.23%  0.80 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       +-Global Routing                             37.48%  0.81 sec  0.83 sec  0.02 sec  0.02 sec 
[06/17 00:37:33     29s] (I)       | +-Initialization                            0.12%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Net group 1                              24.91%  0.81 sec  0.82 sec  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)       | | +-Generate topology                       1.17%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1a                                1.54%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Pattern routing (1T)                  0.53%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1b                                1.05%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Monotonic routing (1T)                0.54%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1c                                1.16%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Two level Routing                     0.82%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  0.81 sec  0.81 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1d                               11.78%  0.81 sec  0.82 sec  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)       | | | +-Detoured routing (1T)                11.39%  0.81 sec  0.82 sec  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1e                                0.71%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Route legalization                    0.29%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | | +-Legalize Blockage Violations        0.02%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1f                                0.51%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Congestion clean                      0.18%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1g                                1.33%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Post Routing                          0.97%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1h                                0.63%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Post Routing                          0.27%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Layer assignment (1T)                   0.76%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Net group 2                               9.31%  0.82 sec  0.82 sec  0.01 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Generate topology                       0.83%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1a                                0.91%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Pattern routing (1T)                  0.49%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1b                                0.16%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1c                                0.06%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1d                                0.06%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1e                                0.43%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Route legalization                    0.00%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1f                                0.05%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1g                                0.63%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Post Routing                          0.26%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Phase 1h                                0.63%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | | +-Post Routing                          0.26%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Layer assignment (1T)                   1.14%  0.82 sec  0.82 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       +-Export 3D cong map                          1.35%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Export 2D cong map                        0.21%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       +-Extract Global 3D Wires                     0.01%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       +-Track Assignment (1T)                       4.38%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Initialization                            0.06%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Track Assignment Kernel                   3.39%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Free Memory                               0.00%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       +-Export                                     14.51%  0.83 sec  0.84 sec  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)       | +-Export DB wires                           0.92%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Export all nets                         0.28%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | | +-Set wire vias                           0.05%  0.83 sec  0.83 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Report wirelength                        10.35%  0.83 sec  0.84 sec  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)       | +-Update net boxes                          2.02%  0.84 sec  0.84 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       | +-Update timing                             0.00%  0.84 sec  0.84 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)       +-Postprocess design                          1.52%  0.84 sec  0.84 sec  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)      ======================= Summary by functions ========================
[06/17 00:37:33     29s] (I)       Lv  Step                                      %      Real       CPU 
[06/17 00:37:33     29s] (I)      ---------------------------------------------------------------------
[06/17 00:37:33     29s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.05 sec 
[06/17 00:37:33     29s] (I)        1  Global Routing                       37.48%  0.02 sec  0.02 sec 
[06/17 00:37:33     29s] (I)        1  Import and model                     28.98%  0.02 sec  0.02 sec 
[06/17 00:37:33     29s] (I)        1  Export                               14.51%  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)        1  Track Assignment (1T)                 4.38%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        1  Postprocess design                    1.52%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        1  Export 3D cong map                    1.35%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Net group 1                          24.91%  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)        2  Create route DB                      17.01%  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)        2  Report wirelength                    10.35%  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)        2  Net group 2                           9.31%  0.01 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Create route kernel                   7.23%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Track Assignment Kernel               3.39%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Create place DB                       3.00%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Update net boxes                      2.02%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Export DB wires                       0.92%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Export 2D cong map                    0.21%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Initialization                        0.18%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Others data preparation               0.11%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Import route data (1T)               13.42%  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)        3  Phase 1d                             11.84%  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)        3  Import place data                     2.72%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Phase 1a                              2.45%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Generate topology                     1.99%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Phase 1g                              1.96%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Layer assignment (1T)                 1.89%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Phase 1h                              1.26%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Phase 1c                              1.23%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Phase 1b                              1.20%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Phase 1e                              1.14%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Phase 1f                              0.56%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Export all nets                       0.28%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Detoured routing (1T)                11.39%  0.01 sec  0.01 sec 
[06/17 00:37:33     29s] (I)        4  Read blockages ( Layer 2-10 )         2.79%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Model blockage capacity               2.59%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Post Routing                          1.76%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Read nets                             1.42%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Pattern routing (1T)                  1.03%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Read instances and placement          0.84%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Two level Routing                     0.82%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Monotonic routing (1T)                0.54%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Read prerouted                        0.30%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Route legalization                    0.29%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Initialize 3D grid graph              0.29%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Congestion clean                      0.18%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Pattern Routing Avoiding Blockages    0.16%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Initialize 3D capacity                1.99%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Read instance blockages               0.19%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Read PG blockages                     0.15%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Two Level Routing (Strong)            0.12%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Two Level Routing (Regular)           0.05%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/17 00:37:33     29s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:33     29s]     Routing using eGR only done.
[06/17 00:37:33     29s] Net route status summary:
[06/17 00:37:33     29s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:33     29s]   Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] CCOPT: Done with clock implementation routing.
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s]   Clock implementation routing done.
[06/17 00:37:33     29s]   Fixed 5 wires.
[06/17 00:37:33     29s]   CCOpt: Starting congestion repair using flow wrapper...
[06/17 00:37:33     29s]     Congestion Repair...
[06/17 00:37:33     29s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:29.4/0:00:33.8 (0.9), mem = 1780.2M
[06/17 00:37:33     29s] Info: Disable timing driven in postCTS congRepair.
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Starting congRepair ...
[06/17 00:37:33     29s] User Input Parameters:
[06/17 00:37:33     29s] - Congestion Driven    : On
[06/17 00:37:33     29s] - Timing Driven        : Off
[06/17 00:37:33     29s] - Area-Violation Based : On
[06/17 00:37:33     29s] - Start Rollback Level : -5
[06/17 00:37:33     29s] - Legalized            : On
[06/17 00:37:33     29s] - Window Based         : Off
[06/17 00:37:33     29s] - eDen incr mode       : Off
[06/17 00:37:33     29s] - Small incr mode      : Off
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1780.2M, EPOCH TIME: 1750135053.574953
[06/17 00:37:33     29s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1780.2M, EPOCH TIME: 1750135053.577933
[06/17 00:37:33     29s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1780.2M, EPOCH TIME: 1750135053.578044
[06/17 00:37:33     29s] Starting Early Global Route congestion estimation: mem = 1780.2M
[06/17 00:37:33     29s] (I)      ==================== Layers =====================
[06/17 00:37:33     29s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     29s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/17 00:37:33     29s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     29s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[06/17 00:37:33     29s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[06/17 00:37:33     29s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     29s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[06/17 00:37:33     29s] (I)      |   0 |  0 |  active |   other |        |    MS |
[06/17 00:37:33     29s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[06/17 00:37:33     29s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:33     29s] (I)      Started Import and model ( Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      Default pattern map key = des3_default.
[06/17 00:37:33     29s] (I)      == Non-default Options ==
[06/17 00:37:33     29s] (I)      Maximum routing layer                              : 10
[06/17 00:37:33     29s] (I)      Number of threads                                  : 1
[06/17 00:37:33     29s] (I)      Use non-blocking free Dbs wires                    : false
[06/17 00:37:33     29s] (I)      Method to set GCell size                           : row
[06/17 00:37:33     29s] (I)      Counted 182 PG shapes. We will not process PG shapes layer by layer.
[06/17 00:37:33     29s] (I)      Use row-based GCell size
[06/17 00:37:33     29s] (I)      Use row-based GCell align
[06/17 00:37:33     29s] (I)      layer 0 area = 0
[06/17 00:37:33     29s] (I)      layer 1 area = 0
[06/17 00:37:33     29s] (I)      layer 2 area = 0
[06/17 00:37:33     29s] (I)      layer 3 area = 0
[06/17 00:37:33     29s] (I)      layer 4 area = 0
[06/17 00:37:33     29s] (I)      layer 5 area = 0
[06/17 00:37:33     29s] (I)      layer 6 area = 0
[06/17 00:37:33     29s] (I)      layer 7 area = 0
[06/17 00:37:33     29s] (I)      layer 8 area = 0
[06/17 00:37:33     29s] (I)      layer 9 area = 0
[06/17 00:37:33     29s] (I)      GCell unit size   : 2800
[06/17 00:37:33     29s] (I)      GCell multiplier  : 1
[06/17 00:37:33     29s] (I)      GCell row height  : 2800
[06/17 00:37:33     29s] (I)      Actual row height : 2800
[06/17 00:37:33     29s] (I)      GCell align ref   : 0 0
[06/17 00:37:33     29s] [NR-eGR] Track table information for default rule: 
[06/17 00:37:33     29s] [NR-eGR] metal1 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal2 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal3 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal4 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal5 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal6 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal7 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal8 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal9 has single uniform track structure
[06/17 00:37:33     29s] [NR-eGR] metal10 has single uniform track structure
[06/17 00:37:33     29s] (I)      ============== Default via ===============
[06/17 00:37:33     29s] (I)      +---+------------------+-----------------+
[06/17 00:37:33     29s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[06/17 00:37:33     29s] (I)      +---+------------------+-----------------+
[06/17 00:37:33     29s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[06/17 00:37:33     29s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[06/17 00:37:33     29s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[06/17 00:37:33     29s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[06/17 00:37:33     29s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[06/17 00:37:33     29s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[06/17 00:37:33     29s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[06/17 00:37:33     29s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[06/17 00:37:33     29s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[06/17 00:37:33     29s] (I)      +---+------------------+-----------------+
[06/17 00:37:33     29s] [NR-eGR] Read 227 PG shapes
[06/17 00:37:33     29s] [NR-eGR] Read 0 clock shapes
[06/17 00:37:33     29s] [NR-eGR] Read 0 other shapes
[06/17 00:37:33     29s] [NR-eGR] #Routing Blockages  : 0
[06/17 00:37:33     29s] [NR-eGR] #Instance Blockages : 0
[06/17 00:37:33     29s] [NR-eGR] #PG Blockages       : 227
[06/17 00:37:33     29s] [NR-eGR] #Halo Blockages     : 0
[06/17 00:37:33     29s] [NR-eGR] #Boundary Blockages : 0
[06/17 00:37:33     29s] [NR-eGR] #Clock Blockages    : 0
[06/17 00:37:33     29s] [NR-eGR] #Other Blockages    : 0
[06/17 00:37:33     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/17 00:37:33     29s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 539
[06/17 00:37:33     29s] [NR-eGR] Read 500 nets ( ignored 5 )
[06/17 00:37:33     29s] (I)      early_global_route_priority property id does not exist.
[06/17 00:37:33     29s] (I)      Read Num Blocks=227  Num Prerouted Wires=539  Num CS=0
[06/17 00:37:33     29s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 293
[06/17 00:37:33     29s] (I)      Layer 2 (H) : #blockages 90 : #preroutes 212
[06/17 00:37:33     29s] (I)      Layer 3 (V) : #blockages 47 : #preroutes 30
[06/17 00:37:33     29s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 3
[06/17 00:37:33     29s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 1
[06/17 00:37:33     29s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:33     29s] (I)      Number of ignored nets                =      5
[06/17 00:37:33     29s] (I)      Number of connected nets              =      0
[06/17 00:37:33     29s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of clock nets                  =      5.  Ignored: No
[06/17 00:37:33     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/17 00:37:33     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/17 00:37:33     29s] (I)      Ndr track 0 does not exist
[06/17 00:37:33     29s] (I)      ---------------------Grid Graph Info--------------------
[06/17 00:37:33     29s] (I)      Routing area        : (0, 0) - (123880, 123200)
[06/17 00:37:33     29s] (I)      Core area           : (0, 0) - (123880, 123200)
[06/17 00:37:33     29s] (I)      Site width          :   380  (dbu)
[06/17 00:37:33     29s] (I)      Row height          :  2800  (dbu)
[06/17 00:37:33     29s] (I)      GCell row height    :  2800  (dbu)
[06/17 00:37:33     29s] (I)      GCell width         :  2800  (dbu)
[06/17 00:37:33     29s] (I)      GCell height        :  2800  (dbu)
[06/17 00:37:33     29s] (I)      Grid                :    45    44    10
[06/17 00:37:33     29s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/17 00:37:33     29s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/17 00:37:33     29s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/17 00:37:33     29s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:33     29s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:33     29s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/17 00:37:33     29s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/17 00:37:33     29s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[06/17 00:37:33     29s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/17 00:37:33     29s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[06/17 00:37:33     29s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/17 00:37:33     29s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/17 00:37:33     29s] (I)      --------------------------------------------------------
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] [NR-eGR] ============ Routing rule table ============
[06/17 00:37:33     29s] [NR-eGR] Rule id: 1  Nets: 495
[06/17 00:37:33     29s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/17 00:37:33     29s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[06/17 00:37:33     29s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[06/17 00:37:33     29s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[06/17 00:37:33     29s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[06/17 00:37:33     29s] [NR-eGR] ========================================
[06/17 00:37:33     29s] [NR-eGR] 
[06/17 00:37:33     29s] (I)      =============== Blocked Tracks ===============
[06/17 00:37:33     29s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:33     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/17 00:37:33     29s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:33     29s] (I)      |     1 |       0 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     2 |   14344 |      968 |         6.75% |
[06/17 00:37:33     29s] (I)      |     3 |   19800 |      176 |         0.89% |
[06/17 00:37:33     29s] (I)      |     4 |    9680 |      748 |         7.73% |
[06/17 00:37:33     29s] (I)      |     5 |    9855 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     6 |    9680 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     7 |    3285 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     8 |    3212 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |     9 |    1710 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      |    10 |    1584 |        0 |         0.00% |
[06/17 00:37:33     29s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:33     29s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      Reset routing kernel
[06/17 00:37:33     29s] (I)      Started Global Routing ( Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      totalPins=1390  totalGlobalPin=1326 (95.40%)
[06/17 00:37:33     29s] (I)      total 2D Cap : 38258 = (14850 H, 23408 V)
[06/17 00:37:33     29s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [4, 10]
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1a Route ============
[06/17 00:37:33     29s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1b Route ============
[06/17 00:37:33     29s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:33     29s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.206000e+02um
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1c Route ============
[06/17 00:37:33     29s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1d Route ============
[06/17 00:37:33     29s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1e Route ============
[06/17 00:37:33     29s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:33     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.206000e+02um
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1l Route ============
[06/17 00:37:33     29s] (I)      total 2D Cap : 71828 = (34474 H, 37354 V)
[06/17 00:37:33     29s] [NR-eGR] Layer group 2: route 487 net(s) in layer range [2, 10]
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1a Route ============
[06/17 00:37:33     29s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/17 00:37:33     29s] (I)      Usage: 5314 = (3446 H, 1868 V) = (10.00% H, 5.00% V) = (4.824e+03um H, 2.615e+03um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1b Route ============
[06/17 00:37:33     29s] (I)      Usage: 5314 = (3446 H, 1868 V) = (10.00% H, 5.00% V) = (4.824e+03um H, 2.615e+03um V)
[06/17 00:37:33     29s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.439600e+03um
[06/17 00:37:33     29s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/17 00:37:33     29s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1c Route ============
[06/17 00:37:33     29s] (I)      Usage: 5314 = (3446 H, 1868 V) = (10.00% H, 5.00% V) = (4.824e+03um H, 2.615e+03um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1d Route ============
[06/17 00:37:33     29s] (I)      Usage: 5314 = (3446 H, 1868 V) = (10.00% H, 5.00% V) = (4.824e+03um H, 2.615e+03um V)
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1e Route ============
[06/17 00:37:33     29s] (I)      Usage: 5314 = (3446 H, 1868 V) = (10.00% H, 5.00% V) = (4.824e+03um H, 2.615e+03um V)
[06/17 00:37:33     29s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.439600e+03um
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] (I)      ============  Phase 1l Route ============
[06/17 00:37:33     29s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/17 00:37:33     29s] (I)      Layer  2:      13734      1520         2           0       14258    ( 0.00%) 
[06/17 00:37:33     29s] (I)      Layer  3:      19184      2980         0           0       19360    ( 0.00%) 
[06/17 00:37:33     29s] (I)      Layer  4:       8729      1168         6         430        9245    ( 4.44%) 
[06/17 00:37:33     29s] (I)      Layer  5:       9636      1105         0           0        9680    ( 0.00%) 
[06/17 00:37:33     29s] (I)      Layer  6:       9460       541         2           0        9675    ( 0.00%) 
[06/17 00:37:33     29s] (I)      Layer  7:       3212        93         0           0        3227    ( 0.00%) 
[06/17 00:37:33     29s] (I)      Layer  8:       3139        22         0          72        3153    ( 2.22%) 
[06/17 00:37:33     29s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[06/17 00:37:33     29s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[06/17 00:37:33     29s] (I)      Total:         70314      7429        10        1054       71349    ( 1.46%) 
[06/17 00:37:33     29s] (I)      
[06/17 00:37:33     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/17 00:37:33     29s] [NR-eGR]                        OverCon            
[06/17 00:37:33     29s] [NR-eGR]                         #Gcell     %Gcell
[06/17 00:37:33     29s] [NR-eGR]        Layer             (1-2)    OverCon
[06/17 00:37:33     29s] [NR-eGR] ----------------------------------------------
[06/17 00:37:33     29s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal2 ( 2)         2( 0.10%)   ( 0.10%) 
[06/17 00:37:33     29s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal4 ( 4)         6( 0.32%)   ( 0.32%) 
[06/17 00:37:33     29s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal6 ( 6)         1( 0.05%)   ( 0.05%) 
[06/17 00:37:33     29s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:33     29s] [NR-eGR] ----------------------------------------------
[06/17 00:37:33     29s] [NR-eGR]        Total         9( 0.05%)   ( 0.05%) 
[06/17 00:37:33     29s] [NR-eGR] 
[06/17 00:37:33     29s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      total 2D Cap : 71960 = (34474 H, 37486 V)
[06/17 00:37:33     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/17 00:37:33     29s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1780.2M
[06/17 00:37:33     29s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.035, REAL:0.036, MEM:1780.2M, EPOCH TIME: 1750135053.613734
[06/17 00:37:33     29s] OPERPROF: Starting HotSpotCal at level 1, MEM:1780.2M, EPOCH TIME: 1750135053.613816
[06/17 00:37:33     29s] [hotspot] +------------+---------------+---------------+
[06/17 00:37:33     29s] [hotspot] |            |   max hotspot | total hotspot |
[06/17 00:37:33     29s] [hotspot] +------------+---------------+---------------+
[06/17 00:37:33     29s] [hotspot] | normalized |          0.00 |          0.00 |
[06/17 00:37:33     29s] [hotspot] +------------+---------------+---------------+
[06/17 00:37:33     29s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/17 00:37:33     29s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/17 00:37:33     29s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1780.2M, EPOCH TIME: 1750135053.614310
[06/17 00:37:33     29s] Skipped repairing congestion.
[06/17 00:37:33     29s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1780.2M, EPOCH TIME: 1750135053.614436
[06/17 00:37:33     29s] Starting Early Global Route wiring: mem = 1780.2M
[06/17 00:37:33     29s] (I)      ============= Track Assignment ============
[06/17 00:37:33     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[06/17 00:37:33     29s] (I)      Run Multi-thread track assignment
[06/17 00:37:33     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] (I)      Started Export ( Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] [NR-eGR]                  Length (um)  Vias 
[06/17 00:37:33     29s] [NR-eGR] -----------------------------------
[06/17 00:37:33     29s] [NR-eGR]  metal1   (1H)             0  1392 
[06/17 00:37:33     29s] [NR-eGR]  metal2   (2V)          1176  1823 
[06/17 00:37:33     29s] [NR-eGR]  metal3   (3H)          3451   698 
[06/17 00:37:33     29s] [NR-eGR]  metal4   (4V)          1151   188 
[06/17 00:37:33     29s] [NR-eGR]  metal5   (5H)          1501   106 
[06/17 00:37:33     29s] [NR-eGR]  metal6   (6V)           746     6 
[06/17 00:37:33     29s] [NR-eGR]  metal7   (7H)           129     2 
[06/17 00:37:33     29s] [NR-eGR]  metal8   (8V)            31     0 
[06/17 00:37:33     29s] [NR-eGR]  metal9   (9H)             0     0 
[06/17 00:37:33     29s] [NR-eGR]  metal10  (10V)            0     0 
[06/17 00:37:33     29s] [NR-eGR] -----------------------------------
[06/17 00:37:33     29s] [NR-eGR]           Total         8185  4215 
[06/17 00:37:33     29s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:33     29s] [NR-eGR] Total half perimeter of net bounding box: 7388um
[06/17 00:37:33     29s] [NR-eGR] Total length: 8185um, number of vias: 4215
[06/17 00:37:33     29s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:33     29s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/17 00:37:33     29s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:33     29s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1780.24 MB )
[06/17 00:37:33     29s] Early Global Route wiring runtime: 0.01 seconds, mem = 1780.2M
[06/17 00:37:33     29s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.013, REAL:0.013, MEM:1780.2M, EPOCH TIME: 1750135053.627368
[06/17 00:37:33     29s] Tdgp not successfully inited but do clear! skip clearing
[06/17 00:37:33     29s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[06/17 00:37:33     29s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:29.5/0:00:33.8 (0.9), mem = 1780.2M
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] =============================================================================================
[06/17 00:37:33     29s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[06/17 00:37:33     29s] =============================================================================================
[06/17 00:37:33     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:33     29s] ---------------------------------------------------------------------------------------------
[06/17 00:37:33     29s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/17 00:37:33     29s] ---------------------------------------------------------------------------------------------
[06/17 00:37:33     29s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/17 00:37:33     29s] ---------------------------------------------------------------------------------------------
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:33     29s]   CCOpt: Starting congestion repair using flow wrapper done.
[06/17 00:37:33     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1780.2M, EPOCH TIME: 1750135053.642618
[06/17 00:37:33     29s] Processing tracks to init pin-track alignment.
[06/17 00:37:33     29s] z: 2, totalTracks: 1
[06/17 00:37:33     29s] z: 4, totalTracks: 1
[06/17 00:37:33     29s] z: 6, totalTracks: 1
[06/17 00:37:33     29s] z: 8, totalTracks: 1
[06/17 00:37:33     29s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:33     29s] All LLGs are deleted
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1780.2M, EPOCH TIME: 1750135053.645588
[06/17 00:37:33     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1780.2M, EPOCH TIME: 1750135053.645696
[06/17 00:37:33     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1780.2M, EPOCH TIME: 1750135053.645877
[06/17 00:37:33     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:33     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1780.2M, EPOCH TIME: 1750135053.646145
[06/17 00:37:33     29s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:33     29s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:33     29s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1780.2M, EPOCH TIME: 1750135053.649298
[06/17 00:37:33     29s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:37:33     29s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:37:33     29s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1780.2M, EPOCH TIME: 1750135053.649544
[06/17 00:37:33     29s] Fast DP-INIT is on for default
[06/17 00:37:33     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 00:37:33     29s] Atter site array init, number of instance map data is 0.
[06/17 00:37:33     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1780.2M, EPOCH TIME: 1750135053.650049
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:33     29s] OPERPROF:     Starting CMU at level 3, MEM:1780.2M, EPOCH TIME: 1750135053.650654
[06/17 00:37:33     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1780.2M, EPOCH TIME: 1750135053.650953
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:33     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1780.2M, EPOCH TIME: 1750135053.651160
[06/17 00:37:33     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1780.2M, EPOCH TIME: 1750135053.651246
[06/17 00:37:33     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1780.2M, EPOCH TIME: 1750135053.651501
[06/17 00:37:33     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1780.2MB).
[06/17 00:37:33     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:1780.2M, EPOCH TIME: 1750135053.651715
[06/17 00:37:33     29s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/17 00:37:33     29s]   Leaving CCOpt scope - extractRC...
[06/17 00:37:33     29s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/17 00:37:33     29s] Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
[06/17 00:37:33     29s] PreRoute RC Extraction called for design des3.
[06/17 00:37:33     29s] RC Extraction called in multi-corner(1) mode.
[06/17 00:37:33     29s] RCMode: PreRoute
[06/17 00:37:33     29s]       RC Corner Indexes            0   
[06/17 00:37:33     29s] Capacitance Scaling Factor   : 1.00000 
[06/17 00:37:33     29s] Resistance Scaling Factor    : 1.00000 
[06/17 00:37:33     29s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 00:37:33     29s] Clock Res. Scaling Factor    : 1.00000 
[06/17 00:37:33     29s] Shrink Factor                : 1.00000
[06/17 00:37:33     29s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 00:37:33     29s] Using capacitance table file ...
[06/17 00:37:33     29s] 
[06/17 00:37:33     29s] Trim Metal Layers:
[06/17 00:37:33     29s] LayerId::1 widthSet size::4
[06/17 00:37:33     29s] LayerId::2 widthSet size::4
[06/17 00:37:33     29s] LayerId::3 widthSet size::4
[06/17 00:37:33     29s] LayerId::4 widthSet size::4
[06/17 00:37:33     29s] LayerId::5 widthSet size::4
[06/17 00:37:33     29s] LayerId::6 widthSet size::4
[06/17 00:37:33     29s] LayerId::7 widthSet size::4
[06/17 00:37:33     29s] LayerId::8 widthSet size::4
[06/17 00:37:33     29s] LayerId::9 widthSet size::4
[06/17 00:37:33     29s] LayerId::10 widthSet size::3
[06/17 00:37:33     29s] Updating RC grid for preRoute extraction ...
[06/17 00:37:33     29s] eee: pegSigSF::1.070000
[06/17 00:37:33     29s] Initializing multi-corner capacitance tables ... 
[06/17 00:37:33     29s] Initializing multi-corner resistance tables ...
[06/17 00:37:33     29s] eee: l::1 avDens::0.101546 usedTrk::253.864285 availTrk::2500.000000 sigTrk::253.864285
[06/17 00:37:33     29s] eee: l::2 avDens::0.074237 usedTrk::98.462252 availTrk::1326.315789 sigTrk::98.462252
[06/17 00:37:33     29s] eee: l::3 avDens::0.111679 usedTrk::279.198641 availTrk::2500.000000 sigTrk::279.198641
[06/17 00:37:33     29s] eee: l::4 avDens::0.106148 usedTrk::106.147749 availTrk::1000.000000 sigTrk::106.147749
[06/17 00:37:33     29s] eee: l::5 avDens::0.097393 usedTrk::116.871070 availTrk::1200.000000 sigTrk::116.871070
[06/17 00:37:33     29s] eee: l::6 avDens::0.069249 usedTrk::55.399392 availTrk::800.000000 sigTrk::55.399392
[06/17 00:37:33     29s] eee: l::7 avDens::0.110743 usedTrk::9.228572 availTrk::83.333333 sigTrk::9.228572
[06/17 00:37:33     29s] eee: l::8 avDens::0.044400 usedTrk::2.220000 availTrk::50.000000 sigTrk::2.220000
[06/17 00:37:33     29s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:33     29s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:33     29s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:33     29s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.321974 uaWl=0.956019 uaWlH=0.396381 aWlH=0.042198 lMod=0 pMax=0.877700 pMod=80 wcR=0.535700 newSi=0.002500 wHLS=1.457407 siPrev=0 viaL=0.000000 crit=0.078771 shortMod=0.393857 fMod=0.019693 
[06/17 00:37:33     29s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1780.242M)
[06/17 00:37:33     29s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/17 00:37:33     29s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:33     29s]   Clock tree timing engine global stage delay update for slow:setup.late...
[06/17 00:37:33     29s] End AAE Lib Interpolated Model. (MEM=1780.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:33     29s]   Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Clock DAG stats after clustering cong repair call:
[06/17 00:37:33     29s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]     sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]     misc counts      : r=1, pp=0
[06/17 00:37:33     29s]     cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]     cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]     sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]     wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]     wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
[06/17 00:37:33     29s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
[06/17 00:37:33     29s]   Clock DAG net violations after clustering cong repair call: none
[06/17 00:37:33     29s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[06/17 00:37:33     29s]     Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[06/17 00:37:33     29s]      Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]   Clock DAG hash after clustering cong repair call: 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]   CTS services accumulated run-time stats after clustering cong repair call:
[06/17 00:37:33     29s]     delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]     legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]     steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]   Primary reporting skew groups after clustering cong repair call:
[06/17 00:37:33     29s]     skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.174} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
[06/17 00:37:33     29s]         min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]         max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]   Skew group summary after clustering cong repair call:
[06/17 00:37:33     29s]     skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.174} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
[06/17 00:37:33     29s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/17 00:37:33     29s]   Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[06/17 00:37:33     29s]   Stage::DRV Fixing...
[06/17 00:37:33     29s]   Fixing clock tree slew time and max cap violations...
[06/17 00:37:33     29s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[06/17 00:37:33     29s]       delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:33     29s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[06/17 00:37:33     29s]       delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Fixing clock tree slew time and max cap violations - detailed pass...
[06/17 00:37:33     29s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/17 00:37:33     29s]       delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:33     29s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/17 00:37:33     29s]       delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.174} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.174} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
[06/17 00:37:33     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Stage::Insertion Delay Reduction...
[06/17 00:37:33     29s]   Removing unnecessary root buffering...
[06/17 00:37:33     29s]     Clock DAG hash before 'Removing unnecessary root buffering': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[06/17 00:37:33     29s]       delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Clock DAG stats after 'Removing unnecessary root buffering':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Removing unnecessary root buffering': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[06/17 00:37:33     29s]       delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Removing unnecessary root buffering':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Removing unconstrained drivers...
[06/17 00:37:33     29s]     Clock DAG hash before 'Removing unconstrained drivers': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[06/17 00:37:33     29s]       delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Clock DAG stats after 'Removing unconstrained drivers':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Removing unconstrained drivers': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[06/17 00:37:33     29s]       delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Removing unconstrained drivers':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Reducing insertion delay 1...
[06/17 00:37:33     29s]     Clock DAG hash before 'Reducing insertion delay 1': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[06/17 00:37:33     29s]       delay calculator: calls=734, total_wall_time=0.045s, mean_wall_time=0.062ms
[06/17 00:37:33     29s]       legalizer: calls=37, total_wall_time=0.001s, mean_wall_time=0.014ms
[06/17 00:37:33     29s]       steiner router: calls=738, total_wall_time=0.016s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Clock DAG stats after 'Reducing insertion delay 1':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Reducing insertion delay 1': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[06/17 00:37:33     29s]       delay calculator: calls=757, total_wall_time=0.050s, mean_wall_time=0.066ms
[06/17 00:37:33     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[06/17 00:37:33     29s]       steiner router: calls=745, total_wall_time=0.017s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Reducing insertion delay 1':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Removing longest path buffering...
[06/17 00:37:33     29s]     Clock DAG hash before 'Removing longest path buffering': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[06/17 00:37:33     29s]       delay calculator: calls=757, total_wall_time=0.050s, mean_wall_time=0.066ms
[06/17 00:37:33     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[06/17 00:37:33     29s]       steiner router: calls=745, total_wall_time=0.017s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Clock DAG stats after 'Removing longest path buffering':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Removing longest path buffering': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Removing longest path buffering': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[06/17 00:37:33     29s]       delay calculator: calls=757, total_wall_time=0.050s, mean_wall_time=0.066ms
[06/17 00:37:33     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[06/17 00:37:33     29s]       steiner router: calls=745, total_wall_time=0.017s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Removing longest path buffering':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Removing longest path buffering':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
[06/17 00:37:33     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Reducing insertion delay 2...
[06/17 00:37:33     29s]     Clock DAG hash before 'Reducing insertion delay 2': 10372286546306300357 10143130529535483699
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[06/17 00:37:33     29s]       delay calculator: calls=757, total_wall_time=0.050s, mean_wall_time=0.066ms
[06/17 00:37:33     29s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[06/17 00:37:33     29s]       steiner router: calls=745, total_wall_time=0.017s, mean_wall_time=0.022ms
[06/17 00:37:33     29s]     Path optimization required 80 stage delay updates 
[06/17 00:37:33     29s]     Clock DAG stats after 'Reducing insertion delay 2':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Reducing insertion delay 2': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[06/17 00:37:33     29s]       delay calculator: calls=843, total_wall_time=0.065s, mean_wall_time=0.077ms
[06/17 00:37:33     29s]       legalizer: calls=76, total_wall_time=0.004s, mean_wall_time=0.048ms
[06/17 00:37:33     29s]       steiner router: calls=825, total_wall_time=0.033s, mean_wall_time=0.040ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Reducing insertion delay 2':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:33     29s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:33     29s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:33     29s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:00.6)
[06/17 00:37:33     29s]   CCOpt::Phase::Implementation...
[06/17 00:37:33     29s]   Stage::Reducing Power...
[06/17 00:37:33     29s]   Improving clock tree routing...
[06/17 00:37:33     29s]     Clock DAG hash before 'Improving clock tree routing': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[06/17 00:37:33     29s]       delay calculator: calls=843, total_wall_time=0.065s, mean_wall_time=0.077ms
[06/17 00:37:33     29s]       legalizer: calls=76, total_wall_time=0.004s, mean_wall_time=0.048ms
[06/17 00:37:33     29s]       steiner router: calls=825, total_wall_time=0.033s, mean_wall_time=0.040ms
[06/17 00:37:33     29s]     Iteration 1...
[06/17 00:37:33     29s]     Iteration 1 done.
[06/17 00:37:33     29s]     Clock DAG stats after 'Improving clock tree routing':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Improving clock tree routing': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Improving clock tree routing': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[06/17 00:37:33     29s]       delay calculator: calls=843, total_wall_time=0.065s, mean_wall_time=0.077ms
[06/17 00:37:33     29s]       legalizer: calls=76, total_wall_time=0.004s, mean_wall_time=0.048ms
[06/17 00:37:33     29s]       steiner router: calls=825, total_wall_time=0.033s, mean_wall_time=0.040ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Improving clock tree routing':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Improving clock tree routing':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:33     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Reducing clock tree power 1...
[06/17 00:37:33     29s]     Clock DAG hash before 'Reducing clock tree power 1': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[06/17 00:37:33     29s]       delay calculator: calls=843, total_wall_time=0.065s, mean_wall_time=0.077ms
[06/17 00:37:33     29s]       legalizer: calls=76, total_wall_time=0.004s, mean_wall_time=0.048ms
[06/17 00:37:33     29s]       steiner router: calls=825, total_wall_time=0.033s, mean_wall_time=0.040ms
[06/17 00:37:33     29s]     Resizing gates: 
[06/17 00:37:33     29s]     Legalizer releasing space for clock trees
[06/17 00:37:33     29s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/17 00:37:33     29s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]     100% 
[06/17 00:37:33     29s]     Clock DAG stats after 'Reducing clock tree power 1':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Reducing clock tree power 1': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[06/17 00:37:33     29s]       delay calculator: calls=855, total_wall_time=0.068s, mean_wall_time=0.080ms
[06/17 00:37:33     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]       steiner router: calls=825, total_wall_time=0.033s, mean_wall_time=0.040ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Reducing clock tree power 1':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:33     29s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Reducing clock tree power 2...
[06/17 00:37:33     29s]     Clock DAG hash before 'Reducing clock tree power 2': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[06/17 00:37:33     29s]       delay calculator: calls=855, total_wall_time=0.068s, mean_wall_time=0.080ms
[06/17 00:37:33     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]       steiner router: calls=825, total_wall_time=0.033s, mean_wall_time=0.040ms
[06/17 00:37:33     29s]     Path optimization required 0 stage delay updates 
[06/17 00:37:33     29s]     Clock DAG stats after 'Reducing clock tree power 2':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Reducing clock tree power 2': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[06/17 00:37:33     29s]       delay calculator: calls=855, total_wall_time=0.068s, mean_wall_time=0.080ms
[06/17 00:37:33     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]       steiner router: calls=825, total_wall_time=0.033s, mean_wall_time=0.040ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Reducing clock tree power 2':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:33     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Stage::Balancing...
[06/17 00:37:33     29s]   Approximately balancing fragments step...
[06/17 00:37:33     29s]     Clock DAG hash before 'Approximately balancing fragments step': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[06/17 00:37:33     29s]       delay calculator: calls=855, total_wall_time=0.068s, mean_wall_time=0.080ms
[06/17 00:37:33     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]       steiner router: calls=825, total_wall_time=0.033s, mean_wall_time=0.040ms
[06/17 00:37:33     29s]     Resolve constraints - Approximately balancing fragments...
[06/17 00:37:33     29s]     Resolving skew group constraints...
[06/17 00:37:33     29s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/17 00:37:33     29s]     Resolving skew group constraints done.
[06/17 00:37:33     29s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[06/17 00:37:33     29s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[06/17 00:37:33     29s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]     Approximately balancing fragments...
[06/17 00:37:33     29s]       Moving gates to improve sub-tree skew...
[06/17 00:37:33     29s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[06/17 00:37:33     29s]           delay calculator: calls=887, total_wall_time=0.069s, mean_wall_time=0.078ms
[06/17 00:37:33     29s]           legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]           steiner router: calls=857, total_wall_time=0.033s, mean_wall_time=0.039ms
[06/17 00:37:33     29s]         Tried: 6 Succeeded: 0
[06/17 00:37:33     29s]         Topology Tried: 0 Succeeded: 0
[06/17 00:37:33     29s]         0 Succeeded with SS ratio
[06/17 00:37:33     29s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[06/17 00:37:33     29s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[06/17 00:37:33     29s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[06/17 00:37:33     29s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]           sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]           misc counts      : r=1, pp=0
[06/17 00:37:33     29s]           cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]           sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]           wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]           wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[06/17 00:37:33     29s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[06/17 00:37:33     29s]           Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]           Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[06/17 00:37:33     29s]            Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[06/17 00:37:33     29s]           delay calculator: calls=887, total_wall_time=0.069s, mean_wall_time=0.078ms
[06/17 00:37:33     29s]           legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]           steiner router: calls=857, total_wall_time=0.033s, mean_wall_time=0.039ms
[06/17 00:37:33     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]       Approximately balancing fragments bottom up...
[06/17 00:37:33     29s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[06/17 00:37:33     29s]           delay calculator: calls=887, total_wall_time=0.069s, mean_wall_time=0.078ms
[06/17 00:37:33     29s]           legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]           steiner router: calls=857, total_wall_time=0.033s, mean_wall_time=0.039ms
[06/17 00:37:33     29s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:33     29s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[06/17 00:37:33     29s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]           sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]           misc counts      : r=1, pp=0
[06/17 00:37:33     29s]           cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]           sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]           wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]           wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[06/17 00:37:33     29s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[06/17 00:37:33     29s]           Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]           Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[06/17 00:37:33     29s]            Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[06/17 00:37:33     29s]           delay calculator: calls=899, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:33     29s]           legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]           steiner router: calls=857, total_wall_time=0.033s, mean_wall_time=0.039ms
[06/17 00:37:33     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]       Approximately balancing fragments, wire and cell delays...
[06/17 00:37:33     29s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[06/17 00:37:33     29s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/17 00:37:33     29s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]           sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]           misc counts      : r=1, pp=0
[06/17 00:37:33     29s]           cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]           sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]           wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]           wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[06/17 00:37:33     29s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/17 00:37:33     29s]           Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]           Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[06/17 00:37:33     29s]            Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/17 00:37:33     29s]           delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:33     29s]           legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]           steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:33     29s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[06/17 00:37:33     29s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]     Approximately balancing fragments done.
[06/17 00:37:33     29s]     Clock DAG stats after 'Approximately balancing fragments step':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Approximately balancing fragments step': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[06/17 00:37:33     29s]       delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:33     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]       steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:33     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Clock DAG stats after Approximately balancing fragments:
[06/17 00:37:33     29s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]     sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]     misc counts      : r=1, pp=0
[06/17 00:37:33     29s]     cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]     cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]     sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]     wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]     wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]   Clock DAG net violations after Approximately balancing fragments: none
[06/17 00:37:33     29s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[06/17 00:37:33     29s]     Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[06/17 00:37:33     29s]      Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]   Clock DAG hash after Approximately balancing fragments: 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[06/17 00:37:33     29s]     delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:33     29s]     legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]     steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:33     29s]   Primary reporting skew groups after Approximately balancing fragments:
[06/17 00:37:33     29s]     skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:33     29s]         min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]         max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]   Skew group summary after Approximately balancing fragments:
[06/17 00:37:33     29s]     skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:33     29s]   Improving fragments clock skew...
[06/17 00:37:33     29s]     Clock DAG hash before 'Improving fragments clock skew': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[06/17 00:37:33     29s]       delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:33     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]       steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:33     29s]     Clock DAG stats after 'Improving fragments clock skew':
[06/17 00:37:33     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:33     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:33     29s]       misc counts      : r=1, pp=0
[06/17 00:37:33     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:33     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:33     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:33     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:33     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:33     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:33     29s]     Clock DAG net violations after 'Improving fragments clock skew': none
[06/17 00:37:33     29s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[06/17 00:37:33     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:33     29s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[06/17 00:37:33     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:33     29s]     Clock DAG hash after 'Improving fragments clock skew': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[06/17 00:37:33     29s]       delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:33     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]       steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:33     29s]     Primary reporting skew groups after 'Improving fragments clock skew':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:33     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:33     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:33     29s]     Skew group summary after 'Improving fragments clock skew':
[06/17 00:37:33     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:33     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:33     29s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:33     29s]   Approximately balancing step...
[06/17 00:37:33     29s]     Clock DAG hash before 'Approximately balancing step': 15770662174774565860 10528992315763365098
[06/17 00:37:33     29s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[06/17 00:37:33     29s]       delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:33     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:33     29s]       steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:33     29s]     Resolve constraints - Approximately balancing...
[06/17 00:37:33     29s]     Resolving skew group constraints...
[06/17 00:37:34     29s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/17 00:37:34     29s]     Resolving skew group constraints done.
[06/17 00:37:34     29s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]     Approximately balancing...
[06/17 00:37:34     29s]       Approximately balancing, wire and cell delays...
[06/17 00:37:34     29s]       Approximately balancing, wire and cell delays, iteration 1...
[06/17 00:37:34     29s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[06/17 00:37:34     29s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     29s]           sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     29s]           misc counts      : r=1, pp=0
[06/17 00:37:34     29s]           cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     29s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     29s]           sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     29s]           wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     29s]           wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:34     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:34     29s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[06/17 00:37:34     29s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[06/17 00:37:34     29s]           Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]           Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[06/17 00:37:34     29s]            Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     29s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[06/17 00:37:34     29s]           delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:34     29s]           legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]           steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:34     29s]       Approximately balancing, wire and cell delays, iteration 1 done.
[06/17 00:37:34     29s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]     Approximately balancing done.
[06/17 00:37:34     29s]     Clock DAG stats after 'Approximately balancing step':
[06/17 00:37:34     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     29s]       misc counts      : r=1, pp=0
[06/17 00:37:34     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:34     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:34     29s]     Clock DAG net violations after 'Approximately balancing step': none
[06/17 00:37:34     29s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[06/17 00:37:34     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[06/17 00:37:34     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     29s]     Clock DAG hash after 'Approximately balancing step': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[06/17 00:37:34     29s]       delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:34     29s]     Primary reporting skew groups after 'Approximately balancing step':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:34     29s]     Skew group summary after 'Approximately balancing step':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]   Fixing clock tree overload...
[06/17 00:37:34     29s]     Clock DAG hash before 'Fixing clock tree overload': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[06/17 00:37:34     29s]       delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:34     29s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:34     29s]     Clock DAG stats after 'Fixing clock tree overload':
[06/17 00:37:34     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     29s]       misc counts      : r=1, pp=0
[06/17 00:37:34     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:34     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:34     29s]     Clock DAG net violations after 'Fixing clock tree overload': none
[06/17 00:37:34     29s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[06/17 00:37:34     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[06/17 00:37:34     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     29s]     Clock DAG hash after 'Fixing clock tree overload': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[06/17 00:37:34     29s]       delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:34     29s]     Primary reporting skew groups after 'Fixing clock tree overload':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:34     29s]     Skew group summary after 'Fixing clock tree overload':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]   Approximately balancing paths...
[06/17 00:37:34     29s]     Clock DAG hash before 'Approximately balancing paths': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[06/17 00:37:34     29s]       delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:34     29s]     Added 0 buffers.
[06/17 00:37:34     29s]     Clock DAG stats after 'Approximately balancing paths':
[06/17 00:37:34     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     29s]       misc counts      : r=1, pp=0
[06/17 00:37:34     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:34     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:34     29s]     Clock DAG net violations after 'Approximately balancing paths': none
[06/17 00:37:34     29s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[06/17 00:37:34     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[06/17 00:37:34     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     29s]     Clock DAG hash after 'Approximately balancing paths': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[06/17 00:37:34     29s]       delay calculator: calls=901, total_wall_time=0.073s, mean_wall_time=0.081ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=859, total_wall_time=0.033s, mean_wall_time=0.038ms
[06/17 00:37:34     29s]     Primary reporting skew groups after 'Approximately balancing paths':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:34     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:34     29s]     Skew group summary after 'Approximately balancing paths':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:34     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:34     29s]   Stage::Polishing...
[06/17 00:37:34     29s]   Clock tree timing engine global stage delay update for slow:setup.late...
[06/17 00:37:34     29s]   Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]   Clock DAG stats before polishing:
[06/17 00:37:34     29s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     29s]     sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     29s]     misc counts      : r=1, pp=0
[06/17 00:37:34     29s]     cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     29s]     cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     29s]     sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     29s]     wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     29s]     wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:34     29s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:34     29s]   Clock DAG net violations before polishing: none
[06/17 00:37:34     29s]   Clock DAG primary half-corner transition distribution before polishing:
[06/17 00:37:34     29s]     Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]     Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]   Clock DAG library cell distribution before polishing {count}:
[06/17 00:37:34     29s]      Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     29s]   Clock DAG hash before polishing: 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]   CTS services accumulated run-time stats before polishing:
[06/17 00:37:34     29s]     delay calculator: calls=906, total_wall_time=0.074s, mean_wall_time=0.082ms
[06/17 00:37:34     29s]     legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]     steiner router: calls=864, total_wall_time=0.034s, mean_wall_time=0.040ms
[06/17 00:37:34     29s]   Primary reporting skew groups before polishing:
[06/17 00:37:34     29s]     skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     29s]         min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     29s]         max path sink: R_reg_4_/CK
[06/17 00:37:34     29s]   Skew group summary before polishing:
[06/17 00:37:34     29s]     skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     29s]   Merging balancing drivers for power...
[06/17 00:37:34     29s]     Clock DAG hash before 'Merging balancing drivers for power': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[06/17 00:37:34     29s]       delay calculator: calls=906, total_wall_time=0.074s, mean_wall_time=0.082ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=864, total_wall_time=0.034s, mean_wall_time=0.040ms
[06/17 00:37:34     29s]     Tried: 6 Succeeded: 0
[06/17 00:37:34     29s]     Clock DAG stats after 'Merging balancing drivers for power':
[06/17 00:37:34     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     29s]       misc counts      : r=1, pp=0
[06/17 00:37:34     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:34     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:34     29s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[06/17 00:37:34     29s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[06/17 00:37:34     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[06/17 00:37:34     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     29s]     Clock DAG hash after 'Merging balancing drivers for power': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[06/17 00:37:34     29s]       delay calculator: calls=906, total_wall_time=0.074s, mean_wall_time=0.082ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=864, total_wall_time=0.034s, mean_wall_time=0.040ms
[06/17 00:37:34     29s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:34     29s]     Skew group summary after 'Merging balancing drivers for power':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]   Improving clock skew...
[06/17 00:37:34     29s]     Clock DAG hash before 'Improving clock skew': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats before 'Improving clock skew':
[06/17 00:37:34     29s]       delay calculator: calls=906, total_wall_time=0.074s, mean_wall_time=0.082ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=864, total_wall_time=0.034s, mean_wall_time=0.040ms
[06/17 00:37:34     29s]     Clock DAG stats after 'Improving clock skew':
[06/17 00:37:34     29s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     29s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     29s]       misc counts      : r=1, pp=0
[06/17 00:37:34     29s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     29s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     29s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     29s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     29s]       wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
[06/17 00:37:34     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
[06/17 00:37:34     29s]     Clock DAG net violations after 'Improving clock skew': none
[06/17 00:37:34     29s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[06/17 00:37:34     29s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     29s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[06/17 00:37:34     29s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     29s]     Clock DAG hash after 'Improving clock skew': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats after 'Improving clock skew':
[06/17 00:37:34     29s]       delay calculator: calls=906, total_wall_time=0.074s, mean_wall_time=0.082ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=864, total_wall_time=0.034s, mean_wall_time=0.040ms
[06/17 00:37:34     29s]     Primary reporting skew groups after 'Improving clock skew':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:34     29s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     29s]           max path sink: R_reg_4_/CK
[06/17 00:37:34     29s]     Skew group summary after 'Improving clock skew':
[06/17 00:37:34     29s]       skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:34     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]   Moving gates to reduce wire capacitance...
[06/17 00:37:34     29s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[06/17 00:37:34     29s]       delay calculator: calls=906, total_wall_time=0.074s, mean_wall_time=0.082ms
[06/17 00:37:34     29s]       legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]       steiner router: calls=864, total_wall_time=0.034s, mean_wall_time=0.040ms
[06/17 00:37:34     29s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[06/17 00:37:34     29s]     Iteration 1...
[06/17 00:37:34     29s]       Artificially removing short and long paths...
[06/17 00:37:34     29s]         Clock DAG hash before 'Artificially removing short and long paths': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[06/17 00:37:34     29s]           delay calculator: calls=906, total_wall_time=0.074s, mean_wall_time=0.082ms
[06/17 00:37:34     29s]           legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]           steiner router: calls=864, total_wall_time=0.034s, mean_wall_time=0.040ms
[06/17 00:37:34     29s]         For skew_group clk/default target band (0.167, 0.173)
[06/17 00:37:34     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[06/17 00:37:34     29s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 15770662174774565860 10528992315763365098
[06/17 00:37:34     29s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[06/17 00:37:34     29s]           delay calculator: calls=906, total_wall_time=0.074s, mean_wall_time=0.082ms
[06/17 00:37:34     29s]           legalizer: calls=84, total_wall_time=0.004s, mean_wall_time=0.045ms
[06/17 00:37:34     29s]           steiner router: calls=864, total_wall_time=0.034s, mean_wall_time=0.040ms
[06/17 00:37:34     29s]         Legalizer releasing space for clock trees
[06/17 00:37:34     29s]         Legalizing clock trees...
[06/17 00:37:34     29s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]         Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[06/17 00:37:34     29s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 12585033918039282347 1941373432487597677
[06/17 00:37:34     29s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[06/17 00:37:34     29s]           delay calculator: calls=912, total_wall_time=0.075s, mean_wall_time=0.082ms
[06/17 00:37:34     29s]           legalizer: calls=116, total_wall_time=0.004s, mean_wall_time=0.035ms
[06/17 00:37:34     29s]           steiner router: calls=874, total_wall_time=0.036s, mean_wall_time=0.042ms
[06/17 00:37:34     29s]         Moving gates: 
[06/17 00:37:34     29s]         Legalizer releasing space for clock trees
[06/17 00:37:34     29s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/17 00:37:34     29s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]         100% 
[06/17 00:37:34     29s]         Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:34     29s]     Iteration 1 done.
[06/17 00:37:34     29s]     Iteration 2...
[06/17 00:37:34     29s]       Artificially removing short and long paths...
[06/17 00:37:34     29s]         Clock DAG hash before 'Artificially removing short and long paths': 17734366402732539780 8595189441735651418
[06/17 00:37:34     29s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[06/17 00:37:34     29s]           delay calculator: calls=952, total_wall_time=0.081s, mean_wall_time=0.085ms
[06/17 00:37:34     29s]           legalizer: calls=172, total_wall_time=0.005s, mean_wall_time=0.029ms
[06/17 00:37:34     29s]           steiner router: calls=950, total_wall_time=0.051s, mean_wall_time=0.054ms
[06/17 00:37:34     29s]         For skew_group clk/default target band (0.167, 0.174)
[06/17 00:37:34     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[06/17 00:37:34     29s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 17734366402732539780 8595189441735651418
[06/17 00:37:34     29s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[06/17 00:37:34     29s]           delay calculator: calls=952, total_wall_time=0.081s, mean_wall_time=0.085ms
[06/17 00:37:34     29s]           legalizer: calls=172, total_wall_time=0.005s, mean_wall_time=0.029ms
[06/17 00:37:34     29s]           steiner router: calls=950, total_wall_time=0.051s, mean_wall_time=0.054ms
[06/17 00:37:34     29s]         Legalizer releasing space for clock trees
[06/17 00:37:34     29s]         Legalizing clock trees...
[06/17 00:37:34     29s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]         Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     29s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     29s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[06/17 00:37:34     29s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 17734366402732539780 8595189441735651418
[06/17 00:37:34     29s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[06/17 00:37:34     29s]           delay calculator: calls=956, total_wall_time=0.082s, mean_wall_time=0.086ms
[06/17 00:37:34     29s]           legalizer: calls=198, total_wall_time=0.005s, mean_wall_time=0.027ms
[06/17 00:37:34     29s]           steiner router: calls=962, total_wall_time=0.054s, mean_wall_time=0.056ms
[06/17 00:37:34     29s]         Moving gates: 
[06/17 00:37:34     29s]         Legalizer releasing space for clock trees
[06/17 00:37:34     29s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/17 00:37:34     30s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]         100% 
[06/17 00:37:34     30s]         Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:34     30s]     Iteration 2 done.
[06/17 00:37:34     30s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[06/17 00:37:34     30s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[06/17 00:37:34     30s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]       misc counts      : r=1, pp=0
[06/17 00:37:34     30s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]       wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
[06/17 00:37:34     30s]       wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
[06/17 00:37:34     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[06/17 00:37:34     30s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[06/17 00:37:34     30s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[06/17 00:37:34     30s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[06/17 00:37:34     30s]       delay calculator: calls=982, total_wall_time=0.086s, mean_wall_time=0.088ms
[06/17 00:37:34     30s]       legalizer: calls=254, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]       steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[06/17 00:37:34     30s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]           max path sink: R_reg_4_/CK
[06/17 00:37:34     30s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[06/17 00:37:34     30s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]     Legalizer API calls during this step: 170 succeeded with high effort: 170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/17 00:37:34     30s]   Reducing clock tree power 3...
[06/17 00:37:34     30s]     Clock DAG hash before 'Reducing clock tree power 3': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[06/17 00:37:34     30s]       delay calculator: calls=982, total_wall_time=0.086s, mean_wall_time=0.088ms
[06/17 00:37:34     30s]       legalizer: calls=254, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]       steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]     Artificially removing short and long paths...
[06/17 00:37:34     30s]       Clock DAG hash before 'Artificially removing short and long paths': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[06/17 00:37:34     30s]         delay calculator: calls=982, total_wall_time=0.086s, mean_wall_time=0.088ms
[06/17 00:37:34     30s]         legalizer: calls=254, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]         steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]       For skew_group clk/default target band (0.167, 0.174)
[06/17 00:37:34     30s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]     Initial gate capacitance is (rise=0.122pF fall=0.109pF).
[06/17 00:37:34     30s]     Resizing gates: 
[06/17 00:37:34     30s]     Legalizer releasing space for clock trees
[06/17 00:37:34     30s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/17 00:37:34     30s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]     100% 
[06/17 00:37:34     30s]     Clock DAG stats after 'Reducing clock tree power 3':
[06/17 00:37:34     30s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]       misc counts      : r=1, pp=0
[06/17 00:37:34     30s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]       wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
[06/17 00:37:34     30s]       wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
[06/17 00:37:34     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[06/17 00:37:34     30s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[06/17 00:37:34     30s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[06/17 00:37:34     30s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]     Clock DAG hash after 'Reducing clock tree power 3': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[06/17 00:37:34     30s]       delay calculator: calls=994, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]       legalizer: calls=262, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]       steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[06/17 00:37:34     30s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]           max path sink: R_reg_4_/CK
[06/17 00:37:34     30s]     Skew group summary after 'Reducing clock tree power 3':
[06/17 00:37:34     30s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]   Improving insertion delay...
[06/17 00:37:34     30s]     Clock DAG hash before 'Improving insertion delay': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[06/17 00:37:34     30s]       delay calculator: calls=994, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]       legalizer: calls=262, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]       steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]     Clock DAG stats after 'Improving insertion delay':
[06/17 00:37:34     30s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]       misc counts      : r=1, pp=0
[06/17 00:37:34     30s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]       wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
[06/17 00:37:34     30s]       wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
[06/17 00:37:34     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]     Clock DAG net violations after 'Improving insertion delay': none
[06/17 00:37:34     30s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[06/17 00:37:34     30s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[06/17 00:37:34     30s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]     Clock DAG hash after 'Improving insertion delay': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[06/17 00:37:34     30s]       delay calculator: calls=994, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]       legalizer: calls=262, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]       steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]     Primary reporting skew groups after 'Improving insertion delay':
[06/17 00:37:34     30s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]           max path sink: R_reg_4_/CK
[06/17 00:37:34     30s]     Skew group summary after 'Improving insertion delay':
[06/17 00:37:34     30s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]   Wire Opt OverFix...
[06/17 00:37:34     30s]     Clock DAG hash before 'Wire Opt OverFix': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[06/17 00:37:34     30s]       delay calculator: calls=994, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]       legalizer: calls=262, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]       steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]     Wire Reduction extra effort...
[06/17 00:37:34     30s]       Clock DAG hash before 'Wire Reduction extra effort': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[06/17 00:37:34     30s]         delay calculator: calls=994, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]         legalizer: calls=262, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]         steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[06/17 00:37:34     30s]       Artificially removing short and long paths...
[06/17 00:37:34     30s]         Clock DAG hash before 'Artificially removing short and long paths': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[06/17 00:37:34     30s]           delay calculator: calls=994, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]           legalizer: calls=262, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]           steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]         For skew_group clk/default target band (0.167, 0.174)
[06/17 00:37:34     30s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]       Global shorten wires A0...
[06/17 00:37:34     30s]         Clock DAG hash before 'Global shorten wires A0': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[06/17 00:37:34     30s]           delay calculator: calls=994, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]           legalizer: calls=262, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]           steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]       Move For Wirelength - core...
[06/17 00:37:34     30s]         Clock DAG hash before 'Move For Wirelength - core': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[06/17 00:37:34     30s]           delay calculator: calls=994, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]           legalizer: calls=262, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]           steiner router: calls=1036, total_wall_time=0.068s, mean_wall_time=0.065ms
[06/17 00:37:34     30s]         Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=1, computed=3, moveTooSmall=7, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=6, accepted=0
[06/17 00:37:34     30s]         Max accepted move=0.000um, total accepted move=0.000um
[06/17 00:37:34     30s]         Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]       Global shorten wires A1...
[06/17 00:37:34     30s]         Clock DAG hash before 'Global shorten wires A1': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[06/17 00:37:34     30s]           delay calculator: calls=998, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]           legalizer: calls=273, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]           steiner router: calls=1052, total_wall_time=0.071s, mean_wall_time=0.067ms
[06/17 00:37:34     30s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]       Move For Wirelength - core...
[06/17 00:37:34     30s]         Clock DAG hash before 'Move For Wirelength - core': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[06/17 00:37:34     30s]           delay calculator: calls=998, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]           legalizer: calls=273, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]           steiner router: calls=1052, total_wall_time=0.071s, mean_wall_time=0.067ms
[06/17 00:37:34     30s]         Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=4, computed=0, moveTooSmall=8, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/17 00:37:34     30s]         Max accepted move=0.000um, total accepted move=0.000um
[06/17 00:37:34     30s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]       Global shorten wires B...
[06/17 00:37:34     30s]         Clock DAG hash before 'Global shorten wires B': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[06/17 00:37:34     30s]           delay calculator: calls=998, total_wall_time=0.090s, mean_wall_time=0.090ms
[06/17 00:37:34     30s]           legalizer: calls=273, total_wall_time=0.006s, mean_wall_time=0.024ms
[06/17 00:37:34     30s]           steiner router: calls=1054, total_wall_time=0.071s, mean_wall_time=0.067ms
[06/17 00:37:34     30s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]       Move For Wirelength - branch...
[06/17 00:37:34     30s]         Clock DAG hash before 'Move For Wirelength - branch': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[06/17 00:37:34     30s]           delay calculator: calls=1002, total_wall_time=0.091s, mean_wall_time=0.091ms
[06/17 00:37:34     30s]           legalizer: calls=291, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]           steiner router: calls=1060, total_wall_time=0.072s, mean_wall_time=0.068ms
[06/17 00:37:34     30s]         Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[06/17 00:37:34     30s]         Max accepted move=0.000um, total accepted move=0.000um
[06/17 00:37:34     30s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[06/17 00:37:34     30s]       Clock DAG stats after 'Wire Reduction extra effort':
[06/17 00:37:34     30s]         cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]         sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]         misc counts      : r=1, pp=0
[06/17 00:37:34     30s]         cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]         cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]         sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]         wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
[06/17 00:37:34     30s]         wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
[06/17 00:37:34     30s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[06/17 00:37:34     30s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[06/17 00:37:34     30s]         Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]         Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[06/17 00:37:34     30s]          Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]       Clock DAG hash after 'Wire Reduction extra effort': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[06/17 00:37:34     30s]         delay calculator: calls=1006, total_wall_time=0.092s, mean_wall_time=0.091ms
[06/17 00:37:34     30s]         legalizer: calls=295, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]         steiner router: calls=1066, total_wall_time=0.073s, mean_wall_time=0.069ms
[06/17 00:37:34     30s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[06/17 00:37:34     30s]         skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]             min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]             max path sink: R_reg_4_/CK
[06/17 00:37:34     30s]       Skew group summary after 'Wire Reduction extra effort':
[06/17 00:37:34     30s]         skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]       Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]     Optimizing orientation...
[06/17 00:37:34     30s]     FlipOpt...
[06/17 00:37:34     30s]     Disconnecting clock tree from netlist...
[06/17 00:37:34     30s]     Disconnecting clock tree from netlist done.
[06/17 00:37:34     30s]     Performing Single Threaded FlipOpt
[06/17 00:37:34     30s]     Optimizing orientation on clock cells...
[06/17 00:37:34     30s]       Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 0 , Constraints Broken = 4 , CannotMove = 2 , Illegal = 0 , Other = 0
[06/17 00:37:34     30s]     Optimizing orientation on clock cells done.
[06/17 00:37:34     30s]     Resynthesising clock tree into netlist...
[06/17 00:37:34     30s]       Reset timing graph...
[06/17 00:37:34     30s] Ignoring AAE DB Resetting ...
[06/17 00:37:34     30s]       Reset timing graph done.
[06/17 00:37:34     30s]     Resynthesising clock tree into netlist done.
[06/17 00:37:34     30s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s] End AAE Lib Interpolated Model. (MEM=1824.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:34     30s]     Clock DAG stats after 'Wire Opt OverFix':
[06/17 00:37:34     30s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]       misc counts      : r=1, pp=0
[06/17 00:37:34     30s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]       wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
[06/17 00:37:34     30s]       wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
[06/17 00:37:34     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]     Clock DAG net violations after 'Wire Opt OverFix': none
[06/17 00:37:34     30s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[06/17 00:37:34     30s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]       Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[06/17 00:37:34     30s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]     Clock DAG hash after 'Wire Opt OverFix': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[06/17 00:37:34     30s]       delay calculator: calls=1011, total_wall_time=0.093s, mean_wall_time=0.092ms
[06/17 00:37:34     30s]       legalizer: calls=295, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]       steiner router: calls=1082, total_wall_time=0.076s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]     Primary reporting skew groups after 'Wire Opt OverFix':
[06/17 00:37:34     30s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]           max path sink: R_reg_4_/CK
[06/17 00:37:34     30s]     Skew group summary after 'Wire Opt OverFix':
[06/17 00:37:34     30s]       skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]     Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:34     30s]   Total capacitance is (rise=0.167pF fall=0.155pF), of which (rise=0.045pF fall=0.045pF) is wire, and (rise=0.122pF fall=0.109pF) is gate.
[06/17 00:37:34     30s]   Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/17 00:37:34     30s]   Stage::Updating netlist...
[06/17 00:37:34     30s]   Reset timing graph...
[06/17 00:37:34     30s] Ignoring AAE DB Resetting ...
[06/17 00:37:34     30s]   Reset timing graph done.
[06/17 00:37:34     30s]   Setting non-default rules before calling refine place.
[06/17 00:37:34     30s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/17 00:37:34     30s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1824.5M, EPOCH TIME: 1750135054.285556
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:128).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1783.5M, EPOCH TIME: 1750135054.288009
[06/17 00:37:34     30s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]   Leaving CCOpt scope - ClockRefiner...
[06/17 00:37:34     30s]   Assigned high priority to 4 instances.
[06/17 00:37:34     30s]   Soft fixed 4 clock instances.
[06/17 00:37:34     30s]   Performing Clock Only Refine Place.
[06/17 00:37:34     30s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[06/17 00:37:34     30s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1783.5M, EPOCH TIME: 1750135054.295641
[06/17 00:37:34     30s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1783.5M, EPOCH TIME: 1750135054.295796
[06/17 00:37:34     30s] Processing tracks to init pin-track alignment.
[06/17 00:37:34     30s] z: 2, totalTracks: 1
[06/17 00:37:34     30s] z: 4, totalTracks: 1
[06/17 00:37:34     30s] z: 6, totalTracks: 1
[06/17 00:37:34     30s] z: 8, totalTracks: 1
[06/17 00:37:34     30s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:34     30s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1783.5M, EPOCH TIME: 1750135054.298513
[06/17 00:37:34     30s] Info: 4 insts are soft-fixed.
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:34     30s] OPERPROF:       Starting CMU at level 4, MEM:1783.5M, EPOCH TIME: 1750135054.302151
[06/17 00:37:34     30s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1783.5M, EPOCH TIME: 1750135054.302446
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:34     30s] Info: 4 insts are soft-fixed.
[06/17 00:37:34     30s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1783.5M, EPOCH TIME: 1750135054.302677
[06/17 00:37:34     30s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1783.5M, EPOCH TIME: 1750135054.302764
[06/17 00:37:34     30s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1783.5M, EPOCH TIME: 1750135054.303234
[06/17 00:37:34     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1783.5MB).
[06/17 00:37:34     30s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1783.5M, EPOCH TIME: 1750135054.303461
[06/17 00:37:34     30s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.008, MEM:1783.5M, EPOCH TIME: 1750135054.303535
[06/17 00:37:34     30s] TDRefine: refinePlace mode is spiral
[06/17 00:37:34     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3952758.2
[06/17 00:37:34     30s] OPERPROF: Starting RefinePlace at level 1, MEM:1783.5M, EPOCH TIME: 1750135054.303658
[06/17 00:37:34     30s] *** Starting refinePlace (0:00:30.1 mem=1783.5M) ***
[06/17 00:37:34     30s] Total net bbox length = 7.386e+03 (4.826e+03 2.560e+03) (ext = 4.639e+03)
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:34     30s] Info: 4 insts are soft-fixed.
[06/17 00:37:34     30s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:34     30s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:34     30s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:34     30s] (I)      Default pattern map key = des3_default.
[06/17 00:37:34     30s] (I)      Default pattern map key = des3_default.
[06/17 00:37:34     30s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1783.5M, EPOCH TIME: 1750135054.306806
[06/17 00:37:34     30s] Starting refinePlace ...
[06/17 00:37:34     30s] (I)      Default pattern map key = des3_default.
[06/17 00:37:34     30s] One DDP V2 for no tweak run.
[06/17 00:37:34     30s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:34     30s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1783.5MB
[06/17 00:37:34     30s] Statistics of distance of Instance movement in refine placement:
[06/17 00:37:34     30s]   maximum (X+Y) =         0.00 um
[06/17 00:37:34     30s]   mean    (X+Y) =         0.00 um
[06/17 00:37:34     30s] Summary Report:
[06/17 00:37:34     30s] Instances move: 0 (out of 429 movable)
[06/17 00:37:34     30s] Instances flipped: 0
[06/17 00:37:34     30s] Mean displacement: 0.00 um
[06/17 00:37:34     30s] Max displacement: 0.00 um 
[06/17 00:37:34     30s] Total instances moved : 0
[06/17 00:37:34     30s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.001, REAL:0.002, MEM:1783.5M, EPOCH TIME: 1750135054.308310
[06/17 00:37:34     30s] Total net bbox length = 7.386e+03 (4.826e+03 2.560e+03) (ext = 4.639e+03)
[06/17 00:37:34     30s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1783.5MB
[06/17 00:37:34     30s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1783.5MB) @(0:00:30.1 - 0:00:30.1).
[06/17 00:37:34     30s] *** Finished refinePlace (0:00:30.1 mem=1783.5M) ***
[06/17 00:37:34     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3952758.2
[06/17 00:37:34     30s] OPERPROF: Finished RefinePlace at level 1, CPU:0.005, REAL:0.005, MEM:1783.5M, EPOCH TIME: 1750135054.308863
[06/17 00:37:34     30s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1783.5M, EPOCH TIME: 1750135054.308949
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1783.5M, EPOCH TIME: 1750135054.310618
[06/17 00:37:34     30s]   ClockRefiner summary
[06/17 00:37:34     30s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 132).
[06/17 00:37:34     30s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[06/17 00:37:34     30s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 128).
[06/17 00:37:34     30s]   Restoring pStatusCts on 4 clock instances.
[06/17 00:37:34     30s]   Revert refine place priority changes on 0 instances.
[06/17 00:37:34     30s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/17 00:37:34     30s]   CCOpt::Phase::eGRPC...
[06/17 00:37:34     30s]   eGR Post Conditioning loop iteration 0...
[06/17 00:37:34     30s]     Clock implementation routing...
[06/17 00:37:34     30s]       Leaving CCOpt scope - Routing Tools...
[06/17 00:37:34     30s] Net route status summary:
[06/17 00:37:34     30s]   Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:34     30s]   Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:34     30s]       Routing using eGR only...
[06/17 00:37:34     30s]         Early Global Route - eGR only step...
[06/17 00:37:34     30s] (ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
[06/17 00:37:34     30s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[06/17 00:37:34     30s] (ccopt eGR): Start to route 5 all nets
[06/17 00:37:34     30s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] (I)      ==================== Layers =====================
[06/17 00:37:34     30s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:34     30s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/17 00:37:34     30s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:34     30s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:34     30s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[06/17 00:37:34     30s] (I)      |   0 |  0 |  active |   other |        |    MS |
[06/17 00:37:34     30s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[06/17 00:37:34     30s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:34     30s] (I)      Started Import and model ( Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] (I)      Default pattern map key = des3_default.
[06/17 00:37:34     30s] (I)      == Non-default Options ==
[06/17 00:37:34     30s] (I)      Clean congestion better                            : true
[06/17 00:37:34     30s] (I)      Estimate vias on DPT layer                         : true
[06/17 00:37:34     30s] (I)      Clean congestion layer assignment rounds           : 3
[06/17 00:37:34     30s] (I)      Layer constraints as soft constraints              : true
[06/17 00:37:34     30s] (I)      Soft top layer                                     : true
[06/17 00:37:34     30s] (I)      Skip prospective layer relax nets                  : true
[06/17 00:37:34     30s] (I)      Better NDR handling                                : true
[06/17 00:37:34     30s] (I)      Improved NDR modeling in LA                        : true
[06/17 00:37:34     30s] (I)      Routing cost fix for NDR handling                  : true
[06/17 00:37:34     30s] (I)      Block tracks for preroutes                         : true
[06/17 00:37:34     30s] (I)      Assign IRoute by net group key                     : true
[06/17 00:37:34     30s] (I)      Block unroutable channels                          : true
[06/17 00:37:34     30s] (I)      Block unroutable channels 3D                       : true
[06/17 00:37:34     30s] (I)      Bound layer relaxed segment wl                     : true
[06/17 00:37:34     30s] (I)      Blocked pin reach length threshold                 : 2
[06/17 00:37:34     30s] (I)      Check blockage within NDR space in TA              : true
[06/17 00:37:34     30s] (I)      Skip must join for term with via pillar            : true
[06/17 00:37:34     30s] (I)      Model find APA for IO pin                          : true
[06/17 00:37:34     30s] (I)      On pin location for off pin term                   : true
[06/17 00:37:34     30s] (I)      Handle EOL spacing                                 : true
[06/17 00:37:34     30s] (I)      Merge PG vias by gap                               : true
[06/17 00:37:34     30s] (I)      Maximum routing layer                              : 10
[06/17 00:37:34     30s] (I)      Route selected nets only                           : true
[06/17 00:37:34     30s] (I)      Refine MST                                         : true
[06/17 00:37:34     30s] (I)      Honor PRL                                          : true
[06/17 00:37:34     30s] (I)      Strong congestion aware                            : true
[06/17 00:37:34     30s] (I)      Improved initial location for IRoutes              : true
[06/17 00:37:34     30s] (I)      Multi panel TA                                     : true
[06/17 00:37:34     30s] (I)      Penalize wire overlap                              : true
[06/17 00:37:34     30s] (I)      Expand small instance blockage                     : true
[06/17 00:37:34     30s] (I)      Reduce via in TA                                   : true
[06/17 00:37:34     30s] (I)      SS-aware routing                                   : true
[06/17 00:37:34     30s] (I)      Improve tree edge sharing                          : true
[06/17 00:37:34     30s] (I)      Improve 2D via estimation                          : true
[06/17 00:37:34     30s] (I)      Refine Steiner tree                                : true
[06/17 00:37:34     30s] (I)      Build spine tree                                   : true
[06/17 00:37:34     30s] (I)      Model pass through capacity                        : true
[06/17 00:37:34     30s] (I)      Extend blockages by a half GCell                   : true
[06/17 00:37:34     30s] (I)      Consider pin shapes                                : true
[06/17 00:37:34     30s] (I)      Consider pin shapes for all nodes                  : true
[06/17 00:37:34     30s] (I)      Consider NR APA                                    : true
[06/17 00:37:34     30s] (I)      Consider IO pin shape                              : true
[06/17 00:37:34     30s] (I)      Fix pin connection bug                             : true
[06/17 00:37:34     30s] (I)      Consider layer RC for local wires                  : true
[06/17 00:37:34     30s] (I)      Route to clock mesh pin                            : true
[06/17 00:37:34     30s] (I)      LA-aware pin escape length                         : 2
[06/17 00:37:34     30s] (I)      Connect multiple ports                             : true
[06/17 00:37:34     30s] (I)      Split for must join                                : true
[06/17 00:37:34     30s] (I)      Number of threads                                  : 1
[06/17 00:37:34     30s] (I)      Routing effort level                               : 10000
[06/17 00:37:34     30s] (I)      Prefer layer length threshold                      : 8
[06/17 00:37:34     30s] (I)      Overflow penalty cost                              : 10
[06/17 00:37:34     30s] (I)      A-star cost                                        : 0.300000
[06/17 00:37:34     30s] (I)      Misalignment cost                                  : 10.000000
[06/17 00:37:34     30s] (I)      Threshold for short IRoute                         : 6
[06/17 00:37:34     30s] (I)      Via cost during post routing                       : 1.000000
[06/17 00:37:34     30s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/17 00:37:34     30s] (I)      Source-to-sink ratio                               : 0.300000
[06/17 00:37:34     30s] (I)      Scenic ratio bound                                 : 3.000000
[06/17 00:37:34     30s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/17 00:37:34     30s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/17 00:37:34     30s] (I)      PG-aware similar topology routing                  : true
[06/17 00:37:34     30s] (I)      Maze routing via cost fix                          : true
[06/17 00:37:34     30s] (I)      Apply PRL on PG terms                              : true
[06/17 00:37:34     30s] (I)      Apply PRL on obs objects                           : true
[06/17 00:37:34     30s] (I)      Handle range-type spacing rules                    : true
[06/17 00:37:34     30s] (I)      PG gap threshold multiplier                        : 10.000000
[06/17 00:37:34     30s] (I)      Parallel spacing query fix                         : true
[06/17 00:37:34     30s] (I)      Force source to root IR                            : true
[06/17 00:37:34     30s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/17 00:37:34     30s] (I)      Do not relax to DPT layer                          : true
[06/17 00:37:34     30s] (I)      No DPT in post routing                             : true
[06/17 00:37:34     30s] (I)      Modeling PG via merging fix                        : true
[06/17 00:37:34     30s] (I)      Shield aware TA                                    : true
[06/17 00:37:34     30s] (I)      Strong shield aware TA                             : true
[06/17 00:37:34     30s] (I)      Overflow calculation fix in LA                     : true
[06/17 00:37:34     30s] (I)      Post routing fix                                   : true
[06/17 00:37:34     30s] (I)      Strong post routing                                : true
[06/17 00:37:34     30s] (I)      NDR via pillar fix                                 : true
[06/17 00:37:34     30s] (I)      Violation on path threshold                        : 1
[06/17 00:37:34     30s] (I)      Pass through capacity modeling                     : true
[06/17 00:37:34     30s] (I)      Select the non-relaxed segments in post routing stage : true
[06/17 00:37:34     30s] (I)      Select term pin box for io pin                     : true
[06/17 00:37:34     30s] (I)      Penalize NDR sharing                               : true
[06/17 00:37:34     30s] (I)      Enable special modeling                            : false
[06/17 00:37:34     30s] (I)      Keep fixed segments                                : true
[06/17 00:37:34     30s] (I)      Reorder net groups by key                          : true
[06/17 00:37:34     30s] (I)      Increase net scenic ratio                          : true
[06/17 00:37:34     30s] (I)      Method to set GCell size                           : row
[06/17 00:37:34     30s] (I)      Connect multiple ports and must join fix           : true
[06/17 00:37:34     30s] (I)      Avoid high resistance layers                       : true
[06/17 00:37:34     30s] (I)      Model find APA for IO pin fix                      : true
[06/17 00:37:34     30s] (I)      Avoid connecting non-metal layers                  : true
[06/17 00:37:34     30s] (I)      Use track pitch for NDR                            : true
[06/17 00:37:34     30s] (I)      Enable layer relax to lower layer                  : true
[06/17 00:37:34     30s] (I)      Enable layer relax to upper layer                  : true
[06/17 00:37:34     30s] (I)      Top layer relaxation fix                           : true
[06/17 00:37:34     30s] (I)      Handle non-default track width                     : false
[06/17 00:37:34     30s] (I)      Counted 182 PG shapes. We will not process PG shapes layer by layer.
[06/17 00:37:34     30s] (I)      Use row-based GCell size
[06/17 00:37:34     30s] (I)      Use row-based GCell align
[06/17 00:37:34     30s] (I)      layer 0 area = 0
[06/17 00:37:34     30s] (I)      layer 1 area = 0
[06/17 00:37:34     30s] (I)      layer 2 area = 0
[06/17 00:37:34     30s] (I)      layer 3 area = 0
[06/17 00:37:34     30s] (I)      layer 4 area = 0
[06/17 00:37:34     30s] (I)      layer 5 area = 0
[06/17 00:37:34     30s] (I)      layer 6 area = 0
[06/17 00:37:34     30s] (I)      layer 7 area = 0
[06/17 00:37:34     30s] (I)      layer 8 area = 0
[06/17 00:37:34     30s] (I)      layer 9 area = 0
[06/17 00:37:34     30s] (I)      GCell unit size   : 2800
[06/17 00:37:34     30s] (I)      GCell multiplier  : 1
[06/17 00:37:34     30s] (I)      GCell row height  : 2800
[06/17 00:37:34     30s] (I)      Actual row height : 2800
[06/17 00:37:34     30s] (I)      GCell align ref   : 0 0
[06/17 00:37:34     30s] [NR-eGR] Track table information for default rule: 
[06/17 00:37:34     30s] [NR-eGR] metal1 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal2 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal3 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal4 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal5 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal6 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal7 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal8 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal9 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal10 has single uniform track structure
[06/17 00:37:34     30s] (I)      ============== Default via ===============
[06/17 00:37:34     30s] (I)      +---+------------------+-----------------+
[06/17 00:37:34     30s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[06/17 00:37:34     30s] (I)      +---+------------------+-----------------+
[06/17 00:37:34     30s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[06/17 00:37:34     30s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[06/17 00:37:34     30s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[06/17 00:37:34     30s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[06/17 00:37:34     30s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[06/17 00:37:34     30s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[06/17 00:37:34     30s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[06/17 00:37:34     30s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[06/17 00:37:34     30s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[06/17 00:37:34     30s] (I)      +---+------------------+-----------------+
[06/17 00:37:34     30s] [NR-eGR] Read 559 PG shapes
[06/17 00:37:34     30s] [NR-eGR] Read 0 clock shapes
[06/17 00:37:34     30s] [NR-eGR] Read 0 other shapes
[06/17 00:37:34     30s] [NR-eGR] #Routing Blockages  : 0
[06/17 00:37:34     30s] [NR-eGR] #Instance Blockages : 0
[06/17 00:37:34     30s] [NR-eGR] #PG Blockages       : 559
[06/17 00:37:34     30s] [NR-eGR] #Halo Blockages     : 0
[06/17 00:37:34     30s] [NR-eGR] #Boundary Blockages : 0
[06/17 00:37:34     30s] [NR-eGR] #Clock Blockages    : 0
[06/17 00:37:34     30s] [NR-eGR] #Other Blockages    : 0
[06/17 00:37:34     30s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/17 00:37:34     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/17 00:37:34     30s] [NR-eGR] Read 500 nets ( ignored 495 )
[06/17 00:37:34     30s] [NR-eGR] Connected 0 must-join pins/ports
[06/17 00:37:34     30s] (I)      early_global_route_priority property id does not exist.
[06/17 00:37:34     30s] (I)      Read Num Blocks=559  Num Prerouted Wires=0  Num CS=0
[06/17 00:37:34     30s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 2 (H) : #blockages 266 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 3 (V) : #blockages 195 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Moved 1 terms for better access 
[06/17 00:37:34     30s] (I)      Number of ignored nets                =      0
[06/17 00:37:34     30s] (I)      Number of connected nets              =      0
[06/17 00:37:34     30s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of clock nets                  =      5.  Ignored: No
[06/17 00:37:34     30s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/17 00:37:34     30s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/17 00:37:34     30s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[06/17 00:37:34     30s] (I)      Ndr track 0 does not exist
[06/17 00:37:34     30s] (I)      ---------------------Grid Graph Info--------------------
[06/17 00:37:34     30s] (I)      Routing area        : (0, 0) - (123880, 123200)
[06/17 00:37:34     30s] (I)      Core area           : (0, 0) - (123880, 123200)
[06/17 00:37:34     30s] (I)      Site width          :   380  (dbu)
[06/17 00:37:34     30s] (I)      Row height          :  2800  (dbu)
[06/17 00:37:34     30s] (I)      GCell row height    :  2800  (dbu)
[06/17 00:37:34     30s] (I)      GCell width         :  2800  (dbu)
[06/17 00:37:34     30s] (I)      GCell height        :  2800  (dbu)
[06/17 00:37:34     30s] (I)      Grid                :    45    44    10
[06/17 00:37:34     30s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/17 00:37:34     30s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/17 00:37:34     30s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/17 00:37:34     30s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:34     30s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:34     30s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/17 00:37:34     30s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/17 00:37:34     30s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[06/17 00:37:34     30s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/17 00:37:34     30s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[06/17 00:37:34     30s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/17 00:37:34     30s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/17 00:37:34     30s] (I)      --------------------------------------------------------
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] [NR-eGR] ============ Routing rule table ============
[06/17 00:37:34     30s] [NR-eGR] Rule id: 0  Nets: 5
[06/17 00:37:34     30s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/17 00:37:34     30s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[06/17 00:37:34     30s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[06/17 00:37:34     30s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[06/17 00:37:34     30s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[06/17 00:37:34     30s] [NR-eGR] ========================================
[06/17 00:37:34     30s] [NR-eGR] 
[06/17 00:37:34     30s] (I)      =============== Blocked Tracks ===============
[06/17 00:37:34     30s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:34     30s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/17 00:37:34     30s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:34     30s] (I)      |     1 |       0 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     2 |   14344 |      968 |         6.75% |
[06/17 00:37:34     30s] (I)      |     3 |   19800 |      176 |         0.89% |
[06/17 00:37:34     30s] (I)      |     4 |    9680 |     1080 |        11.16% |
[06/17 00:37:34     30s] (I)      |     5 |    9855 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     6 |    9680 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     7 |    3285 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     8 |    3212 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     9 |    1710 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |    10 |    1584 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:34     30s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] (I)      Reset routing kernel
[06/17 00:37:34     30s] (I)      Started Global Routing ( Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] (I)      totalPins=137  totalGlobalPin=137 (100.00%)
[06/17 00:37:34     30s] (I)      total 2D Cap : 28224 = (19624 H, 8600 V)
[06/17 00:37:34     30s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1a Route ============
[06/17 00:37:34     30s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 13
[06/17 00:37:34     30s] (I)      Usage: 319 = (148 H, 171 V) = (0.75% H, 1.99% V) = (2.072e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1b Route ============
[06/17 00:37:34     30s] (I)      Usage: 319 = (148 H, 171 V) = (0.75% H, 1.99% V) = (2.072e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] (I)      Overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.466000e+02um
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1c Route ============
[06/17 00:37:34     30s] (I)      Level2 Grid: 9 x 9
[06/17 00:37:34     30s] (I)      Usage: 319 = (148 H, 171 V) = (0.75% H, 1.99% V) = (2.072e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1d Route ============
[06/17 00:37:34     30s] (I)      Usage: 320 = (149 H, 171 V) = (0.76% H, 1.99% V) = (2.086e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1e Route ============
[06/17 00:37:34     30s] (I)      Usage: 320 = (149 H, 171 V) = (0.76% H, 1.99% V) = (2.086e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.480000e+02um
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1f Route ============
[06/17 00:37:34     30s] (I)      Usage: 324 = (155 H, 169 V) = (0.79% H, 1.97% V) = (2.170e+02um H, 2.366e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1g Route ============
[06/17 00:37:34     30s] (I)      Usage: 262 = (120 H, 142 V) = (0.61% H, 1.65% V) = (1.680e+02um H, 1.988e+02um V)
[06/17 00:37:34     30s] (I)      #Nets         : 5
[06/17 00:37:34     30s] (I)      #Relaxed nets : 3
[06/17 00:37:34     30s] (I)      Wire length   : 105
[06/17 00:37:34     30s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1h Route ============
[06/17 00:37:34     30s] (I)      Usage: 262 = (120 H, 142 V) = (0.61% H, 1.65% V) = (1.680e+02um H, 1.988e+02um V)
[06/17 00:37:34     30s] (I)      total 2D Cap : 47759 = (29479 H, 18280 V)
[06/17 00:37:34     30s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1a Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1b Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.314000e+02um
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1c Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1d Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1e Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.314000e+02um
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1f Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1g Route ============
[06/17 00:37:34     30s] (I)      Usage: 450 = (203 H, 247 V) = (0.69% H, 1.35% V) = (2.842e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      #Nets         : 3
[06/17 00:37:34     30s] (I)      #Relaxed nets : 0
[06/17 00:37:34     30s] (I)      Wire length   : 188
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1h Route ============
[06/17 00:37:34     30s] (I)      Usage: 450 = (203 H, 247 V) = (0.69% H, 1.35% V) = (2.842e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/17 00:37:34     30s] [NR-eGR]                        OverCon            
[06/17 00:37:34     30s] [NR-eGR]                         #Gcell     %Gcell
[06/17 00:37:34     30s] [NR-eGR]        Layer               (1)    OverCon
[06/17 00:37:34     30s] [NR-eGR] ----------------------------------------------
[06/17 00:37:34     30s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR] ----------------------------------------------
[06/17 00:37:34     30s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR] 
[06/17 00:37:34     30s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] (I)      total 2D Cap : 71628 = (34474 H, 37154 V)
[06/17 00:37:34     30s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/17 00:37:34     30s] (I)      ============= Track Assignment ============
[06/17 00:37:34     30s] (I)      Started Track Assignment (1T) ( Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[06/17 00:37:34     30s] (I)      Run Multi-thread track assignment
[06/17 00:37:34     30s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] (I)      Started Export ( Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] [NR-eGR]                  Length (um)  Vias 
[06/17 00:37:34     30s] [NR-eGR] -----------------------------------
[06/17 00:37:34     30s] [NR-eGR]  metal1   (1H)             0  1392 
[06/17 00:37:34     30s] [NR-eGR]  metal2   (2V)          1177  1821 
[06/17 00:37:34     30s] [NR-eGR]  metal3   (3H)          3465   695 
[06/17 00:37:34     30s] [NR-eGR]  metal4   (4V)          1138   188 
[06/17 00:37:34     30s] [NR-eGR]  metal5   (5H)          1501   106 
[06/17 00:37:34     30s] [NR-eGR]  metal6   (6V)           746     6 
[06/17 00:37:34     30s] [NR-eGR]  metal7   (7H)           129     2 
[06/17 00:37:34     30s] [NR-eGR]  metal8   (8V)            31     0 
[06/17 00:37:34     30s] [NR-eGR]  metal9   (9H)             0     0 
[06/17 00:37:34     30s] [NR-eGR]  metal10  (10V)            0     0 
[06/17 00:37:34     30s] [NR-eGR] -----------------------------------
[06/17 00:37:34     30s] [NR-eGR]           Total         8187  4210 
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Total half perimeter of net bounding box: 7386um
[06/17 00:37:34     30s] [NR-eGR] Total length: 8187um, number of vias: 4210
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Total eGR-routed clock nets wire length: 447um, number of vias: 384
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Report for selected net(s) only.
[06/17 00:37:34     30s] [NR-eGR]                  Length (um)  Vias 
[06/17 00:37:34     30s] [NR-eGR] -----------------------------------
[06/17 00:37:34     30s] [NR-eGR]  metal1   (1H)             0   136 
[06/17 00:37:34     30s] [NR-eGR]  metal2   (2V)           108   155 
[06/17 00:37:34     30s] [NR-eGR]  metal3   (3H)           188    89 
[06/17 00:37:34     30s] [NR-eGR]  metal4   (4V)           146     2 
[06/17 00:37:34     30s] [NR-eGR]  metal5   (5H)             1     2 
[06/17 00:37:34     30s] [NR-eGR]  metal6   (6V)             3     0 
[06/17 00:37:34     30s] [NR-eGR]  metal7   (7H)             0     0 
[06/17 00:37:34     30s] [NR-eGR]  metal8   (8V)             0     0 
[06/17 00:37:34     30s] [NR-eGR]  metal9   (9H)             0     0 
[06/17 00:37:34     30s] [NR-eGR]  metal10  (10V)            0     0 
[06/17 00:37:34     30s] [NR-eGR] -----------------------------------
[06/17 00:37:34     30s] [NR-eGR]           Total          447   384 
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Total half perimeter of net bounding box: 201um
[06/17 00:37:34     30s] [NR-eGR] Total length: 447um, number of vias: 384
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Total routed clock nets wire length: 447um, number of vias: 384
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1783.45 MB )
[06/17 00:37:34     30s] (I)      ====================================== Runtime Summary ======================================
[06/17 00:37:34     30s] (I)       Step                                              %     Start    Finish      Real       CPU 
[06/17 00:37:34     30s] (I)      ---------------------------------------------------------------------------------------------
[06/17 00:37:34     30s] (I)       Early Global Route kernel                   100.00%  1.64 sec  1.70 sec  0.05 sec  0.05 sec 
[06/17 00:37:34     30s] (I)       +-Import and model                           29.07%  1.65 sec  1.66 sec  0.02 sec  0.02 sec 
[06/17 00:37:34     30s] (I)       | +-Create place DB                           2.95%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Import place data                       2.66%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read instances and placement          0.85%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read nets                             1.23%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Create route DB                          17.06%  1.65 sec  1.66 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | +-Import route data (1T)                 13.45%  1.65 sec  1.66 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.80%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read routing blockages              0.00%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read instance blockages             0.18%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read PG blockages                   0.17%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read clock blockages                0.07%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read other blockages                0.07%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read halo blockages                 0.01%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read boundary cut boxes             0.00%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read blackboxes                       0.05%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read prerouted                        0.27%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read unlegalized nets                 0.05%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read nets                             0.11%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Set up via pillars                    0.01%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Initialize 3D grid graph              0.19%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Model blockage capacity               2.58%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Initialize 3D capacity              1.98%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Move terms for access (1T)            0.12%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Read aux data                             0.00%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Others data preparation                   0.11%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Create route kernel                       7.31%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Global Routing                             37.22%  1.67 sec  1.68 sec  0.02 sec  0.02 sec 
[06/17 00:37:34     30s] (I)       | +-Initialization                            0.12%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Net group 1                              24.81%  1.67 sec  1.68 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | +-Generate topology                       1.11%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1a                                1.51%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Pattern routing (1T)                  0.54%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1b                                1.02%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Monotonic routing (1T)                0.53%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1c                                1.20%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Two level Routing                     0.84%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  1.67 sec  1.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1d                               11.94%  1.67 sec  1.68 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | | +-Detoured routing (1T)                11.55%  1.67 sec  1.68 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1e                                0.73%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Route legalization                    0.30%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Legalize Blockage Violations        0.02%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1f                                0.49%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Congestion clean                      0.16%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1g                                1.17%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Post Routing                          0.80%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1h                                0.61%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Post Routing                          0.26%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Layer assignment (1T)                   0.85%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Net group 2                               9.12%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Generate topology                       0.81%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1a                                0.90%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Pattern routing (1T)                  0.50%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1b                                0.16%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1c                                0.06%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1d                                0.06%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1e                                0.44%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Route legalization                    0.00%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1f                                0.05%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1g                                0.62%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Post Routing                          0.25%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1h                                0.61%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Post Routing                          0.26%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Layer assignment (1T)                   0.94%  1.68 sec  1.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Export 3D cong map                          1.40%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Export 2D cong map                        0.19%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Extract Global 3D Wires                     0.02%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Track Assignment (1T)                       4.34%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Initialization                            0.06%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Track Assignment Kernel                   3.39%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Free Memory                               0.00%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Export                                     14.66%  1.69 sec  1.70 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | +-Export DB wires                           0.91%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Export all nets                         0.28%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Set wire vias                           0.05%  1.69 sec  1.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Report wirelength                        10.60%  1.69 sec  1.69 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | +-Update net boxes                          1.94%  1.70 sec  1.70 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Update timing                             0.00%  1.70 sec  1.70 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Postprocess design                          1.40%  1.70 sec  1.70 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)      ======================= Summary by functions ========================
[06/17 00:37:34     30s] (I)       Lv  Step                                      %      Real       CPU 
[06/17 00:37:34     30s] (I)      ---------------------------------------------------------------------
[06/17 00:37:34     30s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.05 sec 
[06/17 00:37:34     30s] (I)        1  Global Routing                       37.22%  0.02 sec  0.02 sec 
[06/17 00:37:34     30s] (I)        1  Import and model                     29.07%  0.02 sec  0.02 sec 
[06/17 00:37:34     30s] (I)        1  Export                               14.66%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        1  Track Assignment (1T)                 4.34%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        1  Export 3D cong map                    1.40%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        1  Postprocess design                    1.40%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Net group 1                          24.81%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        2  Create route DB                      17.06%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        2  Report wirelength                    10.60%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        2  Net group 2                           9.12%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Create route kernel                   7.31%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Track Assignment Kernel               3.39%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Create place DB                       2.95%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Update net boxes                      1.94%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Export DB wires                       0.91%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Export 2D cong map                    0.19%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Initialization                        0.18%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Others data preparation               0.11%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Import route data (1T)               13.45%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1d                             12.00%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        3  Import place data                     2.66%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1a                              2.41%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Generate topology                     1.91%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Layer assignment (1T)                 1.79%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1g                              1.78%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1c                              1.26%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1h                              1.23%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1b                              1.18%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1e                              1.16%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1f                              0.55%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Export all nets                       0.28%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Detoured routing (1T)                11.55%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        4  Read blockages ( Layer 2-10 )         2.80%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Model blockage capacity               2.58%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Post Routing                          1.57%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read nets                             1.35%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Pattern routing (1T)                  1.03%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read instances and placement          0.85%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Two level Routing                     0.84%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Monotonic routing (1T)                0.53%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Route legalization                    0.30%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read prerouted                        0.27%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Initialize 3D grid graph              0.19%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Pattern Routing Avoiding Blockages    0.16%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Congestion clean                      0.16%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Initialize 3D capacity                1.98%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read instance blockages               0.18%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read PG blockages                     0.17%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Two Level Routing (Strong)            0.12%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Two Level Routing (Regular)           0.04%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:34     30s]       Routing using eGR only done.
[06/17 00:37:34     30s] Net route status summary:
[06/17 00:37:34     30s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:34     30s]   Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] CCOPT: Done with clock implementation routing.
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:34     30s]     Clock implementation routing done.
[06/17 00:37:34     30s]     Leaving CCOpt scope - extractRC...
[06/17 00:37:34     30s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/17 00:37:34     30s] Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
[06/17 00:37:34     30s] PreRoute RC Extraction called for design des3.
[06/17 00:37:34     30s] RC Extraction called in multi-corner(1) mode.
[06/17 00:37:34     30s] RCMode: PreRoute
[06/17 00:37:34     30s]       RC Corner Indexes            0   
[06/17 00:37:34     30s] Capacitance Scaling Factor   : 1.00000 
[06/17 00:37:34     30s] Resistance Scaling Factor    : 1.00000 
[06/17 00:37:34     30s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 00:37:34     30s] Clock Res. Scaling Factor    : 1.00000 
[06/17 00:37:34     30s] Shrink Factor                : 1.00000
[06/17 00:37:34     30s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 00:37:34     30s] Using capacitance table file ...
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] Trim Metal Layers:
[06/17 00:37:34     30s] LayerId::1 widthSet size::4
[06/17 00:37:34     30s] LayerId::2 widthSet size::4
[06/17 00:37:34     30s] LayerId::3 widthSet size::4
[06/17 00:37:34     30s] LayerId::4 widthSet size::4
[06/17 00:37:34     30s] LayerId::5 widthSet size::4
[06/17 00:37:34     30s] LayerId::6 widthSet size::4
[06/17 00:37:34     30s] LayerId::7 widthSet size::4
[06/17 00:37:34     30s] LayerId::8 widthSet size::4
[06/17 00:37:34     30s] LayerId::9 widthSet size::4
[06/17 00:37:34     30s] LayerId::10 widthSet size::3
[06/17 00:37:34     30s] Updating RC grid for preRoute extraction ...
[06/17 00:37:34     30s] eee: pegSigSF::1.070000
[06/17 00:37:34     30s] Initializing multi-corner capacitance tables ... 
[06/17 00:37:34     30s] Initializing multi-corner resistance tables ...
[06/17 00:37:34     30s] eee: l::1 avDens::0.101546 usedTrk::253.864285 availTrk::2500.000000 sigTrk::253.864285
[06/17 00:37:34     30s] eee: l::2 avDens::0.074034 usedTrk::98.193035 availTrk::1326.315789 sigTrk::98.193035
[06/17 00:37:34     30s] eee: l::3 avDens::0.112243 usedTrk::280.608714 availTrk::2500.000000 sigTrk::280.608714
[06/17 00:37:34     30s] eee: l::4 avDens::0.105170 usedTrk::105.169892 availTrk::1000.000000 sigTrk::105.169892
[06/17 00:37:34     30s] eee: l::5 avDens::0.097393 usedTrk::116.871070 availTrk::1200.000000 sigTrk::116.871070
[06/17 00:37:34     30s] eee: l::6 avDens::0.069249 usedTrk::55.399392 availTrk::800.000000 sigTrk::55.399392
[06/17 00:37:34     30s] eee: l::7 avDens::0.110743 usedTrk::9.228572 availTrk::83.333333 sigTrk::9.228572
[06/17 00:37:34     30s] eee: l::8 avDens::0.044400 usedTrk::2.220000 availTrk::50.000000 sigTrk::2.220000
[06/17 00:37:34     30s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:34     30s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:34     30s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:34     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.340897 uaWl=0.956019 uaWlH=0.396381 aWlH=0.042198 lMod=0 pMax=0.877700 pMod=80 wcR=0.535700 newSi=0.002500 wHLS=1.457407 siPrev=0 viaL=0.000000 crit=0.078771 shortMod=0.393857 fMod=0.019693 
[06/17 00:37:34     30s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1783.453M)
[06/17 00:37:34     30s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/17 00:37:34     30s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:34     30s]     Leaving CCOpt scope - Initializing placement interface...
[06/17 00:37:34     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1783.5M, EPOCH TIME: 1750135054.541770
[06/17 00:37:34     30s] Processing tracks to init pin-track alignment.
[06/17 00:37:34     30s] z: 2, totalTracks: 1
[06/17 00:37:34     30s] z: 4, totalTracks: 1
[06/17 00:37:34     30s] z: 6, totalTracks: 1
[06/17 00:37:34     30s] z: 8, totalTracks: 1
[06/17 00:37:34     30s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:34     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1783.5M, EPOCH TIME: 1750135054.545033
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:34     30s] OPERPROF:     Starting CMU at level 3, MEM:1783.5M, EPOCH TIME: 1750135054.548639
[06/17 00:37:34     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1783.5M, EPOCH TIME: 1750135054.548961
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:34     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1783.5M, EPOCH TIME: 1750135054.549174
[06/17 00:37:34     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1783.5M, EPOCH TIME: 1750135054.549260
[06/17 00:37:34     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1783.5M, EPOCH TIME: 1750135054.549539
[06/17 00:37:34     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1783.5MB).
[06/17 00:37:34     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:1783.5M, EPOCH TIME: 1750135054.549764
[06/17 00:37:34     30s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]     Legalizer reserving space for clock trees
[06/17 00:37:34     30s]     Calling post conditioning for eGRPC...
[06/17 00:37:34     30s]       eGRPC...
[06/17 00:37:34     30s]         eGRPC active optimizations:
[06/17 00:37:34     30s]          - Move Down
[06/17 00:37:34     30s]          - Downsizing before DRV sizing
[06/17 00:37:34     30s]          - DRV fixing with sizing
[06/17 00:37:34     30s]          - Move to fanout
[06/17 00:37:34     30s]          - Cloning
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         Currently running CTS, using active skew data
[06/17 00:37:34     30s]         Reset bufferability constraints...
[06/17 00:37:34     30s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[06/17 00:37:34     30s]         Clock tree timing engine global stage delay update for slow:setup.late...
[06/17 00:37:34     30s] End AAE Lib Interpolated Model. (MEM=1783.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:34     30s]         Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]         Clock DAG stats eGRPC initial state:
[06/17 00:37:34     30s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]           sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]           misc counts      : r=1, pp=0
[06/17 00:37:34     30s]           cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]           sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]           wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     30s]           wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
[06/17 00:37:34     30s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]         Clock DAG net violations eGRPC initial state: none
[06/17 00:37:34     30s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[06/17 00:37:34     30s]           Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]           Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]         Clock DAG library cell distribution eGRPC initial state {count}:
[06/17 00:37:34     30s]            Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]         Clock DAG hash eGRPC initial state: 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]         CTS services accumulated run-time stats eGRPC initial state:
[06/17 00:37:34     30s]           delay calculator: calls=1016, total_wall_time=0.094s, mean_wall_time=0.093ms
[06/17 00:37:34     30s]           legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]           steiner router: calls=1087, total_wall_time=0.078s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]         Primary reporting skew groups eGRPC initial state:
[06/17 00:37:34     30s]           skew_group clk/default: insertion delay [min=0.166, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.166, 0.173} (wid=0.003 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]               min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]               max path sink: FP_R_reg_21_/CK
[06/17 00:37:34     30s]         Skew group summary eGRPC initial state:
[06/17 00:37:34     30s]           skew_group clk/default: insertion delay [min=0.166, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.166, 0.173} (wid=0.003 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]         eGRPC Moving buffers...
[06/17 00:37:34     30s]           Clock DAG hash before 'eGRPC Moving buffers': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[06/17 00:37:34     30s]             delay calculator: calls=1016, total_wall_time=0.094s, mean_wall_time=0.093ms
[06/17 00:37:34     30s]             legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]             steiner router: calls=1087, total_wall_time=0.078s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]           Violation analysis...
[06/17 00:37:34     30s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]           Clock DAG stats after 'eGRPC Moving buffers':
[06/17 00:37:34     30s]             cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]             sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]             misc counts      : r=1, pp=0
[06/17 00:37:34     30s]             cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]             cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]             sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]             wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     30s]             wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
[06/17 00:37:34     30s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[06/17 00:37:34     30s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[06/17 00:37:34     30s]             Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]             Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[06/17 00:37:34     30s]              Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]           Clock DAG hash after 'eGRPC Moving buffers': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[06/17 00:37:34     30s]             delay calculator: calls=1016, total_wall_time=0.094s, mean_wall_time=0.093ms
[06/17 00:37:34     30s]             legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]             steiner router: calls=1087, total_wall_time=0.078s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[06/17 00:37:34     30s]             skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     30s]                 min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]                 max path sink: FP_R_reg_21_/CK
[06/17 00:37:34     30s]           Skew group summary after 'eGRPC Moving buffers':
[06/17 00:37:34     30s]             skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     30s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[06/17 00:37:34     30s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/17 00:37:34     30s]             delay calculator: calls=1016, total_wall_time=0.094s, mean_wall_time=0.093ms
[06/17 00:37:34     30s]             legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]             steiner router: calls=1087, total_wall_time=0.078s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]           Artificially removing long paths...
[06/17 00:37:34     30s]             Clock DAG hash before 'Artificially removing long paths': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[06/17 00:37:34     30s]               delay calculator: calls=1016, total_wall_time=0.094s, mean_wall_time=0.093ms
[06/17 00:37:34     30s]               legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]               steiner router: calls=1087, total_wall_time=0.078s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]           Modifying slew-target multiplier from 1 to 0.9
[06/17 00:37:34     30s]           Downsizing prefiltering...
[06/17 00:37:34     30s]           Downsizing prefiltering done.
[06/17 00:37:34     30s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:34     30s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 1
[06/17 00:37:34     30s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/17 00:37:34     30s]           Reverting slew-target multiplier from 0.9 to 1
[06/17 00:37:34     30s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/17 00:37:34     30s]             cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]             sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]             misc counts      : r=1, pp=0
[06/17 00:37:34     30s]             cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]             cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]             sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]             wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     30s]             wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
[06/17 00:37:34     30s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[06/17 00:37:34     30s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/17 00:37:34     30s]             Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]             Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[06/17 00:37:34     30s]              Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/17 00:37:34     30s]             delay calculator: calls=1016, total_wall_time=0.094s, mean_wall_time=0.093ms
[06/17 00:37:34     30s]             legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]             steiner router: calls=1087, total_wall_time=0.078s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/17 00:37:34     30s]             skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     30s]                 min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]                 max path sink: FP_R_reg_21_/CK
[06/17 00:37:34     30s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/17 00:37:34     30s]             skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     30s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]         eGRPC Fixing DRVs...
[06/17 00:37:34     30s]           Clock DAG hash before 'eGRPC Fixing DRVs': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[06/17 00:37:34     30s]             delay calculator: calls=1016, total_wall_time=0.094s, mean_wall_time=0.093ms
[06/17 00:37:34     30s]             legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]             steiner router: calls=1087, total_wall_time=0.078s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:34     30s]           CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/17 00:37:34     30s]           
[06/17 00:37:34     30s]           Statistics: Fix DRVs (cell sizing):
[06/17 00:37:34     30s]           ===================================
[06/17 00:37:34     30s]           
[06/17 00:37:34     30s]           Cell changes by Net Type:
[06/17 00:37:34     30s]           
[06/17 00:37:34     30s]           -------------------------------------------------------------------------------------------------
[06/17 00:37:34     30s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/17 00:37:34     30s]           -------------------------------------------------------------------------------------------------
[06/17 00:37:34     30s]           top                0            0           0            0                    0                0
[06/17 00:37:34     30s]           trunk              0            0           0            0                    0                0
[06/17 00:37:34     30s]           leaf               0            0           0            0                    0                0
[06/17 00:37:34     30s]           -------------------------------------------------------------------------------------------------
[06/17 00:37:34     30s]           Total              0            0           0            0                    0                0
[06/17 00:37:34     30s]           -------------------------------------------------------------------------------------------------
[06/17 00:37:34     30s]           
[06/17 00:37:34     30s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/17 00:37:34     30s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/17 00:37:34     30s]           
[06/17 00:37:34     30s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[06/17 00:37:34     30s]             cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]             sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]             misc counts      : r=1, pp=0
[06/17 00:37:34     30s]             cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]             cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]             sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]             wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     30s]             wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
[06/17 00:37:34     30s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[06/17 00:37:34     30s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[06/17 00:37:34     30s]             Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]             Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[06/17 00:37:34     30s]              Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]           Clock DAG hash after 'eGRPC Fixing DRVs': 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[06/17 00:37:34     30s]             delay calculator: calls=1016, total_wall_time=0.094s, mean_wall_time=0.093ms
[06/17 00:37:34     30s]             legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]             steiner router: calls=1087, total_wall_time=0.078s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[06/17 00:37:34     30s]             skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     30s]                 min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]                 max path sink: FP_R_reg_21_/CK
[06/17 00:37:34     30s]           Skew group summary after 'eGRPC Fixing DRVs':
[06/17 00:37:34     30s]             skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
[06/17 00:37:34     30s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:34     30s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         Slew Diagnostics: After DRV fixing
[06/17 00:37:34     30s]         ==================================
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         Global Causes:
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         -------------------------------------
[06/17 00:37:34     30s]         Cause
[06/17 00:37:34     30s]         -------------------------------------
[06/17 00:37:34     30s]         DRV fixing with buffering is disabled
[06/17 00:37:34     30s]         -------------------------------------
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         Top 5 overslews:
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         ---------------------------------
[06/17 00:37:34     30s]         Overslew    Causes    Driving Pin
[06/17 00:37:34     30s]         ---------------------------------
[06/17 00:37:34     30s]           (empty table)
[06/17 00:37:34     30s]         ---------------------------------
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         -------------------
[06/17 00:37:34     30s]         Cause    Occurences
[06/17 00:37:34     30s]         -------------------
[06/17 00:37:34     30s]           (empty table)
[06/17 00:37:34     30s]         -------------------
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         Violation diagnostics counts from the 0 nodes that have violations:
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         -------------------
[06/17 00:37:34     30s]         Cause    Occurences
[06/17 00:37:34     30s]         -------------------
[06/17 00:37:34     30s]           (empty table)
[06/17 00:37:34     30s]         -------------------
[06/17 00:37:34     30s]         
[06/17 00:37:34     30s]         Reconnecting optimized routes...
[06/17 00:37:34     30s]         Reset timing graph...
[06/17 00:37:34     30s] Ignoring AAE DB Resetting ...
[06/17 00:37:34     30s]         Reset timing graph done.
[06/17 00:37:34     30s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]         Violation analysis...
[06/17 00:37:34     30s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]         Clock instances to consider for cloning: 0
[06/17 00:37:34     30s]         Reset timing graph...
[06/17 00:37:34     30s] Ignoring AAE DB Resetting ...
[06/17 00:37:34     30s]         Reset timing graph done.
[06/17 00:37:34     30s]         Set dirty flag on 0 instances, 0 nets
[06/17 00:37:34     30s]         Clock DAG stats before routing clock trees:
[06/17 00:37:34     30s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:34     30s]           sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:34     30s]           misc counts      : r=1, pp=0
[06/17 00:37:34     30s]           cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:34     30s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:34     30s]           sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:34     30s]           wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
[06/17 00:37:34     30s]           wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
[06/17 00:37:34     30s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:34     30s]         Clock DAG net violations before routing clock trees: none
[06/17 00:37:34     30s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[06/17 00:37:34     30s]           Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]           Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:34     30s]         Clock DAG library cell distribution before routing clock trees {count}:
[06/17 00:37:34     30s]            Bufs: CLKBUF_X3: 4 
[06/17 00:37:34     30s]         Clock DAG hash before routing clock trees: 13495027870960340270 17231194652282320992
[06/17 00:37:34     30s]         CTS services accumulated run-time stats before routing clock trees:
[06/17 00:37:34     30s]           delay calculator: calls=1016, total_wall_time=0.094s, mean_wall_time=0.093ms
[06/17 00:37:34     30s]           legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:34     30s]           steiner router: calls=1087, total_wall_time=0.078s, mean_wall_time=0.071ms
[06/17 00:37:34     30s]         Primary reporting skew groups before routing clock trees:
[06/17 00:37:34     30s]           skew_group clk/default: insertion delay [min=0.166, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.166, 0.173} (wid=0.003 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]               min path sink: FP_R_reg_36_/CK
[06/17 00:37:34     30s]               max path sink: FP_R_reg_21_/CK
[06/17 00:37:34     30s]         Skew group summary before routing clock trees:
[06/17 00:37:34     30s]           skew_group clk/default: insertion delay [min=0.166, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.166, 0.173} (wid=0.003 ws=0.003) (gid=0.170 gs=0.005)
[06/17 00:37:34     30s]       eGRPC done.
[06/17 00:37:34     30s]     Calling post conditioning for eGRPC done.
[06/17 00:37:34     30s]   eGR Post Conditioning loop iteration 0 done.
[06/17 00:37:34     30s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[06/17 00:37:34     30s]   Leaving CCOpt scope - Cleaning up placement interface...
[06/17 00:37:34     30s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1821.6M, EPOCH TIME: 1750135054.586614
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1783.6M, EPOCH TIME: 1750135054.588611
[06/17 00:37:34     30s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]   Leaving CCOpt scope - ClockRefiner...
[06/17 00:37:34     30s]   Assigned high priority to 0 instances.
[06/17 00:37:34     30s]   Soft fixed 4 clock instances.
[06/17 00:37:34     30s]   Performing Single Pass Refine Place.
[06/17 00:37:34     30s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[06/17 00:37:34     30s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1783.6M, EPOCH TIME: 1750135054.595780
[06/17 00:37:34     30s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1783.6M, EPOCH TIME: 1750135054.595941
[06/17 00:37:34     30s] Processing tracks to init pin-track alignment.
[06/17 00:37:34     30s] z: 2, totalTracks: 1
[06/17 00:37:34     30s] z: 4, totalTracks: 1
[06/17 00:37:34     30s] z: 6, totalTracks: 1
[06/17 00:37:34     30s] z: 8, totalTracks: 1
[06/17 00:37:34     30s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:34     30s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1783.6M, EPOCH TIME: 1750135054.598429
[06/17 00:37:34     30s] Info: 4 insts are soft-fixed.
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:34     30s] OPERPROF:       Starting CMU at level 4, MEM:1783.6M, EPOCH TIME: 1750135054.601935
[06/17 00:37:34     30s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1783.6M, EPOCH TIME: 1750135054.602222
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:34     30s] Info: 4 insts are soft-fixed.
[06/17 00:37:34     30s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1783.6M, EPOCH TIME: 1750135054.602445
[06/17 00:37:34     30s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1783.6M, EPOCH TIME: 1750135054.602528
[06/17 00:37:34     30s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1783.6M, EPOCH TIME: 1750135054.602812
[06/17 00:37:34     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1783.6MB).
[06/17 00:37:34     30s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:1783.6M, EPOCH TIME: 1750135054.603049
[06/17 00:37:34     30s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:1783.6M, EPOCH TIME: 1750135054.603123
[06/17 00:37:34     30s] TDRefine: refinePlace mode is spiral
[06/17 00:37:34     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3952758.3
[06/17 00:37:34     30s] OPERPROF: Starting RefinePlace at level 1, MEM:1783.6M, EPOCH TIME: 1750135054.603235
[06/17 00:37:34     30s] *** Starting refinePlace (0:00:30.4 mem=1783.6M) ***
[06/17 00:37:34     30s] Total net bbox length = 7.386e+03 (4.826e+03 2.560e+03) (ext = 4.639e+03)
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:34     30s] Info: 4 insts are soft-fixed.
[06/17 00:37:34     30s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:34     30s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:34     30s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:34     30s] (I)      Default pattern map key = des3_default.
[06/17 00:37:34     30s] (I)      Default pattern map key = des3_default.
[06/17 00:37:34     30s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1783.6M, EPOCH TIME: 1750135054.606445
[06/17 00:37:34     30s] Starting refinePlace ...
[06/17 00:37:34     30s] (I)      Default pattern map key = des3_default.
[06/17 00:37:34     30s] One DDP V2 for no tweak run.
[06/17 00:37:34     30s] (I)      Default pattern map key = des3_default.
[06/17 00:37:34     30s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1783.6M, EPOCH TIME: 1750135054.609899
[06/17 00:37:34     30s] DDP initSite1 nrRow 44 nrJob 44
[06/17 00:37:34     30s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1783.6M, EPOCH TIME: 1750135054.610011
[06/17 00:37:34     30s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1783.6M, EPOCH TIME: 1750135054.610110
[06/17 00:37:34     30s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1783.6M, EPOCH TIME: 1750135054.610185
[06/17 00:37:34     30s] DDP markSite nrRow 44 nrJob 44
[06/17 00:37:34     30s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1783.6M, EPOCH TIME: 1750135054.610327
[06/17 00:37:34     30s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1783.6M, EPOCH TIME: 1750135054.610402
[06/17 00:37:34     30s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1783.6M, EPOCH TIME: 1750135054.610690
[06/17 00:37:34     30s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1783.6M, EPOCH TIME: 1750135054.610761
[06/17 00:37:34     30s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1783.6M, EPOCH TIME: 1750135054.611107
[06/17 00:37:34     30s] ** Cut row section cpu time 0:00:00.0.
[06/17 00:37:34     30s]  ** Cut row section real time 0:00:00.0.
[06/17 00:37:34     30s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:1783.6M, EPOCH TIME: 1750135054.611212
[06/17 00:37:34     30s]   Spread Effort: high, standalone mode, useDDP on.
[06/17 00:37:34     30s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1783.6MB) @(0:00:30.4 - 0:00:30.4).
[06/17 00:37:34     30s] Move report: preRPlace moves 9 insts, mean move: 0.42 um, max move: 0.76 um 
[06/17 00:37:34     30s] 	Max move on inst (U22): (40.47, 35.00) --> (39.71, 35.00)
[06/17 00:37:34     30s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[06/17 00:37:34     30s] 	Violation at original loc: Placement Blockage Violation
[06/17 00:37:34     30s] wireLenOptFixPriorityInst 128 inst fixed
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/17 00:37:34     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f1d31e72f78.
[06/17 00:37:34     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[06/17 00:37:34     30s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/17 00:37:34     30s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:34     30s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:34     30s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1767.6MB) @(0:00:30.4 - 0:00:30.4).
[06/17 00:37:34     30s] Move report: Detail placement moves 9 insts, mean move: 0.42 um, max move: 0.76 um 
[06/17 00:37:34     30s] 	Max move on inst (U22): (40.47, 35.00) --> (39.71, 35.00)
[06/17 00:37:34     30s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1767.6MB
[06/17 00:37:34     30s] Statistics of distance of Instance movement in refine placement:
[06/17 00:37:34     30s]   maximum (X+Y) =         0.76 um
[06/17 00:37:34     30s]   inst (U22) with max move: (40.47, 35) -> (39.71, 35)
[06/17 00:37:34     30s]   mean    (X+Y) =         0.42 um
[06/17 00:37:34     30s] Summary Report:
[06/17 00:37:34     30s] Instances move: 9 (out of 429 movable)
[06/17 00:37:34     30s] Instances flipped: 0
[06/17 00:37:34     30s] Mean displacement: 0.42 um
[06/17 00:37:34     30s] Max displacement: 0.76 um (Instance: U22) (40.47, 35) -> (39.71, 35)
[06/17 00:37:34     30s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[06/17 00:37:34     30s] 	Violation at original loc: Placement Blockage Violation
[06/17 00:37:34     30s] Total instances moved : 9
[06/17 00:37:34     30s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.021, REAL:0.020, MEM:1767.6M, EPOCH TIME: 1750135054.626735
[06/17 00:37:34     30s] Total net bbox length = 7.388e+03 (4.828e+03 2.560e+03) (ext = 4.638e+03)
[06/17 00:37:34     30s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1767.6MB
[06/17 00:37:34     30s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1767.6MB) @(0:00:30.4 - 0:00:30.4).
[06/17 00:37:34     30s] *** Finished refinePlace (0:00:30.4 mem=1767.6M) ***
[06/17 00:37:34     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3952758.3
[06/17 00:37:34     30s] OPERPROF: Finished RefinePlace at level 1, CPU:0.025, REAL:0.024, MEM:1767.6M, EPOCH TIME: 1750135054.627297
[06/17 00:37:34     30s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1767.6M, EPOCH TIME: 1750135054.627377
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:34     30s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1767.6M, EPOCH TIME: 1750135054.629331
[06/17 00:37:34     30s]   ClockRefiner summary
[06/17 00:37:34     30s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 132).
[06/17 00:37:34     30s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[06/17 00:37:34     30s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 128).
[06/17 00:37:34     30s]   Restoring pStatusCts on 4 clock instances.
[06/17 00:37:34     30s]   Revert refine place priority changes on 0 instances.
[06/17 00:37:34     30s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:34     30s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
[06/17 00:37:34     30s]   CCOpt::Phase::Routing...
[06/17 00:37:34     30s]   Clock implementation routing...
[06/17 00:37:34     30s]     Leaving CCOpt scope - Routing Tools...
[06/17 00:37:34     30s] Net route status summary:
[06/17 00:37:34     30s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:34     30s]   Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:34     30s]     Routing using eGR in eGR->NR Step...
[06/17 00:37:34     30s]       Early Global Route - eGR->Nr High Frequency step...
[06/17 00:37:34     30s] (ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
[06/17 00:37:34     30s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[06/17 00:37:34     30s] (ccopt eGR): Start to route 5 all nets
[06/17 00:37:34     30s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1767.61 MB )
[06/17 00:37:34     30s] (I)      ==================== Layers =====================
[06/17 00:37:34     30s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:34     30s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/17 00:37:34     30s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:34     30s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[06/17 00:37:34     30s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[06/17 00:37:34     30s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:34     30s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[06/17 00:37:34     30s] (I)      |   0 |  0 |  active |   other |        |    MS |
[06/17 00:37:34     30s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[06/17 00:37:34     30s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:34     30s] (I)      Started Import and model ( Curr Mem: 1767.61 MB )
[06/17 00:37:34     30s] (I)      Default pattern map key = des3_default.
[06/17 00:37:34     30s] (I)      == Non-default Options ==
[06/17 00:37:34     30s] (I)      Clean congestion better                            : true
[06/17 00:37:34     30s] (I)      Estimate vias on DPT layer                         : true
[06/17 00:37:34     30s] (I)      Clean congestion layer assignment rounds           : 3
[06/17 00:37:34     30s] (I)      Layer constraints as soft constraints              : true
[06/17 00:37:34     30s] (I)      Soft top layer                                     : true
[06/17 00:37:34     30s] (I)      Skip prospective layer relax nets                  : true
[06/17 00:37:34     30s] (I)      Better NDR handling                                : true
[06/17 00:37:34     30s] (I)      Improved NDR modeling in LA                        : true
[06/17 00:37:34     30s] (I)      Routing cost fix for NDR handling                  : true
[06/17 00:37:34     30s] (I)      Block tracks for preroutes                         : true
[06/17 00:37:34     30s] (I)      Assign IRoute by net group key                     : true
[06/17 00:37:34     30s] (I)      Block unroutable channels                          : true
[06/17 00:37:34     30s] (I)      Block unroutable channels 3D                       : true
[06/17 00:37:34     30s] (I)      Bound layer relaxed segment wl                     : true
[06/17 00:37:34     30s] (I)      Blocked pin reach length threshold                 : 2
[06/17 00:37:34     30s] (I)      Check blockage within NDR space in TA              : true
[06/17 00:37:34     30s] (I)      Skip must join for term with via pillar            : true
[06/17 00:37:34     30s] (I)      Model find APA for IO pin                          : true
[06/17 00:37:34     30s] (I)      On pin location for off pin term                   : true
[06/17 00:37:34     30s] (I)      Handle EOL spacing                                 : true
[06/17 00:37:34     30s] (I)      Merge PG vias by gap                               : true
[06/17 00:37:34     30s] (I)      Maximum routing layer                              : 10
[06/17 00:37:34     30s] (I)      Route selected nets only                           : true
[06/17 00:37:34     30s] (I)      Refine MST                                         : true
[06/17 00:37:34     30s] (I)      Honor PRL                                          : true
[06/17 00:37:34     30s] (I)      Strong congestion aware                            : true
[06/17 00:37:34     30s] (I)      Improved initial location for IRoutes              : true
[06/17 00:37:34     30s] (I)      Multi panel TA                                     : true
[06/17 00:37:34     30s] (I)      Penalize wire overlap                              : true
[06/17 00:37:34     30s] (I)      Expand small instance blockage                     : true
[06/17 00:37:34     30s] (I)      Reduce via in TA                                   : true
[06/17 00:37:34     30s] (I)      SS-aware routing                                   : true
[06/17 00:37:34     30s] (I)      Improve tree edge sharing                          : true
[06/17 00:37:34     30s] (I)      Improve 2D via estimation                          : true
[06/17 00:37:34     30s] (I)      Refine Steiner tree                                : true
[06/17 00:37:34     30s] (I)      Build spine tree                                   : true
[06/17 00:37:34     30s] (I)      Model pass through capacity                        : true
[06/17 00:37:34     30s] (I)      Extend blockages by a half GCell                   : true
[06/17 00:37:34     30s] (I)      Consider pin shapes                                : true
[06/17 00:37:34     30s] (I)      Consider pin shapes for all nodes                  : true
[06/17 00:37:34     30s] (I)      Consider NR APA                                    : true
[06/17 00:37:34     30s] (I)      Consider IO pin shape                              : true
[06/17 00:37:34     30s] (I)      Fix pin connection bug                             : true
[06/17 00:37:34     30s] (I)      Consider layer RC for local wires                  : true
[06/17 00:37:34     30s] (I)      Route to clock mesh pin                            : true
[06/17 00:37:34     30s] (I)      LA-aware pin escape length                         : 2
[06/17 00:37:34     30s] (I)      Connect multiple ports                             : true
[06/17 00:37:34     30s] (I)      Split for must join                                : true
[06/17 00:37:34     30s] (I)      Number of threads                                  : 1
[06/17 00:37:34     30s] (I)      Routing effort level                               : 10000
[06/17 00:37:34     30s] (I)      Prefer layer length threshold                      : 8
[06/17 00:37:34     30s] (I)      Overflow penalty cost                              : 10
[06/17 00:37:34     30s] (I)      A-star cost                                        : 0.300000
[06/17 00:37:34     30s] (I)      Misalignment cost                                  : 10.000000
[06/17 00:37:34     30s] (I)      Threshold for short IRoute                         : 6
[06/17 00:37:34     30s] (I)      Via cost during post routing                       : 1.000000
[06/17 00:37:34     30s] (I)      Layer congestion ratios                            : { { 1.0 } }
[06/17 00:37:34     30s] (I)      Source-to-sink ratio                               : 0.300000
[06/17 00:37:34     30s] (I)      Scenic ratio bound                                 : 3.000000
[06/17 00:37:34     30s] (I)      Segment layer relax scenic ratio                   : 1.250000
[06/17 00:37:34     30s] (I)      Source-sink aware LA ratio                         : 0.500000
[06/17 00:37:34     30s] (I)      PG-aware similar topology routing                  : true
[06/17 00:37:34     30s] (I)      Maze routing via cost fix                          : true
[06/17 00:37:34     30s] (I)      Apply PRL on PG terms                              : true
[06/17 00:37:34     30s] (I)      Apply PRL on obs objects                           : true
[06/17 00:37:34     30s] (I)      Handle range-type spacing rules                    : true
[06/17 00:37:34     30s] (I)      PG gap threshold multiplier                        : 10.000000
[06/17 00:37:34     30s] (I)      Parallel spacing query fix                         : true
[06/17 00:37:34     30s] (I)      Force source to root IR                            : true
[06/17 00:37:34     30s] (I)      Layer Weights                                      : L2:4 L3:2.5
[06/17 00:37:34     30s] (I)      Do not relax to DPT layer                          : true
[06/17 00:37:34     30s] (I)      No DPT in post routing                             : true
[06/17 00:37:34     30s] (I)      Modeling PG via merging fix                        : true
[06/17 00:37:34     30s] (I)      Shield aware TA                                    : true
[06/17 00:37:34     30s] (I)      Strong shield aware TA                             : true
[06/17 00:37:34     30s] (I)      Overflow calculation fix in LA                     : true
[06/17 00:37:34     30s] (I)      Post routing fix                                   : true
[06/17 00:37:34     30s] (I)      Strong post routing                                : true
[06/17 00:37:34     30s] (I)      NDR via pillar fix                                 : true
[06/17 00:37:34     30s] (I)      Violation on path threshold                        : 1
[06/17 00:37:34     30s] (I)      Pass through capacity modeling                     : true
[06/17 00:37:34     30s] (I)      Select the non-relaxed segments in post routing stage : true
[06/17 00:37:34     30s] (I)      Select term pin box for io pin                     : true
[06/17 00:37:34     30s] (I)      Penalize NDR sharing                               : true
[06/17 00:37:34     30s] (I)      Enable special modeling                            : false
[06/17 00:37:34     30s] (I)      Keep fixed segments                                : true
[06/17 00:37:34     30s] (I)      Reorder net groups by key                          : true
[06/17 00:37:34     30s] (I)      Increase net scenic ratio                          : true
[06/17 00:37:34     30s] (I)      Method to set GCell size                           : row
[06/17 00:37:34     30s] (I)      Connect multiple ports and must join fix           : true
[06/17 00:37:34     30s] (I)      Avoid high resistance layers                       : true
[06/17 00:37:34     30s] (I)      Model find APA for IO pin fix                      : true
[06/17 00:37:34     30s] (I)      Avoid connecting non-metal layers                  : true
[06/17 00:37:34     30s] (I)      Use track pitch for NDR                            : true
[06/17 00:37:34     30s] (I)      Enable layer relax to lower layer                  : true
[06/17 00:37:34     30s] (I)      Enable layer relax to upper layer                  : true
[06/17 00:37:34     30s] (I)      Top layer relaxation fix                           : true
[06/17 00:37:34     30s] (I)      Handle non-default track width                     : false
[06/17 00:37:34     30s] (I)      Counted 182 PG shapes. We will not process PG shapes layer by layer.
[06/17 00:37:34     30s] (I)      Use row-based GCell size
[06/17 00:37:34     30s] (I)      Use row-based GCell align
[06/17 00:37:34     30s] (I)      layer 0 area = 0
[06/17 00:37:34     30s] (I)      layer 1 area = 0
[06/17 00:37:34     30s] (I)      layer 2 area = 0
[06/17 00:37:34     30s] (I)      layer 3 area = 0
[06/17 00:37:34     30s] (I)      layer 4 area = 0
[06/17 00:37:34     30s] (I)      layer 5 area = 0
[06/17 00:37:34     30s] (I)      layer 6 area = 0
[06/17 00:37:34     30s] (I)      layer 7 area = 0
[06/17 00:37:34     30s] (I)      layer 8 area = 0
[06/17 00:37:34     30s] (I)      layer 9 area = 0
[06/17 00:37:34     30s] (I)      GCell unit size   : 2800
[06/17 00:37:34     30s] (I)      GCell multiplier  : 1
[06/17 00:37:34     30s] (I)      GCell row height  : 2800
[06/17 00:37:34     30s] (I)      Actual row height : 2800
[06/17 00:37:34     30s] (I)      GCell align ref   : 0 0
[06/17 00:37:34     30s] [NR-eGR] Track table information for default rule: 
[06/17 00:37:34     30s] [NR-eGR] metal1 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal2 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal3 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal4 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal5 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal6 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal7 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal8 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal9 has single uniform track structure
[06/17 00:37:34     30s] [NR-eGR] metal10 has single uniform track structure
[06/17 00:37:34     30s] (I)      ============== Default via ===============
[06/17 00:37:34     30s] (I)      +---+------------------+-----------------+
[06/17 00:37:34     30s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[06/17 00:37:34     30s] (I)      +---+------------------+-----------------+
[06/17 00:37:34     30s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[06/17 00:37:34     30s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[06/17 00:37:34     30s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[06/17 00:37:34     30s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[06/17 00:37:34     30s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[06/17 00:37:34     30s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[06/17 00:37:34     30s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[06/17 00:37:34     30s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[06/17 00:37:34     30s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[06/17 00:37:34     30s] (I)      +---+------------------+-----------------+
[06/17 00:37:34     30s] [NR-eGR] Read 559 PG shapes
[06/17 00:37:34     30s] [NR-eGR] Read 0 clock shapes
[06/17 00:37:34     30s] [NR-eGR] Read 0 other shapes
[06/17 00:37:34     30s] [NR-eGR] #Routing Blockages  : 0
[06/17 00:37:34     30s] [NR-eGR] #Instance Blockages : 0
[06/17 00:37:34     30s] [NR-eGR] #PG Blockages       : 559
[06/17 00:37:34     30s] [NR-eGR] #Halo Blockages     : 0
[06/17 00:37:34     30s] [NR-eGR] #Boundary Blockages : 0
[06/17 00:37:34     30s] [NR-eGR] #Clock Blockages    : 0
[06/17 00:37:34     30s] [NR-eGR] #Other Blockages    : 0
[06/17 00:37:34     30s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/17 00:37:34     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/17 00:37:34     30s] [NR-eGR] Read 500 nets ( ignored 495 )
[06/17 00:37:34     30s] [NR-eGR] Connected 0 must-join pins/ports
[06/17 00:37:34     30s] (I)      early_global_route_priority property id does not exist.
[06/17 00:37:34     30s] (I)      Read Num Blocks=559  Num Prerouted Wires=0  Num CS=0
[06/17 00:37:34     30s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 2 (H) : #blockages 266 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 3 (V) : #blockages 195 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:34     30s] (I)      Moved 1 terms for better access 
[06/17 00:37:34     30s] (I)      Number of ignored nets                =      0
[06/17 00:37:34     30s] (I)      Number of connected nets              =      0
[06/17 00:37:34     30s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of clock nets                  =      5.  Ignored: No
[06/17 00:37:34     30s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/17 00:37:34     30s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/17 00:37:34     30s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/17 00:37:34     30s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[06/17 00:37:34     30s] (I)      Ndr track 0 does not exist
[06/17 00:37:34     30s] (I)      ---------------------Grid Graph Info--------------------
[06/17 00:37:34     30s] (I)      Routing area        : (0, 0) - (123880, 123200)
[06/17 00:37:34     30s] (I)      Core area           : (0, 0) - (123880, 123200)
[06/17 00:37:34     30s] (I)      Site width          :   380  (dbu)
[06/17 00:37:34     30s] (I)      Row height          :  2800  (dbu)
[06/17 00:37:34     30s] (I)      GCell row height    :  2800  (dbu)
[06/17 00:37:34     30s] (I)      GCell width         :  2800  (dbu)
[06/17 00:37:34     30s] (I)      GCell height        :  2800  (dbu)
[06/17 00:37:34     30s] (I)      Grid                :    45    44    10
[06/17 00:37:34     30s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/17 00:37:34     30s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/17 00:37:34     30s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/17 00:37:34     30s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:34     30s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:34     30s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/17 00:37:34     30s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/17 00:37:34     30s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[06/17 00:37:34     30s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/17 00:37:34     30s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[06/17 00:37:34     30s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/17 00:37:34     30s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/17 00:37:34     30s] (I)      --------------------------------------------------------
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] [NR-eGR] ============ Routing rule table ============
[06/17 00:37:34     30s] [NR-eGR] Rule id: 0  Nets: 5
[06/17 00:37:34     30s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[06/17 00:37:34     30s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[06/17 00:37:34     30s] (I)                    Pitch  760  560  1120  1120  1120  3200  3200  6400  6400 
[06/17 00:37:34     30s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[06/17 00:37:34     30s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[06/17 00:37:34     30s] [NR-eGR] ========================================
[06/17 00:37:34     30s] [NR-eGR] 
[06/17 00:37:34     30s] (I)      =============== Blocked Tracks ===============
[06/17 00:37:34     30s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:34     30s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/17 00:37:34     30s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:34     30s] (I)      |     1 |       0 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     2 |   14344 |      968 |         6.75% |
[06/17 00:37:34     30s] (I)      |     3 |   19800 |      176 |         0.89% |
[06/17 00:37:34     30s] (I)      |     4 |    9680 |     1080 |        11.16% |
[06/17 00:37:34     30s] (I)      |     5 |    9855 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     6 |    9680 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     7 |    3285 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     8 |    3212 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |     9 |    1710 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      |    10 |    1584 |        0 |         0.00% |
[06/17 00:37:34     30s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:34     30s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1767.61 MB )
[06/17 00:37:34     30s] (I)      Reset routing kernel
[06/17 00:37:34     30s] (I)      Started Global Routing ( Curr Mem: 1767.61 MB )
[06/17 00:37:34     30s] (I)      totalPins=137  totalGlobalPin=137 (100.00%)
[06/17 00:37:34     30s] (I)      total 2D Cap : 28224 = (19624 H, 8600 V)
[06/17 00:37:34     30s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1a Route ============
[06/17 00:37:34     30s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 13
[06/17 00:37:34     30s] (I)      Usage: 319 = (148 H, 171 V) = (0.75% H, 1.99% V) = (2.072e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1b Route ============
[06/17 00:37:34     30s] (I)      Usage: 319 = (148 H, 171 V) = (0.75% H, 1.99% V) = (2.072e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] (I)      Overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.466000e+02um
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1c Route ============
[06/17 00:37:34     30s] (I)      Level2 Grid: 9 x 9
[06/17 00:37:34     30s] (I)      Usage: 319 = (148 H, 171 V) = (0.75% H, 1.99% V) = (2.072e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1d Route ============
[06/17 00:37:34     30s] (I)      Usage: 320 = (149 H, 171 V) = (0.76% H, 1.99% V) = (2.086e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1e Route ============
[06/17 00:37:34     30s] (I)      Usage: 320 = (149 H, 171 V) = (0.76% H, 1.99% V) = (2.086e+02um H, 2.394e+02um V)
[06/17 00:37:34     30s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.480000e+02um
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1f Route ============
[06/17 00:37:34     30s] (I)      Usage: 324 = (155 H, 169 V) = (0.79% H, 1.97% V) = (2.170e+02um H, 2.366e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1g Route ============
[06/17 00:37:34     30s] (I)      Usage: 262 = (120 H, 142 V) = (0.61% H, 1.65% V) = (1.680e+02um H, 1.988e+02um V)
[06/17 00:37:34     30s] (I)      #Nets         : 5
[06/17 00:37:34     30s] (I)      #Relaxed nets : 3
[06/17 00:37:34     30s] (I)      Wire length   : 105
[06/17 00:37:34     30s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1h Route ============
[06/17 00:37:34     30s] (I)      Usage: 262 = (120 H, 142 V) = (0.61% H, 1.65% V) = (1.680e+02um H, 1.988e+02um V)
[06/17 00:37:34     30s] (I)      total 2D Cap : 47759 = (29479 H, 18280 V)
[06/17 00:37:34     30s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1a Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1b Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.314000e+02um
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1c Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1d Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1e Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.314000e+02um
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1f Route ============
[06/17 00:37:34     30s] (I)      Usage: 451 = (204 H, 247 V) = (0.69% H, 1.35% V) = (2.856e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1g Route ============
[06/17 00:37:34     30s] (I)      Usage: 450 = (203 H, 247 V) = (0.69% H, 1.35% V) = (2.842e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      #Nets         : 3
[06/17 00:37:34     30s] (I)      #Relaxed nets : 0
[06/17 00:37:34     30s] (I)      Wire length   : 188
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] (I)      ============  Phase 1h Route ============
[06/17 00:37:34     30s] (I)      Usage: 450 = (203 H, 247 V) = (0.69% H, 1.35% V) = (2.842e+02um H, 3.458e+02um V)
[06/17 00:37:34     30s] (I)      
[06/17 00:37:34     30s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/17 00:37:34     30s] [NR-eGR]                        OverCon            
[06/17 00:37:34     30s] [NR-eGR]                         #Gcell     %Gcell
[06/17 00:37:34     30s] [NR-eGR]        Layer               (1)    OverCon
[06/17 00:37:34     30s] [NR-eGR] ----------------------------------------------
[06/17 00:37:34     30s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR] ----------------------------------------------
[06/17 00:37:34     30s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/17 00:37:34     30s] [NR-eGR] 
[06/17 00:37:34     30s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1775.61 MB )
[06/17 00:37:34     30s] (I)      total 2D Cap : 71628 = (34474 H, 37154 V)
[06/17 00:37:34     30s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/17 00:37:34     30s] (I)      ============= Track Assignment ============
[06/17 00:37:34     30s] (I)      Started Track Assignment (1T) ( Curr Mem: 1775.61 MB )
[06/17 00:37:34     30s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[06/17 00:37:34     30s] (I)      Run Multi-thread track assignment
[06/17 00:37:34     30s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1775.61 MB )
[06/17 00:37:34     30s] (I)      Started Export ( Curr Mem: 1775.61 MB )
[06/17 00:37:34     30s] [NR-eGR]                  Length (um)  Vias 
[06/17 00:37:34     30s] [NR-eGR] -----------------------------------
[06/17 00:37:34     30s] [NR-eGR]  metal1   (1H)             0  1392 
[06/17 00:37:34     30s] [NR-eGR]  metal2   (2V)          1177  1821 
[06/17 00:37:34     30s] [NR-eGR]  metal3   (3H)          3465   695 
[06/17 00:37:34     30s] [NR-eGR]  metal4   (4V)          1138   188 
[06/17 00:37:34     30s] [NR-eGR]  metal5   (5H)          1501   106 
[06/17 00:37:34     30s] [NR-eGR]  metal6   (6V)           746     6 
[06/17 00:37:34     30s] [NR-eGR]  metal7   (7H)           129     2 
[06/17 00:37:34     30s] [NR-eGR]  metal8   (8V)            31     0 
[06/17 00:37:34     30s] [NR-eGR]  metal9   (9H)             0     0 
[06/17 00:37:34     30s] [NR-eGR]  metal10  (10V)            0     0 
[06/17 00:37:34     30s] [NR-eGR] -----------------------------------
[06/17 00:37:34     30s] [NR-eGR]           Total         8187  4210 
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Total half perimeter of net bounding box: 7388um
[06/17 00:37:34     30s] [NR-eGR] Total length: 8187um, number of vias: 4210
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Total eGR-routed clock nets wire length: 447um, number of vias: 384
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Report for selected net(s) only.
[06/17 00:37:34     30s] [NR-eGR]                  Length (um)  Vias 
[06/17 00:37:34     30s] [NR-eGR] -----------------------------------
[06/17 00:37:34     30s] [NR-eGR]  metal1   (1H)             0   136 
[06/17 00:37:34     30s] [NR-eGR]  metal2   (2V)           108   155 
[06/17 00:37:34     30s] [NR-eGR]  metal3   (3H)           188    89 
[06/17 00:37:34     30s] [NR-eGR]  metal4   (4V)           146     2 
[06/17 00:37:34     30s] [NR-eGR]  metal5   (5H)             1     2 
[06/17 00:37:34     30s] [NR-eGR]  metal6   (6V)             3     0 
[06/17 00:37:34     30s] [NR-eGR]  metal7   (7H)             0     0 
[06/17 00:37:34     30s] [NR-eGR]  metal8   (8V)             0     0 
[06/17 00:37:34     30s] [NR-eGR]  metal9   (9H)             0     0 
[06/17 00:37:34     30s] [NR-eGR]  metal10  (10V)            0     0 
[06/17 00:37:34     30s] [NR-eGR] -----------------------------------
[06/17 00:37:34     30s] [NR-eGR]           Total          447   384 
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Total half perimeter of net bounding box: 201um
[06/17 00:37:34     30s] [NR-eGR] Total length: 447um, number of vias: 384
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] [NR-eGR] Total routed clock nets wire length: 447um, number of vias: 384
[06/17 00:37:34     30s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:34     30s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1775.61 MB )
[06/17 00:37:34     30s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1775.61 MB )
[06/17 00:37:34     30s] (I)      ====================================== Runtime Summary ======================================
[06/17 00:37:34     30s] (I)       Step                                              %     Start    Finish      Real       CPU 
[06/17 00:37:34     30s] (I)      ---------------------------------------------------------------------------------------------
[06/17 00:37:34     30s] (I)       Early Global Route kernel                   100.00%  1.96 sec  2.02 sec  0.05 sec  0.05 sec 
[06/17 00:37:34     30s] (I)       +-Import and model                           29.08%  1.97 sec  1.98 sec  0.02 sec  0.02 sec 
[06/17 00:37:34     30s] (I)       | +-Create place DB                           3.03%  1.97 sec  1.97 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Import place data                       2.73%  1.97 sec  1.97 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read instances and placement          0.91%  1.97 sec  1.97 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read nets                             1.25%  1.97 sec  1.97 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Create route DB                          17.06%  1.97 sec  1.98 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | +-Import route data (1T)                 13.49%  1.97 sec  1.98 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.78%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read routing blockages              0.00%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read instance blockages             0.19%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read PG blockages                   0.15%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read clock blockages                0.07%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read other blockages                0.07%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read halo blockages                 0.01%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Read boundary cut boxes             0.00%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read blackboxes                       0.05%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read prerouted                        0.28%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read unlegalized nets                 0.05%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Read nets                             0.11%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Set up via pillars                    0.01%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Initialize 3D grid graph              0.28%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Model blockage capacity               2.59%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Initialize 3D capacity              1.98%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Move terms for access (1T)            0.12%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Read aux data                             0.00%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Others data preparation                   0.10%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Create route kernel                       7.31%  1.98 sec  1.98 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Global Routing                             37.35%  1.98 sec  2.00 sec  0.02 sec  0.02 sec 
[06/17 00:37:34     30s] (I)       | +-Initialization                            0.12%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Net group 1                              25.09%  1.99 sec  2.00 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | +-Generate topology                       1.09%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1a                                1.53%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Pattern routing (1T)                  0.54%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.15%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1b                                1.06%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Monotonic routing (1T)                0.56%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1c                                1.18%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Two level Routing                     0.81%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  1.99 sec  1.99 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1d                               12.29%  1.99 sec  2.00 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | | +-Detoured routing (1T)                11.89%  1.99 sec  2.00 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1e                                0.71%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Route legalization                    0.28%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | | +-Legalize Blockage Violations        0.02%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1f                                0.49%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Congestion clean                      0.16%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1g                                1.14%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Post Routing                          0.78%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1h                                0.61%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Post Routing                          0.25%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Layer assignment (1T)                   0.71%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Net group 2                               8.93%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Generate topology                       0.79%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1a                                0.89%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Pattern routing (1T)                  0.50%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1b                                0.15%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1c                                0.07%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1d                                0.06%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1e                                0.43%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Route legalization                    0.00%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1f                                0.05%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1g                                0.59%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Post Routing                          0.25%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Phase 1h                                0.63%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | | +-Post Routing                          0.26%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Layer assignment (1T)                   0.92%  2.00 sec  2.00 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Export 3D cong map                          1.57%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Export 2D cong map                        0.41%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Extract Global 3D Wires                     0.02%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Track Assignment (1T)                       4.55%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Initialization                            0.06%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Track Assignment Kernel                   3.61%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Free Memory                               0.00%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Export                                     14.44%  2.01 sec  2.02 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | +-Export DB wires                           0.90%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Export all nets                         0.28%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | | +-Set wire vias                           0.05%  2.01 sec  2.01 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Report wirelength                        10.46%  2.01 sec  2.02 sec  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)       | +-Update net boxes                          1.90%  2.02 sec  2.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       | +-Update timing                             0.00%  2.02 sec  2.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)       +-Postprocess design                          1.30%  2.02 sec  2.02 sec  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)      ======================= Summary by functions ========================
[06/17 00:37:34     30s] (I)       Lv  Step                                      %      Real       CPU 
[06/17 00:37:34     30s] (I)      ---------------------------------------------------------------------
[06/17 00:37:34     30s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.05 sec 
[06/17 00:37:34     30s] (I)        1  Global Routing                       37.35%  0.02 sec  0.02 sec 
[06/17 00:37:34     30s] (I)        1  Import and model                     29.08%  0.02 sec  0.02 sec 
[06/17 00:37:34     30s] (I)        1  Export                               14.44%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        1  Track Assignment (1T)                 4.55%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        1  Export 3D cong map                    1.57%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        1  Postprocess design                    1.30%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Net group 1                          25.09%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        2  Create route DB                      17.06%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        2  Report wirelength                    10.46%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        2  Net group 2                           8.93%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Create route kernel                   7.31%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Track Assignment Kernel               3.61%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Create place DB                       3.03%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Update net boxes                      1.90%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Export DB wires                       0.90%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Export 2D cong map                    0.41%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Initialization                        0.18%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Import route data (1T)               13.49%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1d                             12.35%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        3  Import place data                     2.73%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1a                              2.43%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Generate topology                     1.88%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1g                              1.73%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Layer assignment (1T)                 1.63%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1c                              1.25%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1h                              1.24%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1b                              1.21%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1e                              1.14%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Phase 1f                              0.54%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Export all nets                       0.28%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Detoured routing (1T)                11.89%  0.01 sec  0.01 sec 
[06/17 00:37:34     30s] (I)        4  Read blockages ( Layer 2-10 )         2.78%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Model blockage capacity               2.59%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Post Routing                          1.54%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read nets                             1.36%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Pattern routing (1T)                  1.04%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read instances and placement          0.91%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Two level Routing                     0.81%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Monotonic routing (1T)                0.56%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Route legalization                    0.29%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read prerouted                        0.28%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Initialize 3D grid graph              0.28%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Congestion clean                      0.16%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Pattern Routing Avoiding Blockages    0.15%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Initialize 3D capacity                1.98%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read instance blockages               0.19%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read PG blockages                     0.15%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Two Level Routing (Strong)            0.12%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Two Level Routing (Regular)           0.04%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/17 00:37:34     30s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:34     30s]     Routing using eGR in eGR->NR Step done.
[06/17 00:37:34     30s]     Routing using NR in eGR->NR Step...
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] CCOPT: Preparing to route 5 clock nets with NanoRoute.
[06/17 00:37:34     30s]   All net are default rule.
[06/17 00:37:34     30s]   Preferred NanoRoute mode settings: Current
[06/17 00:37:34     30s] -routeDesignFixClockNets false
[06/17 00:37:34     30s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/17 00:37:34     30s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/17 00:37:34     30s]       Clock detailed routing...
[06/17 00:37:34     30s]         NanoRoute...
[06/17 00:37:34     30s] % Begin globalDetailRoute (date=06/17 00:37:34, mem=1473.6M)
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] globalDetailRoute
[06/17 00:37:34     30s] 
[06/17 00:37:34     30s] #Start globalDetailRoute on Tue Jun 17 00:37:34 2025
[06/17 00:37:34     30s] #
[06/17 00:37:34     30s] ### Time Record (globalDetailRoute) is installed.
[06/17 00:37:34     30s] ### Time Record (Pre Callback) is installed.
[06/17 00:37:34     30s] ### Time Record (Pre Callback) is uninstalled.
[06/17 00:37:34     30s] ### Time Record (DB Import) is installed.
[06/17 00:37:34     30s] ### Time Record (Timing Data Generation) is installed.
[06/17 00:37:34     30s] ### Time Record (Timing Data Generation) is uninstalled.
[06/17 00:37:34     30s] #create default rule from bind_ndr_rule rule=0x7f1d4d22fea0 0x7f1d1d52a018
[06/17 00:37:35     30s] ### Net info: total nets: 1947
[06/17 00:37:35     30s] ### Net info: dirty nets: 0
[06/17 00:37:35     30s] ### Net info: marked as disconnected nets: 0
[06/17 00:37:35     30s] #num needed restored net=0
[06/17 00:37:35     30s] #need_extraction net=0 (total=1947)
[06/17 00:37:35     30s] ### Net info: fully routed nets: 5
[06/17 00:37:35     30s] ### Net info: trivial (< 2 pins) nets: 1447
[06/17 00:37:35     30s] ### Net info: unrouted nets: 495
[06/17 00:37:35     30s] ### Net info: re-extraction nets: 0
[06/17 00:37:35     30s] ### Net info: selected nets: 5
[06/17 00:37:35     30s] ### Net info: ignored nets: 0
[06/17 00:37:35     30s] ### Net info: skip routing nets: 0
[06/17 00:37:35     30s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[06/17 00:37:35     30s] ### import design signature (2): route=1035112265 fixed_route=2134493256 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1657670350 dirty_area=0 del_dirty_area=0 cell=1717263204 placement=1998117019 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[06/17 00:37:35     30s] ### Time Record (DB Import) is uninstalled.
[06/17 00:37:35     30s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[06/17 00:37:35     30s] #
[06/17 00:37:35     30s] #Wire/Via statistics before line assignment ...
[06/17 00:37:35     30s] #Total number of nets with non-default rule or having extra spacing = 5
[06/17 00:37:35     30s] #Total wire length = 447 um.
[06/17 00:37:35     30s] #Total half perimeter of net bounding box = 204 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal1 = 0 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal2 = 108 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal3 = 188 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal4 = 146 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal5 = 1 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal6 = 3 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal7 = 0 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal8 = 0 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal9 = 0 um.
[06/17 00:37:35     30s] #Total wire length on LAYER metal10 = 0 um.
[06/17 00:37:35     30s] #Total number of vias = 384
[06/17 00:37:35     30s] #Up-Via Summary (total 384):
[06/17 00:37:35     30s] #           
[06/17 00:37:35     30s] #-----------------------
[06/17 00:37:35     30s] # metal1            136
[06/17 00:37:35     30s] # metal2            155
[06/17 00:37:35     30s] # metal3             89
[06/17 00:37:35     30s] # metal4              2
[06/17 00:37:35     30s] # metal5              2
[06/17 00:37:35     30s] #-----------------------
[06/17 00:37:35     30s] #                   384 
[06/17 00:37:35     30s] #
[06/17 00:37:35     30s] ### Time Record (Data Preparation) is installed.
[06/17 00:37:35     30s] #Start routing data preparation on Tue Jun 17 00:37:35 2025
[06/17 00:37:35     30s] #
[06/17 00:37:35     30s] #Minimum voltage of a net in the design = 0.000.
[06/17 00:37:35     30s] #Maximum voltage of a net in the design = 1.250.
[06/17 00:37:35     30s] #Voltage range [0.000 - 1.250] has 1945 nets.
[06/17 00:37:35     30s] #Voltage range [0.950 - 1.250] has 1 net.
[06/17 00:37:35     30s] #Voltage range [0.000 - 0.000] has 1 net.
[06/17 00:37:35     30s] #Build and mark too close pins for the same net.
[06/17 00:37:35     30s] ### Time Record (Cell Pin Access) is installed.
[06/17 00:37:35     30s] #Initial pin access analysis.
[06/17 00:37:35     31s] #Detail pin access analysis.
[06/17 00:37:35     31s] ### Time Record (Cell Pin Access) is uninstalled.
[06/17 00:37:35     31s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[06/17 00:37:35     31s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[06/17 00:37:35     31s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[06/17 00:37:35     31s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/17 00:37:35     31s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/17 00:37:35     31s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/17 00:37:35     31s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/17 00:37:35     31s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/17 00:37:35     31s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[06/17 00:37:35     31s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[06/17 00:37:35     31s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[06/17 00:37:35     31s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[06/17 00:37:35     31s] #pin_access_rlayer=2(metal2)
[06/17 00:37:35     31s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[06/17 00:37:35     31s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/17 00:37:35     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1515.02 (MB), peak = 1548.53 (MB)
[06/17 00:37:35     31s] #Regenerating Ggrids automatically.
[06/17 00:37:35     31s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[06/17 00:37:35     31s] #Using automatically generated G-grids.
[06/17 00:37:35     31s] #Done routing data preparation.
[06/17 00:37:35     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.66 (MB), peak = 1548.53 (MB)
[06/17 00:37:35     31s] ### Time Record (Data Preparation) is uninstalled.
[06/17 00:37:35     31s] 
[06/17 00:37:35     31s] Trim Metal Layers:
[06/17 00:37:35     31s] LayerId::1 widthSet size::4
[06/17 00:37:35     31s] LayerId::2 widthSet size::4
[06/17 00:37:35     31s] LayerId::3 widthSet size::4
[06/17 00:37:35     31s] LayerId::4 widthSet size::4
[06/17 00:37:35     31s] LayerId::5 widthSet size::4
[06/17 00:37:35     31s] LayerId::6 widthSet size::4
[06/17 00:37:35     31s] LayerId::7 widthSet size::4
[06/17 00:37:35     31s] LayerId::8 widthSet size::4
[06/17 00:37:35     31s] LayerId::9 widthSet size::4
[06/17 00:37:35     31s] LayerId::10 widthSet size::3
[06/17 00:37:35     31s] Updating RC grid for preRoute extraction ...
[06/17 00:37:35     31s] eee: pegSigSF::1.070000
[06/17 00:37:35     31s] Initializing multi-corner capacitance tables ... 
[06/17 00:37:35     31s] Initializing multi-corner resistance tables ...
[06/17 00:37:35     31s] eee: l::1 avDens::0.101546 usedTrk::253.864285 availTrk::2500.000000 sigTrk::253.864285
[06/17 00:37:35     31s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:35     31s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:35     31s] eee: l::4 avDens::0.025741 usedTrk::12.870678 availTrk::500.000000 sigTrk::12.870678
[06/17 00:37:35     31s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:35     31s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:35     31s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:35     31s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:35     31s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:35     31s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:35     31s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:35     31s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.877700 pMod=80 wcR=0.535700 newSi=0.002500 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.078771 shortMod=0.393857 fMod=0.019693 
[06/17 00:37:35     31s] ### Successfully loaded pre-route RC model
[06/17 00:37:35     31s] ### Time Record (Line Assignment) is installed.
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] #Distribution of nets:
[06/17 00:37:35     31s] #  
[06/17 00:37:35     31s] # #pin range           #net       %
[06/17 00:37:35     31s] #------------------------------------
[06/17 00:37:35     31s] #          2             373 ( 19.2%)
[06/17 00:37:35     31s] #          3              34 (  1.7%)
[06/17 00:37:35     31s] #          4              74 (  3.8%)
[06/17 00:37:35     31s] #          5               3 (  0.2%)
[06/17 00:37:35     31s] #          6               1 (  0.1%)
[06/17 00:37:35     31s] #          7               1 (  0.1%)
[06/17 00:37:35     31s] #          8               1 (  0.1%)
[06/17 00:37:35     31s] #          9               1 (  0.1%)
[06/17 00:37:35     31s] #  10  -  19               4 (  0.2%)
[06/17 00:37:35     31s] #  20  -  29               2 (  0.1%)
[06/17 00:37:35     31s] #  30  -  39               5 (  0.3%)
[06/17 00:37:35     31s] #  50  -  59               1 (  0.1%)
[06/17 00:37:35     31s] #     >=2000               0 (  0.0%)
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] #Total: 1947 nets, 500 non-trivial nets
[06/17 00:37:35     31s] #                              #net       %
[06/17 00:37:35     31s] #-------------------------------------------
[06/17 00:37:35     31s] #  Fully global routed            5 ( 1.0%)
[06/17 00:37:35     31s] #  Clock                          5
[06/17 00:37:35     31s] #  Extra space                    5
[06/17 00:37:35     31s] #  Prefer layer range           500
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] #Nets in 2 layer ranges:
[06/17 00:37:35     31s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[06/17 00:37:35     31s] #---------------------------------------------------------
[06/17 00:37:35     31s] #            -------           metal8*        495 ( 99.0%)
[06/17 00:37:35     31s] #             metal3           metal4           5 (  1.0%)
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] #5 nets selected.
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] ### 
[06/17 00:37:35     31s] ### Net length summary before Line Assignment:
[06/17 00:37:35     31s] ### Layer     H-Len   V-Len         Total       #Up-Via
[06/17 00:37:35     31s] ### ---------------------------------------------------
[06/17 00:37:35     31s] ### metal1        0       0       0(  0%)     136( 21%)
[06/17 00:37:35     31s] ### metal2        0     101     101( 23%)     427( 65%)
[06/17 00:37:35     31s] ### metal3      195       0     195( 44%)      91( 14%)
[06/17 00:37:35     31s] ### metal4        0     146     146( 33%)       2(  0%)
[06/17 00:37:35     31s] ### metal5        1       0       1(  0%)       2(  0%)
[06/17 00:37:35     31s] ### metal6        0       3       3(  1%)       0(  0%)
[06/17 00:37:35     31s] ### metal7        0       0       0(  0%)       0(  0%)
[06/17 00:37:35     31s] ### metal8        0       0       0(  0%)       0(  0%)
[06/17 00:37:35     31s] ### metal9        0       0       0(  0%)       0(  0%)
[06/17 00:37:35     31s] ### metal10       0       0       0(  0%)       0(  0%)
[06/17 00:37:35     31s] ### ---------------------------------------------------
[06/17 00:37:35     31s] ###             196     250     446           658      
[06/17 00:37:35     31s] ### 
[06/17 00:37:35     31s] ### Net length and overlap summary after Line Assignment:
[06/17 00:37:35     31s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[06/17 00:37:35     31s] ### ----------------------------------------------------------------------------
[06/17 00:37:35     31s] ### metal1        0       0       0(  0%)     136( 35%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### metal2        0     107     107( 24%)     178( 46%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### metal3      187       0     187( 42%)      70( 18%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### metal4        0     142     142( 32%)       2(  1%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### metal5        5       0       5(  1%)       0(  0%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[06/17 00:37:35     31s] ### ----------------------------------------------------------------------------
[06/17 00:37:35     31s] ###             192     250     443           386          0           0        
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] #Line Assignment statistics:
[06/17 00:37:35     31s] #Cpu time = 00:00:00
[06/17 00:37:35     31s] #Elapsed time = 00:00:00
[06/17 00:37:35     31s] #Increased memory = 3.45 (MB)
[06/17 00:37:35     31s] #Total memory = 1541.48 (MB)
[06/17 00:37:35     31s] #Peak memory = 1548.53 (MB)
[06/17 00:37:35     31s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[06/17 00:37:35     31s] ### Time Record (Line Assignment) is uninstalled.
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] #Wire/Via statistics after line assignment ...
[06/17 00:37:35     31s] #Total number of nets with non-default rule or having extra spacing = 5
[06/17 00:37:35     31s] #Total wire length = 443 um.
[06/17 00:37:35     31s] #Total half perimeter of net bounding box = 204 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal1 = 0 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal2 = 108 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal3 = 188 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal4 = 143 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal5 = 5 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal6 = 0 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal7 = 0 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal8 = 0 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal9 = 0 um.
[06/17 00:37:35     31s] #Total wire length on LAYER metal10 = 0 um.
[06/17 00:37:35     31s] #Total number of vias = 386
[06/17 00:37:35     31s] #Up-Via Summary (total 386):
[06/17 00:37:35     31s] #           
[06/17 00:37:35     31s] #-----------------------
[06/17 00:37:35     31s] # metal1            136
[06/17 00:37:35     31s] # metal2            178
[06/17 00:37:35     31s] # metal3             70
[06/17 00:37:35     31s] # metal4              2
[06/17 00:37:35     31s] #-----------------------
[06/17 00:37:35     31s] #                   386 
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] #Routing data preparation, pin analysis, line assignment statistics:
[06/17 00:37:35     31s] #Cpu time = 00:00:01
[06/17 00:37:35     31s] #Elapsed time = 00:00:01
[06/17 00:37:35     31s] #Increased memory = 31.70 (MB)
[06/17 00:37:35     31s] #Total memory = 1539.66 (MB)
[06/17 00:37:35     31s] #Peak memory = 1548.53 (MB)
[06/17 00:37:35     31s] #RTESIG:78da9593c14ec3300c8639f31456b74391d888938664072e485c014dc0752a5b5655a4c9
[06/17 00:37:35     31s] #       d4a4c0de1e0f10d2a6aaa1bda5fdf4dbfeea4ca62f774bc838ce51cd0253728570bfe482
[06/17 00:37:35     31s] #       09a6675cc8e28ae38a3e3ddf66e793e9c3e313870cca10eacaad1abf31376bebd76f10eb
[06/17 00:37:35     31s] #       a676d5cf1bcc200fb1a5f32574c1b4104c8c74baf80d5010dbce40feeabded2594866d69
[06/17 00:37:35     31s] #       c31fb2d9bbb2a9d7b031dbb2b3f184c6a238c6fb6a8a05700679eda2a94cdbcb08c6c694
[06/17 00:37:35     31s] #       15149998436a0559f43b6f7db507eb49d047dd9a613d8b828f9a9e2126c74714d747cd26
[06/17 00:37:35     31s] #       3251e2387c5cba96a4857812615cd7f4b7ccc943c22f4a25418839b2c303f9d6fa32f693
[06/17 00:37:35     31s] #       4ad1aff8d6346c1f1535877278535063728769480dd9bb4894d38715319fbbd68430a843
[06/17 00:37:35     31s] #       6b8a73de0d4ae3c845aa317ed09fbc2f54ef1fd042a5217e7aad8ea1b32f204b67c5
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] #Skip comparing routing design signature in db-snapshot flow
[06/17 00:37:35     31s] ### Time Record (Detail Routing) is installed.
[06/17 00:37:35     31s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[06/17 00:37:35     31s] #
[06/17 00:37:35     31s] #Start Detail Routing..
[06/17 00:37:35     31s] #start initial detail routing ...
[06/17 00:37:35     31s] ### Design has 7 dirty nets
[06/17 00:37:36     32s] ### Routing stats: routing = 58.62%
[06/17 00:37:36     32s] #   number of violations = 0
[06/17 00:37:36     32s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1544.56 (MB), peak = 1566.55 (MB)
[06/17 00:37:36     32s] #Complete Detail Routing.
[06/17 00:37:36     32s] #Total number of nets with non-default rule or having extra spacing = 5
[06/17 00:37:36     32s] #Total wire length = 462 um.
[06/17 00:37:36     32s] #Total half perimeter of net bounding box = 204 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal1 = 0 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal2 = 57 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal3 = 226 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal4 = 178 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal5 = 0 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal6 = 0 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal7 = 0 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal8 = 0 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal9 = 0 um.
[06/17 00:37:36     32s] #Total wire length on LAYER metal10 = 0 um.
[06/17 00:37:36     32s] #Total number of vias = 373
[06/17 00:37:36     32s] #Up-Via Summary (total 373):
[06/17 00:37:36     32s] #           
[06/17 00:37:36     32s] #-----------------------
[06/17 00:37:36     32s] # metal1            136
[06/17 00:37:36     32s] # metal2            131
[06/17 00:37:36     32s] # metal3            106
[06/17 00:37:36     32s] #-----------------------
[06/17 00:37:36     32s] #                   373 
[06/17 00:37:36     32s] #
[06/17 00:37:36     32s] #Total number of DRC violations = 0
[06/17 00:37:36     32s] ### Time Record (Detail Routing) is uninstalled.
[06/17 00:37:36     32s] #Cpu time = 00:00:01
[06/17 00:37:36     32s] #Elapsed time = 00:00:01
[06/17 00:37:36     32s] #Increased memory = 4.90 (MB)
[06/17 00:37:36     32s] #Total memory = 1544.56 (MB)
[06/17 00:37:36     32s] #Peak memory = 1566.55 (MB)
[06/17 00:37:36     32s] #Skip updating routing design signature in db-snapshot flow
[06/17 00:37:36     32s] #detailRoute Statistics:
[06/17 00:37:36     32s] #Cpu time = 00:00:01
[06/17 00:37:36     32s] #Elapsed time = 00:00:01
[06/17 00:37:36     32s] #Increased memory = 4.90 (MB)
[06/17 00:37:36     32s] #Total memory = 1544.56 (MB)
[06/17 00:37:36     32s] #Peak memory = 1566.55 (MB)
[06/17 00:37:36     32s] ### Time Record (DB Export) is installed.
[06/17 00:37:36     32s] ### export design design signature (7): route=134980674 fixed_route=2134493256 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=895240484 dirty_area=0 del_dirty_area=0 cell=1717263204 placement=1998117019 pin_access=2075152367 inst_pattern=1 via=1605868471 routing_via=1774068281
[06/17 00:37:36     32s] ### Time Record (DB Export) is uninstalled.
[06/17 00:37:36     32s] ### Time Record (Post Callback) is installed.
[06/17 00:37:36     32s] ### Time Record (Post Callback) is uninstalled.
[06/17 00:37:36     32s] #
[06/17 00:37:36     32s] #globalDetailRoute statistics:
[06/17 00:37:36     32s] #Cpu time = 00:00:01
[06/17 00:37:36     32s] #Elapsed time = 00:00:01
[06/17 00:37:36     32s] #Increased memory = 77.64 (MB)
[06/17 00:37:36     32s] #Total memory = 1551.29 (MB)
[06/17 00:37:36     32s] #Peak memory = 1566.55 (MB)
[06/17 00:37:36     32s] #Number of warnings = 1
[06/17 00:37:36     32s] #Total number of warnings = 1
[06/17 00:37:36     32s] #Number of fails = 0
[06/17 00:37:36     32s] #Total number of fails = 0
[06/17 00:37:36     32s] #Complete globalDetailRoute on Tue Jun 17 00:37:36 2025
[06/17 00:37:36     32s] #
[06/17 00:37:36     32s] ### Time Record (globalDetailRoute) is uninstalled.
[06/17 00:37:36     32s] ### 
[06/17 00:37:36     32s] ###   Scalability Statistics
[06/17 00:37:36     32s] ### 
[06/17 00:37:36     32s] ### --------------------------------+----------------+----------------+----------------+
[06/17 00:37:36     32s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/17 00:37:36     32s] ### --------------------------------+----------------+----------------+----------------+
[06/17 00:37:36     32s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/17 00:37:36     32s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/17 00:37:36     32s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/17 00:37:36     32s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/17 00:37:36     32s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/17 00:37:36     32s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/17 00:37:36     32s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/17 00:37:36     32s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[06/17 00:37:36     32s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[06/17 00:37:36     32s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[06/17 00:37:36     32s] ### --------------------------------+----------------+----------------+----------------+
[06/17 00:37:36     32s] ### 
[06/17 00:37:36     32s] % End globalDetailRoute (date=06/17 00:37:36, total cpu=0:00:01.5, real=0:00:02.0, peak res=1566.6M, current mem=1551.0M)
[06/17 00:37:36     32s]         NanoRoute done. (took cpu=0:00:01.5 real=0:00:01.5)
[06/17 00:37:36     32s]       Clock detailed routing done.
[06/17 00:37:36     32s] Skipping check of guided vs. routed net lengths.
[06/17 00:37:36     32s] Set FIXED routing status on 5 net(s)
[06/17 00:37:36     32s] Set FIXED placed status on 4 instance(s)
[06/17 00:37:36     32s]       Route Remaining Unrouted Nets...
[06/17 00:37:36     32s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[06/17 00:37:36     32s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1858.9M, EPOCH TIME: 1750135056.324278
[06/17 00:37:36     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:36     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:36     32s] All LLGs are deleted
[06/17 00:37:36     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:36     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:36     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1858.9M, EPOCH TIME: 1750135056.324427
[06/17 00:37:36     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1858.9M, EPOCH TIME: 1750135056.324512
[06/17 00:37:36     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1858.9M, EPOCH TIME: 1750135056.324635
[06/17 00:37:36     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.1 mem=1858.9M
[06/17 00:37:36     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.1 mem=1858.9M
[06/17 00:37:36     32s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1858.94 MB )
[06/17 00:37:36     32s] (I)      ==================== Layers =====================
[06/17 00:37:36     32s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:36     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/17 00:37:36     32s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:36     32s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[06/17 00:37:36     32s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/17 00:37:36     32s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/17 00:37:36     32s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/17 00:37:36     32s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/17 00:37:36     32s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[06/17 00:37:36     32s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[06/17 00:37:36     32s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[06/17 00:37:36     32s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[06/17 00:37:36     32s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[06/17 00:37:36     32s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:36     32s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[06/17 00:37:36     32s] (I)      |   0 |  0 |  active |   other |        |    MS |
[06/17 00:37:36     32s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[06/17 00:37:36     32s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:36     32s] (I)      Started Import and model ( Curr Mem: 1858.94 MB )
[06/17 00:37:36     32s] (I)      Default pattern map key = des3_default.
[06/17 00:37:36     32s] (I)      == Non-default Options ==
[06/17 00:37:36     32s] (I)      Maximum routing layer                              : 10
[06/17 00:37:36     32s] (I)      Number of threads                                  : 1
[06/17 00:37:36     32s] (I)      Method to set GCell size                           : row
[06/17 00:37:36     32s] (I)      Counted 182 PG shapes. We will not process PG shapes layer by layer.
[06/17 00:37:36     32s] (I)      Use row-based GCell size
[06/17 00:37:36     32s] (I)      Use row-based GCell align
[06/17 00:37:36     32s] (I)      layer 0 area = 0
[06/17 00:37:36     32s] (I)      layer 1 area = 0
[06/17 00:37:36     32s] (I)      layer 2 area = 0
[06/17 00:37:36     32s] (I)      layer 3 area = 0
[06/17 00:37:36     32s] (I)      layer 4 area = 0
[06/17 00:37:36     32s] (I)      layer 5 area = 0
[06/17 00:37:36     32s] (I)      layer 6 area = 0
[06/17 00:37:36     32s] (I)      layer 7 area = 0
[06/17 00:37:36     32s] (I)      layer 8 area = 0
[06/17 00:37:36     32s] (I)      layer 9 area = 0
[06/17 00:37:36     32s] (I)      GCell unit size   : 2800
[06/17 00:37:36     32s] (I)      GCell multiplier  : 1
[06/17 00:37:36     32s] (I)      GCell row height  : 2800
[06/17 00:37:36     32s] (I)      Actual row height : 2800
[06/17 00:37:36     32s] (I)      GCell align ref   : 0 0
[06/17 00:37:36     32s] [NR-eGR] Track table information for default rule: 
[06/17 00:37:36     32s] [NR-eGR] metal1 has single uniform track structure
[06/17 00:37:36     32s] [NR-eGR] metal2 has single uniform track structure
[06/17 00:37:36     32s] [NR-eGR] metal3 has single uniform track structure
[06/17 00:37:36     32s] [NR-eGR] metal4 has single uniform track structure
[06/17 00:37:36     32s] [NR-eGR] metal5 has single uniform track structure
[06/17 00:37:36     32s] [NR-eGR] metal6 has single uniform track structure
[06/17 00:37:36     32s] [NR-eGR] metal7 has single uniform track structure
[06/17 00:37:36     32s] [NR-eGR] metal8 has single uniform track structure
[06/17 00:37:36     32s] [NR-eGR] metal9 has single uniform track structure
[06/17 00:37:36     32s] [NR-eGR] metal10 has single uniform track structure
[06/17 00:37:36     32s] (I)      ============== Default via ===============
[06/17 00:37:36     32s] (I)      +---+------------------+-----------------+
[06/17 00:37:36     32s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[06/17 00:37:36     32s] (I)      +---+------------------+-----------------+
[06/17 00:37:36     32s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[06/17 00:37:36     32s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[06/17 00:37:36     32s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[06/17 00:37:36     32s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[06/17 00:37:36     32s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[06/17 00:37:36     32s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[06/17 00:37:36     32s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[06/17 00:37:36     32s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[06/17 00:37:36     32s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[06/17 00:37:36     32s] (I)      +---+------------------+-----------------+
[06/17 00:37:36     32s] [NR-eGR] Read 227 PG shapes
[06/17 00:37:36     32s] [NR-eGR] Read 0 clock shapes
[06/17 00:37:36     32s] [NR-eGR] Read 0 other shapes
[06/17 00:37:36     32s] [NR-eGR] #Routing Blockages  : 0
[06/17 00:37:36     32s] [NR-eGR] #Instance Blockages : 0
[06/17 00:37:36     32s] [NR-eGR] #PG Blockages       : 227
[06/17 00:37:36     32s] [NR-eGR] #Halo Blockages     : 0
[06/17 00:37:36     32s] [NR-eGR] #Boundary Blockages : 0
[06/17 00:37:36     32s] [NR-eGR] #Clock Blockages    : 0
[06/17 00:37:36     32s] [NR-eGR] #Other Blockages    : 0
[06/17 00:37:36     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/17 00:37:36     32s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 508
[06/17 00:37:36     32s] [NR-eGR] Read 500 nets ( ignored 5 )
[06/17 00:37:36     32s] (I)      early_global_route_priority property id does not exist.
[06/17 00:37:36     32s] (I)      Read Num Blocks=227  Num Prerouted Wires=508  Num CS=0
[06/17 00:37:36     32s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 269
[06/17 00:37:36     32s] (I)      Layer 2 (H) : #blockages 90 : #preroutes 211
[06/17 00:37:36     32s] (I)      Layer 3 (V) : #blockages 47 : #preroutes 28
[06/17 00:37:36     32s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:36     32s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:36     32s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:36     32s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:36     32s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:36     32s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:36     32s] (I)      Number of ignored nets                =      5
[06/17 00:37:36     32s] (I)      Number of connected nets              =      0
[06/17 00:37:36     32s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[06/17 00:37:36     32s] (I)      Number of clock nets                  =      5.  Ignored: No
[06/17 00:37:36     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/17 00:37:36     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/17 00:37:36     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/17 00:37:36     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/17 00:37:36     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/17 00:37:36     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/17 00:37:36     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/17 00:37:36     32s] (I)      Ndr track 0 does not exist
[06/17 00:37:36     32s] (I)      ---------------------Grid Graph Info--------------------
[06/17 00:37:36     32s] (I)      Routing area        : (0, 0) - (123880, 123200)
[06/17 00:37:36     32s] (I)      Core area           : (0, 0) - (123880, 123200)
[06/17 00:37:36     32s] (I)      Site width          :   380  (dbu)
[06/17 00:37:36     32s] (I)      Row height          :  2800  (dbu)
[06/17 00:37:36     32s] (I)      GCell row height    :  2800  (dbu)
[06/17 00:37:36     32s] (I)      GCell width         :  2800  (dbu)
[06/17 00:37:36     32s] (I)      GCell height        :  2800  (dbu)
[06/17 00:37:36     32s] (I)      Grid                :    45    44    10
[06/17 00:37:36     32s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/17 00:37:36     32s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/17 00:37:36     32s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/17 00:37:36     32s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:36     32s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:36     32s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/17 00:37:36     32s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/17 00:37:36     32s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[06/17 00:37:36     32s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/17 00:37:36     32s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[06/17 00:37:36     32s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/17 00:37:36     32s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/17 00:37:36     32s] (I)      --------------------------------------------------------
[06/17 00:37:36     32s] 
[06/17 00:37:36     32s] [NR-eGR] ============ Routing rule table ============
[06/17 00:37:36     32s] [NR-eGR] Rule id: 1  Nets: 495
[06/17 00:37:36     32s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/17 00:37:36     32s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[06/17 00:37:36     32s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[06/17 00:37:36     32s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[06/17 00:37:36     32s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[06/17 00:37:36     32s] [NR-eGR] ========================================
[06/17 00:37:36     32s] [NR-eGR] 
[06/17 00:37:36     32s] (I)      =============== Blocked Tracks ===============
[06/17 00:37:36     32s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:36     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/17 00:37:36     32s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:36     32s] (I)      |     1 |       0 |        0 |         0.00% |
[06/17 00:37:36     32s] (I)      |     2 |   14344 |      968 |         6.75% |
[06/17 00:37:36     32s] (I)      |     3 |   19800 |      176 |         0.89% |
[06/17 00:37:36     32s] (I)      |     4 |    9680 |      748 |         7.73% |
[06/17 00:37:36     32s] (I)      |     5 |    9855 |        0 |         0.00% |
[06/17 00:37:36     32s] (I)      |     6 |    9680 |        0 |         0.00% |
[06/17 00:37:36     32s] (I)      |     7 |    3285 |        0 |         0.00% |
[06/17 00:37:36     32s] (I)      |     8 |    3212 |        0 |         0.00% |
[06/17 00:37:36     32s] (I)      |     9 |    1710 |        0 |         0.00% |
[06/17 00:37:36     32s] (I)      |    10 |    1584 |        0 |         0.00% |
[06/17 00:37:36     32s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:36     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1858.94 MB )
[06/17 00:37:36     32s] (I)      Reset routing kernel
[06/17 00:37:36     32s] (I)      Started Global Routing ( Curr Mem: 1858.94 MB )
[06/17 00:37:36     32s] (I)      totalPins=1390  totalGlobalPin=1325 (95.32%)
[06/17 00:37:36     32s] (I)      total 2D Cap : 38258 = (14850 H, 23408 V)
[06/17 00:37:36     32s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [4, 10]
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1a Route ============
[06/17 00:37:36     32s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1b Route ============
[06/17 00:37:36     32s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:36     32s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.206000e+02um
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1c Route ============
[06/17 00:37:36     32s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1d Route ============
[06/17 00:37:36     32s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1e Route ============
[06/17 00:37:36     32s] (I)      Usage: 229 = (141 H, 88 V) = (0.95% H, 0.38% V) = (1.974e+02um H, 1.232e+02um V)
[06/17 00:37:36     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.206000e+02um
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1l Route ============
[06/17 00:37:36     32s] (I)      total 2D Cap : 71828 = (34474 H, 37354 V)
[06/17 00:37:36     32s] [NR-eGR] Layer group 2: route 487 net(s) in layer range [2, 10]
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1a Route ============
[06/17 00:37:36     32s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/17 00:37:36     32s] (I)      Usage: 5315 = (3449 H, 1866 V) = (10.00% H, 5.00% V) = (4.829e+03um H, 2.612e+03um V)
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1b Route ============
[06/17 00:37:36     32s] (I)      Usage: 5315 = (3449 H, 1866 V) = (10.00% H, 5.00% V) = (4.829e+03um H, 2.612e+03um V)
[06/17 00:37:36     32s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.441000e+03um
[06/17 00:37:36     32s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/17 00:37:36     32s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1c Route ============
[06/17 00:37:36     32s] (I)      Usage: 5315 = (3449 H, 1866 V) = (10.00% H, 5.00% V) = (4.829e+03um H, 2.612e+03um V)
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1d Route ============
[06/17 00:37:36     32s] (I)      Usage: 5315 = (3449 H, 1866 V) = (10.00% H, 5.00% V) = (4.829e+03um H, 2.612e+03um V)
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1e Route ============
[06/17 00:37:36     32s] (I)      Usage: 5315 = (3449 H, 1866 V) = (10.00% H, 5.00% V) = (4.829e+03um H, 2.612e+03um V)
[06/17 00:37:36     32s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.441000e+03um
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] (I)      ============  Phase 1l Route ============
[06/17 00:37:36     32s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/17 00:37:36     32s] (I)      Layer  2:      13734      1418         1           0       14258    ( 0.00%) 
[06/17 00:37:36     32s] (I)      Layer  3:      19184      3095         0           0       19360    ( 0.00%) 
[06/17 00:37:36     32s] (I)      Layer  4:       8729      1189         7         430        9245    ( 4.44%) 
[06/17 00:37:36     32s] (I)      Layer  5:       9636      1079         0           0        9680    ( 0.00%) 
[06/17 00:37:36     32s] (I)      Layer  6:       9460       587         2           0        9675    ( 0.00%) 
[06/17 00:37:36     32s] (I)      Layer  7:       3212       132         0           0        3227    ( 0.00%) 
[06/17 00:37:36     32s] (I)      Layer  8:       3139        22         0          72        3153    ( 2.22%) 
[06/17 00:37:36     32s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[06/17 00:37:36     32s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[06/17 00:37:36     32s] (I)      Total:         70314      7522        10        1054       71349    ( 1.46%) 
[06/17 00:37:36     32s] (I)      
[06/17 00:37:36     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/17 00:37:36     32s] [NR-eGR]                        OverCon            
[06/17 00:37:36     32s] [NR-eGR]                         #Gcell     %Gcell
[06/17 00:37:36     32s] [NR-eGR]        Layer             (1-2)    OverCon
[06/17 00:37:36     32s] [NR-eGR] ----------------------------------------------
[06/17 00:37:36     32s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:36     32s] [NR-eGR]  metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[06/17 00:37:36     32s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:36     32s] [NR-eGR]  metal4 ( 4)         6( 0.32%)   ( 0.32%) 
[06/17 00:37:36     32s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:36     32s] [NR-eGR]  metal6 ( 6)         1( 0.05%)   ( 0.05%) 
[06/17 00:37:36     32s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:36     32s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:36     32s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:36     32s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:36     32s] [NR-eGR] ----------------------------------------------
[06/17 00:37:36     32s] [NR-eGR]        Total         8( 0.05%)   ( 0.05%) 
[06/17 00:37:36     32s] [NR-eGR] 
[06/17 00:37:36     32s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1858.94 MB )
[06/17 00:37:36     32s] (I)      total 2D Cap : 71960 = (34474 H, 37486 V)
[06/17 00:37:36     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/17 00:37:36     32s] (I)      ============= Track Assignment ============
[06/17 00:37:36     32s] (I)      Started Track Assignment (1T) ( Curr Mem: 1858.94 MB )
[06/17 00:37:36     32s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[06/17 00:37:36     32s] (I)      Run Multi-thread track assignment
[06/17 00:37:36     32s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1858.94 MB )
[06/17 00:37:36     32s] (I)      Started Export ( Curr Mem: 1858.94 MB )
[06/17 00:37:36     32s] [NR-eGR]                  Length (um)  Vias 
[06/17 00:37:36     32s] [NR-eGR] -----------------------------------
[06/17 00:37:36     32s] [NR-eGR]  metal1   (1H)             0  1392 
[06/17 00:37:36     32s] [NR-eGR]  metal2   (2V)          1104  1807 
[06/17 00:37:36     32s] [NR-eGR]  metal3   (3H)          3503   717 
[06/17 00:37:36     32s] [NR-eGR]  metal4   (4V)          1114   209 
[06/17 00:37:36     32s] [NR-eGR]  metal5   (5H)          1452   133 
[06/17 00:37:36     32s] [NR-eGR]  metal6   (6V)           818     8 
[06/17 00:37:36     32s] [NR-eGR]  metal7   (7H)           185     2 
[06/17 00:37:36     32s] [NR-eGR]  metal8   (8V)            31     0 
[06/17 00:37:36     32s] [NR-eGR]  metal9   (9H)             0     0 
[06/17 00:37:36     32s] [NR-eGR]  metal10  (10V)            0     0 
[06/17 00:37:36     32s] [NR-eGR] -----------------------------------
[06/17 00:37:36     32s] [NR-eGR]           Total         8207  4268 
[06/17 00:37:36     32s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:36     32s] [NR-eGR] Total half perimeter of net bounding box: 7388um
[06/17 00:37:36     32s] [NR-eGR] Total length: 8207um, number of vias: 4268
[06/17 00:37:36     32s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:36     32s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/17 00:37:36     32s] [NR-eGR] --------------------------------------------------------------------------
[06/17 00:37:36     32s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1858.94 MB )
[06/17 00:37:36     32s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1853.94 MB )
[06/17 00:37:36     32s] (I)      ====================================== Runtime Summary ======================================
[06/17 00:37:36     32s] (I)       Step                                              %     Start    Finish      Real       CPU 
[06/17 00:37:36     32s] (I)      ---------------------------------------------------------------------------------------------
[06/17 00:37:36     32s] (I)       Early Global Route kernel                   100.00%  3.64 sec  3.69 sec  0.05 sec  0.05 sec 
[06/17 00:37:36     32s] (I)       +-Import and model                           25.92%  3.64 sec  3.66 sec  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)       | +-Create place DB                           3.29%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Import place data                       2.99%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Read instances and placement          0.99%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Read nets                             1.39%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Create route DB                          13.57%  3.64 sec  3.65 sec  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)       | | +-Import route data (1T)                 12.78%  3.64 sec  3.65 sec  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)       | | | +-Read blockages ( Layer 2-10 )         2.77%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | | +-Read routing blockages              0.00%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | | +-Read instance blockages             0.20%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | | +-Read PG blockages                   0.11%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | | +-Read clock blockages                0.07%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | | +-Read other blockages                0.07%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | | +-Read halo blockages                 0.01%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | | +-Read boundary cut boxes             0.00%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Read blackboxes                       0.05%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Read prerouted                        0.33%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Read unlegalized nets                 0.05%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Read nets                             0.37%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Set up via pillars                    0.01%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Initialize 3D grid graph              0.06%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Model blockage capacity               2.20%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | | +-Initialize 3D capacity              1.70%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Read aux data                             0.00%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Others data preparation                   0.06%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Create route kernel                       7.40%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       +-Global Routing                             35.85%  3.66 sec  3.67 sec  0.02 sec  0.02 sec 
[06/17 00:37:36     32s] (I)       | +-Initialization                            0.52%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Net group 1                               6.06%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Generate topology                       0.10%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1a                                0.98%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Pattern routing (1T)                  0.62%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1b                                0.11%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1c                                0.06%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1d                                0.06%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1e                                0.43%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Route legalization                    0.00%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1l                                1.40%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Layer assignment (1T)                 1.11%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Net group 2                              24.93%  3.66 sec  3.67 sec  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)       | | +-Generate topology                       0.54%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1a                                3.20%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Pattern routing (1T)                  1.73%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.24%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Add via demand to 2D                  0.21%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1b                                1.40%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Monotonic routing (1T)                0.92%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1c                                0.06%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1d                                0.06%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1e                                0.45%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | | +-Route legalization                    0.00%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Phase 1l                               16.13%  3.66 sec  3.67 sec  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)       | | | +-Layer assignment (1T)                15.44%  3.66 sec  3.67 sec  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)       | +-Clean cong LA                             0.00%  3.67 sec  3.67 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       +-Export 3D cong map                          1.38%  3.67 sec  3.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Export 2D cong map                        0.20%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       +-Extract Global 3D Wires                     0.19%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       +-Track Assignment (1T)                      10.02%  3.68 sec  3.68 sec  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)       | +-Initialization                            0.10%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Track Assignment Kernel                   8.91%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Free Memory                               0.01%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       +-Export                                     12.97%  3.68 sec  3.69 sec  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)       | +-Export DB wires                           4.27%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Export all nets                         2.85%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | | +-Set wire vias                           0.62%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Report wirelength                         5.77%  3.68 sec  3.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Update net boxes                          1.73%  3.69 sec  3.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       | +-Update timing                             0.00%  3.69 sec  3.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)       +-Postprocess design                          1.63%  3.69 sec  3.69 sec  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)      ======================= Summary by functions ========================
[06/17 00:37:36     32s] (I)       Lv  Step                                      %      Real       CPU 
[06/17 00:37:36     32s] (I)      ---------------------------------------------------------------------
[06/17 00:37:36     32s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.05 sec 
[06/17 00:37:36     32s] (I)        1  Global Routing                       35.85%  0.02 sec  0.02 sec 
[06/17 00:37:36     32s] (I)        1  Import and model                     25.92%  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)        1  Export                               12.97%  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)        1  Track Assignment (1T)                10.02%  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)        1  Postprocess design                    1.63%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        1  Export 3D cong map                    1.38%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        1  Extract Global 3D Wires               0.19%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Net group 2                          24.93%  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)        2  Create route DB                      13.57%  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)        2  Track Assignment Kernel               8.91%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Create route kernel                   7.40%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Net group 1                           6.06%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Report wirelength                     5.77%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Export DB wires                       4.27%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Create place DB                       3.29%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Update net boxes                      1.73%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Initialization                        0.62%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Export 2D cong map                    0.20%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        3  Phase 1l                             17.53%  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)        3  Import route data (1T)               12.78%  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)        3  Phase 1a                              4.19%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        3  Import place data                     2.99%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        3  Export all nets                       2.85%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        3  Phase 1b                              1.51%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        3  Phase 1e                              0.88%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        3  Generate topology                     0.65%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        3  Set wire vias                         0.62%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        3  Phase 1d                              0.13%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        3  Phase 1c                              0.11%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Layer assignment (1T)                16.55%  0.01 sec  0.01 sec 
[06/17 00:37:36     32s] (I)        4  Read blockages ( Layer 2-10 )         2.77%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Pattern routing (1T)                  2.35%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Model blockage capacity               2.20%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Read nets                             1.76%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Read instances and placement          0.99%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Monotonic routing (1T)                0.92%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Read prerouted                        0.33%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Pattern Routing Avoiding Blockages    0.24%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Add via demand to 2D                  0.21%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        5  Initialize 3D capacity                1.70%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        5  Read instance blockages               0.20%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        5  Read PG blockages                     0.11%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        5  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/17 00:37:36     32s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:36     32s]     Routing using NR in eGR->NR Step done.
[06/17 00:37:36     32s] Net route status summary:
[06/17 00:37:36     32s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:36     32s]   Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:36     32s] 
[06/17 00:37:36     32s] CCOPT: Done with clock implementation routing.
[06/17 00:37:36     32s] 
[06/17 00:37:36     32s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.8 real=0:00:01.8)
[06/17 00:37:36     32s]   Clock implementation routing done.
[06/17 00:37:36     32s]   Leaving CCOpt scope - extractRC...
[06/17 00:37:36     32s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/17 00:37:36     32s] Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
[06/17 00:37:36     32s] PreRoute RC Extraction called for design des3.
[06/17 00:37:36     32s] RC Extraction called in multi-corner(1) mode.
[06/17 00:37:36     32s] RCMode: PreRoute
[06/17 00:37:36     32s]       RC Corner Indexes            0   
[06/17 00:37:36     32s] Capacitance Scaling Factor   : 1.00000 
[06/17 00:37:36     32s] Resistance Scaling Factor    : 1.00000 
[06/17 00:37:36     32s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 00:37:36     32s] Clock Res. Scaling Factor    : 1.00000 
[06/17 00:37:36     32s] Shrink Factor                : 1.00000
[06/17 00:37:36     32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 00:37:36     32s] Using capacitance table file ...
[06/17 00:37:36     32s] 
[06/17 00:37:36     32s] Trim Metal Layers:
[06/17 00:37:36     32s] LayerId::1 widthSet size::4
[06/17 00:37:36     32s] LayerId::2 widthSet size::4
[06/17 00:37:36     32s] LayerId::3 widthSet size::4
[06/17 00:37:36     32s] LayerId::4 widthSet size::4
[06/17 00:37:36     32s] LayerId::5 widthSet size::4
[06/17 00:37:36     32s] LayerId::6 widthSet size::4
[06/17 00:37:36     32s] LayerId::7 widthSet size::4
[06/17 00:37:36     32s] LayerId::8 widthSet size::4
[06/17 00:37:36     32s] LayerId::9 widthSet size::4
[06/17 00:37:36     32s] LayerId::10 widthSet size::3
[06/17 00:37:36     32s] Updating RC grid for preRoute extraction ...
[06/17 00:37:36     32s] eee: pegSigSF::1.070000
[06/17 00:37:36     32s] Initializing multi-corner capacitance tables ... 
[06/17 00:37:36     32s] Initializing multi-corner resistance tables ...
[06/17 00:37:36     32s] eee: l::1 avDens::0.101546 usedTrk::253.864285 availTrk::2500.000000 sigTrk::253.864285
[06/17 00:37:36     32s] eee: l::2 avDens::0.068004 usedTrk::90.194144 availTrk::1326.315789 sigTrk::90.194144
[06/17 00:37:36     32s] eee: l::3 avDens::0.115167 usedTrk::287.918106 availTrk::2500.000000 sigTrk::287.918106
[06/17 00:37:36     32s] eee: l::4 avDens::0.103784 usedTrk::103.784394 availTrk::1000.000000 sigTrk::103.784394
[06/17 00:37:36     32s] eee: l::5 avDens::0.105652 usedTrk::110.934858 availTrk::1050.000000 sigTrk::110.934858
[06/17 00:37:36     32s] eee: l::6 avDens::0.080117 usedTrk::60.088107 availTrk::750.000000 sigTrk::60.088107
[06/17 00:37:36     32s] eee: l::7 avDens::0.158743 usedTrk::13.228571 availTrk::83.333333 sigTrk::13.228571
[06/17 00:37:36     32s] eee: l::8 avDens::0.044400 usedTrk::2.220000 availTrk::50.000000 sigTrk::2.220000
[06/17 00:37:36     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:36     32s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:36     32s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:36     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311495 uaWl=0.955833 uaWlH=0.399413 aWlH=0.042437 lMod=0 pMax=0.878500 pMod=80 wcR=0.535700 newSi=0.002500 wHLS=1.458076 siPrev=0 viaL=0.000000 crit=0.079217 shortMod=0.396086 fMod=0.019804 
[06/17 00:37:36     32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1853.938M)
[06/17 00:37:36     32s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/17 00:37:36     32s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:36     32s]   Clock tree timing engine global stage delay update for slow:setup.late...
[06/17 00:37:36     32s] End AAE Lib Interpolated Model. (MEM=1853.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:36     32s]   Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]   Clock DAG stats after routing clock trees:
[06/17 00:37:36     32s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:36     32s]     sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:36     32s]     misc counts      : r=1, pp=0
[06/17 00:37:36     32s]     cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:36     32s]     cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:36     32s]     sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:36     32s]     wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
[06/17 00:37:36     32s]     wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
[06/17 00:37:36     32s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:36     32s]   Clock DAG net violations after routing clock trees: none
[06/17 00:37:36     32s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[06/17 00:37:36     32s]     Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]     Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]   Clock DAG library cell distribution after routing clock trees {count}:
[06/17 00:37:36     32s]      Bufs: CLKBUF_X3: 4 
[06/17 00:37:36     32s]   Clock DAG hash after routing clock trees: 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]   CTS services accumulated run-time stats after routing clock trees:
[06/17 00:37:36     32s]     delay calculator: calls=1021, total_wall_time=0.095s, mean_wall_time=0.093ms
[06/17 00:37:36     32s]     legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]     steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]   Primary reporting skew groups after routing clock trees:
[06/17 00:37:36     32s]     skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:36     32s]         min path sink: FP_R_reg_36_/CK
[06/17 00:37:36     32s]         max path sink: FP_R_reg_32_/CK
[06/17 00:37:36     32s]   Skew group summary after routing clock trees:
[06/17 00:37:36     32s]     skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:36     32s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.9 real=0:00:01.9)
[06/17 00:37:36     32s]   CCOpt::Phase::PostConditioning...
[06/17 00:37:36     32s]   Leaving CCOpt scope - Initializing placement interface...
[06/17 00:37:36     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1901.6M, EPOCH TIME: 1750135056.533850
[06/17 00:37:36     32s] Processing tracks to init pin-track alignment.
[06/17 00:37:36     32s] z: 2, totalTracks: 1
[06/17 00:37:36     32s] z: 4, totalTracks: 1
[06/17 00:37:36     32s] z: 6, totalTracks: 1
[06/17 00:37:36     32s] z: 8, totalTracks: 1
[06/17 00:37:36     32s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:36     32s] All LLGs are deleted
[06/17 00:37:36     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:36     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:36     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1901.6M, EPOCH TIME: 1750135056.537270
[06/17 00:37:36     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1901.6M, EPOCH TIME: 1750135056.537385
[06/17 00:37:36     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1901.6M, EPOCH TIME: 1750135056.537572
[06/17 00:37:36     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:36     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:36     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1901.6M, EPOCH TIME: 1750135056.537858
[06/17 00:37:36     32s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:36     32s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:36     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1901.6M, EPOCH TIME: 1750135056.541023
[06/17 00:37:36     32s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:37:36     32s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:37:36     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1901.6M, EPOCH TIME: 1750135056.541422
[06/17 00:37:36     32s] Fast DP-INIT is on for default
[06/17 00:37:36     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 00:37:36     32s] Atter site array init, number of instance map data is 0.
[06/17 00:37:36     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1901.6M, EPOCH TIME: 1750135056.541896
[06/17 00:37:36     32s] 
[06/17 00:37:36     32s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:36     32s] OPERPROF:     Starting CMU at level 3, MEM:1901.6M, EPOCH TIME: 1750135056.542524
[06/17 00:37:36     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1901.6M, EPOCH TIME: 1750135056.542820
[06/17 00:37:36     32s] 
[06/17 00:37:36     32s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:36     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1901.6M, EPOCH TIME: 1750135056.543020
[06/17 00:37:36     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1901.6M, EPOCH TIME: 1750135056.543105
[06/17 00:37:36     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1917.6M, EPOCH TIME: 1750135056.543662
[06/17 00:37:36     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1917.6MB).
[06/17 00:37:36     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1917.6M, EPOCH TIME: 1750135056.543878
[06/17 00:37:36     32s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]   Removing CTS place status from clock tree and sinks.
[06/17 00:37:36     32s]   Removed CTS place status from 4 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[06/17 00:37:36     32s]   Legalizer reserving space for clock trees
[06/17 00:37:36     32s]   PostConditioning...
[06/17 00:37:36     32s]     PostConditioning active optimizations:
[06/17 00:37:36     32s]      - DRV fixing with initial upsizing, sizing and buffering
[06/17 00:37:36     32s]      - Skew fixing with sizing
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     Currently running CTS, using active skew data
[06/17 00:37:36     32s]     Reset bufferability constraints...
[06/17 00:37:36     32s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[06/17 00:37:36     32s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]     PostConditioning Upsizing To Fix DRVs...
[06/17 00:37:36     32s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[06/17 00:37:36     32s]         delay calculator: calls=1021, total_wall_time=0.095s, mean_wall_time=0.093ms
[06/17 00:37:36     32s]         legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]         steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:36     32s]       CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Statistics: Fix DRVs (initial upsizing):
[06/17 00:37:36     32s]       ========================================
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Cell changes by Net Type:
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       top                0            0           0            0                    0                0
[06/17 00:37:36     32s]       trunk              0            0           0            0                    0                0
[06/17 00:37:36     32s]       leaf               0            0           0            0                    0                0
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       Total              0            0           0            0                    0                0
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/17 00:37:36     32s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[06/17 00:37:36     32s]         cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:36     32s]         sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:36     32s]         misc counts      : r=1, pp=0
[06/17 00:37:36     32s]         cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:36     32s]         cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:36     32s]         sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:36     32s]         wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
[06/17 00:37:36     32s]         wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
[06/17 00:37:36     32s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:36     32s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[06/17 00:37:36     32s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[06/17 00:37:36     32s]         Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]         Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[06/17 00:37:36     32s]          Bufs: CLKBUF_X3: 4 
[06/17 00:37:36     32s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[06/17 00:37:36     32s]         delay calculator: calls=1021, total_wall_time=0.095s, mean_wall_time=0.093ms
[06/17 00:37:36     32s]         legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]         steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[06/17 00:37:36     32s]         skew_group clk/default: insertion delay [min=0.167, max=0.175], skew [0.007 vs 0.138]
[06/17 00:37:36     32s]             min path sink: FP_R_reg_36_/CK
[06/17 00:37:36     32s]             max path sink: FP_R_reg_32_/CK
[06/17 00:37:36     32s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[06/17 00:37:36     32s]         skew_group clk/default: insertion delay [min=0.167, max=0.175], skew [0.007 vs 0.138]
[06/17 00:37:36     32s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:36     32s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]     Recomputing CTS skew targets...
[06/17 00:37:36     32s]     Resolving skew group constraints...
[06/17 00:37:36     32s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/17 00:37:36     32s]     Resolving skew group constraints done.
[06/17 00:37:36     32s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]     PostConditioning Fixing DRVs...
[06/17 00:37:36     32s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[06/17 00:37:36     32s]         delay calculator: calls=1021, total_wall_time=0.095s, mean_wall_time=0.093ms
[06/17 00:37:36     32s]         legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]         steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:36     32s]       CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Statistics: Fix DRVs (cell sizing):
[06/17 00:37:36     32s]       ===================================
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Cell changes by Net Type:
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       top                0            0           0            0                    0                0
[06/17 00:37:36     32s]       trunk              0            0           0            0                    0                0
[06/17 00:37:36     32s]       leaf               0            0           0            0                    0                0
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       Total              0            0           0            0                    0                0
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/17 00:37:36     32s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[06/17 00:37:36     32s]         cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:36     32s]         sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:36     32s]         misc counts      : r=1, pp=0
[06/17 00:37:36     32s]         cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:36     32s]         cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:36     32s]         sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:36     32s]         wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
[06/17 00:37:36     32s]         wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
[06/17 00:37:36     32s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:36     32s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[06/17 00:37:36     32s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[06/17 00:37:36     32s]         Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]         Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[06/17 00:37:36     32s]          Bufs: CLKBUF_X3: 4 
[06/17 00:37:36     32s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[06/17 00:37:36     32s]         delay calculator: calls=1021, total_wall_time=0.095s, mean_wall_time=0.093ms
[06/17 00:37:36     32s]         legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]         steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[06/17 00:37:36     32s]         skew_group clk/default: insertion delay [min=0.167, max=0.175], skew [0.007 vs 0.138]
[06/17 00:37:36     32s]             min path sink: FP_R_reg_36_/CK
[06/17 00:37:36     32s]             max path sink: FP_R_reg_32_/CK
[06/17 00:37:36     32s]       Skew group summary after 'PostConditioning Fixing DRVs':
[06/17 00:37:36     32s]         skew_group clk/default: insertion delay [min=0.167, max=0.175], skew [0.007 vs 0.138]
[06/17 00:37:36     32s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:36     32s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]     Buffering to fix DRVs...
[06/17 00:37:36     32s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[06/17 00:37:36     32s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/17 00:37:36     32s]     Inserted 0 buffers and inverters.
[06/17 00:37:36     32s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[06/17 00:37:36     32s]     CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[06/17 00:37:36     32s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[06/17 00:37:36     32s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:36     32s]       sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:36     32s]       misc counts      : r=1, pp=0
[06/17 00:37:36     32s]       cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:36     32s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:36     32s]       sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:36     32s]       wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
[06/17 00:37:36     32s]       wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
[06/17 00:37:36     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:36     32s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[06/17 00:37:36     32s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[06/17 00:37:36     32s]       Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]       Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[06/17 00:37:36     32s]        Bufs: CLKBUF_X3: 4 
[06/17 00:37:36     32s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[06/17 00:37:36     32s]       delay calculator: calls=1021, total_wall_time=0.095s, mean_wall_time=0.093ms
[06/17 00:37:36     32s]       legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]       steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[06/17 00:37:36     32s]       skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:36     32s]           min path sink: FP_R_reg_36_/CK
[06/17 00:37:36     32s]           max path sink: FP_R_reg_32_/CK
[06/17 00:37:36     32s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[06/17 00:37:36     32s]       skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:36     32s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     Slew Diagnostics: After DRV fixing
[06/17 00:37:36     32s]     ==================================
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     Global Causes:
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     -----
[06/17 00:37:36     32s]     Cause
[06/17 00:37:36     32s]     -----
[06/17 00:37:36     32s]       (empty table)
[06/17 00:37:36     32s]     -----
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     Top 5 overslews:
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     ---------------------------------
[06/17 00:37:36     32s]     Overslew    Causes    Driving Pin
[06/17 00:37:36     32s]     ---------------------------------
[06/17 00:37:36     32s]       (empty table)
[06/17 00:37:36     32s]     ---------------------------------
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     -------------------
[06/17 00:37:36     32s]     Cause    Occurences
[06/17 00:37:36     32s]     -------------------
[06/17 00:37:36     32s]       (empty table)
[06/17 00:37:36     32s]     -------------------
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     Violation diagnostics counts from the 0 nodes that have violations:
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     -------------------
[06/17 00:37:36     32s]     Cause    Occurences
[06/17 00:37:36     32s]     -------------------
[06/17 00:37:36     32s]       (empty table)
[06/17 00:37:36     32s]     -------------------
[06/17 00:37:36     32s]     
[06/17 00:37:36     32s]     PostConditioning Fixing Skew by cell sizing...
[06/17 00:37:36     32s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[06/17 00:37:36     32s]         delay calculator: calls=1021, total_wall_time=0.095s, mean_wall_time=0.093ms
[06/17 00:37:36     32s]         legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]         steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]       Path optimization required 0 stage delay updates 
[06/17 00:37:36     32s]       Resized 0 clock insts to decrease delay.
[06/17 00:37:36     32s]       Fixing short paths with downsize only
[06/17 00:37:36     32s]       Path optimization required 0 stage delay updates 
[06/17 00:37:36     32s]       Resized 0 clock insts to increase delay.
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Statistics: Fix Skew (cell sizing):
[06/17 00:37:36     32s]       ===================================
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Cell changes by Net Type:
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       top                0            0           0            0                    0                0
[06/17 00:37:36     32s]       trunk              0            0           0            0                    0                0
[06/17 00:37:36     32s]       leaf               0            0           0            0                    0                0
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       Total              0            0           0            0                    0                0
[06/17 00:37:36     32s]       -------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[06/17 00:37:36     32s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/17 00:37:36     32s]       
[06/17 00:37:36     32s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[06/17 00:37:36     32s]         cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:36     32s]         sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:36     32s]         misc counts      : r=1, pp=0
[06/17 00:37:36     32s]         cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:36     32s]         cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:36     32s]         sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:36     32s]         wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
[06/17 00:37:36     32s]         wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
[06/17 00:37:36     32s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:36     32s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[06/17 00:37:36     32s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[06/17 00:37:36     32s]         Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]         Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[06/17 00:37:36     32s]          Bufs: CLKBUF_X3: 4 
[06/17 00:37:36     32s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[06/17 00:37:36     32s]         delay calculator: calls=1021, total_wall_time=0.095s, mean_wall_time=0.093ms
[06/17 00:37:36     32s]         legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]         steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[06/17 00:37:36     32s]         skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:36     32s]             min path sink: FP_R_reg_36_/CK
[06/17 00:37:36     32s]             max path sink: FP_R_reg_32_/CK
[06/17 00:37:36     32s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[06/17 00:37:36     32s]         skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:36     32s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/17 00:37:36     32s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]     Reconnecting optimized routes...
[06/17 00:37:36     32s]     Reset timing graph...
[06/17 00:37:36     32s] Ignoring AAE DB Resetting ...
[06/17 00:37:36     32s]     Reset timing graph done.
[06/17 00:37:36     32s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[06/17 00:37:36     32s]     Set dirty flag on 0 instances, 0 nets
[06/17 00:37:36     32s]   PostConditioning done.
[06/17 00:37:36     32s] Net route status summary:
[06/17 00:37:36     32s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:36     32s]   Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
[06/17 00:37:36     32s]   Update timing and DAG stats after post-conditioning...
[06/17 00:37:36     32s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]   Clock tree timing engine global stage delay update for slow:setup.late...
[06/17 00:37:36     32s] End AAE Lib Interpolated Model. (MEM=1908.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:36     32s]   Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s]   Clock DAG stats after post-conditioning:
[06/17 00:37:36     32s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:36     32s]     sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:36     32s]     misc counts      : r=1, pp=0
[06/17 00:37:36     32s]     cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:36     32s]     cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:36     32s]     sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:36     32s]     wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
[06/17 00:37:36     32s]     wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
[06/17 00:37:36     32s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:36     32s]   Clock DAG net violations after post-conditioning: none
[06/17 00:37:36     32s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[06/17 00:37:36     32s]     Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]     Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:36     32s]   Clock DAG library cell distribution after post-conditioning {count}:
[06/17 00:37:36     32s]      Bufs: CLKBUF_X3: 4 
[06/17 00:37:36     32s]   Clock DAG hash after post-conditioning: 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]   CTS services accumulated run-time stats after post-conditioning:
[06/17 00:37:36     32s]     delay calculator: calls=1026, total_wall_time=0.097s, mean_wall_time=0.094ms
[06/17 00:37:36     32s]     legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]     steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]   Primary reporting skew groups after post-conditioning:
[06/17 00:37:36     32s]     skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:36     32s]         min path sink: FP_R_reg_36_/CK
[06/17 00:37:36     32s]         max path sink: FP_R_reg_32_/CK
[06/17 00:37:36     32s]   Skew group summary after post-conditioning:
[06/17 00:37:36     32s]     skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:36     32s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/17 00:37:36     32s]   Setting CTS place status to fixed for clock tree and sinks.
[06/17 00:37:36     32s]   numClockCells = 6, numClockCellsFixed = 6, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/17 00:37:36     32s]   Post-balance tidy up or trial balance steps...
[06/17 00:37:36     32s]   Clock gate cloning added 0 clock gates.
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG stats at end of CTS:
[06/17 00:37:36     32s]   ==============================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   -------------------------------------------------------
[06/17 00:37:36     32s]   Cell type                 Count    Area     Capacitance
[06/17 00:37:36     32s]   -------------------------------------------------------
[06/17 00:37:36     32s]   Buffers                     4      5.320       0.006
[06/17 00:37:36     32s]   Inverters                   0      0.000       0.000
[06/17 00:37:36     32s]   Integrated Clock Gates      0      0.000       0.000
[06/17 00:37:36     32s]   Discrete Clock Gates        0      0.000       0.000
[06/17 00:37:36     32s]   Clock Logic                 0      0.000       0.000
[06/17 00:37:36     32s]   All                         4      5.320       0.006
[06/17 00:37:36     32s]   -------------------------------------------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG sink counts at end of CTS:
[06/17 00:37:36     32s]   ====================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   -------------------------
[06/17 00:37:36     32s]   Sink type           Count
[06/17 00:37:36     32s]   -------------------------
[06/17 00:37:36     32s]   Regular              128
[06/17 00:37:36     32s]   Enable Latch           0
[06/17 00:37:36     32s]   Load Capacitance       0
[06/17 00:37:36     32s]   Antenna Diode          0
[06/17 00:37:36     32s]   Node Sink              0
[06/17 00:37:36     32s]   Total                128
[06/17 00:37:36     32s]   -------------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG wire lengths at end of CTS:
[06/17 00:37:36     32s]   =====================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   --------------------
[06/17 00:37:36     32s]   Type     Wire Length
[06/17 00:37:36     32s]   --------------------
[06/17 00:37:36     32s]   Top          0.000
[06/17 00:37:36     32s]   Trunk       58.985
[06/17 00:37:36     32s]   Leaf       402.560
[06/17 00:37:36     32s]   Total      461.545
[06/17 00:37:36     32s]   --------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG hp wire lengths at end of CTS:
[06/17 00:37:36     32s]   ========================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   -----------------------
[06/17 00:37:36     32s]   Type     hp Wire Length
[06/17 00:37:36     32s]   -----------------------
[06/17 00:37:36     32s]   Top           0.000
[06/17 00:37:36     32s]   Trunk         0.000
[06/17 00:37:36     32s]   Leaf        144.290
[06/17 00:37:36     32s]   Total       144.290
[06/17 00:37:36     32s]   -----------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG capacitances at end of CTS:
[06/17 00:37:36     32s]   =====================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   --------------------------------
[06/17 00:37:36     32s]   Type     Gate     Wire     Total
[06/17 00:37:36     32s]   --------------------------------
[06/17 00:37:36     32s]   Top      0.000    0.000    0.000
[06/17 00:37:36     32s]   Trunk    0.006    0.006    0.011
[06/17 00:37:36     32s]   Leaf     0.116    0.042    0.158
[06/17 00:37:36     32s]   Total    0.122    0.047    0.169
[06/17 00:37:36     32s]   --------------------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG sink capacitances at end of CTS:
[06/17 00:37:36     32s]   ==========================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   -----------------------------------------------
[06/17 00:37:36     32s]   Total    Average    Std. Dev.    Min      Max
[06/17 00:37:36     32s]   -----------------------------------------------
[06/17 00:37:36     32s]   0.116     0.001       0.000      0.001    0.001
[06/17 00:37:36     32s]   -----------------------------------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG net violations at end of CTS:
[06/17 00:37:36     32s]   =======================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   None
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG primary half-corner transition distribution at end of CTS:
[06/17 00:37:36     32s]   ====================================================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[06/17 00:37:36     32s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]   Trunk       0.151       1       0.002       0.000      0.002    0.002    {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}         -
[06/17 00:37:36     32s]   Leaf        0.151       4       0.132       0.003      0.128    0.135    {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}         -
[06/17 00:37:36     32s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG library cell distribution at end of CTS:
[06/17 00:37:36     32s]   ==================================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   ------------------------------------------
[06/17 00:37:36     32s]   Name         Type      Inst     Inst Area 
[06/17 00:37:36     32s]                          Count    (um^2)
[06/17 00:37:36     32s]   ------------------------------------------
[06/17 00:37:36     32s]   CLKBUF_X3    buffer      4        5.320
[06/17 00:37:36     32s]   ------------------------------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Clock DAG hash at end of CTS: 13495027870960340270 17231194652282320992
[06/17 00:37:36     32s]   CTS services accumulated run-time stats at end of CTS:
[06/17 00:37:36     32s]     delay calculator: calls=1026, total_wall_time=0.097s, mean_wall_time=0.094ms
[06/17 00:37:36     32s]     legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:36     32s]     steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Primary reporting skew groups summary at end of CTS:
[06/17 00:37:36     32s]   ====================================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]   Half-corner        Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/17 00:37:36     32s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]   slow:setup.late    clk/default    0.167     0.175     0.007       0.138         0.002           0.002           0.172        0.002     100% {0.167, 0.175}
[06/17 00:37:36     32s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Skew group summary at end of CTS:
[06/17 00:37:36     32s]   =================================
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]   Half-corner        Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/17 00:37:36     32s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]   slow:setup.late    clk/default    0.167     0.175     0.007       0.138         0.002           0.002           0.172        0.002     100% {0.167, 0.175}
[06/17 00:37:36     32s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Found a total of 0 clock tree pins with a slew violation.
[06/17 00:37:36     32s]   
[06/17 00:37:36     32s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:36     32s] Synthesizing clock trees done.
[06/17 00:37:36     32s] Tidy Up And Update Timing...
[06/17 00:37:36     32s] External - Set all clocks to propagated mode...
[06/17 00:37:36     32s] Innovus updating I/O latencies
[06/17 00:37:36     32s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/17 00:37:36     32s] #################################################################################
[06/17 00:37:36     32s] # Design Stage: PreRoute
[06/17 00:37:36     32s] # Design Name: des3
[06/17 00:37:36     32s] # Design Mode: 45nm
[06/17 00:37:36     32s] # Analysis Mode: MMMC Non-OCV 
[06/17 00:37:36     32s] # Parasitics Mode: No SPEF/RCDB 
[06/17 00:37:36     32s] # Signoff Settings: SI Off 
[06/17 00:37:36     32s] #################################################################################
[06/17 00:37:36     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 1939.5M, InitMEM = 1938.5M)
[06/17 00:37:36     32s] Start delay calculation (fullDC) (1 T). (MEM=1939.51)
[06/17 00:37:36     32s] End AAE Lib Interpolated Model. (MEM=1951.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:36     32s] Total number of fetched objects 628
[06/17 00:37:36     32s] Total number of fetched objects 628
[06/17 00:37:36     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:36     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:36     32s] End delay calculation. (MEM=2003.95 CPU=0:00:00.0 REAL=0:00:00.0)
[06/17 00:37:36     32s] End delay calculation (fullDC). (MEM=2003.95 CPU=0:00:00.1 REAL=0:00:00.0)
[06/17 00:37:36     32s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2003.9M) ***
[06/17 00:37:37     32s] Setting all clocks to propagated mode.
[06/17 00:37:37     32s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/17 00:37:37     32s] Clock DAG stats after update timingGraph:
[06/17 00:37:37     32s]   cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[06/17 00:37:37     32s]   sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
[06/17 00:37:37     32s]   misc counts      : r=1, pp=0
[06/17 00:37:37     32s]   cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
[06/17 00:37:37     32s]   cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[06/17 00:37:37     32s]   sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[06/17 00:37:37     32s]   wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
[06/17 00:37:37     32s]   wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
[06/17 00:37:37     32s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
[06/17 00:37:37     32s] Clock DAG net violations after update timingGraph: none
[06/17 00:37:37     32s] Clock DAG primary half-corner transition distribution after update timingGraph:
[06/17 00:37:37     32s]   Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:37     32s]   Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
[06/17 00:37:37     32s] Clock DAG library cell distribution after update timingGraph {count}:
[06/17 00:37:37     32s]    Bufs: CLKBUF_X3: 4 
[06/17 00:37:37     32s] Clock DAG hash after update timingGraph: 13495027870960340270 17231194652282320992
[06/17 00:37:37     32s] CTS services accumulated run-time stats after update timingGraph:
[06/17 00:37:37     32s]   delay calculator: calls=1026, total_wall_time=0.097s, mean_wall_time=0.094ms
[06/17 00:37:37     32s]   legalizer: calls=303, total_wall_time=0.007s, mean_wall_time=0.023ms
[06/17 00:37:37     32s]   steiner router: calls=1092, total_wall_time=0.079s, mean_wall_time=0.072ms
[06/17 00:37:37     32s] Primary reporting skew groups after update timingGraph:
[06/17 00:37:37     32s]   skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:37     32s]       min path sink: FP_R_reg_36_/CK
[06/17 00:37:37     32s]       max path sink: FP_R_reg_32_/CK
[06/17 00:37:37     32s] Skew group summary after update timingGraph:
[06/17 00:37:37     32s]   skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
[06/17 00:37:37     32s] Logging CTS constraint violations...
[06/17 00:37:37     32s]   No violations found.
[06/17 00:37:37     32s] Logging CTS constraint violations done.
[06/17 00:37:37     32s] Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
[06/17 00:37:37     32s] Runtime done. (took cpu=0:00:04.9 real=0:00:04.9)
[06/17 00:37:37     32s] Runtime Report Coverage % = 93.4
[06/17 00:37:37     32s] Runtime Summary
[06/17 00:37:37     32s] ===============
[06/17 00:37:37     32s] Clock Runtime:  (32%) Core CTS           1.49 (Init 0.53, Construction 0.25, Implementation 0.37, eGRPC 0.07, PostConditioning 0.06, Other 0.20)
[06/17 00:37:37     32s] Clock Runtime:  (48%) CTS services       2.21 (RefinePlace 0.11, EarlyGlobalClock 0.24, NanoRoute 1.52, ExtractRC 0.35, TimingAnalysis 0.00)
[06/17 00:37:37     32s] Clock Runtime:  (18%) Other CTS          0.86 (Init 0.30, CongRepair/EGR-DP 0.14, TimingUpdate 0.42, Other 0.00)
[06/17 00:37:37     32s] Clock Runtime: (100%) Total              4.56
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] Runtime Summary:
[06/17 00:37:37     32s] ================
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] -----------------------------------------------------------------------------------------------------------------
[06/17 00:37:37     32s] wall  % time  children  called  name
[06/17 00:37:37     32s] -----------------------------------------------------------------------------------------------------------------
[06/17 00:37:37     32s] 4.88  100.00    4.88      0       
[06/17 00:37:37     32s] 4.88  100.00    4.56      1     Runtime
[06/17 00:37:37     32s] 0.02    0.47    0.02      1     CCOpt::Phase::Initialization
[06/17 00:37:37     32s] 0.02    0.47    0.02      1       Check Prerequisites
[06/17 00:37:37     32s] 0.02    0.47    0.00      1         Leaving CCOpt scope - CheckPlace
[06/17 00:37:37     32s] 0.80   16.30    0.79      1     CCOpt::Phase::PreparingToBalance
[06/17 00:37:37     32s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/17 00:37:37     32s] 0.20    4.12    0.00      1       Leaving CCOpt scope - Initializing activity data
[06/17 00:37:37     32s] 0.08    1.62    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/17 00:37:37     32s] 0.03    0.60    0.02      1       Legalization setup
[06/17 00:37:37     32s] 0.02    0.36    0.00      2         Leaving CCOpt scope - Initializing placement interface
[06/17 00:37:37     32s] 0.00    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[06/17 00:37:37     32s] 0.48    9.89    0.00      1       Validating CTS configuration
[06/17 00:37:37     32s] 0.00    0.00    0.00      1         Checking module port directions
[06/17 00:37:37     32s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[06/17 00:37:37     32s] 0.01    0.24    0.01      1     Preparing To Balance
[06/17 00:37:37     32s] 0.00    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[06/17 00:37:37     32s] 0.01    0.16    0.00      1       Leaving CCOpt scope - Initializing placement interface
[06/17 00:37:37     32s] 0.63   12.97    0.63      1     CCOpt::Phase::Construction
[06/17 00:37:37     32s] 0.50   10.14    0.49      1       Stage::Clustering
[06/17 00:37:37     32s] 0.15    3.12    0.14      1         Clustering
[06/17 00:37:37     32s] 0.00    0.05    0.00      1           Initialize for clustering
[06/17 00:37:37     32s] 0.00    0.01    0.00      1             Computing optimal clock node locations
[06/17 00:37:37     32s] 0.06    1.27    0.00      1           Bottom-up phase
[06/17 00:37:37     32s] 0.08    1.59    0.07      1           Legalizing clock trees
[06/17 00:37:37     32s] 0.06    1.17    0.00      1             Leaving CCOpt scope - ClockRefiner
[06/17 00:37:37     32s] 0.00    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[06/17 00:37:37     32s] 0.01    0.15    0.00      1             Leaving CCOpt scope - Initializing placement interface
[06/17 00:37:37     32s] 0.01    0.15    0.00      1             Clock tree timing engine global stage delay update for slow:setup.late
[06/17 00:37:37     32s] 0.34    7.00    0.33      1         CongRepair After Initial Clustering
[06/17 00:37:37     32s] 0.21    4.29    0.18      1           Leaving CCOpt scope - Early Global Route
[06/17 00:37:37     32s] 0.11    2.32    0.00      1             Early Global Route - eGR only step
[06/17 00:37:37     32s] 0.07    1.44    0.00      1             Congestion Repair
[06/17 00:37:37     32s] 0.12    2.40    0.00      1           Leaving CCOpt scope - extractRC
[06/17 00:37:37     32s] 0.01    0.14    0.00      1           Clock tree timing engine global stage delay update for slow:setup.late
[06/17 00:37:37     32s] 0.01    0.21    0.01      1       Stage::DRV Fixing
[06/17 00:37:37     32s] 0.00    0.10    0.00      1         Fixing clock tree slew time and max cap violations
[06/17 00:37:37     32s] 0.01    0.11    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[06/17 00:37:37     32s] 0.13    2.61    0.13      1       Stage::Insertion Delay Reduction
[06/17 00:37:37     32s] 0.00    0.07    0.00      1         Removing unnecessary root buffering
[06/17 00:37:37     32s] 0.00    0.07    0.00      1         Removing unconstrained drivers
[06/17 00:37:37     32s] 0.02    0.40    0.00      1         Reducing insertion delay 1
[06/17 00:37:37     32s] 0.00    0.07    0.00      1         Removing longest path buffering
[06/17 00:37:37     32s] 0.10    1.99    0.00      1         Reducing insertion delay 2
[06/17 00:37:37     32s] 0.39    7.99    0.39      1     CCOpt::Phase::Implementation
[06/17 00:37:37     32s] 0.02    0.49    0.02      1       Stage::Reducing Power
[06/17 00:37:37     32s] 0.00    0.07    0.00      1         Improving clock tree routing
[06/17 00:37:37     32s] 0.02    0.31    0.00      1         Reducing clock tree power 1
[06/17 00:37:37     32s] 0.00    0.01    0.00      1           Legalizing clock trees
[06/17 00:37:37     32s] 0.00    0.09    0.00      1         Reducing clock tree power 2
[06/17 00:37:37     32s] 0.08    1.57    0.07      1       Stage::Balancing
[06/17 00:37:37     32s] 0.04    0.91    0.04      1         Approximately balancing fragments step
[06/17 00:37:37     32s] 0.02    0.32    0.00      1           Resolve constraints - Approximately balancing fragments
[06/17 00:37:37     32s] 0.00    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[06/17 00:37:37     32s] 0.00    0.08    0.00      1           Moving gates to improve sub-tree skew
[06/17 00:37:37     32s] 0.01    0.26    0.00      1           Approximately balancing fragments bottom up
[06/17 00:37:37     32s] 0.00    0.08    0.00      1           Approximately balancing fragments, wire and cell delays
[06/17 00:37:37     32s] 0.01    0.10    0.00      1         Improving fragments clock skew
[06/17 00:37:37     32s] 0.01    0.29    0.01      1         Approximately balancing step
[06/17 00:37:37     32s] 0.01    0.14    0.00      1           Resolve constraints - Approximately balancing
[06/17 00:37:37     32s] 0.00    0.07    0.00      1           Approximately balancing, wire and cell delays
[06/17 00:37:37     32s] 0.00    0.08    0.00      1         Fixing clock tree overload
[06/17 00:37:37     32s] 0.00    0.09    0.00      1         Approximately balancing paths
[06/17 00:37:37     32s] 0.26    5.38    0.26      1       Stage::Polishing
[06/17 00:37:37     32s] 0.01    0.11    0.00      1         Clock tree timing engine global stage delay update for slow:setup.late
[06/17 00:37:37     32s] 0.00    0.07    0.00      1         Merging balancing drivers for power
[06/17 00:37:37     32s] 0.00    0.10    0.00      1         Improving clock skew
[06/17 00:37:37     32s] 0.17    3.43    0.16      1         Moving gates to reduce wire capacitance
[06/17 00:37:37     32s] 0.00    0.05    0.00      2           Artificially removing short and long paths
[06/17 00:37:37     32s] 0.01    0.25    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[06/17 00:37:37     32s] 0.00    0.04    0.00      1             Legalizing clock trees
[06/17 00:37:37     32s] 0.07    1.51    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[06/17 00:37:37     32s] 0.00    0.01    0.00      1             Legalizing clock trees
[06/17 00:37:37     32s] 0.01    0.23    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[06/17 00:37:37     32s] 0.00    0.04    0.00      1             Legalizing clock trees
[06/17 00:37:37     32s] 0.06    1.26    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[06/17 00:37:37     32s] 0.00    0.01    0.00      1             Legalizing clock trees
[06/17 00:37:37     32s] 0.02    0.37    0.00      1         Reducing clock tree power 3
[06/17 00:37:37     32s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[06/17 00:37:37     32s] 0.00    0.01    0.00      1           Legalizing clock trees
[06/17 00:37:37     32s] 0.00    0.10    0.00      1         Improving insertion delay
[06/17 00:37:37     32s] 0.05    1.09    0.04      1         Wire Opt OverFix
[06/17 00:37:37     32s] 0.03    0.71    0.03      1           Wire Reduction extra effort
[06/17 00:37:37     32s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[06/17 00:37:37     32s] 0.00    0.01    0.00      1             Global shorten wires A0
[06/17 00:37:37     32s] 0.01    0.26    0.00      2             Move For Wirelength - core
[06/17 00:37:37     32s] 0.00    0.01    0.00      1             Global shorten wires A1
[06/17 00:37:37     32s] 0.01    0.14    0.00      1             Global shorten wires B
[06/17 00:37:37     32s] 0.01    0.15    0.00      1             Move For Wirelength - branch
[06/17 00:37:37     32s] 0.01    0.13    0.01      1           Optimizing orientation
[06/17 00:37:37     32s] 0.01    0.13    0.00      1             FlipOpt
[06/17 00:37:37     32s] 0.03    0.54    0.02      1       Stage::Updating netlist
[06/17 00:37:37     32s] 0.00    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[06/17 00:37:37     32s] 0.02    0.32    0.00      1         Leaving CCOpt scope - ClockRefiner
[06/17 00:37:37     32s] 0.32    6.52    0.29      1     CCOpt::Phase::eGRPC
[06/17 00:37:37     32s] 0.11    2.18    0.10      1       Leaving CCOpt scope - Routing Tools
[06/17 00:37:37     32s] 0.10    2.10    0.00      1         Early Global Route - eGR only step
[06/17 00:37:37     32s] 0.12    2.38    0.00      1       Leaving CCOpt scope - extractRC
[06/17 00:37:37     32s] 0.01    0.17    0.00      1       Leaving CCOpt scope - Initializing placement interface
[06/17 00:37:37     32s] 0.01    0.16    0.01      1       Reset bufferability constraints
[06/17 00:37:37     32s] 0.01    0.16    0.00      1         Clock tree timing engine global stage delay update for slow:setup.late
[06/17 00:37:37     32s] 0.00    0.09    0.00      1       eGRPC Moving buffers
[06/17 00:37:37     32s] 0.00    0.02    0.00      1         Violation analysis
[06/17 00:37:37     32s] 0.01    0.13    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[06/17 00:37:37     32s] 0.00    0.02    0.00      1         Artificially removing long paths
[06/17 00:37:37     32s] 0.00    0.10    0.00      1       eGRPC Fixing DRVs
[06/17 00:37:37     32s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[06/17 00:37:37     32s] 0.00    0.01    0.00      1       Violation analysis
[06/17 00:37:37     32s] 0.00    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[06/17 00:37:37     32s] 0.03    0.70    0.00      1       Leaving CCOpt scope - ClockRefiner
[06/17 00:37:37     32s] 1.90   38.83    1.89      1     CCOpt::Phase::Routing
[06/17 00:37:37     32s] 1.76   36.12    1.69      1       Leaving CCOpt scope - Routing Tools
[06/17 00:37:37     32s] 0.10    2.10    0.00      1         Early Global Route - eGR->Nr High Frequency step
[06/17 00:37:37     32s] 1.52   31.04    0.00      1         NanoRoute
[06/17 00:37:37     32s] 0.07    1.46    0.00      1         Route Remaining Unrouted Nets
[06/17 00:37:37     32s] 0.12    2.39    0.00      1       Leaving CCOpt scope - extractRC
[06/17 00:37:37     32s] 0.01    0.16    0.00      1       Clock tree timing engine global stage delay update for slow:setup.late
[06/17 00:37:37     32s] 0.06    1.28    0.05      1     CCOpt::Phase::PostConditioning
[06/17 00:37:37     32s] 0.01    0.21    0.00      1       Leaving CCOpt scope - Initializing placement interface
[06/17 00:37:37     32s] 0.00    0.00    0.00      1       Reset bufferability constraints
[06/17 00:37:37     32s] 0.01    0.11    0.00      1       PostConditioning Upsizing To Fix DRVs
[06/17 00:37:37     32s] 0.01    0.17    0.00      1       Recomputing CTS skew targets
[06/17 00:37:37     32s] 0.00    0.09    0.00      1       PostConditioning Fixing DRVs
[06/17 00:37:37     32s] 0.00    0.10    0.00      1       Buffering to fix DRVs
[06/17 00:37:37     32s] 0.01    0.11    0.00      1       PostConditioning Fixing Skew by cell sizing
[06/17 00:37:37     32s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[06/17 00:37:37     32s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[06/17 00:37:37     32s] 0.01    0.14    0.00      1       Clock tree timing engine global stage delay update for slow:setup.late
[06/17 00:37:37     32s] 0.01    0.14    0.00      1     Post-balance tidy up or trial balance steps
[06/17 00:37:37     32s] 0.42    8.66    0.42      1     Tidy Up And Update Timing
[06/17 00:37:37     32s] 0.42    8.55    0.00      1       External - Set all clocks to propagated mode
[06/17 00:37:37     32s] -----------------------------------------------------------------------------------------------------------------
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/17 00:37:37     32s] Leaving CCOpt scope - Cleaning up placement interface...
[06/17 00:37:37     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1976.8M, EPOCH TIME: 1750135057.030260
[06/17 00:37:37     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:128).
[06/17 00:37:37     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:1877.8M, EPOCH TIME: 1750135057.034213
[06/17 00:37:37     32s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/17 00:37:37     32s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:00:32.8/0:00:37.2 (0.9), mem = 1877.8M
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] =============================================================================================
[06/17 00:37:37     32s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[06/17 00:37:37     32s] =============================================================================================
[06/17 00:37:37     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:37     32s] ---------------------------------------------------------------------------------------------
[06/17 00:37:37     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:37     32s] [ IncrReplace            ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/17 00:37:37     32s] [ EarlyGlobalRoute       ]      5   0:00:00.3  (   7.6 % )     0:00:00.3 /  0:00:00.3    1.0
[06/17 00:37:37     32s] [ DetailRoute            ]      1   0:00:00.6  (  14.1 % )     0:00:00.6 /  0:00:00.6    1.0
[06/17 00:37:37     32s] [ ExtractRC              ]      3   0:00:00.3  (   7.5 % )     0:00:00.3 /  0:00:00.4    1.1
[06/17 00:37:37     32s] [ FullDelayCalc          ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[06/17 00:37:37     32s] [ PropagateActivity      ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[06/17 00:37:37     32s] [ MISC                   ]          0:00:02.8  (  62.1 % )     0:00:02.8 /  0:00:02.8    1.0
[06/17 00:37:37     32s] ---------------------------------------------------------------------------------------------
[06/17 00:37:37     32s]  CTS #1 TOTAL                       0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[06/17 00:37:37     32s] ---------------------------------------------------------------------------------------------
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] Synthesizing clock trees with CCOpt done.
[06/17 00:37:37     32s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/17 00:37:37     32s] Type 'man IMPSP-9025' for more detail.
[06/17 00:37:37     32s] Set place::cacheFPlanSiteMark to 0
[06/17 00:37:37     32s] All LLGs are deleted
[06/17 00:37:37     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1877.8M, EPOCH TIME: 1750135057.045678
[06/17 00:37:37     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1877.8M, EPOCH TIME: 1750135057.045781
[06/17 00:37:37     32s] Info: pop threads available for lower-level modules during optimization.
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] *** Summary of all messages that are not suppressed in this session:
[06/17 00:37:37     32s] Severity  ID               Count  Summary                                  
[06/17 00:37:37     32s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/17 00:37:37     32s] WARNING   IMPOPT-7232          1  "setOptMode -powerEffort %s" overrides p...
[06/17 00:37:37     32s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[06/17 00:37:37     32s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/17 00:37:37     32s] ERROR     IMPCCOPT-4334        4  The lib cell '%s' specified in %s was no...
[06/17 00:37:37     32s] ERROR     IMPCCOPT-1020        1  None of the library cells specified in C...
[06/17 00:37:37     32s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[06/17 00:37:37     32s] *** Message Summary: 6 warning(s), 5 error(s)
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] *** ccopt_design #1 [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:00:32.9/0:00:37.3 (0.9), mem = 1877.8M
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] =============================================================================================
[06/17 00:37:37     32s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[06/17 00:37:37     32s] =============================================================================================
[06/17 00:37:37     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:37     32s] ---------------------------------------------------------------------------------------------
[06/17 00:37:37     32s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:37     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:37     32s] [ IncrReplace            ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[06/17 00:37:37     32s] [ CTS                    ]      1   0:00:03.5  (  70.6 % )     0:00:04.6 /  0:00:04.6    1.0
[06/17 00:37:37     32s] [ EarlyGlobalRoute       ]      5   0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/17 00:37:37     32s] [ ExtractRC              ]      3   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.4    1.1
[06/17 00:37:37     32s] [ FullDelayCalc          ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[06/17 00:37:37     32s] [ PropagateActivity      ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[06/17 00:37:37     32s] [ MISC                   ]          0:00:00.4  (   7.3 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:37     32s] ---------------------------------------------------------------------------------------------
[06/17 00:37:37     32s]  ccopt_design #1 TOTAL              0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.9    1.0
[06/17 00:37:37     32s] ---------------------------------------------------------------------------------------------
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] #% End ccopt_design (date=06/17 00:37:37, total cpu=0:00:04.9, real=0:00:05.0, peak res=1611.6M, current mem=1535.6M)
[06/17 00:37:37     32s] <CMD> refinePlace
[06/17 00:37:37     32s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1877.8M, EPOCH TIME: 1750135057.082421
[06/17 00:37:37     32s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1877.8M, EPOCH TIME: 1750135057.082537
[06/17 00:37:37     32s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1877.8M, EPOCH TIME: 1750135057.082672
[06/17 00:37:37     32s] Processing tracks to init pin-track alignment.
[06/17 00:37:37     32s] z: 2, totalTracks: 1
[06/17 00:37:37     32s] z: 4, totalTracks: 1
[06/17 00:37:37     32s] z: 6, totalTracks: 1
[06/17 00:37:37     32s] z: 8, totalTracks: 1
[06/17 00:37:37     32s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:37     32s] All LLGs are deleted
[06/17 00:37:37     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1877.8M, EPOCH TIME: 1750135057.085831
[06/17 00:37:37     32s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1877.8M, EPOCH TIME: 1750135057.085948
[06/17 00:37:37     32s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1877.8M, EPOCH TIME: 1750135057.086120
[06/17 00:37:37     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1877.8M, EPOCH TIME: 1750135057.086444
[06/17 00:37:37     32s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:37     32s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:37     32s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1877.8M, EPOCH TIME: 1750135057.089589
[06/17 00:37:37     32s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:37:37     32s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:37:37     32s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1877.8M, EPOCH TIME: 1750135057.089817
[06/17 00:37:37     32s] Fast DP-INIT is on for default
[06/17 00:37:37     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 00:37:37     32s] Atter site array init, number of instance map data is 0.
[06/17 00:37:37     32s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.004, REAL:0.004, MEM:1877.8M, EPOCH TIME: 1750135057.090302
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:37     32s] OPERPROF:         Starting CMU at level 5, MEM:1877.8M, EPOCH TIME: 1750135057.090761
[06/17 00:37:37     32s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1877.8M, EPOCH TIME: 1750135057.091060
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:37     32s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1877.8M, EPOCH TIME: 1750135057.091269
[06/17 00:37:37     32s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1877.8M, EPOCH TIME: 1750135057.091349
[06/17 00:37:37     32s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:1893.8M, EPOCH TIME: 1750135057.091962
[06/17 00:37:37     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1893.8MB).
[06/17 00:37:37     32s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:1893.8M, EPOCH TIME: 1750135057.092365
[06/17 00:37:37     32s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.010, MEM:1893.8M, EPOCH TIME: 1750135057.092439
[06/17 00:37:37     32s] TDRefine: refinePlace mode is spiral
[06/17 00:37:37     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3952758.4
[06/17 00:37:37     32s] OPERPROF:   Starting RefinePlace at level 2, MEM:1893.8M, EPOCH TIME: 1750135057.092548
[06/17 00:37:37     32s] *** Starting refinePlace (0:00:32.9 mem=1893.8M) ***
[06/17 00:37:37     32s] Total net bbox length = 7.388e+03 (4.828e+03 2.560e+03) (ext = 4.638e+03)
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:37     32s] (I)      Default pattern map key = des3_default.
[06/17 00:37:37     32s] (I)      Default pattern map key = des3_default.
[06/17 00:37:37     32s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1893.8M, EPOCH TIME: 1750135057.095404
[06/17 00:37:37     32s] Starting refinePlace ...
[06/17 00:37:37     32s] (I)      Default pattern map key = des3_default.
[06/17 00:37:37     32s] One DDP V2 for no tweak run.
[06/17 00:37:37     32s] (I)      Default pattern map key = des3_default.
[06/17 00:37:37     32s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:1893.8M, EPOCH TIME: 1750135057.098806
[06/17 00:37:37     32s] DDP initSite1 nrRow 44 nrJob 44
[06/17 00:37:37     32s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:1893.8M, EPOCH TIME: 1750135057.098920
[06/17 00:37:37     32s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:1893.8M, EPOCH TIME: 1750135057.099023
[06/17 00:37:37     32s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:1893.8M, EPOCH TIME: 1750135057.099100
[06/17 00:37:37     32s] DDP markSite nrRow 44 nrJob 44
[06/17 00:37:37     32s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:1893.8M, EPOCH TIME: 1750135057.099219
[06/17 00:37:37     32s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:1893.8M, EPOCH TIME: 1750135057.099294
[06/17 00:37:37     32s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:1893.8M, EPOCH TIME: 1750135057.099575
[06/17 00:37:37     32s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:1893.8M, EPOCH TIME: 1750135057.099649
[06/17 00:37:37     32s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:1893.8M, EPOCH TIME: 1750135057.099986
[06/17 00:37:37     32s] ** Cut row section cpu time 0:00:00.0.
[06/17 00:37:37     32s]  ** Cut row section real time 0:00:00.0.
[06/17 00:37:37     32s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.001, MEM:1893.8M, EPOCH TIME: 1750135057.100089
[06/17 00:37:37     32s]   Spread Effort: high, standalone mode, useDDP on.
[06/17 00:37:37     32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1893.8MB) @(0:00:32.9 - 0:00:32.9).
[06/17 00:37:37     32s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:37     32s] wireLenOptFixPriorityInst 128 inst fixed
[06/17 00:37:37     32s] 
[06/17 00:37:37     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/17 00:37:37     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f1d31e72f78.
[06/17 00:37:37     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[06/17 00:37:37     32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/17 00:37:37     32s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:37     32s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:37     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1877.8MB) @(0:00:32.9 - 0:00:32.9).
[06/17 00:37:37     32s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:37     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1877.8MB
[06/17 00:37:37     32s] Statistics of distance of Instance movement in refine placement:
[06/17 00:37:37     32s]   maximum (X+Y) =         0.00 um
[06/17 00:37:37     32s]   mean    (X+Y) =         0.00 um
[06/17 00:37:37     32s] Summary Report:
[06/17 00:37:37     32s] Instances move: 0 (out of 425 movable)
[06/17 00:37:37     32s] Instances flipped: 0
[06/17 00:37:37     32s] Mean displacement: 0.00 um
[06/17 00:37:37     32s] Max displacement: 0.00 um 
[06/17 00:37:37     32s] Total instances moved : 0
[06/17 00:37:37     32s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.021, REAL:0.020, MEM:1877.8M, EPOCH TIME: 1750135057.115672
[06/17 00:37:37     32s] Total net bbox length = 7.388e+03 (4.828e+03 2.560e+03) (ext = 4.638e+03)
[06/17 00:37:37     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1877.8MB
[06/17 00:37:37     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1877.8MB) @(0:00:32.9 - 0:00:32.9).
[06/17 00:37:37     32s] *** Finished refinePlace (0:00:32.9 mem=1877.8M) ***
[06/17 00:37:37     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3952758.4
[06/17 00:37:37     32s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.025, REAL:0.024, MEM:1877.8M, EPOCH TIME: 1750135057.116219
[06/17 00:37:37     32s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1877.8M, EPOCH TIME: 1750135057.116302
[06/17 00:37:37     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[06/17 00:37:37     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] All LLGs are deleted
[06/17 00:37:37     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1877.8M, EPOCH TIME: 1750135057.118057
[06/17 00:37:37     32s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1877.8M, EPOCH TIME: 1750135057.118160
[06/17 00:37:37     32s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:1877.8M, EPOCH TIME: 1750135057.119448
[06/17 00:37:37     32s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.038, REAL:0.037, MEM:1877.8M, EPOCH TIME: 1750135057.119541
[06/17 00:37:37     32s] <CMD> timeDesign -postCTS -outDir pnr_reports/cts_time
[06/17 00:37:37     32s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:32.9/0:00:37.3 (0.9), mem = 1877.8M
[06/17 00:37:37     32s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:37:37     32s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1888.8M, EPOCH TIME: 1750135057.152021
[06/17 00:37:37     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] All LLGs are deleted
[06/17 00:37:37     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1888.8M, EPOCH TIME: 1750135057.152179
[06/17 00:37:37     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1888.8M, EPOCH TIME: 1750135057.152260
[06/17 00:37:37     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1888.8M, EPOCH TIME: 1750135057.152360
[06/17 00:37:37     32s] Start to check current routing status for nets...
[06/17 00:37:37     32s] All nets are already routed correctly.
[06/17 00:37:37     32s] End to check current routing status for nets (mem=1888.8M)
[06/17 00:37:37     32s] Effort level <high> specified for reg2reg path_group
[06/17 00:37:37     33s] All LLGs are deleted
[06/17 00:37:37     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1911.2M, EPOCH TIME: 1750135057.211644
[06/17 00:37:37     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1911.2M, EPOCH TIME: 1750135057.211761
[06/17 00:37:37     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1911.2M, EPOCH TIME: 1750135057.211961
[06/17 00:37:37     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     33s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1911.2M, EPOCH TIME: 1750135057.212243
[06/17 00:37:37     33s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:37     33s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:37     33s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1911.2M, EPOCH TIME: 1750135057.215408
[06/17 00:37:37     33s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:37:37     33s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:37:37     33s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1911.2M, EPOCH TIME: 1750135057.215681
[06/17 00:37:37     33s] Fast DP-INIT is on for default
[06/17 00:37:37     33s] Atter site array init, number of instance map data is 0.
[06/17 00:37:37     33s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1911.2M, EPOCH TIME: 1750135057.216153
[06/17 00:37:37     33s] 
[06/17 00:37:37     33s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:37     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1911.2M, EPOCH TIME: 1750135057.216685
[06/17 00:37:37     33s] All LLGs are deleted
[06/17 00:37:37     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:37     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:37     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1911.2M, EPOCH TIME: 1750135057.217508
[06/17 00:37:37     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1911.2M, EPOCH TIME: 1750135057.217610
[06/17 00:37:37     33s] Starting delay calculation for Setup views
[06/17 00:37:37     33s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/17 00:37:37     33s] #################################################################################
[06/17 00:37:37     33s] # Design Stage: PreRoute
[06/17 00:37:37     33s] # Design Name: des3
[06/17 00:37:37     33s] # Design Mode: 45nm
[06/17 00:37:37     33s] # Analysis Mode: MMMC Non-OCV 
[06/17 00:37:37     33s] # Parasitics Mode: No SPEF/RCDB 
[06/17 00:37:37     33s] # Signoff Settings: SI Off 
[06/17 00:37:37     33s] #################################################################################
[06/17 00:37:37     33s] Calculate delays in BcWc mode...
[06/17 00:37:37     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 1909.2M, InitMEM = 1909.2M)
[06/17 00:37:37     33s] Start delay calculation (fullDC) (1 T). (MEM=1909.16)
[06/17 00:37:37     33s] End AAE Lib Interpolated Model. (MEM=1920.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:37     33s] Total number of fetched objects 628
[06/17 00:37:37     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:37     33s] End delay calculation. (MEM=1969.37 CPU=0:00:00.1 REAL=0:00:00.0)
[06/17 00:37:37     33s] End delay calculation (fullDC). (MEM=1969.37 CPU=0:00:00.2 REAL=0:00:00.0)
[06/17 00:37:37     33s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1969.4M) ***
[06/17 00:37:37     33s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:33.2 mem=1969.4M)
[06/17 00:37:38     33s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.144  |  0.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/17 00:37:38     33s] All LLGs are deleted
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1948.5M, EPOCH TIME: 1750135058.682856
[06/17 00:37:38     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.682981
[06/17 00:37:38     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1948.5M, EPOCH TIME: 1750135058.683178
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1948.5M, EPOCH TIME: 1750135058.683481
[06/17 00:37:38     33s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:38     33s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:38     33s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1948.5M, EPOCH TIME: 1750135058.686976
[06/17 00:37:38     33s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:37:38     33s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:37:38     33s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.687226
[06/17 00:37:38     33s] Fast DP-INIT is on for default
[06/17 00:37:38     33s] Atter site array init, number of instance map data is 0.
[06/17 00:37:38     33s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1948.5M, EPOCH TIME: 1750135058.687680
[06/17 00:37:38     33s] 
[06/17 00:37:38     33s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:38     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1948.5M, EPOCH TIME: 1750135058.688131
[06/17 00:37:38     33s] All LLGs are deleted
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1948.5M, EPOCH TIME: 1750135058.688960
[06/17 00:37:38     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.689061
[06/17 00:37:38     33s] Density: 25.997%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[06/17 00:37:38     33s] All LLGs are deleted
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1948.5M, EPOCH TIME: 1750135058.691863
[06/17 00:37:38     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.691981
[06/17 00:37:38     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1948.5M, EPOCH TIME: 1750135058.692149
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1948.5M, EPOCH TIME: 1750135058.692366
[06/17 00:37:38     33s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:38     33s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:38     33s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1948.5M, EPOCH TIME: 1750135058.695400
[06/17 00:37:38     33s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:37:38     33s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:37:38     33s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.695605
[06/17 00:37:38     33s] Fast DP-INIT is on for default
[06/17 00:37:38     33s] Atter site array init, number of instance map data is 0.
[06/17 00:37:38     33s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1948.5M, EPOCH TIME: 1750135058.696037
[06/17 00:37:38     33s] 
[06/17 00:37:38     33s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:38     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:1948.5M, EPOCH TIME: 1750135058.696342
[06/17 00:37:38     33s] All LLGs are deleted
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1948.5M, EPOCH TIME: 1750135058.696899
[06/17 00:37:38     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.697006
[06/17 00:37:38     33s] Reported timing to dir pnr_reports/cts_time
[06/17 00:37:38     33s] Total CPU time: 0.51 sec
[06/17 00:37:38     33s] Total Real time: 1.0 sec
[06/17 00:37:38     33s] Total Memory Usage: 1948.523438 Mbytes
[06/17 00:37:38     33s] Info: pop threads available for lower-level modules during optimization.
[06/17 00:37:38     33s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:01.6 (0.3), totSession cpu/real = 0:00:33.4/0:00:38.9 (0.9), mem = 1948.5M
[06/17 00:37:38     33s] 
[06/17 00:37:38     33s] =============================================================================================
[06/17 00:37:38     33s]  Final TAT Report : timeDesign #1                                               21.17-s075_1
[06/17 00:37:38     33s] =============================================================================================
[06/17 00:37:38     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:38     33s] ---------------------------------------------------------------------------------------------
[06/17 00:37:38     33s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:38     33s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.1 % )     0:00:01.5 /  0:00:00.4    0.3
[06/17 00:37:38     33s] [ DrvReport              ]      1   0:00:01.1  (  68.9 % )     0:00:01.1 /  0:00:00.0    0.0
[06/17 00:37:38     33s] [ TimingUpdate           ]      1   0:00:00.1  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/17 00:37:38     33s] [ FullDelayCalc          ]      1   0:00:00.2  (  10.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/17 00:37:38     33s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[06/17 00:37:38     33s] [ GenerateReports        ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.1
[06/17 00:37:38     33s] [ MISC                   ]          0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    0.9
[06/17 00:37:38     33s] ---------------------------------------------------------------------------------------------
[06/17 00:37:38     33s]  timeDesign #1 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:00.5    0.3
[06/17 00:37:38     33s] ---------------------------------------------------------------------------------------------
[06/17 00:37:38     33s] 
[06/17 00:37:38     33s] <CMD> setOptMode -maxDensity 0.8 -powerEffort low -reclaimArea false -fixFanoutLoad false
[06/17 00:37:38     33s] <CMD> optDesign -postCTS -outDir pnr_reports/cts_opt
[06/17 00:37:38     33s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1630.7M, totSessionCpu=0:00:33 **
[06/17 00:37:38     33s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:33.5/0:00:38.9 (0.9), mem = 1948.5M
[06/17 00:37:38     33s] Info: 1 threads available for lower-level modules during optimization.
[06/17 00:37:38     33s] GigaOpt running with 1 threads.
[06/17 00:37:38     33s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:33.5/0:00:38.9 (0.9), mem = 1948.5M
[06/17 00:37:38     33s] **INFO: User settings:
[06/17 00:37:38     33s] setDesignMode -flowEffort                          express
[06/17 00:37:38     33s] setDesignMode -powerEffort                         none
[06/17 00:37:38     33s] setDesignMode -process                             45
[06/17 00:37:38     33s] setExtractRCMode -coupling_c_th                    0.1
[06/17 00:37:38     33s] setExtractRCMode -effortLevel                      low
[06/17 00:37:38     33s] setExtractRCMode -engine                           preRoute
[06/17 00:37:38     33s] setExtractRCMode -relative_c_th                    1
[06/17 00:37:38     33s] setExtractRCMode -total_c_th                       0
[06/17 00:37:38     33s] setDelayCalMode -enable_high_fanout                true
[06/17 00:37:38     33s] setDelayCalMode -engine                            aae
[06/17 00:37:38     33s] setDelayCalMode -ignoreNetLoad                     false
[06/17 00:37:38     33s] setDelayCalMode -socv_accuracy_mode                low
[06/17 00:37:38     33s] setOptMode -activeHoldViews                        { best }
[06/17 00:37:38     33s] setOptMode -activeSetupViews                       { worst }
[06/17 00:37:38     33s] setOptMode -autoSetupViews                         { worst}
[06/17 00:37:38     33s] setOptMode -autoTDGRSetupViews                     { worst}
[06/17 00:37:38     33s] setOptMode -drcMargin                              0
[06/17 00:37:38     33s] setOptMode -fixDrc                                 true
[06/17 00:37:38     33s] setOptMode -fixFanoutLoad                          false
[06/17 00:37:38     33s] setOptMode -maxDensity                             0.8
[06/17 00:37:38     33s] setOptMode -optimizeFF                             true
[06/17 00:37:38     33s] setOptMode -powerEffort                            low
[06/17 00:37:38     33s] setOptMode -preserveAllSequential                  false
[06/17 00:37:38     33s] setOptMode -reclaimArea                            false
[06/17 00:37:38     33s] setOptMode -setupTargetSlack                       0
[06/17 00:37:38     33s] setPlaceMode -MXPBoundaryLevel                     7
[06/17 00:37:38     33s] setPlaceMode -MXPConstraintFile                    {}
[06/17 00:37:38     33s] setPlaceMode -MXPControlSetting                    0
[06/17 00:37:38     33s] setPlaceMode -MXPLogicHierAware                    0
[06/17 00:37:38     33s] setPlaceMode -MXPPreplaceSetting                   5
[06/17 00:37:38     33s] setPlaceMode -MXPRefineSetting                     17
[06/17 00:37:38     33s] setPlaceMode -place_detail_wire_length_opt_effort  medium
[06/17 00:37:38     33s] setPlaceMode -place_global_activity_power_driven   false
[06/17 00:37:38     33s] setPlaceMode -place_global_cong_effort             medium
[06/17 00:37:38     33s] setPlaceMode -place_global_max_density             0.9
[06/17 00:37:38     33s] setPlaceMode -place_global_place_io_pins           false
[06/17 00:37:38     33s] setPlaceMode -place_global_timing_effort           medium
[06/17 00:37:38     33s] setPlaceMode -timingDriven                         true
[06/17 00:37:38     33s] setAnalysisMode -analysisType                      bcwc
[06/17 00:37:38     33s] setAnalysisMode -checkType                         setup
[06/17 00:37:38     33s] setAnalysisMode -clkSrcPath                        true
[06/17 00:37:38     33s] setAnalysisMode -clockPropagation                  sdcControl
[06/17 00:37:38     33s] setAnalysisMode -skew                              true
[06/17 00:37:38     33s] setAnalysisMode -usefulSkew                        true
[06/17 00:37:38     33s] setAnalysisMode -virtualIPO                        false
[06/17 00:37:38     33s] 
[06/17 00:37:38     33s] **INFO: setDesignMode -flowEffort express -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/17 00:37:38     33s] Need call spDPlaceInit before registerPrioInstLoc.
[06/17 00:37:38     33s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:37:38     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1948.5M, EPOCH TIME: 1750135058.748847
[06/17 00:37:38     33s] Processing tracks to init pin-track alignment.
[06/17 00:37:38     33s] z: 2, totalTracks: 1
[06/17 00:37:38     33s] z: 4, totalTracks: 1
[06/17 00:37:38     33s] z: 6, totalTracks: 1
[06/17 00:37:38     33s] z: 8, totalTracks: 1
[06/17 00:37:38     33s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:38     33s] All LLGs are deleted
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1948.5M, EPOCH TIME: 1750135058.752136
[06/17 00:37:38     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.752245
[06/17 00:37:38     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1948.5M, EPOCH TIME: 1750135058.752418
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1948.5M, EPOCH TIME: 1750135058.752690
[06/17 00:37:38     33s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:38     33s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:38     33s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1948.5M, EPOCH TIME: 1750135058.755866
[06/17 00:37:38     33s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:37:38     33s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:37:38     33s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.756127
[06/17 00:37:38     33s] Fast DP-INIT is on for default
[06/17 00:37:38     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/17 00:37:38     33s] Atter site array init, number of instance map data is 0.
[06/17 00:37:38     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1948.5M, EPOCH TIME: 1750135058.756600
[06/17 00:37:38     33s] 
[06/17 00:37:38     33s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:38     33s] OPERPROF:     Starting CMU at level 3, MEM:1948.5M, EPOCH TIME: 1750135058.756979
[06/17 00:37:38     33s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.757279
[06/17 00:37:38     33s] 
[06/17 00:37:38     33s] Bad Lib Cell Checking (CMU) is done! (0)
[06/17 00:37:38     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1948.5M, EPOCH TIME: 1750135058.757492
[06/17 00:37:38     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1948.5M, EPOCH TIME: 1750135058.757579
[06/17 00:37:38     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1948.5M, EPOCH TIME: 1750135058.757915
[06/17 00:37:38     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1948.5MB).
[06/17 00:37:38     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:1948.5M, EPOCH TIME: 1750135058.758315
[06/17 00:37:38     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1948.5M, EPOCH TIME: 1750135058.758410
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:38     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1948.5M, EPOCH TIME: 1750135058.760364
[06/17 00:37:38     33s] 
[06/17 00:37:38     33s] Creating Lib Analyzer ...
[06/17 00:37:38     33s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/17 00:37:38     33s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/17 00:37:38     33s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/17 00:37:38     33s] 
[06/17 00:37:38     33s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:39     33s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:33.9 mem=1954.5M
[06/17 00:37:39     33s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:33.9 mem=1954.5M
[06/17 00:37:39     33s] Creating Lib Analyzer, finished. 
[06/17 00:37:39     33s] Effort level <high> specified for reg2reg path_group
[06/17 00:37:39     33s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:37:39     34s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1774.1M, totSessionCpu=0:00:34 **
[06/17 00:37:39     34s] *** optDesign -postCTS ***
[06/17 00:37:39     34s] DRC Margin: user margin 0.0; extra margin 0.2
[06/17 00:37:39     34s] Hold Target Slack: user slack 0
[06/17 00:37:39     34s] Setup Target Slack: user slack 0; extra slack 0.0
[06/17 00:37:39     34s] setUsefulSkewMode -ecoRoute false
[06/17 00:37:39     34s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[06/17 00:37:39     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.2M, EPOCH TIME: 1750135059.380720
[06/17 00:37:39     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:39     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:39     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2092.2M, EPOCH TIME: 1750135059.384688
[06/17 00:37:39     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:39     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:39     34s] Multi-VT timing optimization disabled based on library information.
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:37:39     34s] Deleting Lib Analyzer.
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] TimeStamp Deleting Cell Server End ...
[06/17 00:37:39     34s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/17 00:37:39     34s] Summary for sequential cells identification: 
[06/17 00:37:39     34s]   Identified SBFF number: 16
[06/17 00:37:39     34s]   Identified MBFF number: 0
[06/17 00:37:39     34s]   Identified SB Latch number: 0
[06/17 00:37:39     34s]   Identified MB Latch number: 0
[06/17 00:37:39     34s]   Not identified SBFF number: 0
[06/17 00:37:39     34s]   Not identified MBFF number: 0
[06/17 00:37:39     34s]   Not identified SB Latch number: 0
[06/17 00:37:39     34s]   Not identified MB Latch number: 0
[06/17 00:37:39     34s]   Number of sequential cells which are not FFs: 13
[06/17 00:37:39     34s]  Visiting view : worst
[06/17 00:37:39     34s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[06/17 00:37:39     34s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[06/17 00:37:39     34s]  Visiting view : best
[06/17 00:37:39     34s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[06/17 00:37:39     34s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[06/17 00:37:39     34s] TLC MultiMap info (StdDelay):
[06/17 00:37:39     34s]   : fast + fast + 1 + no RcCorner := 5.5ps
[06/17 00:37:39     34s]   : fast + fast + 1 + default := 5.9ps
[06/17 00:37:39     34s]   : slow + slow + 1 + no RcCorner := 32.2ps
[06/17 00:37:39     34s]   : slow + slow + 1 + default := 33.1ps
[06/17 00:37:39     34s]  Setting StdDelay to: 33.1ps
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] TimeStamp Deleting Cell Server End ...
[06/17 00:37:39     34s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2092.2M, EPOCH TIME: 1750135059.420213
[06/17 00:37:39     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:39     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:39     34s] All LLGs are deleted
[06/17 00:37:39     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:39     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:39     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2092.2M, EPOCH TIME: 1750135059.420366
[06/17 00:37:39     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2092.2M, EPOCH TIME: 1750135059.420451
[06/17 00:37:39     34s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2086.2M, EPOCH TIME: 1750135059.421173
[06/17 00:37:39     34s] Start to check current routing status for nets...
[06/17 00:37:39     34s] All nets are already routed correctly.
[06/17 00:37:39     34s] End to check current routing status for nets (mem=2086.2M)
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] Creating Lib Analyzer ...
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/17 00:37:39     34s] Summary for sequential cells identification: 
[06/17 00:37:39     34s]   Identified SBFF number: 16
[06/17 00:37:39     34s]   Identified MBFF number: 0
[06/17 00:37:39     34s]   Identified SB Latch number: 0
[06/17 00:37:39     34s]   Identified MB Latch number: 0
[06/17 00:37:39     34s]   Not identified SBFF number: 0
[06/17 00:37:39     34s]   Not identified MBFF number: 0
[06/17 00:37:39     34s]   Not identified SB Latch number: 0
[06/17 00:37:39     34s]   Not identified MB Latch number: 0
[06/17 00:37:39     34s]   Number of sequential cells which are not FFs: 13
[06/17 00:37:39     34s]  Visiting view : worst
[06/17 00:37:39     34s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[06/17 00:37:39     34s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[06/17 00:37:39     34s]  Visiting view : best
[06/17 00:37:39     34s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[06/17 00:37:39     34s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[06/17 00:37:39     34s] TLC MultiMap info (StdDelay):
[06/17 00:37:39     34s]   : fast + fast + 1 + no RcCorner := 5.5ps
[06/17 00:37:39     34s]   : fast + fast + 1 + default := 5.9ps
[06/17 00:37:39     34s]   : slow + slow + 1 + no RcCorner := 32.2ps
[06/17 00:37:39     34s]   : slow + slow + 1 + default := 33.1ps
[06/17 00:37:39     34s]  Setting StdDelay to: 33.1ps
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/17 00:37:39     34s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/17 00:37:39     34s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/17 00:37:39     34s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:39     34s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:34.5 mem=2092.2M
[06/17 00:37:39     34s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:34.5 mem=2092.2M
[06/17 00:37:39     34s] Creating Lib Analyzer, finished. 
[06/17 00:37:39     34s] ### Creating TopoMgr, started
[06/17 00:37:39     34s] ### Creating TopoMgr, finished
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] Footprint cell information for calculating maxBufDist
[06/17 00:37:39     34s] *info: There are 9 candidate Buffer cells
[06/17 00:37:39     34s] *info: There are 6 candidate Inverter cells
[06/17 00:37:39     34s] 
[06/17 00:37:39     34s] #optDebug: Start CG creation (mem=2120.8M)
[06/17 00:37:39     34s]  ...initializing CG  maxDriveDist 616.814000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 61.681000 
[06/17 00:37:40     34s] (cpu=0:00:00.1, mem=2300.5M)
[06/17 00:37:40     34s]  ...processing cgPrt (cpu=0:00:00.1, mem=2300.5M)
[06/17 00:37:40     34s]  ...processing cgEgp (cpu=0:00:00.1, mem=2300.5M)
[06/17 00:37:40     34s]  ...processing cgPbk (cpu=0:00:00.1, mem=2300.5M)
[06/17 00:37:40     34s]  ...processing cgNrb(cpu=0:00:00.1, mem=2300.5M)
[06/17 00:37:40     34s]  ...processing cgObs (cpu=0:00:00.1, mem=2300.5M)
[06/17 00:37:40     34s]  ...processing cgCon (cpu=0:00:00.1, mem=2300.5M)
[06/17 00:37:40     34s]  ...processing cgPdm (cpu=0:00:00.1, mem=2300.5M)
[06/17 00:37:40     34s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2300.5M)
[06/17 00:37:40     34s] Compute RC Scale Done ...
[06/17 00:37:40     34s] All LLGs are deleted
[06/17 00:37:40     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2290.9M, EPOCH TIME: 1750135060.120826
[06/17 00:37:40     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2290.9M, EPOCH TIME: 1750135060.120946
[06/17 00:37:40     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2290.9M, EPOCH TIME: 1750135060.121131
[06/17 00:37:40     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2290.9M, EPOCH TIME: 1750135060.121449
[06/17 00:37:40     34s] Max number of tech site patterns supported in site array is 256.
[06/17 00:37:40     34s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/17 00:37:40     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2290.9M, EPOCH TIME: 1750135060.124619
[06/17 00:37:40     34s] After signature check, allow fast init is true, keep pre-filter is true.
[06/17 00:37:40     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/17 00:37:40     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2290.9M, EPOCH TIME: 1750135060.124914
[06/17 00:37:40     34s] Fast DP-INIT is on for default
[06/17 00:37:40     34s] Atter site array init, number of instance map data is 0.
[06/17 00:37:40     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2290.9M, EPOCH TIME: 1750135060.125404
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:40     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2290.9M, EPOCH TIME: 1750135060.125814
[06/17 00:37:40     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:40     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.144  |  0.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2290.9M, EPOCH TIME: 1750135060.155530
[06/17 00:37:40     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:40     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2290.9M, EPOCH TIME: 1750135060.159213
[06/17 00:37:40     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:40     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] Density: 25.997%
------------------------------------------------------------------

[06/17 00:37:40     34s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1870.7M, totSessionCpu=0:00:35 **
[06/17 00:37:40     34s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:34.9/0:00:40.4 (0.9), mem = 2184.9M
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s] =============================================================================================
[06/17 00:37:40     34s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.17-s075_1
[06/17 00:37:40     34s] =============================================================================================
[06/17 00:37:40     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:40     34s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     34s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[06/17 00:37:40     34s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ LibAnalyzerInit        ]      2   0:00:00.8  (  52.6 % )     0:00:00.8 /  0:00:00.8    1.0
[06/17 00:37:40     34s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  22.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/17 00:37:40     34s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ TimingUpdate           ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[06/17 00:37:40     34s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[06/17 00:37:40     34s] [ MISC                   ]          0:00:00.3  (  19.6 % )     0:00:00.3 /  0:00:00.3    1.1
[06/17 00:37:40     34s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     34s]  InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[06/17 00:37:40     34s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s] ** INFO : this run is activating 'allEndPoints' option
[06/17 00:37:40     34s] ** INFO : the automation is 'placeOptPostCts'
[06/17 00:37:40     34s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/17 00:37:40     34s] ### Creating PhyDesignMc. totSessionCpu=0:00:34.9 mem=2184.9M
[06/17 00:37:40     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:2184.9M, EPOCH TIME: 1750135060.164132
[06/17 00:37:40     34s] Processing tracks to init pin-track alignment.
[06/17 00:37:40     34s] z: 2, totalTracks: 1
[06/17 00:37:40     34s] z: 4, totalTracks: 1
[06/17 00:37:40     34s] z: 6, totalTracks: 1
[06/17 00:37:40     34s] z: 8, totalTracks: 1
[06/17 00:37:40     34s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:40     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2184.9M, EPOCH TIME: 1750135060.166544
[06/17 00:37:40     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s]  Skipping Bad Lib Cell Checking (CMU) !
[06/17 00:37:40     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2184.9M, EPOCH TIME: 1750135060.170101
[06/17 00:37:40     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2184.9M, EPOCH TIME: 1750135060.170194
[06/17 00:37:40     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2184.9M, EPOCH TIME: 1750135060.170450
[06/17 00:37:40     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2184.9MB).
[06/17 00:37:40     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2184.9M, EPOCH TIME: 1750135060.170671
[06/17 00:37:40     34s] TotalInstCnt at PhyDesignMc Initialization: 429
[06/17 00:37:40     34s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:34.9 mem=2184.9M
[06/17 00:37:40     34s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2184.9M, EPOCH TIME: 1750135060.171404
[06/17 00:37:40     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:40     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     34s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2184.9M, EPOCH TIME: 1750135060.173111
[06/17 00:37:40     34s] TotalInstCnt at PhyDesignMc Destruction: 429
[06/17 00:37:40     34s] OPTC: m1 20.0 20.0
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s] Power view               = worst
[06/17 00:37:40     34s] Number of VT partitions  = 0
[06/17 00:37:40     34s] Standard cells in design = 134
[06/17 00:37:40     34s] Instances in design      = 429
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s] Instance distribution across the VT partitions:
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s] Reporting took 0 sec
[06/17 00:37:40     34s] #optDebug: fT-E <X 2 0 0 1>
[06/17 00:37:40     34s] -congRepairInPostCTS false                 # bool, default=false, private
[06/17 00:37:40     34s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 66.2
[06/17 00:37:40     34s] Begin: GigaOpt Route Type Constraints Refinement
[06/17 00:37:40     34s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:35.0/0:00:40.4 (0.9), mem = 2186.0M
[06/17 00:37:40     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3952758.1
[06/17 00:37:40     34s] ### Creating RouteCongInterface, started
[06/17 00:37:40     34s] {MMLU 5 5 532}
[06/17 00:37:40     34s] ### Creating LA Mngr. totSessionCpu=0:00:35.0 mem=2186.0M
[06/17 00:37:40     34s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.0 mem=2186.0M
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s] #optDebug: {0, 1.000}
[06/17 00:37:40     34s] ### Creating RouteCongInterface, finished
[06/17 00:37:40     34s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[06/17 00:37:40     34s] |  WNS   | All WNS |  TNS   | All TNS | metal4 | metal7 | metal9 | Real Time  |  Mem   |
[06/17 00:37:40     34s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[06/17 00:37:40     34s] |   0.144|    0.043|   0.000|    0.000|       8|       0|       0|   0:00:00.0| 2185.95|
[06/17 00:37:40     34s] |   0.144|    0.043|   0.000|    0.000|       2|       0|       0|   0:00:00.0| 2264.71|
[06/17 00:37:40     34s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+

[06/17 00:37:40     34s] Updated routing constraints on 6 nets.
[06/17 00:37:40     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3952758.1
[06/17 00:37:40     34s] Bottom Preferred Layer:
[06/17 00:37:40     34s] +---------------+------------+------------+----------+
[06/17 00:37:40     34s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[06/17 00:37:40     34s] +---------------+------------+------------+----------+
[06/17 00:37:40     34s] | metal3 (z=3)  |          0 |          5 | default  |
[06/17 00:37:40     34s] | metal4 (z=4)  |          2 |          0 | default  |
[06/17 00:37:40     34s] +---------------+------------+------------+----------+
[06/17 00:37:40     34s] Via Pillar Rule:
[06/17 00:37:40     34s]     None
[06/17 00:37:40     34s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:00:35.0/0:00:40.5 (0.9), mem = 2264.7M
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s] =============================================================================================
[06/17 00:37:40     34s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.17-s075_1
[06/17 00:37:40     34s] =============================================================================================
[06/17 00:37:40     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:40     34s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     34s] [ SlackTraversorInit     ]      1   0:00:00.0  (  25.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  17.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ IncrDelayCalc          ]      2   0:00:00.0  (  30.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] [ MISC                   ]          0:00:00.0  (  18.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     34s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     34s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/17 00:37:40     34s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     34s] 
[06/17 00:37:40     34s] End: GigaOpt Route Type Constraints Refinement
[06/17 00:37:40     35s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[06/17 00:37:40     35s] optDesignOneStep: Power Flow
[06/17 00:37:40     35s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[06/17 00:37:40     35s] Deleting Lib Analyzer.
[06/17 00:37:40     35s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:35.0/0:00:40.5 (0.9), mem = 2264.7M
[06/17 00:37:40     35s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[06/17 00:37:40     35s] Info: 5 nets with fixed/cover wires excluded.
[06/17 00:37:40     35s] Info: 5 clock nets excluded from IPO operation.
[06/17 00:37:40     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.0 mem=2264.7M
[06/17 00:37:40     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.0 mem=2264.7M
[06/17 00:37:40     35s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/17 00:37:40     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3952758.2
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] Power Net Detected:
[06/17 00:37:40     35s]         Voltage	    Name
[06/17 00:37:40     35s]              0V	    VSS
[06/17 00:37:40     35s]           0.95V	    VDD
[06/17 00:37:40     35s] Processing average sequential pin duty cycle 
[06/17 00:37:40     35s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:40     35s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:40     35s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/17 00:37:40     35s] ### Creating PhyDesignMc. totSessionCpu=0:00:35.1 mem=2264.7M
[06/17 00:37:40     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:2264.7M, EPOCH TIME: 1750135060.364391
[06/17 00:37:40     35s] Processing tracks to init pin-track alignment.
[06/17 00:37:40     35s] z: 2, totalTracks: 1
[06/17 00:37:40     35s] z: 4, totalTracks: 1
[06/17 00:37:40     35s] z: 6, totalTracks: 1
[06/17 00:37:40     35s] z: 8, totalTracks: 1
[06/17 00:37:40     35s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:40     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2264.7M, EPOCH TIME: 1750135060.368177
[06/17 00:37:40     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s]  Skipping Bad Lib Cell Checking (CMU) !
[06/17 00:37:40     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2264.7M, EPOCH TIME: 1750135060.372057
[06/17 00:37:40     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2264.7M, EPOCH TIME: 1750135060.372155
[06/17 00:37:40     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2264.7M, EPOCH TIME: 1750135060.372405
[06/17 00:37:40     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2264.7MB).
[06/17 00:37:40     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2264.7M, EPOCH TIME: 1750135060.372630
[06/17 00:37:40     35s] TotalInstCnt at PhyDesignMc Initialization: 429
[06/17 00:37:40     35s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:35.1 mem=2264.7M
[06/17 00:37:40     35s] ### Creating RouteCongInterface, started
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] Creating Lib Analyzer ...
[06/17 00:37:40     35s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/17 00:37:40     35s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/17 00:37:40     35s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:40     35s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:35.5 mem=2264.7M
[06/17 00:37:40     35s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:35.5 mem=2264.7M
[06/17 00:37:40     35s] Creating Lib Analyzer, finished. 
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] #optDebug: {0, 1.000}
[06/17 00:37:40     35s] ### Creating RouteCongInterface, finished
[06/17 00:37:40     35s] {MG  {4 0 1.4 0.042353}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[06/17 00:37:40     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.5 mem=2264.7M
[06/17 00:37:40     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.5 mem=2264.7M
[06/17 00:37:40     35s] Usable buffer cells for single buffer setup transform:
[06/17 00:37:40     35s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[06/17 00:37:40     35s] Number of usable buffer cells above: 9
[06/17 00:37:40     35s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2302.9M, EPOCH TIME: 1750135060.792161
[06/17 00:37:40     35s] Found 0 hard placement blockage before merging.
[06/17 00:37:40     35s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2302.9M, EPOCH TIME: 1750135060.792421
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] Netlist preparation processing... 
[06/17 00:37:40     35s] Removed 0 instance
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[1] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[2] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[3] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[4] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[5] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[6] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[7] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[8] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[9] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[10] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[11] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[12] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[13] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[14] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[15] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[16] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[17] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[18] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[19] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7098):	WARNING: out[20] is an undriven net with 1 fanouts.
[06/17 00:37:40     35s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[06/17 00:37:40     35s] To increase the message display limit, refer to the product command reference manual.
[06/17 00:37:40     35s] *info: Marking 0 isolation instances dont touch
[06/17 00:37:40     35s] *info: Marking 0 level shifter instances dont touch
[06/17 00:37:40     35s] Deleting 0 temporary hard placement blockage(s).
[06/17 00:37:40     35s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2302.9M, EPOCH TIME: 1750135060.799072
[06/17 00:37:40     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[06/17 00:37:40     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2245.9M, EPOCH TIME: 1750135060.801242
[06/17 00:37:40     35s] TotalInstCnt at PhyDesignMc Destruction: 429
[06/17 00:37:40     35s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:40     35s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:40     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3952758.2
[06/17 00:37:40     35s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:35.5/0:00:41.0 (0.9), mem = 2245.9M
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] =============================================================================================
[06/17 00:37:40     35s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            21.17-s075_1
[06/17 00:37:40     35s] =============================================================================================
[06/17 00:37:40     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:40     35s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     35s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  74.9 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:40     35s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     35s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/17 00:37:40     35s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     35s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:40     35s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     35s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     35s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     35s] [ PropagateActivity      ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/17 00:37:40     35s] [ MISC                   ]          0:00:00.1  (  15.5 % )     0:00:00.1 /  0:00:00.1    1.1
[06/17 00:37:40     35s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     35s]  SimplifyNetlist #1 TOTAL           0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[06/17 00:37:40     35s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] *** Starting optimizing excluded clock nets MEM= 2245.9M) ***
[06/17 00:37:40     35s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2245.9M) ***
[06/17 00:37:40     35s] *** Starting optimizing excluded clock nets MEM= 2245.9M) ***
[06/17 00:37:40     35s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2245.9M) ***
[06/17 00:37:40     35s] Info: Done creating the CCOpt slew target map.
[06/17 00:37:40     35s] Begin: GigaOpt high fanout net optimization
[06/17 00:37:40     35s] GigaOpt HFN: use maxLocalDensity 1.2
[06/17 00:37:40     35s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/17 00:37:40     35s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:35.5/0:00:41.0 (0.9), mem = 2245.9M
[06/17 00:37:40     35s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[06/17 00:37:40     35s] Info: 5 nets with fixed/cover wires excluded.
[06/17 00:37:40     35s] Info: 5 clock nets excluded from IPO operation.
[06/17 00:37:40     35s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:37:40     35s] Processing average sequential pin duty cycle 
[06/17 00:37:40     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3952758.3
[06/17 00:37:40     35s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:40     35s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:40     35s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/17 00:37:40     35s] ### Creating PhyDesignMc. totSessionCpu=0:00:35.5 mem=2245.9M
[06/17 00:37:40     35s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/17 00:37:40     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:2245.9M, EPOCH TIME: 1750135060.816398
[06/17 00:37:40     35s] Processing tracks to init pin-track alignment.
[06/17 00:37:40     35s] z: 2, totalTracks: 1
[06/17 00:37:40     35s] z: 4, totalTracks: 1
[06/17 00:37:40     35s] z: 6, totalTracks: 1
[06/17 00:37:40     35s] z: 8, totalTracks: 1
[06/17 00:37:40     35s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:40     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2245.9M, EPOCH TIME: 1750135060.819818
[06/17 00:37:40     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s]  Skipping Bad Lib Cell Checking (CMU) !
[06/17 00:37:40     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2245.9M, EPOCH TIME: 1750135060.823628
[06/17 00:37:40     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2245.9M, EPOCH TIME: 1750135060.823725
[06/17 00:37:40     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2245.9M, EPOCH TIME: 1750135060.823966
[06/17 00:37:40     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2245.9MB).
[06/17 00:37:40     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2245.9M, EPOCH TIME: 1750135060.824192
[06/17 00:37:40     35s] TotalInstCnt at PhyDesignMc Initialization: 429
[06/17 00:37:40     35s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:35.5 mem=2245.9M
[06/17 00:37:40     35s] ### Creating RouteCongInterface, started
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] #optDebug: {0, 1.000}
[06/17 00:37:40     35s] ### Creating RouteCongInterface, finished
[06/17 00:37:40     35s] {MG  {4 0 1.4 0.042353}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[06/17 00:37:40     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.6 mem=2245.9M
[06/17 00:37:40     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.6 mem=2245.9M
[06/17 00:37:40     35s]  unitDynamic=7.692060978054 unitLeakage=7.69206, designSmallDynamic=7.692060978054 designSmallLeakge=7.692060978054 largestInvLkgPwrAreaRatio=0.000004089329 smallCellArea_=2128000.0 
[06/17 00:37:40     35s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 00:37:40     35s] Total-nets :: 500, Stn-nets :: 0, ratio :: 0 %, Total-len 8206.51, Stn-len 0
[06/17 00:37:40     35s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2284.0M, EPOCH TIME: 1750135060.873732
[06/17 00:37:40     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:40     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2246.0M, EPOCH TIME: 1750135060.875620
[06/17 00:37:40     35s] TotalInstCnt at PhyDesignMc Destruction: 429
[06/17 00:37:40     35s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:40     35s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:40     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3952758.3
[06/17 00:37:40     35s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:00:35.6/0:00:41.1 (0.9), mem = 2246.0M
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] =============================================================================================
[06/17 00:37:40     35s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.17-s075_1
[06/17 00:37:40     35s] =============================================================================================
[06/17 00:37:40     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:40     35s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     35s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     35s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  15.7 % )     0:00:00.0 /  0:00:00.0    0.9
[06/17 00:37:40     35s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     35s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     35s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:40     35s] [ PowerUnitCalc          ]      1   0:00:00.0  (  29.6 % )     0:00:00.0 /  0:00:00.0    1.0
[06/17 00:37:40     35s] [ MISC                   ]          0:00:00.0  (  50.0 % )     0:00:00.0 /  0:00:00.0    1.5
[06/17 00:37:40     35s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     35s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.2
[06/17 00:37:40     35s] ---------------------------------------------------------------------------------------------
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/17 00:37:40     35s] End: GigaOpt high fanout net optimization
[06/17 00:37:40     35s] skipped the cell partition in DRV
[06/17 00:37:40     35s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/17 00:37:40     35s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[06/17 00:37:40     35s] optDesignOneStep: Power Flow
[06/17 00:37:40     35s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[06/17 00:37:40     35s] Deleting Lib Analyzer.
[06/17 00:37:40     35s] Begin: GigaOpt Global Optimization
[06/17 00:37:40     35s] *info: use new DP (enabled)
[06/17 00:37:40     35s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/17 00:37:40     35s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[06/17 00:37:40     35s] Info: 5 nets with fixed/cover wires excluded.
[06/17 00:37:40     35s] Info: 5 clock nets excluded from IPO operation.
[06/17 00:37:40     35s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:35.6/0:00:41.1 (0.9), mem = 2246.0M
[06/17 00:37:40     35s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:37:40     35s] Processing average sequential pin duty cycle 
[06/17 00:37:40     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3952758.4
[06/17 00:37:40     35s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:40     35s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:40     35s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/17 00:37:40     35s] ### Creating PhyDesignMc. totSessionCpu=0:00:35.6 mem=2246.0M
[06/17 00:37:40     35s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/17 00:37:40     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:2246.0M, EPOCH TIME: 1750135060.892747
[06/17 00:37:40     35s] Processing tracks to init pin-track alignment.
[06/17 00:37:40     35s] z: 2, totalTracks: 1
[06/17 00:37:40     35s] z: 4, totalTracks: 1
[06/17 00:37:40     35s] z: 6, totalTracks: 1
[06/17 00:37:40     35s] z: 8, totalTracks: 1
[06/17 00:37:40     35s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:40     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2246.0M, EPOCH TIME: 1750135060.895461
[06/17 00:37:40     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s]  Skipping Bad Lib Cell Checking (CMU) !
[06/17 00:37:40     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2246.0M, EPOCH TIME: 1750135060.899190
[06/17 00:37:40     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2246.0M, EPOCH TIME: 1750135060.899285
[06/17 00:37:40     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2246.0M, EPOCH TIME: 1750135060.899503
[06/17 00:37:40     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2246.0MB).
[06/17 00:37:40     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2246.0M, EPOCH TIME: 1750135060.899720
[06/17 00:37:40     35s] TotalInstCnt at PhyDesignMc Initialization: 429
[06/17 00:37:40     35s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:35.6 mem=2246.0M
[06/17 00:37:40     35s] ### Creating RouteCongInterface, started
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] Creating Lib Analyzer ...
[06/17 00:37:40     35s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/17 00:37:40     35s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/17 00:37:40     35s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/17 00:37:40     35s] 
[06/17 00:37:40     35s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:41     35s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:36.0 mem=2246.0M
[06/17 00:37:41     35s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:36.0 mem=2246.0M
[06/17 00:37:41     35s] Creating Lib Analyzer, finished. 
[06/17 00:37:41     35s] 
[06/17 00:37:41     35s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/17 00:37:41     35s] 
[06/17 00:37:41     35s] #optDebug: {0, 1.000}
[06/17 00:37:41     35s] ### Creating RouteCongInterface, finished
[06/17 00:37:41     35s] {MG  {4 0 1.4 0.042353}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[06/17 00:37:41     35s] ### Creating LA Mngr. totSessionCpu=0:00:36.0 mem=2246.0M
[06/17 00:37:41     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.0 mem=2246.0M
[06/17 00:37:41     36s] *info: 5 clock nets excluded
[06/17 00:37:41     36s] *info: 1276 no-driver nets excluded.
[06/17 00:37:41     36s] *info: 5 nets with fixed/cover wires excluded.
[06/17 00:37:41     36s]  unitDynamic=7.692060978054 unitLeakage=7.69206, designSmallDynamic=7.692060978054 designSmallLeakge=7.692060978054 largestInvLkgPwrAreaRatio=0.000004089329 smallCellArea_=2128000.0 
[06/17 00:37:41     36s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2312.3M, EPOCH TIME: 1750135061.338991
[06/17 00:37:41     36s] Found 0 hard placement blockage before merging.
[06/17 00:37:41     36s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2312.3M, EPOCH TIME: 1750135061.339132
[06/17 00:37:41     36s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/17 00:37:41     36s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[06/17 00:37:41     36s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
[06/17 00:37:41     36s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[06/17 00:37:41     36s] |   0.000|   0.000|   26.00%|   0:00:00.0| 2314.3M|     worst|       NA| NA             |
[06/17 00:37:41     36s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[06/17 00:37:41     36s] 
[06/17 00:37:41     36s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2314.3M) ***
[06/17 00:37:41     36s] 
[06/17 00:37:41     36s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2314.3M) ***
[06/17 00:37:41     36s] Deleting 0 temporary hard placement blockage(s).
[06/17 00:37:41     36s] Bottom Preferred Layer:
[06/17 00:37:41     36s] +---------------+------------+------------+----------+
[06/17 00:37:41     36s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[06/17 00:37:41     36s] +---------------+------------+------------+----------+
[06/17 00:37:41     36s] | metal3 (z=3)  |          0 |          5 | default  |
[06/17 00:37:41     36s] | metal4 (z=4)  |          2 |          0 | default  |
[06/17 00:37:41     36s] +---------------+------------+------------+----------+
[06/17 00:37:41     36s] Via Pillar Rule:
[06/17 00:37:41     36s]     None
[06/17 00:37:41     36s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/17 00:37:41     36s] Total-nets :: 500, Stn-nets :: 0, ratio :: 0 %, Total-len 8206.51, Stn-len 0
[06/17 00:37:41     36s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2295.2M, EPOCH TIME: 1750135061.431783
[06/17 00:37:41     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[06/17 00:37:41     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:41     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:41     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:41     36s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2255.2M, EPOCH TIME: 1750135061.434297
[06/17 00:37:41     36s] TotalInstCnt at PhyDesignMc Destruction: 429
[06/17 00:37:41     36s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:41     36s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:41     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3952758.4
[06/17 00:37:41     36s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:36.2/0:00:41.6 (0.9), mem = 2255.2M
[06/17 00:37:41     36s] 
[06/17 00:37:41     36s] =============================================================================================
[06/17 00:37:41     36s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.17-s075_1
[06/17 00:37:41     36s] =============================================================================================
[06/17 00:37:41     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:41     36s] ---------------------------------------------------------------------------------------------
[06/17 00:37:41     36s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:41     36s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  65.5 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:41     36s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:41     36s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:41     36s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:41     36s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:41     36s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:41     36s] [ TransformInit          ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.0    1.0
[06/17 00:37:41     36s] [ PowerUnitCalc          ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[06/17 00:37:41     36s] [ MISC                   ]          0:00:00.1  (  18.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/17 00:37:41     36s] ---------------------------------------------------------------------------------------------
[06/17 00:37:41     36s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[06/17 00:37:41     36s] ---------------------------------------------------------------------------------------------
[06/17 00:37:41     36s] 
[06/17 00:37:41     36s] End: GigaOpt Global Optimization
[06/17 00:37:41     36s] skipped the cell partition in DRV
[06/17 00:37:41     36s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/17 00:37:41     36s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[06/17 00:37:41     36s] optDesignOneStep: Power Flow
[06/17 00:37:41     36s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[06/17 00:37:41     36s] Deleting Lib Analyzer.
[06/17 00:37:41     36s] **INFO: Flow update: Design timing is met.
[06/17 00:37:41     36s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/17 00:37:41     36s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[06/17 00:37:41     36s] optDesignOneStep: Power Flow
[06/17 00:37:41     36s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[06/17 00:37:41     36s] **INFO: Flow update: Design timing is met.
[06/17 00:37:41     36s] postCtsLateCongRepair #1 0
[06/17 00:37:41     36s] postCtsLateCongRepair #1 0
[06/17 00:37:41     36s] Starting local wire reclaim
[06/17 00:37:41     36s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2253.2M, EPOCH TIME: 1750135061.542880
[06/17 00:37:41     36s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2253.2M, EPOCH TIME: 1750135061.542988
[06/17 00:37:41     36s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2253.2M, EPOCH TIME: 1750135061.543119
[06/17 00:37:41     36s] Processing tracks to init pin-track alignment.
[06/17 00:37:41     36s] z: 2, totalTracks: 1
[06/17 00:37:41     36s] z: 4, totalTracks: 1
[06/17 00:37:41     36s] z: 6, totalTracks: 1
[06/17 00:37:41     36s] z: 8, totalTracks: 1
[06/17 00:37:41     36s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:41     36s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2253.2M, EPOCH TIME: 1750135061.546058
[06/17 00:37:41     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:41     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:41     36s] 
[06/17 00:37:41     36s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:41     36s] 
[06/17 00:37:41     36s]  Skipping Bad Lib Cell Checking (CMU) !
[06/17 00:37:41     36s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.004, REAL:0.004, MEM:2253.2M, EPOCH TIME: 1750135061.550056
[06/17 00:37:41     36s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2253.2M, EPOCH TIME: 1750135061.550148
[06/17 00:37:41     36s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2253.2M, EPOCH TIME: 1750135061.550445
[06/17 00:37:41     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2253.2MB).
[06/17 00:37:41     36s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:2253.2M, EPOCH TIME: 1750135061.550671
[06/17 00:37:41     36s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:2253.2M, EPOCH TIME: 1750135061.550754
[06/17 00:37:41     36s] TDRefine: refinePlace mode is spiral
[06/17 00:37:41     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3952758.5
[06/17 00:37:41     36s] OPERPROF:   Starting RefinePlace at level 2, MEM:2253.2M, EPOCH TIME: 1750135061.550863
[06/17 00:37:41     36s] *** Starting refinePlace (0:00:36.3 mem=2253.2M) ***
[06/17 00:37:41     36s] Total net bbox length = 7.388e+03 (4.828e+03 2.560e+03) (ext = 4.638e+03)
[06/17 00:37:41     36s] 
[06/17 00:37:41     36s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:41     36s] (I)      Default pattern map key = des3_default.
[06/17 00:37:41     36s] (I)      Default pattern map key = des3_default.
[06/17 00:37:41     36s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2253.2M, EPOCH TIME: 1750135061.553599
[06/17 00:37:41     36s] Starting refinePlace ...
[06/17 00:37:41     36s] (I)      Default pattern map key = des3_default.
[06/17 00:37:41     36s] One DDP V2 for no tweak run.
[06/17 00:37:41     36s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2253.2M, EPOCH TIME: 1750135061.554700
[06/17 00:37:41     36s] OPERPROF:         Starting spMPad at level 5, MEM:2253.2M, EPOCH TIME: 1750135061.555561
[06/17 00:37:41     36s] OPERPROF:           Starting spContextMPad at level 6, MEM:2253.2M, EPOCH TIME: 1750135061.555672
[06/17 00:37:41     36s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2253.2M, EPOCH TIME: 1750135061.555747
[06/17 00:37:41     36s] MP Top (425): mp=1.050. U=0.259.
[06/17 00:37:41     36s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2253.2M, EPOCH TIME: 1750135061.555998
[06/17 00:37:41     36s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2253.2M, EPOCH TIME: 1750135061.556156
[06/17 00:37:41     36s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2253.2M, EPOCH TIME: 1750135061.556229
[06/17 00:37:41     36s] OPERPROF:             Starting InitSKP at level 7, MEM:2253.2M, EPOCH TIME: 1750135061.556512
[06/17 00:37:41     36s] no activity file in design. spp won't run.
[06/17 00:37:41     36s] no activity file in design. spp won't run.
[06/17 00:37:41     36s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[06/17 00:37:41     36s] OPERPROF:             Finished InitSKP at level 7, CPU:0.028, REAL:0.028, MEM:2253.2M, EPOCH TIME: 1750135061.584210
[06/17 00:37:41     36s] Timing cost in AAE based: 1160.4737734560785611
[06/17 00:37:41     36s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.031, REAL:0.031, MEM:2253.2M, EPOCH TIME: 1750135061.587155
[06/17 00:37:41     36s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.031, REAL:0.031, MEM:2253.2M, EPOCH TIME: 1750135061.587289
[06/17 00:37:41     36s] SKP cleared!
[06/17 00:37:41     36s] AAE Timing clean up.
[06/17 00:37:41     36s] Tweakage: fix icg 1, fix clk 0.
[06/17 00:37:41     36s] Tweakage: density cost 1, scale 0.4.
[06/17 00:37:41     36s] Tweakage: activity cost 0, scale 1.0.
[06/17 00:37:41     36s] Tweakage: timing cost on, scale 1.0.
[06/17 00:37:41     36s] OPERPROF:         Starting CoreOperation at level 5, MEM:2253.2M, EPOCH TIME: 1750135061.587696
[06/17 00:37:41     36s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2253.2M, EPOCH TIME: 1750135061.588060
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 24 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 4 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 4 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage swap 0 pairs.
[06/17 00:37:41     36s] Tweakage move 0 insts.
[06/17 00:37:41     36s] Tweakage move 0 insts.
[06/17 00:37:41     36s] Tweakage move 0 insts.
[06/17 00:37:41     36s] Tweakage move 27 insts.
[06/17 00:37:41     36s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.052, REAL:0.053, MEM:2269.2M, EPOCH TIME: 1750135061.640802
[06/17 00:37:41     36s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.053, REAL:0.053, MEM:2269.2M, EPOCH TIME: 1750135061.640936
[06/17 00:37:41     36s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.086, REAL:0.086, MEM:2269.2M, EPOCH TIME: 1750135061.641154
[06/17 00:37:41     36s] Move report: Congestion aware Tweak moves 58 insts, mean move: 2.20 um, max move: 11.99 um 
[06/17 00:37:41     36s] 	Max move on inst (FE_RC_24_0): (11.78, 53.20) --> (3.99, 57.40)
[06/17 00:37:41     36s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=2269.2mb) @(0:00:36.3 - 0:00:36.4).
[06/17 00:37:41     36s] 
[06/17 00:37:41     36s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/17 00:37:41     36s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f1d31e72f78.
[06/17 00:37:41     36s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[06/17 00:37:41     36s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/17 00:37:41     36s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:41     36s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:41     36s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2237.2MB) @(0:00:36.4 - 0:00:36.4).
[06/17 00:37:41     36s] Move report: Detail placement moves 58 insts, mean move: 2.20 um, max move: 11.99 um 
[06/17 00:37:41     36s] 	Max move on inst (FE_RC_24_0): (11.78, 53.20) --> (3.99, 57.40)
[06/17 00:37:41     36s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2237.2MB
[06/17 00:37:41     36s] Statistics of distance of Instance movement in refine placement:
[06/17 00:37:41     36s]   maximum (X+Y) =        11.99 um
[06/17 00:37:41     36s]   inst (FE_RC_24_0) with max move: (11.78, 53.2) -> (3.99, 57.4)
[06/17 00:37:41     36s]   mean    (X+Y) =         2.20 um
[06/17 00:37:41     36s] Summary Report:
[06/17 00:37:41     36s] Instances move: 58 (out of 425 movable)
[06/17 00:37:41     36s] Instances flipped: 0
[06/17 00:37:41     36s] Mean displacement: 2.20 um
[06/17 00:37:41     36s] Max displacement: 11.99 um (Instance: FE_RC_24_0) (11.78, 53.2) -> (3.99, 57.4)
[06/17 00:37:41     36s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[06/17 00:37:41     36s] Total instances moved : 58
[06/17 00:37:41     36s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.102, REAL:0.101, MEM:2237.2M, EPOCH TIME: 1750135061.654565
[06/17 00:37:41     36s] Total net bbox length = 7.319e+03 (4.779e+03 2.540e+03) (ext = 4.627e+03)
[06/17 00:37:41     36s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2237.2MB
[06/17 00:37:41     36s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2237.2MB) @(0:00:36.3 - 0:00:36.4).
[06/17 00:37:41     36s] *** Finished refinePlace (0:00:36.4 mem=2237.2M) ***
[06/17 00:37:41     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3952758.5
[06/17 00:37:41     36s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.105, REAL:0.104, MEM:2237.2M, EPOCH TIME: 1750135061.655151
[06/17 00:37:41     36s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2237.2M, EPOCH TIME: 1750135061.655242
[06/17 00:37:41     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[06/17 00:37:41     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:41     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:41     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:41     36s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2237.2M, EPOCH TIME: 1750135061.657668
[06/17 00:37:41     36s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.115, REAL:0.115, MEM:2237.2M, EPOCH TIME: 1750135061.657765
[06/17 00:37:41     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/17 00:37:41     36s] #################################################################################
[06/17 00:37:41     36s] # Design Stage: PreRoute
[06/17 00:37:41     36s] # Design Name: des3
[06/17 00:37:41     36s] # Design Mode: 45nm
[06/17 00:37:41     36s] # Analysis Mode: MMMC Non-OCV 
[06/17 00:37:41     36s] # Parasitics Mode: No SPEF/RCDB 
[06/17 00:37:41     36s] # Signoff Settings: SI Off 
[06/17 00:37:41     36s] #################################################################################
[06/17 00:37:41     36s] Calculate delays in BcWc mode...
[06/17 00:37:41     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 2225.7M, InitMEM = 2225.7M)
[06/17 00:37:41     36s] Start delay calculation (fullDC) (1 T). (MEM=2225.67)
[06/17 00:37:41     36s] End AAE Lib Interpolated Model. (MEM=2237.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:41     36s] Total number of fetched objects 628
[06/17 00:37:41     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:41     36s] End delay calculation. (MEM=2284.88 CPU=0:00:00.1 REAL=0:00:00.0)
[06/17 00:37:41     36s] End delay calculation (fullDC). (MEM=2284.88 CPU=0:00:00.1 REAL=0:00:00.0)
[06/17 00:37:41     36s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2284.9M) ***
[06/17 00:37:42     36s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[06/17 00:37:42     36s] Begin: GigaOpt Route Type Constraints Refinement
[06/17 00:37:42     36s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:36.8/0:00:42.3 (0.9), mem = 2284.9M
[06/17 00:37:42     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3952758.5
[06/17 00:37:42     36s] ### Creating RouteCongInterface, started
[06/17 00:37:42     36s] 
[06/17 00:37:42     36s] Creating Lib Analyzer ...
[06/17 00:37:42     36s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/17 00:37:42     36s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/17 00:37:42     36s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/17 00:37:42     36s] 
[06/17 00:37:42     36s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:42     37s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:37.2 mem=2300.9M
[06/17 00:37:42     37s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:37.2 mem=2300.9M
[06/17 00:37:42     37s] Creating Lib Analyzer, finished. 
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] #optDebug: {0, 1.000}
[06/17 00:37:42     37s] ### Creating RouteCongInterface, finished
[06/17 00:37:42     37s] Updated routing constraints on 0 nets.
[06/17 00:37:42     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3952758.5
[06/17 00:37:42     37s] Bottom Preferred Layer:
[06/17 00:37:42     37s] +---------------+------------+------------+----------+
[06/17 00:37:42     37s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[06/17 00:37:42     37s] +---------------+------------+------------+----------+
[06/17 00:37:42     37s] | metal3 (z=3)  |          0 |          5 | default  |
[06/17 00:37:42     37s] | metal4 (z=4)  |          2 |          0 | default  |
[06/17 00:37:42     37s] +---------------+------------+------------+----------+
[06/17 00:37:42     37s] Via Pillar Rule:
[06/17 00:37:42     37s]     None
[06/17 00:37:42     37s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:37.2/0:00:42.7 (0.9), mem = 2300.9M
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] =============================================================================================
[06/17 00:37:42     37s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.17-s075_1
[06/17 00:37:42     37s] =============================================================================================
[06/17 00:37:42     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:42     37s] ---------------------------------------------------------------------------------------------
[06/17 00:37:42     37s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  98.5 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:42     37s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:42     37s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:42     37s] ---------------------------------------------------------------------------------------------
[06/17 00:37:42     37s]  CongRefineRouteType #2 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:42     37s] ---------------------------------------------------------------------------------------------
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] End: GigaOpt Route Type Constraints Refinement
[06/17 00:37:42     37s] skip EGR on cluster skew clock nets.
[06/17 00:37:42     37s] Adjusting target slack by 0.0 ns for power optimization
[06/17 00:37:42     37s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1942.8M, totSessionCpu=0:00:37 **
[06/17 00:37:42     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2260.9M, EPOCH TIME: 1750135062.522215
[06/17 00:37:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:42     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2260.9M, EPOCH TIME: 1750135062.526030
[06/17 00:37:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.144  |  0.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2309.0M, EPOCH TIME: 1750135062.554315
[06/17 00:37:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:42     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2309.0M, EPOCH TIME: 1750135062.558049
[06/17 00:37:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] Density: 25.997%
------------------------------------------------------------------

[06/17 00:37:42     37s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -noTimingUpdate -noRecovery -noViewPrune -noDownsize -samesize -postCTS -leakage -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[06/17 00:37:42     37s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[06/17 00:37:42     37s] Info: 5 nets with fixed/cover wires excluded.
[06/17 00:37:42     37s] Info: 5 clock nets excluded from IPO operation.
[06/17 00:37:42     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.3 mem=2309.0M
[06/17 00:37:42     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.3 mem=2309.0M
[06/17 00:37:42     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2309.0M, EPOCH TIME: 1750135062.563466
[06/17 00:37:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:42     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2309.0M, EPOCH TIME: 1750135062.567004
[06/17 00:37:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Begin: Leakage Power Optimization
[06/17 00:37:42     37s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:37:42     37s] Processing average sequential pin duty cycle 
[06/17 00:37:42     37s] env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
[06/17 00:37:42     37s]              0V	    VSS
[06/17 00:37:42     37s]           0.95V	    VDD
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Begin Power Analysis
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s]              0V	    VSS
[06/17 00:37:42     37s]           0.95V	    VDD
[06/17 00:37:42     37s] Begin Processing Timing Library for Power Calculation
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Begin Processing Timing Library for Power Calculation
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Begin Processing Power Net/Grid for Power Calculation
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.68MB/3667.34MB/1943.68MB)
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Begin Processing Timing Window Data for Power Calculation
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.68MB/3667.34MB/1943.68MB)
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Begin Processing User Attributes
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Begin Processing Signal Activity
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Begin Power Computation
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s]       ----------------------------------------------------------
[06/17 00:37:42     37s]       # of cell(s) missing both power/leakage table: 0
[06/17 00:37:42     37s]       # of cell(s) missing power table: 0
[06/17 00:37:42     37s]       # of cell(s) missing leakage table: 0
[06/17 00:37:42     37s]       ----------------------------------------------------------
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s]       # of MSMV cell(s) missing power_level: 0
[06/17 00:37:42     37s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Begin Processing User Attributes
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] *



[06/17 00:37:42     37s] Total Power
[06/17 00:37:42     37s] -----------------------------------------------------------------------------------------
[06/17 00:37:42     37s] Total Leakage Power:         0.01496374
[06/17 00:37:42     37s] -----------------------------------------------------------------------------------------
[06/17 00:37:42     37s] Processing average sequential pin duty cycle 
[06/17 00:37:42     37s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/17 00:37:42     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.4 mem=2328.1M
[06/17 00:37:42     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:2328.1M, EPOCH TIME: 1750135062.729135
[06/17 00:37:42     37s] Processing tracks to init pin-track alignment.
[06/17 00:37:42     37s] z: 2, totalTracks: 1
[06/17 00:37:42     37s] z: 4, totalTracks: 1
[06/17 00:37:42     37s] z: 6, totalTracks: 1
[06/17 00:37:42     37s] z: 8, totalTracks: 1
[06/17 00:37:42     37s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:42     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2328.1M, EPOCH TIME: 1750135062.733064
[06/17 00:37:42     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s]  Skipping Bad Lib Cell Checking (CMU) !
[06/17 00:37:42     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2328.1M, EPOCH TIME: 1750135062.737641
[06/17 00:37:42     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2328.1M, EPOCH TIME: 1750135062.737754
[06/17 00:37:42     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2344.1M, EPOCH TIME: 1750135062.738476
[06/17 00:37:42     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2344.1MB).
[06/17 00:37:42     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2344.1M, EPOCH TIME: 1750135062.738740
[06/17 00:37:42     37s] TotalInstCnt at PhyDesignMc Initialization: 429
[06/17 00:37:42     37s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.4 mem=2344.1M
[06/17 00:37:42     37s] OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.043|0.000|
|reg2reg   |0.144|0.000|
|HEPG      |0.144|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[06/17 00:37:42     37s] Begin: Core Leakage Power Optimization
[06/17 00:37:42     37s] *** PowerOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:37.4/0:00:42.9 (0.9), mem = 2344.1M
[06/17 00:37:42     37s] Processing average sequential pin duty cycle 
[06/17 00:37:42     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3952758.6
[06/17 00:37:42     37s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:42     37s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:42     37s] ### Creating RouteCongInterface, started
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/17 00:37:42     37s] 
[06/17 00:37:42     37s] #optDebug: {0, 1.000}
[06/17 00:37:42     37s] ### Creating RouteCongInterface, finished
[06/17 00:37:42     37s] {MG  {4 0 1.4 0.042353}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[06/17 00:37:42     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.4 mem=2344.1M
[06/17 00:37:42     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.4 mem=2344.1M
[06/17 00:37:42     37s] Usable buffer cells for single buffer setup transform:
[06/17 00:37:42     37s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[06/17 00:37:42     37s] Number of usable buffer cells above: 9
[06/17 00:37:42     37s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2344.1M, EPOCH TIME: 1750135062.774939
[06/17 00:37:42     37s] Found 0 hard placement blockage before merging.
[06/17 00:37:42     37s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2344.1M, EPOCH TIME: 1750135062.775102
[06/17 00:37:42     37s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 00:37:42     37s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 26.00
[06/17 00:37:42     37s] +---------+---------+--------+--------+------------+--------+
[06/17 00:37:42     37s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/17 00:37:42     37s] +---------+---------+--------+--------+------------+--------+
[06/17 00:37:42     37s] |   26.00%|        -|   0.000|   0.000|   0:00:00.0| 2344.1M|
[06/17 00:37:42     37s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[06/17 00:37:42     37s] Running power reclaim iteration with 0.06999 cutoff 
[06/17 00:37:42     37s] |   26.00%|        0|   0.000|   0.000|   0:00:00.0| 2344.1M|
[06/17 00:37:42     37s] Running power reclaim iteration with 0.06999 cutoff 
[06/17 00:37:43     37s] |   26.00%|        0|   0.000|   0.000|   0:00:01.0| 2344.1M|
[06/17 00:37:43     37s] #optDebug: <stH: 1.4000 MiSeL: 37.9375>
[06/17 00:37:43     37s] +---------+---------+--------+--------+------------+--------+
[06/17 00:37:43     37s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 26.00
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/17 00:37:43     37s] --------------------------------------------------------------
[06/17 00:37:43     37s] |                                   | Total     | Sequential |
[06/17 00:37:43     37s] --------------------------------------------------------------
[06/17 00:37:43     37s] | Num insts resized                 |       0  |       0    |
[06/17 00:37:43     37s] | Num insts undone                  |       0  |       0    |
[06/17 00:37:43     37s] | Num insts Downsized               |       0  |       0    |
[06/17 00:37:43     37s] | Num insts Samesized               |       0  |       0    |
[06/17 00:37:43     37s] | Num insts Upsized                 |       0  |       0    |
[06/17 00:37:43     37s] | Num multiple commits+uncommits    |       0  |       -    |
[06/17 00:37:43     37s] --------------------------------------------------------------
[06/17 00:37:43     37s] Bottom Preferred Layer:
[06/17 00:37:43     37s] +---------------+------------+------------+----------+
[06/17 00:37:43     37s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[06/17 00:37:43     37s] +---------------+------------+------------+----------+
[06/17 00:37:43     37s] | metal3 (z=3)  |          0 |          5 | default  |
[06/17 00:37:43     37s] | metal4 (z=4)  |          2 |          0 | default  |
[06/17 00:37:43     37s] +---------------+------------+------------+----------+
[06/17 00:37:43     37s] Via Pillar Rule:
[06/17 00:37:43     37s]     None
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] =======================================================================
[06/17 00:37:43     37s]                 Reasons for not reclaiming further
[06/17 00:37:43     37s] =======================================================================
[06/17 00:37:43     37s] *info: Total 58 instance(s) which couldn't be reclaimed.
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] Resizing failure reasons
[06/17 00:37:43     37s] ------------------------------------------------
[06/17 00:37:43     37s] *info:    58 instance(s): Could not be reclaimed because of internal reason: SkipHighFanoutNetReclaimResize.
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] Number of insts committed for which the initial cell was dont use = 0
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/17 00:37:43     37s] End: Core Leakage Power Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[06/17 00:37:43     37s] Deleting 0 temporary hard placement blockage(s).
[06/17 00:37:43     37s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:43     37s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:43     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3952758.6
[06/17 00:37:43     37s] *** PowerOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:37.7/0:00:43.2 (0.9), mem = 2344.1M
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] =============================================================================================
[06/17 00:37:43     37s]  Step TAT Report : PowerOpt #1 / optDesign #1                                   21.17-s075_1
[06/17 00:37:43     37s] =============================================================================================
[06/17 00:37:43     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:43     37s] ---------------------------------------------------------------------------------------------
[06/17 00:37:43     37s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ BottleneckAnalyzerInit ]      2   0:00:00.1  (  20.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/17 00:37:43     37s] [ OptimizationStep       ]      1   0:00:00.2  (  59.8 % )     0:00:00.2 /  0:00:00.2    1.0
[06/17 00:37:43     37s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[06/17 00:37:43     37s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ OptEval                ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ MISC                   ]          0:00:00.0  (  10.6 % )     0:00:00.0 /  0:00:00.0    1.0
[06/17 00:37:43     37s] ---------------------------------------------------------------------------------------------
[06/17 00:37:43     37s]  PowerOpt #1 TOTAL                  0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/17 00:37:43     37s] ---------------------------------------------------------------------------------------------
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2344.1M, EPOCH TIME: 1750135063.031743
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2336.1M, EPOCH TIME: 1750135063.034349
[06/17 00:37:43     37s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2336.1M, EPOCH TIME: 1750135063.035060
[06/17 00:37:43     37s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2336.1M, EPOCH TIME: 1750135063.035219
[06/17 00:37:43     37s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2336.1M, EPOCH TIME: 1750135063.037892
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:43     37s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2336.1M, EPOCH TIME: 1750135063.041697
[06/17 00:37:43     37s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2336.1M, EPOCH TIME: 1750135063.041795
[06/17 00:37:43     37s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2336.1M, EPOCH TIME: 1750135063.042106
[06/17 00:37:43     37s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:2336.1M, EPOCH TIME: 1750135063.042329
[06/17 00:37:43     37s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:2336.1M, EPOCH TIME: 1750135063.042399
[06/17 00:37:43     37s] TDRefine: refinePlace mode is spiral
[06/17 00:37:43     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3952758.6
[06/17 00:37:43     37s] OPERPROF: Starting RefinePlace at level 1, MEM:2336.1M, EPOCH TIME: 1750135063.042519
[06/17 00:37:43     37s] *** Starting refinePlace (0:00:37.7 mem=2336.1M) ***
[06/17 00:37:43     37s] Total net bbox length = 7.319e+03 (4.779e+03 2.540e+03) (ext = 4.627e+03)
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:43     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:43     37s] (I)      Default pattern map key = des3_default.
[06/17 00:37:43     37s] (I)      Default pattern map key = des3_default.
[06/17 00:37:43     37s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2336.1M, EPOCH TIME: 1750135063.045428
[06/17 00:37:43     37s] Starting refinePlace ...
[06/17 00:37:43     37s] (I)      Default pattern map key = des3_default.
[06/17 00:37:43     37s] One DDP V2 for no tweak run.
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/17 00:37:43     37s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f1d31e72f78.
[06/17 00:37:43     37s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[06/17 00:37:43     37s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/17 00:37:43     37s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:43     37s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/17 00:37:43     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2320.1MB) @(0:00:37.7 - 0:00:37.7).
[06/17 00:37:43     37s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/17 00:37:43     37s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2320.1MB
[06/17 00:37:43     37s] Statistics of distance of Instance movement in refine placement:
[06/17 00:37:43     37s]   maximum (X+Y) =         0.00 um
[06/17 00:37:43     37s]   mean    (X+Y) =         0.00 um
[06/17 00:37:43     37s] Summary Report:
[06/17 00:37:43     37s] Instances move: 0 (out of 425 movable)
[06/17 00:37:43     37s] Instances flipped: 0
[06/17 00:37:43     37s] Mean displacement: 0.00 um
[06/17 00:37:43     37s] Max displacement: 0.00 um 
[06/17 00:37:43     37s] Total instances moved : 0
[06/17 00:37:43     37s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.015, REAL:0.014, MEM:2320.1M, EPOCH TIME: 1750135063.059829
[06/17 00:37:43     37s] Total net bbox length = 7.319e+03 (4.779e+03 2.540e+03) (ext = 4.627e+03)
[06/17 00:37:43     37s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2320.1MB
[06/17 00:37:43     37s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2320.1MB) @(0:00:37.7 - 0:00:37.7).
[06/17 00:37:43     37s] *** Finished refinePlace (0:00:37.7 mem=2320.1M) ***
[06/17 00:37:43     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3952758.6
[06/17 00:37:43     37s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.018, MEM:2320.1M, EPOCH TIME: 1750135063.060433
[06/17 00:37:43     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2320.1M, EPOCH TIME: 1750135063.063238
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2320.1M, EPOCH TIME: 1750135063.065355
[06/17 00:37:43     37s] *** maximum move = 0.00 um ***
[06/17 00:37:43     37s] *** Finished re-routing un-routed nets (2320.1M) ***
[06/17 00:37:43     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:2344.7M, EPOCH TIME: 1750135063.083604
[06/17 00:37:43     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2344.7M, EPOCH TIME: 1750135063.086899
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:43     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2344.7M, EPOCH TIME: 1750135063.090703
[06/17 00:37:43     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2344.7M, EPOCH TIME: 1750135063.090803
[06/17 00:37:43     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2360.7M, EPOCH TIME: 1750135063.091461
[06/17 00:37:43     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2360.7M, EPOCH TIME: 1750135063.091679
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2360.7M) ***
[06/17 00:37:43     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2341.6M, EPOCH TIME: 1750135063.095533
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2280.6M, EPOCH TIME: 1750135063.097672
[06/17 00:37:43     37s] TotalInstCnt at PhyDesignMc Destruction: 429
[06/17 00:37:43     37s] OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.043|0.000|
|reg2reg   |0.144|0.000|
|HEPG      |0.144|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[06/17 00:37:43     37s] End: Leakage Power Optimization (cpu=0:00:00, real=0:00:01, mem=2280.65M, totSessionCpu=0:00:38).
[06/17 00:37:43     37s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1946.7M, totSessionCpu=0:00:38 **
[06/17 00:37:43     37s] OPTC: user 20.0
[06/17 00:37:43     37s] Begin: GigaOpt postEco DRV Optimization
[06/17 00:37:43     37s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[06/17 00:37:43     37s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:37.8/0:00:43.3 (0.9), mem = 2280.6M
[06/17 00:37:43     37s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[06/17 00:37:43     37s] Info: 5 nets with fixed/cover wires excluded.
[06/17 00:37:43     37s] Info: 5 clock nets excluded from IPO operation.
[06/17 00:37:43     37s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[06/17 00:37:43     37s] Processing average sequential pin duty cycle 
[06/17 00:37:43     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3952758.7
[06/17 00:37:43     37s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:43     37s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:43     37s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/17 00:37:43     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.8 mem=2280.6M
[06/17 00:37:43     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:2280.6M, EPOCH TIME: 1750135063.111288
[06/17 00:37:43     37s] Processing tracks to init pin-track alignment.
[06/17 00:37:43     37s] z: 2, totalTracks: 1
[06/17 00:37:43     37s] z: 4, totalTracks: 1
[06/17 00:37:43     37s] z: 6, totalTracks: 1
[06/17 00:37:43     37s] z: 8, totalTracks: 1
[06/17 00:37:43     37s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/17 00:37:43     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2280.6M, EPOCH TIME: 1750135063.113938
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s]  Skipping Bad Lib Cell Checking (CMU) !
[06/17 00:37:43     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2280.6M, EPOCH TIME: 1750135063.117635
[06/17 00:37:43     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2280.6M, EPOCH TIME: 1750135063.117731
[06/17 00:37:43     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2280.6M, EPOCH TIME: 1750135063.117976
[06/17 00:37:43     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2280.6MB).
[06/17 00:37:43     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2280.6M, EPOCH TIME: 1750135063.118203
[06/17 00:37:43     37s] TotalInstCnt at PhyDesignMc Initialization: 429
[06/17 00:37:43     37s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.8 mem=2280.6M
[06/17 00:37:43     37s] ### Creating RouteCongInterface, started
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] #optDebug: {0, 1.000}
[06/17 00:37:43     37s] ### Creating RouteCongInterface, finished
[06/17 00:37:43     37s] {MG  {4 0 1.4 0.042353}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[06/17 00:37:43     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.8 mem=2280.6M
[06/17 00:37:43     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.8 mem=2280.6M
[06/17 00:37:43     37s]  unitDynamic=7.692060978054 unitLeakage=7.69206, designSmallDynamic=7.692060978054 designSmallLeakge=7.692060978054 largestInvLkgPwrAreaRatio=0.000004089329 smallCellArea_=2128000.0 
[06/17 00:37:43     37s] [GPS-DRV] Optimizer parameters ============================= 
[06/17 00:37:43     37s] [GPS-DRV] maxDensity (design): 0.8
[06/17 00:37:43     37s] [GPS-DRV] maxLocalDensity: 0.98
[06/17 00:37:43     37s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[06/17 00:37:43     37s] [GPS-DRV] All active and enabled setup views
[06/17 00:37:43     37s] [GPS-DRV]     worst
[06/17 00:37:43     37s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/17 00:37:43     37s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/17 00:37:43     37s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/17 00:37:43     37s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[06/17 00:37:43     37s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[06/17 00:37:43     37s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2337.9M, EPOCH TIME: 1750135063.169522
[06/17 00:37:43     37s] Found 0 hard placement blockage before merging.
[06/17 00:37:43     37s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2337.9M, EPOCH TIME: 1750135063.169641
[06/17 00:37:43     37s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/17 00:37:43     37s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/17 00:37:43     37s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/17 00:37:43     37s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/17 00:37:43     37s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/17 00:37:43     37s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 00:37:43     37s] |     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     0.04|     0.00|       0|       0|       0| 26.00%|          |         |
[06/17 00:37:43     37s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/17 00:37:43     37s] |     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     0.04|     0.00|       0|       0|       0| 26.00%| 0:00:00.0|  2337.9M|
[06/17 00:37:43     37s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/17 00:37:43     37s] Bottom Preferred Layer:
[06/17 00:37:43     37s] +---------------+------------+------------+----------+
[06/17 00:37:43     37s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[06/17 00:37:43     37s] +---------------+------------+------------+----------+
[06/17 00:37:43     37s] | metal3 (z=3)  |          0 |          5 | default  |
[06/17 00:37:43     37s] | metal4 (z=4)  |          2 |          0 | default  |
[06/17 00:37:43     37s] +---------------+------------+------------+----------+
[06/17 00:37:43     37s] Via Pillar Rule:
[06/17 00:37:43     37s]     None
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2337.9M) ***
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] Deleting 0 temporary hard placement blockage(s).
[06/17 00:37:43     37s] Total-nets :: 500, Stn-nets :: 6, ratio :: 1.2 %, Total-len 8192.81, Stn-len 103.09
[06/17 00:37:43     37s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2318.8M, EPOCH TIME: 1750135063.179517
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     37s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2280.8M, EPOCH TIME: 1750135063.181420
[06/17 00:37:43     37s] TotalInstCnt at PhyDesignMc Destruction: 429
[06/17 00:37:43     37s] (I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
[06/17 00:37:43     37s] (I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
[06/17 00:37:43     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3952758.7
[06/17 00:37:43     37s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:37.8/0:00:43.4 (0.9), mem = 2280.8M
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] =============================================================================================
[06/17 00:37:43     37s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.17-s075_1
[06/17 00:37:43     37s] =============================================================================================
[06/17 00:37:43     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:43     37s] ---------------------------------------------------------------------------------------------
[06/17 00:37:43     37s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:43     37s] [ PowerUnitCalc          ]      1   0:00:00.0  (  25.4 % )     0:00:00.0 /  0:00:00.0    1.0
[06/17 00:37:43     37s] [ MISC                   ]          0:00:00.0  (  47.0 % )     0:00:00.0 /  0:00:00.0    0.8
[06/17 00:37:43     37s] ---------------------------------------------------------------------------------------------
[06/17 00:37:43     37s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/17 00:37:43     37s] ---------------------------------------------------------------------------------------------
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] End: GigaOpt postEco DRV Optimization
[06/17 00:37:43     37s] **INFO: Flow update: Design timing is met.
[06/17 00:37:43     37s] **INFO: Skipping refine place as no non-legal commits were detected
[06/17 00:37:43     37s] **INFO: Flow update: Design timing is met.
[06/17 00:37:43     37s] **INFO: Flow update: Design timing is met.
[06/17 00:37:43     37s] **INFO: Flow update: Design timing is met.
[06/17 00:37:43     37s] #optDebug: fT-D <X 1 0 0 0>
[06/17 00:37:43     37s] Register exp ratio and priority group on 2 nets on 532 nets : 
[06/17 00:37:43     37s] z=4 : 2 nets
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] Active setup views:
[06/17 00:37:43     37s]  worst
[06/17 00:37:43     37s]   Dominating endpoints: 0
[06/17 00:37:43     37s]   Dominating TNS: -0.000
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
[06/17 00:37:43     37s] PreRoute RC Extraction called for design des3.
[06/17 00:37:43     37s] RC Extraction called in multi-corner(1) mode.
[06/17 00:37:43     37s] RCMode: PreRoute
[06/17 00:37:43     37s]       RC Corner Indexes            0   
[06/17 00:37:43     37s] Capacitance Scaling Factor   : 1.00000 
[06/17 00:37:43     37s] Resistance Scaling Factor    : 1.00000 
[06/17 00:37:43     37s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 00:37:43     37s] Clock Res. Scaling Factor    : 1.00000 
[06/17 00:37:43     37s] Shrink Factor                : 1.00000
[06/17 00:37:43     37s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 00:37:43     37s] Using capacitance table file ...
[06/17 00:37:43     37s] RC Grid backup saved.
[06/17 00:37:43     37s] 
[06/17 00:37:43     37s] Trim Metal Layers:
[06/17 00:37:43     37s] LayerId::1 widthSet size::4
[06/17 00:37:43     37s] LayerId::2 widthSet size::4
[06/17 00:37:43     37s] LayerId::3 widthSet size::4
[06/17 00:37:43     37s] LayerId::4 widthSet size::4
[06/17 00:37:43     37s] LayerId::5 widthSet size::4
[06/17 00:37:43     37s] LayerId::6 widthSet size::4
[06/17 00:37:43     37s] LayerId::7 widthSet size::4
[06/17 00:37:43     37s] LayerId::8 widthSet size::4
[06/17 00:37:43     37s] LayerId::9 widthSet size::4
[06/17 00:37:43     37s] LayerId::10 widthSet size::3
[06/17 00:37:43     37s] Skipped RC grid update for preRoute extraction.
[06/17 00:37:43     37s] eee: pegSigSF::1.070000
[06/17 00:37:43     37s] Initializing multi-corner capacitance tables ... 
[06/17 00:37:43     37s] Initializing multi-corner resistance tables ...
[06/17 00:37:43     37s] eee: l::1 avDens::0.101546 usedTrk::253.864285 availTrk::2500.000000 sigTrk::253.864285
[06/17 00:37:43     37s] eee: l::2 avDens::0.068004 usedTrk::90.194144 availTrk::1326.315789 sigTrk::90.194144
[06/17 00:37:43     37s] eee: l::3 avDens::0.115167 usedTrk::287.918106 availTrk::2500.000000 sigTrk::287.918106
[06/17 00:37:43     37s] eee: l::4 avDens::0.103784 usedTrk::103.784394 availTrk::1000.000000 sigTrk::103.784394
[06/17 00:37:43     37s] eee: l::5 avDens::0.105652 usedTrk::110.934858 availTrk::1050.000000 sigTrk::110.934858
[06/17 00:37:43     37s] eee: l::6 avDens::0.080117 usedTrk::60.088107 availTrk::750.000000 sigTrk::60.088107
[06/17 00:37:43     37s] eee: l::7 avDens::0.158743 usedTrk::13.228571 availTrk::83.333333 sigTrk::13.228571
[06/17 00:37:43     37s] eee: l::8 avDens::0.044400 usedTrk::2.220000 availTrk::50.000000 sigTrk::2.220000
[06/17 00:37:43     37s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:43     37s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:43     37s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:43     37s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311495 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.878500 pMod=80 wcR=0.535700 newSi=0.002500 wHLS=1.458076 siPrev=0 viaL=0.000000 crit=0.079217 shortMod=0.396086 fMod=0.019804 
[06/17 00:37:43     38s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2255.445M)
[06/17 00:37:43     38s] <optDesign CMD> Restore Using all VT Cells
[06/17 00:37:43     38s] Starting delay calculation for Setup views
[06/17 00:37:43     38s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/17 00:37:43     38s] #################################################################################
[06/17 00:37:43     38s] # Design Stage: PreRoute
[06/17 00:37:43     38s] # Design Name: des3
[06/17 00:37:43     38s] # Design Mode: 45nm
[06/17 00:37:43     38s] # Analysis Mode: MMMC Non-OCV 
[06/17 00:37:43     38s] # Parasitics Mode: No SPEF/RCDB 
[06/17 00:37:43     38s] # Signoff Settings: SI Off 
[06/17 00:37:43     38s] #################################################################################
[06/17 00:37:43     38s] Calculate delays in BcWc mode...
[06/17 00:37:43     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 2264.5M, InitMEM = 2264.5M)
[06/17 00:37:43     38s] Start delay calculation (fullDC) (1 T). (MEM=2264.5)
[06/17 00:37:43     38s] End AAE Lib Interpolated Model. (MEM=2276.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:43     38s] Total number of fetched objects 628
[06/17 00:37:43     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/17 00:37:43     38s] End delay calculation. (MEM=2297.24 CPU=0:00:00.1 REAL=0:00:00.0)
[06/17 00:37:43     38s] End delay calculation (fullDC). (MEM=2297.24 CPU=0:00:00.2 REAL=0:00:00.0)
[06/17 00:37:43     38s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2297.2M) ***
[06/17 00:37:43     38s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:38.3 mem=2297.2M)
[06/17 00:37:43     38s] OPTC: user 20.0
[06/17 00:37:43     38s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2297.24 MB )
[06/17 00:37:43     38s] (I)      ==================== Layers =====================
[06/17 00:37:43     38s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:43     38s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[06/17 00:37:43     38s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:43     38s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[06/17 00:37:43     38s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[06/17 00:37:43     38s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[06/17 00:37:43     38s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[06/17 00:37:43     38s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[06/17 00:37:43     38s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[06/17 00:37:43     38s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[06/17 00:37:43     38s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[06/17 00:37:43     38s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[06/17 00:37:43     38s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[06/17 00:37:43     38s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:43     38s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[06/17 00:37:43     38s] (I)      |   0 |  0 |  active |   other |        |    MS |
[06/17 00:37:43     38s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[06/17 00:37:43     38s] (I)      +-----+----+---------+---------+--------+-------+
[06/17 00:37:43     38s] (I)      Started Import and model ( Curr Mem: 2297.24 MB )
[06/17 00:37:43     38s] (I)      Default pattern map key = des3_default.
[06/17 00:37:43     38s] (I)      == Non-default Options ==
[06/17 00:37:43     38s] (I)      Build term to term wires                           : false
[06/17 00:37:43     38s] (I)      Maximum routing layer                              : 10
[06/17 00:37:43     38s] (I)      Number of threads                                  : 1
[06/17 00:37:43     38s] (I)      Method to set GCell size                           : row
[06/17 00:37:43     38s] (I)      Counted 182 PG shapes. We will not process PG shapes layer by layer.
[06/17 00:37:43     38s] (I)      Use row-based GCell size
[06/17 00:37:43     38s] (I)      Use row-based GCell align
[06/17 00:37:43     38s] (I)      layer 0 area = 0
[06/17 00:37:43     38s] (I)      layer 1 area = 0
[06/17 00:37:43     38s] (I)      layer 2 area = 0
[06/17 00:37:43     38s] (I)      layer 3 area = 0
[06/17 00:37:43     38s] (I)      layer 4 area = 0
[06/17 00:37:43     38s] (I)      layer 5 area = 0
[06/17 00:37:43     38s] (I)      layer 6 area = 0
[06/17 00:37:43     38s] (I)      layer 7 area = 0
[06/17 00:37:43     38s] (I)      layer 8 area = 0
[06/17 00:37:43     38s] (I)      layer 9 area = 0
[06/17 00:37:43     38s] (I)      GCell unit size   : 2800
[06/17 00:37:43     38s] (I)      GCell multiplier  : 1
[06/17 00:37:43     38s] (I)      GCell row height  : 2800
[06/17 00:37:43     38s] (I)      Actual row height : 2800
[06/17 00:37:43     38s] (I)      GCell align ref   : 0 0
[06/17 00:37:43     38s] [NR-eGR] Track table information for default rule: 
[06/17 00:37:43     38s] [NR-eGR] metal1 has single uniform track structure
[06/17 00:37:43     38s] [NR-eGR] metal2 has single uniform track structure
[06/17 00:37:43     38s] [NR-eGR] metal3 has single uniform track structure
[06/17 00:37:43     38s] [NR-eGR] metal4 has single uniform track structure
[06/17 00:37:43     38s] [NR-eGR] metal5 has single uniform track structure
[06/17 00:37:43     38s] [NR-eGR] metal6 has single uniform track structure
[06/17 00:37:43     38s] [NR-eGR] metal7 has single uniform track structure
[06/17 00:37:43     38s] [NR-eGR] metal8 has single uniform track structure
[06/17 00:37:43     38s] [NR-eGR] metal9 has single uniform track structure
[06/17 00:37:43     38s] [NR-eGR] metal10 has single uniform track structure
[06/17 00:37:43     38s] (I)      ============== Default via ===============
[06/17 00:37:43     38s] (I)      +---+------------------+-----------------+
[06/17 00:37:43     38s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[06/17 00:37:43     38s] (I)      +---+------------------+-----------------+
[06/17 00:37:43     38s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[06/17 00:37:43     38s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[06/17 00:37:43     38s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[06/17 00:37:43     38s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[06/17 00:37:43     38s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[06/17 00:37:43     38s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[06/17 00:37:43     38s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[06/17 00:37:43     38s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[06/17 00:37:43     38s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[06/17 00:37:43     38s] (I)      +---+------------------+-----------------+
[06/17 00:37:43     38s] [NR-eGR] Read 227 PG shapes
[06/17 00:37:43     38s] [NR-eGR] Read 0 clock shapes
[06/17 00:37:43     38s] [NR-eGR] Read 0 other shapes
[06/17 00:37:43     38s] [NR-eGR] #Routing Blockages  : 0
[06/17 00:37:43     38s] [NR-eGR] #Instance Blockages : 0
[06/17 00:37:43     38s] [NR-eGR] #PG Blockages       : 227
[06/17 00:37:43     38s] [NR-eGR] #Halo Blockages     : 0
[06/17 00:37:43     38s] [NR-eGR] #Boundary Blockages : 0
[06/17 00:37:43     38s] [NR-eGR] #Clock Blockages    : 0
[06/17 00:37:43     38s] [NR-eGR] #Other Blockages    : 0
[06/17 00:37:43     38s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/17 00:37:43     38s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 508
[06/17 00:37:43     38s] [NR-eGR] Read 500 nets ( ignored 5 )
[06/17 00:37:43     38s] (I)      early_global_route_priority property id does not exist.
[06/17 00:37:43     38s] (I)      Read Num Blocks=227  Num Prerouted Wires=508  Num CS=0
[06/17 00:37:43     38s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 269
[06/17 00:37:43     38s] (I)      Layer 2 (H) : #blockages 90 : #preroutes 211
[06/17 00:37:43     38s] (I)      Layer 3 (V) : #blockages 47 : #preroutes 28
[06/17 00:37:43     38s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:43     38s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:43     38s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:43     38s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:43     38s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[06/17 00:37:43     38s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[06/17 00:37:43     38s] (I)      Number of ignored nets                =      5
[06/17 00:37:43     38s] (I)      Number of connected nets              =      0
[06/17 00:37:43     38s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[06/17 00:37:43     38s] (I)      Number of clock nets                  =      5.  Ignored: No
[06/17 00:37:43     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/17 00:37:43     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/17 00:37:43     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/17 00:37:43     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/17 00:37:43     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/17 00:37:43     38s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[06/17 00:37:43     38s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/17 00:37:43     38s] (I)      Ndr track 0 does not exist
[06/17 00:37:43     38s] (I)      ---------------------Grid Graph Info--------------------
[06/17 00:37:43     38s] (I)      Routing area        : (0, 0) - (123880, 123200)
[06/17 00:37:43     38s] (I)      Core area           : (0, 0) - (123880, 123200)
[06/17 00:37:43     38s] (I)      Site width          :   380  (dbu)
[06/17 00:37:43     38s] (I)      Row height          :  2800  (dbu)
[06/17 00:37:43     38s] (I)      GCell row height    :  2800  (dbu)
[06/17 00:37:43     38s] (I)      GCell width         :  2800  (dbu)
[06/17 00:37:43     38s] (I)      GCell height        :  2800  (dbu)
[06/17 00:37:43     38s] (I)      Grid                :    45    44    10
[06/17 00:37:43     38s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/17 00:37:43     38s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/17 00:37:43     38s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/17 00:37:43     38s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:43     38s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/17 00:37:43     38s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/17 00:37:43     38s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/17 00:37:43     38s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[06/17 00:37:43     38s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/17 00:37:43     38s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[06/17 00:37:43     38s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/17 00:37:43     38s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/17 00:37:43     38s] (I)      --------------------------------------------------------
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s] [NR-eGR] ============ Routing rule table ============
[06/17 00:37:43     38s] [NR-eGR] Rule id: 1  Nets: 495
[06/17 00:37:43     38s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[06/17 00:37:43     38s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[06/17 00:37:43     38s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[06/17 00:37:43     38s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[06/17 00:37:43     38s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[06/17 00:37:43     38s] [NR-eGR] ========================================
[06/17 00:37:43     38s] [NR-eGR] 
[06/17 00:37:43     38s] (I)      =============== Blocked Tracks ===============
[06/17 00:37:43     38s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:43     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/17 00:37:43     38s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:43     38s] (I)      |     1 |       0 |        0 |         0.00% |
[06/17 00:37:43     38s] (I)      |     2 |   14344 |      968 |         6.75% |
[06/17 00:37:43     38s] (I)      |     3 |   19800 |      176 |         0.89% |
[06/17 00:37:43     38s] (I)      |     4 |    9680 |      748 |         7.73% |
[06/17 00:37:43     38s] (I)      |     5 |    9855 |        0 |         0.00% |
[06/17 00:37:43     38s] (I)      |     6 |    9680 |        0 |         0.00% |
[06/17 00:37:43     38s] (I)      |     7 |    3285 |        0 |         0.00% |
[06/17 00:37:43     38s] (I)      |     8 |    3212 |        0 |         0.00% |
[06/17 00:37:43     38s] (I)      |     9 |    1710 |        0 |         0.00% |
[06/17 00:37:43     38s] (I)      |    10 |    1584 |        0 |         0.00% |
[06/17 00:37:43     38s] (I)      +-------+---------+----------+---------------+
[06/17 00:37:43     38s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2297.24 MB )
[06/17 00:37:43     38s] (I)      Reset routing kernel
[06/17 00:37:43     38s] (I)      Started Global Routing ( Curr Mem: 2297.24 MB )
[06/17 00:37:43     38s] (I)      totalPins=1390  totalGlobalPin=1324 (95.25%)
[06/17 00:37:43     38s] (I)      total 2D Cap : 38258 = (14850 H, 23408 V)
[06/17 00:37:43     38s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [4, 10]
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1a Route ============
[06/17 00:37:43     38s] (I)      Usage: 125 = (54 H, 71 V) = (0.36% H, 0.30% V) = (7.560e+01um H, 9.940e+01um V)
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1b Route ============
[06/17 00:37:43     38s] (I)      Usage: 125 = (54 H, 71 V) = (0.36% H, 0.30% V) = (7.560e+01um H, 9.940e+01um V)
[06/17 00:37:43     38s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.750000e+02um
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1c Route ============
[06/17 00:37:43     38s] (I)      Usage: 125 = (54 H, 71 V) = (0.36% H, 0.30% V) = (7.560e+01um H, 9.940e+01um V)
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1d Route ============
[06/17 00:37:43     38s] (I)      Usage: 125 = (54 H, 71 V) = (0.36% H, 0.30% V) = (7.560e+01um H, 9.940e+01um V)
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1e Route ============
[06/17 00:37:43     38s] (I)      Usage: 125 = (54 H, 71 V) = (0.36% H, 0.30% V) = (7.560e+01um H, 9.940e+01um V)
[06/17 00:37:43     38s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.750000e+02um
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1l Route ============
[06/17 00:37:43     38s] (I)      total 2D Cap : 71828 = (34474 H, 37354 V)
[06/17 00:37:43     38s] [NR-eGR] Layer group 2: route 493 net(s) in layer range [2, 10]
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1a Route ============
[06/17 00:37:43     38s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/17 00:37:43     38s] (I)      Usage: 5270 = (3416 H, 1854 V) = (9.91% H, 4.96% V) = (4.782e+03um H, 2.596e+03um V)
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1b Route ============
[06/17 00:37:43     38s] (I)      Usage: 5270 = (3416 H, 1854 V) = (9.91% H, 4.96% V) = (4.782e+03um H, 2.596e+03um V)
[06/17 00:37:43     38s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.378000e+03um
[06/17 00:37:43     38s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/17 00:37:43     38s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1c Route ============
[06/17 00:37:43     38s] (I)      Usage: 5270 = (3416 H, 1854 V) = (9.91% H, 4.96% V) = (4.782e+03um H, 2.596e+03um V)
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1d Route ============
[06/17 00:37:43     38s] (I)      Usage: 5270 = (3416 H, 1854 V) = (9.91% H, 4.96% V) = (4.782e+03um H, 2.596e+03um V)
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1e Route ============
[06/17 00:37:43     38s] (I)      Usage: 5270 = (3416 H, 1854 V) = (9.91% H, 4.96% V) = (4.782e+03um H, 2.596e+03um V)
[06/17 00:37:43     38s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.378000e+03um
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] (I)      ============  Phase 1l Route ============
[06/17 00:37:43     38s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/17 00:37:43     38s] (I)      Layer  2:      13734      1448         1           0       14258    ( 0.00%) 
[06/17 00:37:43     38s] (I)      Layer  3:      19184      3110         0           0       19360    ( 0.00%) 
[06/17 00:37:43     38s] (I)      Layer  4:       8729      1140         6         430        9245    ( 4.44%) 
[06/17 00:37:43     38s] (I)      Layer  5:       9636      1012         0           0        9680    ( 0.00%) 
[06/17 00:37:43     38s] (I)      Layer  6:       9460       557         2           0        9675    ( 0.00%) 
[06/17 00:37:43     38s] (I)      Layer  7:       3212       126         0           0        3227    ( 0.00%) 
[06/17 00:37:43     38s] (I)      Layer  8:       3139        22         0          72        3153    ( 2.22%) 
[06/17 00:37:43     38s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[06/17 00:37:43     38s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[06/17 00:37:43     38s] (I)      Total:         70314      7415         9        1054       71349    ( 1.46%) 
[06/17 00:37:43     38s] (I)      
[06/17 00:37:43     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/17 00:37:43     38s] [NR-eGR]                        OverCon            
[06/17 00:37:43     38s] [NR-eGR]                         #Gcell     %Gcell
[06/17 00:37:43     38s] [NR-eGR]        Layer             (1-2)    OverCon
[06/17 00:37:43     38s] [NR-eGR] ----------------------------------------------
[06/17 00:37:43     38s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:43     38s] [NR-eGR]  metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[06/17 00:37:43     38s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:43     38s] [NR-eGR]  metal4 ( 4)         6( 0.32%)   ( 0.32%) 
[06/17 00:37:43     38s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:43     38s] [NR-eGR]  metal6 ( 6)         1( 0.05%)   ( 0.05%) 
[06/17 00:37:43     38s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:43     38s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:43     38s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:43     38s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/17 00:37:43     38s] [NR-eGR] ----------------------------------------------
[06/17 00:37:43     38s] [NR-eGR]        Total         8( 0.05%)   ( 0.05%) 
[06/17 00:37:43     38s] [NR-eGR] 
[06/17 00:37:43     38s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2305.24 MB )
[06/17 00:37:43     38s] (I)      total 2D Cap : 71960 = (34474 H, 37486 V)
[06/17 00:37:43     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/17 00:37:43     38s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2305.24 MB )
[06/17 00:37:43     38s] (I)      ======================================= Runtime Summary =======================================
[06/17 00:37:43     38s] (I)       Step                                              %      Start     Finish      Real       CPU 
[06/17 00:37:43     38s] (I)      -----------------------------------------------------------------------------------------------
[06/17 00:37:43     38s] (I)       Early Global Route kernel                   100.00%  10.93 sec  10.97 sec  0.04 sec  0.04 sec 
[06/17 00:37:43     38s] (I)       +-Import and model                           35.54%  10.94 sec  10.95 sec  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)       | +-Create place DB                           4.35%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Import place data                       3.96%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Read instances and placement          1.37%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Read nets                             1.83%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | +-Create route DB                          19.14%  10.94 sec  10.95 sec  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)       | | +-Import route data (1T)                 18.01%  10.94 sec  10.95 sec  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)       | | | +-Read blockages ( Layer 2-10 )         3.82%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | | +-Read routing blockages              0.01%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | | +-Read instance blockages             0.27%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | | +-Read PG blockages                   0.22%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | | +-Read clock blockages                0.09%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | | +-Read other blockages                0.09%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | | +-Read halo blockages                 0.02%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | | +-Read boundary cut boxes             0.01%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Read blackboxes                       0.06%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Read prerouted                        0.97%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Read unlegalized nets                 0.11%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Read nets                             0.53%  10.94 sec  10.94 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Set up via pillars                    0.02%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Initialize 3D grid graph              0.15%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Model blockage capacity               3.12%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | | +-Initialize 3D capacity              2.30%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | +-Read aux data                             0.01%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | +-Others data preparation                   0.07%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | +-Create route kernel                       9.59%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       +-Global Routing                             49.01%  10.95 sec  10.97 sec  0.02 sec  0.02 sec 
[06/17 00:37:43     38s] (I)       | +-Initialization                            0.66%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | +-Net group 1                               9.06%  10.95 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Generate topology                       0.12%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1a                                1.23%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Pattern routing (1T)                  0.74%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1b                                0.19%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1c                                0.08%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1d                                0.07%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1e                                0.64%  10.95 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Route legalization                    0.01%  10.95 sec  10.95 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1l                                2.31%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Layer assignment (1T)                 1.90%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | +-Net group 2                              33.45%  10.96 sec  10.97 sec  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)       | | +-Generate topology                       0.94%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1a                                4.19%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Pattern routing (1T)                  2.23%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.33%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Add via demand to 2D                  0.30%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1b                                1.95%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Monotonic routing (1T)                1.23%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1c                                0.07%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1d                                0.07%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1e                                0.72%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | | +-Route legalization                    0.01%  10.96 sec  10.96 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | | +-Phase 1l                               21.18%  10.96 sec  10.97 sec  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)       | | | +-Layer assignment (1T)                20.27%  10.96 sec  10.97 sec  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)       | +-Clean cong LA                             0.01%  10.97 sec  10.97 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       +-Export 3D cong map                          1.83%  10.97 sec  10.97 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)       | +-Export 2D cong map                        0.25%  10.97 sec  10.97 sec  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)      ======================= Summary by functions ========================
[06/17 00:37:43     38s] (I)       Lv  Step                                      %      Real       CPU 
[06/17 00:37:43     38s] (I)      ---------------------------------------------------------------------
[06/17 00:37:43     38s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[06/17 00:37:43     38s] (I)        1  Global Routing                       49.01%  0.02 sec  0.02 sec 
[06/17 00:37:43     38s] (I)        1  Import and model                     35.54%  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)        1  Export 3D cong map                    1.83%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        2  Net group 2                          33.45%  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)        2  Create route DB                      19.14%  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)        2  Create route kernel                   9.59%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        2  Net group 1                           9.06%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        2  Create place DB                       4.35%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        2  Initialization                        0.66%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        2  Export 2D cong map                    0.25%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        2  Others data preparation               0.07%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        3  Phase 1l                             23.49%  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)        3  Import route data (1T)               18.01%  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)        3  Phase 1a                              5.42%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        3  Import place data                     3.96%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        3  Phase 1b                              2.15%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        3  Phase 1e                              1.36%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        3  Generate topology                     1.06%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        3  Phase 1c                              0.15%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        3  Phase 1d                              0.14%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Layer assignment (1T)                22.17%  0.01 sec  0.01 sec 
[06/17 00:37:43     38s] (I)        4  Read blockages ( Layer 2-10 )         3.82%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Model blockage capacity               3.12%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Pattern routing (1T)                  2.97%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Read nets                             2.36%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Read instances and placement          1.37%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Monotonic routing (1T)                1.23%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Read prerouted                        0.97%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Pattern Routing Avoiding Blockages    0.33%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Add via demand to 2D                  0.30%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Initialize 3D grid graph              0.15%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Read unlegalized nets                 0.11%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        5  Initialize 3D capacity                2.30%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        5  Read instance blockages               0.27%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        5  Read PG blockages                     0.22%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        5  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[06/17 00:37:43     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:2305.2M, EPOCH TIME: 1750135063.676194
[06/17 00:37:43     38s] [hotspot] +------------+---------------+---------------+
[06/17 00:37:43     38s] [hotspot] |            |   max hotspot | total hotspot |
[06/17 00:37:43     38s] [hotspot] +------------+---------------+---------------+
[06/17 00:37:43     38s] [hotspot] | normalized |          0.00 |          0.00 |
[06/17 00:37:43     38s] [hotspot] +------------+---------------+---------------+
[06/17 00:37:43     38s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/17 00:37:43     38s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/17 00:37:43     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2321.2M, EPOCH TIME: 1750135063.677058
[06/17 00:37:43     38s] [hotspot] Hotspot report including placement blocked areas
[06/17 00:37:43     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:2321.2M, EPOCH TIME: 1750135063.677251
[06/17 00:37:43     38s] [hotspot] +------------+---------------+---------------+
[06/17 00:37:43     38s] [hotspot] |            |   max hotspot | total hotspot |
[06/17 00:37:43     38s] [hotspot] +------------+---------------+---------------+
[06/17 00:37:43     38s] [hotspot] | normalized |          0.00 |          0.00 |
[06/17 00:37:43     38s] [hotspot] +------------+---------------+---------------+
[06/17 00:37:43     38s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/17 00:37:43     38s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/17 00:37:43     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2321.2M, EPOCH TIME: 1750135063.677780
[06/17 00:37:43     38s] Reported timing to dir pnr_reports/cts_opt
[06/17 00:37:43     38s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1939.5M, totSessionCpu=0:00:38 **
[06/17 00:37:43     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2273.2M, EPOCH TIME: 1750135063.686952
[06/17 00:37:43     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:43     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2273.2M, EPOCH TIME: 1750135063.690812
[06/17 00:37:43     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:43     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:43     38s] Using report_power -leakage to report leakage power.
[06/17 00:37:43     38s] env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s] Begin Power Analysis
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s]              0V	    VSS
[06/17 00:37:43     38s]           0.95V	    VDD
[06/17 00:37:43     38s] Begin Processing Timing Library for Power Calculation
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s] Begin Processing Timing Library for Power Calculation
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s] Begin Processing Power Net/Grid for Power Calculation
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)
[06/17 00:37:43     38s] 
[06/17 00:37:43     38s] Begin Processing Timing Window Data for Power Calculation
[06/17 00:37:43     38s] 
[06/17 00:37:48     38s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] Begin Processing User Attributes
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] Begin Processing Signal Activity
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] Begin Power Computation
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s]       ----------------------------------------------------------
[06/17 00:37:48     38s]       # of cell(s) missing both power/leakage table: 0
[06/17 00:37:48     38s]       # of cell(s) missing power table: 0
[06/17 00:37:48     38s]       # of cell(s) missing leakage table: 0
[06/17 00:37:48     38s]       ----------------------------------------------------------
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s]       # of MSMV cell(s) missing power_level: 0
[06/17 00:37:48     38s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] Begin Processing User Attributes
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] Ended Power Analysis: (cpu=0:00:00, real=0:00:05, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)
[06/17 00:37:48     38s] 
[06/17 00:37:48     38s] *



[06/17 00:37:48     38s] Total Power
[06/17 00:37:48     38s] -----------------------------------------------------------------------------------------
[06/17 00:37:48     38s] Total Leakage Power:         0.01496374
[06/17 00:37:48     38s] -----------------------------------------------------------------------------------------
[06/17 00:37:48     38s] Processing average sequential pin duty cycle 
[06/17 00:37:50     38s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.144  |  0.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2273.4M, EPOCH TIME: 1750135070.253854
[06/17 00:37:50     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:50     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:50     38s] 
[06/17 00:37:50     38s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:50     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2273.4M, EPOCH TIME: 1750135070.257992
[06/17 00:37:50     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:50     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:50     38s] Density: 25.997%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[06/17 00:37:50     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2273.4M, EPOCH TIME: 1750135070.262279
[06/17 00:37:50     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:50     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:50     38s] 
[06/17 00:37:50     38s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[06/17 00:37:50     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2273.4M, EPOCH TIME: 1750135070.267345
[06/17 00:37:50     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[06/17 00:37:50     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:50     38s] **optDesign ... cpu = 0:00:05, real = 0:00:12, mem = 1939.3M, totSessionCpu=0:00:39 **
[06/17 00:37:50     38s] *** Finished optDesign ***
[06/17 00:37:50     38s] Deleting Lib Analyzer.
[06/17 00:37:50     38s] Info: Destroy the CCOpt slew target map.
[06/17 00:37:50     38s] clean pInstBBox. size 0
[06/17 00:37:50     38s] All LLGs are deleted
[06/17 00:37:50     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:50     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/17 00:37:50     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2273.4M, EPOCH TIME: 1750135070.331787
[06/17 00:37:50     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2273.4M, EPOCH TIME: 1750135070.331993
[06/17 00:37:50     38s] Info: pop threads available for lower-level modules during optimization.
[06/17 00:37:50     38s] *** optDesign #1 [finish] : cpu/real = 0:00:05.2/0:00:11.6 (0.4), totSession cpu/real = 0:00:38.7/0:00:50.5 (0.8), mem = 2273.4M
[06/17 00:37:50     38s] 
[06/17 00:37:50     38s] =============================================================================================
[06/17 00:37:50     38s]  Final TAT Report : optDesign #1                                                21.17-s075_1
[06/17 00:37:50     38s] =============================================================================================
[06/17 00:37:50     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/17 00:37:50     38s] ---------------------------------------------------------------------------------------------
[06/17 00:37:50     38s] [ InitOpt                ]      1   0:00:01.4  (  11.7 % )     0:00:01.4 /  0:00:01.4    1.0
[06/17 00:37:50     38s] [ GlobalOpt              ]      1   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.5    1.0
[06/17 00:37:50     38s] [ DrvOpt                 ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.1
[06/17 00:37:50     38s] [ SimplifyNetlist        ]      1   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[06/17 00:37:50     38s] [ PowerOpt               ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[06/17 00:37:50     38s] [ ViewPruning            ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:50     38s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.6 % )     0:00:06.7 /  0:00:00.3    0.1
[06/17 00:37:50     38s] [ DrvReport              ]      3   0:00:01.3  (  11.0 % )     0:00:01.3 /  0:00:00.0    0.0
[06/17 00:37:50     38s] [ CongRefineRouteType    ]      2   0:00:00.5  (   3.9 % )     0:00:00.5 /  0:00:00.4    1.0
[06/17 00:37:50     38s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[06/17 00:37:50     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:50     38s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[06/17 00:37:50     38s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:50     38s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/17 00:37:50     38s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[06/17 00:37:50     38s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[06/17 00:37:50     38s] [ ExtractRC              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/17 00:37:50     38s] [ TimingUpdate           ]     24   0:00:00.2  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:50     38s] [ FullDelayCalc          ]      2   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[06/17 00:37:50     38s] [ TimingReport           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[06/17 00:37:50     38s] [ GenerateReports        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/17 00:37:50     38s] [ PowerReport            ]      2   0:00:05.3  (  45.8 % )     0:00:05.3 /  0:00:00.2    0.0
[06/17 00:37:50     38s] [ PropagateActivity      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[06/17 00:37:50     38s] [ MISC                   ]          0:00:00.6  (   5.5 % )     0:00:00.6 /  0:00:00.6    1.0
[06/17 00:37:50     38s] ---------------------------------------------------------------------------------------------
[06/17 00:37:50     38s]  optDesign #1 TOTAL                 0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:05.2    0.4
[06/17 00:37:50     38s] ---------------------------------------------------------------------------------------------
[06/17 00:37:50     38s] 
[06/17 00:37:50     38s] 
[06/17 00:37:50     38s] TimeStamp Deleting Cell Server Begin ...
[06/17 00:37:50     38s] 
[06/17 00:37:50     38s] TimeStamp Deleting Cell Server End ...
[06/17 00:37:50     38s] <CMD> group_path   -name Reg2Reg      -from $regs -to $regs
[06/17 00:37:50     38s] <CMD> report_timing -max_paths 100 -path_group Reg2Reg > pnr_reports/cts_opt_timing.rpt.gz
[06/17 00:37:50     38s] <CMD> report_ccopt_clock_tree_structure -file pnr_reports/ccopt.txt
[06/17 00:37:50     38s] <CMD> defOut pnr_out/clock.def
[06/17 00:37:50     38s] Writing DEF file 'pnr_out/clock.def', current time is Tue Jun 17 00:37:50 2025 ...
[06/17 00:37:50     38s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[06/17 00:37:50     38s] DEF file 'pnr_out/clock.def' is written, current time is Tue Jun 17 00:37:50 2025 ...
[06/17 00:37:50     38s] <CMD> saveNetlist pnr_out/des3_cts.v
[06/17 00:37:50     38s] Writing Netlist "pnr_out/des3_cts.v" ...
[06/17 00:37:50     38s] <CMD> setExtractRCMode -engine preRoute
[06/17 00:37:50     38s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/17 00:37:50     38s] Type 'man IMPEXT-3493' for more detail.
[06/17 00:37:50     38s] <CMD> extractRC
[06/17 00:37:50     38s] Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
[06/17 00:37:50     38s] PreRoute RC Extraction called for design des3.
[06/17 00:37:50     38s] RC Extraction called in multi-corner(1) mode.
[06/17 00:37:50     38s] RCMode: PreRoute
[06/17 00:37:50     38s]       RC Corner Indexes            0   
[06/17 00:37:50     38s] Capacitance Scaling Factor   : 1.00000 
[06/17 00:37:50     38s] Resistance Scaling Factor    : 1.00000 
[06/17 00:37:50     38s] Clock Cap. Scaling Factor    : 1.00000 
[06/17 00:37:50     38s] Clock Res. Scaling Factor    : 1.00000 
[06/17 00:37:50     38s] Shrink Factor                : 1.00000
[06/17 00:37:50     38s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/17 00:37:50     38s] Using capacitance table file ...
[06/17 00:37:50     38s] 
[06/17 00:37:50     38s] Trim Metal Layers:
[06/17 00:37:50     38s] LayerId::1 widthSet size::4
[06/17 00:37:50     38s] LayerId::2 widthSet size::4
[06/17 00:37:50     38s] LayerId::3 widthSet size::4
[06/17 00:37:50     38s] LayerId::4 widthSet size::4
[06/17 00:37:50     38s] LayerId::5 widthSet size::4
[06/17 00:37:50     38s] LayerId::6 widthSet size::4
[06/17 00:37:50     38s] LayerId::7 widthSet size::4
[06/17 00:37:50     38s] LayerId::8 widthSet size::4
[06/17 00:37:50     38s] LayerId::9 widthSet size::4
[06/17 00:37:50     38s] LayerId::10 widthSet size::3
[06/17 00:37:50     38s] Skipped RC grid update for preRoute extraction.
[06/17 00:37:50     38s] eee: pegSigSF::1.070000
[06/17 00:37:50     38s] Initializing multi-corner capacitance tables ... 
[06/17 00:37:50     38s] Initializing multi-corner resistance tables ...
[06/17 00:37:50     38s] eee: l::1 avDens::0.101546 usedTrk::253.864285 availTrk::2500.000000 sigTrk::253.864285
[06/17 00:37:50     38s] eee: l::2 avDens::0.068004 usedTrk::90.194144 availTrk::1326.315789 sigTrk::90.194144
[06/17 00:37:50     38s] eee: l::3 avDens::0.115167 usedTrk::287.918106 availTrk::2500.000000 sigTrk::287.918106
[06/17 00:37:50     38s] eee: l::4 avDens::0.103784 usedTrk::103.784394 availTrk::1000.000000 sigTrk::103.784394
[06/17 00:37:50     38s] eee: l::5 avDens::0.105652 usedTrk::110.934858 availTrk::1050.000000 sigTrk::110.934858
[06/17 00:37:50     38s] eee: l::6 avDens::0.080117 usedTrk::60.088107 availTrk::750.000000 sigTrk::60.088107
[06/17 00:37:50     38s] eee: l::7 avDens::0.158743 usedTrk::13.228571 availTrk::83.333333 sigTrk::13.228571
[06/17 00:37:50     38s] eee: l::8 avDens::0.044400 usedTrk::2.220000 availTrk::50.000000 sigTrk::2.220000
[06/17 00:37:50     38s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:50     38s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/17 00:37:50     38s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[06/17 00:37:50     38s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311495 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.878500 pMod=80 wcR=0.535700 newSi=0.002500 wHLS=1.458076 siPrev=0 viaL=0.000000 crit=0.079217 shortMod=0.396086 fMod=0.019804 
[06/17 00:37:50     38s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2175.406M)
[06/17 00:37:50     38s] <CMD> rcOut -spef pnr_out/RC_cts.spef.gz
[06/17 00:37:50     39s] <CMD> saveDesign pnr_save/cts.enc
[06/17 00:37:50     39s] #% Begin save design ... (date=06/17 00:37:50, mem=1808.3M)
[06/17 00:37:50     39s] % Begin Save ccopt configuration ... (date=06/17 00:37:50, mem=1808.3M)
[06/17 00:37:50     39s] % End Save ccopt configuration ... (date=06/17 00:37:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1809.2M, current mem=1809.2M)
[06/17 00:37:50     39s] % Begin Save netlist data ... (date=06/17 00:37:50, mem=1809.2M)
[06/17 00:37:50     39s] Writing Binary DB to pnr_save/cts.enc.dat/des3.v.bin in single-threaded mode...
[06/17 00:37:50     39s] % End Save netlist data ... (date=06/17 00:37:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1809.2M, current mem=1809.2M)
[06/17 00:37:50     39s] Saving symbol-table file ...
[06/17 00:37:51     39s] Saving congestion map file pnr_save/cts.enc.dat/des3.route.congmap.gz ...
[06/17 00:37:51     39s] % Begin Save AAE data ... (date=06/17 00:37:51, mem=1809.8M)
[06/17 00:37:51     39s] Saving AAE Data ...
[06/17 00:37:51     39s] % End Save AAE data ... (date=06/17 00:37:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1809.8M, current mem=1809.8M)
[06/17 00:37:51     39s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'normal' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[06/17 00:37:51     39s] Type 'man IMPCTE-104' for more detail.
[06/17 00:37:51     39s] Saving preference file pnr_save/cts.enc.dat/gui.pref.tcl ...
[06/17 00:37:51     39s] Saving mode setting ...
[06/17 00:37:51     39s] Saving global file ...
[06/17 00:37:51     39s] % Begin Save floorplan data ... (date=06/17 00:37:51, mem=1811.6M)
[06/17 00:37:51     39s] Saving floorplan file ...
[06/17 00:37:51     39s] Convert 0 swires and 0 svias from compressed groups
[06/17 00:37:51     39s] % End Save floorplan data ... (date=06/17 00:37:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.3M, current mem=1812.3M)
[06/17 00:37:51     39s] Saving PG file pnr_save/cts.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:37:51 2025)
[06/17 00:37:51     39s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2158.4M) ***
[06/17 00:37:51     39s] Saving Drc markers ...
[06/17 00:37:51     39s] ... No Drc file written since there is no markers found.
[06/17 00:37:51     39s] % Begin Save placement data ... (date=06/17 00:37:51, mem=1812.3M)
[06/17 00:37:51     39s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/17 00:37:51     39s] Save Adaptive View Pruning View Names to Binary file
[06/17 00:37:51     39s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2161.4M) ***
[06/17 00:37:51     39s] % End Save placement data ... (date=06/17 00:37:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.6M, current mem=1812.6M)
[06/17 00:37:51     39s] % Begin Save routing data ... (date=06/17 00:37:51, mem=1812.6M)
[06/17 00:37:51     39s] Saving route file ...
[06/17 00:37:52     39s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2158.4M) ***
[06/17 00:37:52     39s] % End Save routing data ... (date=06/17 00:37:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=1812.7M, current mem=1812.7M)
[06/17 00:37:52     39s] Saving property file pnr_save/cts.enc.dat/des3.prop
[06/17 00:37:52     39s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2161.4M) ***
[06/17 00:37:52     39s] #Saving pin access data to file pnr_save/cts.enc.dat/des3.apa ...
[06/17 00:37:52     39s] #
[06/17 00:37:52     39s] Saving rc congestion map pnr_save/cts.enc.dat/des3.congmap.gz ...
[06/17 00:37:52     39s] % Begin Save power constraints data ... (date=06/17 00:37:52, mem=1813.6M)
[06/17 00:37:52     39s] % End Save power constraints data ... (date=06/17 00:37:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1813.6M, current mem=1813.6M)
[06/17 00:37:55     39s] Generated self-contained design cts.enc.dat
[06/17 00:37:55     39s] #% End save design ... (date=06/17 00:37:55, total cpu=0:00:00.9, real=0:00:05.0, peak res=1817.0M, current mem=1817.0M)
[06/17 00:37:55     39s] 
[06/17 00:37:55     39s] *** Summary of all messages that are not suppressed in this session:
[06/17 00:37:55     39s] Severity  ID               Count  Summary                                  
[06/17 00:37:55     39s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[06/17 00:37:55     39s] *** Message Summary: 1 warning(s), 0 error(s)
[06/17 00:37:55     39s] 
[06/17 00:37:55     39s] 
[06/17 00:37:55     39s] *** Memory Usage v#1 (Current mem = 2186.727M, initial mem = 486.906M) ***
[06/17 00:37:55     39s] 
[06/17 00:37:55     39s] *** Summary of all messages that are not suppressed in this session:
[06/17 00:37:55     39s] Severity  ID               Count  Summary                                  
[06/17 00:37:55     39s] ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
[06/17 00:37:55     39s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[06/17 00:37:55     39s] ERROR     IMPSYT-6693          1  Error message: %s: %s.                   
[06/17 00:37:55     39s] ERROR     IMPSYT-7114          1  Invalid return code while executing comm...
[06/17 00:37:55     39s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/17 00:37:55     39s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[06/17 00:37:55     39s] WARNING   IMPOPT-7232          8  "setOptMode -powerEffort %s" overrides p...
[06/17 00:37:55     39s] WARNING   IMPOPT-7098         32  WARNING: %s is an undriven net with %d f...
[06/17 00:37:55     39s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[06/17 00:37:55     39s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/17 00:37:55     39s] ERROR     IMPCCOPT-4334        4  The lib cell '%s' specified in %s was no...
[06/17 00:37:55     39s] ERROR     IMPCCOPT-1020        1  None of the library cells specified in C...
[06/17 00:37:55     39s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[06/17 00:37:55     39s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[06/17 00:37:55     39s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[06/17 00:37:55     39s] WARNING   TECHLIB-606        108  An inconsistency was found during interp...
[06/17 00:37:55     39s] *** Message Summary: 157 warning(s), 96873 error(s)
[06/17 00:37:55     39s] 
[06/17 00:37:55     39s] --- Ending "Innovus" (totcpu=0:00:40.0, real=0:00:56.0, mem=2186.7M) ---
