<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Users\KGilbert\Documents\EE319K-445L\EE445Lspring2014\Lab1\Lab1.uvproj
Project File Date:  01/26/2014

<h2>Output:</h2>
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
fixed.c(33): warning:  #1-D: last line of file ends without a newline
compiling Lab1.c...
Lab1.c(4): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(31): warning:  #223-D: function "Output_Init" declared implicitly
Lab1.c(32): warning:  #223-D: function "Output_Color" declared implicitly
Lab1.c(36): warning:  #223-D: function "strcmp" declared implicitly
linking...
oled.axf: Error: L6218E: Undefined symbol Fixed_uBinOut8s (referred from lab1.o).
Target not created
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
fixed.c(33): warning:  #1-D: last line of file ends without a newline
compiling Lab1.c...
Lab1.c(4): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(31): warning:  #223-D: function "Output_Init" declared implicitly
Lab1.c(32): warning:  #223-D: function "Output_Color" declared implicitly
linking...
Program Size: Code=4264 RO-data=760 RW-data=24 ZI-data=1528  
"oled.axf" - 0 Error(s), 4 Warning(s).
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
fixed.c(33): warning:  #1-D: last line of file ends without a newline
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
linking...
Program Size: Code=4264 RO-data=760 RW-data=24 ZI-data=1528  
"oled.axf" - 0 Error(s), 2 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
fixed.c(33): warning:  #1-D: last line of file ends without a newline
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
linking...
Program Size: Code=4272 RO-data=760 RW-data=24 ZI-data=1528  
"oled.axf" - 0 Error(s), 2 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
fixed.c(33): warning:  #1-D: last line of file ends without a newline
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
linking...
Program Size: Code=4264 RO-data=760 RW-data=24 ZI-data=1528  
"oled.axf" - 0 Error(s), 2 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
