module cycle(input1, input2, input3, out);

    // This design has a cyclic relation in the 
    finput input1, input2, input3;
    foutput out;

    flow temp1, temp2, temp3, temp4;

    assign temp1 = input1;
    assign temp1 = input2;
    
    assign temp2 = temp1;

    assign temp3 = temp2; 
    assign temp3 = input3;

    assign temp4 = temp3;
    assign temp1 = temp4;

    assign out = temp3;

endmodule

