
nemo2.space_tracker_p_ulp_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007028  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001934  080070e4  080070e4  000170e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a18  08008a18  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08008a18  08008a18  00018a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a20  08008a20  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a20  08008a20  00018a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a24  08008a24  00018a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08008a28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000480  2000005c  08008a84  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004dc  08008a84  000204dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018847  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f33  00000000  00000000  0003890e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001770  00000000  00000000  0003b848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001269  00000000  00000000  0003cfb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ef24  00000000  00000000  0003e221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019a82  00000000  00000000  0005d145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c8840  00000000  00000000  00076bc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005bb8  00000000  00000000  0013f408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00144fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080070cc 	.word	0x080070cc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	080070cc 	.word	0x080070cc

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8d8 	bl	8000628 <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8d3 	bl	8000628 <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzsi2>:
 80005ec:	211c      	movs	r1, #28
 80005ee:	2301      	movs	r3, #1
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	4298      	cmp	r0, r3
 80005f4:	d301      	bcc.n	80005fa <__clzsi2+0xe>
 80005f6:	0c00      	lsrs	r0, r0, #16
 80005f8:	3910      	subs	r1, #16
 80005fa:	0a1b      	lsrs	r3, r3, #8
 80005fc:	4298      	cmp	r0, r3
 80005fe:	d301      	bcc.n	8000604 <__clzsi2+0x18>
 8000600:	0a00      	lsrs	r0, r0, #8
 8000602:	3908      	subs	r1, #8
 8000604:	091b      	lsrs	r3, r3, #4
 8000606:	4298      	cmp	r0, r3
 8000608:	d301      	bcc.n	800060e <__clzsi2+0x22>
 800060a:	0900      	lsrs	r0, r0, #4
 800060c:	3904      	subs	r1, #4
 800060e:	a202      	add	r2, pc, #8	; (adr r2, 8000618 <__clzsi2+0x2c>)
 8000610:	5c10      	ldrb	r0, [r2, r0]
 8000612:	1840      	adds	r0, r0, r1
 8000614:	4770      	bx	lr
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	02020304 	.word	0x02020304
 800061c:	01010101 	.word	0x01010101
	...

08000628 <__clzdi2>:
 8000628:	b510      	push	{r4, lr}
 800062a:	2900      	cmp	r1, #0
 800062c:	d103      	bne.n	8000636 <__clzdi2+0xe>
 800062e:	f7ff ffdd 	bl	80005ec <__clzsi2>
 8000632:	3020      	adds	r0, #32
 8000634:	e002      	b.n	800063c <__clzdi2+0x14>
 8000636:	0008      	movs	r0, r1
 8000638:	f7ff ffd8 	bl	80005ec <__clzsi2>
 800063c:	bd10      	pop	{r4, pc}
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8000640:	b5b0      	push	{r4, r5, r7, lr}
 8000642:	b0e4      	sub	sp, #400	; 0x190
 8000644:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000646:	24c8      	movs	r4, #200	; 0xc8
 8000648:	193b      	adds	r3, r7, r4
 800064a:	0018      	movs	r0, r3
 800064c:	23c6      	movs	r3, #198	; 0xc6
 800064e:	001a      	movs	r2, r3
 8000650:	2100      	movs	r1, #0
 8000652:	f006 f8b5 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8000656:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <astronode_send_cfg_sr+0x64>)
 8000658:	25c8      	movs	r5, #200	; 0xc8
 800065a:	006d      	lsls	r5, r5, #1
 800065c:	195b      	adds	r3, r3, r5
 800065e:	19db      	adds	r3, r3, r7
 8000660:	0018      	movs	r0, r3
 8000662:	23c6      	movs	r3, #198	; 0xc6
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f006 f8aa 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 800066c:	193b      	adds	r3, r7, r4
 800066e:	2210      	movs	r2, #16
 8000670:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8000672:	003a      	movs	r2, r7
 8000674:	193b      	adds	r3, r7, r4
 8000676:	0011      	movs	r1, r2
 8000678:	0018      	movs	r0, r3
 800067a:	f000 ff79 	bl	8001570 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <astronode_send_cfg_sr+0x64>)
 8000680:	195b      	adds	r3, r3, r5
 8000682:	19db      	adds	r3, r3, r7
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b90      	cmp	r3, #144	; 0x90
 8000688:	d104      	bne.n	8000694 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 800068a:	4b07      	ldr	r3, [pc, #28]	; (80006a8 <astronode_send_cfg_sr+0x68>)
 800068c:	0018      	movs	r0, r3
 800068e:	f001 fe53 	bl	8002338 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8000692:	e003      	b.n	800069c <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8000694:	4b05      	ldr	r3, [pc, #20]	; (80006ac <astronode_send_cfg_sr+0x6c>)
 8000696:	0018      	movs	r0, r3
 8000698:	f001 fe4e 	bl	8002338 <send_debug_logs>
}
 800069c:	46c0      	nop			; (mov r8, r8)
 800069e:	46bd      	mov	sp, r7
 80006a0:	b064      	add	sp, #400	; 0x190
 80006a2:	bdb0      	pop	{r4, r5, r7, pc}
 80006a4:	fffffe70 	.word	0xfffffe70
 80006a8:	080074f4 	.word	0x080074f4
 80006ac:	08007528 	.word	0x08007528

080006b0 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 80006b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006b2:	b0e7      	sub	sp, #412	; 0x19c
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	0005      	movs	r5, r0
 80006b8:	000c      	movs	r4, r1
 80006ba:	0010      	movs	r0, r2
 80006bc:	0019      	movs	r1, r3
 80006be:	4b4b      	ldr	r3, [pc, #300]	; (80007ec <astronode_send_cfg_wr+0x13c>)
 80006c0:	26cc      	movs	r6, #204	; 0xcc
 80006c2:	0076      	lsls	r6, r6, #1
 80006c4:	199b      	adds	r3, r3, r6
 80006c6:	19db      	adds	r3, r3, r7
 80006c8:	1c2a      	adds	r2, r5, #0
 80006ca:	701a      	strb	r2, [r3, #0]
 80006cc:	4b48      	ldr	r3, [pc, #288]	; (80007f0 <astronode_send_cfg_wr+0x140>)
 80006ce:	0035      	movs	r5, r6
 80006d0:	195b      	adds	r3, r3, r5
 80006d2:	19db      	adds	r3, r3, r7
 80006d4:	1c22      	adds	r2, r4, #0
 80006d6:	701a      	strb	r2, [r3, #0]
 80006d8:	4b46      	ldr	r3, [pc, #280]	; (80007f4 <astronode_send_cfg_wr+0x144>)
 80006da:	002c      	movs	r4, r5
 80006dc:	191b      	adds	r3, r3, r4
 80006de:	19db      	adds	r3, r3, r7
 80006e0:	1c02      	adds	r2, r0, #0
 80006e2:	701a      	strb	r2, [r3, #0]
 80006e4:	4b44      	ldr	r3, [pc, #272]	; (80007f8 <astronode_send_cfg_wr+0x148>)
 80006e6:	191b      	adds	r3, r3, r4
 80006e8:	19db      	adds	r3, r3, r7
 80006ea:	1c0a      	adds	r2, r1, #0
 80006ec:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 80006ee:	25d0      	movs	r5, #208	; 0xd0
 80006f0:	197b      	adds	r3, r7, r5
 80006f2:	0018      	movs	r0, r3
 80006f4:	23c6      	movs	r3, #198	; 0xc6
 80006f6:	001a      	movs	r2, r3
 80006f8:	2100      	movs	r1, #0
 80006fa:	f006 f861 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 80006fe:	4b3f      	ldr	r3, [pc, #252]	; (80007fc <astronode_send_cfg_wr+0x14c>)
 8000700:	191b      	adds	r3, r3, r4
 8000702:	19db      	adds	r3, r3, r7
 8000704:	0018      	movs	r0, r3
 8000706:	23c6      	movs	r3, #198	; 0xc6
 8000708:	001a      	movs	r2, r3
 800070a:	2100      	movs	r1, #0
 800070c:	f006 f858 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8000710:	0029      	movs	r1, r5
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2205      	movs	r2, #5
 8000716:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8000718:	4b34      	ldr	r3, [pc, #208]	; (80007ec <astronode_send_cfg_wr+0x13c>)
 800071a:	191b      	adds	r3, r3, r4
 800071c:	19db      	adds	r3, r3, r7
 800071e:	2200      	movs	r2, #0
 8000720:	569a      	ldrsb	r2, [r3, r2]
 8000722:	4b33      	ldr	r3, [pc, #204]	; (80007f0 <astronode_send_cfg_wr+0x140>)
 8000724:	191b      	adds	r3, r3, r4
 8000726:	19db      	adds	r3, r3, r7
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	b25b      	sxtb	r3, r3
 800072e:	4313      	orrs	r3, r2
 8000730:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8000732:	4b30      	ldr	r3, [pc, #192]	; (80007f4 <astronode_send_cfg_wr+0x144>)
 8000734:	191b      	adds	r3, r3, r4
 8000736:	19db      	adds	r3, r3, r7
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	009b      	lsls	r3, r3, #2
 800073c:	b25b      	sxtb	r3, r3
 800073e:	4313      	orrs	r3, r2
 8000740:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8000742:	4b2d      	ldr	r3, [pc, #180]	; (80007f8 <astronode_send_cfg_wr+0x148>)
 8000744:	191b      	adds	r3, r3, r4
 8000746:	19db      	adds	r3, r3, r7
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	00db      	lsls	r3, r3, #3
 800074c:	b25b      	sxtb	r3, r3
 800074e:	4313      	orrs	r3, r2
 8000750:	b25b      	sxtb	r3, r3
 8000752:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8000754:	187b      	adds	r3, r7, r1
 8000756:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8000758:	23d4      	movs	r3, #212	; 0xd4
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	2508      	movs	r5, #8
 800075e:	195b      	adds	r3, r3, r5
 8000760:	19db      	adds	r3, r3, r7
 8000762:	2200      	movs	r2, #0
 8000764:	569a      	ldrsb	r2, [r3, r2]
 8000766:	23d6      	movs	r3, #214	; 0xd6
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	195b      	adds	r3, r3, r5
 800076c:	19db      	adds	r3, r3, r7
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	005b      	lsls	r3, r3, #1
 8000772:	b25b      	sxtb	r3, r3
 8000774:	4313      	orrs	r3, r2
 8000776:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8000778:	23d8      	movs	r3, #216	; 0xd8
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	195b      	adds	r3, r3, r5
 800077e:	19db      	adds	r3, r3, r7
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	b25b      	sxtb	r3, r3
 8000786:	4313      	orrs	r3, r2
 8000788:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 800078a:	23da      	movs	r3, #218	; 0xda
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	195b      	adds	r3, r3, r5
 8000790:	19db      	adds	r3, r3, r7
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	00db      	lsls	r3, r3, #3
 8000796:	b25b      	sxtb	r3, r3
 8000798:	4313      	orrs	r3, r2
 800079a:	b25b      	sxtb	r3, r3
 800079c:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 800079e:	187b      	adds	r3, r7, r1
 80007a0:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 80007a2:	0008      	movs	r0, r1
 80007a4:	187b      	adds	r3, r7, r1
 80007a6:	22c4      	movs	r2, #196	; 0xc4
 80007a8:	2103      	movs	r1, #3
 80007aa:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80007ac:	002b      	movs	r3, r5
 80007ae:	18fa      	adds	r2, r7, r3
 80007b0:	183b      	adds	r3, r7, r0
 80007b2:	0011      	movs	r1, r2
 80007b4:	0018      	movs	r0, r3
 80007b6:	f000 fedb 	bl	8001570 <astronode_transport_send_receive>
 80007ba:	0003      	movs	r3, r0
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d10f      	bne.n	80007e0 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 80007c0:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <astronode_send_cfg_wr+0x14c>)
 80007c2:	191b      	adds	r3, r3, r4
 80007c4:	19db      	adds	r3, r3, r7
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b85      	cmp	r3, #133	; 0x85
 80007ca:	d105      	bne.n	80007d8 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 80007cc:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <astronode_send_cfg_wr+0x150>)
 80007ce:	0018      	movs	r0, r3
 80007d0:	f001 fdb2 	bl	8002338 <send_debug_logs>
            return true ;
 80007d4:	2301      	movs	r3, #1
 80007d6:	e004      	b.n	80007e2 <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 80007d8:	4b0a      	ldr	r3, [pc, #40]	; (8000804 <astronode_send_cfg_wr+0x154>)
 80007da:	0018      	movs	r0, r3
 80007dc:	f001 fdac 	bl	8002338 <send_debug_logs>
        }
    }
    return false ;
 80007e0:	2300      	movs	r3, #0
}
 80007e2:	0018      	movs	r0, r3
 80007e4:	46bd      	mov	sp, r7
 80007e6:	b067      	add	sp, #412	; 0x19c
 80007e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ea:	46c0      	nop			; (mov r8, r8)
 80007ec:	fffffe6f 	.word	0xfffffe6f
 80007f0:	fffffe6e 	.word	0xfffffe6e
 80007f4:	fffffe6d 	.word	0xfffffe6d
 80007f8:	fffffe6c 	.word	0xfffffe6c
 80007fc:	fffffe70 	.word	0xfffffe70
 8000800:	0800755c 	.word	0x0800755c
 8000804:	08007588 	.word	0x08007588

08000808 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8000808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800080a:	b0ed      	sub	sp, #436	; 0x1b4
 800080c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800080e:	21c8      	movs	r1, #200	; 0xc8
 8000810:	2318      	movs	r3, #24
 8000812:	18cb      	adds	r3, r1, r3
 8000814:	19db      	adds	r3, r3, r7
 8000816:	0018      	movs	r0, r3
 8000818:	23c6      	movs	r3, #198	; 0xc6
 800081a:	001a      	movs	r2, r3
 800081c:	2100      	movs	r1, #0
 800081e:	f005 ffcf 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8000822:	4b4a      	ldr	r3, [pc, #296]	; (800094c <astronode_send_mgi_rr+0x144>)
 8000824:	26cc      	movs	r6, #204	; 0xcc
 8000826:	0076      	lsls	r6, r6, #1
 8000828:	199b      	adds	r3, r3, r6
 800082a:	2218      	movs	r2, #24
 800082c:	4694      	mov	ip, r2
 800082e:	44bc      	add	ip, r7
 8000830:	4463      	add	r3, ip
 8000832:	0018      	movs	r0, r3
 8000834:	23c6      	movs	r3, #198	; 0xc6
 8000836:	001a      	movs	r2, r3
 8000838:	2100      	movs	r1, #0
 800083a:	f005 ffc1 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 800083e:	21c8      	movs	r1, #200	; 0xc8
 8000840:	2318      	movs	r3, #24
 8000842:	18cb      	adds	r3, r1, r3
 8000844:	19db      	adds	r3, r3, r7
 8000846:	2219      	movs	r2, #25
 8000848:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800084a:	2318      	movs	r3, #24
 800084c:	18fa      	adds	r2, r7, r3
 800084e:	2318      	movs	r3, #24
 8000850:	18cb      	adds	r3, r1, r3
 8000852:	19db      	adds	r3, r3, r7
 8000854:	0011      	movs	r1, r2
 8000856:	0018      	movs	r0, r3
 8000858:	f000 fe8a 	bl	8001570 <astronode_transport_send_receive>
 800085c:	0003      	movs	r3, r0
 800085e:	2b01      	cmp	r3, #1
 8000860:	d16f      	bne.n	8000942 <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 8000862:	4b3a      	ldr	r3, [pc, #232]	; (800094c <astronode_send_mgi_rr+0x144>)
 8000864:	0032      	movs	r2, r6
 8000866:	189b      	adds	r3, r3, r2
 8000868:	2118      	movs	r1, #24
 800086a:	468c      	mov	ip, r1
 800086c:	44bc      	add	ip, r7
 800086e:	4463      	add	r3, ip
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b99      	cmp	r3, #153	; 0x99
 8000874:	d161      	bne.n	800093a <astronode_send_mgi_rr+0x132>
        {
 8000876:	466b      	mov	r3, sp
 8000878:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 800087a:	4b34      	ldr	r3, [pc, #208]	; (800094c <astronode_send_mgi_rr+0x144>)
 800087c:	189b      	adds	r3, r3, r2
 800087e:	2218      	movs	r2, #24
 8000880:	4694      	mov	ip, r2
 8000882:	44bc      	add	ip, r7
 8000884:	4463      	add	r3, ip
 8000886:	22c4      	movs	r2, #196	; 0xc4
 8000888:	5a9b      	ldrh	r3, [r3, r2]
 800088a:	001a      	movs	r2, r3
 800088c:	3a01      	subs	r2, #1
 800088e:	21ca      	movs	r1, #202	; 0xca
 8000890:	0049      	lsls	r1, r1, #1
 8000892:	2018      	movs	r0, #24
 8000894:	1809      	adds	r1, r1, r0
 8000896:	19c9      	adds	r1, r1, r7
 8000898:	600a      	str	r2, [r1, #0]
 800089a:	001c      	movs	r4, r3
 800089c:	2200      	movs	r2, #0
 800089e:	0015      	movs	r5, r2
 80008a0:	0020      	movs	r0, r4
 80008a2:	0029      	movs	r1, r5
 80008a4:	0004      	movs	r4, r0
 80008a6:	0f62      	lsrs	r2, r4, #29
 80008a8:	000c      	movs	r4, r1
 80008aa:	00e4      	lsls	r4, r4, #3
 80008ac:	617c      	str	r4, [r7, #20]
 80008ae:	697c      	ldr	r4, [r7, #20]
 80008b0:	4314      	orrs	r4, r2
 80008b2:	617c      	str	r4, [r7, #20]
 80008b4:	0001      	movs	r1, r0
 80008b6:	00c9      	lsls	r1, r1, #3
 80008b8:	6139      	str	r1, [r7, #16]
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	2200      	movs	r2, #0
 80008be:	607a      	str	r2, [r7, #4]
 80008c0:	6838      	ldr	r0, [r7, #0]
 80008c2:	6879      	ldr	r1, [r7, #4]
 80008c4:	0004      	movs	r4, r0
 80008c6:	0f62      	lsrs	r2, r4, #29
 80008c8:	000c      	movs	r4, r1
 80008ca:	00e4      	lsls	r4, r4, #3
 80008cc:	60fc      	str	r4, [r7, #12]
 80008ce:	68fc      	ldr	r4, [r7, #12]
 80008d0:	4314      	orrs	r4, r2
 80008d2:	60fc      	str	r4, [r7, #12]
 80008d4:	0001      	movs	r1, r0
 80008d6:	00ca      	lsls	r2, r1, #3
 80008d8:	60ba      	str	r2, [r7, #8]
 80008da:	3307      	adds	r3, #7
 80008dc:	08db      	lsrs	r3, r3, #3
 80008de:	00db      	lsls	r3, r3, #3
 80008e0:	4669      	mov	r1, sp
 80008e2:	1acb      	subs	r3, r1, r3
 80008e4:	469d      	mov	sp, r3
 80008e6:	466b      	mov	r3, sp
 80008e8:	3300      	adds	r3, #0
 80008ea:	24c8      	movs	r4, #200	; 0xc8
 80008ec:	0064      	lsls	r4, r4, #1
 80008ee:	2218      	movs	r2, #24
 80008f0:	18a2      	adds	r2, r4, r2
 80008f2:	19d1      	adds	r1, r2, r7
 80008f4:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 80008f6:	4b16      	ldr	r3, [pc, #88]	; (8000950 <astronode_send_mgi_rr+0x148>)
 80008f8:	0018      	movs	r0, r3
 80008fa:	f001 fd1d 	bl	8002338 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 80008fe:	4b13      	ldr	r3, [pc, #76]	; (800094c <astronode_send_mgi_rr+0x144>)
 8000900:	22cc      	movs	r2, #204	; 0xcc
 8000902:	0052      	lsls	r2, r2, #1
 8000904:	189b      	adds	r3, r3, r2
 8000906:	2218      	movs	r2, #24
 8000908:	4694      	mov	ip, r2
 800090a:	44bc      	add	ip, r7
 800090c:	4463      	add	r3, ip
 800090e:	22c4      	movs	r2, #196	; 0xc4
 8000910:	5a9b      	ldrh	r3, [r3, r2]
 8000912:	0019      	movs	r1, r3
 8000914:	2318      	movs	r3, #24
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	3301      	adds	r3, #1
 800091a:	4a0e      	ldr	r2, [pc, #56]	; (8000954 <astronode_send_mgi_rr+0x14c>)
 800091c:	2018      	movs	r0, #24
 800091e:	1820      	adds	r0, r4, r0
 8000920:	19c0      	adds	r0, r0, r7
 8000922:	6800      	ldr	r0, [r0, #0]
 8000924:	f005 fef8 	bl	8006718 <sniprintf>
            send_debug_logs(guid);
 8000928:	2318      	movs	r3, #24
 800092a:	18e3      	adds	r3, r4, r3
 800092c:	19db      	adds	r3, r3, r7
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	0018      	movs	r0, r3
 8000932:	f001 fd01 	bl	8002338 <send_debug_logs>
 8000936:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8000938:	e003      	b.n	8000942 <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 800093a:	4b07      	ldr	r3, [pc, #28]	; (8000958 <astronode_send_mgi_rr+0x150>)
 800093c:	0018      	movs	r0, r3
 800093e:	f001 fcfb 	bl	8002338 <send_debug_logs>
}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b06d      	add	sp, #436	; 0x1b4
 8000948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	fffffe68 	.word	0xfffffe68
 8000950:	08007614 	.word	0x08007614
 8000954:	08007624 	.word	0x08007624
 8000958:	08007628 	.word	0x08007628

0800095c <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 800095c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800095e:	b0ed      	sub	sp, #436	; 0x1b4
 8000960:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000962:	21c8      	movs	r1, #200	; 0xc8
 8000964:	2318      	movs	r3, #24
 8000966:	18cb      	adds	r3, r1, r3
 8000968:	19db      	adds	r3, r3, r7
 800096a:	0018      	movs	r0, r3
 800096c:	23c6      	movs	r3, #198	; 0xc6
 800096e:	001a      	movs	r2, r3
 8000970:	2100      	movs	r1, #0
 8000972:	f005 ff25 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8000976:	4b4a      	ldr	r3, [pc, #296]	; (8000aa0 <astronode_send_msn_rr+0x144>)
 8000978:	26cc      	movs	r6, #204	; 0xcc
 800097a:	0076      	lsls	r6, r6, #1
 800097c:	199b      	adds	r3, r3, r6
 800097e:	2218      	movs	r2, #24
 8000980:	4694      	mov	ip, r2
 8000982:	44bc      	add	ip, r7
 8000984:	4463      	add	r3, ip
 8000986:	0018      	movs	r0, r3
 8000988:	23c6      	movs	r3, #198	; 0xc6
 800098a:	001a      	movs	r2, r3
 800098c:	2100      	movs	r1, #0
 800098e:	f005 ff17 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 8000992:	21c8      	movs	r1, #200	; 0xc8
 8000994:	2318      	movs	r3, #24
 8000996:	18cb      	adds	r3, r1, r3
 8000998:	19db      	adds	r3, r3, r7
 800099a:	221a      	movs	r2, #26
 800099c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800099e:	2318      	movs	r3, #24
 80009a0:	18fa      	adds	r2, r7, r3
 80009a2:	2318      	movs	r3, #24
 80009a4:	18cb      	adds	r3, r1, r3
 80009a6:	19db      	adds	r3, r3, r7
 80009a8:	0011      	movs	r1, r2
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 fde0 	bl	8001570 <astronode_transport_send_receive>
 80009b0:	0003      	movs	r3, r0
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d16f      	bne.n	8000a96 <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 80009b6:	4b3a      	ldr	r3, [pc, #232]	; (8000aa0 <astronode_send_msn_rr+0x144>)
 80009b8:	0032      	movs	r2, r6
 80009ba:	189b      	adds	r3, r3, r2
 80009bc:	2118      	movs	r1, #24
 80009be:	468c      	mov	ip, r1
 80009c0:	44bc      	add	ip, r7
 80009c2:	4463      	add	r3, ip
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b9a      	cmp	r3, #154	; 0x9a
 80009c8:	d161      	bne.n	8000a8e <astronode_send_msn_rr+0x132>
        {
 80009ca:	466b      	mov	r3, sp
 80009cc:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 80009ce:	4b34      	ldr	r3, [pc, #208]	; (8000aa0 <astronode_send_msn_rr+0x144>)
 80009d0:	189b      	adds	r3, r3, r2
 80009d2:	2218      	movs	r2, #24
 80009d4:	4694      	mov	ip, r2
 80009d6:	44bc      	add	ip, r7
 80009d8:	4463      	add	r3, ip
 80009da:	22c4      	movs	r2, #196	; 0xc4
 80009dc:	5a9b      	ldrh	r3, [r3, r2]
 80009de:	001a      	movs	r2, r3
 80009e0:	3a01      	subs	r2, #1
 80009e2:	21ca      	movs	r1, #202	; 0xca
 80009e4:	0049      	lsls	r1, r1, #1
 80009e6:	2018      	movs	r0, #24
 80009e8:	1809      	adds	r1, r1, r0
 80009ea:	19c9      	adds	r1, r1, r7
 80009ec:	600a      	str	r2, [r1, #0]
 80009ee:	001c      	movs	r4, r3
 80009f0:	2200      	movs	r2, #0
 80009f2:	0015      	movs	r5, r2
 80009f4:	0020      	movs	r0, r4
 80009f6:	0029      	movs	r1, r5
 80009f8:	0004      	movs	r4, r0
 80009fa:	0f62      	lsrs	r2, r4, #29
 80009fc:	000c      	movs	r4, r1
 80009fe:	00e4      	lsls	r4, r4, #3
 8000a00:	617c      	str	r4, [r7, #20]
 8000a02:	697c      	ldr	r4, [r7, #20]
 8000a04:	4314      	orrs	r4, r2
 8000a06:	617c      	str	r4, [r7, #20]
 8000a08:	0001      	movs	r1, r0
 8000a0a:	00c9      	lsls	r1, r1, #3
 8000a0c:	6139      	str	r1, [r7, #16]
 8000a0e:	603b      	str	r3, [r7, #0]
 8000a10:	2200      	movs	r2, #0
 8000a12:	607a      	str	r2, [r7, #4]
 8000a14:	6838      	ldr	r0, [r7, #0]
 8000a16:	6879      	ldr	r1, [r7, #4]
 8000a18:	0004      	movs	r4, r0
 8000a1a:	0f62      	lsrs	r2, r4, #29
 8000a1c:	000c      	movs	r4, r1
 8000a1e:	00e4      	lsls	r4, r4, #3
 8000a20:	60fc      	str	r4, [r7, #12]
 8000a22:	68fc      	ldr	r4, [r7, #12]
 8000a24:	4314      	orrs	r4, r2
 8000a26:	60fc      	str	r4, [r7, #12]
 8000a28:	0001      	movs	r1, r0
 8000a2a:	00ca      	lsls	r2, r1, #3
 8000a2c:	60ba      	str	r2, [r7, #8]
 8000a2e:	3307      	adds	r3, #7
 8000a30:	08db      	lsrs	r3, r3, #3
 8000a32:	00db      	lsls	r3, r3, #3
 8000a34:	4669      	mov	r1, sp
 8000a36:	1acb      	subs	r3, r1, r3
 8000a38:	469d      	mov	sp, r3
 8000a3a:	466b      	mov	r3, sp
 8000a3c:	3300      	adds	r3, #0
 8000a3e:	24c8      	movs	r4, #200	; 0xc8
 8000a40:	0064      	lsls	r4, r4, #1
 8000a42:	2218      	movs	r2, #24
 8000a44:	18a2      	adds	r2, r4, r2
 8000a46:	19d1      	adds	r1, r2, r7
 8000a48:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8000a4a:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <astronode_send_msn_rr+0x148>)
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f001 fc73 	bl	8002338 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 8000a52:	4b13      	ldr	r3, [pc, #76]	; (8000aa0 <astronode_send_msn_rr+0x144>)
 8000a54:	22cc      	movs	r2, #204	; 0xcc
 8000a56:	0052      	lsls	r2, r2, #1
 8000a58:	189b      	adds	r3, r3, r2
 8000a5a:	2218      	movs	r2, #24
 8000a5c:	4694      	mov	ip, r2
 8000a5e:	44bc      	add	ip, r7
 8000a60:	4463      	add	r3, ip
 8000a62:	22c4      	movs	r2, #196	; 0xc4
 8000a64:	5a9b      	ldrh	r3, [r3, r2]
 8000a66:	0019      	movs	r1, r3
 8000a68:	2318      	movs	r3, #24
 8000a6a:	18fb      	adds	r3, r7, r3
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	4a0e      	ldr	r2, [pc, #56]	; (8000aa8 <astronode_send_msn_rr+0x14c>)
 8000a70:	2018      	movs	r0, #24
 8000a72:	1820      	adds	r0, r4, r0
 8000a74:	19c0      	adds	r0, r0, r7
 8000a76:	6800      	ldr	r0, [r0, #0]
 8000a78:	f005 fe4e 	bl	8006718 <sniprintf>
            send_debug_logs(serial_number);
 8000a7c:	2318      	movs	r3, #24
 8000a7e:	18e3      	adds	r3, r4, r3
 8000a80:	19db      	adds	r3, r3, r7
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	0018      	movs	r0, r3
 8000a86:	f001 fc57 	bl	8002338 <send_debug_logs>
 8000a8a:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8000a8c:	e003      	b.n	8000a96 <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8000a8e:	4b07      	ldr	r3, [pc, #28]	; (8000aac <astronode_send_msn_rr+0x150>)
 8000a90:	0018      	movs	r0, r3
 8000a92:	f001 fc51 	bl	8002338 <send_debug_logs>
}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	b06d      	add	sp, #436	; 0x1b4
 8000a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	fffffe68 	.word	0xfffffe68
 8000aa4:	08007644 	.word	0x08007644
 8000aa8:	08007624 	.word	0x08007624
 8000aac:	08007660 	.word	0x08007660

08000ab0 <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8000ab0:	b5b0      	push	{r4, r5, r7, lr}
 8000ab2:	b0e4      	sub	sp, #400	; 0x190
 8000ab4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000ab6:	24c8      	movs	r4, #200	; 0xc8
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	0018      	movs	r0, r3
 8000abc:	23c6      	movs	r3, #198	; 0xc6
 8000abe:	001a      	movs	r2, r3
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	f005 fe7d 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8000ac6:	4b31      	ldr	r3, [pc, #196]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000ac8:	25c8      	movs	r5, #200	; 0xc8
 8000aca:	006d      	lsls	r5, r5, #1
 8000acc:	195b      	adds	r3, r3, r5
 8000ace:	19db      	adds	r3, r3, r7
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	23c6      	movs	r3, #198	; 0xc6
 8000ad4:	001a      	movs	r2, r3
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	f005 fe72 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8000adc:	193b      	adds	r3, r7, r4
 8000ade:	2265      	movs	r2, #101	; 0x65
 8000ae0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000ae2:	003a      	movs	r2, r7
 8000ae4:	193b      	adds	r3, r7, r4
 8000ae6:	0011      	movs	r1, r2
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f000 fd41 	bl	8001570 <astronode_transport_send_receive>
 8000aee:	0003      	movs	r3, r0
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d147      	bne.n	8000b84 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000af6:	195b      	adds	r3, r3, r5
 8000af8:	19db      	adds	r3, r3, r7
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2be5      	cmp	r3, #229	; 0xe5
 8000afe:	d141      	bne.n	8000b84 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8000b00:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000b02:	195b      	adds	r3, r3, r5
 8000b04:	19db      	adds	r3, r3, r7
 8000b06:	785b      	ldrb	r3, [r3, #1]
 8000b08:	001a      	movs	r2, r3
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	d006      	beq.n	8000b1e <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 8000b10:	4b1f      	ldr	r3, [pc, #124]	; (8000b90 <astronode_send_evt_rr+0xe0>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 8000b16:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <astronode_send_evt_rr+0xe4>)
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f001 fc0d 	bl	8002338 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 8000b1e:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000b20:	22c8      	movs	r2, #200	; 0xc8
 8000b22:	0052      	lsls	r2, r2, #1
 8000b24:	189b      	adds	r3, r3, r2
 8000b26:	19db      	adds	r3, r3, r7
 8000b28:	785b      	ldrb	r3, [r3, #1]
 8000b2a:	001a      	movs	r2, r3
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	4013      	ands	r3, r2
 8000b30:	d006      	beq.n	8000b40 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 8000b32:	4b19      	ldr	r3, [pc, #100]	; (8000b98 <astronode_send_evt_rr+0xe8>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8000b38:	4b18      	ldr	r3, [pc, #96]	; (8000b9c <astronode_send_evt_rr+0xec>)
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f001 fbfc 	bl	8002338 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 8000b40:	4b12      	ldr	r3, [pc, #72]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000b42:	22c8      	movs	r2, #200	; 0xc8
 8000b44:	0052      	lsls	r2, r2, #1
 8000b46:	189b      	adds	r3, r3, r2
 8000b48:	19db      	adds	r3, r3, r7
 8000b4a:	785b      	ldrb	r3, [r3, #1]
 8000b4c:	001a      	movs	r2, r3
 8000b4e:	2304      	movs	r3, #4
 8000b50:	4013      	ands	r3, r2
 8000b52:	d006      	beq.n	8000b62 <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 8000b54:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <astronode_send_evt_rr+0xf0>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8000b5a:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <astronode_send_evt_rr+0xf4>)
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f001 fbeb 	bl	8002338 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000b64:	22c8      	movs	r2, #200	; 0xc8
 8000b66:	0052      	lsls	r2, r2, #1
 8000b68:	189b      	adds	r3, r3, r2
 8000b6a:	19db      	adds	r3, r3, r7
 8000b6c:	785b      	ldrb	r3, [r3, #1]
 8000b6e:	001a      	movs	r2, r3
 8000b70:	2308      	movs	r3, #8
 8000b72:	4013      	ands	r3, r2
 8000b74:	d006      	beq.n	8000b84 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 8000b76:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <astronode_send_evt_rr+0xf8>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8000b7c:	4b0b      	ldr	r3, [pc, #44]	; (8000bac <astronode_send_evt_rr+0xfc>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f001 fbda 	bl	8002338 <send_debug_logs>
            }

        }
    }
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	b064      	add	sp, #400	; 0x190
 8000b8a:	bdb0      	pop	{r4, r5, r7, pc}
 8000b8c:	fffffe70 	.word	0xfffffe70
 8000b90:	20000078 	.word	0x20000078
 8000b94:	08007708 	.word	0x08007708
 8000b98:	20000079 	.word	0x20000079
 8000b9c:	0800772c 	.word	0x0800772c
 8000ba0:	2000007a 	.word	0x2000007a
 8000ba4:	08007744 	.word	0x08007744
 8000ba8:	2000007b 	.word	0x2000007b
 8000bac:	08007758 	.word	0x08007758

08000bb0 <astronode_send_pld_fr>:
    }
    return false ;
}

void astronode_send_pld_fr(void)
{
 8000bb0:	b5b0      	push	{r4, r5, r7, lr}
 8000bb2:	b0e4      	sub	sp, #400	; 0x190
 8000bb4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000bb6:	24c8      	movs	r4, #200	; 0xc8
 8000bb8:	193b      	adds	r3, r7, r4
 8000bba:	0018      	movs	r0, r3
 8000bbc:	23c6      	movs	r3, #198	; 0xc6
 8000bbe:	001a      	movs	r2, r3
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	f005 fdfd 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8000bc6:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <astronode_send_pld_fr+0x6c>)
 8000bc8:	25c8      	movs	r5, #200	; 0xc8
 8000bca:	006d      	lsls	r5, r5, #1
 8000bcc:	195b      	adds	r3, r3, r5
 8000bce:	19db      	adds	r3, r3, r7
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	23c6      	movs	r3, #198	; 0xc6
 8000bd4:	001a      	movs	r2, r3
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	f005 fdf2 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	2227      	movs	r2, #39	; 0x27
 8000be0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000be2:	003a      	movs	r2, r7
 8000be4:	193b      	adds	r3, r7, r4
 8000be6:	0011      	movs	r1, r2
 8000be8:	0018      	movs	r0, r3
 8000bea:	f000 fcc1 	bl	8001570 <astronode_transport_send_receive>
 8000bee:	0003      	movs	r3, r0
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d10e      	bne.n	8000c12 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8000bf4:	4b09      	ldr	r3, [pc, #36]	; (8000c1c <astronode_send_pld_fr+0x6c>)
 8000bf6:	195b      	adds	r3, r3, r5
 8000bf8:	19db      	adds	r3, r3, r7
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2ba7      	cmp	r3, #167	; 0xa7
 8000bfe:	d104      	bne.n	8000c0a <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8000c00:	4b07      	ldr	r3, [pc, #28]	; (8000c20 <astronode_send_pld_fr+0x70>)
 8000c02:	0018      	movs	r0, r3
 8000c04:	f001 fb98 	bl	8002338 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8000c08:	e003      	b.n	8000c12 <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 8000c0a:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <astronode_send_pld_fr+0x74>)
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f001 fb93 	bl	8002338 <send_debug_logs>
}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b064      	add	sp, #400	; 0x190
 8000c18:	bdb0      	pop	{r4, r5, r7, pc}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	fffffe70 	.word	0xfffffe70
 8000c20:	08007880 	.word	0x08007880
 8000c24:	080078b8 	.word	0x080078b8

08000c28 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8000c28:	b5b0      	push	{r4, r5, r7, lr}
 8000c2a:	b0e4      	sub	sp, #400	; 0x190
 8000c2c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000c2e:	24c8      	movs	r4, #200	; 0xc8
 8000c30:	193b      	adds	r3, r7, r4
 8000c32:	0018      	movs	r0, r3
 8000c34:	23c6      	movs	r3, #198	; 0xc6
 8000c36:	001a      	movs	r2, r3
 8000c38:	2100      	movs	r1, #0
 8000c3a:	f005 fdc1 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8000c3e:	4b16      	ldr	r3, [pc, #88]	; (8000c98 <astronode_send_res_cr+0x70>)
 8000c40:	25c8      	movs	r5, #200	; 0xc8
 8000c42:	006d      	lsls	r5, r5, #1
 8000c44:	195b      	adds	r3, r3, r5
 8000c46:	19db      	adds	r3, r3, r7
 8000c48:	0018      	movs	r0, r3
 8000c4a:	23c6      	movs	r3, #198	; 0xc6
 8000c4c:	001a      	movs	r2, r3
 8000c4e:	2100      	movs	r1, #0
 8000c50:	f005 fdb6 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8000c54:	193b      	adds	r3, r7, r4
 8000c56:	2255      	movs	r2, #85	; 0x55
 8000c58:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000c5a:	003a      	movs	r2, r7
 8000c5c:	193b      	adds	r3, r7, r4
 8000c5e:	0011      	movs	r1, r2
 8000c60:	0018      	movs	r0, r3
 8000c62:	f000 fc85 	bl	8001570 <astronode_transport_send_receive>
 8000c66:	0003      	movs	r3, r0
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d111      	bne.n	8000c90 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 8000c6c:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <astronode_send_res_cr+0x70>)
 8000c6e:	195b      	adds	r3, r3, r5
 8000c70:	19db      	adds	r3, r3, r7
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2bd5      	cmp	r3, #213	; 0xd5
 8000c76:	d107      	bne.n	8000c88 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <astronode_send_res_cr+0x74>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 8000c7e:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <astronode_send_res_cr+0x78>)
 8000c80:	0018      	movs	r0, r3
 8000c82:	f001 fb59 	bl	8002338 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 8000c86:	e003      	b.n	8000c90 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <astronode_send_res_cr+0x7c>)
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f001 fb54 	bl	8002338 <send_debug_logs>
}
 8000c90:	46c0      	nop			; (mov r8, r8)
 8000c92:	46bd      	mov	sp, r7
 8000c94:	b064      	add	sp, #400	; 0x190
 8000c96:	bdb0      	pop	{r4, r5, r7, pc}
 8000c98:	fffffe70 	.word	0xfffffe70
 8000c9c:	20000079 	.word	0x20000079
 8000ca0:	080078f4 	.word	0x080078f4
 8000ca4:	08007928 	.word	0x08007928

08000ca8 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 8000ca8:	b5b0      	push	{r4, r5, r7, lr}
 8000caa:	b0fa      	sub	sp, #488	; 0x1e8
 8000cac:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 8000cae:	258e      	movs	r5, #142	; 0x8e
 8000cb0:	006d      	lsls	r5, r5, #1
 8000cb2:	197b      	adds	r3, r7, r5
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	23c6      	movs	r3, #198	; 0xc6
 8000cb8:	001a      	movs	r2, r3
 8000cba:	2100      	movs	r1, #0
 8000cbc:	f005 fd80 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0} ;
 8000cc0:	4b28      	ldr	r3, [pc, #160]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000cc2:	24f4      	movs	r4, #244	; 0xf4
 8000cc4:	0064      	lsls	r4, r4, #1
 8000cc6:	191b      	adds	r3, r3, r4
 8000cc8:	19db      	adds	r3, r3, r7
 8000cca:	0018      	movs	r0, r3
 8000ccc:	23c6      	movs	r3, #198	; 0xc6
 8000cce:	001a      	movs	r2, r3
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	f005 fd75 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 8000cd6:	197b      	adds	r3, r7, r5
 8000cd8:	2217      	movs	r2, #23
 8000cda:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8000cdc:	2354      	movs	r3, #84	; 0x54
 8000cde:	18fa      	adds	r2, r7, r3
 8000ce0:	197b      	adds	r3, r7, r5
 8000ce2:	0011      	movs	r1, r2
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f000 fc43 	bl	8001570 <astronode_transport_send_receive>
 8000cea:	0003      	movs	r3, r0
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d133      	bne.n	8000d58 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8000cf0:	4b1c      	ldr	r3, [pc, #112]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000cf2:	0021      	movs	r1, r4
 8000cf4:	185b      	adds	r3, r3, r1
 8000cf6:	19db      	adds	r3, r3, r7
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b97      	cmp	r3, #151	; 0x97
 8000cfc:	d128      	bne.n	8000d50 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 8000cfe:	4b19      	ldr	r3, [pc, #100]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000d00:	185b      	adds	r3, r3, r1
 8000d02:	19db      	adds	r3, r3, r7
 8000d04:	785b      	ldrb	r3, [r3, #1]
 8000d06:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8000d08:	4b16      	ldr	r3, [pc, #88]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000d0a:	185b      	adds	r3, r3, r1
 8000d0c:	19db      	adds	r3, r3, r7
 8000d0e:	789b      	ldrb	r3, [r3, #2]
 8000d10:	021b      	lsls	r3, r3, #8
 8000d12:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8000d14:	4b13      	ldr	r3, [pc, #76]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000d16:	185b      	adds	r3, r3, r1
 8000d18:	19db      	adds	r3, r3, r7
 8000d1a:	78db      	ldrb	r3, [r3, #3]
 8000d1c:	041b      	lsls	r3, r3, #16
 8000d1e:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8000d20:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000d22:	185b      	adds	r3, r3, r1
 8000d24:	19db      	adds	r3, r3, r7
 8000d26:	791b      	ldrb	r3, [r3, #4]
 8000d28:	061b      	lsls	r3, r3, #24
 8000d2a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8000d2c:	24f2      	movs	r4, #242	; 0xf2
 8000d2e:	0064      	lsls	r4, r4, #1
 8000d30:	193a      	adds	r2, r7, r4
 8000d32:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8000d34:	193b      	adds	r3, r7, r4
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	490b      	ldr	r1, [pc, #44]	; (8000d68 <astronode_send_rtc_rr+0xc0>)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f005 fd1f 	bl	8006780 <siprintf>
            send_debug_logs ( str ) ;
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	0018      	movs	r0, r3
 8000d46:	f001 faf7 	bl	8002338 <send_debug_logs>
            return rtc_time ;
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	e004      	b.n	8000d5a <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8000d50:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <astronode_send_rtc_rr+0xc4>)
 8000d52:	0018      	movs	r0, r3
 8000d54:	f001 faf0 	bl	8002338 <send_debug_logs>
        }
    }
    return 0 ;
 8000d58:	2300      	movs	r3, #0
}
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b07a      	add	sp, #488	; 0x1e8
 8000d60:	bdb0      	pop	{r4, r5, r7, pc}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	fffffe6c 	.word	0xfffffe6c
 8000d68:	08007954 	.word	0x08007954
 8000d6c:	08007994 	.word	0x08007994

08000d70 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 8000d70:	b5b0      	push	{r4, r5, r7, lr}
 8000d72:	b0f8      	sub	sp, #480	; 0x1e0
 8000d74:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000d76:	258c      	movs	r5, #140	; 0x8c
 8000d78:	006d      	lsls	r5, r5, #1
 8000d7a:	197b      	adds	r3, r7, r5
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	23c6      	movs	r3, #198	; 0xc6
 8000d80:	001a      	movs	r2, r3
 8000d82:	2100      	movs	r1, #0
 8000d84:	f005 fd1c 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8000d88:	4b21      	ldr	r3, [pc, #132]	; (8000e10 <astronode_send_sak_rr+0xa0>)
 8000d8a:	24f0      	movs	r4, #240	; 0xf0
 8000d8c:	0064      	lsls	r4, r4, #1
 8000d8e:	191b      	adds	r3, r3, r4
 8000d90:	19db      	adds	r3, r3, r7
 8000d92:	0018      	movs	r0, r3
 8000d94:	23c6      	movs	r3, #198	; 0xc6
 8000d96:	001a      	movs	r2, r3
 8000d98:	2100      	movs	r1, #0
 8000d9a:	f005 fd11 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 8000d9e:	197b      	adds	r3, r7, r5
 8000da0:	2245      	movs	r2, #69	; 0x45
 8000da2:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000da4:	2350      	movs	r3, #80	; 0x50
 8000da6:	18fa      	adds	r2, r7, r3
 8000da8:	197b      	adds	r3, r7, r5
 8000daa:	0011      	movs	r1, r2
 8000dac:	0018      	movs	r0, r3
 8000dae:	f000 fbdf 	bl	8001570 <astronode_transport_send_receive>
 8000db2:	0003      	movs	r3, r0
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d126      	bne.n	8000e06 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8000db8:	4b15      	ldr	r3, [pc, #84]	; (8000e10 <astronode_send_sak_rr+0xa0>)
 8000dba:	191b      	adds	r3, r3, r4
 8000dbc:	19db      	adds	r3, r3, r7
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2bc5      	cmp	r3, #197	; 0xc5
 8000dc2:	d11c      	bne.n	8000dfe <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <astronode_send_sak_rr+0xa0>)
 8000dc6:	191b      	adds	r3, r3, r4
 8000dc8:	19db      	adds	r3, r3, r7
 8000dca:	785b      	ldrb	r3, [r3, #1]
 8000dcc:	b299      	uxth	r1, r3
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <astronode_send_sak_rr+0xa0>)
 8000dd0:	191b      	adds	r3, r3, r4
 8000dd2:	19db      	adds	r3, r3, r7
 8000dd4:	789b      	ldrb	r3, [r3, #2]
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	021b      	lsls	r3, r3, #8
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	20ef      	movs	r0, #239	; 0xef
 8000dde:	0040      	lsls	r0, r0, #1
 8000de0:	183b      	adds	r3, r7, r0
 8000de2:	188a      	adds	r2, r1, r2
 8000de4:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8000de6:	183b      	adds	r3, r7, r0
 8000de8:	881a      	ldrh	r2, [r3, #0]
 8000dea:	490a      	ldr	r1, [pc, #40]	; (8000e14 <astronode_send_sak_rr+0xa4>)
 8000dec:	003b      	movs	r3, r7
 8000dee:	0018      	movs	r0, r3
 8000df0:	f005 fcc6 	bl	8006780 <siprintf>
            send_debug_logs(str);
 8000df4:	003b      	movs	r3, r7
 8000df6:	0018      	movs	r0, r3
 8000df8:	f001 fa9e 	bl	8002338 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8000dfc:	e003      	b.n	8000e06 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 8000dfe:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <astronode_send_sak_rr+0xa8>)
 8000e00:	0018      	movs	r0, r3
 8000e02:	f001 fa99 	bl	8002338 <send_debug_logs>
}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	b078      	add	sp, #480	; 0x1e0
 8000e0c:	bdb0      	pop	{r4, r5, r7, pc}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	fffffe70 	.word	0xfffffe70
 8000e14:	080079b0 	.word	0x080079b0
 8000e18:	080079dc 	.word	0x080079dc

08000e1c <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8000e1c:	b5b0      	push	{r4, r5, r7, lr}
 8000e1e:	b0e4      	sub	sp, #400	; 0x190
 8000e20:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000e22:	24c8      	movs	r4, #200	; 0xc8
 8000e24:	193b      	adds	r3, r7, r4
 8000e26:	0018      	movs	r0, r3
 8000e28:	23c6      	movs	r3, #198	; 0xc6
 8000e2a:	001a      	movs	r2, r3
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	f005 fcc7 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8000e32:	4b16      	ldr	r3, [pc, #88]	; (8000e8c <astronode_send_sak_cr+0x70>)
 8000e34:	25c8      	movs	r5, #200	; 0xc8
 8000e36:	006d      	lsls	r5, r5, #1
 8000e38:	195b      	adds	r3, r3, r5
 8000e3a:	19db      	adds	r3, r3, r7
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	23c6      	movs	r3, #198	; 0xc6
 8000e40:	001a      	movs	r2, r3
 8000e42:	2100      	movs	r1, #0
 8000e44:	f005 fcbc 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8000e48:	193b      	adds	r3, r7, r4
 8000e4a:	2246      	movs	r2, #70	; 0x46
 8000e4c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000e4e:	003a      	movs	r2, r7
 8000e50:	193b      	adds	r3, r7, r4
 8000e52:	0011      	movs	r1, r2
 8000e54:	0018      	movs	r0, r3
 8000e56:	f000 fb8b 	bl	8001570 <astronode_transport_send_receive>
 8000e5a:	0003      	movs	r3, r0
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d111      	bne.n	8000e84 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8000e60:	4b0a      	ldr	r3, [pc, #40]	; (8000e8c <astronode_send_sak_cr+0x70>)
 8000e62:	195b      	adds	r3, r3, r5
 8000e64:	19db      	adds	r3, r3, r7
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	2bc6      	cmp	r3, #198	; 0xc6
 8000e6a:	d107      	bne.n	8000e7c <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 8000e6c:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <astronode_send_sak_cr+0x74>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8000e72:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <astronode_send_sak_cr+0x78>)
 8000e74:	0018      	movs	r0, r3
 8000e76:	f001 fa5f 	bl	8002338 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8000e7a:	e003      	b.n	8000e84 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 8000e7c:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <astronode_send_sak_cr+0x7c>)
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f001 fa5a 	bl	8002338 <send_debug_logs>
}
 8000e84:	46c0      	nop			; (mov r8, r8)
 8000e86:	46bd      	mov	sp, r7
 8000e88:	b064      	add	sp, #400	; 0x190
 8000e8a:	bdb0      	pop	{r4, r5, r7, pc}
 8000e8c:	fffffe70 	.word	0xfffffe70
 8000e90:	20000078 	.word	0x20000078
 8000e94:	08007a10 	.word	0x08007a10
 8000e98:	08007a38 	.word	0x08007a38

08000e9c <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8000e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e9e:	b0ed      	sub	sp, #436	; 0x1b4
 8000ea0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000ea2:	21c8      	movs	r1, #200	; 0xc8
 8000ea4:	2318      	movs	r3, #24
 8000ea6:	18cb      	adds	r3, r1, r3
 8000ea8:	19db      	adds	r3, r3, r7
 8000eaa:	0018      	movs	r0, r3
 8000eac:	23c6      	movs	r3, #198	; 0xc6
 8000eae:	001a      	movs	r2, r3
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	f005 fc85 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8000eb6:	4b4a      	ldr	r3, [pc, #296]	; (8000fe0 <astronode_send_mpn_rr+0x144>)
 8000eb8:	26cc      	movs	r6, #204	; 0xcc
 8000eba:	0076      	lsls	r6, r6, #1
 8000ebc:	199b      	adds	r3, r3, r6
 8000ebe:	2218      	movs	r2, #24
 8000ec0:	4694      	mov	ip, r2
 8000ec2:	44bc      	add	ip, r7
 8000ec4:	4463      	add	r3, ip
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	23c6      	movs	r3, #198	; 0xc6
 8000eca:	001a      	movs	r2, r3
 8000ecc:	2100      	movs	r1, #0
 8000ece:	f005 fc77 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8000ed2:	21c8      	movs	r1, #200	; 0xc8
 8000ed4:	2318      	movs	r3, #24
 8000ed6:	18cb      	adds	r3, r1, r3
 8000ed8:	19db      	adds	r3, r3, r7
 8000eda:	221b      	movs	r2, #27
 8000edc:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000ede:	2318      	movs	r3, #24
 8000ee0:	18fa      	adds	r2, r7, r3
 8000ee2:	2318      	movs	r3, #24
 8000ee4:	18cb      	adds	r3, r1, r3
 8000ee6:	19db      	adds	r3, r3, r7
 8000ee8:	0011      	movs	r1, r2
 8000eea:	0018      	movs	r0, r3
 8000eec:	f000 fb40 	bl	8001570 <astronode_transport_send_receive>
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d16f      	bne.n	8000fd6 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8000ef6:	4b3a      	ldr	r3, [pc, #232]	; (8000fe0 <astronode_send_mpn_rr+0x144>)
 8000ef8:	0032      	movs	r2, r6
 8000efa:	189b      	adds	r3, r3, r2
 8000efc:	2118      	movs	r1, #24
 8000efe:	468c      	mov	ip, r1
 8000f00:	44bc      	add	ip, r7
 8000f02:	4463      	add	r3, ip
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b9b      	cmp	r3, #155	; 0x9b
 8000f08:	d161      	bne.n	8000fce <astronode_send_mpn_rr+0x132>
        {
 8000f0a:	466b      	mov	r3, sp
 8000f0c:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8000f0e:	4b34      	ldr	r3, [pc, #208]	; (8000fe0 <astronode_send_mpn_rr+0x144>)
 8000f10:	189b      	adds	r3, r3, r2
 8000f12:	2218      	movs	r2, #24
 8000f14:	4694      	mov	ip, r2
 8000f16:	44bc      	add	ip, r7
 8000f18:	4463      	add	r3, ip
 8000f1a:	22c4      	movs	r2, #196	; 0xc4
 8000f1c:	5a9b      	ldrh	r3, [r3, r2]
 8000f1e:	001a      	movs	r2, r3
 8000f20:	3a01      	subs	r2, #1
 8000f22:	21ca      	movs	r1, #202	; 0xca
 8000f24:	0049      	lsls	r1, r1, #1
 8000f26:	2018      	movs	r0, #24
 8000f28:	1809      	adds	r1, r1, r0
 8000f2a:	19c9      	adds	r1, r1, r7
 8000f2c:	600a      	str	r2, [r1, #0]
 8000f2e:	001c      	movs	r4, r3
 8000f30:	2200      	movs	r2, #0
 8000f32:	0015      	movs	r5, r2
 8000f34:	0020      	movs	r0, r4
 8000f36:	0029      	movs	r1, r5
 8000f38:	0004      	movs	r4, r0
 8000f3a:	0f62      	lsrs	r2, r4, #29
 8000f3c:	000c      	movs	r4, r1
 8000f3e:	00e4      	lsls	r4, r4, #3
 8000f40:	617c      	str	r4, [r7, #20]
 8000f42:	697c      	ldr	r4, [r7, #20]
 8000f44:	4314      	orrs	r4, r2
 8000f46:	617c      	str	r4, [r7, #20]
 8000f48:	0001      	movs	r1, r0
 8000f4a:	00c9      	lsls	r1, r1, #3
 8000f4c:	6139      	str	r1, [r7, #16]
 8000f4e:	603b      	str	r3, [r7, #0]
 8000f50:	2200      	movs	r2, #0
 8000f52:	607a      	str	r2, [r7, #4]
 8000f54:	6838      	ldr	r0, [r7, #0]
 8000f56:	6879      	ldr	r1, [r7, #4]
 8000f58:	0004      	movs	r4, r0
 8000f5a:	0f62      	lsrs	r2, r4, #29
 8000f5c:	000c      	movs	r4, r1
 8000f5e:	00e4      	lsls	r4, r4, #3
 8000f60:	60fc      	str	r4, [r7, #12]
 8000f62:	68fc      	ldr	r4, [r7, #12]
 8000f64:	4314      	orrs	r4, r2
 8000f66:	60fc      	str	r4, [r7, #12]
 8000f68:	0001      	movs	r1, r0
 8000f6a:	00ca      	lsls	r2, r1, #3
 8000f6c:	60ba      	str	r2, [r7, #8]
 8000f6e:	3307      	adds	r3, #7
 8000f70:	08db      	lsrs	r3, r3, #3
 8000f72:	00db      	lsls	r3, r3, #3
 8000f74:	4669      	mov	r1, sp
 8000f76:	1acb      	subs	r3, r1, r3
 8000f78:	469d      	mov	sp, r3
 8000f7a:	466b      	mov	r3, sp
 8000f7c:	3300      	adds	r3, #0
 8000f7e:	24c8      	movs	r4, #200	; 0xc8
 8000f80:	0064      	lsls	r4, r4, #1
 8000f82:	2218      	movs	r2, #24
 8000f84:	18a2      	adds	r2, r4, r2
 8000f86:	19d1      	adds	r1, r2, r7
 8000f88:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8000f8a:	4b16      	ldr	r3, [pc, #88]	; (8000fe4 <astronode_send_mpn_rr+0x148>)
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f001 f9d3 	bl	8002338 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8000f92:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <astronode_send_mpn_rr+0x144>)
 8000f94:	22cc      	movs	r2, #204	; 0xcc
 8000f96:	0052      	lsls	r2, r2, #1
 8000f98:	189b      	adds	r3, r3, r2
 8000f9a:	2218      	movs	r2, #24
 8000f9c:	4694      	mov	ip, r2
 8000f9e:	44bc      	add	ip, r7
 8000fa0:	4463      	add	r3, ip
 8000fa2:	22c4      	movs	r2, #196	; 0xc4
 8000fa4:	5a9b      	ldrh	r3, [r3, r2]
 8000fa6:	0019      	movs	r1, r3
 8000fa8:	2318      	movs	r3, #24
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	3301      	adds	r3, #1
 8000fae:	4a0e      	ldr	r2, [pc, #56]	; (8000fe8 <astronode_send_mpn_rr+0x14c>)
 8000fb0:	2018      	movs	r0, #24
 8000fb2:	1820      	adds	r0, r4, r0
 8000fb4:	19c0      	adds	r0, r0, r7
 8000fb6:	6800      	ldr	r0, [r0, #0]
 8000fb8:	f005 fbae 	bl	8006718 <sniprintf>
            send_debug_logs(product_number);
 8000fbc:	2318      	movs	r3, #24
 8000fbe:	18e3      	adds	r3, r4, r3
 8000fc0:	19db      	adds	r3, r3, r7
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	f001 f9b7 	bl	8002338 <send_debug_logs>
 8000fca:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8000fcc:	e003      	b.n	8000fd6 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8000fce:	4b07      	ldr	r3, [pc, #28]	; (8000fec <astronode_send_mpn_rr+0x150>)
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	f001 f9b1 	bl	8002338 <send_debug_logs>
}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b06d      	add	sp, #436	; 0x1b4
 8000fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	fffffe68 	.word	0xfffffe68
 8000fe4:	08007b00 	.word	0x08007b00
 8000fe8:	08007624 	.word	0x08007624
 8000fec:	08007660 	.word	0x08007660

08000ff0 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8000ff0:	b5b0      	push	{r4, r5, r7, lr}
 8000ff2:	b0e4      	sub	sp, #400	; 0x190
 8000ff4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000ff6:	24c8      	movs	r4, #200	; 0xc8
 8000ff8:	193b      	adds	r3, r7, r4
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	23c6      	movs	r3, #198	; 0xc6
 8000ffe:	001a      	movs	r2, r3
 8001000:	2100      	movs	r1, #0
 8001002:	f005 fbdd 	bl	80067c0 <memset>
    astronode_app_msg_t answer = {0};
 8001006:	4b16      	ldr	r3, [pc, #88]	; (8001060 <astronode_send_cmd_cr+0x70>)
 8001008:	25c8      	movs	r5, #200	; 0xc8
 800100a:	006d      	lsls	r5, r5, #1
 800100c:	195b      	adds	r3, r3, r5
 800100e:	19db      	adds	r3, r3, r7
 8001010:	0018      	movs	r0, r3
 8001012:	23c6      	movs	r3, #198	; 0xc6
 8001014:	001a      	movs	r2, r3
 8001016:	2100      	movs	r1, #0
 8001018:	f005 fbd2 	bl	80067c0 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 800101c:	193b      	adds	r3, r7, r4
 800101e:	2248      	movs	r2, #72	; 0x48
 8001020:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8001022:	003a      	movs	r2, r7
 8001024:	193b      	adds	r3, r7, r4
 8001026:	0011      	movs	r1, r2
 8001028:	0018      	movs	r0, r3
 800102a:	f000 faa1 	bl	8001570 <astronode_transport_send_receive>
 800102e:	0003      	movs	r3, r0
 8001030:	2b01      	cmp	r3, #1
 8001032:	d111      	bne.n	8001058 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8001034:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <astronode_send_cmd_cr+0x70>)
 8001036:	195b      	adds	r3, r3, r5
 8001038:	19db      	adds	r3, r3, r7
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2bc8      	cmp	r3, #200	; 0xc8
 800103e:	d107      	bne.n	8001050 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8001040:	4b08      	ldr	r3, [pc, #32]	; (8001064 <astronode_send_cmd_cr+0x74>)
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8001046:	4b08      	ldr	r3, [pc, #32]	; (8001068 <astronode_send_cmd_cr+0x78>)
 8001048:	0018      	movs	r0, r3
 800104a:	f001 f975 	bl	8002338 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 800104e:	e003      	b.n	8001058 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <astronode_send_cmd_cr+0x7c>)
 8001052:	0018      	movs	r0, r3
 8001054:	f001 f970 	bl	8002338 <send_debug_logs>
}
 8001058:	46c0      	nop			; (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	b064      	add	sp, #400	; 0x190
 800105e:	bdb0      	pop	{r4, r5, r7, pc}
 8001060:	fffffe70 	.word	0xfffffe70
 8001064:	2000007a 	.word	0x2000007a
 8001068:	08007f50 	.word	0x08007f50
 800106c:	08007f74 	.word	0x08007f74

08001070 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8001074:	4b02      	ldr	r3, [pc, #8]	; (8001080 <is_sak_available+0x10>)
 8001076:	781b      	ldrb	r3, [r3, #0]
}
 8001078:	0018      	movs	r0, r3
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	46c0      	nop			; (mov r8, r8)
 8001080:	20000078 	.word	0x20000078

08001084 <is_astronode_reset>:

bool is_astronode_reset()
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8001088:	4b02      	ldr	r3, [pc, #8]	; (8001094 <is_astronode_reset+0x10>)
 800108a:	781b      	ldrb	r3, [r3, #0]
}
 800108c:	0018      	movs	r0, r3
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	20000079 	.word	0x20000079

08001098 <is_command_available>:

bool is_command_available()
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
    return g_is_command_available;
 800109c:	4b02      	ldr	r3, [pc, #8]	; (80010a8 <is_command_available+0x10>)
 800109e:	781b      	ldrb	r3, [r3, #0]
}
 80010a0:	0018      	movs	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	2000007a 	.word	0x2000007a

080010ac <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	0002      	movs	r2, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	1dfb      	adds	r3, r7, #7
 80010b8:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b2f      	cmp	r3, #47	; 0x2f
 80010c0:	d90b      	bls.n	80010da <ascii_to_value+0x2e>
 80010c2:	1dfb      	adds	r3, r7, #7
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b39      	cmp	r3, #57	; 0x39
 80010c8:	d807      	bhi.n	80010da <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 80010ca:	1dfb      	adds	r3, r7, #7
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	3b30      	subs	r3, #48	; 0x30
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	701a      	strb	r2, [r3, #0]
        return true;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e010      	b.n	80010fc <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b40      	cmp	r3, #64	; 0x40
 80010e0:	d90b      	bls.n	80010fa <ascii_to_value+0x4e>
 80010e2:	1dfb      	adds	r3, r7, #7
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2b46      	cmp	r3, #70	; 0x46
 80010e8:	d807      	bhi.n	80010fa <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 80010ea:	1dfb      	adds	r3, r7, #7
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	3b37      	subs	r3, #55	; 0x37
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	701a      	strb	r2, [r3, #0]
        return true;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e000      	b.n	80010fc <ascii_to_value+0x50>
    }
    else
    {
        return false;
 80010fa:	2300      	movs	r3, #0
    }
}
 80010fc:	0018      	movs	r0, r3
 80010fe:	46bd      	mov	sp, r7
 8001100:	b002      	add	sp, #8
 8001102:	bd80      	pop	{r7, pc}

08001104 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8001104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 800110e:	250e      	movs	r5, #14
 8001110:	197b      	adds	r3, r7, r5
 8001112:	2200      	movs	r2, #0
 8001114:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8001116:	197b      	adds	r3, r7, r5
 8001118:	881b      	ldrh	r3, [r3, #0]
 800111a:	197a      	adds	r2, r7, r5
 800111c:	1c59      	adds	r1, r3, #1
 800111e:	8011      	strh	r1, [r2, #0]
 8001120:	001a      	movs	r2, r3
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	189b      	adds	r3, r3, r2
 8001126:	2202      	movs	r2, #2
 8001128:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	260a      	movs	r6, #10
 800112e:	19bc      	adds	r4, r7, r6
 8001130:	4a44      	ldr	r2, [pc, #272]	; (8001244 <astronode_create_request_transport+0x140>)
 8001132:	2101      	movs	r1, #1
 8001134:	0018      	movs	r0, r3
 8001136:	f000 fa7d 	bl	8001634 <calculate_crc>
 800113a:	0003      	movs	r3, r0
 800113c:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	1c58      	adds	r0, r3, #1
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	22c4      	movs	r2, #196	; 0xc4
 8001146:	5a99      	ldrh	r1, [r3, r2]
 8001148:	19bc      	adds	r4, r7, r6
 800114a:	19bb      	adds	r3, r7, r6
 800114c:	881b      	ldrh	r3, [r3, #0]
 800114e:	001a      	movs	r2, r3
 8001150:	f000 fa70 	bl	8001634 <calculate_crc>
 8001154:	0003      	movs	r3, r0
 8001156:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8001158:	19bb      	adds	r3, r7, r6
 800115a:	881b      	ldrh	r3, [r3, #0]
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	b21a      	sxth	r2, r3
 8001160:	0031      	movs	r1, r6
 8001162:	19bb      	adds	r3, r7, r6
 8001164:	881b      	ldrh	r3, [r3, #0]
 8001166:	0a1b      	lsrs	r3, r3, #8
 8001168:	b29b      	uxth	r3, r3
 800116a:	b21b      	sxth	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	b21a      	sxth	r2, r3
 8001170:	187b      	adds	r3, r7, r1
 8001172:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	7818      	ldrb	r0, [r3, #0]
 8001178:	197b      	adds	r3, r7, r5
 800117a:	881b      	ldrh	r3, [r3, #0]
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	18d3      	adds	r3, r2, r3
 8001180:	0019      	movs	r1, r3
 8001182:	f000 fbeb 	bl	800195c <uint8_to_ascii_buffer>
    index += 2;
 8001186:	197b      	adds	r3, r7, r5
 8001188:	197a      	adds	r2, r7, r5
 800118a:	8812      	ldrh	r2, [r2, #0]
 800118c:	3202      	adds	r2, #2
 800118e:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8001190:	230c      	movs	r3, #12
 8001192:	18fb      	adds	r3, r7, r3
 8001194:	2200      	movs	r2, #0
 8001196:	801a      	strh	r2, [r3, #0]
 8001198:	e017      	b.n	80011ca <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 800119a:	240c      	movs	r4, #12
 800119c:	193b      	adds	r3, r7, r4
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	687a      	ldr	r2, [r7, #4]
 80011a2:	18d3      	adds	r3, r2, r3
 80011a4:	7858      	ldrb	r0, [r3, #1]
 80011a6:	250e      	movs	r5, #14
 80011a8:	197b      	adds	r3, r7, r5
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	683a      	ldr	r2, [r7, #0]
 80011ae:	18d3      	adds	r3, r2, r3
 80011b0:	0019      	movs	r1, r3
 80011b2:	f000 fbd3 	bl	800195c <uint8_to_ascii_buffer>
        index += 2;
 80011b6:	197b      	adds	r3, r7, r5
 80011b8:	197a      	adds	r2, r7, r5
 80011ba:	8812      	ldrh	r2, [r2, #0]
 80011bc:	3202      	adds	r2, #2
 80011be:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80011c0:	193b      	adds	r3, r7, r4
 80011c2:	881a      	ldrh	r2, [r3, #0]
 80011c4:	193b      	adds	r3, r7, r4
 80011c6:	3201      	adds	r2, #1
 80011c8:	801a      	strh	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	22c4      	movs	r2, #196	; 0xc4
 80011ce:	5a9b      	ldrh	r3, [r3, r2]
 80011d0:	220c      	movs	r2, #12
 80011d2:	18ba      	adds	r2, r7, r2
 80011d4:	8812      	ldrh	r2, [r2, #0]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d3df      	bcc.n	800119a <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 80011da:	250a      	movs	r5, #10
 80011dc:	197b      	adds	r3, r7, r5
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	0a1b      	lsrs	r3, r3, #8
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	b2d8      	uxtb	r0, r3
 80011e6:	240e      	movs	r4, #14
 80011e8:	193b      	adds	r3, r7, r4
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	18d3      	adds	r3, r2, r3
 80011f0:	0019      	movs	r1, r3
 80011f2:	f000 fbb3 	bl	800195c <uint8_to_ascii_buffer>
    index += 2;
 80011f6:	0021      	movs	r1, r4
 80011f8:	187b      	adds	r3, r7, r1
 80011fa:	187a      	adds	r2, r7, r1
 80011fc:	8812      	ldrh	r2, [r2, #0]
 80011fe:	3202      	adds	r2, #2
 8001200:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8001202:	197b      	adds	r3, r7, r5
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	b2d8      	uxtb	r0, r3
 8001208:	000c      	movs	r4, r1
 800120a:	187b      	adds	r3, r7, r1
 800120c:	881b      	ldrh	r3, [r3, #0]
 800120e:	683a      	ldr	r2, [r7, #0]
 8001210:	18d3      	adds	r3, r2, r3
 8001212:	0019      	movs	r1, r3
 8001214:	f000 fba2 	bl	800195c <uint8_to_ascii_buffer>
    index += 2;
 8001218:	0020      	movs	r0, r4
 800121a:	183b      	adds	r3, r7, r0
 800121c:	183a      	adds	r2, r7, r0
 800121e:	8812      	ldrh	r2, [r2, #0]
 8001220:	3202      	adds	r2, #2
 8001222:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8001224:	183b      	adds	r3, r7, r0
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	183a      	adds	r2, r7, r0
 800122a:	1c59      	adds	r1, r3, #1
 800122c:	8011      	strh	r1, [r2, #0]
 800122e:	001a      	movs	r2, r3
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	189b      	adds	r3, r3, r2
 8001234:	2203      	movs	r2, #3
 8001236:	701a      	strb	r2, [r3, #0]

    return index;
 8001238:	183b      	adds	r3, r7, r0
 800123a:	881b      	ldrh	r3, [r3, #0]
}
 800123c:	0018      	movs	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	b005      	add	sp, #20
 8001242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001244:	0000ffff 	.word	0x0000ffff

08001248 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8001248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124a:	b089      	sub	sp, #36	; 0x24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	230a      	movs	r3, #10
 8001254:	18fb      	adds	r3, r7, r3
 8001256:	1c0a      	adds	r2, r1, #0
 8001258:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b02      	cmp	r3, #2
 8001260:	d005      	beq.n	800126e <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 8001262:	4bbd      	ldr	r3, [pc, #756]	; (8001558 <astronode_decode_answer_transport+0x310>)
 8001264:	0018      	movs	r0, r3
 8001266:	f001 f867 	bl	8002338 <send_debug_logs>
        return RS_FAILURE;
 800126a:	2300      	movs	r3, #0
 800126c:	e170      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 800126e:	210a      	movs	r1, #10
 8001270:	187b      	adds	r3, r7, r1
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	2201      	movs	r2, #1
 8001276:	4013      	ands	r3, r2
 8001278:	b29b      	uxth	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d103      	bne.n	8001286 <astronode_decode_answer_transport+0x3e>
 800127e:	187b      	adds	r3, r7, r1
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	2b07      	cmp	r3, #7
 8001284:	d805      	bhi.n	8001292 <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8001286:	4bb5      	ldr	r3, [pc, #724]	; (800155c <astronode_decode_answer_transport+0x314>)
 8001288:	0018      	movs	r0, r3
 800128a:	f001 f855 	bl	8002338 <send_debug_logs>
        return RS_FAILURE;
 800128e:	2300      	movs	r3, #0
 8001290:	e15e      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 8001292:	230a      	movs	r3, #10
 8001294:	18fb      	adds	r3, r7, r3
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	3b08      	subs	r3, #8
 800129a:	2b00      	cmp	r3, #0
 800129c:	da00      	bge.n	80012a0 <astronode_decode_answer_transport+0x58>
 800129e:	3301      	adds	r3, #1
 80012a0:	105b      	asrs	r3, r3, #1
 80012a2:	b299      	uxth	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	22c4      	movs	r2, #196	; 0xc4
 80012a8:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 80012aa:	230a      	movs	r3, #10
 80012ac:	18fb      	adds	r3, r7, r3
 80012ae:	881b      	ldrh	r3, [r3, #0]
 80012b0:	3b01      	subs	r3, #1
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	18d3      	adds	r3, r2, r3
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b03      	cmp	r3, #3
 80012ba:	d005      	beq.n	80012c8 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 80012bc:	4ba8      	ldr	r3, [pc, #672]	; (8001560 <astronode_decode_answer_transport+0x318>)
 80012be:	0018      	movs	r0, r3
 80012c0:	f001 f83a 	bl	8002338 <send_debug_logs>
        return RS_FAILURE;
 80012c4:	2300      	movs	r3, #0
 80012c6:	e143      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 80012c8:	2117      	movs	r1, #23
 80012ca:	187b      	adds	r3, r7, r1
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 80012d0:	2416      	movs	r4, #22
 80012d2:	193b      	adds	r3, r7, r4
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	3301      	adds	r3, #1
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	187a      	adds	r2, r7, r1
 80012e0:	0011      	movs	r1, r2
 80012e2:	0018      	movs	r0, r3
 80012e4:	f7ff fee2 	bl	80010ac <ascii_to_value>
 80012e8:	0003      	movs	r3, r0
 80012ea:	001a      	movs	r2, r3
 80012ec:	2301      	movs	r3, #1
 80012ee:	4053      	eors	r3, r2
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10e      	bne.n	8001314 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	3302      	adds	r3, #2
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	193a      	adds	r2, r7, r4
 80012fe:	0011      	movs	r1, r2
 8001300:	0018      	movs	r0, r3
 8001302:	f7ff fed3 	bl	80010ac <ascii_to_value>
 8001306:	0003      	movs	r3, r0
 8001308:	001a      	movs	r2, r3
 800130a:	2301      	movs	r3, #1
 800130c:	4053      	eors	r3, r2
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b00      	cmp	r3, #0
 8001312:	d005      	beq.n	8001320 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8001314:	4b93      	ldr	r3, [pc, #588]	; (8001564 <astronode_decode_answer_transport+0x31c>)
 8001316:	0018      	movs	r0, r3
 8001318:	f001 f80e 	bl	8002338 <send_debug_logs>
        return RS_FAILURE;
 800131c:	2300      	movs	r3, #0
 800131e:	e117      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8001320:	2317      	movs	r3, #23
 8001322:	18fb      	adds	r3, r7, r3
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	b2da      	uxtb	r2, r3
 800132a:	2316      	movs	r3, #22
 800132c:	18fb      	adds	r3, r7, r3
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	18d3      	adds	r3, r2, r3
 8001332:	b2da      	uxtb	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8001338:	231e      	movs	r3, #30
 800133a:	18fb      	adds	r3, r7, r3
 800133c:	2203      	movs	r2, #3
 800133e:	801a      	strh	r2, [r3, #0]
 8001340:	231c      	movs	r3, #28
 8001342:	18fb      	adds	r3, r7, r3
 8001344:	2200      	movs	r2, #0
 8001346:	801a      	strh	r2, [r3, #0]
 8001348:	e045      	b.n	80013d6 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 800134a:	241e      	movs	r4, #30
 800134c:	193b      	adds	r3, r7, r4
 800134e:	881b      	ldrh	r3, [r3, #0]
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	18d3      	adds	r3, r2, r3
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2217      	movs	r2, #23
 8001358:	18ba      	adds	r2, r7, r2
 800135a:	0011      	movs	r1, r2
 800135c:	0018      	movs	r0, r3
 800135e:	f7ff fea5 	bl	80010ac <ascii_to_value>
 8001362:	0003      	movs	r3, r0
 8001364:	001a      	movs	r2, r3
 8001366:	2301      	movs	r3, #1
 8001368:	4053      	eors	r3, r2
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b00      	cmp	r3, #0
 800136e:	d112      	bne.n	8001396 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8001370:	193b      	adds	r3, r7, r4
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	68fa      	ldr	r2, [r7, #12]
 8001378:	18d3      	adds	r3, r2, r3
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2216      	movs	r2, #22
 800137e:	18ba      	adds	r2, r7, r2
 8001380:	0011      	movs	r1, r2
 8001382:	0018      	movs	r0, r3
 8001384:	f7ff fe92 	bl	80010ac <ascii_to_value>
 8001388:	0003      	movs	r3, r0
 800138a:	001a      	movs	r2, r3
 800138c:	2301      	movs	r3, #1
 800138e:	4053      	eors	r3, r2
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b00      	cmp	r3, #0
 8001394:	d005      	beq.n	80013a2 <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8001396:	4b73      	ldr	r3, [pc, #460]	; (8001564 <astronode_decode_answer_transport+0x31c>)
 8001398:	0018      	movs	r0, r3
 800139a:	f000 ffcd 	bl	8002338 <send_debug_logs>
            return RS_FAILURE;
 800139e:	2300      	movs	r3, #0
 80013a0:	e0d6      	b.n	8001550 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 80013a2:	2317      	movs	r3, #23
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	011b      	lsls	r3, r3, #4
 80013aa:	b2d9      	uxtb	r1, r3
 80013ac:	2316      	movs	r3, #22
 80013ae:	18fb      	adds	r3, r7, r3
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	201c      	movs	r0, #28
 80013b4:	183b      	adds	r3, r7, r0
 80013b6:	881b      	ldrh	r3, [r3, #0]
 80013b8:	1838      	adds	r0, r7, r0
 80013ba:	1c5c      	adds	r4, r3, #1
 80013bc:	8004      	strh	r4, [r0, #0]
 80013be:	0018      	movs	r0, r3
 80013c0:	188b      	adds	r3, r1, r2
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	181b      	adds	r3, r3, r0
 80013c8:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80013ca:	221e      	movs	r2, #30
 80013cc:	18bb      	adds	r3, r7, r2
 80013ce:	18ba      	adds	r2, r7, r2
 80013d0:	8812      	ldrh	r2, [r2, #0]
 80013d2:	3202      	adds	r2, #2
 80013d4:	801a      	strh	r2, [r3, #0]
 80013d6:	231e      	movs	r3, #30
 80013d8:	18fb      	adds	r3, r7, r3
 80013da:	881a      	ldrh	r2, [r3, #0]
 80013dc:	260a      	movs	r6, #10
 80013de:	19bb      	adds	r3, r7, r6
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	3b05      	subs	r3, #5
 80013e4:	429a      	cmp	r2, r3
 80013e6:	dbb0      	blt.n	800134a <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	251a      	movs	r5, #26
 80013ec:	197c      	adds	r4, r7, r5
 80013ee:	4a5e      	ldr	r2, [pc, #376]	; (8001568 <astronode_decode_answer_transport+0x320>)
 80013f0:	2101      	movs	r1, #1
 80013f2:	0018      	movs	r0, r3
 80013f4:	f000 f91e 	bl	8001634 <calculate_crc>
 80013f8:	0003      	movs	r3, r0
 80013fa:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	1c58      	adds	r0, r3, #1
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	22c4      	movs	r2, #196	; 0xc4
 8001404:	5a99      	ldrh	r1, [r3, r2]
 8001406:	197c      	adds	r4, r7, r5
 8001408:	197b      	adds	r3, r7, r5
 800140a:	881b      	ldrh	r3, [r3, #0]
 800140c:	001a      	movs	r2, r3
 800140e:	f000 f911 	bl	8001634 <calculate_crc>
 8001412:	0003      	movs	r3, r0
 8001414:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8001416:	197b      	adds	r3, r7, r5
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	0029      	movs	r1, r5
 8001420:	197b      	adds	r3, r7, r5
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	0a1b      	lsrs	r3, r3, #8
 8001426:	b29b      	uxth	r3, r3
 8001428:	b21b      	sxth	r3, r3
 800142a:	4313      	orrs	r3, r2
 800142c:	b21a      	sxth	r2, r3
 800142e:	187b      	adds	r3, r7, r1
 8001430:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8001432:	19bb      	adds	r3, r7, r6
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	3b05      	subs	r3, #5
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	18d3      	adds	r3, r2, r3
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2217      	movs	r2, #23
 8001440:	18ba      	adds	r2, r7, r2
 8001442:	0011      	movs	r1, r2
 8001444:	0018      	movs	r0, r3
 8001446:	f7ff fe31 	bl	80010ac <ascii_to_value>
 800144a:	0003      	movs	r3, r0
 800144c:	001a      	movs	r2, r3
 800144e:	2301      	movs	r3, #1
 8001450:	4053      	eors	r3, r2
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b00      	cmp	r3, #0
 8001456:	d112      	bne.n	800147e <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8001458:	19bb      	adds	r3, r7, r6
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	3b04      	subs	r3, #4
 800145e:	68fa      	ldr	r2, [r7, #12]
 8001460:	18d3      	adds	r3, r2, r3
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2216      	movs	r2, #22
 8001466:	18ba      	adds	r2, r7, r2
 8001468:	0011      	movs	r1, r2
 800146a:	0018      	movs	r0, r3
 800146c:	f7ff fe1e 	bl	80010ac <ascii_to_value>
 8001470:	0003      	movs	r3, r0
 8001472:	001a      	movs	r2, r3
 8001474:	2301      	movs	r3, #1
 8001476:	4053      	eors	r3, r2
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	d005      	beq.n	800148a <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800147e:	4b39      	ldr	r3, [pc, #228]	; (8001564 <astronode_decode_answer_transport+0x31c>)
 8001480:	0018      	movs	r0, r3
 8001482:	f000 ff59 	bl	8002338 <send_debug_logs>
        return RS_FAILURE;
 8001486:	2300      	movs	r3, #0
 8001488:	e062      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 800148a:	2017      	movs	r0, #23
 800148c:	183b      	adds	r3, r7, r0
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	b29b      	uxth	r3, r3
 8001492:	031b      	lsls	r3, r3, #12
 8001494:	b299      	uxth	r1, r3
 8001496:	2416      	movs	r4, #22
 8001498:	193b      	adds	r3, r7, r4
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b29b      	uxth	r3, r3
 800149e:	021b      	lsls	r3, r3, #8
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	2318      	movs	r3, #24
 80014a4:	18fb      	adds	r3, r7, r3
 80014a6:	188a      	adds	r2, r1, r2
 80014a8:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 80014aa:	250a      	movs	r5, #10
 80014ac:	197b      	adds	r3, r7, r5
 80014ae:	881b      	ldrh	r3, [r3, #0]
 80014b0:	3b03      	subs	r3, #3
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	18d3      	adds	r3, r2, r3
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	183a      	adds	r2, r7, r0
 80014ba:	0011      	movs	r1, r2
 80014bc:	0018      	movs	r0, r3
 80014be:	f7ff fdf5 	bl	80010ac <ascii_to_value>
 80014c2:	0003      	movs	r3, r0
 80014c4:	001a      	movs	r2, r3
 80014c6:	2301      	movs	r3, #1
 80014c8:	4053      	eors	r3, r2
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d111      	bne.n	80014f4 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 80014d0:	197b      	adds	r3, r7, r5
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	3b02      	subs	r3, #2
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	18d3      	adds	r3, r2, r3
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	193a      	adds	r2, r7, r4
 80014de:	0011      	movs	r1, r2
 80014e0:	0018      	movs	r0, r3
 80014e2:	f7ff fde3 	bl	80010ac <ascii_to_value>
 80014e6:	0003      	movs	r3, r0
 80014e8:	001a      	movs	r2, r3
 80014ea:	2301      	movs	r3, #1
 80014ec:	4053      	eors	r3, r2
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d005      	beq.n	8001500 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80014f4:	4b1b      	ldr	r3, [pc, #108]	; (8001564 <astronode_decode_answer_transport+0x31c>)
 80014f6:	0018      	movs	r0, r3
 80014f8:	f000 ff1e 	bl	8002338 <send_debug_logs>
        return RS_FAILURE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	e027      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8001500:	2317      	movs	r3, #23
 8001502:	18fb      	adds	r3, r7, r3
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	b29b      	uxth	r3, r3
 8001508:	011b      	lsls	r3, r3, #4
 800150a:	b29a      	uxth	r2, r3
 800150c:	2316      	movs	r3, #22
 800150e:	18fb      	adds	r3, r7, r3
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	b29b      	uxth	r3, r3
 8001514:	18d3      	adds	r3, r2, r3
 8001516:	b299      	uxth	r1, r3
 8001518:	2018      	movs	r0, #24
 800151a:	183b      	adds	r3, r7, r0
 800151c:	183a      	adds	r2, r7, r0
 800151e:	8812      	ldrh	r2, [r2, #0]
 8001520:	188a      	adds	r2, r1, r2
 8001522:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8001524:	183a      	adds	r2, r7, r0
 8001526:	231a      	movs	r3, #26
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	8812      	ldrh	r2, [r2, #0]
 800152c:	881b      	ldrh	r3, [r3, #0]
 800152e:	429a      	cmp	r2, r3
 8001530:	d005      	beq.n	800153e <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8001532:	4b0e      	ldr	r3, [pc, #56]	; (800156c <astronode_decode_answer_transport+0x324>)
 8001534:	0018      	movs	r0, r3
 8001536:	f000 feff 	bl	8002338 <send_debug_logs>
        return RS_FAILURE;
 800153a:	2300      	movs	r3, #0
 800153c:	e008      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2bff      	cmp	r3, #255	; 0xff
 8001544:	d103      	bne.n	800154e <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	0018      	movs	r0, r3
 800154a:	f000 f8c3 	bl	80016d4 <check_for_error>
    }

    return RS_SUCCESS;
 800154e:	2301      	movs	r3, #1
}
 8001550:	0018      	movs	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	b009      	add	sp, #36	; 0x24
 8001556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001558:	080080e4 	.word	0x080080e4
 800155c:	08008134 	.word	0x08008134
 8001560:	08008184 	.word	0x08008184
 8001564:	080081d4 	.word	0x080081d4
 8001568:	0000ffff 	.word	0x0000ffff
 800156c:	08008220 	.word	0x08008220

08001570 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8001570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001572:	4c2b      	ldr	r4, [pc, #172]	; (8001620 <astronode_transport_send_receive+0xb0>)
 8001574:	44a5      	add	sp, r4
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
 800157a:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 800157c:	4b29      	ldr	r3, [pc, #164]	; (8001624 <astronode_transport_send_receive+0xb4>)
 800157e:	25ca      	movs	r5, #202	; 0xca
 8001580:	00ad      	lsls	r5, r5, #2
 8001582:	195b      	adds	r3, r3, r5
 8001584:	19db      	adds	r3, r3, r7
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	3304      	adds	r3, #4
 800158c:	22c4      	movs	r2, #196	; 0xc4
 800158e:	0052      	lsls	r2, r2, #1
 8001590:	2100      	movs	r1, #0
 8001592:	0018      	movs	r0, r3
 8001594:	f005 f914 	bl	80067c0 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8001598:	4b23      	ldr	r3, [pc, #140]	; (8001628 <astronode_transport_send_receive+0xb8>)
 800159a:	195b      	adds	r3, r3, r5
 800159c:	19db      	adds	r3, r3, r7
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	3304      	adds	r3, #4
 80015a4:	22c4      	movs	r2, #196	; 0xc4
 80015a6:	0052      	lsls	r2, r2, #1
 80015a8:	2100      	movs	r1, #0
 80015aa:	0018      	movs	r0, r3
 80015ac:	f005 f908 	bl	80067c0 <memset>
    uint16_t answer_length =  0;
 80015b0:	4b1e      	ldr	r3, [pc, #120]	; (800162c <astronode_transport_send_receive+0xbc>)
 80015b2:	195b      	adds	r3, r3, r5
 80015b4:	19db      	adds	r3, r3, r7
 80015b6:	2200      	movs	r2, #0
 80015b8:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 80015ba:	4e1d      	ldr	r6, [pc, #116]	; (8001630 <astronode_transport_send_receive+0xc0>)
 80015bc:	19bc      	adds	r4, r7, r6
 80015be:	23cc      	movs	r3, #204	; 0xcc
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	18fa      	adds	r2, r7, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	0011      	movs	r1, r2
 80015c8:	0018      	movs	r0, r3
 80015ca:	f7ff fd9b 	bl	8001104 <astronode_create_request_transport>
 80015ce:	0003      	movs	r3, r0
 80015d0:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 80015d2:	19bb      	adds	r3, r7, r6
 80015d4:	881a      	ldrh	r2, [r3, #0]
 80015d6:	23cc      	movs	r3, #204	; 0xcc
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	18fb      	adds	r3, r7, r3
 80015dc:	0011      	movs	r1, r2
 80015de:	0018      	movs	r0, r3
 80015e0:	f000 fef4 	bl	80023cc <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 80015e4:	230a      	movs	r3, #10
 80015e6:	18fa      	adds	r2, r7, r3
 80015e8:	240c      	movs	r4, #12
 80015ea:	193b      	adds	r3, r7, r4
 80015ec:	0011      	movs	r1, r2
 80015ee:	0018      	movs	r0, r3
 80015f0:	f000 f92c 	bl	800184c <receive_astronode_answer>
 80015f4:	0003      	movs	r3, r0
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d10a      	bne.n	8001610 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 80015fa:	4b0c      	ldr	r3, [pc, #48]	; (800162c <astronode_transport_send_receive+0xbc>)
 80015fc:	195b      	adds	r3, r3, r5
 80015fe:	19db      	adds	r3, r3, r7
 8001600:	8819      	ldrh	r1, [r3, #0]
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	193b      	adds	r3, r7, r4
 8001606:	0018      	movs	r0, r3
 8001608:	f7ff fe1e 	bl	8001248 <astronode_decode_answer_transport>
 800160c:	0003      	movs	r3, r0
 800160e:	e000      	b.n	8001612 <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8001610:	2300      	movs	r3, #0
    }
}
 8001612:	0018      	movs	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	23cb      	movs	r3, #203	; 0xcb
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	449d      	add	sp, r3
 800161c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800161e:	46c0      	nop			; (mov r8, r8)
 8001620:	fffffcd4 	.word	0xfffffcd4
 8001624:	fffffe70 	.word	0xfffffe70
 8001628:	fffffce4 	.word	0xfffffce4
 800162c:	fffffce2 	.word	0xfffffce2
 8001630:	00000326 	.word	0x00000326

08001634 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	0008      	movs	r0, r1
 800163e:	0011      	movs	r1, r2
 8001640:	1cbb      	adds	r3, r7, #2
 8001642:	1c02      	adds	r2, r0, #0
 8001644:	801a      	strh	r2, [r3, #0]
 8001646:	003b      	movs	r3, r7
 8001648:	1c0a      	adds	r2, r1, #0
 800164a:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 800164c:	230e      	movs	r3, #14
 800164e:	18fb      	adds	r3, r7, r3
 8001650:	003a      	movs	r2, r7
 8001652:	8812      	ldrh	r2, [r2, #0]
 8001654:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8001656:	e02e      	b.n	80016b6 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8001658:	240e      	movs	r4, #14
 800165a:	193b      	adds	r3, r7, r4
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	0a1b      	lsrs	r3, r3, #8
 8001660:	b299      	uxth	r1, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	1c5a      	adds	r2, r3, #1
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	b29a      	uxth	r2, r3
 800166c:	200c      	movs	r0, #12
 800166e:	183b      	adds	r3, r7, r0
 8001670:	404a      	eors	r2, r1
 8001672:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8001674:	183b      	adds	r3, r7, r0
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	091b      	lsrs	r3, r3, #4
 800167a:	b299      	uxth	r1, r3
 800167c:	183b      	adds	r3, r7, r0
 800167e:	183a      	adds	r2, r7, r0
 8001680:	8812      	ldrh	r2, [r2, #0]
 8001682:	404a      	eors	r2, r1
 8001684:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8001686:	0021      	movs	r1, r4
 8001688:	187b      	adds	r3, r7, r1
 800168a:	881b      	ldrh	r3, [r3, #0]
 800168c:	021b      	lsls	r3, r3, #8
 800168e:	b21a      	sxth	r2, r3
 8001690:	183b      	adds	r3, r7, r0
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	031b      	lsls	r3, r3, #12
 8001696:	b21b      	sxth	r3, r3
 8001698:	4053      	eors	r3, r2
 800169a:	b21a      	sxth	r2, r3
 800169c:	183b      	adds	r3, r7, r0
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	015b      	lsls	r3, r3, #5
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	4053      	eors	r3, r2
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	183b      	adds	r3, r7, r0
 80016aa:	2000      	movs	r0, #0
 80016ac:	5e1b      	ldrsh	r3, [r3, r0]
 80016ae:	4053      	eors	r3, r2
 80016b0:	b21a      	sxth	r2, r3
 80016b2:	187b      	adds	r3, r7, r1
 80016b4:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 80016b6:	1cbb      	adds	r3, r7, #2
 80016b8:	881b      	ldrh	r3, [r3, #0]
 80016ba:	1cba      	adds	r2, r7, #2
 80016bc:	1e59      	subs	r1, r3, #1
 80016be:	8011      	strh	r1, [r2, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d1c9      	bne.n	8001658 <calculate_crc+0x24>
    }
    return crc;
 80016c4:	230e      	movs	r3, #14
 80016c6:	18fb      	adds	r3, r7, r3
 80016c8:	881b      	ldrh	r3, [r3, #0]
}
 80016ca:	0018      	movs	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	b005      	add	sp, #20
 80016d0:	bd90      	pop	{r4, r7, pc}
	...

080016d4 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	785b      	ldrb	r3, [r3, #1]
 80016e0:	b299      	uxth	r1, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	789b      	ldrb	r3, [r3, #2]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	021b      	lsls	r3, r3, #8
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	200e      	movs	r0, #14
 80016ee:	183b      	adds	r3, r7, r0
 80016f0:	188a      	adds	r2, r1, r2
 80016f2:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 80016f4:	183b      	adds	r3, r7, r0
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	4a40      	ldr	r2, [pc, #256]	; (80017fc <check_for_error+0x128>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d100      	bne.n	8001700 <check_for_error+0x2c>
 80016fe:	e06f      	b.n	80017e0 <check_for_error+0x10c>
 8001700:	4a3e      	ldr	r2, [pc, #248]	; (80017fc <check_for_error+0x128>)
 8001702:	4293      	cmp	r3, r2
 8001704:	dd00      	ble.n	8001708 <check_for_error+0x34>
 8001706:	e070      	b.n	80017ea <check_for_error+0x116>
 8001708:	4a3d      	ldr	r2, [pc, #244]	; (8001800 <check_for_error+0x12c>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d100      	bne.n	8001710 <check_for_error+0x3c>
 800170e:	e062      	b.n	80017d6 <check_for_error+0x102>
 8001710:	4a3b      	ldr	r2, [pc, #236]	; (8001800 <check_for_error+0x12c>)
 8001712:	4293      	cmp	r3, r2
 8001714:	dd00      	ble.n	8001718 <check_for_error+0x44>
 8001716:	e068      	b.n	80017ea <check_for_error+0x116>
 8001718:	4a3a      	ldr	r2, [pc, #232]	; (8001804 <check_for_error+0x130>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d056      	beq.n	80017cc <check_for_error+0xf8>
 800171e:	4a39      	ldr	r2, [pc, #228]	; (8001804 <check_for_error+0x130>)
 8001720:	4293      	cmp	r3, r2
 8001722:	dd00      	ble.n	8001726 <check_for_error+0x52>
 8001724:	e061      	b.n	80017ea <check_for_error+0x116>
 8001726:	4a38      	ldr	r2, [pc, #224]	; (8001808 <check_for_error+0x134>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d04a      	beq.n	80017c2 <check_for_error+0xee>
 800172c:	4a36      	ldr	r2, [pc, #216]	; (8001808 <check_for_error+0x134>)
 800172e:	4293      	cmp	r3, r2
 8001730:	dc5b      	bgt.n	80017ea <check_for_error+0x116>
 8001732:	4a36      	ldr	r2, [pc, #216]	; (800180c <check_for_error+0x138>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d03f      	beq.n	80017b8 <check_for_error+0xe4>
 8001738:	4a34      	ldr	r2, [pc, #208]	; (800180c <check_for_error+0x138>)
 800173a:	4293      	cmp	r3, r2
 800173c:	dc55      	bgt.n	80017ea <check_for_error+0x116>
 800173e:	4a34      	ldr	r2, [pc, #208]	; (8001810 <check_for_error+0x13c>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d034      	beq.n	80017ae <check_for_error+0xda>
 8001744:	4a32      	ldr	r2, [pc, #200]	; (8001810 <check_for_error+0x13c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	dc4f      	bgt.n	80017ea <check_for_error+0x116>
 800174a:	4a32      	ldr	r2, [pc, #200]	; (8001814 <check_for_error+0x140>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d029      	beq.n	80017a4 <check_for_error+0xd0>
 8001750:	4a30      	ldr	r2, [pc, #192]	; (8001814 <check_for_error+0x140>)
 8001752:	4293      	cmp	r3, r2
 8001754:	dc49      	bgt.n	80017ea <check_for_error+0x116>
 8001756:	4a30      	ldr	r2, [pc, #192]	; (8001818 <check_for_error+0x144>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d01e      	beq.n	800179a <check_for_error+0xc6>
 800175c:	4a2e      	ldr	r2, [pc, #184]	; (8001818 <check_for_error+0x144>)
 800175e:	4293      	cmp	r3, r2
 8001760:	dc43      	bgt.n	80017ea <check_for_error+0x116>
 8001762:	2222      	movs	r2, #34	; 0x22
 8001764:	32ff      	adds	r2, #255	; 0xff
 8001766:	4293      	cmp	r3, r2
 8001768:	d012      	beq.n	8001790 <check_for_error+0xbc>
 800176a:	2291      	movs	r2, #145	; 0x91
 800176c:	0052      	lsls	r2, r2, #1
 800176e:	4293      	cmp	r3, r2
 8001770:	da3b      	bge.n	80017ea <check_for_error+0x116>
 8001772:	2b01      	cmp	r3, #1
 8001774:	d002      	beq.n	800177c <check_for_error+0xa8>
 8001776:	2b11      	cmp	r3, #17
 8001778:	d005      	beq.n	8001786 <check_for_error+0xb2>
 800177a:	e036      	b.n	80017ea <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 800177c:	4b27      	ldr	r3, [pc, #156]	; (800181c <check_for_error+0x148>)
 800177e:	0018      	movs	r0, r3
 8001780:	f000 fdda 	bl	8002338 <send_debug_logs>
            break;
 8001784:	e036      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8001786:	4b26      	ldr	r3, [pc, #152]	; (8001820 <check_for_error+0x14c>)
 8001788:	0018      	movs	r0, r3
 800178a:	f000 fdd5 	bl	8002338 <send_debug_logs>
            break;
 800178e:	e031      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 8001790:	4b24      	ldr	r3, [pc, #144]	; (8001824 <check_for_error+0x150>)
 8001792:	0018      	movs	r0, r3
 8001794:	f000 fdd0 	bl	8002338 <send_debug_logs>
            break;
 8001798:	e02c      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 800179a:	4b23      	ldr	r3, [pc, #140]	; (8001828 <check_for_error+0x154>)
 800179c:	0018      	movs	r0, r3
 800179e:	f000 fdcb 	bl	8002338 <send_debug_logs>
            break;
 80017a2:	e027      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 80017a4:	4b21      	ldr	r3, [pc, #132]	; (800182c <check_for_error+0x158>)
 80017a6:	0018      	movs	r0, r3
 80017a8:	f000 fdc6 	bl	8002338 <send_debug_logs>
            break;
 80017ac:	e022      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 80017ae:	4b20      	ldr	r3, [pc, #128]	; (8001830 <check_for_error+0x15c>)
 80017b0:	0018      	movs	r0, r3
 80017b2:	f000 fdc1 	bl	8002338 <send_debug_logs>
            break;
 80017b6:	e01d      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 80017b8:	4b1e      	ldr	r3, [pc, #120]	; (8001834 <check_for_error+0x160>)
 80017ba:	0018      	movs	r0, r3
 80017bc:	f000 fdbc 	bl	8002338 <send_debug_logs>
            break;
 80017c0:	e018      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80017c2:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <check_for_error+0x164>)
 80017c4:	0018      	movs	r0, r3
 80017c6:	f000 fdb7 	bl	8002338 <send_debug_logs>
            break;
 80017ca:	e013      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 80017cc:	4b1b      	ldr	r3, [pc, #108]	; (800183c <check_for_error+0x168>)
 80017ce:	0018      	movs	r0, r3
 80017d0:	f000 fdb2 	bl	8002338 <send_debug_logs>
            break;
 80017d4:	e00e      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 80017d6:	4b1a      	ldr	r3, [pc, #104]	; (8001840 <check_for_error+0x16c>)
 80017d8:	0018      	movs	r0, r3
 80017da:	f000 fdad 	bl	8002338 <send_debug_logs>
            break;
 80017de:	e009      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 80017e0:	4b18      	ldr	r3, [pc, #96]	; (8001844 <check_for_error+0x170>)
 80017e2:	0018      	movs	r0, r3
 80017e4:	f000 fda8 	bl	8002338 <send_debug_logs>
            break;
 80017e8:	e004      	b.n	80017f4 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 80017ea:	4b17      	ldr	r3, [pc, #92]	; (8001848 <check_for_error+0x174>)
 80017ec:	0018      	movs	r0, r3
 80017ee:	f000 fda3 	bl	8002338 <send_debug_logs>
            break;
 80017f2:	46c0      	nop			; (mov r8, r8)
    }
}
 80017f4:	46c0      	nop			; (mov r8, r8)
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b004      	add	sp, #16
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	00004601 	.word	0x00004601
 8001800:	00004501 	.word	0x00004501
 8001804:	00003501 	.word	0x00003501
 8001808:	00002601 	.word	0x00002601
 800180c:	00002511 	.word	0x00002511
 8001810:	00002501 	.word	0x00002501
 8001814:	00000611 	.word	0x00000611
 8001818:	00000601 	.word	0x00000601
 800181c:	08008264 	.word	0x08008264
 8001820:	080082b0 	.word	0x080082b0
 8001824:	08008314 	.word	0x08008314
 8001828:	0800834c 	.word	0x0800834c
 800182c:	080083f0 	.word	0x080083f0
 8001830:	08008458 	.word	0x08008458
 8001834:	080084b8 	.word	0x080084b8
 8001838:	08008544 	.word	0x08008544
 800183c:	080085a4 	.word	0x080085a4
 8001840:	08008650 	.word	0x08008650
 8001844:	0800869c 	.word	0x0800869c
 8001848:	080086e4 	.word	0x080086e4

0800184c <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 800184c:	b5b0      	push	{r4, r5, r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 8001856:	230f      	movs	r3, #15
 8001858:	18fb      	adds	r3, r7, r3
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 800185e:	2316      	movs	r3, #22
 8001860:	18fb      	adds	r3, r7, r3
 8001862:	2200      	movs	r2, #0
 8001864:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 8001866:	f000 fdcf 	bl	8002408 <get_systick>
 800186a:	0003      	movs	r3, r0
 800186c:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 800186e:	2315      	movs	r3, #21
 8001870:	18fb      	adds	r3, r7, r3
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 8001876:	e054      	b.n	8001922 <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 8001878:	4a34      	ldr	r2, [pc, #208]	; (800194c <receive_astronode_answer+0x100>)
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	0011      	movs	r1, r2
 800187e:	0018      	movs	r0, r3
 8001880:	f000 fdca 	bl	8002418 <is_systick_timeout_over>
 8001884:	1e03      	subs	r3, r0, #0
 8001886:	d005      	beq.n	8001894 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 8001888:	4b31      	ldr	r3, [pc, #196]	; (8001950 <receive_astronode_answer+0x104>)
 800188a:	0018      	movs	r0, r3
 800188c:	f000 fd54 	bl	8002338 <send_debug_logs>
            return RS_FAILURE;
 8001890:	2300      	movs	r3, #0
 8001892:	e057      	b.n	8001944 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 8001894:	250f      	movs	r5, #15
 8001896:	197b      	adds	r3, r7, r5
 8001898:	0018      	movs	r0, r3
 800189a:	f000 fdd3 	bl	8002444 <is_astronode_character_received>
 800189e:	0003      	movs	r3, r0
 80018a0:	0019      	movs	r1, r3
 80018a2:	2016      	movs	r0, #22
 80018a4:	183b      	adds	r3, r7, r0
 80018a6:	183a      	adds	r2, r7, r0
 80018a8:	8812      	ldrh	r2, [r2, #0]
 80018aa:	801a      	strh	r2, [r3, #0]
 80018ac:	2415      	movs	r4, #21
 80018ae:	193b      	adds	r3, r7, r4
 80018b0:	193a      	adds	r2, r7, r4
 80018b2:	7812      	ldrb	r2, [r2, #0]
 80018b4:	701a      	strb	r2, [r3, #0]
 80018b6:	2900      	cmp	r1, #0
 80018b8:	d033      	beq.n	8001922 <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80018ba:	197b      	adds	r3, r7, r5
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d105      	bne.n	80018ce <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80018c2:	193b      	adds	r3, r7, r4
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
                length = 0;
 80018c8:	183b      	adds	r3, r7, r0
 80018ca:	2200      	movs	r2, #0
 80018cc:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80018ce:	2116      	movs	r1, #22
 80018d0:	187b      	adds	r3, r7, r1
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	18d3      	adds	r3, r2, r3
 80018d8:	220f      	movs	r2, #15
 80018da:	18ba      	adds	r2, r7, r2
 80018dc:	7812      	ldrb	r2, [r2, #0]
 80018de:	701a      	strb	r2, [r3, #0]
            length++;
 80018e0:	187b      	adds	r3, r7, r1
 80018e2:	881a      	ldrh	r2, [r3, #0]
 80018e4:	187b      	adds	r3, r7, r1
 80018e6:	3201      	adds	r2, #1
 80018e8:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 80018ea:	187b      	adds	r3, r7, r1
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	2bb2      	cmp	r3, #178	; 0xb2
 80018f0:	d905      	bls.n	80018fe <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 80018f2:	4b18      	ldr	r3, [pc, #96]	; (8001954 <receive_astronode_answer+0x108>)
 80018f4:	0018      	movs	r0, r3
 80018f6:	f000 fd1f 	bl	8002338 <send_debug_logs>
                return RS_FAILURE;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e022      	b.n	8001944 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 80018fe:	230f      	movs	r3, #15
 8001900:	18fb      	adds	r3, r7, r3
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b03      	cmp	r3, #3
 8001906:	d10c      	bne.n	8001922 <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8001908:	2216      	movs	r2, #22
 800190a:	18bb      	adds	r3, r7, r2
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d907      	bls.n	8001922 <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	18ba      	adds	r2, r7, r2
 8001916:	8812      	ldrh	r2, [r2, #0]
 8001918:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 800191a:	2315      	movs	r3, #21
 800191c:	18fb      	adds	r3, r7, r3
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 8001922:	2315      	movs	r3, #21
 8001924:	18fb      	adds	r3, r7, r3
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2201      	movs	r2, #1
 800192a:	4053      	eors	r3, r2
 800192c:	b2db      	uxtb	r3, r3
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1a2      	bne.n	8001878 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 8001932:	4b09      	ldr	r3, [pc, #36]	; (8001958 <receive_astronode_answer+0x10c>)
 8001934:	0018      	movs	r0, r3
 8001936:	f000 fcff 	bl	8002338 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	0018      	movs	r0, r3
 800193e:	f000 fcfb 	bl	8002338 <send_debug_logs>

    return RS_SUCCESS;
 8001942:	2301      	movs	r3, #1
}
 8001944:	0018      	movs	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	b006      	add	sp, #24
 800194a:	bdb0      	pop	{r4, r5, r7, pc}
 800194c:	000005dc 	.word	0x000005dc
 8001950:	08008708 	.word	0x08008708
 8001954:	0800872c 	.word	0x0800872c
 8001958:	08008778 	.word	0x08008778

0800195c <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	0002      	movs	r2, r0
 8001964:	6039      	str	r1, [r7, #0]
 8001966:	1dfb      	adds	r3, r7, #7
 8001968:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 800196a:	1dfb      	adds	r3, r7, #7
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	091b      	lsrs	r3, r3, #4
 8001970:	b2db      	uxtb	r3, r3
 8001972:	001a      	movs	r2, r3
 8001974:	4b08      	ldr	r3, [pc, #32]	; (8001998 <uint8_to_ascii_buffer+0x3c>)
 8001976:	5c9a      	ldrb	r2, [r3, r2]
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 800197c:	1dfb      	adds	r3, r7, #7
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	220f      	movs	r2, #15
 8001982:	401a      	ands	r2, r3
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	3301      	adds	r3, #1
 8001988:	4903      	ldr	r1, [pc, #12]	; (8001998 <uint8_to_ascii_buffer+0x3c>)
 800198a:	5c8a      	ldrb	r2, [r1, r2]
 800198c:	701a      	strb	r2, [r3, #0]
}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	46bd      	mov	sp, r7
 8001992:	b002      	add	sp, #8
 8001994:	bd80      	pop	{r7, pc}
 8001996:	46c0      	nop			; (mov r8, r8)
 8001998:	0800894c 	.word	0x0800894c

0800199c <iis2dh_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak iis2dh_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 800199c:	b5b0      	push	{r4, r5, r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	0008      	movs	r0, r1
 80019a6:	607a      	str	r2, [r7, #4]
 80019a8:	0019      	movs	r1, r3
 80019aa:	230b      	movs	r3, #11
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	1c02      	adds	r2, r0, #0
 80019b0:	701a      	strb	r2, [r3, #0]
 80019b2:	2308      	movs	r3, #8
 80019b4:	18fb      	adds	r3, r7, r3
 80019b6:	1c0a      	adds	r2, r1, #0
 80019b8:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d102      	bne.n	80019c6 <iis2dh_read_reg+0x2a>
 80019c0:	2301      	movs	r3, #1
 80019c2:	425b      	negs	r3, r3
 80019c4:	e00f      	b.n	80019e6 <iis2dh_read_reg+0x4a>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	685c      	ldr	r4, [r3, #4]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	68d8      	ldr	r0, [r3, #12]
 80019ce:	2308      	movs	r3, #8
 80019d0:	18fb      	adds	r3, r7, r3
 80019d2:	881d      	ldrh	r5, [r3, #0]
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	230b      	movs	r3, #11
 80019d8:	18fb      	adds	r3, r7, r3
 80019da:	7819      	ldrb	r1, [r3, #0]
 80019dc:	002b      	movs	r3, r5
 80019de:	47a0      	blx	r4
 80019e0:	0003      	movs	r3, r0
 80019e2:	617b      	str	r3, [r7, #20]

  return ret;
 80019e4:	697b      	ldr	r3, [r7, #20]
}
 80019e6:	0018      	movs	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	b006      	add	sp, #24
 80019ec:	bdb0      	pop	{r4, r5, r7, pc}

080019ee <iis2dh_write_reg>:
  *
  */
int32_t __weak iis2dh_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80019ee:	b5b0      	push	{r4, r5, r7, lr}
 80019f0:	b086      	sub	sp, #24
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	0008      	movs	r0, r1
 80019f8:	607a      	str	r2, [r7, #4]
 80019fa:	0019      	movs	r1, r3
 80019fc:	230b      	movs	r3, #11
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	1c02      	adds	r2, r0, #0
 8001a02:	701a      	strb	r2, [r3, #0]
 8001a04:	2308      	movs	r3, #8
 8001a06:	18fb      	adds	r3, r7, r3
 8001a08:	1c0a      	adds	r2, r1, #0
 8001a0a:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d102      	bne.n	8001a18 <iis2dh_write_reg+0x2a>
 8001a12:	2301      	movs	r3, #1
 8001a14:	425b      	negs	r3, r3
 8001a16:	e00f      	b.n	8001a38 <iis2dh_write_reg+0x4a>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681c      	ldr	r4, [r3, #0]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	68d8      	ldr	r0, [r3, #12]
 8001a20:	2308      	movs	r3, #8
 8001a22:	18fb      	adds	r3, r7, r3
 8001a24:	881d      	ldrh	r5, [r3, #0]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	230b      	movs	r3, #11
 8001a2a:	18fb      	adds	r3, r7, r3
 8001a2c:	7819      	ldrb	r1, [r3, #0]
 8001a2e:	002b      	movs	r3, r5
 8001a30:	47a0      	blx	r4
 8001a32:	0003      	movs	r3, r0
 8001a34:	617b      	str	r3, [r7, #20]

  return ret;
 8001a36:	697b      	ldr	r3, [r7, #20]
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b006      	add	sp, #24
 8001a3e:	bdb0      	pop	{r4, r5, r7, pc}

08001a40 <iis2dh_operating_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_operating_mode_set(const stmdev_ctx_t *ctx,
                                  iis2dh_op_md_t val)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	000a      	movs	r2, r1
 8001a4a:	1cfb      	adds	r3, r7, #3
 8001a4c:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg1_t ctrl_reg1;
  iis2dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001a4e:	2310      	movs	r3, #16
 8001a50:	18fa      	adds	r2, r7, r3
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	2301      	movs	r3, #1
 8001a56:	2120      	movs	r1, #32
 8001a58:	f7ff ffa0 	bl	800199c <iis2dh_read_reg>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d108      	bne.n	8001a78 <iis2dh_operating_mode_set+0x38>
  {
    ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001a66:	230c      	movs	r3, #12
 8001a68:	18fa      	adds	r2, r7, r3
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	2123      	movs	r1, #35	; 0x23
 8001a70:	f7ff ff94 	bl	800199c <iis2dh_read_reg>
 8001a74:	0003      	movs	r3, r0
 8001a76:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d138      	bne.n	8001af0 <iis2dh_operating_mode_set+0xb0>
  {
    if (val == IIS2DH_HR_12bit)
 8001a7e:	1cfb      	adds	r3, r7, #3
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10b      	bne.n	8001a9e <iis2dh_operating_mode_set+0x5e>
    {
      ctrl_reg1.lpen = 0;
 8001a86:	2310      	movs	r3, #16
 8001a88:	18fb      	adds	r3, r7, r3
 8001a8a:	781a      	ldrb	r2, [r3, #0]
 8001a8c:	2108      	movs	r1, #8
 8001a8e:	438a      	bics	r2, r1
 8001a90:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 1;
 8001a92:	230c      	movs	r3, #12
 8001a94:	18fb      	adds	r3, r7, r3
 8001a96:	781a      	ldrb	r2, [r3, #0]
 8001a98:	2108      	movs	r1, #8
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	701a      	strb	r2, [r3, #0]
    }

    if (val == IIS2DH_NM_10bit)
 8001a9e:	1cfb      	adds	r3, r7, #3
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d10b      	bne.n	8001abe <iis2dh_operating_mode_set+0x7e>
    {
      ctrl_reg1.lpen = 0;
 8001aa6:	2310      	movs	r3, #16
 8001aa8:	18fb      	adds	r3, r7, r3
 8001aaa:	781a      	ldrb	r2, [r3, #0]
 8001aac:	2108      	movs	r1, #8
 8001aae:	438a      	bics	r2, r1
 8001ab0:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 8001ab2:	230c      	movs	r3, #12
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	781a      	ldrb	r2, [r3, #0]
 8001ab8:	2108      	movs	r1, #8
 8001aba:	438a      	bics	r2, r1
 8001abc:	701a      	strb	r2, [r3, #0]
    }

    if (val == IIS2DH_LP_8bit)
 8001abe:	1cfb      	adds	r3, r7, #3
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d10b      	bne.n	8001ade <iis2dh_operating_mode_set+0x9e>
    {
      ctrl_reg1.lpen = 1;
 8001ac6:	2310      	movs	r3, #16
 8001ac8:	18fb      	adds	r3, r7, r3
 8001aca:	781a      	ldrb	r2, [r3, #0]
 8001acc:	2108      	movs	r1, #8
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 8001ad2:	230c      	movs	r3, #12
 8001ad4:	18fb      	adds	r3, r7, r3
 8001ad6:	781a      	ldrb	r2, [r3, #0]
 8001ad8:	2108      	movs	r1, #8
 8001ada:	438a      	bics	r2, r1
 8001adc:	701a      	strb	r2, [r3, #0]
    }

    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001ade:	2310      	movs	r3, #16
 8001ae0:	18fa      	adds	r2, r7, r3
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	2120      	movs	r1, #32
 8001ae8:	f7ff ff81 	bl	80019ee <iis2dh_write_reg>
 8001aec:	0003      	movs	r3, r0
 8001aee:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d108      	bne.n	8001b08 <iis2dh_operating_mode_set+0xc8>
  {
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001af6:	230c      	movs	r3, #12
 8001af8:	18fa      	adds	r2, r7, r3
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	2301      	movs	r3, #1
 8001afe:	2123      	movs	r1, #35	; 0x23
 8001b00:	f7ff ff75 	bl	80019ee <iis2dh_write_reg>
 8001b04:	0003      	movs	r3, r0
 8001b06:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8001b08:	697b      	ldr	r3, [r7, #20]
}
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	b006      	add	sp, #24
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <iis2dh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_data_rate_set(const stmdev_ctx_t *ctx, iis2dh_odr_t val)
{
 8001b12:	b590      	push	{r4, r7, lr}
 8001b14:	b085      	sub	sp, #20
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	000a      	movs	r2, r1
 8001b1c:	1cfb      	adds	r3, r7, #3
 8001b1e:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001b20:	2408      	movs	r4, #8
 8001b22:	193a      	adds	r2, r7, r4
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	2301      	movs	r3, #1
 8001b28:	2120      	movs	r1, #32
 8001b2a:	f7ff ff37 	bl	800199c <iis2dh_read_reg>
 8001b2e:	0003      	movs	r3, r0
 8001b30:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d115      	bne.n	8001b64 <iis2dh_data_rate_set+0x52>
  {
    ctrl_reg1.odr = (uint8_t)val;
 8001b38:	1cfb      	adds	r3, r7, #3
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	220f      	movs	r2, #15
 8001b3e:	4013      	ands	r3, r2
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	193b      	adds	r3, r7, r4
 8001b44:	0110      	lsls	r0, r2, #4
 8001b46:	781a      	ldrb	r2, [r3, #0]
 8001b48:	210f      	movs	r1, #15
 8001b4a:	400a      	ands	r2, r1
 8001b4c:	1c11      	adds	r1, r2, #0
 8001b4e:	1c02      	adds	r2, r0, #0
 8001b50:	430a      	orrs	r2, r1
 8001b52:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001b54:	193a      	adds	r2, r7, r4
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	2120      	movs	r1, #32
 8001b5c:	f7ff ff47 	bl	80019ee <iis2dh_write_reg>
 8001b60:	0003      	movs	r3, r0
 8001b62:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001b64:	68fb      	ldr	r3, [r7, #12]
}
 8001b66:	0018      	movs	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	b005      	add	sp, #20
 8001b6c:	bd90      	pop	{r4, r7, pc}

08001b6e <iis2dh_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_full_scale_set(const stmdev_ctx_t *ctx, iis2dh_fs_t val)
{
 8001b6e:	b590      	push	{r4, r7, lr}
 8001b70:	b085      	sub	sp, #20
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
 8001b76:	000a      	movs	r2, r1
 8001b78:	1cfb      	adds	r3, r7, #3
 8001b7a:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001b7c:	2408      	movs	r4, #8
 8001b7e:	193a      	adds	r2, r7, r4
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	2301      	movs	r3, #1
 8001b84:	2123      	movs	r1, #35	; 0x23
 8001b86:	f7ff ff09 	bl	800199c <iis2dh_read_reg>
 8001b8a:	0003      	movs	r3, r0
 8001b8c:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d117      	bne.n	8001bc4 <iis2dh_full_scale_set+0x56>
  {
    ctrl_reg4.fs = (uint8_t)val;
 8001b94:	1cfb      	adds	r3, r7, #3
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2203      	movs	r2, #3
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	193b      	adds	r3, r7, r4
 8001ba0:	2103      	movs	r1, #3
 8001ba2:	400a      	ands	r2, r1
 8001ba4:	0110      	lsls	r0, r2, #4
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	2130      	movs	r1, #48	; 0x30
 8001baa:	438a      	bics	r2, r1
 8001bac:	1c11      	adds	r1, r2, #0
 8001bae:	1c02      	adds	r2, r0, #0
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001bb4:	193a      	adds	r2, r7, r4
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	2301      	movs	r3, #1
 8001bba:	2123      	movs	r1, #35	; 0x23
 8001bbc:	f7ff ff17 	bl	80019ee <iis2dh_write_reg>
 8001bc0:	0003      	movs	r3, r0
 8001bc2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
}
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	b005      	add	sp, #20
 8001bcc:	bd90      	pop	{r4, r7, pc}

08001bce <iis2dh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b084      	sub	sp, #16
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_WHO_AM_I, buff, 1);
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	2301      	movs	r3, #1
 8001bde:	210f      	movs	r1, #15
 8001be0:	f7ff fedc 	bl	800199c <iis2dh_read_reg>
 8001be4:	0003      	movs	r3, r0
 8001be6:	60fb      	str	r3, [r7, #12]

  return ret;
 8001be8:	68fb      	ldr	r3, [r7, #12]
}
 8001bea:	0018      	movs	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	b004      	add	sp, #16
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <iis2dh_fifo_mode_set>:
  * @param  val      change the values of fm in reg FIFO_CTRL_REG
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_fifo_mode_set(const stmdev_ctx_t *ctx, iis2dh_fm_t val)
{
 8001bf2:	b590      	push	{r4, r7, lr}
 8001bf4:	b085      	sub	sp, #20
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	000a      	movs	r2, r1
 8001bfc:	1cfb      	adds	r3, r7, #3
 8001bfe:	701a      	strb	r2, [r3, #0]
  iis2dh_fifo_ctrl_reg_t fifo_ctrl_reg;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_FIFO_CTRL_REG,
 8001c00:	2408      	movs	r4, #8
 8001c02:	193a      	adds	r2, r7, r4
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	2301      	movs	r3, #1
 8001c08:	212e      	movs	r1, #46	; 0x2e
 8001c0a:	f7ff fec7 	bl	800199c <iis2dh_read_reg>
 8001c0e:	0003      	movs	r3, r0
 8001c10:	60fb      	str	r3, [r7, #12]
                        (uint8_t *)&fifo_ctrl_reg, 1);

  if (ret == 0)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d115      	bne.n	8001c44 <iis2dh_fifo_mode_set+0x52>
  {
    fifo_ctrl_reg.fm = (uint8_t)val;
 8001c18:	1cfb      	adds	r3, r7, #3
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2203      	movs	r2, #3
 8001c1e:	4013      	ands	r3, r2
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	193b      	adds	r3, r7, r4
 8001c24:	0190      	lsls	r0, r2, #6
 8001c26:	781a      	ldrb	r2, [r3, #0]
 8001c28:	213f      	movs	r1, #63	; 0x3f
 8001c2a:	400a      	ands	r2, r1
 8001c2c:	1c11      	adds	r1, r2, #0
 8001c2e:	1c02      	adds	r2, r0, #0
 8001c30:	430a      	orrs	r2, r1
 8001c32:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_FIFO_CTRL_REG,
 8001c34:	193a      	adds	r2, r7, r4
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	2301      	movs	r3, #1
 8001c3a:	212e      	movs	r1, #46	; 0x2e
 8001c3c:	f7ff fed7 	bl	80019ee <iis2dh_write_reg>
 8001c40:	0003      	movs	r3, r0
 8001c42:	60fb      	str	r3, [r7, #12]
                           (uint8_t *)&fifo_ctrl_reg, 1);
  }

  return ret;
 8001c44:	68fb      	ldr	r3, [r7, #12]
}
 8001c46:	0018      	movs	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b005      	add	sp, #20
 8001c4c:	bd90      	pop	{r4, r7, pc}
	...

08001c50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c54:	f000 fea6 	bl	80029a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c58:	f000 f822 	bl	8001ca0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c5c:	f000 f9fa 	bl	8002054 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001c60:	f000 f8e0 	bl	8001e24 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001c64:	f000 f95a 	bl	8001f1c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001c68:	f000 f9a6 	bl	8001fb8 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8001c6c:	f000 f918 	bl	8001ea0 <MX_TIM6_Init>
  MX_RTC_Init();
 8001c70:	f000 f86c 	bl	8001d4c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  send_debug_logs ( "Hello ULP Test" ) ;
 8001c74:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <main+0x4c>)
 8001c76:	0018      	movs	r0, r3
 8001c78:	f000 fb5e 	bl	8002338 <send_debug_logs>
  sys_init () ;
 8001c7c:	f000 fc58 	bl	8002530 <sys_init>
  HAL_Delay ( 1000 ) ;
 8001c80:	23fa      	movs	r3, #250	; 0xfa
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	0018      	movs	r0, r3
 8001c86:	f000 ff13 	bl	8002ab0 <HAL_Delay>
  //HAL_UART_DeInit ( &huart2 ) ;
  //HAL_UART_DeInit ( &huart3 ) ;
  //HAL_Delay ( 1000 ) ;
  //HAL_PWREx_EnterSHUTDOWNMode () ;

  HAL_SuspendTick () ;
 8001c8a:	f000 ff35 	bl	8002af8 <HAL_SuspendTick>
  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8001c8e:	2380      	movs	r3, #128	; 0x80
 8001c90:	01db      	lsls	r3, r3, #7
 8001c92:	2102      	movs	r1, #2
 8001c94:	0018      	movs	r0, r3
 8001c96:	f001 f9bb 	bl	8003010 <HAL_PWR_EnterSTOPMode>
  //HAL_ResumeTick () ;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c9a:	e7fe      	b.n	8001c9a <main+0x4a>
 8001c9c:	080087a4 	.word	0x080087a4

08001ca0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ca0:	b590      	push	{r4, r7, lr}
 8001ca2:	b095      	sub	sp, #84	; 0x54
 8001ca4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ca6:	2414      	movs	r4, #20
 8001ca8:	193b      	adds	r3, r7, r4
 8001caa:	0018      	movs	r0, r3
 8001cac:	233c      	movs	r3, #60	; 0x3c
 8001cae:	001a      	movs	r2, r3
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	f004 fd85 	bl	80067c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	0018      	movs	r0, r3
 8001cba:	2310      	movs	r3, #16
 8001cbc:	001a      	movs	r2, r3
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	f004 fd7e 	bl	80067c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	0018      	movs	r0, r3
 8001cca:	f001 f9d9 	bl	8003080 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001cce:	f001 f991 	bl	8002ff4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001cd2:	4b1d      	ldr	r3, [pc, #116]	; (8001d48 <SystemClock_Config+0xa8>)
 8001cd4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001cd6:	4b1c      	ldr	r3, [pc, #112]	; (8001d48 <SystemClock_Config+0xa8>)
 8001cd8:	2118      	movs	r1, #24
 8001cda:	438a      	bics	r2, r1
 8001cdc:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001cde:	193b      	adds	r3, r7, r4
 8001ce0:	2206      	movs	r2, #6
 8001ce2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001ce4:	193b      	adds	r3, r7, r4
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cea:	193b      	adds	r3, r7, r4
 8001cec:	2280      	movs	r2, #128	; 0x80
 8001cee:	0052      	lsls	r2, r2, #1
 8001cf0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001cf2:	193b      	adds	r3, r7, r4
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cf8:	193b      	adds	r3, r7, r4
 8001cfa:	2240      	movs	r2, #64	; 0x40
 8001cfc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001cfe:	193b      	adds	r3, r7, r4
 8001d00:	2200      	movs	r2, #0
 8001d02:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d04:	193b      	adds	r3, r7, r4
 8001d06:	0018      	movs	r0, r3
 8001d08:	f001 fa06 	bl	8003118 <HAL_RCC_OscConfig>
 8001d0c:	1e03      	subs	r3, r0, #0
 8001d0e:	d001      	beq.n	8001d14 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001d10:	f000 fc19 	bl	8002546 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	2207      	movs	r2, #7
 8001d18:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d20:	1d3b      	adds	r3, r7, #4
 8001d22:	2200      	movs	r2, #0
 8001d24:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	2200      	movs	r2, #0
 8001d2a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d2c:	1d3b      	adds	r3, r7, #4
 8001d2e:	2100      	movs	r1, #0
 8001d30:	0018      	movs	r0, r3
 8001d32:	f001 fd51 	bl	80037d8 <HAL_RCC_ClockConfig>
 8001d36:	1e03      	subs	r3, r0, #0
 8001d38:	d001      	beq.n	8001d3e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001d3a:	f000 fc04 	bl	8002546 <Error_Handler>
  }
}
 8001d3e:	46c0      	nop			; (mov r8, r8)
 8001d40:	46bd      	mov	sp, r7
 8001d42:	b015      	add	sp, #84	; 0x54
 8001d44:	bd90      	pop	{r4, r7, pc}
 8001d46:	46c0      	nop			; (mov r8, r8)
 8001d48:	40021000 	.word	0x40021000

08001d4c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001d52:	1d3b      	adds	r3, r7, #4
 8001d54:	0018      	movs	r0, r3
 8001d56:	2314      	movs	r3, #20
 8001d58:	001a      	movs	r2, r3
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	f004 fd30 	bl	80067c0 <memset>
  RTC_DateTypeDef sDate = {0};
 8001d60:	003b      	movs	r3, r7
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001d66:	4b2d      	ldr	r3, [pc, #180]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001d68:	4a2d      	ldr	r2, [pc, #180]	; (8001e20 <MX_RTC_Init+0xd4>)
 8001d6a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d6c:	4b2b      	ldr	r3, [pc, #172]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8001d72:	4b2a      	ldr	r3, [pc, #168]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001d74:	227f      	movs	r2, #127	; 0x7f
 8001d76:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8001d78:	4b28      	ldr	r3, [pc, #160]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001d7a:	22ff      	movs	r2, #255	; 0xff
 8001d7c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d7e:	4b27      	ldr	r3, [pc, #156]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001d84:	4b25      	ldr	r3, [pc, #148]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d8a:	4b24      	ldr	r3, [pc, #144]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d90:	4b22      	ldr	r3, [pc, #136]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001d92:	2280      	movs	r2, #128	; 0x80
 8001d94:	05d2      	lsls	r2, r2, #23
 8001d96:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001d98:	4b20      	ldr	r3, [pc, #128]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d9e:	4b1f      	ldr	r3, [pc, #124]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001da0:	0018      	movs	r0, r3
 8001da2:	f002 f8ff 	bl	8003fa4 <HAL_RTC_Init>
 8001da6:	1e03      	subs	r3, r0, #0
 8001da8:	d001      	beq.n	8001dae <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8001daa:	f000 fbcc 	bl	8002546 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	2200      	movs	r2, #0
 8001db2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8001db4:	1d3b      	adds	r3, r7, #4
 8001db6:	2200      	movs	r2, #0
 8001db8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8001dba:	1d3b      	adds	r3, r7, #4
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8001dc0:	1d3b      	adds	r3, r7, #4
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001dc6:	1d3b      	adds	r3, r7, #4
 8001dc8:	2200      	movs	r2, #0
 8001dca:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001dcc:	1d3b      	adds	r3, r7, #4
 8001dce:	2200      	movs	r2, #0
 8001dd0:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001dd2:	1d39      	adds	r1, r7, #4
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	0018      	movs	r0, r3
 8001dda:	f002 f985 	bl	80040e8 <HAL_RTC_SetTime>
 8001dde:	1e03      	subs	r3, r0, #0
 8001de0:	d001      	beq.n	8001de6 <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 8001de2:	f000 fbb0 	bl	8002546 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001de6:	003b      	movs	r3, r7
 8001de8:	2201      	movs	r2, #1
 8001dea:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001dec:	003b      	movs	r3, r7
 8001dee:	2201      	movs	r2, #1
 8001df0:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8001df2:	003b      	movs	r3, r7
 8001df4:	2201      	movs	r2, #1
 8001df6:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8001df8:	003b      	movs	r3, r7
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001dfe:	0039      	movs	r1, r7
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <MX_RTC_Init+0xd0>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	0018      	movs	r0, r3
 8001e06:	f002 fa17 	bl	8004238 <HAL_RTC_SetDate>
 8001e0a:	1e03      	subs	r3, r0, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 8001e0e:	f000 fb9a 	bl	8002546 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b006      	add	sp, #24
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	46c0      	nop			; (mov r8, r8)
 8001e1c:	2000007c 	.word	0x2000007c
 8001e20:	40002800 	.word	0x40002800

08001e24 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e28:	4b1b      	ldr	r3, [pc, #108]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e2a:	4a1c      	ldr	r2, [pc, #112]	; (8001e9c <MX_SPI1_Init+0x78>)
 8001e2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e2e:	4b1a      	ldr	r3, [pc, #104]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e30:	2282      	movs	r2, #130	; 0x82
 8001e32:	0052      	lsls	r2, r2, #1
 8001e34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e36:	4b18      	ldr	r3, [pc, #96]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e3c:	4b16      	ldr	r3, [pc, #88]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e3e:	22e0      	movs	r2, #224	; 0xe0
 8001e40:	00d2      	lsls	r2, r2, #3
 8001e42:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e44:	4b14      	ldr	r3, [pc, #80]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e4a:	4b13      	ldr	r3, [pc, #76]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e50:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e52:	2280      	movs	r2, #128	; 0x80
 8001e54:	0092      	lsls	r2, r2, #2
 8001e56:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e58:	4b0f      	ldr	r3, [pc, #60]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e64:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001e70:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e72:	2207      	movs	r2, #7
 8001e74:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e76:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e7e:	2208      	movs	r2, #8
 8001e80:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e82:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <MX_SPI1_Init+0x74>)
 8001e84:	0018      	movs	r0, r3
 8001e86:	f002 fb3d 	bl	8004504 <HAL_SPI_Init>
 8001e8a:	1e03      	subs	r3, r0, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001e8e:	f000 fb5a 	bl	8002546 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e92:	46c0      	nop			; (mov r8, r8)
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	200000a8 	.word	0x200000a8
 8001e9c:	40013000 	.word	0x40013000

08001ea0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	230c      	movs	r3, #12
 8001eac:	001a      	movs	r2, r3
 8001eae:	2100      	movs	r1, #0
 8001eb0:	f004 fc86 	bl	80067c0 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001eb4:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <MX_TIM6_Init+0x6c>)
 8001eb6:	4a16      	ldr	r2, [pc, #88]	; (8001f10 <MX_TIM6_Init+0x70>)
 8001eb8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8001eba:	4b14      	ldr	r3, [pc, #80]	; (8001f0c <MX_TIM6_Init+0x6c>)
 8001ebc:	4a15      	ldr	r2, [pc, #84]	; (8001f14 <MX_TIM6_Init+0x74>)
 8001ebe:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec0:	4b12      	ldr	r3, [pc, #72]	; (8001f0c <MX_TIM6_Init+0x6c>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8001ec6:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <MX_TIM6_Init+0x6c>)
 8001ec8:	4a13      	ldr	r2, [pc, #76]	; (8001f18 <MX_TIM6_Init+0x78>)
 8001eca:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ecc:	4b0f      	ldr	r3, [pc, #60]	; (8001f0c <MX_TIM6_Init+0x6c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <MX_TIM6_Init+0x6c>)
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f003 fa35 	bl	8005344 <HAL_TIM_Base_Init>
 8001eda:	1e03      	subs	r3, r0, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001ede:	f000 fb32 	bl	8002546 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee2:	1d3b      	adds	r3, r7, #4
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	2200      	movs	r2, #0
 8001eec:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001eee:	1d3a      	adds	r2, r7, #4
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <MX_TIM6_Init+0x6c>)
 8001ef2:	0011      	movs	r1, r2
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	f003 fb15 	bl	8005524 <HAL_TIMEx_MasterConfigSynchronization>
 8001efa:	1e03      	subs	r3, r0, #0
 8001efc:	d001      	beq.n	8001f02 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8001efe:	f000 fb22 	bl	8002546 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f02:	46c0      	nop			; (mov r8, r8)
 8001f04:	46bd      	mov	sp, r7
 8001f06:	b004      	add	sp, #16
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	2000010c 	.word	0x2000010c
 8001f10:	40001000 	.word	0x40001000
 8001f14:	00003e7f 	.word	0x00003e7f
 8001f18:	000003e7 	.word	0x000003e7

08001f1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f20:	4b23      	ldr	r3, [pc, #140]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f22:	4a24      	ldr	r2, [pc, #144]	; (8001fb4 <MX_USART2_UART_Init+0x98>)
 8001f24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f26:	4b22      	ldr	r3, [pc, #136]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f28:	22e1      	movs	r2, #225	; 0xe1
 8001f2a:	0252      	lsls	r2, r2, #9
 8001f2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f2e:	4b20      	ldr	r3, [pc, #128]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f34:	4b1e      	ldr	r3, [pc, #120]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f3a:	4b1d      	ldr	r3, [pc, #116]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f40:	4b1b      	ldr	r3, [pc, #108]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f42:	220c      	movs	r2, #12
 8001f44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f46:	4b1a      	ldr	r3, [pc, #104]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f4c:	4b18      	ldr	r3, [pc, #96]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f52:	4b17      	ldr	r3, [pc, #92]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f58:	4b15      	ldr	r3, [pc, #84]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f5e:	4b14      	ldr	r3, [pc, #80]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f64:	4b12      	ldr	r3, [pc, #72]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f66:	0018      	movs	r0, r3
 8001f68:	f003 fb52 	bl	8005610 <HAL_UART_Init>
 8001f6c:	1e03      	subs	r3, r0, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001f70:	f000 fae9 	bl	8002546 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f74:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f76:	2100      	movs	r1, #0
 8001f78:	0018      	movs	r0, r3
 8001f7a:	f004 faed 	bl	8006558 <HAL_UARTEx_SetTxFifoThreshold>
 8001f7e:	1e03      	subs	r3, r0, #0
 8001f80:	d001      	beq.n	8001f86 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001f82:	f000 fae0 	bl	8002546 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f86:	4b0a      	ldr	r3, [pc, #40]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f88:	2100      	movs	r1, #0
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f004 fb24 	bl	80065d8 <HAL_UARTEx_SetRxFifoThreshold>
 8001f90:	1e03      	subs	r3, r0, #0
 8001f92:	d001      	beq.n	8001f98 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001f94:	f000 fad7 	bl	8002546 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001f98:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <MX_USART2_UART_Init+0x94>)
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	f004 faa2 	bl	80064e4 <HAL_UARTEx_DisableFifoMode>
 8001fa0:	1e03      	subs	r3, r0, #0
 8001fa2:	d001      	beq.n	8001fa8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001fa4:	f000 facf 	bl	8002546 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fa8:	46c0      	nop			; (mov r8, r8)
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			; (mov r8, r8)
 8001fb0:	20000158 	.word	0x20000158
 8001fb4:	40004400 	.word	0x40004400

08001fb8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fbc:	4b23      	ldr	r3, [pc, #140]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001fbe:	4a24      	ldr	r2, [pc, #144]	; (8002050 <MX_USART3_UART_Init+0x98>)
 8001fc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001fc2:	4b22      	ldr	r3, [pc, #136]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001fc4:	2296      	movs	r2, #150	; 0x96
 8001fc6:	0192      	lsls	r2, r2, #6
 8001fc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fca:	4b20      	ldr	r3, [pc, #128]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fd0:	4b1e      	ldr	r3, [pc, #120]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fd6:	4b1d      	ldr	r3, [pc, #116]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fdc:	4b1b      	ldr	r3, [pc, #108]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001fde:	220c      	movs	r2, #12
 8001fe0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fe2:	4b1a      	ldr	r3, [pc, #104]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe8:	4b18      	ldr	r3, [pc, #96]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fee:	4b17      	ldr	r3, [pc, #92]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ff4:	4b15      	ldr	r3, [pc, #84]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ffa:	4b14      	ldr	r3, [pc, #80]	; (800204c <MX_USART3_UART_Init+0x94>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002000:	4b12      	ldr	r3, [pc, #72]	; (800204c <MX_USART3_UART_Init+0x94>)
 8002002:	0018      	movs	r0, r3
 8002004:	f003 fb04 	bl	8005610 <HAL_UART_Init>
 8002008:	1e03      	subs	r3, r0, #0
 800200a:	d001      	beq.n	8002010 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800200c:	f000 fa9b 	bl	8002546 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002010:	4b0e      	ldr	r3, [pc, #56]	; (800204c <MX_USART3_UART_Init+0x94>)
 8002012:	2100      	movs	r1, #0
 8002014:	0018      	movs	r0, r3
 8002016:	f004 fa9f 	bl	8006558 <HAL_UARTEx_SetTxFifoThreshold>
 800201a:	1e03      	subs	r3, r0, #0
 800201c:	d001      	beq.n	8002022 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800201e:	f000 fa92 	bl	8002546 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <MX_USART3_UART_Init+0x94>)
 8002024:	2100      	movs	r1, #0
 8002026:	0018      	movs	r0, r3
 8002028:	f004 fad6 	bl	80065d8 <HAL_UARTEx_SetRxFifoThreshold>
 800202c:	1e03      	subs	r3, r0, #0
 800202e:	d001      	beq.n	8002034 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002030:	f000 fa89 	bl	8002546 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002034:	4b05      	ldr	r3, [pc, #20]	; (800204c <MX_USART3_UART_Init+0x94>)
 8002036:	0018      	movs	r0, r3
 8002038:	f004 fa54 	bl	80064e4 <HAL_UARTEx_DisableFifoMode>
 800203c:	1e03      	subs	r3, r0, #0
 800203e:	d001      	beq.n	8002044 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002040:	f000 fa81 	bl	8002546 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002044:	46c0      	nop			; (mov r8, r8)
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	46c0      	nop			; (mov r8, r8)
 800204c:	200001ec 	.word	0x200001ec
 8002050:	40004800 	.word	0x40004800

08002054 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002054:	b590      	push	{r4, r7, lr}
 8002056:	b089      	sub	sp, #36	; 0x24
 8002058:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205a:	240c      	movs	r4, #12
 800205c:	193b      	adds	r3, r7, r4
 800205e:	0018      	movs	r0, r3
 8002060:	2314      	movs	r3, #20
 8002062:	001a      	movs	r2, r3
 8002064:	2100      	movs	r1, #0
 8002066:	f004 fbab 	bl	80067c0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800206a:	4b4a      	ldr	r3, [pc, #296]	; (8002194 <MX_GPIO_Init+0x140>)
 800206c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800206e:	4b49      	ldr	r3, [pc, #292]	; (8002194 <MX_GPIO_Init+0x140>)
 8002070:	2104      	movs	r1, #4
 8002072:	430a      	orrs	r2, r1
 8002074:	635a      	str	r2, [r3, #52]	; 0x34
 8002076:	4b47      	ldr	r3, [pc, #284]	; (8002194 <MX_GPIO_Init+0x140>)
 8002078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800207a:	2204      	movs	r2, #4
 800207c:	4013      	ands	r3, r2
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002082:	4b44      	ldr	r3, [pc, #272]	; (8002194 <MX_GPIO_Init+0x140>)
 8002084:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002086:	4b43      	ldr	r3, [pc, #268]	; (8002194 <MX_GPIO_Init+0x140>)
 8002088:	2101      	movs	r1, #1
 800208a:	430a      	orrs	r2, r1
 800208c:	635a      	str	r2, [r3, #52]	; 0x34
 800208e:	4b41      	ldr	r3, [pc, #260]	; (8002194 <MX_GPIO_Init+0x140>)
 8002090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002092:	2201      	movs	r2, #1
 8002094:	4013      	ands	r3, r2
 8002096:	607b      	str	r3, [r7, #4]
 8002098:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800209a:	4b3e      	ldr	r3, [pc, #248]	; (8002194 <MX_GPIO_Init+0x140>)
 800209c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800209e:	4b3d      	ldr	r3, [pc, #244]	; (8002194 <MX_GPIO_Init+0x140>)
 80020a0:	2102      	movs	r1, #2
 80020a2:	430a      	orrs	r2, r1
 80020a4:	635a      	str	r2, [r3, #52]	; 0x34
 80020a6:	4b3b      	ldr	r3, [pc, #236]	; (8002194 <MX_GPIO_Init+0x140>)
 80020a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020aa:	2202      	movs	r2, #2
 80020ac:	4013      	ands	r3, r2
 80020ae:	603b      	str	r3, [r7, #0]
 80020b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 80020b2:	23a0      	movs	r3, #160	; 0xa0
 80020b4:	05db      	lsls	r3, r3, #23
 80020b6:	2200      	movs	r2, #0
 80020b8:	2110      	movs	r1, #16
 80020ba:	0018      	movs	r0, r3
 80020bc:	f000 ff7d 	bl	8002fba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_RST_Pin|GNSS_PWR_SW_Pin, GPIO_PIN_RESET);
 80020c0:	4935      	ldr	r1, [pc, #212]	; (8002198 <MX_GPIO_Init+0x144>)
 80020c2:	4b36      	ldr	r3, [pc, #216]	; (800219c <MX_GPIO_Init+0x148>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	0018      	movs	r0, r3
 80020c8:	f000 ff77 	bl	8002fba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GNSS_RST_GPIO_Port, GNSS_RST_Pin, GPIO_PIN_SET);
 80020cc:	2380      	movs	r3, #128	; 0x80
 80020ce:	019b      	lsls	r3, r3, #6
 80020d0:	4832      	ldr	r0, [pc, #200]	; (800219c <MX_GPIO_Init+0x148>)
 80020d2:	2201      	movs	r2, #1
 80020d4:	0019      	movs	r1, r3
 80020d6:	f000 ff70 	bl	8002fba <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACC_INT1_Pin ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_Pin|ACC_INT2_Pin;
 80020da:	193b      	adds	r3, r7, r4
 80020dc:	2203      	movs	r2, #3
 80020de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e0:	193b      	adds	r3, r7, r4
 80020e2:	2200      	movs	r2, #0
 80020e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	193b      	adds	r3, r7, r4
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ec:	193a      	adds	r2, r7, r4
 80020ee:	23a0      	movs	r3, #160	; 0xa0
 80020f0:	05db      	lsls	r3, r3, #23
 80020f2:	0011      	movs	r1, r2
 80020f4:	0018      	movs	r0, r3
 80020f6:	f000 fdd7 	bl	8002ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_CS_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin;
 80020fa:	193b      	adds	r3, r7, r4
 80020fc:	2210      	movs	r2, #16
 80020fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002100:	193b      	adds	r3, r7, r4
 8002102:	2201      	movs	r2, #1
 8002104:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	193b      	adds	r3, r7, r4
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210c:	193b      	adds	r3, r7, r4
 800210e:	2200      	movs	r2, #0
 8002110:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_CS_GPIO_Port, &GPIO_InitStruct);
 8002112:	193a      	adds	r2, r7, r4
 8002114:	23a0      	movs	r3, #160	; 0xa0
 8002116:	05db      	lsls	r3, r3, #23
 8002118:	0011      	movs	r1, r2
 800211a:	0018      	movs	r0, r3
 800211c:	f000 fdc4 	bl	8002ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_RST_Pin GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_RST_Pin|GNSS_PWR_SW_Pin;
 8002120:	193b      	adds	r3, r7, r4
 8002122:	4a1d      	ldr	r2, [pc, #116]	; (8002198 <MX_GPIO_Init+0x144>)
 8002124:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002126:	193b      	adds	r3, r7, r4
 8002128:	2201      	movs	r2, #1
 800212a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212c:	193b      	adds	r3, r7, r4
 800212e:	2200      	movs	r2, #0
 8002130:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002132:	193b      	adds	r3, r7, r4
 8002134:	2200      	movs	r2, #0
 8002136:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002138:	193b      	adds	r3, r7, r4
 800213a:	4a18      	ldr	r2, [pc, #96]	; (800219c <MX_GPIO_Init+0x148>)
 800213c:	0019      	movs	r1, r3
 800213e:	0010      	movs	r0, r2
 8002140:	f000 fdb2 	bl	8002ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ASTRO_EVT_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin;
 8002144:	193b      	adds	r3, r7, r4
 8002146:	2204      	movs	r2, #4
 8002148:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800214a:	193b      	adds	r3, r7, r4
 800214c:	2200      	movs	r2, #0
 800214e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	193b      	adds	r3, r7, r4
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ASTRO_EVT_GPIO_Port, &GPIO_InitStruct);
 8002156:	193b      	adds	r3, r7, r4
 8002158:	4a10      	ldr	r2, [pc, #64]	; (800219c <MX_GPIO_Init+0x148>)
 800215a:	0019      	movs	r1, r3
 800215c:	0010      	movs	r0, r2
 800215e:	f000 fda3 	bl	8002ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 8002162:	0021      	movs	r1, r4
 8002164:	187b      	adds	r3, r7, r1
 8002166:	2280      	movs	r2, #128	; 0x80
 8002168:	0192      	lsls	r2, r2, #6
 800216a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800216c:	187b      	adds	r3, r7, r1
 800216e:	2211      	movs	r2, #17
 8002170:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	187b      	adds	r3, r7, r1
 8002174:	2200      	movs	r2, #0
 8002176:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002178:	187b      	adds	r3, r7, r1
 800217a:	2200      	movs	r2, #0
 800217c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 800217e:	187b      	adds	r3, r7, r1
 8002180:	4a06      	ldr	r2, [pc, #24]	; (800219c <MX_GPIO_Init+0x148>)
 8002182:	0019      	movs	r1, r3
 8002184:	0010      	movs	r0, r2
 8002186:	f000 fd8f 	bl	8002ca8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800218a:	46c0      	nop			; (mov r8, r8)
 800218c:	46bd      	mov	sp, r7
 800218e:	b009      	add	sp, #36	; 0x24
 8002190:	bd90      	pop	{r4, r7, pc}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	40021000 	.word	0x40021000
 8002198:	00008002 	.word	0x00008002
 800219c:	50000400 	.word	0x50000400

080021a0 <acc_init>:

/* USER CODE BEGIN 4 */

void acc_init ( void )
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
	uint8_t id = 0 ;
 80021a6:	1dfb      	adds	r3, r7, #7
 80021a8:	2200      	movs	r2, #0
 80021aa:	701a      	strb	r2, [r3, #0]

	my_acc_ctx.write_reg = my_st_acc_platform_write ;
 80021ac:	4b18      	ldr	r3, [pc, #96]	; (8002210 <acc_init+0x70>)
 80021ae:	4a19      	ldr	r2, [pc, #100]	; (8002214 <acc_init+0x74>)
 80021b0:	601a      	str	r2, [r3, #0]
	my_acc_ctx.read_reg = my_st_acc_platform_read ;
 80021b2:	4b17      	ldr	r3, [pc, #92]	; (8002210 <acc_init+0x70>)
 80021b4:	4a18      	ldr	r2, [pc, #96]	; (8002218 <acc_init+0x78>)
 80021b6:	605a      	str	r2, [r3, #4]
	my_acc_ctx.handle = &hspi1 ;
 80021b8:	4b15      	ldr	r3, [pc, #84]	; (8002210 <acc_init+0x70>)
 80021ba:	4a18      	ldr	r2, [pc, #96]	; (800221c <acc_init+0x7c>)
 80021bc:	60da      	str	r2, [r3, #12]

	iis2dh_device_id_get ( &my_acc_ctx , &id ) ;
 80021be:	1dfa      	adds	r2, r7, #7
 80021c0:	4b13      	ldr	r3, [pc, #76]	; (8002210 <acc_init+0x70>)
 80021c2:	0011      	movs	r1, r2
 80021c4:	0018      	movs	r0, r3
 80021c6:	f7ff fd02 	bl	8001bce <iis2dh_device_id_get>
	sprintf ( dbg_payload , "IIS2DH_ID id = %u, my_acc_id = %u" , 0x33U , (uint16_t) id ) ;
 80021ca:	1dfb      	adds	r3, r7, #7
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	4914      	ldr	r1, [pc, #80]	; (8002220 <acc_init+0x80>)
 80021d0:	4814      	ldr	r0, [pc, #80]	; (8002224 <acc_init+0x84>)
 80021d2:	2233      	movs	r2, #51	; 0x33
 80021d4:	f004 fad4 	bl	8006780 <siprintf>
	send_debug_logs ( dbg_payload ) ;
 80021d8:	4b12      	ldr	r3, [pc, #72]	; (8002224 <acc_init+0x84>)
 80021da:	0018      	movs	r0, r3
 80021dc:	f000 f8ac 	bl	8002338 <send_debug_logs>

	//  Configuration: 2g, LP and 25Hz gives 4 uA of ACC power consumption
	iis2dh_full_scale_set ( &my_acc_ctx , IIS2DH_2g ) ; // FS bits [ 2 g - 16 g ]
 80021e0:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <acc_init+0x70>)
 80021e2:	2100      	movs	r1, #0
 80021e4:	0018      	movs	r0, r3
 80021e6:	f7ff fcc2 	bl	8001b6e <iis2dh_full_scale_set>
	iis2dh_operating_mode_set ( &my_acc_ctx , IIS2DH_LP_8bit ) ; // [ High Resolution , Normal Mode , Low Power]
 80021ea:	4b09      	ldr	r3, [pc, #36]	; (8002210 <acc_init+0x70>)
 80021ec:	2102      	movs	r1, #2
 80021ee:	0018      	movs	r0, r3
 80021f0:	f7ff fc26 	bl	8001a40 <iis2dh_operating_mode_set>
	iis2dh_data_rate_set ( &my_acc_ctx , IIS2DH_ODR_10Hz ) ; // Below 25Hz it will be hard to calculate free-fall
 80021f4:	4b06      	ldr	r3, [pc, #24]	; (8002210 <acc_init+0x70>)
 80021f6:	2102      	movs	r1, #2
 80021f8:	0018      	movs	r0, r3
 80021fa:	f7ff fc8a 	bl	8001b12 <iis2dh_data_rate_set>
	//iis2dh_data_rate_set ( &my_acc_ctx , IIS2DH_POWER_DOWN ) ; // Below 25Hz it will be hard to calculate free-fall
	iis2dh_fifo_mode_set ( &my_acc_ctx , IIS2DH_FIFO_MODE ) ; // FIFO mode allows consistent power saving for the system, since the host processor does not need to	continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.
 80021fe:	4b04      	ldr	r3, [pc, #16]	; (8002210 <acc_init+0x70>)
 8002200:	2101      	movs	r1, #1
 8002202:	0018      	movs	r0, r3
 8002204:	f7ff fcf5 	bl	8001bf2 <iis2dh_fifo_mode_set>
	//iis2dh_int1_pin_notification_mode_set ( &my_acc_ctx , IIS2DH_INT2_LATCHED ) ;
	//iis2dh_int2_pin_notification_mode_set ( &my_acc_ctx , IIS2DH_INT2_LATCHED ) ;

	// The IIS2DH may also be configured to generate an inertial wake-up and free-fall interrupt signal according to a programmed acceleration event along the enabled axes. Both free-fall and wake-up can be available simultaneously on two different pins.

}
 8002208:	46c0      	nop			; (mov r8, r8)
 800220a:	46bd      	mov	sp, r7
 800220c:	b002      	add	sp, #8
 800220e:	bd80      	pop	{r7, pc}
 8002210:	2000037c 	.word	0x2000037c
 8002214:	08002229 	.word	0x08002229
 8002218:	08002293 	.word	0x08002293
 800221c:	200000a8 	.word	0x200000a8
 8002220:	080087b4 	.word	0x080087b4
 8002224:	20000280 	.word	0x20000280

08002228 <my_st_acc_platform_write>:
// ACC LL Function
int32_t my_st_acc_platform_write ( void *handle , uint8_t reg , const uint8_t *bufp , uint16_t len )
{
 8002228:	b5b0      	push	{r4, r5, r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	0008      	movs	r0, r1
 8002232:	607a      	str	r2, [r7, #4]
 8002234:	0019      	movs	r1, r3
 8002236:	240b      	movs	r4, #11
 8002238:	193b      	adds	r3, r7, r4
 800223a:	1c02      	adds	r2, r0, #0
 800223c:	701a      	strb	r2, [r3, #0]
 800223e:	2508      	movs	r5, #8
 8002240:	197b      	adds	r3, r7, r5
 8002242:	1c0a      	adds	r2, r1, #0
 8002244:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin	( ACC_CS_GPIO_Port , ACC_CS_Pin , GPIO_PIN_RESET ) ;
 8002246:	23a0      	movs	r3, #160	; 0xa0
 8002248:	05db      	lsls	r3, r3, #23
 800224a:	2200      	movs	r2, #0
 800224c:	2110      	movs	r1, #16
 800224e:	0018      	movs	r0, r3
 8002250:	f000 feb3 	bl	8002fba <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8002254:	2014      	movs	r0, #20
 8002256:	f000 fc2b 	bl	8002ab0 <HAL_Delay>
	HAL_SPI_Transmit	( handle , &reg , 1 , 1000 ) ;
 800225a:	23fa      	movs	r3, #250	; 0xfa
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	1939      	adds	r1, r7, r4
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	2201      	movs	r2, #1
 8002264:	f002 fa06 	bl	8004674 <HAL_SPI_Transmit>
	HAL_SPI_Transmit	( handle , (uint8_t*) bufp , len , 1000 ) ;
 8002268:	23fa      	movs	r3, #250	; 0xfa
 800226a:	009c      	lsls	r4, r3, #2
 800226c:	197b      	adds	r3, r7, r5
 800226e:	881a      	ldrh	r2, [r3, #0]
 8002270:	6879      	ldr	r1, [r7, #4]
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	0023      	movs	r3, r4
 8002276:	f002 f9fd 	bl	8004674 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin	( ACC_CS_GPIO_Port , ACC_CS_Pin , GPIO_PIN_SET) ;
 800227a:	23a0      	movs	r3, #160	; 0xa0
 800227c:	05db      	lsls	r3, r3, #23
 800227e:	2201      	movs	r2, #1
 8002280:	2110      	movs	r1, #16
 8002282:	0018      	movs	r0, r3
 8002284:	f000 fe99 	bl	8002fba <HAL_GPIO_WritePin>

	return 0;
 8002288:	2300      	movs	r3, #0
}
 800228a:	0018      	movs	r0, r3
 800228c:	46bd      	mov	sp, r7
 800228e:	b004      	add	sp, #16
 8002290:	bdb0      	pop	{r4, r5, r7, pc}

08002292 <my_st_acc_platform_read>:

int32_t my_st_acc_platform_read ( void *handle , uint8_t reg , uint8_t *bufp , uint16_t len )
{
 8002292:	b5b0      	push	{r4, r5, r7, lr}
 8002294:	b084      	sub	sp, #16
 8002296:	af00      	add	r7, sp, #0
 8002298:	60f8      	str	r0, [r7, #12]
 800229a:	0008      	movs	r0, r1
 800229c:	607a      	str	r2, [r7, #4]
 800229e:	0019      	movs	r1, r3
 80022a0:	240b      	movs	r4, #11
 80022a2:	193b      	adds	r3, r7, r4
 80022a4:	1c02      	adds	r2, r0, #0
 80022a6:	701a      	strb	r2, [r3, #0]
 80022a8:	2508      	movs	r5, #8
 80022aa:	197b      	adds	r3, r7, r5
 80022ac:	1c0a      	adds	r2, r1, #0
 80022ae:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 80022b0:	193b      	adds	r3, r7, r4
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	2280      	movs	r2, #128	; 0x80
 80022b6:	4252      	negs	r2, r2
 80022b8:	4313      	orrs	r3, r2
 80022ba:	b2da      	uxtb	r2, r3
 80022bc:	193b      	adds	r3, r7, r4
 80022be:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin ( ACC_CS_GPIO_Port , ACC_CS_Pin , GPIO_PIN_RESET) ;
 80022c0:	23a0      	movs	r3, #160	; 0xa0
 80022c2:	05db      	lsls	r3, r3, #23
 80022c4:	2200      	movs	r2, #0
 80022c6:	2110      	movs	r1, #16
 80022c8:	0018      	movs	r0, r3
 80022ca:	f000 fe76 	bl	8002fba <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 80022ce:	2014      	movs	r0, #20
 80022d0:	f000 fbee 	bl	8002ab0 <HAL_Delay>
	HAL_SPI_Transmit ( handle , &reg , 1 , 1000 ) ;
 80022d4:	23fa      	movs	r3, #250	; 0xfa
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	1939      	adds	r1, r7, r4
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	2201      	movs	r2, #1
 80022de:	f002 f9c9 	bl	8004674 <HAL_SPI_Transmit>
	HAL_SPI_Receive ( handle , bufp , len , 1000 ) ;
 80022e2:	23fa      	movs	r3, #250	; 0xfa
 80022e4:	009c      	lsls	r4, r3, #2
 80022e6:	197b      	adds	r3, r7, r5
 80022e8:	881a      	ldrh	r2, [r3, #0]
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	68f8      	ldr	r0, [r7, #12]
 80022ee:	0023      	movs	r3, r4
 80022f0:	f002 fb20 	bl	8004934 <HAL_SPI_Receive>
	HAL_GPIO_WritePin ( ACC_CS_GPIO_Port , ACC_CS_Pin , GPIO_PIN_SET) ;
 80022f4:	23a0      	movs	r3, #160	; 0xa0
 80022f6:	05db      	lsls	r3, r3, #23
 80022f8:	2201      	movs	r2, #1
 80022fa:	2110      	movs	r1, #16
 80022fc:	0018      	movs	r0, r3
 80022fe:	f000 fe5c 	bl	8002fba <HAL_GPIO_WritePin>

	return 0;
 8002302:	2300      	movs	r3, #0
}
 8002304:	0018      	movs	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	b004      	add	sp, #16
 800230a:	bdb0      	pop	{r4, r5, r7, pc}

0800230c <gnss_sw_off>:
void gnss_init ( void )
{
	HAL_GPIO_WritePin ( GNSS_RST_GPIO_Port , GNSS_RST_Pin, GPIO_PIN_SET ) ;
}
void gnss_sw_off ( void )
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8002310:	2380      	movs	r3, #128	; 0x80
 8002312:	021b      	lsls	r3, r3, #8
 8002314:	4807      	ldr	r0, [pc, #28]	; (8002334 <gnss_sw_off+0x28>)
 8002316:	2200      	movs	r2, #0
 8002318:	0019      	movs	r1, r3
 800231a:	f000 fe4e 	bl	8002fba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( GNSS_RST_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 800231e:	2380      	movs	r3, #128	; 0x80
 8002320:	019b      	lsls	r3, r3, #6
 8002322:	4804      	ldr	r0, [pc, #16]	; (8002334 <gnss_sw_off+0x28>)
 8002324:	2200      	movs	r2, #0
 8002326:	0019      	movs	r1, r3
 8002328:	f000 fe47 	bl	8002fba <HAL_GPIO_WritePin>
		//HAL_UART_DeInit ( &HUART_GNSS ) ;
}
 800232c:	46c0      	nop			; (mov r8, r8)
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	50000400 	.word	0x50000400

08002338 <send_debug_logs>:
// ASTRO
void send_debug_logs ( char* p_tx_buffer )
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	0018      	movs	r0, r3
 8002344:	f7fd fede 	bl	8000104 <strlen>
 8002348:	0003      	movs	r3, r0
 800234a:	60fb      	str	r3, [r7, #12]

    if ( length > 250 )
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2bfa      	cmp	r3, #250	; 0xfa
 8002350:	d908      	bls.n	8002364 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &huart2 , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8002352:	23fa      	movs	r3, #250	; 0xfa
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	490d      	ldr	r1, [pc, #52]	; (800238c <send_debug_logs+0x54>)
 8002358:	480d      	ldr	r0, [pc, #52]	; (8002390 <send_debug_logs+0x58>)
 800235a:	222a      	movs	r2, #42	; 0x2a
 800235c:	f003 f9ae 	bl	80056bc <HAL_UART_Transmit>
        length = 250 ;
 8002360:	23fa      	movs	r3, #250	; 0xfa
 8002362:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &huart2 , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	b29a      	uxth	r2, r3
 8002368:	23fa      	movs	r3, #250	; 0xfa
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4808      	ldr	r0, [pc, #32]	; (8002390 <send_debug_logs+0x58>)
 8002370:	f003 f9a4 	bl	80056bc <HAL_UART_Transmit>
    HAL_UART_Transmit ( &huart2 , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8002374:	23fa      	movs	r3, #250	; 0xfa
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4906      	ldr	r1, [pc, #24]	; (8002394 <send_debug_logs+0x5c>)
 800237a:	4805      	ldr	r0, [pc, #20]	; (8002390 <send_debug_logs+0x58>)
 800237c:	2201      	movs	r2, #1
 800237e:	f003 f99d 	bl	80056bc <HAL_UART_Transmit>
}
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	46bd      	mov	sp, r7
 8002386:	b004      	add	sp, #16
 8002388:	bd80      	pop	{r7, pc}
 800238a:	46c0      	nop			; (mov r8, r8)
 800238c:	080087d8 	.word	0x080087d8
 8002390:	20000158 	.word	0x20000158
 8002394:	08008804 	.word	0x08008804

08002398 <my_astronode_reset>:
void my_astronode_reset ( void )
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 800239c:	4b0a      	ldr	r3, [pc, #40]	; (80023c8 <my_astronode_reset+0x30>)
 800239e:	2201      	movs	r2, #1
 80023a0:	2102      	movs	r1, #2
 80023a2:	0018      	movs	r0, r3
 80023a4:	f000 fe09 	bl	8002fba <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 80023a8:	2001      	movs	r0, #1
 80023aa:	f000 fb81 	bl	8002ab0 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 80023ae:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <my_astronode_reset+0x30>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	2102      	movs	r1, #2
 80023b4:	0018      	movs	r0, r3
 80023b6:	f000 fe00 	bl	8002fba <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 80023ba:	20fa      	movs	r0, #250	; 0xfa
 80023bc:	f000 fb78 	bl	8002ab0 <HAL_Delay>
}
 80023c0:	46c0      	nop			; (mov r8, r8)
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	46c0      	nop			; (mov r8, r8)
 80023c8:	50000400 	.word	0x50000400

080023cc <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 80023d6:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <send_astronode_request+0x34>)
 80023d8:	0018      	movs	r0, r3
 80023da:	f7ff ffad 	bl	8002338 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	0018      	movs	r0, r3
 80023e2:	f7ff ffa9 	bl	8002338 <send_debug_logs>
    HAL_UART_Transmit ( &huart3 , p_tx_buffer , length , 1000 ) ;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	23fa      	movs	r3, #250	; 0xfa
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	4804      	ldr	r0, [pc, #16]	; (8002404 <send_astronode_request+0x38>)
 80023f2:	f003 f963 	bl	80056bc <HAL_UART_Transmit>
}
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b002      	add	sp, #8
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	08008808 	.word	0x08008808
 8002404:	200001ec 	.word	0x200001ec

08002408 <get_systick>:
uint32_t get_systick ( void )
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 800240c:	f000 fb46 	bl	8002a9c <HAL_GetTick>
 8002410:	0003      	movs	r3, r0
}
 8002412:	0018      	movs	r0, r3
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	000a      	movs	r2, r1
 8002422:	1cbb      	adds	r3, r7, #2
 8002424:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 8002426:	f7ff ffef 	bl	8002408 <get_systick>
 800242a:	0002      	movs	r2, r0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	1cba      	adds	r2, r7, #2
 8002432:	8812      	ldrh	r2, [r2, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	419b      	sbcs	r3, r3
 8002438:	425b      	negs	r3, r3
 800243a:	b2db      	uxtb	r3, r3
}
 800243c:	0018      	movs	r0, r3
 800243e:	46bd      	mov	sp, r7
 8002440:	b002      	add	sp, #8
 8002442:	bd80      	pop	{r7, pc}

08002444 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &huart3 , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4806      	ldr	r0, [pc, #24]	; (8002468 <is_astronode_character_received+0x24>)
 8002450:	2364      	movs	r3, #100	; 0x64
 8002452:	2201      	movs	r2, #1
 8002454:	f003 f9d6 	bl	8005804 <HAL_UART_Receive>
 8002458:	0003      	movs	r3, r0
 800245a:	425a      	negs	r2, r3
 800245c:	4153      	adcs	r3, r2
 800245e:	b2db      	uxtb	r3, r3
}
 8002460:	0018      	movs	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	b002      	add	sp, #8
 8002466:	bd80      	pop	{r7, pc}
 8002468:	200001ec 	.word	0x200001ec

0800246c <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 8002470:	4b06      	ldr	r3, [pc, #24]	; (800248c <my_astro_evt_pin+0x20>)
 8002472:	2104      	movs	r1, #4
 8002474:	0018      	movs	r0, r3
 8002476:	f000 fd83 	bl	8002f80 <HAL_GPIO_ReadPin>
 800247a:	0003      	movs	r3, r0
 800247c:	3b01      	subs	r3, #1
 800247e:	425a      	negs	r2, r3
 8002480:	4153      	adcs	r3, r2
 8002482:	b2db      	uxtb	r3, r3
}
 8002484:	0018      	movs	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	46c0      	nop			; (mov r8, r8)
 800248c:	50000400 	.word	0x50000400

08002490 <my_astro_init>:
void my_astro_init ( void )
{
 8002490:	b590      	push	{r4, r7, lr}
 8002492:	b087      	sub	sp, #28
 8002494:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 8002496:	1dfb      	adds	r3, r7, #7
 8002498:	2200      	movs	r2, #0
 800249a:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 800249c:	e012      	b.n	80024c4 <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 800249e:	f7ff ff7b 	bl	8002398 <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 80024a2:	1dfc      	adds	r4, r7, #7
 80024a4:	2300      	movs	r3, #0
 80024a6:	9303      	str	r3, [sp, #12]
 80024a8:	2301      	movs	r3, #1
 80024aa:	9302      	str	r3, [sp, #8]
 80024ac:	2301      	movs	r3, #1
 80024ae:	9301      	str	r3, [sp, #4]
 80024b0:	2301      	movs	r3, #1
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	2300      	movs	r3, #0
 80024b6:	2201      	movs	r2, #1
 80024b8:	2101      	movs	r1, #1
 80024ba:	2001      	movs	r0, #1
 80024bc:	f7fe f8f8 	bl	80006b0 <astronode_send_cfg_wr>
 80024c0:	0003      	movs	r3, r0
 80024c2:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 80024c4:	1dfb      	adds	r3, r7, #7
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2201      	movs	r2, #1
 80024ca:	4053      	eors	r3, r2
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1e5      	bne.n	800249e <my_astro_init+0xe>
	}

	if ( cfg_wr )
 80024d2:	1dfb      	adds	r3, r7, #7
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d018      	beq.n	800250c <my_astro_init+0x7c>
	{
		astronode_send_rtc_rr () ;
 80024da:	f7fe fbe5 	bl	8000ca8 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 80024de:	f7fe f8af 	bl	8000640 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 80024e2:	f7fe fcdb 	bl	8000e9c <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 80024e6:	f7fe fa39 	bl	800095c <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 80024ea:	f7fe f98d 	bl	8000808 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ; // The module's entire payload queue can be cleared with the Payload Free Request PLD_FR.
 80024ee:	f7fe fb5f 	bl	8000bb0 <astronode_send_pld_fr>
	}
	while ( my_astro_evt_pin () )
 80024f2:	e00b      	b.n	800250c <my_astro_init+0x7c>
  {
	  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 80024f4:	4b0a      	ldr	r3, [pc, #40]	; (8002520 <my_astro_init+0x90>)
 80024f6:	4a0b      	ldr	r2, [pc, #44]	; (8002524 <my_astro_init+0x94>)
 80024f8:	490b      	ldr	r1, [pc, #44]	; (8002528 <my_astro_init+0x98>)
 80024fa:	480c      	ldr	r0, [pc, #48]	; (800252c <my_astro_init+0x9c>)
 80024fc:	f004 f940 	bl	8006780 <siprintf>
	  send_debug_logs ( dbg_payload ) ;
 8002500:	4b0a      	ldr	r3, [pc, #40]	; (800252c <my_astro_init+0x9c>)
 8002502:	0018      	movs	r0, r3
 8002504:	f7ff ff18 	bl	8002338 <send_debug_logs>
	  my_astro_handle_evt () ;
 8002508:	f000 f822 	bl	8002550 <my_astro_handle_evt>
	while ( my_astro_evt_pin () )
 800250c:	f7ff ffae 	bl	800246c <my_astro_evt_pin>
 8002510:	1e03      	subs	r3, r0, #0
 8002512:	d1ef      	bne.n	80024f4 <my_astro_init+0x64>
  }
}
 8002514:	46c0      	nop			; (mov r8, r8)
 8002516:	46c0      	nop			; (mov r8, r8)
 8002518:	46bd      	mov	sp, r7
 800251a:	b003      	add	sp, #12
 800251c:	bd90      	pop	{r4, r7, pc}
 800251e:	46c0      	nop			; (mov r8, r8)
 8002520:	00000277 	.word	0x00000277
 8002524:	0800882c 	.word	0x0800882c
 8002528:	08008840 	.word	0x08008840
 800252c:	20000280 	.word	0x20000280

08002530 <sys_init>:

void sys_init ( void )
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
	acc_init () ;
 8002534:	f7ff fe34 	bl	80021a0 <acc_init>
	gnss_sw_off () ;
 8002538:	f7ff fee8 	bl	800230c <gnss_sw_off>
	my_astro_init () ;
 800253c:	f7ff ffa8 	bl	8002490 <my_astro_init>
}
 8002540:	46c0      	nop			; (mov r8, r8)
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800254a:	b672      	cpsid	i
}
 800254c:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800254e:	e7fe      	b.n	800254e <Error_Handler+0x8>

08002550 <my_astro_handle_evt>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_handle_evt ( void )
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 8002554:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <my_astro_handle_evt+0x58>)
 8002556:	0018      	movs	r0, r3
 8002558:	f7ff feee 	bl	8002338 <send_debug_logs>
	astronode_send_evt_rr () ;
 800255c:	f7fe faa8 	bl	8000ab0 <astronode_send_evt_rr>
	if (is_sak_available () )
 8002560:	f7fe fd86 	bl	8001070 <is_sak_available>
 8002564:	1e03      	subs	r3, r0, #0
 8002566:	d007      	beq.n	8002578 <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 8002568:	f7fe fc02 	bl	8000d70 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 800256c:	f7fe fc56 	bl	8000e1c <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 8002570:	4b0e      	ldr	r3, [pc, #56]	; (80025ac <my_astro_handle_evt+0x5c>)
 8002572:	0018      	movs	r0, r3
 8002574:	f7ff fee0 	bl	8002338 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8002578:	f7fe fd84 	bl	8001084 <is_astronode_reset>
 800257c:	1e03      	subs	r3, r0, #0
 800257e:	d005      	beq.n	800258c <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 8002580:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <my_astro_handle_evt+0x60>)
 8002582:	0018      	movs	r0, r3
 8002584:	f7ff fed8 	bl	8002338 <send_debug_logs>
	  astronode_send_res_cr () ;
 8002588:	f7fe fb4e 	bl	8000c28 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 800258c:	f7fe fd84 	bl	8001098 <is_command_available>
 8002590:	1e03      	subs	r3, r0, #0
 8002592:	d005      	beq.n	80025a0 <my_astro_handle_evt+0x50>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 8002594:	4b07      	ldr	r3, [pc, #28]	; (80025b4 <my_astro_handle_evt+0x64>)
 8002596:	0018      	movs	r0, r3
 8002598:	f7ff fece 	bl	8002338 <send_debug_logs>
	  astronode_send_cmd_cr () ;
 800259c:	f7fe fd28 	bl	8000ff0 <astronode_send_cmd_cr>
	}
	return true ;
 80025a0:	2301      	movs	r3, #1
}
 80025a2:	0018      	movs	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	08008858 	.word	0x08008858
 80025ac:	0800888c 	.word	0x0800888c
 80025b0:	080088d0 	.word	0x080088d0
 80025b4:	0800890c 	.word	0x0800890c

080025b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025be:	4b11      	ldr	r3, [pc, #68]	; (8002604 <HAL_MspInit+0x4c>)
 80025c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025c2:	4b10      	ldr	r3, [pc, #64]	; (8002604 <HAL_MspInit+0x4c>)
 80025c4:	2101      	movs	r1, #1
 80025c6:	430a      	orrs	r2, r1
 80025c8:	641a      	str	r2, [r3, #64]	; 0x40
 80025ca:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <HAL_MspInit+0x4c>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	2201      	movs	r2, #1
 80025d0:	4013      	ands	r3, r2
 80025d2:	607b      	str	r3, [r7, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025d6:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <HAL_MspInit+0x4c>)
 80025d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025da:	4b0a      	ldr	r3, [pc, #40]	; (8002604 <HAL_MspInit+0x4c>)
 80025dc:	2180      	movs	r1, #128	; 0x80
 80025de:	0549      	lsls	r1, r1, #21
 80025e0:	430a      	orrs	r2, r1
 80025e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80025e4:	4b07      	ldr	r3, [pc, #28]	; (8002604 <HAL_MspInit+0x4c>)
 80025e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025e8:	2380      	movs	r3, #128	; 0x80
 80025ea:	055b      	lsls	r3, r3, #21
 80025ec:	4013      	ands	r3, r2
 80025ee:	603b      	str	r3, [r7, #0]
 80025f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80025f2:	23c0      	movs	r3, #192	; 0xc0
 80025f4:	00db      	lsls	r3, r3, #3
 80025f6:	0018      	movs	r0, r3
 80025f8:	f000 fa8c 	bl	8002b14 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025fc:	46c0      	nop			; (mov r8, r8)
 80025fe:	46bd      	mov	sp, r7
 8002600:	b002      	add	sp, #8
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40021000 	.word	0x40021000

08002608 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002608:	b590      	push	{r4, r7, lr}
 800260a:	b097      	sub	sp, #92	; 0x5c
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002610:	240c      	movs	r4, #12
 8002612:	193b      	adds	r3, r7, r4
 8002614:	0018      	movs	r0, r3
 8002616:	234c      	movs	r3, #76	; 0x4c
 8002618:	001a      	movs	r2, r3
 800261a:	2100      	movs	r1, #0
 800261c:	f004 f8d0 	bl	80067c0 <memset>
  if(hrtc->Instance==RTC)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a15      	ldr	r2, [pc, #84]	; (800267c <HAL_RTC_MspInit+0x74>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d124      	bne.n	8002674 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800262a:	193b      	adds	r3, r7, r4
 800262c:	2280      	movs	r2, #128	; 0x80
 800262e:	0292      	lsls	r2, r2, #10
 8002630:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002632:	193b      	adds	r3, r7, r4
 8002634:	2280      	movs	r2, #128	; 0x80
 8002636:	0052      	lsls	r2, r2, #1
 8002638:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800263a:	193b      	adds	r3, r7, r4
 800263c:	0018      	movs	r0, r3
 800263e:	f001 fa75 	bl	8003b2c <HAL_RCCEx_PeriphCLKConfig>
 8002642:	1e03      	subs	r3, r0, #0
 8002644:	d001      	beq.n	800264a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002646:	f7ff ff7e 	bl	8002546 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800264a:	4b0d      	ldr	r3, [pc, #52]	; (8002680 <HAL_RTC_MspInit+0x78>)
 800264c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800264e:	4b0c      	ldr	r3, [pc, #48]	; (8002680 <HAL_RTC_MspInit+0x78>)
 8002650:	2180      	movs	r1, #128	; 0x80
 8002652:	0209      	lsls	r1, r1, #8
 8002654:	430a      	orrs	r2, r1
 8002656:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002658:	4b09      	ldr	r3, [pc, #36]	; (8002680 <HAL_RTC_MspInit+0x78>)
 800265a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800265c:	4b08      	ldr	r3, [pc, #32]	; (8002680 <HAL_RTC_MspInit+0x78>)
 800265e:	2180      	movs	r1, #128	; 0x80
 8002660:	00c9      	lsls	r1, r1, #3
 8002662:	430a      	orrs	r2, r1
 8002664:	63da      	str	r2, [r3, #60]	; 0x3c
 8002666:	4b06      	ldr	r3, [pc, #24]	; (8002680 <HAL_RTC_MspInit+0x78>)
 8002668:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800266a:	2380      	movs	r3, #128	; 0x80
 800266c:	00db      	lsls	r3, r3, #3
 800266e:	4013      	ands	r3, r2
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002674:	46c0      	nop			; (mov r8, r8)
 8002676:	46bd      	mov	sp, r7
 8002678:	b017      	add	sp, #92	; 0x5c
 800267a:	bd90      	pop	{r4, r7, pc}
 800267c:	40002800 	.word	0x40002800
 8002680:	40021000 	.word	0x40021000

08002684 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002684:	b590      	push	{r4, r7, lr}
 8002686:	b08b      	sub	sp, #44	; 0x2c
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800268c:	2414      	movs	r4, #20
 800268e:	193b      	adds	r3, r7, r4
 8002690:	0018      	movs	r0, r3
 8002692:	2314      	movs	r3, #20
 8002694:	001a      	movs	r2, r3
 8002696:	2100      	movs	r1, #0
 8002698:	f004 f892 	bl	80067c0 <memset>
  if(hspi->Instance==SPI1)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a1b      	ldr	r2, [pc, #108]	; (8002710 <HAL_SPI_MspInit+0x8c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d130      	bne.n	8002708 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026a6:	4b1b      	ldr	r3, [pc, #108]	; (8002714 <HAL_SPI_MspInit+0x90>)
 80026a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026aa:	4b1a      	ldr	r3, [pc, #104]	; (8002714 <HAL_SPI_MspInit+0x90>)
 80026ac:	2180      	movs	r1, #128	; 0x80
 80026ae:	0149      	lsls	r1, r1, #5
 80026b0:	430a      	orrs	r2, r1
 80026b2:	641a      	str	r2, [r3, #64]	; 0x40
 80026b4:	4b17      	ldr	r3, [pc, #92]	; (8002714 <HAL_SPI_MspInit+0x90>)
 80026b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026b8:	2380      	movs	r3, #128	; 0x80
 80026ba:	015b      	lsls	r3, r3, #5
 80026bc:	4013      	ands	r3, r2
 80026be:	613b      	str	r3, [r7, #16]
 80026c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c2:	4b14      	ldr	r3, [pc, #80]	; (8002714 <HAL_SPI_MspInit+0x90>)
 80026c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026c6:	4b13      	ldr	r3, [pc, #76]	; (8002714 <HAL_SPI_MspInit+0x90>)
 80026c8:	2101      	movs	r1, #1
 80026ca:	430a      	orrs	r2, r1
 80026cc:	635a      	str	r2, [r3, #52]	; 0x34
 80026ce:	4b11      	ldr	r3, [pc, #68]	; (8002714 <HAL_SPI_MspInit+0x90>)
 80026d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026d2:	2201      	movs	r2, #1
 80026d4:	4013      	ands	r3, r2
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SCK_Pin|ACC_MISO_Pin|ACC_MOSI_Pin;
 80026da:	0021      	movs	r1, r4
 80026dc:	187b      	adds	r3, r7, r1
 80026de:	22e0      	movs	r2, #224	; 0xe0
 80026e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e2:	187b      	adds	r3, r7, r1
 80026e4:	2202      	movs	r2, #2
 80026e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e8:	187b      	adds	r3, r7, r1
 80026ea:	2200      	movs	r2, #0
 80026ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ee:	187b      	adds	r3, r7, r1
 80026f0:	2200      	movs	r2, #0
 80026f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80026f4:	187b      	adds	r3, r7, r1
 80026f6:	2200      	movs	r2, #0
 80026f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026fa:	187a      	adds	r2, r7, r1
 80026fc:	23a0      	movs	r3, #160	; 0xa0
 80026fe:	05db      	lsls	r3, r3, #23
 8002700:	0011      	movs	r1, r2
 8002702:	0018      	movs	r0, r3
 8002704:	f000 fad0 	bl	8002ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002708:	46c0      	nop			; (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	b00b      	add	sp, #44	; 0x2c
 800270e:	bd90      	pop	{r4, r7, pc}
 8002710:	40013000 	.word	0x40013000
 8002714:	40021000 	.word	0x40021000

08002718 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a09      	ldr	r2, [pc, #36]	; (800274c <HAL_TIM_Base_MspInit+0x34>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d10b      	bne.n	8002742 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800272a:	4b09      	ldr	r3, [pc, #36]	; (8002750 <HAL_TIM_Base_MspInit+0x38>)
 800272c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800272e:	4b08      	ldr	r3, [pc, #32]	; (8002750 <HAL_TIM_Base_MspInit+0x38>)
 8002730:	2110      	movs	r1, #16
 8002732:	430a      	orrs	r2, r1
 8002734:	63da      	str	r2, [r3, #60]	; 0x3c
 8002736:	4b06      	ldr	r3, [pc, #24]	; (8002750 <HAL_TIM_Base_MspInit+0x38>)
 8002738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800273a:	2210      	movs	r2, #16
 800273c:	4013      	ands	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002742:	46c0      	nop			; (mov r8, r8)
 8002744:	46bd      	mov	sp, r7
 8002746:	b004      	add	sp, #16
 8002748:	bd80      	pop	{r7, pc}
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	40001000 	.word	0x40001000
 8002750:	40021000 	.word	0x40021000

08002754 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002754:	b590      	push	{r4, r7, lr}
 8002756:	b09f      	sub	sp, #124	; 0x7c
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275c:	2364      	movs	r3, #100	; 0x64
 800275e:	18fb      	adds	r3, r7, r3
 8002760:	0018      	movs	r0, r3
 8002762:	2314      	movs	r3, #20
 8002764:	001a      	movs	r2, r3
 8002766:	2100      	movs	r1, #0
 8002768:	f004 f82a 	bl	80067c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800276c:	2418      	movs	r4, #24
 800276e:	193b      	adds	r3, r7, r4
 8002770:	0018      	movs	r0, r3
 8002772:	234c      	movs	r3, #76	; 0x4c
 8002774:	001a      	movs	r2, r3
 8002776:	2100      	movs	r1, #0
 8002778:	f004 f822 	bl	80067c0 <memset>
  if(huart->Instance==USART2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a45      	ldr	r2, [pc, #276]	; (8002898 <HAL_UART_MspInit+0x144>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d13f      	bne.n	8002806 <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002786:	193b      	adds	r3, r7, r4
 8002788:	2202      	movs	r2, #2
 800278a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800278c:	193b      	adds	r3, r7, r4
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002792:	193b      	adds	r3, r7, r4
 8002794:	0018      	movs	r0, r3
 8002796:	f001 f9c9 	bl	8003b2c <HAL_RCCEx_PeriphCLKConfig>
 800279a:	1e03      	subs	r3, r0, #0
 800279c:	d001      	beq.n	80027a2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800279e:	f7ff fed2 	bl	8002546 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80027a2:	4b3e      	ldr	r3, [pc, #248]	; (800289c <HAL_UART_MspInit+0x148>)
 80027a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027a6:	4b3d      	ldr	r3, [pc, #244]	; (800289c <HAL_UART_MspInit+0x148>)
 80027a8:	2180      	movs	r1, #128	; 0x80
 80027aa:	0289      	lsls	r1, r1, #10
 80027ac:	430a      	orrs	r2, r1
 80027ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80027b0:	4b3a      	ldr	r3, [pc, #232]	; (800289c <HAL_UART_MspInit+0x148>)
 80027b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027b4:	2380      	movs	r3, #128	; 0x80
 80027b6:	029b      	lsls	r3, r3, #10
 80027b8:	4013      	ands	r3, r2
 80027ba:	617b      	str	r3, [r7, #20]
 80027bc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027be:	4b37      	ldr	r3, [pc, #220]	; (800289c <HAL_UART_MspInit+0x148>)
 80027c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027c2:	4b36      	ldr	r3, [pc, #216]	; (800289c <HAL_UART_MspInit+0x148>)
 80027c4:	2101      	movs	r1, #1
 80027c6:	430a      	orrs	r2, r1
 80027c8:	635a      	str	r2, [r3, #52]	; 0x34
 80027ca:	4b34      	ldr	r3, [pc, #208]	; (800289c <HAL_UART_MspInit+0x148>)
 80027cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ce:	2201      	movs	r2, #1
 80027d0:	4013      	ands	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
 80027d4:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80027d6:	2164      	movs	r1, #100	; 0x64
 80027d8:	187b      	adds	r3, r7, r1
 80027da:	220c      	movs	r2, #12
 80027dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027de:	187b      	adds	r3, r7, r1
 80027e0:	2202      	movs	r2, #2
 80027e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e4:	187b      	adds	r3, r7, r1
 80027e6:	2200      	movs	r2, #0
 80027e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ea:	187b      	adds	r3, r7, r1
 80027ec:	2200      	movs	r2, #0
 80027ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80027f0:	187b      	adds	r3, r7, r1
 80027f2:	2201      	movs	r2, #1
 80027f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f6:	187a      	adds	r2, r7, r1
 80027f8:	23a0      	movs	r3, #160	; 0xa0
 80027fa:	05db      	lsls	r3, r3, #23
 80027fc:	0011      	movs	r1, r2
 80027fe:	0018      	movs	r0, r3
 8002800:	f000 fa52 	bl	8002ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002804:	e044      	b.n	8002890 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART3)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a25      	ldr	r2, [pc, #148]	; (80028a0 <HAL_UART_MspInit+0x14c>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d13f      	bne.n	8002890 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002810:	2118      	movs	r1, #24
 8002812:	187b      	adds	r3, r7, r1
 8002814:	2204      	movs	r2, #4
 8002816:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002818:	187b      	adds	r3, r7, r1
 800281a:	2200      	movs	r2, #0
 800281c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800281e:	187b      	adds	r3, r7, r1
 8002820:	0018      	movs	r0, r3
 8002822:	f001 f983 	bl	8003b2c <HAL_RCCEx_PeriphCLKConfig>
 8002826:	1e03      	subs	r3, r0, #0
 8002828:	d001      	beq.n	800282e <HAL_UART_MspInit+0xda>
      Error_Handler();
 800282a:	f7ff fe8c 	bl	8002546 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800282e:	4b1b      	ldr	r3, [pc, #108]	; (800289c <HAL_UART_MspInit+0x148>)
 8002830:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002832:	4b1a      	ldr	r3, [pc, #104]	; (800289c <HAL_UART_MspInit+0x148>)
 8002834:	2180      	movs	r1, #128	; 0x80
 8002836:	02c9      	lsls	r1, r1, #11
 8002838:	430a      	orrs	r2, r1
 800283a:	63da      	str	r2, [r3, #60]	; 0x3c
 800283c:	4b17      	ldr	r3, [pc, #92]	; (800289c <HAL_UART_MspInit+0x148>)
 800283e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	02db      	lsls	r3, r3, #11
 8002844:	4013      	ands	r3, r2
 8002846:	60fb      	str	r3, [r7, #12]
 8002848:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284a:	4b14      	ldr	r3, [pc, #80]	; (800289c <HAL_UART_MspInit+0x148>)
 800284c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800284e:	4b13      	ldr	r3, [pc, #76]	; (800289c <HAL_UART_MspInit+0x148>)
 8002850:	2102      	movs	r1, #2
 8002852:	430a      	orrs	r2, r1
 8002854:	635a      	str	r2, [r3, #52]	; 0x34
 8002856:	4b11      	ldr	r3, [pc, #68]	; (800289c <HAL_UART_MspInit+0x148>)
 8002858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800285a:	2202      	movs	r2, #2
 800285c:	4013      	ands	r3, r2
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002862:	2164      	movs	r1, #100	; 0x64
 8002864:	187b      	adds	r3, r7, r1
 8002866:	22c0      	movs	r2, #192	; 0xc0
 8002868:	0092      	lsls	r2, r2, #2
 800286a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286c:	187b      	adds	r3, r7, r1
 800286e:	2202      	movs	r2, #2
 8002870:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002872:	187b      	adds	r3, r7, r1
 8002874:	2200      	movs	r2, #0
 8002876:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002878:	187b      	adds	r3, r7, r1
 800287a:	2200      	movs	r2, #0
 800287c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800287e:	187b      	adds	r3, r7, r1
 8002880:	2204      	movs	r2, #4
 8002882:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002884:	187b      	adds	r3, r7, r1
 8002886:	4a07      	ldr	r2, [pc, #28]	; (80028a4 <HAL_UART_MspInit+0x150>)
 8002888:	0019      	movs	r1, r3
 800288a:	0010      	movs	r0, r2
 800288c:	f000 fa0c 	bl	8002ca8 <HAL_GPIO_Init>
}
 8002890:	46c0      	nop			; (mov r8, r8)
 8002892:	46bd      	mov	sp, r7
 8002894:	b01f      	add	sp, #124	; 0x7c
 8002896:	bd90      	pop	{r4, r7, pc}
 8002898:	40004400 	.word	0x40004400
 800289c:	40021000 	.word	0x40021000
 80028a0:	40004800 	.word	0x40004800
 80028a4:	50000400 	.word	0x50000400

080028a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028ac:	e7fe      	b.n	80028ac <NMI_Handler+0x4>

080028ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028b2:	e7fe      	b.n	80028b2 <HardFault_Handler+0x4>

080028b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80028b8:	46c0      	nop			; (mov r8, r8)
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028cc:	f000 f8d4 	bl	8002a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028d0:	46c0      	nop			; (mov r8, r8)
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028e0:	4a14      	ldr	r2, [pc, #80]	; (8002934 <_sbrk+0x5c>)
 80028e2:	4b15      	ldr	r3, [pc, #84]	; (8002938 <_sbrk+0x60>)
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028ec:	4b13      	ldr	r3, [pc, #76]	; (800293c <_sbrk+0x64>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d102      	bne.n	80028fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028f4:	4b11      	ldr	r3, [pc, #68]	; (800293c <_sbrk+0x64>)
 80028f6:	4a12      	ldr	r2, [pc, #72]	; (8002940 <_sbrk+0x68>)
 80028f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028fa:	4b10      	ldr	r3, [pc, #64]	; (800293c <_sbrk+0x64>)
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	18d3      	adds	r3, r2, r3
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	429a      	cmp	r2, r3
 8002906:	d207      	bcs.n	8002918 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002908:	f003 ff62 	bl	80067d0 <__errno>
 800290c:	0003      	movs	r3, r0
 800290e:	220c      	movs	r2, #12
 8002910:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002912:	2301      	movs	r3, #1
 8002914:	425b      	negs	r3, r3
 8002916:	e009      	b.n	800292c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002918:	4b08      	ldr	r3, [pc, #32]	; (800293c <_sbrk+0x64>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800291e:	4b07      	ldr	r3, [pc, #28]	; (800293c <_sbrk+0x64>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	18d2      	adds	r2, r2, r3
 8002926:	4b05      	ldr	r3, [pc, #20]	; (800293c <_sbrk+0x64>)
 8002928:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800292a:	68fb      	ldr	r3, [r7, #12]
}
 800292c:	0018      	movs	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	b006      	add	sp, #24
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20024000 	.word	0x20024000
 8002938:	00000400 	.word	0x00000400
 800293c:	2000038c 	.word	0x2000038c
 8002940:	200004e0 	.word	0x200004e0

08002944 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002948:	46c0      	nop			; (mov r8, r8)
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002950:	480d      	ldr	r0, [pc, #52]	; (8002988 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002952:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002954:	f7ff fff6 	bl	8002944 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002958:	480c      	ldr	r0, [pc, #48]	; (800298c <LoopForever+0x6>)
  ldr r1, =_edata
 800295a:	490d      	ldr	r1, [pc, #52]	; (8002990 <LoopForever+0xa>)
  ldr r2, =_sidata
 800295c:	4a0d      	ldr	r2, [pc, #52]	; (8002994 <LoopForever+0xe>)
  movs r3, #0
 800295e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002960:	e002      	b.n	8002968 <LoopCopyDataInit>

08002962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002966:	3304      	adds	r3, #4

08002968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800296a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800296c:	d3f9      	bcc.n	8002962 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800296e:	4a0a      	ldr	r2, [pc, #40]	; (8002998 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002970:	4c0a      	ldr	r4, [pc, #40]	; (800299c <LoopForever+0x16>)
  movs r3, #0
 8002972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002974:	e001      	b.n	800297a <LoopFillZerobss>

08002976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002978:	3204      	adds	r2, #4

0800297a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800297a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800297c:	d3fb      	bcc.n	8002976 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800297e:	f003 ff2d 	bl	80067dc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002982:	f7ff f965 	bl	8001c50 <main>

08002986 <LoopForever>:

LoopForever:
  b LoopForever
 8002986:	e7fe      	b.n	8002986 <LoopForever>
  ldr   r0, =_estack
 8002988:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800298c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002990:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002994:	08008a28 	.word	0x08008a28
  ldr r2, =_sbss
 8002998:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800299c:	200004dc 	.word	0x200004dc

080029a0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029a0:	e7fe      	b.n	80029a0 <ADC1_COMP_IRQHandler>
	...

080029a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029aa:	1dfb      	adds	r3, r7, #7
 80029ac:	2200      	movs	r2, #0
 80029ae:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029b0:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <HAL_Init+0x3c>)
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	4b0a      	ldr	r3, [pc, #40]	; (80029e0 <HAL_Init+0x3c>)
 80029b6:	2180      	movs	r1, #128	; 0x80
 80029b8:	0049      	lsls	r1, r1, #1
 80029ba:	430a      	orrs	r2, r1
 80029bc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029be:	2003      	movs	r0, #3
 80029c0:	f000 f810 	bl	80029e4 <HAL_InitTick>
 80029c4:	1e03      	subs	r3, r0, #0
 80029c6:	d003      	beq.n	80029d0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80029c8:	1dfb      	adds	r3, r7, #7
 80029ca:	2201      	movs	r2, #1
 80029cc:	701a      	strb	r2, [r3, #0]
 80029ce:	e001      	b.n	80029d4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80029d0:	f7ff fdf2 	bl	80025b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80029d4:	1dfb      	adds	r3, r7, #7
 80029d6:	781b      	ldrb	r3, [r3, #0]
}
 80029d8:	0018      	movs	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	b002      	add	sp, #8
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40022000 	.word	0x40022000

080029e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80029ec:	230f      	movs	r3, #15
 80029ee:	18fb      	adds	r3, r7, r3
 80029f0:	2200      	movs	r2, #0
 80029f2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80029f4:	4b1d      	ldr	r3, [pc, #116]	; (8002a6c <HAL_InitTick+0x88>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d02b      	beq.n	8002a54 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80029fc:	4b1c      	ldr	r3, [pc, #112]	; (8002a70 <HAL_InitTick+0x8c>)
 80029fe:	681c      	ldr	r4, [r3, #0]
 8002a00:	4b1a      	ldr	r3, [pc, #104]	; (8002a6c <HAL_InitTick+0x88>)
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	0019      	movs	r1, r3
 8002a06:	23fa      	movs	r3, #250	; 0xfa
 8002a08:	0098      	lsls	r0, r3, #2
 8002a0a:	f7fd fb8d 	bl	8000128 <__udivsi3>
 8002a0e:	0003      	movs	r3, r0
 8002a10:	0019      	movs	r1, r3
 8002a12:	0020      	movs	r0, r4
 8002a14:	f7fd fb88 	bl	8000128 <__udivsi3>
 8002a18:	0003      	movs	r3, r0
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	f000 f937 	bl	8002c8e <HAL_SYSTICK_Config>
 8002a20:	1e03      	subs	r3, r0, #0
 8002a22:	d112      	bne.n	8002a4a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b03      	cmp	r3, #3
 8002a28:	d80a      	bhi.n	8002a40 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	425b      	negs	r3, r3
 8002a30:	2200      	movs	r2, #0
 8002a32:	0018      	movs	r0, r3
 8002a34:	f000 f916 	bl	8002c64 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a38:	4b0e      	ldr	r3, [pc, #56]	; (8002a74 <HAL_InitTick+0x90>)
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	601a      	str	r2, [r3, #0]
 8002a3e:	e00d      	b.n	8002a5c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002a40:	230f      	movs	r3, #15
 8002a42:	18fb      	adds	r3, r7, r3
 8002a44:	2201      	movs	r2, #1
 8002a46:	701a      	strb	r2, [r3, #0]
 8002a48:	e008      	b.n	8002a5c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002a4a:	230f      	movs	r3, #15
 8002a4c:	18fb      	adds	r3, r7, r3
 8002a4e:	2201      	movs	r2, #1
 8002a50:	701a      	strb	r2, [r3, #0]
 8002a52:	e003      	b.n	8002a5c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002a54:	230f      	movs	r3, #15
 8002a56:	18fb      	adds	r3, r7, r3
 8002a58:	2201      	movs	r2, #1
 8002a5a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002a5c:	230f      	movs	r3, #15
 8002a5e:	18fb      	adds	r3, r7, r3
 8002a60:	781b      	ldrb	r3, [r3, #0]
}
 8002a62:	0018      	movs	r0, r3
 8002a64:	46bd      	mov	sp, r7
 8002a66:	b005      	add	sp, #20
 8002a68:	bd90      	pop	{r4, r7, pc}
 8002a6a:	46c0      	nop			; (mov r8, r8)
 8002a6c:	20000008 	.word	0x20000008
 8002a70:	20000000 	.word	0x20000000
 8002a74:	20000004 	.word	0x20000004

08002a78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a7c:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <HAL_IncTick+0x1c>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	001a      	movs	r2, r3
 8002a82:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <HAL_IncTick+0x20>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	18d2      	adds	r2, r2, r3
 8002a88:	4b03      	ldr	r3, [pc, #12]	; (8002a98 <HAL_IncTick+0x20>)
 8002a8a:	601a      	str	r2, [r3, #0]
}
 8002a8c:	46c0      	nop			; (mov r8, r8)
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	46c0      	nop			; (mov r8, r8)
 8002a94:	20000008 	.word	0x20000008
 8002a98:	20000390 	.word	0x20000390

08002a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002aa0:	4b02      	ldr	r3, [pc, #8]	; (8002aac <HAL_GetTick+0x10>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
}
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	46c0      	nop			; (mov r8, r8)
 8002aac:	20000390 	.word	0x20000390

08002ab0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ab8:	f7ff fff0 	bl	8002a9c <HAL_GetTick>
 8002abc:	0003      	movs	r3, r0
 8002abe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	d005      	beq.n	8002ad6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aca:	4b0a      	ldr	r3, [pc, #40]	; (8002af4 <HAL_Delay+0x44>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	001a      	movs	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	189b      	adds	r3, r3, r2
 8002ad4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	f7ff ffe0 	bl	8002a9c <HAL_GetTick>
 8002adc:	0002      	movs	r2, r0
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d8f7      	bhi.n	8002ad8 <HAL_Delay+0x28>
  {
  }
}
 8002ae8:	46c0      	nop			; (mov r8, r8)
 8002aea:	46c0      	nop			; (mov r8, r8)
 8002aec:	46bd      	mov	sp, r7
 8002aee:	b004      	add	sp, #16
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	46c0      	nop			; (mov r8, r8)
 8002af4:	20000008 	.word	0x20000008

08002af8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8002afc:	4b04      	ldr	r3, [pc, #16]	; (8002b10 <HAL_SuspendTick+0x18>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	4b03      	ldr	r3, [pc, #12]	; (8002b10 <HAL_SuspendTick+0x18>)
 8002b02:	2102      	movs	r1, #2
 8002b04:	438a      	bics	r2, r1
 8002b06:	601a      	str	r2, [r3, #0]
}
 8002b08:	46c0      	nop			; (mov r8, r8)
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	46c0      	nop			; (mov r8, r8)
 8002b10:	e000e010 	.word	0xe000e010

08002b14 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8002b1c:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a06      	ldr	r2, [pc, #24]	; (8002b3c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8002b22:	4013      	ands	r3, r2
 8002b24:	0019      	movs	r1, r3
 8002b26:	4b04      	ldr	r3, [pc, #16]	; (8002b38 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	601a      	str	r2, [r3, #0]
}
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	46bd      	mov	sp, r7
 8002b32:	b002      	add	sp, #8
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	40010000 	.word	0x40010000
 8002b3c:	fffff9ff 	.word	0xfffff9ff

08002b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b40:	b590      	push	{r4, r7, lr}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	0002      	movs	r2, r0
 8002b48:	6039      	str	r1, [r7, #0]
 8002b4a:	1dfb      	adds	r3, r7, #7
 8002b4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002b4e:	1dfb      	adds	r3, r7, #7
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2b7f      	cmp	r3, #127	; 0x7f
 8002b54:	d828      	bhi.n	8002ba8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b56:	4a2f      	ldr	r2, [pc, #188]	; (8002c14 <__NVIC_SetPriority+0xd4>)
 8002b58:	1dfb      	adds	r3, r7, #7
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	b25b      	sxtb	r3, r3
 8002b5e:	089b      	lsrs	r3, r3, #2
 8002b60:	33c0      	adds	r3, #192	; 0xc0
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	589b      	ldr	r3, [r3, r2]
 8002b66:	1dfa      	adds	r2, r7, #7
 8002b68:	7812      	ldrb	r2, [r2, #0]
 8002b6a:	0011      	movs	r1, r2
 8002b6c:	2203      	movs	r2, #3
 8002b6e:	400a      	ands	r2, r1
 8002b70:	00d2      	lsls	r2, r2, #3
 8002b72:	21ff      	movs	r1, #255	; 0xff
 8002b74:	4091      	lsls	r1, r2
 8002b76:	000a      	movs	r2, r1
 8002b78:	43d2      	mvns	r2, r2
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	019b      	lsls	r3, r3, #6
 8002b82:	22ff      	movs	r2, #255	; 0xff
 8002b84:	401a      	ands	r2, r3
 8002b86:	1dfb      	adds	r3, r7, #7
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	4003      	ands	r3, r0
 8002b90:	00db      	lsls	r3, r3, #3
 8002b92:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b94:	481f      	ldr	r0, [pc, #124]	; (8002c14 <__NVIC_SetPriority+0xd4>)
 8002b96:	1dfb      	adds	r3, r7, #7
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	b25b      	sxtb	r3, r3
 8002b9c:	089b      	lsrs	r3, r3, #2
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	33c0      	adds	r3, #192	; 0xc0
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002ba6:	e031      	b.n	8002c0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ba8:	4a1b      	ldr	r2, [pc, #108]	; (8002c18 <__NVIC_SetPriority+0xd8>)
 8002baa:	1dfb      	adds	r3, r7, #7
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	0019      	movs	r1, r3
 8002bb0:	230f      	movs	r3, #15
 8002bb2:	400b      	ands	r3, r1
 8002bb4:	3b08      	subs	r3, #8
 8002bb6:	089b      	lsrs	r3, r3, #2
 8002bb8:	3306      	adds	r3, #6
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	18d3      	adds	r3, r2, r3
 8002bbe:	3304      	adds	r3, #4
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	1dfa      	adds	r2, r7, #7
 8002bc4:	7812      	ldrb	r2, [r2, #0]
 8002bc6:	0011      	movs	r1, r2
 8002bc8:	2203      	movs	r2, #3
 8002bca:	400a      	ands	r2, r1
 8002bcc:	00d2      	lsls	r2, r2, #3
 8002bce:	21ff      	movs	r1, #255	; 0xff
 8002bd0:	4091      	lsls	r1, r2
 8002bd2:	000a      	movs	r2, r1
 8002bd4:	43d2      	mvns	r2, r2
 8002bd6:	401a      	ands	r2, r3
 8002bd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	019b      	lsls	r3, r3, #6
 8002bde:	22ff      	movs	r2, #255	; 0xff
 8002be0:	401a      	ands	r2, r3
 8002be2:	1dfb      	adds	r3, r7, #7
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	0018      	movs	r0, r3
 8002be8:	2303      	movs	r3, #3
 8002bea:	4003      	ands	r3, r0
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bf0:	4809      	ldr	r0, [pc, #36]	; (8002c18 <__NVIC_SetPriority+0xd8>)
 8002bf2:	1dfb      	adds	r3, r7, #7
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	001c      	movs	r4, r3
 8002bf8:	230f      	movs	r3, #15
 8002bfa:	4023      	ands	r3, r4
 8002bfc:	3b08      	subs	r3, #8
 8002bfe:	089b      	lsrs	r3, r3, #2
 8002c00:	430a      	orrs	r2, r1
 8002c02:	3306      	adds	r3, #6
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	18c3      	adds	r3, r0, r3
 8002c08:	3304      	adds	r3, #4
 8002c0a:	601a      	str	r2, [r3, #0]
}
 8002c0c:	46c0      	nop			; (mov r8, r8)
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	b003      	add	sp, #12
 8002c12:	bd90      	pop	{r4, r7, pc}
 8002c14:	e000e100 	.word	0xe000e100
 8002c18:	e000ed00 	.word	0xe000ed00

08002c1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	1e5a      	subs	r2, r3, #1
 8002c28:	2380      	movs	r3, #128	; 0x80
 8002c2a:	045b      	lsls	r3, r3, #17
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d301      	bcc.n	8002c34 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c30:	2301      	movs	r3, #1
 8002c32:	e010      	b.n	8002c56 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c34:	4b0a      	ldr	r3, [pc, #40]	; (8002c60 <SysTick_Config+0x44>)
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	3a01      	subs	r2, #1
 8002c3a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	425b      	negs	r3, r3
 8002c40:	2103      	movs	r1, #3
 8002c42:	0018      	movs	r0, r3
 8002c44:	f7ff ff7c 	bl	8002b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c48:	4b05      	ldr	r3, [pc, #20]	; (8002c60 <SysTick_Config+0x44>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c4e:	4b04      	ldr	r3, [pc, #16]	; (8002c60 <SysTick_Config+0x44>)
 8002c50:	2207      	movs	r2, #7
 8002c52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	0018      	movs	r0, r3
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	b002      	add	sp, #8
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	46c0      	nop			; (mov r8, r8)
 8002c60:	e000e010 	.word	0xe000e010

08002c64 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60b9      	str	r1, [r7, #8]
 8002c6c:	607a      	str	r2, [r7, #4]
 8002c6e:	210f      	movs	r1, #15
 8002c70:	187b      	adds	r3, r7, r1
 8002c72:	1c02      	adds	r2, r0, #0
 8002c74:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002c76:	68ba      	ldr	r2, [r7, #8]
 8002c78:	187b      	adds	r3, r7, r1
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	b25b      	sxtb	r3, r3
 8002c7e:	0011      	movs	r1, r2
 8002c80:	0018      	movs	r0, r3
 8002c82:	f7ff ff5d 	bl	8002b40 <__NVIC_SetPriority>
}
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	b004      	add	sp, #16
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b082      	sub	sp, #8
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	0018      	movs	r0, r3
 8002c9a:	f7ff ffbf 	bl	8002c1c <SysTick_Config>
 8002c9e:	0003      	movs	r3, r0
}
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b002      	add	sp, #8
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b086      	sub	sp, #24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cb6:	e14d      	b.n	8002f54 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	4091      	lsls	r1, r2
 8002cc2:	000a      	movs	r2, r1
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d100      	bne.n	8002cd0 <HAL_GPIO_Init+0x28>
 8002cce:	e13e      	b.n	8002f4e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d005      	beq.n	8002ce8 <HAL_GPIO_Init+0x40>
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	2203      	movs	r2, #3
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d130      	bne.n	8002d4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	2203      	movs	r2, #3
 8002cf4:	409a      	lsls	r2, r3
 8002cf6:	0013      	movs	r3, r2
 8002cf8:	43da      	mvns	r2, r3
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	409a      	lsls	r2, r3
 8002d0a:	0013      	movs	r3, r2
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d1e:	2201      	movs	r2, #1
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	409a      	lsls	r2, r3
 8002d24:	0013      	movs	r3, r2
 8002d26:	43da      	mvns	r2, r3
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	091b      	lsrs	r3, r3, #4
 8002d34:	2201      	movs	r2, #1
 8002d36:	401a      	ands	r2, r3
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	409a      	lsls	r2, r3
 8002d3c:	0013      	movs	r3, r2
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	2203      	movs	r2, #3
 8002d50:	4013      	ands	r3, r2
 8002d52:	2b03      	cmp	r3, #3
 8002d54:	d017      	beq.n	8002d86 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	2203      	movs	r2, #3
 8002d62:	409a      	lsls	r2, r3
 8002d64:	0013      	movs	r3, r2
 8002d66:	43da      	mvns	r2, r3
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	409a      	lsls	r2, r3
 8002d78:	0013      	movs	r3, r2
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	2203      	movs	r2, #3
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d123      	bne.n	8002dda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	08da      	lsrs	r2, r3, #3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3208      	adds	r2, #8
 8002d9a:	0092      	lsls	r2, r2, #2
 8002d9c:	58d3      	ldr	r3, [r2, r3]
 8002d9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	2207      	movs	r2, #7
 8002da4:	4013      	ands	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	220f      	movs	r2, #15
 8002daa:	409a      	lsls	r2, r3
 8002dac:	0013      	movs	r3, r2
 8002dae:	43da      	mvns	r2, r3
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	4013      	ands	r3, r2
 8002db4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	691a      	ldr	r2, [r3, #16]
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	2107      	movs	r1, #7
 8002dbe:	400b      	ands	r3, r1
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	409a      	lsls	r2, r3
 8002dc4:	0013      	movs	r3, r2
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	08da      	lsrs	r2, r3, #3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	3208      	adds	r2, #8
 8002dd4:	0092      	lsls	r2, r2, #2
 8002dd6:	6939      	ldr	r1, [r7, #16]
 8002dd8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	2203      	movs	r2, #3
 8002de6:	409a      	lsls	r2, r3
 8002de8:	0013      	movs	r3, r2
 8002dea:	43da      	mvns	r2, r3
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	4013      	ands	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2203      	movs	r2, #3
 8002df8:	401a      	ands	r2, r3
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	409a      	lsls	r2, r3
 8002e00:	0013      	movs	r3, r2
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	693a      	ldr	r2, [r7, #16]
 8002e0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	23c0      	movs	r3, #192	; 0xc0
 8002e14:	029b      	lsls	r3, r3, #10
 8002e16:	4013      	ands	r3, r2
 8002e18:	d100      	bne.n	8002e1c <HAL_GPIO_Init+0x174>
 8002e1a:	e098      	b.n	8002f4e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002e1c:	4a53      	ldr	r2, [pc, #332]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	089b      	lsrs	r3, r3, #2
 8002e22:	3318      	adds	r3, #24
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	589b      	ldr	r3, [r3, r2]
 8002e28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	2203      	movs	r2, #3
 8002e2e:	4013      	ands	r3, r2
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	220f      	movs	r2, #15
 8002e34:	409a      	lsls	r2, r3
 8002e36:	0013      	movs	r3, r2
 8002e38:	43da      	mvns	r2, r3
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	23a0      	movs	r3, #160	; 0xa0
 8002e44:	05db      	lsls	r3, r3, #23
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d019      	beq.n	8002e7e <HAL_GPIO_Init+0x1d6>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a48      	ldr	r2, [pc, #288]	; (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d013      	beq.n	8002e7a <HAL_GPIO_Init+0x1d2>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a47      	ldr	r2, [pc, #284]	; (8002f74 <HAL_GPIO_Init+0x2cc>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d00d      	beq.n	8002e76 <HAL_GPIO_Init+0x1ce>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a46      	ldr	r2, [pc, #280]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d007      	beq.n	8002e72 <HAL_GPIO_Init+0x1ca>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a45      	ldr	r2, [pc, #276]	; (8002f7c <HAL_GPIO_Init+0x2d4>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d101      	bne.n	8002e6e <HAL_GPIO_Init+0x1c6>
 8002e6a:	2304      	movs	r3, #4
 8002e6c:	e008      	b.n	8002e80 <HAL_GPIO_Init+0x1d8>
 8002e6e:	2305      	movs	r3, #5
 8002e70:	e006      	b.n	8002e80 <HAL_GPIO_Init+0x1d8>
 8002e72:	2303      	movs	r3, #3
 8002e74:	e004      	b.n	8002e80 <HAL_GPIO_Init+0x1d8>
 8002e76:	2302      	movs	r3, #2
 8002e78:	e002      	b.n	8002e80 <HAL_GPIO_Init+0x1d8>
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e000      	b.n	8002e80 <HAL_GPIO_Init+0x1d8>
 8002e7e:	2300      	movs	r3, #0
 8002e80:	697a      	ldr	r2, [r7, #20]
 8002e82:	2103      	movs	r1, #3
 8002e84:	400a      	ands	r2, r1
 8002e86:	00d2      	lsls	r2, r2, #3
 8002e88:	4093      	lsls	r3, r2
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002e90:	4936      	ldr	r1, [pc, #216]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	089b      	lsrs	r3, r3, #2
 8002e96:	3318      	adds	r3, #24
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e9e:	4b33      	ldr	r3, [pc, #204]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	43da      	mvns	r2, r3
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	2380      	movs	r3, #128	; 0x80
 8002eb4:	035b      	lsls	r3, r3, #13
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d003      	beq.n	8002ec2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ec2:	4b2a      	ldr	r3, [pc, #168]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002ec8:	4b28      	ldr	r3, [pc, #160]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	43da      	mvns	r2, r3
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	2380      	movs	r3, #128	; 0x80
 8002ede:	039b      	lsls	r3, r3, #14
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d003      	beq.n	8002eec <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002eec:	4b1f      	ldr	r3, [pc, #124]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002eee:	693a      	ldr	r2, [r7, #16]
 8002ef0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ef2:	4a1e      	ldr	r2, [pc, #120]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002ef4:	2384      	movs	r3, #132	; 0x84
 8002ef6:	58d3      	ldr	r3, [r2, r3]
 8002ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	43da      	mvns	r2, r3
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	4013      	ands	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	2380      	movs	r3, #128	; 0x80
 8002f0a:	029b      	lsls	r3, r3, #10
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d003      	beq.n	8002f18 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f18:	4914      	ldr	r1, [pc, #80]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002f1a:	2284      	movs	r2, #132	; 0x84
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002f20:	4a12      	ldr	r2, [pc, #72]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002f22:	2380      	movs	r3, #128	; 0x80
 8002f24:	58d3      	ldr	r3, [r2, r3]
 8002f26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	43da      	mvns	r2, r3
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	2380      	movs	r3, #128	; 0x80
 8002f38:	025b      	lsls	r3, r3, #9
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	d003      	beq.n	8002f46 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f46:	4909      	ldr	r1, [pc, #36]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002f48:	2280      	movs	r2, #128	; 0x80
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	3301      	adds	r3, #1
 8002f52:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	40da      	lsrs	r2, r3
 8002f5c:	1e13      	subs	r3, r2, #0
 8002f5e:	d000      	beq.n	8002f62 <HAL_GPIO_Init+0x2ba>
 8002f60:	e6aa      	b.n	8002cb8 <HAL_GPIO_Init+0x10>
  }
}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	46c0      	nop			; (mov r8, r8)
 8002f66:	46bd      	mov	sp, r7
 8002f68:	b006      	add	sp, #24
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40021800 	.word	0x40021800
 8002f70:	50000400 	.word	0x50000400
 8002f74:	50000800 	.word	0x50000800
 8002f78:	50000c00 	.word	0x50000c00
 8002f7c:	50001000 	.word	0x50001000

08002f80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	000a      	movs	r2, r1
 8002f8a:	1cbb      	adds	r3, r7, #2
 8002f8c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	1cba      	adds	r2, r7, #2
 8002f94:	8812      	ldrh	r2, [r2, #0]
 8002f96:	4013      	ands	r3, r2
 8002f98:	d004      	beq.n	8002fa4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002f9a:	230f      	movs	r3, #15
 8002f9c:	18fb      	adds	r3, r7, r3
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	701a      	strb	r2, [r3, #0]
 8002fa2:	e003      	b.n	8002fac <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fa4:	230f      	movs	r3, #15
 8002fa6:	18fb      	adds	r3, r7, r3
 8002fa8:	2200      	movs	r2, #0
 8002faa:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002fac:	230f      	movs	r3, #15
 8002fae:	18fb      	adds	r3, r7, r3
 8002fb0:	781b      	ldrb	r3, [r3, #0]
}
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	b004      	add	sp, #16
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b082      	sub	sp, #8
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
 8002fc2:	0008      	movs	r0, r1
 8002fc4:	0011      	movs	r1, r2
 8002fc6:	1cbb      	adds	r3, r7, #2
 8002fc8:	1c02      	adds	r2, r0, #0
 8002fca:	801a      	strh	r2, [r3, #0]
 8002fcc:	1c7b      	adds	r3, r7, #1
 8002fce:	1c0a      	adds	r2, r1, #0
 8002fd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fd2:	1c7b      	adds	r3, r7, #1
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d004      	beq.n	8002fe4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fda:	1cbb      	adds	r3, r7, #2
 8002fdc:	881a      	ldrh	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fe2:	e003      	b.n	8002fec <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fe4:	1cbb      	adds	r3, r7, #2
 8002fe6:	881a      	ldrh	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002fec:	46c0      	nop			; (mov r8, r8)
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	b002      	add	sp, #8
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ff8:	4b04      	ldr	r3, [pc, #16]	; (800300c <HAL_PWR_EnableBkUpAccess+0x18>)
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	4b03      	ldr	r3, [pc, #12]	; (800300c <HAL_PWR_EnableBkUpAccess+0x18>)
 8002ffe:	2180      	movs	r1, #128	; 0x80
 8003000:	0049      	lsls	r1, r1, #1
 8003002:	430a      	orrs	r2, r1
 8003004:	601a      	str	r2, [r3, #0]
}
 8003006:	46c0      	nop			; (mov r8, r8)
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40007000 	.word	0x40007000

08003010 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	000a      	movs	r2, r1
 800301a:	1cfb      	adds	r3, r7, #3
 800301c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d009      	beq.n	8003038 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8003024:	4b14      	ldr	r3, [pc, #80]	; (8003078 <HAL_PWR_EnterSTOPMode+0x68>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2207      	movs	r2, #7
 800302a:	4393      	bics	r3, r2
 800302c:	001a      	movs	r2, r3
 800302e:	4b12      	ldr	r3, [pc, #72]	; (8003078 <HAL_PWR_EnterSTOPMode+0x68>)
 8003030:	2101      	movs	r1, #1
 8003032:	430a      	orrs	r2, r1
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	e005      	b.n	8003044 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8003038:	4b0f      	ldr	r3, [pc, #60]	; (8003078 <HAL_PWR_EnterSTOPMode+0x68>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b0e      	ldr	r3, [pc, #56]	; (8003078 <HAL_PWR_EnterSTOPMode+0x68>)
 800303e:	2107      	movs	r1, #7
 8003040:	438a      	bics	r2, r1
 8003042:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003044:	4b0d      	ldr	r3, [pc, #52]	; (800307c <HAL_PWR_EnterSTOPMode+0x6c>)
 8003046:	691a      	ldr	r2, [r3, #16]
 8003048:	4b0c      	ldr	r3, [pc, #48]	; (800307c <HAL_PWR_EnterSTOPMode+0x6c>)
 800304a:	2104      	movs	r1, #4
 800304c:	430a      	orrs	r2, r1
 800304e:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8003050:	1cfb      	adds	r3, r7, #3
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d101      	bne.n	800305c <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003058:	bf30      	wfi
 800305a:	e002      	b.n	8003062 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800305c:	bf40      	sev
    __WFE();
 800305e:	bf20      	wfe
    __WFE();
 8003060:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003062:	4b06      	ldr	r3, [pc, #24]	; (800307c <HAL_PWR_EnterSTOPMode+0x6c>)
 8003064:	691a      	ldr	r2, [r3, #16]
 8003066:	4b05      	ldr	r3, [pc, #20]	; (800307c <HAL_PWR_EnterSTOPMode+0x6c>)
 8003068:	2104      	movs	r1, #4
 800306a:	438a      	bics	r2, r1
 800306c:	611a      	str	r2, [r3, #16]
}
 800306e:	46c0      	nop			; (mov r8, r8)
 8003070:	46bd      	mov	sp, r7
 8003072:	b002      	add	sp, #8
 8003074:	bd80      	pop	{r7, pc}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	40007000 	.word	0x40007000
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003088:	4b19      	ldr	r3, [pc, #100]	; (80030f0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a19      	ldr	r2, [pc, #100]	; (80030f4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800308e:	4013      	ands	r3, r2
 8003090:	0019      	movs	r1, r3
 8003092:	4b17      	ldr	r3, [pc, #92]	; (80030f0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	430a      	orrs	r2, r1
 8003098:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	2380      	movs	r3, #128	; 0x80
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d11f      	bne.n	80030e4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80030a4:	4b14      	ldr	r3, [pc, #80]	; (80030f8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	0013      	movs	r3, r2
 80030aa:	005b      	lsls	r3, r3, #1
 80030ac:	189b      	adds	r3, r3, r2
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	4912      	ldr	r1, [pc, #72]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80030b2:	0018      	movs	r0, r3
 80030b4:	f7fd f838 	bl	8000128 <__udivsi3>
 80030b8:	0003      	movs	r3, r0
 80030ba:	3301      	adds	r3, #1
 80030bc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030be:	e008      	b.n	80030d2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	3b01      	subs	r3, #1
 80030ca:	60fb      	str	r3, [r7, #12]
 80030cc:	e001      	b.n	80030d2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e009      	b.n	80030e6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030d2:	4b07      	ldr	r3, [pc, #28]	; (80030f0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80030d4:	695a      	ldr	r2, [r3, #20]
 80030d6:	2380      	movs	r3, #128	; 0x80
 80030d8:	00db      	lsls	r3, r3, #3
 80030da:	401a      	ands	r2, r3
 80030dc:	2380      	movs	r3, #128	; 0x80
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d0ed      	beq.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	0018      	movs	r0, r3
 80030e8:	46bd      	mov	sp, r7
 80030ea:	b004      	add	sp, #16
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	40007000 	.word	0x40007000
 80030f4:	fffff9ff 	.word	0xfffff9ff
 80030f8:	20000000 	.word	0x20000000
 80030fc:	000f4240 	.word	0x000f4240

08003100 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003104:	4b03      	ldr	r3, [pc, #12]	; (8003114 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	23e0      	movs	r3, #224	; 0xe0
 800310a:	01db      	lsls	r3, r3, #7
 800310c:	4013      	ands	r3, r2
}
 800310e:	0018      	movs	r0, r3
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40021000 	.word	0x40021000

08003118 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b088      	sub	sp, #32
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d102      	bne.n	800312c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	f000 fb50 	bl	80037cc <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2201      	movs	r2, #1
 8003132:	4013      	ands	r3, r2
 8003134:	d100      	bne.n	8003138 <HAL_RCC_OscConfig+0x20>
 8003136:	e07c      	b.n	8003232 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003138:	4bc3      	ldr	r3, [pc, #780]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	2238      	movs	r2, #56	; 0x38
 800313e:	4013      	ands	r3, r2
 8003140:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003142:	4bc1      	ldr	r3, [pc, #772]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	2203      	movs	r2, #3
 8003148:	4013      	ands	r3, r2
 800314a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	2b10      	cmp	r3, #16
 8003150:	d102      	bne.n	8003158 <HAL_RCC_OscConfig+0x40>
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2b03      	cmp	r3, #3
 8003156:	d002      	beq.n	800315e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	2b08      	cmp	r3, #8
 800315c:	d10b      	bne.n	8003176 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800315e:	4bba      	ldr	r3, [pc, #744]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	2380      	movs	r3, #128	; 0x80
 8003164:	029b      	lsls	r3, r3, #10
 8003166:	4013      	ands	r3, r2
 8003168:	d062      	beq.n	8003230 <HAL_RCC_OscConfig+0x118>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d15e      	bne.n	8003230 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e32a      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	2380      	movs	r3, #128	; 0x80
 800317c:	025b      	lsls	r3, r3, #9
 800317e:	429a      	cmp	r2, r3
 8003180:	d107      	bne.n	8003192 <HAL_RCC_OscConfig+0x7a>
 8003182:	4bb1      	ldr	r3, [pc, #708]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	4bb0      	ldr	r3, [pc, #704]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003188:	2180      	movs	r1, #128	; 0x80
 800318a:	0249      	lsls	r1, r1, #9
 800318c:	430a      	orrs	r2, r1
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	e020      	b.n	80031d4 <HAL_RCC_OscConfig+0xbc>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	23a0      	movs	r3, #160	; 0xa0
 8003198:	02db      	lsls	r3, r3, #11
 800319a:	429a      	cmp	r2, r3
 800319c:	d10e      	bne.n	80031bc <HAL_RCC_OscConfig+0xa4>
 800319e:	4baa      	ldr	r3, [pc, #680]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	4ba9      	ldr	r3, [pc, #676]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80031a4:	2180      	movs	r1, #128	; 0x80
 80031a6:	02c9      	lsls	r1, r1, #11
 80031a8:	430a      	orrs	r2, r1
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	4ba6      	ldr	r3, [pc, #664]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	4ba5      	ldr	r3, [pc, #660]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80031b2:	2180      	movs	r1, #128	; 0x80
 80031b4:	0249      	lsls	r1, r1, #9
 80031b6:	430a      	orrs	r2, r1
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	e00b      	b.n	80031d4 <HAL_RCC_OscConfig+0xbc>
 80031bc:	4ba2      	ldr	r3, [pc, #648]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	4ba1      	ldr	r3, [pc, #644]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80031c2:	49a2      	ldr	r1, [pc, #648]	; (800344c <HAL_RCC_OscConfig+0x334>)
 80031c4:	400a      	ands	r2, r1
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	4b9f      	ldr	r3, [pc, #636]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	4b9e      	ldr	r3, [pc, #632]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80031ce:	49a0      	ldr	r1, [pc, #640]	; (8003450 <HAL_RCC_OscConfig+0x338>)
 80031d0:	400a      	ands	r2, r1
 80031d2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d014      	beq.n	8003206 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031dc:	f7ff fc5e 	bl	8002a9c <HAL_GetTick>
 80031e0:	0003      	movs	r3, r0
 80031e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031e4:	e008      	b.n	80031f8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e6:	f7ff fc59 	bl	8002a9c <HAL_GetTick>
 80031ea:	0002      	movs	r2, r0
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	2b64      	cmp	r3, #100	; 0x64
 80031f2:	d901      	bls.n	80031f8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80031f4:	2303      	movs	r3, #3
 80031f6:	e2e9      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031f8:	4b93      	ldr	r3, [pc, #588]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	2380      	movs	r3, #128	; 0x80
 80031fe:	029b      	lsls	r3, r3, #10
 8003200:	4013      	ands	r3, r2
 8003202:	d0f0      	beq.n	80031e6 <HAL_RCC_OscConfig+0xce>
 8003204:	e015      	b.n	8003232 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003206:	f7ff fc49 	bl	8002a9c <HAL_GetTick>
 800320a:	0003      	movs	r3, r0
 800320c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800320e:	e008      	b.n	8003222 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003210:	f7ff fc44 	bl	8002a9c <HAL_GetTick>
 8003214:	0002      	movs	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b64      	cmp	r3, #100	; 0x64
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e2d4      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003222:	4b89      	ldr	r3, [pc, #548]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	2380      	movs	r3, #128	; 0x80
 8003228:	029b      	lsls	r3, r3, #10
 800322a:	4013      	ands	r3, r2
 800322c:	d1f0      	bne.n	8003210 <HAL_RCC_OscConfig+0xf8>
 800322e:	e000      	b.n	8003232 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003230:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2202      	movs	r2, #2
 8003238:	4013      	ands	r3, r2
 800323a:	d100      	bne.n	800323e <HAL_RCC_OscConfig+0x126>
 800323c:	e099      	b.n	8003372 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800323e:	4b82      	ldr	r3, [pc, #520]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	2238      	movs	r2, #56	; 0x38
 8003244:	4013      	ands	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003248:	4b7f      	ldr	r3, [pc, #508]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2203      	movs	r2, #3
 800324e:	4013      	ands	r3, r2
 8003250:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	2b10      	cmp	r3, #16
 8003256:	d102      	bne.n	800325e <HAL_RCC_OscConfig+0x146>
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	2b02      	cmp	r3, #2
 800325c:	d002      	beq.n	8003264 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d135      	bne.n	80032d0 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003264:	4b78      	ldr	r3, [pc, #480]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	2380      	movs	r3, #128	; 0x80
 800326a:	00db      	lsls	r3, r3, #3
 800326c:	4013      	ands	r3, r2
 800326e:	d005      	beq.n	800327c <HAL_RCC_OscConfig+0x164>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d101      	bne.n	800327c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e2a7      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327c:	4b72      	ldr	r3, [pc, #456]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	4a74      	ldr	r2, [pc, #464]	; (8003454 <HAL_RCC_OscConfig+0x33c>)
 8003282:	4013      	ands	r3, r2
 8003284:	0019      	movs	r1, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	021a      	lsls	r2, r3, #8
 800328c:	4b6e      	ldr	r3, [pc, #440]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 800328e:	430a      	orrs	r2, r1
 8003290:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d112      	bne.n	80032be <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003298:	4b6b      	ldr	r3, [pc, #428]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a6e      	ldr	r2, [pc, #440]	; (8003458 <HAL_RCC_OscConfig+0x340>)
 800329e:	4013      	ands	r3, r2
 80032a0:	0019      	movs	r1, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691a      	ldr	r2, [r3, #16]
 80032a6:	4b68      	ldr	r3, [pc, #416]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80032a8:	430a      	orrs	r2, r1
 80032aa:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80032ac:	4b66      	ldr	r3, [pc, #408]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	0adb      	lsrs	r3, r3, #11
 80032b2:	2207      	movs	r2, #7
 80032b4:	4013      	ands	r3, r2
 80032b6:	4a69      	ldr	r2, [pc, #420]	; (800345c <HAL_RCC_OscConfig+0x344>)
 80032b8:	40da      	lsrs	r2, r3
 80032ba:	4b69      	ldr	r3, [pc, #420]	; (8003460 <HAL_RCC_OscConfig+0x348>)
 80032bc:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032be:	4b69      	ldr	r3, [pc, #420]	; (8003464 <HAL_RCC_OscConfig+0x34c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	0018      	movs	r0, r3
 80032c4:	f7ff fb8e 	bl	80029e4 <HAL_InitTick>
 80032c8:	1e03      	subs	r3, r0, #0
 80032ca:	d051      	beq.n	8003370 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e27d      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d030      	beq.n	800333a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80032d8:	4b5b      	ldr	r3, [pc, #364]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a5e      	ldr	r2, [pc, #376]	; (8003458 <HAL_RCC_OscConfig+0x340>)
 80032de:	4013      	ands	r3, r2
 80032e0:	0019      	movs	r1, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	691a      	ldr	r2, [r3, #16]
 80032e6:	4b58      	ldr	r3, [pc, #352]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80032e8:	430a      	orrs	r2, r1
 80032ea:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80032ec:	4b56      	ldr	r3, [pc, #344]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	4b55      	ldr	r3, [pc, #340]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80032f2:	2180      	movs	r1, #128	; 0x80
 80032f4:	0049      	lsls	r1, r1, #1
 80032f6:	430a      	orrs	r2, r1
 80032f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fa:	f7ff fbcf 	bl	8002a9c <HAL_GetTick>
 80032fe:	0003      	movs	r3, r0
 8003300:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003304:	f7ff fbca 	bl	8002a9c <HAL_GetTick>
 8003308:	0002      	movs	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e25a      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003316:	4b4c      	ldr	r3, [pc, #304]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	2380      	movs	r3, #128	; 0x80
 800331c:	00db      	lsls	r3, r3, #3
 800331e:	4013      	ands	r3, r2
 8003320:	d0f0      	beq.n	8003304 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003322:	4b49      	ldr	r3, [pc, #292]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	4a4b      	ldr	r2, [pc, #300]	; (8003454 <HAL_RCC_OscConfig+0x33c>)
 8003328:	4013      	ands	r3, r2
 800332a:	0019      	movs	r1, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	021a      	lsls	r2, r3, #8
 8003332:	4b45      	ldr	r3, [pc, #276]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003334:	430a      	orrs	r2, r1
 8003336:	605a      	str	r2, [r3, #4]
 8003338:	e01b      	b.n	8003372 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800333a:	4b43      	ldr	r3, [pc, #268]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4b42      	ldr	r3, [pc, #264]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003340:	4949      	ldr	r1, [pc, #292]	; (8003468 <HAL_RCC_OscConfig+0x350>)
 8003342:	400a      	ands	r2, r1
 8003344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003346:	f7ff fba9 	bl	8002a9c <HAL_GetTick>
 800334a:	0003      	movs	r3, r0
 800334c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003350:	f7ff fba4 	bl	8002a9c <HAL_GetTick>
 8003354:	0002      	movs	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e234      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003362:	4b39      	ldr	r3, [pc, #228]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	2380      	movs	r3, #128	; 0x80
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	4013      	ands	r3, r2
 800336c:	d1f0      	bne.n	8003350 <HAL_RCC_OscConfig+0x238>
 800336e:	e000      	b.n	8003372 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003370:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2208      	movs	r2, #8
 8003378:	4013      	ands	r3, r2
 800337a:	d047      	beq.n	800340c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800337c:	4b32      	ldr	r3, [pc, #200]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	2238      	movs	r2, #56	; 0x38
 8003382:	4013      	ands	r3, r2
 8003384:	2b18      	cmp	r3, #24
 8003386:	d10a      	bne.n	800339e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003388:	4b2f      	ldr	r3, [pc, #188]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 800338a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800338c:	2202      	movs	r2, #2
 800338e:	4013      	ands	r3, r2
 8003390:	d03c      	beq.n	800340c <HAL_RCC_OscConfig+0x2f4>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	699b      	ldr	r3, [r3, #24]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d138      	bne.n	800340c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e216      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d019      	beq.n	80033da <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80033a6:	4b28      	ldr	r3, [pc, #160]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80033a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80033aa:	4b27      	ldr	r3, [pc, #156]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80033ac:	2101      	movs	r1, #1
 80033ae:	430a      	orrs	r2, r1
 80033b0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b2:	f7ff fb73 	bl	8002a9c <HAL_GetTick>
 80033b6:	0003      	movs	r3, r0
 80033b8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033bc:	f7ff fb6e 	bl	8002a9c <HAL_GetTick>
 80033c0:	0002      	movs	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e1fe      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033ce:	4b1e      	ldr	r3, [pc, #120]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80033d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033d2:	2202      	movs	r2, #2
 80033d4:	4013      	ands	r3, r2
 80033d6:	d0f1      	beq.n	80033bc <HAL_RCC_OscConfig+0x2a4>
 80033d8:	e018      	b.n	800340c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80033da:	4b1b      	ldr	r3, [pc, #108]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80033dc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80033de:	4b1a      	ldr	r3, [pc, #104]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 80033e0:	2101      	movs	r1, #1
 80033e2:	438a      	bics	r2, r1
 80033e4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e6:	f7ff fb59 	bl	8002a9c <HAL_GetTick>
 80033ea:	0003      	movs	r3, r0
 80033ec:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033ee:	e008      	b.n	8003402 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033f0:	f7ff fb54 	bl	8002a9c <HAL_GetTick>
 80033f4:	0002      	movs	r2, r0
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e1e4      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003402:	4b11      	ldr	r3, [pc, #68]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003404:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003406:	2202      	movs	r2, #2
 8003408:	4013      	ands	r3, r2
 800340a:	d1f1      	bne.n	80033f0 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2204      	movs	r2, #4
 8003412:	4013      	ands	r3, r2
 8003414:	d100      	bne.n	8003418 <HAL_RCC_OscConfig+0x300>
 8003416:	e0c7      	b.n	80035a8 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003418:	231f      	movs	r3, #31
 800341a:	18fb      	adds	r3, r7, r3
 800341c:	2200      	movs	r2, #0
 800341e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003420:	4b09      	ldr	r3, [pc, #36]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	2238      	movs	r2, #56	; 0x38
 8003426:	4013      	ands	r3, r2
 8003428:	2b20      	cmp	r3, #32
 800342a:	d11f      	bne.n	800346c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800342c:	4b06      	ldr	r3, [pc, #24]	; (8003448 <HAL_RCC_OscConfig+0x330>)
 800342e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003430:	2202      	movs	r2, #2
 8003432:	4013      	ands	r3, r2
 8003434:	d100      	bne.n	8003438 <HAL_RCC_OscConfig+0x320>
 8003436:	e0b7      	b.n	80035a8 <HAL_RCC_OscConfig+0x490>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d000      	beq.n	8003442 <HAL_RCC_OscConfig+0x32a>
 8003440:	e0b2      	b.n	80035a8 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e1c2      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
 8003446:	46c0      	nop			; (mov r8, r8)
 8003448:	40021000 	.word	0x40021000
 800344c:	fffeffff 	.word	0xfffeffff
 8003450:	fffbffff 	.word	0xfffbffff
 8003454:	ffff80ff 	.word	0xffff80ff
 8003458:	ffffc7ff 	.word	0xffffc7ff
 800345c:	00f42400 	.word	0x00f42400
 8003460:	20000000 	.word	0x20000000
 8003464:	20000004 	.word	0x20000004
 8003468:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800346c:	4bb5      	ldr	r3, [pc, #724]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800346e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003470:	2380      	movs	r3, #128	; 0x80
 8003472:	055b      	lsls	r3, r3, #21
 8003474:	4013      	ands	r3, r2
 8003476:	d101      	bne.n	800347c <HAL_RCC_OscConfig+0x364>
 8003478:	2301      	movs	r3, #1
 800347a:	e000      	b.n	800347e <HAL_RCC_OscConfig+0x366>
 800347c:	2300      	movs	r3, #0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d011      	beq.n	80034a6 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003482:	4bb0      	ldr	r3, [pc, #704]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003484:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003486:	4baf      	ldr	r3, [pc, #700]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003488:	2180      	movs	r1, #128	; 0x80
 800348a:	0549      	lsls	r1, r1, #21
 800348c:	430a      	orrs	r2, r1
 800348e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003490:	4bac      	ldr	r3, [pc, #688]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003492:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003494:	2380      	movs	r3, #128	; 0x80
 8003496:	055b      	lsls	r3, r3, #21
 8003498:	4013      	ands	r3, r2
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800349e:	231f      	movs	r3, #31
 80034a0:	18fb      	adds	r3, r7, r3
 80034a2:	2201      	movs	r2, #1
 80034a4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034a6:	4ba8      	ldr	r3, [pc, #672]	; (8003748 <HAL_RCC_OscConfig+0x630>)
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	2380      	movs	r3, #128	; 0x80
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	4013      	ands	r3, r2
 80034b0:	d11a      	bne.n	80034e8 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034b2:	4ba5      	ldr	r3, [pc, #660]	; (8003748 <HAL_RCC_OscConfig+0x630>)
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	4ba4      	ldr	r3, [pc, #656]	; (8003748 <HAL_RCC_OscConfig+0x630>)
 80034b8:	2180      	movs	r1, #128	; 0x80
 80034ba:	0049      	lsls	r1, r1, #1
 80034bc:	430a      	orrs	r2, r1
 80034be:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80034c0:	f7ff faec 	bl	8002a9c <HAL_GetTick>
 80034c4:	0003      	movs	r3, r0
 80034c6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034c8:	e008      	b.n	80034dc <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ca:	f7ff fae7 	bl	8002a9c <HAL_GetTick>
 80034ce:	0002      	movs	r2, r0
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e177      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034dc:	4b9a      	ldr	r3, [pc, #616]	; (8003748 <HAL_RCC_OscConfig+0x630>)
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	2380      	movs	r3, #128	; 0x80
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	4013      	ands	r3, r2
 80034e6:	d0f0      	beq.n	80034ca <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d106      	bne.n	80034fe <HAL_RCC_OscConfig+0x3e6>
 80034f0:	4b94      	ldr	r3, [pc, #592]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80034f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80034f4:	4b93      	ldr	r3, [pc, #588]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80034f6:	2101      	movs	r1, #1
 80034f8:	430a      	orrs	r2, r1
 80034fa:	65da      	str	r2, [r3, #92]	; 0x5c
 80034fc:	e01c      	b.n	8003538 <HAL_RCC_OscConfig+0x420>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	2b05      	cmp	r3, #5
 8003504:	d10c      	bne.n	8003520 <HAL_RCC_OscConfig+0x408>
 8003506:	4b8f      	ldr	r3, [pc, #572]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003508:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800350a:	4b8e      	ldr	r3, [pc, #568]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800350c:	2104      	movs	r1, #4
 800350e:	430a      	orrs	r2, r1
 8003510:	65da      	str	r2, [r3, #92]	; 0x5c
 8003512:	4b8c      	ldr	r3, [pc, #560]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003514:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003516:	4b8b      	ldr	r3, [pc, #556]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003518:	2101      	movs	r1, #1
 800351a:	430a      	orrs	r2, r1
 800351c:	65da      	str	r2, [r3, #92]	; 0x5c
 800351e:	e00b      	b.n	8003538 <HAL_RCC_OscConfig+0x420>
 8003520:	4b88      	ldr	r3, [pc, #544]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003522:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003524:	4b87      	ldr	r3, [pc, #540]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003526:	2101      	movs	r1, #1
 8003528:	438a      	bics	r2, r1
 800352a:	65da      	str	r2, [r3, #92]	; 0x5c
 800352c:	4b85      	ldr	r3, [pc, #532]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800352e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003530:	4b84      	ldr	r3, [pc, #528]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003532:	2104      	movs	r1, #4
 8003534:	438a      	bics	r2, r1
 8003536:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d014      	beq.n	800356a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003540:	f7ff faac 	bl	8002a9c <HAL_GetTick>
 8003544:	0003      	movs	r3, r0
 8003546:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003548:	e009      	b.n	800355e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800354a:	f7ff faa7 	bl	8002a9c <HAL_GetTick>
 800354e:	0002      	movs	r2, r0
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	4a7d      	ldr	r2, [pc, #500]	; (800374c <HAL_RCC_OscConfig+0x634>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e136      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800355e:	4b79      	ldr	r3, [pc, #484]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003562:	2202      	movs	r2, #2
 8003564:	4013      	ands	r3, r2
 8003566:	d0f0      	beq.n	800354a <HAL_RCC_OscConfig+0x432>
 8003568:	e013      	b.n	8003592 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800356a:	f7ff fa97 	bl	8002a9c <HAL_GetTick>
 800356e:	0003      	movs	r3, r0
 8003570:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003572:	e009      	b.n	8003588 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003574:	f7ff fa92 	bl	8002a9c <HAL_GetTick>
 8003578:	0002      	movs	r2, r0
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	4a73      	ldr	r2, [pc, #460]	; (800374c <HAL_RCC_OscConfig+0x634>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e121      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003588:	4b6e      	ldr	r3, [pc, #440]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800358a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800358c:	2202      	movs	r2, #2
 800358e:	4013      	ands	r3, r2
 8003590:	d1f0      	bne.n	8003574 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003592:	231f      	movs	r3, #31
 8003594:	18fb      	adds	r3, r7, r3
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	2b01      	cmp	r3, #1
 800359a:	d105      	bne.n	80035a8 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800359c:	4b69      	ldr	r3, [pc, #420]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800359e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035a0:	4b68      	ldr	r3, [pc, #416]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80035a2:	496b      	ldr	r1, [pc, #428]	; (8003750 <HAL_RCC_OscConfig+0x638>)
 80035a4:	400a      	ands	r2, r1
 80035a6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2220      	movs	r2, #32
 80035ae:	4013      	ands	r3, r2
 80035b0:	d039      	beq.n	8003626 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69db      	ldr	r3, [r3, #28]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d01b      	beq.n	80035f2 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035ba:	4b62      	ldr	r3, [pc, #392]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	4b61      	ldr	r3, [pc, #388]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80035c0:	2180      	movs	r1, #128	; 0x80
 80035c2:	03c9      	lsls	r1, r1, #15
 80035c4:	430a      	orrs	r2, r1
 80035c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c8:	f7ff fa68 	bl	8002a9c <HAL_GetTick>
 80035cc:	0003      	movs	r3, r0
 80035ce:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80035d0:	e008      	b.n	80035e4 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035d2:	f7ff fa63 	bl	8002a9c <HAL_GetTick>
 80035d6:	0002      	movs	r2, r0
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d901      	bls.n	80035e4 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e0f3      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80035e4:	4b57      	ldr	r3, [pc, #348]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	2380      	movs	r3, #128	; 0x80
 80035ea:	041b      	lsls	r3, r3, #16
 80035ec:	4013      	ands	r3, r2
 80035ee:	d0f0      	beq.n	80035d2 <HAL_RCC_OscConfig+0x4ba>
 80035f0:	e019      	b.n	8003626 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80035f2:	4b54      	ldr	r3, [pc, #336]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	4b53      	ldr	r3, [pc, #332]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80035f8:	4956      	ldr	r1, [pc, #344]	; (8003754 <HAL_RCC_OscConfig+0x63c>)
 80035fa:	400a      	ands	r2, r1
 80035fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035fe:	f7ff fa4d 	bl	8002a9c <HAL_GetTick>
 8003602:	0003      	movs	r3, r0
 8003604:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003608:	f7ff fa48 	bl	8002a9c <HAL_GetTick>
 800360c:	0002      	movs	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e0d8      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800361a:	4b4a      	ldr	r3, [pc, #296]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	2380      	movs	r3, #128	; 0x80
 8003620:	041b      	lsls	r3, r3, #16
 8003622:	4013      	ands	r3, r2
 8003624:	d1f0      	bne.n	8003608 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a1b      	ldr	r3, [r3, #32]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d100      	bne.n	8003630 <HAL_RCC_OscConfig+0x518>
 800362e:	e0cc      	b.n	80037ca <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003630:	4b44      	ldr	r3, [pc, #272]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	2238      	movs	r2, #56	; 0x38
 8003636:	4013      	ands	r3, r2
 8003638:	2b10      	cmp	r3, #16
 800363a:	d100      	bne.n	800363e <HAL_RCC_OscConfig+0x526>
 800363c:	e07b      	b.n	8003736 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	2b02      	cmp	r3, #2
 8003644:	d156      	bne.n	80036f4 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003646:	4b3f      	ldr	r3, [pc, #252]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	4b3e      	ldr	r3, [pc, #248]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800364c:	4942      	ldr	r1, [pc, #264]	; (8003758 <HAL_RCC_OscConfig+0x640>)
 800364e:	400a      	ands	r2, r1
 8003650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003652:	f7ff fa23 	bl	8002a9c <HAL_GetTick>
 8003656:	0003      	movs	r3, r0
 8003658:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800365a:	e008      	b.n	800366e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800365c:	f7ff fa1e 	bl	8002a9c <HAL_GetTick>
 8003660:	0002      	movs	r2, r0
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e0ae      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800366e:	4b35      	ldr	r3, [pc, #212]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	2380      	movs	r3, #128	; 0x80
 8003674:	049b      	lsls	r3, r3, #18
 8003676:	4013      	ands	r3, r2
 8003678:	d1f0      	bne.n	800365c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800367a:	4b32      	ldr	r3, [pc, #200]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	4a37      	ldr	r2, [pc, #220]	; (800375c <HAL_RCC_OscConfig+0x644>)
 8003680:	4013      	ands	r3, r2
 8003682:	0019      	movs	r1, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368c:	431a      	orrs	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003692:	021b      	lsls	r3, r3, #8
 8003694:	431a      	orrs	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	431a      	orrs	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a0:	431a      	orrs	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a6:	431a      	orrs	r2, r3
 80036a8:	4b26      	ldr	r3, [pc, #152]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80036aa:	430a      	orrs	r2, r1
 80036ac:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036ae:	4b25      	ldr	r3, [pc, #148]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	4b24      	ldr	r3, [pc, #144]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80036b4:	2180      	movs	r1, #128	; 0x80
 80036b6:	0449      	lsls	r1, r1, #17
 80036b8:	430a      	orrs	r2, r1
 80036ba:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80036bc:	4b21      	ldr	r3, [pc, #132]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80036be:	68da      	ldr	r2, [r3, #12]
 80036c0:	4b20      	ldr	r3, [pc, #128]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80036c2:	2180      	movs	r1, #128	; 0x80
 80036c4:	0549      	lsls	r1, r1, #21
 80036c6:	430a      	orrs	r2, r1
 80036c8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ca:	f7ff f9e7 	bl	8002a9c <HAL_GetTick>
 80036ce:	0003      	movs	r3, r0
 80036d0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036d4:	f7ff f9e2 	bl	8002a9c <HAL_GetTick>
 80036d8:	0002      	movs	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e072      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036e6:	4b17      	ldr	r3, [pc, #92]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	2380      	movs	r3, #128	; 0x80
 80036ec:	049b      	lsls	r3, r3, #18
 80036ee:	4013      	ands	r3, r2
 80036f0:	d0f0      	beq.n	80036d4 <HAL_RCC_OscConfig+0x5bc>
 80036f2:	e06a      	b.n	80037ca <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036f4:	4b13      	ldr	r3, [pc, #76]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4b12      	ldr	r3, [pc, #72]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 80036fa:	4917      	ldr	r1, [pc, #92]	; (8003758 <HAL_RCC_OscConfig+0x640>)
 80036fc:	400a      	ands	r2, r1
 80036fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003700:	f7ff f9cc 	bl	8002a9c <HAL_GetTick>
 8003704:	0003      	movs	r3, r0
 8003706:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800370a:	f7ff f9c7 	bl	8002a9c <HAL_GetTick>
 800370e:	0002      	movs	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e057      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800371c:	4b09      	ldr	r3, [pc, #36]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	2380      	movs	r3, #128	; 0x80
 8003722:	049b      	lsls	r3, r3, #18
 8003724:	4013      	ands	r3, r2
 8003726:	d1f0      	bne.n	800370a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003728:	4b06      	ldr	r3, [pc, #24]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800372a:	68da      	ldr	r2, [r3, #12]
 800372c:	4b05      	ldr	r3, [pc, #20]	; (8003744 <HAL_RCC_OscConfig+0x62c>)
 800372e:	490c      	ldr	r1, [pc, #48]	; (8003760 <HAL_RCC_OscConfig+0x648>)
 8003730:	400a      	ands	r2, r1
 8003732:	60da      	str	r2, [r3, #12]
 8003734:	e049      	b.n	80037ca <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a1b      	ldr	r3, [r3, #32]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d112      	bne.n	8003764 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e044      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	40021000 	.word	0x40021000
 8003748:	40007000 	.word	0x40007000
 800374c:	00001388 	.word	0x00001388
 8003750:	efffffff 	.word	0xefffffff
 8003754:	ffbfffff 	.word	0xffbfffff
 8003758:	feffffff 	.word	0xfeffffff
 800375c:	11c1808c 	.word	0x11c1808c
 8003760:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003764:	4b1b      	ldr	r3, [pc, #108]	; (80037d4 <HAL_RCC_OscConfig+0x6bc>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	2203      	movs	r2, #3
 800376e:	401a      	ands	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003774:	429a      	cmp	r2, r3
 8003776:	d126      	bne.n	80037c6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	2270      	movs	r2, #112	; 0x70
 800377c:	401a      	ands	r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003782:	429a      	cmp	r2, r3
 8003784:	d11f      	bne.n	80037c6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	23fe      	movs	r3, #254	; 0xfe
 800378a:	01db      	lsls	r3, r3, #7
 800378c:	401a      	ands	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003792:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003794:	429a      	cmp	r2, r3
 8003796:	d116      	bne.n	80037c6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003798:	697a      	ldr	r2, [r7, #20]
 800379a:	23f8      	movs	r3, #248	; 0xf8
 800379c:	039b      	lsls	r3, r3, #14
 800379e:	401a      	ands	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d10e      	bne.n	80037c6 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	23e0      	movs	r3, #224	; 0xe0
 80037ac:	051b      	lsls	r3, r3, #20
 80037ae:	401a      	ands	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d106      	bne.n	80037c6 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	0f5b      	lsrs	r3, r3, #29
 80037bc:	075a      	lsls	r2, r3, #29
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d001      	beq.n	80037ca <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e000      	b.n	80037cc <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	0018      	movs	r0, r3
 80037ce:	46bd      	mov	sp, r7
 80037d0:	b008      	add	sp, #32
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	40021000 	.word	0x40021000

080037d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d101      	bne.n	80037ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e0e9      	b.n	80039c0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037ec:	4b76      	ldr	r3, [pc, #472]	; (80039c8 <HAL_RCC_ClockConfig+0x1f0>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2207      	movs	r2, #7
 80037f2:	4013      	ands	r3, r2
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d91e      	bls.n	8003838 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037fa:	4b73      	ldr	r3, [pc, #460]	; (80039c8 <HAL_RCC_ClockConfig+0x1f0>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2207      	movs	r2, #7
 8003800:	4393      	bics	r3, r2
 8003802:	0019      	movs	r1, r3
 8003804:	4b70      	ldr	r3, [pc, #448]	; (80039c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	430a      	orrs	r2, r1
 800380a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800380c:	f7ff f946 	bl	8002a9c <HAL_GetTick>
 8003810:	0003      	movs	r3, r0
 8003812:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003814:	e009      	b.n	800382a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003816:	f7ff f941 	bl	8002a9c <HAL_GetTick>
 800381a:	0002      	movs	r2, r0
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	4a6a      	ldr	r2, [pc, #424]	; (80039cc <HAL_RCC_ClockConfig+0x1f4>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d901      	bls.n	800382a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e0ca      	b.n	80039c0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800382a:	4b67      	ldr	r3, [pc, #412]	; (80039c8 <HAL_RCC_ClockConfig+0x1f0>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2207      	movs	r2, #7
 8003830:	4013      	ands	r3, r2
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	429a      	cmp	r2, r3
 8003836:	d1ee      	bne.n	8003816 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2202      	movs	r2, #2
 800383e:	4013      	ands	r3, r2
 8003840:	d015      	beq.n	800386e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2204      	movs	r2, #4
 8003848:	4013      	ands	r3, r2
 800384a:	d006      	beq.n	800385a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800384c:	4b60      	ldr	r3, [pc, #384]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 800384e:	689a      	ldr	r2, [r3, #8]
 8003850:	4b5f      	ldr	r3, [pc, #380]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003852:	21e0      	movs	r1, #224	; 0xe0
 8003854:	01c9      	lsls	r1, r1, #7
 8003856:	430a      	orrs	r2, r1
 8003858:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800385a:	4b5d      	ldr	r3, [pc, #372]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	4a5d      	ldr	r2, [pc, #372]	; (80039d4 <HAL_RCC_ClockConfig+0x1fc>)
 8003860:	4013      	ands	r3, r2
 8003862:	0019      	movs	r1, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	4b59      	ldr	r3, [pc, #356]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 800386a:	430a      	orrs	r2, r1
 800386c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2201      	movs	r2, #1
 8003874:	4013      	ands	r3, r2
 8003876:	d057      	beq.n	8003928 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d107      	bne.n	8003890 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003880:	4b53      	ldr	r3, [pc, #332]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	2380      	movs	r3, #128	; 0x80
 8003886:	029b      	lsls	r3, r3, #10
 8003888:	4013      	ands	r3, r2
 800388a:	d12b      	bne.n	80038e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e097      	b.n	80039c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	2b02      	cmp	r3, #2
 8003896:	d107      	bne.n	80038a8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003898:	4b4d      	ldr	r3, [pc, #308]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	2380      	movs	r3, #128	; 0x80
 800389e:	049b      	lsls	r3, r3, #18
 80038a0:	4013      	ands	r3, r2
 80038a2:	d11f      	bne.n	80038e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e08b      	b.n	80039c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d107      	bne.n	80038c0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038b0:	4b47      	ldr	r3, [pc, #284]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	2380      	movs	r3, #128	; 0x80
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	4013      	ands	r3, r2
 80038ba:	d113      	bne.n	80038e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e07f      	b.n	80039c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	2b03      	cmp	r3, #3
 80038c6:	d106      	bne.n	80038d6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038c8:	4b41      	ldr	r3, [pc, #260]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 80038ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038cc:	2202      	movs	r2, #2
 80038ce:	4013      	ands	r3, r2
 80038d0:	d108      	bne.n	80038e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e074      	b.n	80039c0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038d6:	4b3e      	ldr	r3, [pc, #248]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 80038d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038da:	2202      	movs	r2, #2
 80038dc:	4013      	ands	r3, r2
 80038de:	d101      	bne.n	80038e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e06d      	b.n	80039c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038e4:	4b3a      	ldr	r3, [pc, #232]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	2207      	movs	r2, #7
 80038ea:	4393      	bics	r3, r2
 80038ec:	0019      	movs	r1, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685a      	ldr	r2, [r3, #4]
 80038f2:	4b37      	ldr	r3, [pc, #220]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 80038f4:	430a      	orrs	r2, r1
 80038f6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038f8:	f7ff f8d0 	bl	8002a9c <HAL_GetTick>
 80038fc:	0003      	movs	r3, r0
 80038fe:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003900:	e009      	b.n	8003916 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003902:	f7ff f8cb 	bl	8002a9c <HAL_GetTick>
 8003906:	0002      	movs	r2, r0
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	4a2f      	ldr	r2, [pc, #188]	; (80039cc <HAL_RCC_ClockConfig+0x1f4>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e054      	b.n	80039c0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003916:	4b2e      	ldr	r3, [pc, #184]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2238      	movs	r2, #56	; 0x38
 800391c:	401a      	ands	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	00db      	lsls	r3, r3, #3
 8003924:	429a      	cmp	r2, r3
 8003926:	d1ec      	bne.n	8003902 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003928:	4b27      	ldr	r3, [pc, #156]	; (80039c8 <HAL_RCC_ClockConfig+0x1f0>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2207      	movs	r2, #7
 800392e:	4013      	ands	r3, r2
 8003930:	683a      	ldr	r2, [r7, #0]
 8003932:	429a      	cmp	r2, r3
 8003934:	d21e      	bcs.n	8003974 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003936:	4b24      	ldr	r3, [pc, #144]	; (80039c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2207      	movs	r2, #7
 800393c:	4393      	bics	r3, r2
 800393e:	0019      	movs	r1, r3
 8003940:	4b21      	ldr	r3, [pc, #132]	; (80039c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003948:	f7ff f8a8 	bl	8002a9c <HAL_GetTick>
 800394c:	0003      	movs	r3, r0
 800394e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003950:	e009      	b.n	8003966 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003952:	f7ff f8a3 	bl	8002a9c <HAL_GetTick>
 8003956:	0002      	movs	r2, r0
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	4a1b      	ldr	r2, [pc, #108]	; (80039cc <HAL_RCC_ClockConfig+0x1f4>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e02c      	b.n	80039c0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003966:	4b18      	ldr	r3, [pc, #96]	; (80039c8 <HAL_RCC_ClockConfig+0x1f0>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2207      	movs	r2, #7
 800396c:	4013      	ands	r3, r2
 800396e:	683a      	ldr	r2, [r7, #0]
 8003970:	429a      	cmp	r2, r3
 8003972:	d1ee      	bne.n	8003952 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2204      	movs	r2, #4
 800397a:	4013      	ands	r3, r2
 800397c:	d009      	beq.n	8003992 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800397e:	4b14      	ldr	r3, [pc, #80]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	4a15      	ldr	r2, [pc, #84]	; (80039d8 <HAL_RCC_ClockConfig+0x200>)
 8003984:	4013      	ands	r3, r2
 8003986:	0019      	movs	r1, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	68da      	ldr	r2, [r3, #12]
 800398c:	4b10      	ldr	r3, [pc, #64]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 800398e:	430a      	orrs	r2, r1
 8003990:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003992:	f000 f829 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8003996:	0001      	movs	r1, r0
 8003998:	4b0d      	ldr	r3, [pc, #52]	; (80039d0 <HAL_RCC_ClockConfig+0x1f8>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	0a1b      	lsrs	r3, r3, #8
 800399e:	220f      	movs	r2, #15
 80039a0:	401a      	ands	r2, r3
 80039a2:	4b0e      	ldr	r3, [pc, #56]	; (80039dc <HAL_RCC_ClockConfig+0x204>)
 80039a4:	0092      	lsls	r2, r2, #2
 80039a6:	58d3      	ldr	r3, [r2, r3]
 80039a8:	221f      	movs	r2, #31
 80039aa:	4013      	ands	r3, r2
 80039ac:	000a      	movs	r2, r1
 80039ae:	40da      	lsrs	r2, r3
 80039b0:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <HAL_RCC_ClockConfig+0x208>)
 80039b2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80039b4:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <HAL_RCC_ClockConfig+0x20c>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	0018      	movs	r0, r3
 80039ba:	f7ff f813 	bl	80029e4 <HAL_InitTick>
 80039be:	0003      	movs	r3, r0
}
 80039c0:	0018      	movs	r0, r3
 80039c2:	46bd      	mov	sp, r7
 80039c4:	b004      	add	sp, #16
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	40022000 	.word	0x40022000
 80039cc:	00001388 	.word	0x00001388
 80039d0:	40021000 	.word	0x40021000
 80039d4:	fffff0ff 	.word	0xfffff0ff
 80039d8:	ffff8fff 	.word	0xffff8fff
 80039dc:	0800895c 	.word	0x0800895c
 80039e0:	20000000 	.word	0x20000000
 80039e4:	20000004 	.word	0x20000004

080039e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039ee:	4b3c      	ldr	r3, [pc, #240]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	2238      	movs	r2, #56	; 0x38
 80039f4:	4013      	ands	r3, r2
 80039f6:	d10f      	bne.n	8003a18 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80039f8:	4b39      	ldr	r3, [pc, #228]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	0adb      	lsrs	r3, r3, #11
 80039fe:	2207      	movs	r2, #7
 8003a00:	4013      	ands	r3, r2
 8003a02:	2201      	movs	r2, #1
 8003a04:	409a      	lsls	r2, r3
 8003a06:	0013      	movs	r3, r2
 8003a08:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003a0a:	6839      	ldr	r1, [r7, #0]
 8003a0c:	4835      	ldr	r0, [pc, #212]	; (8003ae4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003a0e:	f7fc fb8b 	bl	8000128 <__udivsi3>
 8003a12:	0003      	movs	r3, r0
 8003a14:	613b      	str	r3, [r7, #16]
 8003a16:	e05d      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a18:	4b31      	ldr	r3, [pc, #196]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	2238      	movs	r2, #56	; 0x38
 8003a1e:	4013      	ands	r3, r2
 8003a20:	2b08      	cmp	r3, #8
 8003a22:	d102      	bne.n	8003a2a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a24:	4b30      	ldr	r3, [pc, #192]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0x100>)
 8003a26:	613b      	str	r3, [r7, #16]
 8003a28:	e054      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a2a:	4b2d      	ldr	r3, [pc, #180]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	2238      	movs	r2, #56	; 0x38
 8003a30:	4013      	ands	r3, r2
 8003a32:	2b10      	cmp	r3, #16
 8003a34:	d138      	bne.n	8003aa8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003a36:	4b2a      	ldr	r3, [pc, #168]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a40:	4b27      	ldr	r3, [pc, #156]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	091b      	lsrs	r3, r3, #4
 8003a46:	2207      	movs	r2, #7
 8003a48:	4013      	ands	r3, r2
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2b03      	cmp	r3, #3
 8003a52:	d10d      	bne.n	8003a70 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a54:	68b9      	ldr	r1, [r7, #8]
 8003a56:	4824      	ldr	r0, [pc, #144]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0x100>)
 8003a58:	f7fc fb66 	bl	8000128 <__udivsi3>
 8003a5c:	0003      	movs	r3, r0
 8003a5e:	0019      	movs	r1, r3
 8003a60:	4b1f      	ldr	r3, [pc, #124]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	0a1b      	lsrs	r3, r3, #8
 8003a66:	227f      	movs	r2, #127	; 0x7f
 8003a68:	4013      	ands	r3, r2
 8003a6a:	434b      	muls	r3, r1
 8003a6c:	617b      	str	r3, [r7, #20]
        break;
 8003a6e:	e00d      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003a70:	68b9      	ldr	r1, [r7, #8]
 8003a72:	481c      	ldr	r0, [pc, #112]	; (8003ae4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003a74:	f7fc fb58 	bl	8000128 <__udivsi3>
 8003a78:	0003      	movs	r3, r0
 8003a7a:	0019      	movs	r1, r3
 8003a7c:	4b18      	ldr	r3, [pc, #96]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	0a1b      	lsrs	r3, r3, #8
 8003a82:	227f      	movs	r2, #127	; 0x7f
 8003a84:	4013      	ands	r3, r2
 8003a86:	434b      	muls	r3, r1
 8003a88:	617b      	str	r3, [r7, #20]
        break;
 8003a8a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003a8c:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	0f5b      	lsrs	r3, r3, #29
 8003a92:	2207      	movs	r2, #7
 8003a94:	4013      	ands	r3, r2
 8003a96:	3301      	adds	r3, #1
 8003a98:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	6978      	ldr	r0, [r7, #20]
 8003a9e:	f7fc fb43 	bl	8000128 <__udivsi3>
 8003aa2:	0003      	movs	r3, r0
 8003aa4:	613b      	str	r3, [r7, #16]
 8003aa6:	e015      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003aa8:	4b0d      	ldr	r3, [pc, #52]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	2238      	movs	r2, #56	; 0x38
 8003aae:	4013      	ands	r3, r2
 8003ab0:	2b20      	cmp	r3, #32
 8003ab2:	d103      	bne.n	8003abc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003ab4:	2380      	movs	r3, #128	; 0x80
 8003ab6:	021b      	lsls	r3, r3, #8
 8003ab8:	613b      	str	r3, [r7, #16]
 8003aba:	e00b      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003abc:	4b08      	ldr	r3, [pc, #32]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	2238      	movs	r2, #56	; 0x38
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	2b18      	cmp	r3, #24
 8003ac6:	d103      	bne.n	8003ad0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003ac8:	23fa      	movs	r3, #250	; 0xfa
 8003aca:	01db      	lsls	r3, r3, #7
 8003acc:	613b      	str	r3, [r7, #16]
 8003ace:	e001      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ad4:	693b      	ldr	r3, [r7, #16]
}
 8003ad6:	0018      	movs	r0, r3
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	b006      	add	sp, #24
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	46c0      	nop			; (mov r8, r8)
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	00f42400 	.word	0x00f42400
 8003ae8:	007a1200 	.word	0x007a1200

08003aec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003af0:	4b02      	ldr	r3, [pc, #8]	; (8003afc <HAL_RCC_GetHCLKFreq+0x10>)
 8003af2:	681b      	ldr	r3, [r3, #0]
}
 8003af4:	0018      	movs	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	46c0      	nop			; (mov r8, r8)
 8003afc:	20000000 	.word	0x20000000

08003b00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b00:	b5b0      	push	{r4, r5, r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003b04:	f7ff fff2 	bl	8003aec <HAL_RCC_GetHCLKFreq>
 8003b08:	0004      	movs	r4, r0
 8003b0a:	f7ff faf9 	bl	8003100 <LL_RCC_GetAPB1Prescaler>
 8003b0e:	0003      	movs	r3, r0
 8003b10:	0b1a      	lsrs	r2, r3, #12
 8003b12:	4b05      	ldr	r3, [pc, #20]	; (8003b28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b14:	0092      	lsls	r2, r2, #2
 8003b16:	58d3      	ldr	r3, [r2, r3]
 8003b18:	221f      	movs	r2, #31
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	40dc      	lsrs	r4, r3
 8003b1e:	0023      	movs	r3, r4
}
 8003b20:	0018      	movs	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bdb0      	pop	{r4, r5, r7, pc}
 8003b26:	46c0      	nop			; (mov r8, r8)
 8003b28:	0800899c 	.word	0x0800899c

08003b2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003b34:	2313      	movs	r3, #19
 8003b36:	18fb      	adds	r3, r7, r3
 8003b38:	2200      	movs	r2, #0
 8003b3a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b3c:	2312      	movs	r3, #18
 8003b3e:	18fb      	adds	r3, r7, r3
 8003b40:	2200      	movs	r2, #0
 8003b42:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	2380      	movs	r3, #128	; 0x80
 8003b4a:	029b      	lsls	r3, r3, #10
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	d100      	bne.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003b50:	e0ad      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b52:	2011      	movs	r0, #17
 8003b54:	183b      	adds	r3, r7, r0
 8003b56:	2200      	movs	r2, #0
 8003b58:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b5a:	4b47      	ldr	r3, [pc, #284]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003b5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b5e:	2380      	movs	r3, #128	; 0x80
 8003b60:	055b      	lsls	r3, r3, #21
 8003b62:	4013      	ands	r3, r2
 8003b64:	d110      	bne.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b66:	4b44      	ldr	r3, [pc, #272]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003b68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b6a:	4b43      	ldr	r3, [pc, #268]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003b6c:	2180      	movs	r1, #128	; 0x80
 8003b6e:	0549      	lsls	r1, r1, #21
 8003b70:	430a      	orrs	r2, r1
 8003b72:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b74:	4b40      	ldr	r3, [pc, #256]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003b76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b78:	2380      	movs	r3, #128	; 0x80
 8003b7a:	055b      	lsls	r3, r3, #21
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	60bb      	str	r3, [r7, #8]
 8003b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b82:	183b      	adds	r3, r7, r0
 8003b84:	2201      	movs	r2, #1
 8003b86:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b88:	4b3c      	ldr	r3, [pc, #240]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	4b3b      	ldr	r3, [pc, #236]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003b8e:	2180      	movs	r1, #128	; 0x80
 8003b90:	0049      	lsls	r1, r1, #1
 8003b92:	430a      	orrs	r2, r1
 8003b94:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b96:	f7fe ff81 	bl	8002a9c <HAL_GetTick>
 8003b9a:	0003      	movs	r3, r0
 8003b9c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b9e:	e00b      	b.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ba0:	f7fe ff7c 	bl	8002a9c <HAL_GetTick>
 8003ba4:	0002      	movs	r2, r0
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d904      	bls.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003bae:	2313      	movs	r3, #19
 8003bb0:	18fb      	adds	r3, r7, r3
 8003bb2:	2203      	movs	r2, #3
 8003bb4:	701a      	strb	r2, [r3, #0]
        break;
 8003bb6:	e005      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bb8:	4b30      	ldr	r3, [pc, #192]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	2380      	movs	r3, #128	; 0x80
 8003bbe:	005b      	lsls	r3, r3, #1
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d0ed      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003bc4:	2313      	movs	r3, #19
 8003bc6:	18fb      	adds	r3, r7, r3
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d15e      	bne.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003bce:	4b2a      	ldr	r3, [pc, #168]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003bd0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003bd2:	23c0      	movs	r3, #192	; 0xc0
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d019      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d014      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003bea:	4b23      	ldr	r3, [pc, #140]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003bec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bee:	4a24      	ldr	r2, [pc, #144]	; (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bf4:	4b20      	ldr	r3, [pc, #128]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003bf6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003bf8:	4b1f      	ldr	r3, [pc, #124]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003bfa:	2180      	movs	r1, #128	; 0x80
 8003bfc:	0249      	lsls	r1, r1, #9
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c02:	4b1d      	ldr	r3, [pc, #116]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003c04:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c06:	4b1c      	ldr	r3, [pc, #112]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003c08:	491e      	ldr	r1, [pc, #120]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8003c0a:	400a      	ands	r2, r1
 8003c0c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c0e:	4b1a      	ldr	r3, [pc, #104]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	2201      	movs	r2, #1
 8003c18:	4013      	ands	r3, r2
 8003c1a:	d016      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1c:	f7fe ff3e 	bl	8002a9c <HAL_GetTick>
 8003c20:	0003      	movs	r3, r0
 8003c22:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c24:	e00c      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c26:	f7fe ff39 	bl	8002a9c <HAL_GetTick>
 8003c2a:	0002      	movs	r2, r0
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	4a15      	ldr	r2, [pc, #84]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d904      	bls.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003c36:	2313      	movs	r3, #19
 8003c38:	18fb      	adds	r3, r7, r3
 8003c3a:	2203      	movs	r2, #3
 8003c3c:	701a      	strb	r2, [r3, #0]
            break;
 8003c3e:	e004      	b.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c40:	4b0d      	ldr	r3, [pc, #52]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c44:	2202      	movs	r2, #2
 8003c46:	4013      	ands	r3, r2
 8003c48:	d0ed      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003c4a:	2313      	movs	r3, #19
 8003c4c:	18fb      	adds	r3, r7, r3
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10a      	bne.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c54:	4b08      	ldr	r3, [pc, #32]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c58:	4a09      	ldr	r2, [pc, #36]	; (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	0019      	movs	r1, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c62:	4b05      	ldr	r3, [pc, #20]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003c64:	430a      	orrs	r2, r1
 8003c66:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c68:	e016      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c6a:	2312      	movs	r3, #18
 8003c6c:	18fb      	adds	r3, r7, r3
 8003c6e:	2213      	movs	r2, #19
 8003c70:	18ba      	adds	r2, r7, r2
 8003c72:	7812      	ldrb	r2, [r2, #0]
 8003c74:	701a      	strb	r2, [r3, #0]
 8003c76:	e00f      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	40007000 	.word	0x40007000
 8003c80:	fffffcff 	.word	0xfffffcff
 8003c84:	fffeffff 	.word	0xfffeffff
 8003c88:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c8c:	2312      	movs	r3, #18
 8003c8e:	18fb      	adds	r3, r7, r3
 8003c90:	2213      	movs	r2, #19
 8003c92:	18ba      	adds	r2, r7, r2
 8003c94:	7812      	ldrb	r2, [r2, #0]
 8003c96:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c98:	2311      	movs	r3, #17
 8003c9a:	18fb      	adds	r3, r7, r3
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d105      	bne.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ca2:	4bb6      	ldr	r3, [pc, #728]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ca4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ca6:	4bb5      	ldr	r3, [pc, #724]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ca8:	49b5      	ldr	r1, [pc, #724]	; (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8003caa:	400a      	ands	r2, r1
 8003cac:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	d009      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cb8:	4bb0      	ldr	r3, [pc, #704]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cbc:	2203      	movs	r2, #3
 8003cbe:	4393      	bics	r3, r2
 8003cc0:	0019      	movs	r1, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685a      	ldr	r2, [r3, #4]
 8003cc6:	4bad      	ldr	r3, [pc, #692]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d009      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cd6:	4ba9      	ldr	r3, [pc, #676]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cda:	220c      	movs	r2, #12
 8003cdc:	4393      	bics	r3, r2
 8003cde:	0019      	movs	r1, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	4ba5      	ldr	r3, [pc, #660]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2204      	movs	r2, #4
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d009      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cf4:	4ba1      	ldr	r3, [pc, #644]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf8:	2230      	movs	r2, #48	; 0x30
 8003cfa:	4393      	bics	r3, r2
 8003cfc:	0019      	movs	r1, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68da      	ldr	r2, [r3, #12]
 8003d02:	4b9e      	ldr	r3, [pc, #632]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d04:	430a      	orrs	r2, r1
 8003d06:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2210      	movs	r2, #16
 8003d0e:	4013      	ands	r3, r2
 8003d10:	d009      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d12:	4b9a      	ldr	r3, [pc, #616]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d16:	4a9b      	ldr	r2, [pc, #620]	; (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8003d18:	4013      	ands	r3, r2
 8003d1a:	0019      	movs	r1, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	691a      	ldr	r2, [r3, #16]
 8003d20:	4b96      	ldr	r3, [pc, #600]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d22:	430a      	orrs	r2, r1
 8003d24:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	2380      	movs	r3, #128	; 0x80
 8003d2c:	015b      	lsls	r3, r3, #5
 8003d2e:	4013      	ands	r3, r2
 8003d30:	d009      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8003d32:	4b92      	ldr	r3, [pc, #584]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d36:	4a94      	ldr	r2, [pc, #592]	; (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d38:	4013      	ands	r3, r2
 8003d3a:	0019      	movs	r1, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	695a      	ldr	r2, [r3, #20]
 8003d40:	4b8e      	ldr	r3, [pc, #568]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d42:	430a      	orrs	r2, r1
 8003d44:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	2380      	movs	r3, #128	; 0x80
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	4013      	ands	r3, r2
 8003d50:	d009      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d52:	4b8a      	ldr	r3, [pc, #552]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d56:	4a8d      	ldr	r2, [pc, #564]	; (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	0019      	movs	r1, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d60:	4b86      	ldr	r3, [pc, #536]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d62:	430a      	orrs	r2, r1
 8003d64:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	2380      	movs	r3, #128	; 0x80
 8003d6c:	00db      	lsls	r3, r3, #3
 8003d6e:	4013      	ands	r3, r2
 8003d70:	d009      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d72:	4b82      	ldr	r3, [pc, #520]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d76:	4a86      	ldr	r2, [pc, #536]	; (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	0019      	movs	r1, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d80:	4b7e      	ldr	r3, [pc, #504]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d82:	430a      	orrs	r2, r1
 8003d84:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	d009      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d90:	4b7a      	ldr	r3, [pc, #488]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d94:	4a7f      	ldr	r2, [pc, #508]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003d96:	4013      	ands	r3, r2
 8003d98:	0019      	movs	r1, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	699a      	ldr	r2, [r3, #24]
 8003d9e:	4b77      	ldr	r3, [pc, #476]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003da0:	430a      	orrs	r2, r1
 8003da2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2240      	movs	r2, #64	; 0x40
 8003daa:	4013      	ands	r3, r2
 8003dac:	d009      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003dae:	4b73      	ldr	r3, [pc, #460]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db2:	4a79      	ldr	r2, [pc, #484]	; (8003f98 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8003db4:	4013      	ands	r3, r2
 8003db6:	0019      	movs	r1, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	69da      	ldr	r2, [r3, #28]
 8003dbc:	4b6f      	ldr	r3, [pc, #444]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	2380      	movs	r3, #128	; 0x80
 8003dc8:	01db      	lsls	r3, r3, #7
 8003dca:	4013      	ands	r3, r2
 8003dcc:	d015      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dce:	4b6b      	ldr	r3, [pc, #428]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	0899      	lsrs	r1, r3, #2
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dda:	4b68      	ldr	r3, [pc, #416]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003de4:	2380      	movs	r3, #128	; 0x80
 8003de6:	05db      	lsls	r3, r3, #23
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d106      	bne.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003dec:	4b63      	ldr	r3, [pc, #396]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003dee:	68da      	ldr	r2, [r3, #12]
 8003df0:	4b62      	ldr	r3, [pc, #392]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003df2:	2180      	movs	r1, #128	; 0x80
 8003df4:	0249      	lsls	r1, r1, #9
 8003df6:	430a      	orrs	r2, r1
 8003df8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	2380      	movs	r3, #128	; 0x80
 8003e00:	031b      	lsls	r3, r3, #12
 8003e02:	4013      	ands	r3, r2
 8003e04:	d009      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e06:	4b5d      	ldr	r3, [pc, #372]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e0a:	2240      	movs	r2, #64	; 0x40
 8003e0c:	4393      	bics	r3, r2
 8003e0e:	0019      	movs	r1, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e14:	4b59      	ldr	r3, [pc, #356]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e16:	430a      	orrs	r2, r1
 8003e18:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	2380      	movs	r3, #128	; 0x80
 8003e20:	039b      	lsls	r3, r3, #14
 8003e22:	4013      	ands	r3, r2
 8003e24:	d016      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003e26:	4b55      	ldr	r3, [pc, #340]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2a:	4a5c      	ldr	r2, [pc, #368]	; (8003f9c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	0019      	movs	r1, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e34:	4b51      	ldr	r3, [pc, #324]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e36:	430a      	orrs	r2, r1
 8003e38:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e3e:	2380      	movs	r3, #128	; 0x80
 8003e40:	03db      	lsls	r3, r3, #15
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d106      	bne.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003e46:	4b4d      	ldr	r3, [pc, #308]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e48:	68da      	ldr	r2, [r3, #12]
 8003e4a:	4b4c      	ldr	r3, [pc, #304]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e4c:	2180      	movs	r1, #128	; 0x80
 8003e4e:	0449      	lsls	r1, r1, #17
 8003e50:	430a      	orrs	r2, r1
 8003e52:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	2380      	movs	r3, #128	; 0x80
 8003e5a:	03db      	lsls	r3, r3, #15
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	d016      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003e60:	4b46      	ldr	r3, [pc, #280]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e64:	4a4e      	ldr	r2, [pc, #312]	; (8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003e66:	4013      	ands	r3, r2
 8003e68:	0019      	movs	r1, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e6e:	4b43      	ldr	r3, [pc, #268]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e70:	430a      	orrs	r2, r1
 8003e72:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e78:	2380      	movs	r3, #128	; 0x80
 8003e7a:	045b      	lsls	r3, r3, #17
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d106      	bne.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003e80:	4b3e      	ldr	r3, [pc, #248]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e82:	68da      	ldr	r2, [r3, #12]
 8003e84:	4b3d      	ldr	r3, [pc, #244]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e86:	2180      	movs	r1, #128	; 0x80
 8003e88:	0449      	lsls	r1, r1, #17
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	2380      	movs	r3, #128	; 0x80
 8003e94:	011b      	lsls	r3, r3, #4
 8003e96:	4013      	ands	r3, r2
 8003e98:	d014      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003e9a:	4b38      	ldr	r3, [pc, #224]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e9e:	2203      	movs	r2, #3
 8003ea0:	4393      	bics	r3, r2
 8003ea2:	0019      	movs	r1, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a1a      	ldr	r2, [r3, #32]
 8003ea8:	4b34      	ldr	r3, [pc, #208]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d106      	bne.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003eb6:	4b31      	ldr	r3, [pc, #196]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003eb8:	68da      	ldr	r2, [r3, #12]
 8003eba:	4b30      	ldr	r3, [pc, #192]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ebc:	2180      	movs	r1, #128	; 0x80
 8003ebe:	0249      	lsls	r1, r1, #9
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	2380      	movs	r3, #128	; 0x80
 8003eca:	019b      	lsls	r3, r3, #6
 8003ecc:	4013      	ands	r3, r2
 8003ece:	d014      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003ed0:	4b2a      	ldr	r3, [pc, #168]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed4:	220c      	movs	r2, #12
 8003ed6:	4393      	bics	r3, r2
 8003ed8:	0019      	movs	r1, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ede:	4b27      	ldr	r3, [pc, #156]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee8:	2b04      	cmp	r3, #4
 8003eea:	d106      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003eec:	4b23      	ldr	r3, [pc, #140]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003eee:	68da      	ldr	r2, [r3, #12]
 8003ef0:	4b22      	ldr	r3, [pc, #136]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ef2:	2180      	movs	r1, #128	; 0x80
 8003ef4:	0249      	lsls	r1, r1, #9
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	2380      	movs	r3, #128	; 0x80
 8003f00:	045b      	lsls	r3, r3, #17
 8003f02:	4013      	ands	r3, r2
 8003f04:	d016      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f06:	4b1d      	ldr	r3, [pc, #116]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f0a:	4a22      	ldr	r2, [pc, #136]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	0019      	movs	r1, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f14:	4b19      	ldr	r3, [pc, #100]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003f16:	430a      	orrs	r2, r1
 8003f18:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f1e:	2380      	movs	r3, #128	; 0x80
 8003f20:	019b      	lsls	r3, r3, #6
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d106      	bne.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003f26:	4b15      	ldr	r3, [pc, #84]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003f28:	68da      	ldr	r2, [r3, #12]
 8003f2a:	4b14      	ldr	r3, [pc, #80]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003f2c:	2180      	movs	r1, #128	; 0x80
 8003f2e:	0449      	lsls	r1, r1, #17
 8003f30:	430a      	orrs	r2, r1
 8003f32:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	2380      	movs	r3, #128	; 0x80
 8003f3a:	049b      	lsls	r3, r3, #18
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	d016      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003f40:	4b0e      	ldr	r3, [pc, #56]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f44:	4a10      	ldr	r2, [pc, #64]	; (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f46:	4013      	ands	r3, r2
 8003f48:	0019      	movs	r1, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f4e:	4b0b      	ldr	r3, [pc, #44]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003f50:	430a      	orrs	r2, r1
 8003f52:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f58:	2380      	movs	r3, #128	; 0x80
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d106      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003f60:	4b06      	ldr	r3, [pc, #24]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003f62:	68da      	ldr	r2, [r3, #12]
 8003f64:	4b05      	ldr	r3, [pc, #20]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003f66:	2180      	movs	r1, #128	; 0x80
 8003f68:	0449      	lsls	r1, r1, #17
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003f6e:	2312      	movs	r3, #18
 8003f70:	18fb      	adds	r3, r7, r3
 8003f72:	781b      	ldrb	r3, [r3, #0]
}
 8003f74:	0018      	movs	r0, r3
 8003f76:	46bd      	mov	sp, r7
 8003f78:	b006      	add	sp, #24
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	efffffff 	.word	0xefffffff
 8003f84:	fffff3ff 	.word	0xfffff3ff
 8003f88:	fffffcff 	.word	0xfffffcff
 8003f8c:	fff3ffff 	.word	0xfff3ffff
 8003f90:	ffcfffff 	.word	0xffcfffff
 8003f94:	ffffcfff 	.word	0xffffcfff
 8003f98:	ffff3fff 	.word	0xffff3fff
 8003f9c:	ffbfffff 	.word	0xffbfffff
 8003fa0:	feffffff 	.word	0xfeffffff

08003fa4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003fa4:	b5b0      	push	{r4, r5, r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003fac:	230f      	movs	r3, #15
 8003fae:	18fb      	adds	r3, r7, r3
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d100      	bne.n	8003fbc <HAL_RTC_Init+0x18>
 8003fba:	e08c      	b.n	80040d6 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2229      	movs	r2, #41	; 0x29
 8003fc0:	5c9b      	ldrb	r3, [r3, r2]
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d10b      	bne.n	8003fe0 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2228      	movs	r2, #40	; 0x28
 8003fcc:	2100      	movs	r1, #0
 8003fce:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2288      	movs	r2, #136	; 0x88
 8003fd4:	0212      	lsls	r2, r2, #8
 8003fd6:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	0018      	movs	r0, r3
 8003fdc:	f7fe fb14 	bl	8002608 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2229      	movs	r2, #41	; 0x29
 8003fe4:	2102      	movs	r1, #2
 8003fe6:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	2210      	movs	r2, #16
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	2b10      	cmp	r3, #16
 8003ff4:	d062      	beq.n	80040bc <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	22ca      	movs	r2, #202	; 0xca
 8003ffc:	625a      	str	r2, [r3, #36]	; 0x24
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2253      	movs	r2, #83	; 0x53
 8004004:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004006:	250f      	movs	r5, #15
 8004008:	197c      	adds	r4, r7, r5
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	0018      	movs	r0, r3
 800400e:	f000 f9cb 	bl	80043a8 <RTC_EnterInitMode>
 8004012:	0003      	movs	r3, r0
 8004014:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004016:	0028      	movs	r0, r5
 8004018:	183b      	adds	r3, r7, r0
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d12c      	bne.n	800407a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	699a      	ldr	r2, [r3, #24]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	492e      	ldr	r1, [pc, #184]	; (80040e4 <HAL_RTC_Init+0x140>)
 800402c:	400a      	ands	r2, r1
 800402e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6999      	ldr	r1, [r3, #24]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	69db      	ldr	r3, [r3, #28]
 8004044:	431a      	orrs	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	430a      	orrs	r2, r1
 800404c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	6912      	ldr	r2, [r2, #16]
 8004056:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6919      	ldr	r1, [r3, #16]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	041a      	lsls	r2, r3, #16
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800406c:	183c      	adds	r4, r7, r0
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	0018      	movs	r0, r3
 8004072:	f000 f9db 	bl	800442c <RTC_ExitInitMode>
 8004076:	0003      	movs	r3, r0
 8004078:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800407a:	230f      	movs	r3, #15
 800407c:	18fb      	adds	r3, r7, r3
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d116      	bne.n	80040b2 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	699a      	ldr	r2, [r3, #24]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	00d2      	lsls	r2, r2, #3
 8004090:	08d2      	lsrs	r2, r2, #3
 8004092:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	6999      	ldr	r1, [r3, #24]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	431a      	orrs	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	699b      	ldr	r3, [r3, #24]
 80040a8:	431a      	orrs	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	22ff      	movs	r2, #255	; 0xff
 80040b8:	625a      	str	r2, [r3, #36]	; 0x24
 80040ba:	e003      	b.n	80040c4 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80040bc:	230f      	movs	r3, #15
 80040be:	18fb      	adds	r3, r7, r3
 80040c0:	2200      	movs	r2, #0
 80040c2:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80040c4:	230f      	movs	r3, #15
 80040c6:	18fb      	adds	r3, r7, r3
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d103      	bne.n	80040d6 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2229      	movs	r2, #41	; 0x29
 80040d2:	2101      	movs	r1, #1
 80040d4:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80040d6:	230f      	movs	r3, #15
 80040d8:	18fb      	adds	r3, r7, r3
 80040da:	781b      	ldrb	r3, [r3, #0]
}
 80040dc:	0018      	movs	r0, r3
 80040de:	46bd      	mov	sp, r7
 80040e0:	b004      	add	sp, #16
 80040e2:	bdb0      	pop	{r4, r5, r7, pc}
 80040e4:	fb8fffbf 	.word	0xfb8fffbf

080040e8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80040e8:	b5b0      	push	{r4, r5, r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2228      	movs	r2, #40	; 0x28
 80040f8:	5c9b      	ldrb	r3, [r3, r2]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d101      	bne.n	8004102 <HAL_RTC_SetTime+0x1a>
 80040fe:	2302      	movs	r3, #2
 8004100:	e092      	b.n	8004228 <HAL_RTC_SetTime+0x140>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2228      	movs	r2, #40	; 0x28
 8004106:	2101      	movs	r1, #1
 8004108:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2229      	movs	r2, #41	; 0x29
 800410e:	2102      	movs	r1, #2
 8004110:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	22ca      	movs	r2, #202	; 0xca
 8004118:	625a      	str	r2, [r3, #36]	; 0x24
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2253      	movs	r2, #83	; 0x53
 8004120:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004122:	2513      	movs	r5, #19
 8004124:	197c      	adds	r4, r7, r5
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	0018      	movs	r0, r3
 800412a:	f000 f93d 	bl	80043a8 <RTC_EnterInitMode>
 800412e:	0003      	movs	r3, r0
 8004130:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004132:	197b      	adds	r3, r7, r5
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d162      	bne.n	8004200 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d125      	bne.n	800418c <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	2240      	movs	r2, #64	; 0x40
 8004148:	4013      	ands	r3, r2
 800414a:	d102      	bne.n	8004152 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	2200      	movs	r2, #0
 8004150:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	0018      	movs	r0, r3
 8004158:	f000 f9ac 	bl	80044b4 <RTC_ByteToBcd2>
 800415c:	0003      	movs	r3, r0
 800415e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	785b      	ldrb	r3, [r3, #1]
 8004164:	0018      	movs	r0, r3
 8004166:	f000 f9a5 	bl	80044b4 <RTC_ByteToBcd2>
 800416a:	0003      	movs	r3, r0
 800416c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800416e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	789b      	ldrb	r3, [r3, #2]
 8004174:	0018      	movs	r0, r3
 8004176:	f000 f99d 	bl	80044b4 <RTC_ByteToBcd2>
 800417a:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800417c:	0022      	movs	r2, r4
 800417e:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	78db      	ldrb	r3, [r3, #3]
 8004184:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004186:	4313      	orrs	r3, r2
 8004188:	617b      	str	r3, [r7, #20]
 800418a:	e017      	b.n	80041bc <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	699b      	ldr	r3, [r3, #24]
 8004192:	2240      	movs	r2, #64	; 0x40
 8004194:	4013      	ands	r3, r2
 8004196:	d102      	bne.n	800419e <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	2200      	movs	r2, #0
 800419c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	785b      	ldrb	r3, [r3, #1]
 80041a8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041aa:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041b0:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	78db      	ldrb	r3, [r3, #3]
 80041b6:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041b8:	4313      	orrs	r3, r2
 80041ba:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	491b      	ldr	r1, [pc, #108]	; (8004230 <HAL_RTC_SetTime+0x148>)
 80041c4:	400a      	ands	r2, r1
 80041c6:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699a      	ldr	r2, [r3, #24]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4918      	ldr	r1, [pc, #96]	; (8004234 <HAL_RTC_SetTime+0x14c>)
 80041d4:	400a      	ands	r2, r1
 80041d6:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6999      	ldr	r1, [r3, #24]
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	68da      	ldr	r2, [r3, #12]
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	431a      	orrs	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80041f0:	2313      	movs	r3, #19
 80041f2:	18fc      	adds	r4, r7, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	0018      	movs	r0, r3
 80041f8:	f000 f918 	bl	800442c <RTC_ExitInitMode>
 80041fc:	0003      	movs	r3, r0
 80041fe:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	22ff      	movs	r2, #255	; 0xff
 8004206:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8004208:	2313      	movs	r3, #19
 800420a:	18fb      	adds	r3, r7, r3
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d103      	bne.n	800421a <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2229      	movs	r2, #41	; 0x29
 8004216:	2101      	movs	r1, #1
 8004218:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2228      	movs	r2, #40	; 0x28
 800421e:	2100      	movs	r1, #0
 8004220:	5499      	strb	r1, [r3, r2]

  return status;
 8004222:	2313      	movs	r3, #19
 8004224:	18fb      	adds	r3, r7, r3
 8004226:	781b      	ldrb	r3, [r3, #0]
}
 8004228:	0018      	movs	r0, r3
 800422a:	46bd      	mov	sp, r7
 800422c:	b006      	add	sp, #24
 800422e:	bdb0      	pop	{r4, r5, r7, pc}
 8004230:	007f7f7f 	.word	0x007f7f7f
 8004234:	fffbffff 	.word	0xfffbffff

08004238 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004238:	b5b0      	push	{r4, r5, r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2228      	movs	r2, #40	; 0x28
 8004248:	5c9b      	ldrb	r3, [r3, r2]
 800424a:	2b01      	cmp	r3, #1
 800424c:	d101      	bne.n	8004252 <HAL_RTC_SetDate+0x1a>
 800424e:	2302      	movs	r3, #2
 8004250:	e07e      	b.n	8004350 <HAL_RTC_SetDate+0x118>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2228      	movs	r2, #40	; 0x28
 8004256:	2101      	movs	r1, #1
 8004258:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2229      	movs	r2, #41	; 0x29
 800425e:	2102      	movs	r1, #2
 8004260:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10e      	bne.n	8004286 <HAL_RTC_SetDate+0x4e>
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	785b      	ldrb	r3, [r3, #1]
 800426c:	001a      	movs	r2, r3
 800426e:	2310      	movs	r3, #16
 8004270:	4013      	ands	r3, r2
 8004272:	d008      	beq.n	8004286 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	785b      	ldrb	r3, [r3, #1]
 8004278:	2210      	movs	r2, #16
 800427a:	4393      	bics	r3, r2
 800427c:	b2db      	uxtb	r3, r3
 800427e:	330a      	adds	r3, #10
 8004280:	b2da      	uxtb	r2, r3
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d11c      	bne.n	80042c6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	78db      	ldrb	r3, [r3, #3]
 8004290:	0018      	movs	r0, r3
 8004292:	f000 f90f 	bl	80044b4 <RTC_ByteToBcd2>
 8004296:	0003      	movs	r3, r0
 8004298:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	785b      	ldrb	r3, [r3, #1]
 800429e:	0018      	movs	r0, r3
 80042a0:	f000 f908 	bl	80044b4 <RTC_ByteToBcd2>
 80042a4:	0003      	movs	r3, r0
 80042a6:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80042a8:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	789b      	ldrb	r3, [r3, #2]
 80042ae:	0018      	movs	r0, r3
 80042b0:	f000 f900 	bl	80044b4 <RTC_ByteToBcd2>
 80042b4:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80042b6:	0022      	movs	r2, r4
 80042b8:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80042c0:	4313      	orrs	r3, r2
 80042c2:	617b      	str	r3, [r7, #20]
 80042c4:	e00e      	b.n	80042e4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	78db      	ldrb	r3, [r3, #3]
 80042ca:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	785b      	ldrb	r3, [r3, #1]
 80042d0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80042d2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80042d4:	68ba      	ldr	r2, [r7, #8]
 80042d6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80042d8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80042e0:	4313      	orrs	r3, r2
 80042e2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	22ca      	movs	r2, #202	; 0xca
 80042ea:	625a      	str	r2, [r3, #36]	; 0x24
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2253      	movs	r2, #83	; 0x53
 80042f2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80042f4:	2513      	movs	r5, #19
 80042f6:	197c      	adds	r4, r7, r5
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	0018      	movs	r0, r3
 80042fc:	f000 f854 	bl	80043a8 <RTC_EnterInitMode>
 8004300:	0003      	movs	r3, r0
 8004302:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004304:	0028      	movs	r0, r5
 8004306:	183b      	adds	r3, r7, r0
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10c      	bne.n	8004328 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	4910      	ldr	r1, [pc, #64]	; (8004358 <HAL_RTC_SetDate+0x120>)
 8004316:	400a      	ands	r2, r1
 8004318:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800431a:	183c      	adds	r4, r7, r0
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	0018      	movs	r0, r3
 8004320:	f000 f884 	bl	800442c <RTC_ExitInitMode>
 8004324:	0003      	movs	r3, r0
 8004326:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	22ff      	movs	r2, #255	; 0xff
 800432e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004330:	2313      	movs	r3, #19
 8004332:	18fb      	adds	r3, r7, r3
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d103      	bne.n	8004342 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2229      	movs	r2, #41	; 0x29
 800433e:	2101      	movs	r1, #1
 8004340:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2228      	movs	r2, #40	; 0x28
 8004346:	2100      	movs	r1, #0
 8004348:	5499      	strb	r1, [r3, r2]

  return status;
 800434a:	2313      	movs	r3, #19
 800434c:	18fb      	adds	r3, r7, r3
 800434e:	781b      	ldrb	r3, [r3, #0]
}
 8004350:	0018      	movs	r0, r3
 8004352:	46bd      	mov	sp, r7
 8004354:	b006      	add	sp, #24
 8004356:	bdb0      	pop	{r4, r5, r7, pc}
 8004358:	00ffff3f 	.word	0x00ffff3f

0800435c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a0e      	ldr	r2, [pc, #56]	; (80043a4 <HAL_RTC_WaitForSynchro+0x48>)
 800436a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800436c:	f7fe fb96 	bl	8002a9c <HAL_GetTick>
 8004370:	0003      	movs	r3, r0
 8004372:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004374:	e00a      	b.n	800438c <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004376:	f7fe fb91 	bl	8002a9c <HAL_GetTick>
 800437a:	0002      	movs	r2, r0
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	1ad2      	subs	r2, r2, r3
 8004380:	23fa      	movs	r3, #250	; 0xfa
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	429a      	cmp	r2, r3
 8004386:	d901      	bls.n	800438c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e006      	b.n	800439a <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	2220      	movs	r2, #32
 8004394:	4013      	ands	r3, r2
 8004396:	d0ee      	beq.n	8004376 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	0018      	movs	r0, r3
 800439c:	46bd      	mov	sp, r7
 800439e:	b004      	add	sp, #16
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	46c0      	nop			; (mov r8, r8)
 80043a4:	0001005f 	.word	0x0001005f

080043a8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80043b0:	230f      	movs	r3, #15
 80043b2:	18fb      	adds	r3, r7, r3
 80043b4:	2200      	movs	r2, #0
 80043b6:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	2240      	movs	r2, #64	; 0x40
 80043c0:	4013      	ands	r3, r2
 80043c2:	d12c      	bne.n	800441e <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68da      	ldr	r2, [r3, #12]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2180      	movs	r1, #128	; 0x80
 80043d0:	430a      	orrs	r2, r1
 80043d2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80043d4:	f7fe fb62 	bl	8002a9c <HAL_GetTick>
 80043d8:	0003      	movs	r3, r0
 80043da:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80043dc:	e014      	b.n	8004408 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80043de:	f7fe fb5d 	bl	8002a9c <HAL_GetTick>
 80043e2:	0002      	movs	r2, r0
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	1ad2      	subs	r2, r2, r3
 80043e8:	200f      	movs	r0, #15
 80043ea:	183b      	adds	r3, r7, r0
 80043ec:	1839      	adds	r1, r7, r0
 80043ee:	7809      	ldrb	r1, [r1, #0]
 80043f0:	7019      	strb	r1, [r3, #0]
 80043f2:	23fa      	movs	r3, #250	; 0xfa
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d906      	bls.n	8004408 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80043fa:	183b      	adds	r3, r7, r0
 80043fc:	2203      	movs	r2, #3
 80043fe:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2229      	movs	r2, #41	; 0x29
 8004404:	2103      	movs	r1, #3
 8004406:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	2240      	movs	r2, #64	; 0x40
 8004410:	4013      	ands	r3, r2
 8004412:	d104      	bne.n	800441e <RTC_EnterInitMode+0x76>
 8004414:	230f      	movs	r3, #15
 8004416:	18fb      	adds	r3, r7, r3
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	2b03      	cmp	r3, #3
 800441c:	d1df      	bne.n	80043de <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800441e:	230f      	movs	r3, #15
 8004420:	18fb      	adds	r3, r7, r3
 8004422:	781b      	ldrb	r3, [r3, #0]
}
 8004424:	0018      	movs	r0, r3
 8004426:	46bd      	mov	sp, r7
 8004428:	b004      	add	sp, #16
 800442a:	bd80      	pop	{r7, pc}

0800442c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800442c:	b590      	push	{r4, r7, lr}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004434:	240f      	movs	r4, #15
 8004436:	193b      	adds	r3, r7, r4
 8004438:	2200      	movs	r2, #0
 800443a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800443c:	4b1c      	ldr	r3, [pc, #112]	; (80044b0 <RTC_ExitInitMode+0x84>)
 800443e:	68da      	ldr	r2, [r3, #12]
 8004440:	4b1b      	ldr	r3, [pc, #108]	; (80044b0 <RTC_ExitInitMode+0x84>)
 8004442:	2180      	movs	r1, #128	; 0x80
 8004444:	438a      	bics	r2, r1
 8004446:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004448:	4b19      	ldr	r3, [pc, #100]	; (80044b0 <RTC_ExitInitMode+0x84>)
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	2220      	movs	r2, #32
 800444e:	4013      	ands	r3, r2
 8004450:	d10d      	bne.n	800446e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	0018      	movs	r0, r3
 8004456:	f7ff ff81 	bl	800435c <HAL_RTC_WaitForSynchro>
 800445a:	1e03      	subs	r3, r0, #0
 800445c:	d021      	beq.n	80044a2 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2229      	movs	r2, #41	; 0x29
 8004462:	2103      	movs	r1, #3
 8004464:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004466:	193b      	adds	r3, r7, r4
 8004468:	2203      	movs	r2, #3
 800446a:	701a      	strb	r2, [r3, #0]
 800446c:	e019      	b.n	80044a2 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800446e:	4b10      	ldr	r3, [pc, #64]	; (80044b0 <RTC_ExitInitMode+0x84>)
 8004470:	699a      	ldr	r2, [r3, #24]
 8004472:	4b0f      	ldr	r3, [pc, #60]	; (80044b0 <RTC_ExitInitMode+0x84>)
 8004474:	2120      	movs	r1, #32
 8004476:	438a      	bics	r2, r1
 8004478:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	0018      	movs	r0, r3
 800447e:	f7ff ff6d 	bl	800435c <HAL_RTC_WaitForSynchro>
 8004482:	1e03      	subs	r3, r0, #0
 8004484:	d007      	beq.n	8004496 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2229      	movs	r2, #41	; 0x29
 800448a:	2103      	movs	r1, #3
 800448c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800448e:	230f      	movs	r3, #15
 8004490:	18fb      	adds	r3, r7, r3
 8004492:	2203      	movs	r2, #3
 8004494:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004496:	4b06      	ldr	r3, [pc, #24]	; (80044b0 <RTC_ExitInitMode+0x84>)
 8004498:	699a      	ldr	r2, [r3, #24]
 800449a:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <RTC_ExitInitMode+0x84>)
 800449c:	2120      	movs	r1, #32
 800449e:	430a      	orrs	r2, r1
 80044a0:	619a      	str	r2, [r3, #24]
  }

  return status;
 80044a2:	230f      	movs	r3, #15
 80044a4:	18fb      	adds	r3, r7, r3
 80044a6:	781b      	ldrb	r3, [r3, #0]
}
 80044a8:	0018      	movs	r0, r3
 80044aa:	46bd      	mov	sp, r7
 80044ac:	b005      	add	sp, #20
 80044ae:	bd90      	pop	{r4, r7, pc}
 80044b0:	40002800 	.word	0x40002800

080044b4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	0002      	movs	r2, r0
 80044bc:	1dfb      	adds	r3, r7, #7
 80044be:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80044c0:	2300      	movs	r3, #0
 80044c2:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80044c4:	230b      	movs	r3, #11
 80044c6:	18fb      	adds	r3, r7, r3
 80044c8:	1dfa      	adds	r2, r7, #7
 80044ca:	7812      	ldrb	r2, [r2, #0]
 80044cc:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80044ce:	e008      	b.n	80044e2 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	3301      	adds	r3, #1
 80044d4:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80044d6:	220b      	movs	r2, #11
 80044d8:	18bb      	adds	r3, r7, r2
 80044da:	18ba      	adds	r2, r7, r2
 80044dc:	7812      	ldrb	r2, [r2, #0]
 80044de:	3a0a      	subs	r2, #10
 80044e0:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80044e2:	210b      	movs	r1, #11
 80044e4:	187b      	adds	r3, r7, r1
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	2b09      	cmp	r3, #9
 80044ea:	d8f1      	bhi.n	80044d0 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	011b      	lsls	r3, r3, #4
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	187b      	adds	r3, r7, r1
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	b2db      	uxtb	r3, r3
}
 80044fc:	0018      	movs	r0, r3
 80044fe:	46bd      	mov	sp, r7
 8004500:	b004      	add	sp, #16
 8004502:	bd80      	pop	{r7, pc}

08004504 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e0a8      	b.n	8004668 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451a:	2b00      	cmp	r3, #0
 800451c:	d109      	bne.n	8004532 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	2382      	movs	r3, #130	; 0x82
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	429a      	cmp	r2, r3
 8004528:	d009      	beq.n	800453e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	61da      	str	r2, [r3, #28]
 8004530:	e005      	b.n	800453e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	225d      	movs	r2, #93	; 0x5d
 8004548:	5c9b      	ldrb	r3, [r3, r2]
 800454a:	b2db      	uxtb	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	d107      	bne.n	8004560 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	225c      	movs	r2, #92	; 0x5c
 8004554:	2100      	movs	r1, #0
 8004556:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	0018      	movs	r0, r3
 800455c:	f7fe f892 	bl	8002684 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	225d      	movs	r2, #93	; 0x5d
 8004564:	2102      	movs	r1, #2
 8004566:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2140      	movs	r1, #64	; 0x40
 8004574:	438a      	bics	r2, r1
 8004576:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68da      	ldr	r2, [r3, #12]
 800457c:	23e0      	movs	r3, #224	; 0xe0
 800457e:	00db      	lsls	r3, r3, #3
 8004580:	429a      	cmp	r2, r3
 8004582:	d902      	bls.n	800458a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004584:	2300      	movs	r3, #0
 8004586:	60fb      	str	r3, [r7, #12]
 8004588:	e002      	b.n	8004590 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800458a:	2380      	movs	r3, #128	; 0x80
 800458c:	015b      	lsls	r3, r3, #5
 800458e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	23f0      	movs	r3, #240	; 0xf0
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	429a      	cmp	r2, r3
 800459a:	d008      	beq.n	80045ae <HAL_SPI_Init+0xaa>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	68da      	ldr	r2, [r3, #12]
 80045a0:	23e0      	movs	r3, #224	; 0xe0
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d002      	beq.n	80045ae <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	2382      	movs	r3, #130	; 0x82
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	401a      	ands	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6899      	ldr	r1, [r3, #8]
 80045bc:	2384      	movs	r3, #132	; 0x84
 80045be:	021b      	lsls	r3, r3, #8
 80045c0:	400b      	ands	r3, r1
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	2102      	movs	r1, #2
 80045ca:	400b      	ands	r3, r1
 80045cc:	431a      	orrs	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	2101      	movs	r1, #1
 80045d4:	400b      	ands	r3, r1
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6999      	ldr	r1, [r3, #24]
 80045dc:	2380      	movs	r3, #128	; 0x80
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	400b      	ands	r3, r1
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	2138      	movs	r1, #56	; 0x38
 80045ea:	400b      	ands	r3, r1
 80045ec:	431a      	orrs	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	2180      	movs	r1, #128	; 0x80
 80045f4:	400b      	ands	r3, r1
 80045f6:	431a      	orrs	r2, r3
 80045f8:	0011      	movs	r1, r2
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045fe:	2380      	movs	r3, #128	; 0x80
 8004600:	019b      	lsls	r3, r3, #6
 8004602:	401a      	ands	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	430a      	orrs	r2, r1
 800460a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	0c1b      	lsrs	r3, r3, #16
 8004612:	2204      	movs	r2, #4
 8004614:	401a      	ands	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461a:	2110      	movs	r1, #16
 800461c:	400b      	ands	r3, r1
 800461e:	431a      	orrs	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004624:	2108      	movs	r1, #8
 8004626:	400b      	ands	r3, r1
 8004628:	431a      	orrs	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68d9      	ldr	r1, [r3, #12]
 800462e:	23f0      	movs	r3, #240	; 0xf0
 8004630:	011b      	lsls	r3, r3, #4
 8004632:	400b      	ands	r3, r1
 8004634:	431a      	orrs	r2, r3
 8004636:	0011      	movs	r1, r2
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	2380      	movs	r3, #128	; 0x80
 800463c:	015b      	lsls	r3, r3, #5
 800463e:	401a      	ands	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	430a      	orrs	r2, r1
 8004646:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	69da      	ldr	r2, [r3, #28]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4907      	ldr	r1, [pc, #28]	; (8004670 <HAL_SPI_Init+0x16c>)
 8004654:	400a      	ands	r2, r1
 8004656:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	225d      	movs	r2, #93	; 0x5d
 8004662:	2101      	movs	r1, #1
 8004664:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	0018      	movs	r0, r3
 800466a:	46bd      	mov	sp, r7
 800466c:	b004      	add	sp, #16
 800466e:	bd80      	pop	{r7, pc}
 8004670:	fffff7ff 	.word	0xfffff7ff

08004674 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b088      	sub	sp, #32
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	603b      	str	r3, [r7, #0]
 8004680:	1dbb      	adds	r3, r7, #6
 8004682:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004684:	231f      	movs	r3, #31
 8004686:	18fb      	adds	r3, r7, r3
 8004688:	2200      	movs	r2, #0
 800468a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	225c      	movs	r2, #92	; 0x5c
 8004690:	5c9b      	ldrb	r3, [r3, r2]
 8004692:	2b01      	cmp	r3, #1
 8004694:	d101      	bne.n	800469a <HAL_SPI_Transmit+0x26>
 8004696:	2302      	movs	r3, #2
 8004698:	e147      	b.n	800492a <HAL_SPI_Transmit+0x2b6>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	225c      	movs	r2, #92	; 0x5c
 800469e:	2101      	movs	r1, #1
 80046a0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046a2:	f7fe f9fb 	bl	8002a9c <HAL_GetTick>
 80046a6:	0003      	movs	r3, r0
 80046a8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80046aa:	2316      	movs	r3, #22
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	1dba      	adds	r2, r7, #6
 80046b0:	8812      	ldrh	r2, [r2, #0]
 80046b2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	225d      	movs	r2, #93	; 0x5d
 80046b8:	5c9b      	ldrb	r3, [r3, r2]
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d004      	beq.n	80046ca <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80046c0:	231f      	movs	r3, #31
 80046c2:	18fb      	adds	r3, r7, r3
 80046c4:	2202      	movs	r2, #2
 80046c6:	701a      	strb	r2, [r3, #0]
    goto error;
 80046c8:	e128      	b.n	800491c <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d003      	beq.n	80046d8 <HAL_SPI_Transmit+0x64>
 80046d0:	1dbb      	adds	r3, r7, #6
 80046d2:	881b      	ldrh	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d104      	bne.n	80046e2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80046d8:	231f      	movs	r3, #31
 80046da:	18fb      	adds	r3, r7, r3
 80046dc:	2201      	movs	r2, #1
 80046de:	701a      	strb	r2, [r3, #0]
    goto error;
 80046e0:	e11c      	b.n	800491c <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	225d      	movs	r2, #93	; 0x5d
 80046e6:	2103      	movs	r1, #3
 80046e8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	1dba      	adds	r2, r7, #6
 80046fa:	8812      	ldrh	r2, [r2, #0]
 80046fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	1dba      	adds	r2, r7, #6
 8004702:	8812      	ldrh	r2, [r2, #0]
 8004704:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2244      	movs	r2, #68	; 0x44
 8004710:	2100      	movs	r1, #0
 8004712:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2246      	movs	r2, #70	; 0x46
 8004718:	2100      	movs	r1, #0
 800471a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	689a      	ldr	r2, [r3, #8]
 800472c:	2380      	movs	r3, #128	; 0x80
 800472e:	021b      	lsls	r3, r3, #8
 8004730:	429a      	cmp	r2, r3
 8004732:	d110      	bne.n	8004756 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2140      	movs	r1, #64	; 0x40
 8004740:	438a      	bics	r2, r1
 8004742:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2180      	movs	r1, #128	; 0x80
 8004750:	01c9      	lsls	r1, r1, #7
 8004752:	430a      	orrs	r2, r1
 8004754:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2240      	movs	r2, #64	; 0x40
 800475e:	4013      	ands	r3, r2
 8004760:	2b40      	cmp	r3, #64	; 0x40
 8004762:	d007      	beq.n	8004774 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2140      	movs	r1, #64	; 0x40
 8004770:	430a      	orrs	r2, r1
 8004772:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	68da      	ldr	r2, [r3, #12]
 8004778:	23e0      	movs	r3, #224	; 0xe0
 800477a:	00db      	lsls	r3, r3, #3
 800477c:	429a      	cmp	r2, r3
 800477e:	d952      	bls.n	8004826 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d004      	beq.n	8004792 <HAL_SPI_Transmit+0x11e>
 8004788:	2316      	movs	r3, #22
 800478a:	18fb      	adds	r3, r7, r3
 800478c:	881b      	ldrh	r3, [r3, #0]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d143      	bne.n	800481a <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004796:	881a      	ldrh	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a2:	1c9a      	adds	r2, r3, #2
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047b6:	e030      	b.n	800481a <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	2202      	movs	r2, #2
 80047c0:	4013      	ands	r3, r2
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d112      	bne.n	80047ec <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ca:	881a      	ldrh	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d6:	1c9a      	adds	r2, r3, #2
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047ea:	e016      	b.n	800481a <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047ec:	f7fe f956 	bl	8002a9c <HAL_GetTick>
 80047f0:	0002      	movs	r2, r0
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	683a      	ldr	r2, [r7, #0]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d802      	bhi.n	8004802 <HAL_SPI_Transmit+0x18e>
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	3301      	adds	r3, #1
 8004800:	d102      	bne.n	8004808 <HAL_SPI_Transmit+0x194>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d108      	bne.n	800481a <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8004808:	231f      	movs	r3, #31
 800480a:	18fb      	adds	r3, r7, r3
 800480c:	2203      	movs	r2, #3
 800480e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	225d      	movs	r2, #93	; 0x5d
 8004814:	2101      	movs	r1, #1
 8004816:	5499      	strb	r1, [r3, r2]
          goto error;
 8004818:	e080      	b.n	800491c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800481e:	b29b      	uxth	r3, r3
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1c9      	bne.n	80047b8 <HAL_SPI_Transmit+0x144>
 8004824:	e053      	b.n	80048ce <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d004      	beq.n	8004838 <HAL_SPI_Transmit+0x1c4>
 800482e:	2316      	movs	r3, #22
 8004830:	18fb      	adds	r3, r7, r3
 8004832:	881b      	ldrh	r3, [r3, #0]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d145      	bne.n	80048c4 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	330c      	adds	r3, #12
 8004842:	7812      	ldrb	r2, [r2, #0]
 8004844:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484a:	1c5a      	adds	r2, r3, #1
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004854:	b29b      	uxth	r3, r3
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800485e:	e031      	b.n	80048c4 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	2202      	movs	r2, #2
 8004868:	4013      	ands	r3, r2
 800486a:	2b02      	cmp	r3, #2
 800486c:	d113      	bne.n	8004896 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	330c      	adds	r3, #12
 8004878:	7812      	ldrb	r2, [r2, #0]
 800487a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004880:	1c5a      	adds	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800488a:	b29b      	uxth	r3, r3
 800488c:	3b01      	subs	r3, #1
 800488e:	b29a      	uxth	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004894:	e016      	b.n	80048c4 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004896:	f7fe f901 	bl	8002a9c <HAL_GetTick>
 800489a:	0002      	movs	r2, r0
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	683a      	ldr	r2, [r7, #0]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d802      	bhi.n	80048ac <HAL_SPI_Transmit+0x238>
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	3301      	adds	r3, #1
 80048aa:	d102      	bne.n	80048b2 <HAL_SPI_Transmit+0x23e>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d108      	bne.n	80048c4 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80048b2:	231f      	movs	r3, #31
 80048b4:	18fb      	adds	r3, r7, r3
 80048b6:	2203      	movs	r2, #3
 80048b8:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	225d      	movs	r2, #93	; 0x5d
 80048be:	2101      	movs	r1, #1
 80048c0:	5499      	strb	r1, [r3, r2]
          goto error;
 80048c2:	e02b      	b.n	800491c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1c8      	bne.n	8004860 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048ce:	69ba      	ldr	r2, [r7, #24]
 80048d0:	6839      	ldr	r1, [r7, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	0018      	movs	r0, r3
 80048d6:	f000 fcef 	bl	80052b8 <SPI_EndRxTxTransaction>
 80048da:	1e03      	subs	r3, r0, #0
 80048dc:	d002      	beq.n	80048e4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2220      	movs	r2, #32
 80048e2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d10a      	bne.n	8004902 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048ec:	2300      	movs	r3, #0
 80048ee:	613b      	str	r3, [r7, #16]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	613b      	str	r3, [r7, #16]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	613b      	str	r3, [r7, #16]
 8004900:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004906:	2b00      	cmp	r3, #0
 8004908:	d004      	beq.n	8004914 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800490a:	231f      	movs	r3, #31
 800490c:	18fb      	adds	r3, r7, r3
 800490e:	2201      	movs	r2, #1
 8004910:	701a      	strb	r2, [r3, #0]
 8004912:	e003      	b.n	800491c <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	225d      	movs	r2, #93	; 0x5d
 8004918:	2101      	movs	r1, #1
 800491a:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	225c      	movs	r2, #92	; 0x5c
 8004920:	2100      	movs	r1, #0
 8004922:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004924:	231f      	movs	r3, #31
 8004926:	18fb      	adds	r3, r7, r3
 8004928:	781b      	ldrb	r3, [r3, #0]
}
 800492a:	0018      	movs	r0, r3
 800492c:	46bd      	mov	sp, r7
 800492e:	b008      	add	sp, #32
 8004930:	bd80      	pop	{r7, pc}
	...

08004934 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004934:	b590      	push	{r4, r7, lr}
 8004936:	b089      	sub	sp, #36	; 0x24
 8004938:	af02      	add	r7, sp, #8
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	603b      	str	r3, [r7, #0]
 8004940:	1dbb      	adds	r3, r7, #6
 8004942:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004944:	2117      	movs	r1, #23
 8004946:	187b      	adds	r3, r7, r1
 8004948:	2200      	movs	r2, #0
 800494a:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	225d      	movs	r2, #93	; 0x5d
 8004950:	5c9b      	ldrb	r3, [r3, r2]
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	d003      	beq.n	8004960 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8004958:	187b      	adds	r3, r7, r1
 800495a:	2202      	movs	r2, #2
 800495c:	701a      	strb	r2, [r3, #0]
    goto error;
 800495e:	e12b      	b.n	8004bb8 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	2382      	movs	r3, #130	; 0x82
 8004966:	005b      	lsls	r3, r3, #1
 8004968:	429a      	cmp	r2, r3
 800496a:	d113      	bne.n	8004994 <HAL_SPI_Receive+0x60>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10f      	bne.n	8004994 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	225d      	movs	r2, #93	; 0x5d
 8004978:	2104      	movs	r1, #4
 800497a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800497c:	1dbb      	adds	r3, r7, #6
 800497e:	881c      	ldrh	r4, [r3, #0]
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	68b9      	ldr	r1, [r7, #8]
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	0023      	movs	r3, r4
 800498c:	f000 f924 	bl	8004bd8 <HAL_SPI_TransmitReceive>
 8004990:	0003      	movs	r3, r0
 8004992:	e118      	b.n	8004bc6 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	225c      	movs	r2, #92	; 0x5c
 8004998:	5c9b      	ldrb	r3, [r3, r2]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d101      	bne.n	80049a2 <HAL_SPI_Receive+0x6e>
 800499e:	2302      	movs	r3, #2
 80049a0:	e111      	b.n	8004bc6 <HAL_SPI_Receive+0x292>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	225c      	movs	r2, #92	; 0x5c
 80049a6:	2101      	movs	r1, #1
 80049a8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049aa:	f7fe f877 	bl	8002a9c <HAL_GetTick>
 80049ae:	0003      	movs	r3, r0
 80049b0:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d003      	beq.n	80049c0 <HAL_SPI_Receive+0x8c>
 80049b8:	1dbb      	adds	r3, r7, #6
 80049ba:	881b      	ldrh	r3, [r3, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d104      	bne.n	80049ca <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 80049c0:	2317      	movs	r3, #23
 80049c2:	18fb      	adds	r3, r7, r3
 80049c4:	2201      	movs	r2, #1
 80049c6:	701a      	strb	r2, [r3, #0]
    goto error;
 80049c8:	e0f6      	b.n	8004bb8 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	225d      	movs	r2, #93	; 0x5d
 80049ce:	2104      	movs	r1, #4
 80049d0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	1dba      	adds	r2, r7, #6
 80049e2:	2144      	movs	r1, #68	; 0x44
 80049e4:	8812      	ldrh	r2, [r2, #0]
 80049e6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	1dba      	adds	r2, r7, #6
 80049ec:	2146      	movs	r1, #70	; 0x46
 80049ee:	8812      	ldrh	r2, [r2, #0]
 80049f0:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	68da      	ldr	r2, [r3, #12]
 8004a14:	23e0      	movs	r3, #224	; 0xe0
 8004a16:	00db      	lsls	r3, r3, #3
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d908      	bls.n	8004a2e <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	496a      	ldr	r1, [pc, #424]	; (8004bd0 <HAL_SPI_Receive+0x29c>)
 8004a28:	400a      	ands	r2, r1
 8004a2a:	605a      	str	r2, [r3, #4]
 8004a2c:	e008      	b.n	8004a40 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2180      	movs	r1, #128	; 0x80
 8004a3a:	0149      	lsls	r1, r1, #5
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	689a      	ldr	r2, [r3, #8]
 8004a44:	2380      	movs	r3, #128	; 0x80
 8004a46:	021b      	lsls	r3, r3, #8
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d10f      	bne.n	8004a6c <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2140      	movs	r1, #64	; 0x40
 8004a58:	438a      	bics	r2, r1
 8004a5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	495b      	ldr	r1, [pc, #364]	; (8004bd4 <HAL_SPI_Receive+0x2a0>)
 8004a68:	400a      	ands	r2, r1
 8004a6a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2240      	movs	r2, #64	; 0x40
 8004a74:	4013      	ands	r3, r2
 8004a76:	2b40      	cmp	r3, #64	; 0x40
 8004a78:	d007      	beq.n	8004a8a <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2140      	movs	r1, #64	; 0x40
 8004a86:	430a      	orrs	r2, r1
 8004a88:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	68da      	ldr	r2, [r3, #12]
 8004a8e:	23e0      	movs	r3, #224	; 0xe0
 8004a90:	00db      	lsls	r3, r3, #3
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d900      	bls.n	8004a98 <HAL_SPI_Receive+0x164>
 8004a96:	e071      	b.n	8004b7c <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004a98:	e035      	b.n	8004b06 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d117      	bne.n	8004ad8 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	330c      	adds	r3, #12
 8004aae:	001a      	movs	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab4:	7812      	ldrb	r2, [r2, #0]
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	1c5a      	adds	r2, r3, #1
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2246      	movs	r2, #70	; 0x46
 8004ac8:	5a9b      	ldrh	r3, [r3, r2]
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b299      	uxth	r1, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2246      	movs	r2, #70	; 0x46
 8004ad4:	5299      	strh	r1, [r3, r2]
 8004ad6:	e016      	b.n	8004b06 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ad8:	f7fd ffe0 	bl	8002a9c <HAL_GetTick>
 8004adc:	0002      	movs	r2, r0
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	683a      	ldr	r2, [r7, #0]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d802      	bhi.n	8004aee <HAL_SPI_Receive+0x1ba>
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	3301      	adds	r3, #1
 8004aec:	d102      	bne.n	8004af4 <HAL_SPI_Receive+0x1c0>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d108      	bne.n	8004b06 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8004af4:	2317      	movs	r3, #23
 8004af6:	18fb      	adds	r3, r7, r3
 8004af8:	2203      	movs	r2, #3
 8004afa:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	225d      	movs	r2, #93	; 0x5d
 8004b00:	2101      	movs	r1, #1
 8004b02:	5499      	strb	r1, [r3, r2]
          goto error;
 8004b04:	e058      	b.n	8004bb8 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2246      	movs	r2, #70	; 0x46
 8004b0a:	5a9b      	ldrh	r3, [r3, r2]
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1c3      	bne.n	8004a9a <HAL_SPI_Receive+0x166>
 8004b12:	e039      	b.n	8004b88 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d115      	bne.n	8004b4e <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2c:	b292      	uxth	r2, r2
 8004b2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b34:	1c9a      	adds	r2, r3, #2
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2246      	movs	r2, #70	; 0x46
 8004b3e:	5a9b      	ldrh	r3, [r3, r2]
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	3b01      	subs	r3, #1
 8004b44:	b299      	uxth	r1, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2246      	movs	r2, #70	; 0x46
 8004b4a:	5299      	strh	r1, [r3, r2]
 8004b4c:	e016      	b.n	8004b7c <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b4e:	f7fd ffa5 	bl	8002a9c <HAL_GetTick>
 8004b52:	0002      	movs	r2, r0
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d802      	bhi.n	8004b64 <HAL_SPI_Receive+0x230>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	3301      	adds	r3, #1
 8004b62:	d102      	bne.n	8004b6a <HAL_SPI_Receive+0x236>
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d108      	bne.n	8004b7c <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8004b6a:	2317      	movs	r3, #23
 8004b6c:	18fb      	adds	r3, r7, r3
 8004b6e:	2203      	movs	r2, #3
 8004b70:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	225d      	movs	r2, #93	; 0x5d
 8004b76:	2101      	movs	r1, #1
 8004b78:	5499      	strb	r1, [r3, r2]
          goto error;
 8004b7a:	e01d      	b.n	8004bb8 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2246      	movs	r2, #70	; 0x46
 8004b80:	5a9b      	ldrh	r3, [r3, r2]
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1c5      	bne.n	8004b14 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	6839      	ldr	r1, [r7, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	0018      	movs	r0, r3
 8004b90:	f000 fb34 	bl	80051fc <SPI_EndRxTransaction>
 8004b94:	1e03      	subs	r3, r0, #0
 8004b96:	d002      	beq.n	8004b9e <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d004      	beq.n	8004bb0 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8004ba6:	2317      	movs	r3, #23
 8004ba8:	18fb      	adds	r3, r7, r3
 8004baa:	2201      	movs	r2, #1
 8004bac:	701a      	strb	r2, [r3, #0]
 8004bae:	e003      	b.n	8004bb8 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	225d      	movs	r2, #93	; 0x5d
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	225c      	movs	r2, #92	; 0x5c
 8004bbc:	2100      	movs	r1, #0
 8004bbe:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004bc0:	2317      	movs	r3, #23
 8004bc2:	18fb      	adds	r3, r7, r3
 8004bc4:	781b      	ldrb	r3, [r3, #0]
}
 8004bc6:	0018      	movs	r0, r3
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	b007      	add	sp, #28
 8004bcc:	bd90      	pop	{r4, r7, pc}
 8004bce:	46c0      	nop			; (mov r8, r8)
 8004bd0:	ffffefff 	.word	0xffffefff
 8004bd4:	ffffbfff 	.word	0xffffbfff

08004bd8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b08a      	sub	sp, #40	; 0x28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
 8004be4:	001a      	movs	r2, r3
 8004be6:	1cbb      	adds	r3, r7, #2
 8004be8:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004bea:	2301      	movs	r3, #1
 8004bec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004bee:	2323      	movs	r3, #35	; 0x23
 8004bf0:	18fb      	adds	r3, r7, r3
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	225c      	movs	r2, #92	; 0x5c
 8004bfa:	5c9b      	ldrb	r3, [r3, r2]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d101      	bne.n	8004c04 <HAL_SPI_TransmitReceive+0x2c>
 8004c00:	2302      	movs	r3, #2
 8004c02:	e1c4      	b.n	8004f8e <HAL_SPI_TransmitReceive+0x3b6>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	225c      	movs	r2, #92	; 0x5c
 8004c08:	2101      	movs	r1, #1
 8004c0a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c0c:	f7fd ff46 	bl	8002a9c <HAL_GetTick>
 8004c10:	0003      	movs	r3, r0
 8004c12:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c14:	201b      	movs	r0, #27
 8004c16:	183b      	adds	r3, r7, r0
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	215d      	movs	r1, #93	; 0x5d
 8004c1c:	5c52      	ldrb	r2, [r2, r1]
 8004c1e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004c26:	2312      	movs	r3, #18
 8004c28:	18fb      	adds	r3, r7, r3
 8004c2a:	1cba      	adds	r2, r7, #2
 8004c2c:	8812      	ldrh	r2, [r2, #0]
 8004c2e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c30:	183b      	adds	r3, r7, r0
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d011      	beq.n	8004c5c <HAL_SPI_TransmitReceive+0x84>
 8004c38:	697a      	ldr	r2, [r7, #20]
 8004c3a:	2382      	movs	r3, #130	; 0x82
 8004c3c:	005b      	lsls	r3, r3, #1
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d107      	bne.n	8004c52 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d103      	bne.n	8004c52 <HAL_SPI_TransmitReceive+0x7a>
 8004c4a:	183b      	adds	r3, r7, r0
 8004c4c:	781b      	ldrb	r3, [r3, #0]
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d004      	beq.n	8004c5c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8004c52:	2323      	movs	r3, #35	; 0x23
 8004c54:	18fb      	adds	r3, r7, r3
 8004c56:	2202      	movs	r2, #2
 8004c58:	701a      	strb	r2, [r3, #0]
    goto error;
 8004c5a:	e191      	b.n	8004f80 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d006      	beq.n	8004c70 <HAL_SPI_TransmitReceive+0x98>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d003      	beq.n	8004c70 <HAL_SPI_TransmitReceive+0x98>
 8004c68:	1cbb      	adds	r3, r7, #2
 8004c6a:	881b      	ldrh	r3, [r3, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d104      	bne.n	8004c7a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8004c70:	2323      	movs	r3, #35	; 0x23
 8004c72:	18fb      	adds	r3, r7, r3
 8004c74:	2201      	movs	r2, #1
 8004c76:	701a      	strb	r2, [r3, #0]
    goto error;
 8004c78:	e182      	b.n	8004f80 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	225d      	movs	r2, #93	; 0x5d
 8004c7e:	5c9b      	ldrb	r3, [r3, r2]
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	d003      	beq.n	8004c8e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	225d      	movs	r2, #93	; 0x5d
 8004c8a:	2105      	movs	r1, #5
 8004c8c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	1cba      	adds	r2, r7, #2
 8004c9e:	2146      	movs	r1, #70	; 0x46
 8004ca0:	8812      	ldrh	r2, [r2, #0]
 8004ca2:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	1cba      	adds	r2, r7, #2
 8004ca8:	2144      	movs	r1, #68	; 0x44
 8004caa:	8812      	ldrh	r2, [r2, #0]
 8004cac:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	1cba      	adds	r2, r7, #2
 8004cb8:	8812      	ldrh	r2, [r2, #0]
 8004cba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	1cba      	adds	r2, r7, #2
 8004cc0:	8812      	ldrh	r2, [r2, #0]
 8004cc2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	68da      	ldr	r2, [r3, #12]
 8004cd4:	23e0      	movs	r3, #224	; 0xe0
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d908      	bls.n	8004cee <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	49ac      	ldr	r1, [pc, #688]	; (8004f98 <HAL_SPI_TransmitReceive+0x3c0>)
 8004ce8:	400a      	ands	r2, r1
 8004cea:	605a      	str	r2, [r3, #4]
 8004cec:	e008      	b.n	8004d00 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2180      	movs	r1, #128	; 0x80
 8004cfa:	0149      	lsls	r1, r1, #5
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2240      	movs	r2, #64	; 0x40
 8004d08:	4013      	ands	r3, r2
 8004d0a:	2b40      	cmp	r3, #64	; 0x40
 8004d0c:	d007      	beq.n	8004d1e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2140      	movs	r1, #64	; 0x40
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	23e0      	movs	r3, #224	; 0xe0
 8004d24:	00db      	lsls	r3, r3, #3
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d800      	bhi.n	8004d2c <HAL_SPI_TransmitReceive+0x154>
 8004d2a:	e083      	b.n	8004e34 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d005      	beq.n	8004d40 <HAL_SPI_TransmitReceive+0x168>
 8004d34:	2312      	movs	r3, #18
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	881b      	ldrh	r3, [r3, #0]
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d000      	beq.n	8004d40 <HAL_SPI_TransmitReceive+0x168>
 8004d3e:	e06d      	b.n	8004e1c <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d44:	881a      	ldrh	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d50:	1c9a      	adds	r2, r3, #2
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	b29a      	uxth	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d64:	e05a      	b.n	8004e1c <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	2202      	movs	r2, #2
 8004d6e:	4013      	ands	r3, r2
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d11b      	bne.n	8004dac <HAL_SPI_TransmitReceive+0x1d4>
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d016      	beq.n	8004dac <HAL_SPI_TransmitReceive+0x1d4>
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d113      	bne.n	8004dac <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d88:	881a      	ldrh	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d94:	1c9a      	adds	r2, r3, #2
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	3b01      	subs	r3, #1
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	2201      	movs	r2, #1
 8004db4:	4013      	ands	r3, r2
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d11c      	bne.n	8004df4 <HAL_SPI_TransmitReceive+0x21c>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2246      	movs	r2, #70	; 0x46
 8004dbe:	5a9b      	ldrh	r3, [r3, r2]
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d016      	beq.n	8004df4 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68da      	ldr	r2, [r3, #12]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd0:	b292      	uxth	r2, r2
 8004dd2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd8:	1c9a      	adds	r2, r3, #2
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2246      	movs	r2, #70	; 0x46
 8004de2:	5a9b      	ldrh	r3, [r3, r2]
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	3b01      	subs	r3, #1
 8004de8:	b299      	uxth	r1, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2246      	movs	r2, #70	; 0x46
 8004dee:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004df0:	2301      	movs	r3, #1
 8004df2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004df4:	f7fd fe52 	bl	8002a9c <HAL_GetTick>
 8004df8:	0002      	movs	r2, r0
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d80b      	bhi.n	8004e1c <HAL_SPI_TransmitReceive+0x244>
 8004e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e06:	3301      	adds	r3, #1
 8004e08:	d008      	beq.n	8004e1c <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8004e0a:	2323      	movs	r3, #35	; 0x23
 8004e0c:	18fb      	adds	r3, r7, r3
 8004e0e:	2203      	movs	r2, #3
 8004e10:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	225d      	movs	r2, #93	; 0x5d
 8004e16:	2101      	movs	r1, #1
 8004e18:	5499      	strb	r1, [r3, r2]
        goto error;
 8004e1a:	e0b1      	b.n	8004f80 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d19f      	bne.n	8004d66 <HAL_SPI_TransmitReceive+0x18e>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2246      	movs	r2, #70	; 0x46
 8004e2a:	5a9b      	ldrh	r3, [r3, r2]
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d199      	bne.n	8004d66 <HAL_SPI_TransmitReceive+0x18e>
 8004e32:	e089      	b.n	8004f48 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d005      	beq.n	8004e48 <HAL_SPI_TransmitReceive+0x270>
 8004e3c:	2312      	movs	r3, #18
 8004e3e:	18fb      	adds	r3, r7, r3
 8004e40:	881b      	ldrh	r3, [r3, #0]
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d000      	beq.n	8004e48 <HAL_SPI_TransmitReceive+0x270>
 8004e46:	e074      	b.n	8004f32 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	330c      	adds	r3, #12
 8004e52:	7812      	ldrb	r2, [r2, #0]
 8004e54:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e6e:	e060      	b.n	8004f32 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	2202      	movs	r2, #2
 8004e78:	4013      	ands	r3, r2
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d11c      	bne.n	8004eb8 <HAL_SPI_TransmitReceive+0x2e0>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d017      	beq.n	8004eb8 <HAL_SPI_TransmitReceive+0x2e0>
 8004e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d114      	bne.n	8004eb8 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	330c      	adds	r3, #12
 8004e98:	7812      	ldrb	r2, [r2, #0]
 8004e9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea0:	1c5a      	adds	r2, r3, #1
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d11e      	bne.n	8004f04 <HAL_SPI_TransmitReceive+0x32c>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2246      	movs	r2, #70	; 0x46
 8004eca:	5a9b      	ldrh	r3, [r3, r2]
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d018      	beq.n	8004f04 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	330c      	adds	r3, #12
 8004ed8:	001a      	movs	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ede:	7812      	ldrb	r2, [r2, #0]
 8004ee0:	b2d2      	uxtb	r2, r2
 8004ee2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2246      	movs	r2, #70	; 0x46
 8004ef2:	5a9b      	ldrh	r3, [r3, r2]
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	b299      	uxth	r1, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2246      	movs	r2, #70	; 0x46
 8004efe:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f00:	2301      	movs	r3, #1
 8004f02:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f04:	f7fd fdca 	bl	8002a9c <HAL_GetTick>
 8004f08:	0002      	movs	r2, r0
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d802      	bhi.n	8004f1a <HAL_SPI_TransmitReceive+0x342>
 8004f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f16:	3301      	adds	r3, #1
 8004f18:	d102      	bne.n	8004f20 <HAL_SPI_TransmitReceive+0x348>
 8004f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d108      	bne.n	8004f32 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8004f20:	2323      	movs	r3, #35	; 0x23
 8004f22:	18fb      	adds	r3, r7, r3
 8004f24:	2203      	movs	r2, #3
 8004f26:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	225d      	movs	r2, #93	; 0x5d
 8004f2c:	2101      	movs	r1, #1
 8004f2e:	5499      	strb	r1, [r3, r2]
        goto error;
 8004f30:	e026      	b.n	8004f80 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d199      	bne.n	8004e70 <HAL_SPI_TransmitReceive+0x298>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2246      	movs	r2, #70	; 0x46
 8004f40:	5a9b      	ldrh	r3, [r3, r2]
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d193      	bne.n	8004e70 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f48:	69fa      	ldr	r2, [r7, #28]
 8004f4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	0018      	movs	r0, r3
 8004f50:	f000 f9b2 	bl	80052b8 <SPI_EndRxTxTransaction>
 8004f54:	1e03      	subs	r3, r0, #0
 8004f56:	d006      	beq.n	8004f66 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8004f58:	2323      	movs	r3, #35	; 0x23
 8004f5a:	18fb      	adds	r3, r7, r3
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2220      	movs	r2, #32
 8004f64:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d004      	beq.n	8004f78 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8004f6e:	2323      	movs	r3, #35	; 0x23
 8004f70:	18fb      	adds	r3, r7, r3
 8004f72:	2201      	movs	r2, #1
 8004f74:	701a      	strb	r2, [r3, #0]
 8004f76:	e003      	b.n	8004f80 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	225d      	movs	r2, #93	; 0x5d
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	225c      	movs	r2, #92	; 0x5c
 8004f84:	2100      	movs	r1, #0
 8004f86:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004f88:	2323      	movs	r3, #35	; 0x23
 8004f8a:	18fb      	adds	r3, r7, r3
 8004f8c:	781b      	ldrb	r3, [r3, #0]
}
 8004f8e:	0018      	movs	r0, r3
 8004f90:	46bd      	mov	sp, r7
 8004f92:	b00a      	add	sp, #40	; 0x28
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	46c0      	nop			; (mov r8, r8)
 8004f98:	ffffefff 	.word	0xffffefff

08004f9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b088      	sub	sp, #32
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	603b      	str	r3, [r7, #0]
 8004fa8:	1dfb      	adds	r3, r7, #7
 8004faa:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004fac:	f7fd fd76 	bl	8002a9c <HAL_GetTick>
 8004fb0:	0002      	movs	r2, r0
 8004fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb4:	1a9b      	subs	r3, r3, r2
 8004fb6:	683a      	ldr	r2, [r7, #0]
 8004fb8:	18d3      	adds	r3, r2, r3
 8004fba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004fbc:	f7fd fd6e 	bl	8002a9c <HAL_GetTick>
 8004fc0:	0003      	movs	r3, r0
 8004fc2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004fc4:	4b3a      	ldr	r3, [pc, #232]	; (80050b0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	015b      	lsls	r3, r3, #5
 8004fca:	0d1b      	lsrs	r3, r3, #20
 8004fcc:	69fa      	ldr	r2, [r7, #28]
 8004fce:	4353      	muls	r3, r2
 8004fd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fd2:	e058      	b.n	8005086 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	d055      	beq.n	8005086 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fda:	f7fd fd5f 	bl	8002a9c <HAL_GetTick>
 8004fde:	0002      	movs	r2, r0
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	69fa      	ldr	r2, [r7, #28]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d902      	bls.n	8004ff0 <SPI_WaitFlagStateUntilTimeout+0x54>
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d142      	bne.n	8005076 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	21e0      	movs	r1, #224	; 0xe0
 8004ffc:	438a      	bics	r2, r1
 8004ffe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	2382      	movs	r3, #130	; 0x82
 8005006:	005b      	lsls	r3, r3, #1
 8005008:	429a      	cmp	r2, r3
 800500a:	d113      	bne.n	8005034 <SPI_WaitFlagStateUntilTimeout+0x98>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	689a      	ldr	r2, [r3, #8]
 8005010:	2380      	movs	r3, #128	; 0x80
 8005012:	021b      	lsls	r3, r3, #8
 8005014:	429a      	cmp	r2, r3
 8005016:	d005      	beq.n	8005024 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	689a      	ldr	r2, [r3, #8]
 800501c:	2380      	movs	r3, #128	; 0x80
 800501e:	00db      	lsls	r3, r3, #3
 8005020:	429a      	cmp	r2, r3
 8005022:	d107      	bne.n	8005034 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2140      	movs	r1, #64	; 0x40
 8005030:	438a      	bics	r2, r1
 8005032:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005038:	2380      	movs	r3, #128	; 0x80
 800503a:	019b      	lsls	r3, r3, #6
 800503c:	429a      	cmp	r2, r3
 800503e:	d110      	bne.n	8005062 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	491a      	ldr	r1, [pc, #104]	; (80050b4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800504c:	400a      	ands	r2, r1
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2180      	movs	r1, #128	; 0x80
 800505c:	0189      	lsls	r1, r1, #6
 800505e:	430a      	orrs	r2, r1
 8005060:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	225d      	movs	r2, #93	; 0x5d
 8005066:	2101      	movs	r1, #1
 8005068:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	225c      	movs	r2, #92	; 0x5c
 800506e:	2100      	movs	r1, #0
 8005070:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e017      	b.n	80050a6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d101      	bne.n	8005080 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800507c:	2300      	movs	r3, #0
 800507e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	3b01      	subs	r3, #1
 8005084:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	4013      	ands	r3, r2
 8005090:	68ba      	ldr	r2, [r7, #8]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	425a      	negs	r2, r3
 8005096:	4153      	adcs	r3, r2
 8005098:	b2db      	uxtb	r3, r3
 800509a:	001a      	movs	r2, r3
 800509c:	1dfb      	adds	r3, r7, #7
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d197      	bne.n	8004fd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	0018      	movs	r0, r3
 80050a8:	46bd      	mov	sp, r7
 80050aa:	b008      	add	sp, #32
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	46c0      	nop			; (mov r8, r8)
 80050b0:	20000000 	.word	0x20000000
 80050b4:	ffffdfff 	.word	0xffffdfff

080050b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08a      	sub	sp, #40	; 0x28
 80050bc:	af00      	add	r7, sp, #0
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	607a      	str	r2, [r7, #4]
 80050c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80050c6:	2317      	movs	r3, #23
 80050c8:	18fb      	adds	r3, r7, r3
 80050ca:	2200      	movs	r2, #0
 80050cc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80050ce:	f7fd fce5 	bl	8002a9c <HAL_GetTick>
 80050d2:	0002      	movs	r2, r0
 80050d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d6:	1a9b      	subs	r3, r3, r2
 80050d8:	683a      	ldr	r2, [r7, #0]
 80050da:	18d3      	adds	r3, r2, r3
 80050dc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80050de:	f7fd fcdd 	bl	8002a9c <HAL_GetTick>
 80050e2:	0003      	movs	r3, r0
 80050e4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	330c      	adds	r3, #12
 80050ec:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80050ee:	4b41      	ldr	r3, [pc, #260]	; (80051f4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	0013      	movs	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	189b      	adds	r3, r3, r2
 80050f8:	00da      	lsls	r2, r3, #3
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	0d1b      	lsrs	r3, r3, #20
 80050fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005100:	4353      	muls	r3, r2
 8005102:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005104:	e068      	b.n	80051d8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	23c0      	movs	r3, #192	; 0xc0
 800510a:	00db      	lsls	r3, r3, #3
 800510c:	429a      	cmp	r2, r3
 800510e:	d10a      	bne.n	8005126 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d107      	bne.n	8005126 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	b2da      	uxtb	r2, r3
 800511c:	2117      	movs	r1, #23
 800511e:	187b      	adds	r3, r7, r1
 8005120:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005122:	187b      	adds	r3, r7, r1
 8005124:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	3301      	adds	r3, #1
 800512a:	d055      	beq.n	80051d8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800512c:	f7fd fcb6 	bl	8002a9c <HAL_GetTick>
 8005130:	0002      	movs	r2, r0
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005138:	429a      	cmp	r2, r3
 800513a:	d902      	bls.n	8005142 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800513c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513e:	2b00      	cmp	r3, #0
 8005140:	d142      	bne.n	80051c8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	21e0      	movs	r1, #224	; 0xe0
 800514e:	438a      	bics	r2, r1
 8005150:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	685a      	ldr	r2, [r3, #4]
 8005156:	2382      	movs	r3, #130	; 0x82
 8005158:	005b      	lsls	r3, r3, #1
 800515a:	429a      	cmp	r2, r3
 800515c:	d113      	bne.n	8005186 <SPI_WaitFifoStateUntilTimeout+0xce>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	689a      	ldr	r2, [r3, #8]
 8005162:	2380      	movs	r3, #128	; 0x80
 8005164:	021b      	lsls	r3, r3, #8
 8005166:	429a      	cmp	r2, r3
 8005168:	d005      	beq.n	8005176 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	689a      	ldr	r2, [r3, #8]
 800516e:	2380      	movs	r3, #128	; 0x80
 8005170:	00db      	lsls	r3, r3, #3
 8005172:	429a      	cmp	r2, r3
 8005174:	d107      	bne.n	8005186 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2140      	movs	r1, #64	; 0x40
 8005182:	438a      	bics	r2, r1
 8005184:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800518a:	2380      	movs	r3, #128	; 0x80
 800518c:	019b      	lsls	r3, r3, #6
 800518e:	429a      	cmp	r2, r3
 8005190:	d110      	bne.n	80051b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4916      	ldr	r1, [pc, #88]	; (80051f8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800519e:	400a      	ands	r2, r1
 80051a0:	601a      	str	r2, [r3, #0]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2180      	movs	r1, #128	; 0x80
 80051ae:	0189      	lsls	r1, r1, #6
 80051b0:	430a      	orrs	r2, r1
 80051b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	225d      	movs	r2, #93	; 0x5d
 80051b8:	2101      	movs	r1, #1
 80051ba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	225c      	movs	r2, #92	; 0x5c
 80051c0:	2100      	movs	r1, #0
 80051c2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e010      	b.n	80051ea <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d101      	bne.n	80051d2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80051ce:	2300      	movs	r3, #0
 80051d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	3b01      	subs	r3, #1
 80051d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	68ba      	ldr	r2, [r7, #8]
 80051e0:	4013      	ands	r3, r2
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d18e      	bne.n	8005106 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	0018      	movs	r0, r3
 80051ec:	46bd      	mov	sp, r7
 80051ee:	b00a      	add	sp, #40	; 0x28
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	46c0      	nop			; (mov r8, r8)
 80051f4:	20000000 	.word	0x20000000
 80051f8:	ffffdfff 	.word	0xffffdfff

080051fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af02      	add	r7, sp, #8
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	685a      	ldr	r2, [r3, #4]
 800520c:	2382      	movs	r3, #130	; 0x82
 800520e:	005b      	lsls	r3, r3, #1
 8005210:	429a      	cmp	r2, r3
 8005212:	d113      	bne.n	800523c <SPI_EndRxTransaction+0x40>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	2380      	movs	r3, #128	; 0x80
 800521a:	021b      	lsls	r3, r3, #8
 800521c:	429a      	cmp	r2, r3
 800521e:	d005      	beq.n	800522c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	689a      	ldr	r2, [r3, #8]
 8005224:	2380      	movs	r3, #128	; 0x80
 8005226:	00db      	lsls	r3, r3, #3
 8005228:	429a      	cmp	r2, r3
 800522a:	d107      	bne.n	800523c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2140      	movs	r1, #64	; 0x40
 8005238:	438a      	bics	r2, r1
 800523a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	0013      	movs	r3, r2
 8005246:	2200      	movs	r2, #0
 8005248:	2180      	movs	r1, #128	; 0x80
 800524a:	f7ff fea7 	bl	8004f9c <SPI_WaitFlagStateUntilTimeout>
 800524e:	1e03      	subs	r3, r0, #0
 8005250:	d007      	beq.n	8005262 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005256:	2220      	movs	r2, #32
 8005258:	431a      	orrs	r2, r3
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e026      	b.n	80052b0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	2382      	movs	r3, #130	; 0x82
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	429a      	cmp	r2, r3
 800526c:	d11f      	bne.n	80052ae <SPI_EndRxTransaction+0xb2>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	689a      	ldr	r2, [r3, #8]
 8005272:	2380      	movs	r3, #128	; 0x80
 8005274:	021b      	lsls	r3, r3, #8
 8005276:	429a      	cmp	r2, r3
 8005278:	d005      	beq.n	8005286 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	689a      	ldr	r2, [r3, #8]
 800527e:	2380      	movs	r3, #128	; 0x80
 8005280:	00db      	lsls	r3, r3, #3
 8005282:	429a      	cmp	r2, r3
 8005284:	d113      	bne.n	80052ae <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005286:	68ba      	ldr	r2, [r7, #8]
 8005288:	23c0      	movs	r3, #192	; 0xc0
 800528a:	00d9      	lsls	r1, r3, #3
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	0013      	movs	r3, r2
 8005294:	2200      	movs	r2, #0
 8005296:	f7ff ff0f 	bl	80050b8 <SPI_WaitFifoStateUntilTimeout>
 800529a:	1e03      	subs	r3, r0, #0
 800529c:	d007      	beq.n	80052ae <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052a2:	2220      	movs	r2, #32
 80052a4:	431a      	orrs	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e000      	b.n	80052b0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	0018      	movs	r0, r3
 80052b2:	46bd      	mov	sp, r7
 80052b4:	b004      	add	sp, #16
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b086      	sub	sp, #24
 80052bc:	af02      	add	r7, sp, #8
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	23c0      	movs	r3, #192	; 0xc0
 80052c8:	0159      	lsls	r1, r3, #5
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	9300      	str	r3, [sp, #0]
 80052d0:	0013      	movs	r3, r2
 80052d2:	2200      	movs	r2, #0
 80052d4:	f7ff fef0 	bl	80050b8 <SPI_WaitFifoStateUntilTimeout>
 80052d8:	1e03      	subs	r3, r0, #0
 80052da:	d007      	beq.n	80052ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052e0:	2220      	movs	r2, #32
 80052e2:	431a      	orrs	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e027      	b.n	800533c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052ec:	68ba      	ldr	r2, [r7, #8]
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	0013      	movs	r3, r2
 80052f6:	2200      	movs	r2, #0
 80052f8:	2180      	movs	r1, #128	; 0x80
 80052fa:	f7ff fe4f 	bl	8004f9c <SPI_WaitFlagStateUntilTimeout>
 80052fe:	1e03      	subs	r3, r0, #0
 8005300:	d007      	beq.n	8005312 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005306:	2220      	movs	r2, #32
 8005308:	431a      	orrs	r2, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e014      	b.n	800533c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	23c0      	movs	r3, #192	; 0xc0
 8005316:	00d9      	lsls	r1, r3, #3
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	9300      	str	r3, [sp, #0]
 800531e:	0013      	movs	r3, r2
 8005320:	2200      	movs	r2, #0
 8005322:	f7ff fec9 	bl	80050b8 <SPI_WaitFifoStateUntilTimeout>
 8005326:	1e03      	subs	r3, r0, #0
 8005328:	d007      	beq.n	800533a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800532e:	2220      	movs	r2, #32
 8005330:	431a      	orrs	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e000      	b.n	800533c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	0018      	movs	r0, r3
 800533e:	46bd      	mov	sp, r7
 8005340:	b004      	add	sp, #16
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d101      	bne.n	8005356 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e04a      	b.n	80053ec <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	223d      	movs	r2, #61	; 0x3d
 800535a:	5c9b      	ldrb	r3, [r3, r2]
 800535c:	b2db      	uxtb	r3, r3
 800535e:	2b00      	cmp	r3, #0
 8005360:	d107      	bne.n	8005372 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	223c      	movs	r2, #60	; 0x3c
 8005366:	2100      	movs	r1, #0
 8005368:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	0018      	movs	r0, r3
 800536e:	f7fd f9d3 	bl	8002718 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	223d      	movs	r2, #61	; 0x3d
 8005376:	2102      	movs	r1, #2
 8005378:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3304      	adds	r3, #4
 8005382:	0019      	movs	r1, r3
 8005384:	0010      	movs	r0, r2
 8005386:	f000 f835 	bl	80053f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2248      	movs	r2, #72	; 0x48
 800538e:	2101      	movs	r1, #1
 8005390:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	223e      	movs	r2, #62	; 0x3e
 8005396:	2101      	movs	r1, #1
 8005398:	5499      	strb	r1, [r3, r2]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	223f      	movs	r2, #63	; 0x3f
 800539e:	2101      	movs	r1, #1
 80053a0:	5499      	strb	r1, [r3, r2]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2240      	movs	r2, #64	; 0x40
 80053a6:	2101      	movs	r1, #1
 80053a8:	5499      	strb	r1, [r3, r2]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2241      	movs	r2, #65	; 0x41
 80053ae:	2101      	movs	r1, #1
 80053b0:	5499      	strb	r1, [r3, r2]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2242      	movs	r2, #66	; 0x42
 80053b6:	2101      	movs	r1, #1
 80053b8:	5499      	strb	r1, [r3, r2]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2243      	movs	r2, #67	; 0x43
 80053be:	2101      	movs	r1, #1
 80053c0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2244      	movs	r2, #68	; 0x44
 80053c6:	2101      	movs	r1, #1
 80053c8:	5499      	strb	r1, [r3, r2]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2245      	movs	r2, #69	; 0x45
 80053ce:	2101      	movs	r1, #1
 80053d0:	5499      	strb	r1, [r3, r2]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2246      	movs	r2, #70	; 0x46
 80053d6:	2101      	movs	r1, #1
 80053d8:	5499      	strb	r1, [r3, r2]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2247      	movs	r2, #71	; 0x47
 80053de:	2101      	movs	r1, #1
 80053e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	223d      	movs	r2, #61	; 0x3d
 80053e6:	2101      	movs	r1, #1
 80053e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	0018      	movs	r0, r3
 80053ee:	46bd      	mov	sp, r7
 80053f0:	b002      	add	sp, #8
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a3f      	ldr	r2, [pc, #252]	; (8005504 <TIM_Base_SetConfig+0x110>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d00c      	beq.n	8005426 <TIM_Base_SetConfig+0x32>
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	2380      	movs	r3, #128	; 0x80
 8005410:	05db      	lsls	r3, r3, #23
 8005412:	429a      	cmp	r2, r3
 8005414:	d007      	beq.n	8005426 <TIM_Base_SetConfig+0x32>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a3b      	ldr	r2, [pc, #236]	; (8005508 <TIM_Base_SetConfig+0x114>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d003      	beq.n	8005426 <TIM_Base_SetConfig+0x32>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a3a      	ldr	r2, [pc, #232]	; (800550c <TIM_Base_SetConfig+0x118>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d108      	bne.n	8005438 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2270      	movs	r2, #112	; 0x70
 800542a:	4393      	bics	r3, r2
 800542c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	4313      	orrs	r3, r2
 8005436:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a32      	ldr	r2, [pc, #200]	; (8005504 <TIM_Base_SetConfig+0x110>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d01c      	beq.n	800547a <TIM_Base_SetConfig+0x86>
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	2380      	movs	r3, #128	; 0x80
 8005444:	05db      	lsls	r3, r3, #23
 8005446:	429a      	cmp	r2, r3
 8005448:	d017      	beq.n	800547a <TIM_Base_SetConfig+0x86>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a2e      	ldr	r2, [pc, #184]	; (8005508 <TIM_Base_SetConfig+0x114>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d013      	beq.n	800547a <TIM_Base_SetConfig+0x86>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a2d      	ldr	r2, [pc, #180]	; (800550c <TIM_Base_SetConfig+0x118>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d00f      	beq.n	800547a <TIM_Base_SetConfig+0x86>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a2c      	ldr	r2, [pc, #176]	; (8005510 <TIM_Base_SetConfig+0x11c>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d00b      	beq.n	800547a <TIM_Base_SetConfig+0x86>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a2b      	ldr	r2, [pc, #172]	; (8005514 <TIM_Base_SetConfig+0x120>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d007      	beq.n	800547a <TIM_Base_SetConfig+0x86>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a2a      	ldr	r2, [pc, #168]	; (8005518 <TIM_Base_SetConfig+0x124>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d003      	beq.n	800547a <TIM_Base_SetConfig+0x86>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a29      	ldr	r2, [pc, #164]	; (800551c <TIM_Base_SetConfig+0x128>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d108      	bne.n	800548c <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4a28      	ldr	r2, [pc, #160]	; (8005520 <TIM_Base_SetConfig+0x12c>)
 800547e:	4013      	ands	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	4313      	orrs	r3, r2
 800548a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2280      	movs	r2, #128	; 0x80
 8005490:	4393      	bics	r3, r2
 8005492:	001a      	movs	r2, r3
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	4313      	orrs	r3, r2
 800549a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	689a      	ldr	r2, [r3, #8]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a13      	ldr	r2, [pc, #76]	; (8005504 <TIM_Base_SetConfig+0x110>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00b      	beq.n	80054d2 <TIM_Base_SetConfig+0xde>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a15      	ldr	r2, [pc, #84]	; (8005514 <TIM_Base_SetConfig+0x120>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d007      	beq.n	80054d2 <TIM_Base_SetConfig+0xde>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a14      	ldr	r2, [pc, #80]	; (8005518 <TIM_Base_SetConfig+0x124>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d003      	beq.n	80054d2 <TIM_Base_SetConfig+0xde>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a13      	ldr	r2, [pc, #76]	; (800551c <TIM_Base_SetConfig+0x128>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d103      	bne.n	80054da <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	691a      	ldr	r2, [r3, #16]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	2201      	movs	r2, #1
 80054e6:	4013      	ands	r3, r2
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d106      	bne.n	80054fa <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	691b      	ldr	r3, [r3, #16]
 80054f0:	2201      	movs	r2, #1
 80054f2:	4393      	bics	r3, r2
 80054f4:	001a      	movs	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	611a      	str	r2, [r3, #16]
  }
}
 80054fa:	46c0      	nop			; (mov r8, r8)
 80054fc:	46bd      	mov	sp, r7
 80054fe:	b004      	add	sp, #16
 8005500:	bd80      	pop	{r7, pc}
 8005502:	46c0      	nop			; (mov r8, r8)
 8005504:	40012c00 	.word	0x40012c00
 8005508:	40000400 	.word	0x40000400
 800550c:	40000800 	.word	0x40000800
 8005510:	40002000 	.word	0x40002000
 8005514:	40014000 	.word	0x40014000
 8005518:	40014400 	.word	0x40014400
 800551c:	40014800 	.word	0x40014800
 8005520:	fffffcff 	.word	0xfffffcff

08005524 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	223c      	movs	r2, #60	; 0x3c
 8005532:	5c9b      	ldrb	r3, [r3, r2]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d101      	bne.n	800553c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005538:	2302      	movs	r3, #2
 800553a:	e05a      	b.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	223c      	movs	r2, #60	; 0x3c
 8005540:	2101      	movs	r1, #1
 8005542:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	223d      	movs	r2, #61	; 0x3d
 8005548:	2102      	movs	r1, #2
 800554a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a26      	ldr	r2, [pc, #152]	; (80055fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d108      	bne.n	8005578 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	4a25      	ldr	r2, [pc, #148]	; (8005600 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800556a:	4013      	ands	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	4313      	orrs	r3, r2
 8005576:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2270      	movs	r2, #112	; 0x70
 800557c:	4393      	bics	r3, r2
 800557e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a19      	ldr	r2, [pc, #100]	; (80055fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d014      	beq.n	80055c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	2380      	movs	r3, #128	; 0x80
 80055a2:	05db      	lsls	r3, r3, #23
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d00e      	beq.n	80055c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a15      	ldr	r2, [pc, #84]	; (8005604 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d009      	beq.n	80055c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a14      	ldr	r2, [pc, #80]	; (8005608 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d004      	beq.n	80055c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a12      	ldr	r2, [pc, #72]	; (800560c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d10c      	bne.n	80055e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	2280      	movs	r2, #128	; 0x80
 80055ca:	4393      	bics	r3, r2
 80055cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	223d      	movs	r2, #61	; 0x3d
 80055e4:	2101      	movs	r1, #1
 80055e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	223c      	movs	r2, #60	; 0x3c
 80055ec:	2100      	movs	r1, #0
 80055ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	0018      	movs	r0, r3
 80055f4:	46bd      	mov	sp, r7
 80055f6:	b004      	add	sp, #16
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	46c0      	nop			; (mov r8, r8)
 80055fc:	40012c00 	.word	0x40012c00
 8005600:	ff0fffff 	.word	0xff0fffff
 8005604:	40000400 	.word	0x40000400
 8005608:	40000800 	.word	0x40000800
 800560c:	40014000 	.word	0x40014000

08005610 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e046      	b.n	80056b0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2288      	movs	r2, #136	; 0x88
 8005626:	589b      	ldr	r3, [r3, r2]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d107      	bne.n	800563c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2284      	movs	r2, #132	; 0x84
 8005630:	2100      	movs	r1, #0
 8005632:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	0018      	movs	r0, r3
 8005638:	f7fd f88c 	bl	8002754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2288      	movs	r2, #136	; 0x88
 8005640:	2124      	movs	r1, #36	; 0x24
 8005642:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2101      	movs	r1, #1
 8005650:	438a      	bics	r2, r1
 8005652:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	0018      	movs	r0, r3
 8005660:	f000 fd0c 	bl	800607c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	0018      	movs	r0, r3
 8005668:	f000 f9b2 	bl	80059d0 <UART_SetConfig>
 800566c:	0003      	movs	r3, r0
 800566e:	2b01      	cmp	r3, #1
 8005670:	d101      	bne.n	8005676 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e01c      	b.n	80056b0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	490d      	ldr	r1, [pc, #52]	; (80056b8 <HAL_UART_Init+0xa8>)
 8005682:	400a      	ands	r2, r1
 8005684:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	212a      	movs	r1, #42	; 0x2a
 8005692:	438a      	bics	r2, r1
 8005694:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2101      	movs	r1, #1
 80056a2:	430a      	orrs	r2, r1
 80056a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	0018      	movs	r0, r3
 80056aa:	f000 fd9b 	bl	80061e4 <UART_CheckIdleState>
 80056ae:	0003      	movs	r3, r0
}
 80056b0:	0018      	movs	r0, r3
 80056b2:	46bd      	mov	sp, r7
 80056b4:	b002      	add	sp, #8
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	ffffb7ff 	.word	0xffffb7ff

080056bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b08a      	sub	sp, #40	; 0x28
 80056c0:	af02      	add	r7, sp, #8
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	603b      	str	r3, [r7, #0]
 80056c8:	1dbb      	adds	r3, r7, #6
 80056ca:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2288      	movs	r2, #136	; 0x88
 80056d0:	589b      	ldr	r3, [r3, r2]
 80056d2:	2b20      	cmp	r3, #32
 80056d4:	d000      	beq.n	80056d8 <HAL_UART_Transmit+0x1c>
 80056d6:	e090      	b.n	80057fa <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d003      	beq.n	80056e6 <HAL_UART_Transmit+0x2a>
 80056de:	1dbb      	adds	r3, r7, #6
 80056e0:	881b      	ldrh	r3, [r3, #0]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e088      	b.n	80057fc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	689a      	ldr	r2, [r3, #8]
 80056ee:	2380      	movs	r3, #128	; 0x80
 80056f0:	015b      	lsls	r3, r3, #5
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d109      	bne.n	800570a <HAL_UART_Transmit+0x4e>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d105      	bne.n	800570a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	2201      	movs	r2, #1
 8005702:	4013      	ands	r3, r2
 8005704:	d001      	beq.n	800570a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e078      	b.n	80057fc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2290      	movs	r2, #144	; 0x90
 800570e:	2100      	movs	r1, #0
 8005710:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2288      	movs	r2, #136	; 0x88
 8005716:	2121      	movs	r1, #33	; 0x21
 8005718:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800571a:	f7fd f9bf 	bl	8002a9c <HAL_GetTick>
 800571e:	0003      	movs	r3, r0
 8005720:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	1dba      	adds	r2, r7, #6
 8005726:	2154      	movs	r1, #84	; 0x54
 8005728:	8812      	ldrh	r2, [r2, #0]
 800572a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	1dba      	adds	r2, r7, #6
 8005730:	2156      	movs	r1, #86	; 0x56
 8005732:	8812      	ldrh	r2, [r2, #0]
 8005734:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	689a      	ldr	r2, [r3, #8]
 800573a:	2380      	movs	r3, #128	; 0x80
 800573c:	015b      	lsls	r3, r3, #5
 800573e:	429a      	cmp	r2, r3
 8005740:	d108      	bne.n	8005754 <HAL_UART_Transmit+0x98>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d104      	bne.n	8005754 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800574a:	2300      	movs	r3, #0
 800574c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	61bb      	str	r3, [r7, #24]
 8005752:	e003      	b.n	800575c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005758:	2300      	movs	r3, #0
 800575a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800575c:	e030      	b.n	80057c0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	9300      	str	r3, [sp, #0]
 8005766:	0013      	movs	r3, r2
 8005768:	2200      	movs	r2, #0
 800576a:	2180      	movs	r1, #128	; 0x80
 800576c:	f000 fde4 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 8005770:	1e03      	subs	r3, r0, #0
 8005772:	d005      	beq.n	8005780 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2288      	movs	r2, #136	; 0x88
 8005778:	2120      	movs	r1, #32
 800577a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e03d      	b.n	80057fc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10b      	bne.n	800579e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	881b      	ldrh	r3, [r3, #0]
 800578a:	001a      	movs	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	05d2      	lsls	r2, r2, #23
 8005792:	0dd2      	lsrs	r2, r2, #23
 8005794:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	3302      	adds	r3, #2
 800579a:	61bb      	str	r3, [r7, #24]
 800579c:	e007      	b.n	80057ae <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	781a      	ldrb	r2, [r3, #0]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	3301      	adds	r3, #1
 80057ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2256      	movs	r2, #86	; 0x56
 80057b2:	5a9b      	ldrh	r3, [r3, r2]
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	3b01      	subs	r3, #1
 80057b8:	b299      	uxth	r1, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2256      	movs	r2, #86	; 0x56
 80057be:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2256      	movs	r2, #86	; 0x56
 80057c4:	5a9b      	ldrh	r3, [r3, r2]
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1c8      	bne.n	800575e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	0013      	movs	r3, r2
 80057d6:	2200      	movs	r2, #0
 80057d8:	2140      	movs	r1, #64	; 0x40
 80057da:	f000 fdad 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 80057de:	1e03      	subs	r3, r0, #0
 80057e0:	d005      	beq.n	80057ee <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2288      	movs	r2, #136	; 0x88
 80057e6:	2120      	movs	r1, #32
 80057e8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e006      	b.n	80057fc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2288      	movs	r2, #136	; 0x88
 80057f2:	2120      	movs	r1, #32
 80057f4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80057f6:	2300      	movs	r3, #0
 80057f8:	e000      	b.n	80057fc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80057fa:	2302      	movs	r3, #2
  }
}
 80057fc:	0018      	movs	r0, r3
 80057fe:	46bd      	mov	sp, r7
 8005800:	b008      	add	sp, #32
 8005802:	bd80      	pop	{r7, pc}

08005804 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08a      	sub	sp, #40	; 0x28
 8005808:	af02      	add	r7, sp, #8
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	603b      	str	r3, [r7, #0]
 8005810:	1dbb      	adds	r3, r7, #6
 8005812:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	228c      	movs	r2, #140	; 0x8c
 8005818:	589b      	ldr	r3, [r3, r2]
 800581a:	2b20      	cmp	r3, #32
 800581c:	d000      	beq.n	8005820 <HAL_UART_Receive+0x1c>
 800581e:	e0d0      	b.n	80059c2 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_UART_Receive+0x2a>
 8005826:	1dbb      	adds	r3, r7, #6
 8005828:	881b      	ldrh	r3, [r3, #0]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e0c8      	b.n	80059c4 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	689a      	ldr	r2, [r3, #8]
 8005836:	2380      	movs	r3, #128	; 0x80
 8005838:	015b      	lsls	r3, r3, #5
 800583a:	429a      	cmp	r2, r3
 800583c:	d109      	bne.n	8005852 <HAL_UART_Receive+0x4e>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d105      	bne.n	8005852 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2201      	movs	r2, #1
 800584a:	4013      	ands	r3, r2
 800584c:	d001      	beq.n	8005852 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e0b8      	b.n	80059c4 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2290      	movs	r2, #144	; 0x90
 8005856:	2100      	movs	r1, #0
 8005858:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	228c      	movs	r2, #140	; 0x8c
 800585e:	2122      	movs	r1, #34	; 0x22
 8005860:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005868:	f7fd f918 	bl	8002a9c <HAL_GetTick>
 800586c:	0003      	movs	r3, r0
 800586e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	1dba      	adds	r2, r7, #6
 8005874:	215c      	movs	r1, #92	; 0x5c
 8005876:	8812      	ldrh	r2, [r2, #0]
 8005878:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	1dba      	adds	r2, r7, #6
 800587e:	215e      	movs	r1, #94	; 0x5e
 8005880:	8812      	ldrh	r2, [r2, #0]
 8005882:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	2380      	movs	r3, #128	; 0x80
 800588a:	015b      	lsls	r3, r3, #5
 800588c:	429a      	cmp	r2, r3
 800588e:	d10d      	bne.n	80058ac <HAL_UART_Receive+0xa8>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d104      	bne.n	80058a2 <HAL_UART_Receive+0x9e>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2260      	movs	r2, #96	; 0x60
 800589c:	494b      	ldr	r1, [pc, #300]	; (80059cc <HAL_UART_Receive+0x1c8>)
 800589e:	5299      	strh	r1, [r3, r2]
 80058a0:	e02e      	b.n	8005900 <HAL_UART_Receive+0xfc>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2260      	movs	r2, #96	; 0x60
 80058a6:	21ff      	movs	r1, #255	; 0xff
 80058a8:	5299      	strh	r1, [r3, r2]
 80058aa:	e029      	b.n	8005900 <HAL_UART_Receive+0xfc>
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10d      	bne.n	80058d0 <HAL_UART_Receive+0xcc>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	691b      	ldr	r3, [r3, #16]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d104      	bne.n	80058c6 <HAL_UART_Receive+0xc2>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2260      	movs	r2, #96	; 0x60
 80058c0:	21ff      	movs	r1, #255	; 0xff
 80058c2:	5299      	strh	r1, [r3, r2]
 80058c4:	e01c      	b.n	8005900 <HAL_UART_Receive+0xfc>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2260      	movs	r2, #96	; 0x60
 80058ca:	217f      	movs	r1, #127	; 0x7f
 80058cc:	5299      	strh	r1, [r3, r2]
 80058ce:	e017      	b.n	8005900 <HAL_UART_Receive+0xfc>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	689a      	ldr	r2, [r3, #8]
 80058d4:	2380      	movs	r3, #128	; 0x80
 80058d6:	055b      	lsls	r3, r3, #21
 80058d8:	429a      	cmp	r2, r3
 80058da:	d10d      	bne.n	80058f8 <HAL_UART_Receive+0xf4>
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d104      	bne.n	80058ee <HAL_UART_Receive+0xea>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2260      	movs	r2, #96	; 0x60
 80058e8:	217f      	movs	r1, #127	; 0x7f
 80058ea:	5299      	strh	r1, [r3, r2]
 80058ec:	e008      	b.n	8005900 <HAL_UART_Receive+0xfc>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2260      	movs	r2, #96	; 0x60
 80058f2:	213f      	movs	r1, #63	; 0x3f
 80058f4:	5299      	strh	r1, [r3, r2]
 80058f6:	e003      	b.n	8005900 <HAL_UART_Receive+0xfc>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2260      	movs	r2, #96	; 0x60
 80058fc:	2100      	movs	r1, #0
 80058fe:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005900:	2312      	movs	r3, #18
 8005902:	18fb      	adds	r3, r7, r3
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	2160      	movs	r1, #96	; 0x60
 8005908:	5a52      	ldrh	r2, [r2, r1]
 800590a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	689a      	ldr	r2, [r3, #8]
 8005910:	2380      	movs	r3, #128	; 0x80
 8005912:	015b      	lsls	r3, r3, #5
 8005914:	429a      	cmp	r2, r3
 8005916:	d108      	bne.n	800592a <HAL_UART_Receive+0x126>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d104      	bne.n	800592a <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8005920:	2300      	movs	r3, #0
 8005922:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	61bb      	str	r3, [r7, #24]
 8005928:	e003      	b.n	8005932 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800592e:	2300      	movs	r3, #0
 8005930:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005932:	e03a      	b.n	80059aa <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005934:	697a      	ldr	r2, [r7, #20]
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	9300      	str	r3, [sp, #0]
 800593c:	0013      	movs	r3, r2
 800593e:	2200      	movs	r2, #0
 8005940:	2120      	movs	r1, #32
 8005942:	f000 fcf9 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 8005946:	1e03      	subs	r3, r0, #0
 8005948:	d005      	beq.n	8005956 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	228c      	movs	r2, #140	; 0x8c
 800594e:	2120      	movs	r1, #32
 8005950:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e036      	b.n	80059c4 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10e      	bne.n	800597a <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005962:	b29b      	uxth	r3, r3
 8005964:	2212      	movs	r2, #18
 8005966:	18ba      	adds	r2, r7, r2
 8005968:	8812      	ldrh	r2, [r2, #0]
 800596a:	4013      	ands	r3, r2
 800596c:	b29a      	uxth	r2, r3
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	3302      	adds	r3, #2
 8005976:	61bb      	str	r3, [r7, #24]
 8005978:	e00e      	b.n	8005998 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005980:	b2db      	uxtb	r3, r3
 8005982:	2212      	movs	r2, #18
 8005984:	18ba      	adds	r2, r7, r2
 8005986:	8812      	ldrh	r2, [r2, #0]
 8005988:	b2d2      	uxtb	r2, r2
 800598a:	4013      	ands	r3, r2
 800598c:	b2da      	uxtb	r2, r3
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	3301      	adds	r3, #1
 8005996:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	225e      	movs	r2, #94	; 0x5e
 800599c:	5a9b      	ldrh	r3, [r3, r2]
 800599e:	b29b      	uxth	r3, r3
 80059a0:	3b01      	subs	r3, #1
 80059a2:	b299      	uxth	r1, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	225e      	movs	r2, #94	; 0x5e
 80059a8:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	225e      	movs	r2, #94	; 0x5e
 80059ae:	5a9b      	ldrh	r3, [r3, r2]
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1be      	bne.n	8005934 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	228c      	movs	r2, #140	; 0x8c
 80059ba:	2120      	movs	r1, #32
 80059bc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80059be:	2300      	movs	r3, #0
 80059c0:	e000      	b.n	80059c4 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80059c2:	2302      	movs	r3, #2
  }
}
 80059c4:	0018      	movs	r0, r3
 80059c6:	46bd      	mov	sp, r7
 80059c8:	b008      	add	sp, #32
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	000001ff 	.word	0x000001ff

080059d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059d0:	b5b0      	push	{r4, r5, r7, lr}
 80059d2:	b090      	sub	sp, #64	; 0x40
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059d8:	231a      	movs	r3, #26
 80059da:	2220      	movs	r2, #32
 80059dc:	189b      	adds	r3, r3, r2
 80059de:	19db      	adds	r3, r3, r7
 80059e0:	2200      	movs	r2, #0
 80059e2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e6:	689a      	ldr	r2, [r3, #8]
 80059e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	431a      	orrs	r2, r3
 80059ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	431a      	orrs	r2, r3
 80059f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f6:	69db      	ldr	r3, [r3, #28]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4ac1      	ldr	r2, [pc, #772]	; (8005d08 <UART_SetConfig+0x338>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	0019      	movs	r1, r3
 8005a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a0e:	430b      	orrs	r3, r1
 8005a10:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	4abc      	ldr	r2, [pc, #752]	; (8005d0c <UART_SetConfig+0x33c>)
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	0018      	movs	r0, r3
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a20:	68d9      	ldr	r1, [r3, #12]
 8005a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	0003      	movs	r3, r0
 8005a28:	430b      	orrs	r3, r1
 8005a2a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2e:	699b      	ldr	r3, [r3, #24]
 8005a30:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4ab6      	ldr	r2, [pc, #728]	; (8005d10 <UART_SetConfig+0x340>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d009      	beq.n	8005a50 <UART_SetConfig+0x80>
 8005a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4ab4      	ldr	r2, [pc, #720]	; (8005d14 <UART_SetConfig+0x344>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d004      	beq.n	8005a50 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a48:	6a1b      	ldr	r3, [r3, #32]
 8005a4a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	4ab0      	ldr	r2, [pc, #704]	; (8005d18 <UART_SetConfig+0x348>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	0019      	movs	r1, r3
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a62:	430b      	orrs	r3, r1
 8005a64:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a6c:	220f      	movs	r2, #15
 8005a6e:	4393      	bics	r3, r2
 8005a70:	0018      	movs	r0, r3
 8005a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a74:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	0003      	movs	r3, r0
 8005a7c:	430b      	orrs	r3, r1
 8005a7e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4aa5      	ldr	r2, [pc, #660]	; (8005d1c <UART_SetConfig+0x34c>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d131      	bne.n	8005aee <UART_SetConfig+0x11e>
 8005a8a:	4ba5      	ldr	r3, [pc, #660]	; (8005d20 <UART_SetConfig+0x350>)
 8005a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a8e:	2203      	movs	r2, #3
 8005a90:	4013      	ands	r3, r2
 8005a92:	2b03      	cmp	r3, #3
 8005a94:	d01d      	beq.n	8005ad2 <UART_SetConfig+0x102>
 8005a96:	d823      	bhi.n	8005ae0 <UART_SetConfig+0x110>
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d00c      	beq.n	8005ab6 <UART_SetConfig+0xe6>
 8005a9c:	d820      	bhi.n	8005ae0 <UART_SetConfig+0x110>
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <UART_SetConfig+0xd8>
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d00e      	beq.n	8005ac4 <UART_SetConfig+0xf4>
 8005aa6:	e01b      	b.n	8005ae0 <UART_SetConfig+0x110>
 8005aa8:	231b      	movs	r3, #27
 8005aaa:	2220      	movs	r2, #32
 8005aac:	189b      	adds	r3, r3, r2
 8005aae:	19db      	adds	r3, r3, r7
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	701a      	strb	r2, [r3, #0]
 8005ab4:	e154      	b.n	8005d60 <UART_SetConfig+0x390>
 8005ab6:	231b      	movs	r3, #27
 8005ab8:	2220      	movs	r2, #32
 8005aba:	189b      	adds	r3, r3, r2
 8005abc:	19db      	adds	r3, r3, r7
 8005abe:	2202      	movs	r2, #2
 8005ac0:	701a      	strb	r2, [r3, #0]
 8005ac2:	e14d      	b.n	8005d60 <UART_SetConfig+0x390>
 8005ac4:	231b      	movs	r3, #27
 8005ac6:	2220      	movs	r2, #32
 8005ac8:	189b      	adds	r3, r3, r2
 8005aca:	19db      	adds	r3, r3, r7
 8005acc:	2204      	movs	r2, #4
 8005ace:	701a      	strb	r2, [r3, #0]
 8005ad0:	e146      	b.n	8005d60 <UART_SetConfig+0x390>
 8005ad2:	231b      	movs	r3, #27
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	189b      	adds	r3, r3, r2
 8005ad8:	19db      	adds	r3, r3, r7
 8005ada:	2208      	movs	r2, #8
 8005adc:	701a      	strb	r2, [r3, #0]
 8005ade:	e13f      	b.n	8005d60 <UART_SetConfig+0x390>
 8005ae0:	231b      	movs	r3, #27
 8005ae2:	2220      	movs	r2, #32
 8005ae4:	189b      	adds	r3, r3, r2
 8005ae6:	19db      	adds	r3, r3, r7
 8005ae8:	2210      	movs	r2, #16
 8005aea:	701a      	strb	r2, [r3, #0]
 8005aec:	e138      	b.n	8005d60 <UART_SetConfig+0x390>
 8005aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a8c      	ldr	r2, [pc, #560]	; (8005d24 <UART_SetConfig+0x354>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d131      	bne.n	8005b5c <UART_SetConfig+0x18c>
 8005af8:	4b89      	ldr	r3, [pc, #548]	; (8005d20 <UART_SetConfig+0x350>)
 8005afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005afc:	220c      	movs	r2, #12
 8005afe:	4013      	ands	r3, r2
 8005b00:	2b0c      	cmp	r3, #12
 8005b02:	d01d      	beq.n	8005b40 <UART_SetConfig+0x170>
 8005b04:	d823      	bhi.n	8005b4e <UART_SetConfig+0x17e>
 8005b06:	2b08      	cmp	r3, #8
 8005b08:	d00c      	beq.n	8005b24 <UART_SetConfig+0x154>
 8005b0a:	d820      	bhi.n	8005b4e <UART_SetConfig+0x17e>
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <UART_SetConfig+0x146>
 8005b10:	2b04      	cmp	r3, #4
 8005b12:	d00e      	beq.n	8005b32 <UART_SetConfig+0x162>
 8005b14:	e01b      	b.n	8005b4e <UART_SetConfig+0x17e>
 8005b16:	231b      	movs	r3, #27
 8005b18:	2220      	movs	r2, #32
 8005b1a:	189b      	adds	r3, r3, r2
 8005b1c:	19db      	adds	r3, r3, r7
 8005b1e:	2200      	movs	r2, #0
 8005b20:	701a      	strb	r2, [r3, #0]
 8005b22:	e11d      	b.n	8005d60 <UART_SetConfig+0x390>
 8005b24:	231b      	movs	r3, #27
 8005b26:	2220      	movs	r2, #32
 8005b28:	189b      	adds	r3, r3, r2
 8005b2a:	19db      	adds	r3, r3, r7
 8005b2c:	2202      	movs	r2, #2
 8005b2e:	701a      	strb	r2, [r3, #0]
 8005b30:	e116      	b.n	8005d60 <UART_SetConfig+0x390>
 8005b32:	231b      	movs	r3, #27
 8005b34:	2220      	movs	r2, #32
 8005b36:	189b      	adds	r3, r3, r2
 8005b38:	19db      	adds	r3, r3, r7
 8005b3a:	2204      	movs	r2, #4
 8005b3c:	701a      	strb	r2, [r3, #0]
 8005b3e:	e10f      	b.n	8005d60 <UART_SetConfig+0x390>
 8005b40:	231b      	movs	r3, #27
 8005b42:	2220      	movs	r2, #32
 8005b44:	189b      	adds	r3, r3, r2
 8005b46:	19db      	adds	r3, r3, r7
 8005b48:	2208      	movs	r2, #8
 8005b4a:	701a      	strb	r2, [r3, #0]
 8005b4c:	e108      	b.n	8005d60 <UART_SetConfig+0x390>
 8005b4e:	231b      	movs	r3, #27
 8005b50:	2220      	movs	r2, #32
 8005b52:	189b      	adds	r3, r3, r2
 8005b54:	19db      	adds	r3, r3, r7
 8005b56:	2210      	movs	r2, #16
 8005b58:	701a      	strb	r2, [r3, #0]
 8005b5a:	e101      	b.n	8005d60 <UART_SetConfig+0x390>
 8005b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a71      	ldr	r2, [pc, #452]	; (8005d28 <UART_SetConfig+0x358>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d131      	bne.n	8005bca <UART_SetConfig+0x1fa>
 8005b66:	4b6e      	ldr	r3, [pc, #440]	; (8005d20 <UART_SetConfig+0x350>)
 8005b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b6a:	2230      	movs	r2, #48	; 0x30
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	2b30      	cmp	r3, #48	; 0x30
 8005b70:	d01d      	beq.n	8005bae <UART_SetConfig+0x1de>
 8005b72:	d823      	bhi.n	8005bbc <UART_SetConfig+0x1ec>
 8005b74:	2b20      	cmp	r3, #32
 8005b76:	d00c      	beq.n	8005b92 <UART_SetConfig+0x1c2>
 8005b78:	d820      	bhi.n	8005bbc <UART_SetConfig+0x1ec>
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d002      	beq.n	8005b84 <UART_SetConfig+0x1b4>
 8005b7e:	2b10      	cmp	r3, #16
 8005b80:	d00e      	beq.n	8005ba0 <UART_SetConfig+0x1d0>
 8005b82:	e01b      	b.n	8005bbc <UART_SetConfig+0x1ec>
 8005b84:	231b      	movs	r3, #27
 8005b86:	2220      	movs	r2, #32
 8005b88:	189b      	adds	r3, r3, r2
 8005b8a:	19db      	adds	r3, r3, r7
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	701a      	strb	r2, [r3, #0]
 8005b90:	e0e6      	b.n	8005d60 <UART_SetConfig+0x390>
 8005b92:	231b      	movs	r3, #27
 8005b94:	2220      	movs	r2, #32
 8005b96:	189b      	adds	r3, r3, r2
 8005b98:	19db      	adds	r3, r3, r7
 8005b9a:	2202      	movs	r2, #2
 8005b9c:	701a      	strb	r2, [r3, #0]
 8005b9e:	e0df      	b.n	8005d60 <UART_SetConfig+0x390>
 8005ba0:	231b      	movs	r3, #27
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	189b      	adds	r3, r3, r2
 8005ba6:	19db      	adds	r3, r3, r7
 8005ba8:	2204      	movs	r2, #4
 8005baa:	701a      	strb	r2, [r3, #0]
 8005bac:	e0d8      	b.n	8005d60 <UART_SetConfig+0x390>
 8005bae:	231b      	movs	r3, #27
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	189b      	adds	r3, r3, r2
 8005bb4:	19db      	adds	r3, r3, r7
 8005bb6:	2208      	movs	r2, #8
 8005bb8:	701a      	strb	r2, [r3, #0]
 8005bba:	e0d1      	b.n	8005d60 <UART_SetConfig+0x390>
 8005bbc:	231b      	movs	r3, #27
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	189b      	adds	r3, r3, r2
 8005bc2:	19db      	adds	r3, r3, r7
 8005bc4:	2210      	movs	r2, #16
 8005bc6:	701a      	strb	r2, [r3, #0]
 8005bc8:	e0ca      	b.n	8005d60 <UART_SetConfig+0x390>
 8005bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a57      	ldr	r2, [pc, #348]	; (8005d2c <UART_SetConfig+0x35c>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d106      	bne.n	8005be2 <UART_SetConfig+0x212>
 8005bd4:	231b      	movs	r3, #27
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	189b      	adds	r3, r3, r2
 8005bda:	19db      	adds	r3, r3, r7
 8005bdc:	2200      	movs	r2, #0
 8005bde:	701a      	strb	r2, [r3, #0]
 8005be0:	e0be      	b.n	8005d60 <UART_SetConfig+0x390>
 8005be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a52      	ldr	r2, [pc, #328]	; (8005d30 <UART_SetConfig+0x360>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d106      	bne.n	8005bfa <UART_SetConfig+0x22a>
 8005bec:	231b      	movs	r3, #27
 8005bee:	2220      	movs	r2, #32
 8005bf0:	189b      	adds	r3, r3, r2
 8005bf2:	19db      	adds	r3, r3, r7
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	701a      	strb	r2, [r3, #0]
 8005bf8:	e0b2      	b.n	8005d60 <UART_SetConfig+0x390>
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a4d      	ldr	r2, [pc, #308]	; (8005d34 <UART_SetConfig+0x364>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d106      	bne.n	8005c12 <UART_SetConfig+0x242>
 8005c04:	231b      	movs	r3, #27
 8005c06:	2220      	movs	r2, #32
 8005c08:	189b      	adds	r3, r3, r2
 8005c0a:	19db      	adds	r3, r3, r7
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	701a      	strb	r2, [r3, #0]
 8005c10:	e0a6      	b.n	8005d60 <UART_SetConfig+0x390>
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a3e      	ldr	r2, [pc, #248]	; (8005d10 <UART_SetConfig+0x340>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d13e      	bne.n	8005c9a <UART_SetConfig+0x2ca>
 8005c1c:	4b40      	ldr	r3, [pc, #256]	; (8005d20 <UART_SetConfig+0x350>)
 8005c1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c20:	23c0      	movs	r3, #192	; 0xc0
 8005c22:	011b      	lsls	r3, r3, #4
 8005c24:	4013      	ands	r3, r2
 8005c26:	22c0      	movs	r2, #192	; 0xc0
 8005c28:	0112      	lsls	r2, r2, #4
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d027      	beq.n	8005c7e <UART_SetConfig+0x2ae>
 8005c2e:	22c0      	movs	r2, #192	; 0xc0
 8005c30:	0112      	lsls	r2, r2, #4
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d82a      	bhi.n	8005c8c <UART_SetConfig+0x2bc>
 8005c36:	2280      	movs	r2, #128	; 0x80
 8005c38:	0112      	lsls	r2, r2, #4
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d011      	beq.n	8005c62 <UART_SetConfig+0x292>
 8005c3e:	2280      	movs	r2, #128	; 0x80
 8005c40:	0112      	lsls	r2, r2, #4
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d822      	bhi.n	8005c8c <UART_SetConfig+0x2bc>
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d004      	beq.n	8005c54 <UART_SetConfig+0x284>
 8005c4a:	2280      	movs	r2, #128	; 0x80
 8005c4c:	00d2      	lsls	r2, r2, #3
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d00e      	beq.n	8005c70 <UART_SetConfig+0x2a0>
 8005c52:	e01b      	b.n	8005c8c <UART_SetConfig+0x2bc>
 8005c54:	231b      	movs	r3, #27
 8005c56:	2220      	movs	r2, #32
 8005c58:	189b      	adds	r3, r3, r2
 8005c5a:	19db      	adds	r3, r3, r7
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	701a      	strb	r2, [r3, #0]
 8005c60:	e07e      	b.n	8005d60 <UART_SetConfig+0x390>
 8005c62:	231b      	movs	r3, #27
 8005c64:	2220      	movs	r2, #32
 8005c66:	189b      	adds	r3, r3, r2
 8005c68:	19db      	adds	r3, r3, r7
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	701a      	strb	r2, [r3, #0]
 8005c6e:	e077      	b.n	8005d60 <UART_SetConfig+0x390>
 8005c70:	231b      	movs	r3, #27
 8005c72:	2220      	movs	r2, #32
 8005c74:	189b      	adds	r3, r3, r2
 8005c76:	19db      	adds	r3, r3, r7
 8005c78:	2204      	movs	r2, #4
 8005c7a:	701a      	strb	r2, [r3, #0]
 8005c7c:	e070      	b.n	8005d60 <UART_SetConfig+0x390>
 8005c7e:	231b      	movs	r3, #27
 8005c80:	2220      	movs	r2, #32
 8005c82:	189b      	adds	r3, r3, r2
 8005c84:	19db      	adds	r3, r3, r7
 8005c86:	2208      	movs	r2, #8
 8005c88:	701a      	strb	r2, [r3, #0]
 8005c8a:	e069      	b.n	8005d60 <UART_SetConfig+0x390>
 8005c8c:	231b      	movs	r3, #27
 8005c8e:	2220      	movs	r2, #32
 8005c90:	189b      	adds	r3, r3, r2
 8005c92:	19db      	adds	r3, r3, r7
 8005c94:	2210      	movs	r2, #16
 8005c96:	701a      	strb	r2, [r3, #0]
 8005c98:	e062      	b.n	8005d60 <UART_SetConfig+0x390>
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a1d      	ldr	r2, [pc, #116]	; (8005d14 <UART_SetConfig+0x344>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d157      	bne.n	8005d54 <UART_SetConfig+0x384>
 8005ca4:	4b1e      	ldr	r3, [pc, #120]	; (8005d20 <UART_SetConfig+0x350>)
 8005ca6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ca8:	23c0      	movs	r3, #192	; 0xc0
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	4013      	ands	r3, r2
 8005cae:	22c0      	movs	r2, #192	; 0xc0
 8005cb0:	0092      	lsls	r2, r2, #2
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d040      	beq.n	8005d38 <UART_SetConfig+0x368>
 8005cb6:	22c0      	movs	r2, #192	; 0xc0
 8005cb8:	0092      	lsls	r2, r2, #2
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d843      	bhi.n	8005d46 <UART_SetConfig+0x376>
 8005cbe:	2280      	movs	r2, #128	; 0x80
 8005cc0:	0092      	lsls	r2, r2, #2
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d011      	beq.n	8005cea <UART_SetConfig+0x31a>
 8005cc6:	2280      	movs	r2, #128	; 0x80
 8005cc8:	0092      	lsls	r2, r2, #2
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d83b      	bhi.n	8005d46 <UART_SetConfig+0x376>
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d004      	beq.n	8005cdc <UART_SetConfig+0x30c>
 8005cd2:	2280      	movs	r2, #128	; 0x80
 8005cd4:	0052      	lsls	r2, r2, #1
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d00e      	beq.n	8005cf8 <UART_SetConfig+0x328>
 8005cda:	e034      	b.n	8005d46 <UART_SetConfig+0x376>
 8005cdc:	231b      	movs	r3, #27
 8005cde:	2220      	movs	r2, #32
 8005ce0:	189b      	adds	r3, r3, r2
 8005ce2:	19db      	adds	r3, r3, r7
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	701a      	strb	r2, [r3, #0]
 8005ce8:	e03a      	b.n	8005d60 <UART_SetConfig+0x390>
 8005cea:	231b      	movs	r3, #27
 8005cec:	2220      	movs	r2, #32
 8005cee:	189b      	adds	r3, r3, r2
 8005cf0:	19db      	adds	r3, r3, r7
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	701a      	strb	r2, [r3, #0]
 8005cf6:	e033      	b.n	8005d60 <UART_SetConfig+0x390>
 8005cf8:	231b      	movs	r3, #27
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	189b      	adds	r3, r3, r2
 8005cfe:	19db      	adds	r3, r3, r7
 8005d00:	2204      	movs	r2, #4
 8005d02:	701a      	strb	r2, [r3, #0]
 8005d04:	e02c      	b.n	8005d60 <UART_SetConfig+0x390>
 8005d06:	46c0      	nop			; (mov r8, r8)
 8005d08:	cfff69f3 	.word	0xcfff69f3
 8005d0c:	ffffcfff 	.word	0xffffcfff
 8005d10:	40008000 	.word	0x40008000
 8005d14:	40008400 	.word	0x40008400
 8005d18:	11fff4ff 	.word	0x11fff4ff
 8005d1c:	40013800 	.word	0x40013800
 8005d20:	40021000 	.word	0x40021000
 8005d24:	40004400 	.word	0x40004400
 8005d28:	40004800 	.word	0x40004800
 8005d2c:	40004c00 	.word	0x40004c00
 8005d30:	40005000 	.word	0x40005000
 8005d34:	40013c00 	.word	0x40013c00
 8005d38:	231b      	movs	r3, #27
 8005d3a:	2220      	movs	r2, #32
 8005d3c:	189b      	adds	r3, r3, r2
 8005d3e:	19db      	adds	r3, r3, r7
 8005d40:	2208      	movs	r2, #8
 8005d42:	701a      	strb	r2, [r3, #0]
 8005d44:	e00c      	b.n	8005d60 <UART_SetConfig+0x390>
 8005d46:	231b      	movs	r3, #27
 8005d48:	2220      	movs	r2, #32
 8005d4a:	189b      	adds	r3, r3, r2
 8005d4c:	19db      	adds	r3, r3, r7
 8005d4e:	2210      	movs	r2, #16
 8005d50:	701a      	strb	r2, [r3, #0]
 8005d52:	e005      	b.n	8005d60 <UART_SetConfig+0x390>
 8005d54:	231b      	movs	r3, #27
 8005d56:	2220      	movs	r2, #32
 8005d58:	189b      	adds	r3, r3, r2
 8005d5a:	19db      	adds	r3, r3, r7
 8005d5c:	2210      	movs	r2, #16
 8005d5e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4ac1      	ldr	r2, [pc, #772]	; (800606c <UART_SetConfig+0x69c>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d005      	beq.n	8005d76 <UART_SetConfig+0x3a6>
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4ac0      	ldr	r2, [pc, #768]	; (8006070 <UART_SetConfig+0x6a0>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d000      	beq.n	8005d76 <UART_SetConfig+0x3a6>
 8005d74:	e093      	b.n	8005e9e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d76:	231b      	movs	r3, #27
 8005d78:	2220      	movs	r2, #32
 8005d7a:	189b      	adds	r3, r3, r2
 8005d7c:	19db      	adds	r3, r3, r7
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	2b08      	cmp	r3, #8
 8005d82:	d015      	beq.n	8005db0 <UART_SetConfig+0x3e0>
 8005d84:	dc18      	bgt.n	8005db8 <UART_SetConfig+0x3e8>
 8005d86:	2b04      	cmp	r3, #4
 8005d88:	d00d      	beq.n	8005da6 <UART_SetConfig+0x3d6>
 8005d8a:	dc15      	bgt.n	8005db8 <UART_SetConfig+0x3e8>
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d002      	beq.n	8005d96 <UART_SetConfig+0x3c6>
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d005      	beq.n	8005da0 <UART_SetConfig+0x3d0>
 8005d94:	e010      	b.n	8005db8 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d96:	f7fd feb3 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8005d9a:	0003      	movs	r3, r0
 8005d9c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d9e:	e014      	b.n	8005dca <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005da0:	4bb4      	ldr	r3, [pc, #720]	; (8006074 <UART_SetConfig+0x6a4>)
 8005da2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005da4:	e011      	b.n	8005dca <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005da6:	f7fd fe1f 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8005daa:	0003      	movs	r3, r0
 8005dac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005dae:	e00c      	b.n	8005dca <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005db0:	2380      	movs	r3, #128	; 0x80
 8005db2:	021b      	lsls	r3, r3, #8
 8005db4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005db6:	e008      	b.n	8005dca <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005dbc:	231a      	movs	r3, #26
 8005dbe:	2220      	movs	r2, #32
 8005dc0:	189b      	adds	r3, r3, r2
 8005dc2:	19db      	adds	r3, r3, r7
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	701a      	strb	r2, [r3, #0]
        break;
 8005dc8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d100      	bne.n	8005dd2 <UART_SetConfig+0x402>
 8005dd0:	e135      	b.n	800603e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005dd6:	4ba8      	ldr	r3, [pc, #672]	; (8006078 <UART_SetConfig+0x6a8>)
 8005dd8:	0052      	lsls	r2, r2, #1
 8005dda:	5ad3      	ldrh	r3, [r2, r3]
 8005ddc:	0019      	movs	r1, r3
 8005dde:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005de0:	f7fa f9a2 	bl	8000128 <__udivsi3>
 8005de4:	0003      	movs	r3, r0
 8005de6:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dea:	685a      	ldr	r2, [r3, #4]
 8005dec:	0013      	movs	r3, r2
 8005dee:	005b      	lsls	r3, r3, #1
 8005df0:	189b      	adds	r3, r3, r2
 8005df2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d305      	bcc.n	8005e04 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005dfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d906      	bls.n	8005e12 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8005e04:	231a      	movs	r3, #26
 8005e06:	2220      	movs	r2, #32
 8005e08:	189b      	adds	r3, r3, r2
 8005e0a:	19db      	adds	r3, r3, r7
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	701a      	strb	r2, [r3, #0]
 8005e10:	e044      	b.n	8005e9c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e14:	61bb      	str	r3, [r7, #24]
 8005e16:	2300      	movs	r3, #0
 8005e18:	61fb      	str	r3, [r7, #28]
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e1e:	4b96      	ldr	r3, [pc, #600]	; (8006078 <UART_SetConfig+0x6a8>)
 8005e20:	0052      	lsls	r2, r2, #1
 8005e22:	5ad3      	ldrh	r3, [r2, r3]
 8005e24:	613b      	str	r3, [r7, #16]
 8005e26:	2300      	movs	r3, #0
 8005e28:	617b      	str	r3, [r7, #20]
 8005e2a:	693a      	ldr	r2, [r7, #16]
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	69b8      	ldr	r0, [r7, #24]
 8005e30:	69f9      	ldr	r1, [r7, #28]
 8005e32:	f7fa faef 	bl	8000414 <__aeabi_uldivmod>
 8005e36:	0002      	movs	r2, r0
 8005e38:	000b      	movs	r3, r1
 8005e3a:	0e11      	lsrs	r1, r2, #24
 8005e3c:	021d      	lsls	r5, r3, #8
 8005e3e:	430d      	orrs	r5, r1
 8005e40:	0214      	lsls	r4, r2, #8
 8005e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	085b      	lsrs	r3, r3, #1
 8005e48:	60bb      	str	r3, [r7, #8]
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	60fb      	str	r3, [r7, #12]
 8005e4e:	68b8      	ldr	r0, [r7, #8]
 8005e50:	68f9      	ldr	r1, [r7, #12]
 8005e52:	1900      	adds	r0, r0, r4
 8005e54:	4169      	adcs	r1, r5
 8005e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	603b      	str	r3, [r7, #0]
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	607b      	str	r3, [r7, #4]
 8005e60:	683a      	ldr	r2, [r7, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f7fa fad6 	bl	8000414 <__aeabi_uldivmod>
 8005e68:	0002      	movs	r2, r0
 8005e6a:	000b      	movs	r3, r1
 8005e6c:	0013      	movs	r3, r2
 8005e6e:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e72:	23c0      	movs	r3, #192	; 0xc0
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d309      	bcc.n	8005e8e <UART_SetConfig+0x4be>
 8005e7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e7c:	2380      	movs	r3, #128	; 0x80
 8005e7e:	035b      	lsls	r3, r3, #13
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d204      	bcs.n	8005e8e <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8005e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e8a:	60da      	str	r2, [r3, #12]
 8005e8c:	e006      	b.n	8005e9c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005e8e:	231a      	movs	r3, #26
 8005e90:	2220      	movs	r2, #32
 8005e92:	189b      	adds	r3, r3, r2
 8005e94:	19db      	adds	r3, r3, r7
 8005e96:	2201      	movs	r2, #1
 8005e98:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8005e9a:	e0d0      	b.n	800603e <UART_SetConfig+0x66e>
 8005e9c:	e0cf      	b.n	800603e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea0:	69da      	ldr	r2, [r3, #28]
 8005ea2:	2380      	movs	r3, #128	; 0x80
 8005ea4:	021b      	lsls	r3, r3, #8
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d000      	beq.n	8005eac <UART_SetConfig+0x4dc>
 8005eaa:	e070      	b.n	8005f8e <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8005eac:	231b      	movs	r3, #27
 8005eae:	2220      	movs	r2, #32
 8005eb0:	189b      	adds	r3, r3, r2
 8005eb2:	19db      	adds	r3, r3, r7
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	2b08      	cmp	r3, #8
 8005eb8:	d015      	beq.n	8005ee6 <UART_SetConfig+0x516>
 8005eba:	dc18      	bgt.n	8005eee <UART_SetConfig+0x51e>
 8005ebc:	2b04      	cmp	r3, #4
 8005ebe:	d00d      	beq.n	8005edc <UART_SetConfig+0x50c>
 8005ec0:	dc15      	bgt.n	8005eee <UART_SetConfig+0x51e>
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d002      	beq.n	8005ecc <UART_SetConfig+0x4fc>
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d005      	beq.n	8005ed6 <UART_SetConfig+0x506>
 8005eca:	e010      	b.n	8005eee <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ecc:	f7fd fe18 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8005ed0:	0003      	movs	r3, r0
 8005ed2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005ed4:	e014      	b.n	8005f00 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ed6:	4b67      	ldr	r3, [pc, #412]	; (8006074 <UART_SetConfig+0x6a4>)
 8005ed8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005eda:	e011      	b.n	8005f00 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005edc:	f7fd fd84 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8005ee0:	0003      	movs	r3, r0
 8005ee2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005ee4:	e00c      	b.n	8005f00 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ee6:	2380      	movs	r3, #128	; 0x80
 8005ee8:	021b      	lsls	r3, r3, #8
 8005eea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005eec:	e008      	b.n	8005f00 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005ef2:	231a      	movs	r3, #26
 8005ef4:	2220      	movs	r2, #32
 8005ef6:	189b      	adds	r3, r3, r2
 8005ef8:	19db      	adds	r3, r3, r7
 8005efa:	2201      	movs	r2, #1
 8005efc:	701a      	strb	r2, [r3, #0]
        break;
 8005efe:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d100      	bne.n	8005f08 <UART_SetConfig+0x538>
 8005f06:	e09a      	b.n	800603e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f0c:	4b5a      	ldr	r3, [pc, #360]	; (8006078 <UART_SetConfig+0x6a8>)
 8005f0e:	0052      	lsls	r2, r2, #1
 8005f10:	5ad3      	ldrh	r3, [r2, r3]
 8005f12:	0019      	movs	r1, r3
 8005f14:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005f16:	f7fa f907 	bl	8000128 <__udivsi3>
 8005f1a:	0003      	movs	r3, r0
 8005f1c:	005a      	lsls	r2, r3, #1
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	085b      	lsrs	r3, r3, #1
 8005f24:	18d2      	adds	r2, r2, r3
 8005f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	0019      	movs	r1, r3
 8005f2c:	0010      	movs	r0, r2
 8005f2e:	f7fa f8fb 	bl	8000128 <__udivsi3>
 8005f32:	0003      	movs	r3, r0
 8005f34:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f38:	2b0f      	cmp	r3, #15
 8005f3a:	d921      	bls.n	8005f80 <UART_SetConfig+0x5b0>
 8005f3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f3e:	2380      	movs	r3, #128	; 0x80
 8005f40:	025b      	lsls	r3, r3, #9
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d21c      	bcs.n	8005f80 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f48:	b29a      	uxth	r2, r3
 8005f4a:	200e      	movs	r0, #14
 8005f4c:	2420      	movs	r4, #32
 8005f4e:	1903      	adds	r3, r0, r4
 8005f50:	19db      	adds	r3, r3, r7
 8005f52:	210f      	movs	r1, #15
 8005f54:	438a      	bics	r2, r1
 8005f56:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5a:	085b      	lsrs	r3, r3, #1
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	2207      	movs	r2, #7
 8005f60:	4013      	ands	r3, r2
 8005f62:	b299      	uxth	r1, r3
 8005f64:	1903      	adds	r3, r0, r4
 8005f66:	19db      	adds	r3, r3, r7
 8005f68:	1902      	adds	r2, r0, r4
 8005f6a:	19d2      	adds	r2, r2, r7
 8005f6c:	8812      	ldrh	r2, [r2, #0]
 8005f6e:	430a      	orrs	r2, r1
 8005f70:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	1902      	adds	r2, r0, r4
 8005f78:	19d2      	adds	r2, r2, r7
 8005f7a:	8812      	ldrh	r2, [r2, #0]
 8005f7c:	60da      	str	r2, [r3, #12]
 8005f7e:	e05e      	b.n	800603e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8005f80:	231a      	movs	r3, #26
 8005f82:	2220      	movs	r2, #32
 8005f84:	189b      	adds	r3, r3, r2
 8005f86:	19db      	adds	r3, r3, r7
 8005f88:	2201      	movs	r2, #1
 8005f8a:	701a      	strb	r2, [r3, #0]
 8005f8c:	e057      	b.n	800603e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f8e:	231b      	movs	r3, #27
 8005f90:	2220      	movs	r2, #32
 8005f92:	189b      	adds	r3, r3, r2
 8005f94:	19db      	adds	r3, r3, r7
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	2b08      	cmp	r3, #8
 8005f9a:	d015      	beq.n	8005fc8 <UART_SetConfig+0x5f8>
 8005f9c:	dc18      	bgt.n	8005fd0 <UART_SetConfig+0x600>
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d00d      	beq.n	8005fbe <UART_SetConfig+0x5ee>
 8005fa2:	dc15      	bgt.n	8005fd0 <UART_SetConfig+0x600>
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d002      	beq.n	8005fae <UART_SetConfig+0x5de>
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d005      	beq.n	8005fb8 <UART_SetConfig+0x5e8>
 8005fac:	e010      	b.n	8005fd0 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fae:	f7fd fda7 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8005fb2:	0003      	movs	r3, r0
 8005fb4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005fb6:	e014      	b.n	8005fe2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fb8:	4b2e      	ldr	r3, [pc, #184]	; (8006074 <UART_SetConfig+0x6a4>)
 8005fba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005fbc:	e011      	b.n	8005fe2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fbe:	f7fd fd13 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8005fc2:	0003      	movs	r3, r0
 8005fc4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005fc6:	e00c      	b.n	8005fe2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fc8:	2380      	movs	r3, #128	; 0x80
 8005fca:	021b      	lsls	r3, r3, #8
 8005fcc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005fce:	e008      	b.n	8005fe2 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005fd4:	231a      	movs	r3, #26
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	189b      	adds	r3, r3, r2
 8005fda:	19db      	adds	r3, r3, r7
 8005fdc:	2201      	movs	r2, #1
 8005fde:	701a      	strb	r2, [r3, #0]
        break;
 8005fe0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005fe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d02a      	beq.n	800603e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fec:	4b22      	ldr	r3, [pc, #136]	; (8006078 <UART_SetConfig+0x6a8>)
 8005fee:	0052      	lsls	r2, r2, #1
 8005ff0:	5ad3      	ldrh	r3, [r2, r3]
 8005ff2:	0019      	movs	r1, r3
 8005ff4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005ff6:	f7fa f897 	bl	8000128 <__udivsi3>
 8005ffa:	0003      	movs	r3, r0
 8005ffc:	001a      	movs	r2, r3
 8005ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	085b      	lsrs	r3, r3, #1
 8006004:	18d2      	adds	r2, r2, r3
 8006006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	0019      	movs	r1, r3
 800600c:	0010      	movs	r0, r2
 800600e:	f7fa f88b 	bl	8000128 <__udivsi3>
 8006012:	0003      	movs	r3, r0
 8006014:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006018:	2b0f      	cmp	r3, #15
 800601a:	d90a      	bls.n	8006032 <UART_SetConfig+0x662>
 800601c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800601e:	2380      	movs	r3, #128	; 0x80
 8006020:	025b      	lsls	r3, r3, #9
 8006022:	429a      	cmp	r2, r3
 8006024:	d205      	bcs.n	8006032 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006028:	b29a      	uxth	r2, r3
 800602a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	60da      	str	r2, [r3, #12]
 8006030:	e005      	b.n	800603e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006032:	231a      	movs	r3, #26
 8006034:	2220      	movs	r2, #32
 8006036:	189b      	adds	r3, r3, r2
 8006038:	19db      	adds	r3, r3, r7
 800603a:	2201      	movs	r2, #1
 800603c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800603e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006040:	226a      	movs	r2, #106	; 0x6a
 8006042:	2101      	movs	r1, #1
 8006044:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006048:	2268      	movs	r2, #104	; 0x68
 800604a:	2101      	movs	r1, #1
 800604c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800604e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006050:	2200      	movs	r2, #0
 8006052:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006056:	2200      	movs	r2, #0
 8006058:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800605a:	231a      	movs	r3, #26
 800605c:	2220      	movs	r2, #32
 800605e:	189b      	adds	r3, r3, r2
 8006060:	19db      	adds	r3, r3, r7
 8006062:	781b      	ldrb	r3, [r3, #0]
}
 8006064:	0018      	movs	r0, r3
 8006066:	46bd      	mov	sp, r7
 8006068:	b010      	add	sp, #64	; 0x40
 800606a:	bdb0      	pop	{r4, r5, r7, pc}
 800606c:	40008000 	.word	0x40008000
 8006070:	40008400 	.word	0x40008400
 8006074:	00f42400 	.word	0x00f42400
 8006078:	080089bc 	.word	0x080089bc

0800607c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006088:	2208      	movs	r2, #8
 800608a:	4013      	ands	r3, r2
 800608c:	d00b      	beq.n	80060a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	4a4a      	ldr	r2, [pc, #296]	; (80061c0 <UART_AdvFeatureConfig+0x144>)
 8006096:	4013      	ands	r3, r2
 8006098:	0019      	movs	r1, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	430a      	orrs	r2, r1
 80060a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060aa:	2201      	movs	r2, #1
 80060ac:	4013      	ands	r3, r2
 80060ae:	d00b      	beq.n	80060c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	4a43      	ldr	r2, [pc, #268]	; (80061c4 <UART_AdvFeatureConfig+0x148>)
 80060b8:	4013      	ands	r3, r2
 80060ba:	0019      	movs	r1, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	430a      	orrs	r2, r1
 80060c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060cc:	2202      	movs	r2, #2
 80060ce:	4013      	ands	r3, r2
 80060d0:	d00b      	beq.n	80060ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	4a3b      	ldr	r2, [pc, #236]	; (80061c8 <UART_AdvFeatureConfig+0x14c>)
 80060da:	4013      	ands	r3, r2
 80060dc:	0019      	movs	r1, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ee:	2204      	movs	r2, #4
 80060f0:	4013      	ands	r3, r2
 80060f2:	d00b      	beq.n	800610c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	4a34      	ldr	r2, [pc, #208]	; (80061cc <UART_AdvFeatureConfig+0x150>)
 80060fc:	4013      	ands	r3, r2
 80060fe:	0019      	movs	r1, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	430a      	orrs	r2, r1
 800610a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006110:	2210      	movs	r2, #16
 8006112:	4013      	ands	r3, r2
 8006114:	d00b      	beq.n	800612e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	4a2c      	ldr	r2, [pc, #176]	; (80061d0 <UART_AdvFeatureConfig+0x154>)
 800611e:	4013      	ands	r3, r2
 8006120:	0019      	movs	r1, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006132:	2220      	movs	r2, #32
 8006134:	4013      	ands	r3, r2
 8006136:	d00b      	beq.n	8006150 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	4a25      	ldr	r2, [pc, #148]	; (80061d4 <UART_AdvFeatureConfig+0x158>)
 8006140:	4013      	ands	r3, r2
 8006142:	0019      	movs	r1, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	430a      	orrs	r2, r1
 800614e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006154:	2240      	movs	r2, #64	; 0x40
 8006156:	4013      	ands	r3, r2
 8006158:	d01d      	beq.n	8006196 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	4a1d      	ldr	r2, [pc, #116]	; (80061d8 <UART_AdvFeatureConfig+0x15c>)
 8006162:	4013      	ands	r3, r2
 8006164:	0019      	movs	r1, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006176:	2380      	movs	r3, #128	; 0x80
 8006178:	035b      	lsls	r3, r3, #13
 800617a:	429a      	cmp	r2, r3
 800617c:	d10b      	bne.n	8006196 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	4a15      	ldr	r2, [pc, #84]	; (80061dc <UART_AdvFeatureConfig+0x160>)
 8006186:	4013      	ands	r3, r2
 8006188:	0019      	movs	r1, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	430a      	orrs	r2, r1
 8006194:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619a:	2280      	movs	r2, #128	; 0x80
 800619c:	4013      	ands	r3, r2
 800619e:	d00b      	beq.n	80061b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	4a0e      	ldr	r2, [pc, #56]	; (80061e0 <UART_AdvFeatureConfig+0x164>)
 80061a8:	4013      	ands	r3, r2
 80061aa:	0019      	movs	r1, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	430a      	orrs	r2, r1
 80061b6:	605a      	str	r2, [r3, #4]
  }
}
 80061b8:	46c0      	nop			; (mov r8, r8)
 80061ba:	46bd      	mov	sp, r7
 80061bc:	b002      	add	sp, #8
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	ffff7fff 	.word	0xffff7fff
 80061c4:	fffdffff 	.word	0xfffdffff
 80061c8:	fffeffff 	.word	0xfffeffff
 80061cc:	fffbffff 	.word	0xfffbffff
 80061d0:	ffffefff 	.word	0xffffefff
 80061d4:	ffffdfff 	.word	0xffffdfff
 80061d8:	ffefffff 	.word	0xffefffff
 80061dc:	ff9fffff 	.word	0xff9fffff
 80061e0:	fff7ffff 	.word	0xfff7ffff

080061e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b092      	sub	sp, #72	; 0x48
 80061e8:	af02      	add	r7, sp, #8
 80061ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2290      	movs	r2, #144	; 0x90
 80061f0:	2100      	movs	r1, #0
 80061f2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061f4:	f7fc fc52 	bl	8002a9c <HAL_GetTick>
 80061f8:	0003      	movs	r3, r0
 80061fa:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2208      	movs	r2, #8
 8006204:	4013      	ands	r3, r2
 8006206:	2b08      	cmp	r3, #8
 8006208:	d12d      	bne.n	8006266 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800620a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800620c:	2280      	movs	r2, #128	; 0x80
 800620e:	0391      	lsls	r1, r2, #14
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	4a47      	ldr	r2, [pc, #284]	; (8006330 <UART_CheckIdleState+0x14c>)
 8006214:	9200      	str	r2, [sp, #0]
 8006216:	2200      	movs	r2, #0
 8006218:	f000 f88e 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 800621c:	1e03      	subs	r3, r0, #0
 800621e:	d022      	beq.n	8006266 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006220:	f3ef 8310 	mrs	r3, PRIMASK
 8006224:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006228:	63bb      	str	r3, [r7, #56]	; 0x38
 800622a:	2301      	movs	r3, #1
 800622c:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800622e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006230:	f383 8810 	msr	PRIMASK, r3
}
 8006234:	46c0      	nop			; (mov r8, r8)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2180      	movs	r1, #128	; 0x80
 8006242:	438a      	bics	r2, r1
 8006244:	601a      	str	r2, [r3, #0]
 8006246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006248:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800624a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800624c:	f383 8810 	msr	PRIMASK, r3
}
 8006250:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2288      	movs	r2, #136	; 0x88
 8006256:	2120      	movs	r1, #32
 8006258:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2284      	movs	r2, #132	; 0x84
 800625e:	2100      	movs	r1, #0
 8006260:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e060      	b.n	8006328 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2204      	movs	r2, #4
 800626e:	4013      	ands	r3, r2
 8006270:	2b04      	cmp	r3, #4
 8006272:	d146      	bne.n	8006302 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006276:	2280      	movs	r2, #128	; 0x80
 8006278:	03d1      	lsls	r1, r2, #15
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	4a2c      	ldr	r2, [pc, #176]	; (8006330 <UART_CheckIdleState+0x14c>)
 800627e:	9200      	str	r2, [sp, #0]
 8006280:	2200      	movs	r2, #0
 8006282:	f000 f859 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 8006286:	1e03      	subs	r3, r0, #0
 8006288:	d03b      	beq.n	8006302 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800628a:	f3ef 8310 	mrs	r3, PRIMASK
 800628e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006290:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006292:	637b      	str	r3, [r7, #52]	; 0x34
 8006294:	2301      	movs	r3, #1
 8006296:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	f383 8810 	msr	PRIMASK, r3
}
 800629e:	46c0      	nop			; (mov r8, r8)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4922      	ldr	r1, [pc, #136]	; (8006334 <UART_CheckIdleState+0x150>)
 80062ac:	400a      	ands	r2, r1
 80062ae:	601a      	str	r2, [r3, #0]
 80062b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	f383 8810 	msr	PRIMASK, r3
}
 80062ba:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062bc:	f3ef 8310 	mrs	r3, PRIMASK
 80062c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80062c2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062c4:	633b      	str	r3, [r7, #48]	; 0x30
 80062c6:	2301      	movs	r3, #1
 80062c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	f383 8810 	msr	PRIMASK, r3
}
 80062d0:	46c0      	nop			; (mov r8, r8)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	689a      	ldr	r2, [r3, #8]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2101      	movs	r1, #1
 80062de:	438a      	bics	r2, r1
 80062e0:	609a      	str	r2, [r3, #8]
 80062e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062e6:	6a3b      	ldr	r3, [r7, #32]
 80062e8:	f383 8810 	msr	PRIMASK, r3
}
 80062ec:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	228c      	movs	r2, #140	; 0x8c
 80062f2:	2120      	movs	r1, #32
 80062f4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2284      	movs	r2, #132	; 0x84
 80062fa:	2100      	movs	r1, #0
 80062fc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e012      	b.n	8006328 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2288      	movs	r2, #136	; 0x88
 8006306:	2120      	movs	r1, #32
 8006308:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	228c      	movs	r2, #140	; 0x8c
 800630e:	2120      	movs	r1, #32
 8006310:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2284      	movs	r2, #132	; 0x84
 8006322:	2100      	movs	r1, #0
 8006324:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	0018      	movs	r0, r3
 800632a:	46bd      	mov	sp, r7
 800632c:	b010      	add	sp, #64	; 0x40
 800632e:	bd80      	pop	{r7, pc}
 8006330:	01ffffff 	.word	0x01ffffff
 8006334:	fffffedf 	.word	0xfffffedf

08006338 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	1dfb      	adds	r3, r7, #7
 8006346:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006348:	e051      	b.n	80063ee <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	3301      	adds	r3, #1
 800634e:	d04e      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006350:	f7fc fba4 	bl	8002a9c <HAL_GetTick>
 8006354:	0002      	movs	r2, r0
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	69ba      	ldr	r2, [r7, #24]
 800635c:	429a      	cmp	r2, r3
 800635e:	d302      	bcc.n	8006366 <UART_WaitOnFlagUntilTimeout+0x2e>
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d101      	bne.n	800636a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e051      	b.n	800640e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2204      	movs	r2, #4
 8006372:	4013      	ands	r3, r2
 8006374:	d03b      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0xb6>
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2b80      	cmp	r3, #128	; 0x80
 800637a:	d038      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0xb6>
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b40      	cmp	r3, #64	; 0x40
 8006380:	d035      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	69db      	ldr	r3, [r3, #28]
 8006388:	2208      	movs	r2, #8
 800638a:	4013      	ands	r3, r2
 800638c:	2b08      	cmp	r3, #8
 800638e:	d111      	bne.n	80063b4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2208      	movs	r2, #8
 8006396:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	0018      	movs	r0, r3
 800639c:	f000 f83c 	bl	8006418 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2290      	movs	r2, #144	; 0x90
 80063a4:	2108      	movs	r1, #8
 80063a6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2284      	movs	r2, #132	; 0x84
 80063ac:	2100      	movs	r1, #0
 80063ae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	e02c      	b.n	800640e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	69da      	ldr	r2, [r3, #28]
 80063ba:	2380      	movs	r3, #128	; 0x80
 80063bc:	011b      	lsls	r3, r3, #4
 80063be:	401a      	ands	r2, r3
 80063c0:	2380      	movs	r3, #128	; 0x80
 80063c2:	011b      	lsls	r3, r3, #4
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d112      	bne.n	80063ee <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2280      	movs	r2, #128	; 0x80
 80063ce:	0112      	lsls	r2, r2, #4
 80063d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	0018      	movs	r0, r3
 80063d6:	f000 f81f 	bl	8006418 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2290      	movs	r2, #144	; 0x90
 80063de:	2120      	movs	r1, #32
 80063e0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2284      	movs	r2, #132	; 0x84
 80063e6:	2100      	movs	r1, #0
 80063e8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e00f      	b.n	800640e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	69db      	ldr	r3, [r3, #28]
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	4013      	ands	r3, r2
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	425a      	negs	r2, r3
 80063fe:	4153      	adcs	r3, r2
 8006400:	b2db      	uxtb	r3, r3
 8006402:	001a      	movs	r2, r3
 8006404:	1dfb      	adds	r3, r7, #7
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	429a      	cmp	r2, r3
 800640a:	d09e      	beq.n	800634a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	0018      	movs	r0, r3
 8006410:	46bd      	mov	sp, r7
 8006412:	b004      	add	sp, #16
 8006414:	bd80      	pop	{r7, pc}
	...

08006418 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b08e      	sub	sp, #56	; 0x38
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006420:	f3ef 8310 	mrs	r3, PRIMASK
 8006424:	617b      	str	r3, [r7, #20]
  return(result);
 8006426:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006428:	637b      	str	r3, [r7, #52]	; 0x34
 800642a:	2301      	movs	r3, #1
 800642c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	f383 8810 	msr	PRIMASK, r3
}
 8006434:	46c0      	nop			; (mov r8, r8)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4926      	ldr	r1, [pc, #152]	; (80064dc <UART_EndRxTransfer+0xc4>)
 8006442:	400a      	ands	r2, r1
 8006444:	601a      	str	r2, [r3, #0]
 8006446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006448:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	f383 8810 	msr	PRIMASK, r3
}
 8006450:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006452:	f3ef 8310 	mrs	r3, PRIMASK
 8006456:	623b      	str	r3, [r7, #32]
  return(result);
 8006458:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800645a:	633b      	str	r3, [r7, #48]	; 0x30
 800645c:	2301      	movs	r3, #1
 800645e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006462:	f383 8810 	msr	PRIMASK, r3
}
 8006466:	46c0      	nop			; (mov r8, r8)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689a      	ldr	r2, [r3, #8]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	491b      	ldr	r1, [pc, #108]	; (80064e0 <UART_EndRxTransfer+0xc8>)
 8006474:	400a      	ands	r2, r1
 8006476:	609a      	str	r2, [r3, #8]
 8006478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800647c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647e:	f383 8810 	msr	PRIMASK, r3
}
 8006482:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006488:	2b01      	cmp	r3, #1
 800648a:	d118      	bne.n	80064be <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800648c:	f3ef 8310 	mrs	r3, PRIMASK
 8006490:	60bb      	str	r3, [r7, #8]
  return(result);
 8006492:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006494:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006496:	2301      	movs	r3, #1
 8006498:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f383 8810 	msr	PRIMASK, r3
}
 80064a0:	46c0      	nop			; (mov r8, r8)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2110      	movs	r1, #16
 80064ae:	438a      	bics	r2, r1
 80064b0:	601a      	str	r2, [r3, #0]
 80064b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	f383 8810 	msr	PRIMASK, r3
}
 80064bc:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	228c      	movs	r2, #140	; 0x8c
 80064c2:	2120      	movs	r1, #32
 80064c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	675a      	str	r2, [r3, #116]	; 0x74
}
 80064d2:	46c0      	nop			; (mov r8, r8)
 80064d4:	46bd      	mov	sp, r7
 80064d6:	b00e      	add	sp, #56	; 0x38
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	46c0      	nop			; (mov r8, r8)
 80064dc:	fffffedf 	.word	0xfffffedf
 80064e0:	effffffe 	.word	0xeffffffe

080064e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2284      	movs	r2, #132	; 0x84
 80064f0:	5c9b      	ldrb	r3, [r3, r2]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d101      	bne.n	80064fa <HAL_UARTEx_DisableFifoMode+0x16>
 80064f6:	2302      	movs	r3, #2
 80064f8:	e027      	b.n	800654a <HAL_UARTEx_DisableFifoMode+0x66>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2284      	movs	r2, #132	; 0x84
 80064fe:	2101      	movs	r1, #1
 8006500:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2288      	movs	r2, #136	; 0x88
 8006506:	2124      	movs	r1, #36	; 0x24
 8006508:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2101      	movs	r1, #1
 800651e:	438a      	bics	r2, r1
 8006520:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	4a0b      	ldr	r2, [pc, #44]	; (8006554 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006526:	4013      	ands	r3, r2
 8006528:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2288      	movs	r2, #136	; 0x88
 800653c:	2120      	movs	r1, #32
 800653e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2284      	movs	r2, #132	; 0x84
 8006544:	2100      	movs	r1, #0
 8006546:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	0018      	movs	r0, r3
 800654c:	46bd      	mov	sp, r7
 800654e:	b004      	add	sp, #16
 8006550:	bd80      	pop	{r7, pc}
 8006552:	46c0      	nop			; (mov r8, r8)
 8006554:	dfffffff 	.word	0xdfffffff

08006558 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2284      	movs	r2, #132	; 0x84
 8006566:	5c9b      	ldrb	r3, [r3, r2]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d101      	bne.n	8006570 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800656c:	2302      	movs	r3, #2
 800656e:	e02e      	b.n	80065ce <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2284      	movs	r2, #132	; 0x84
 8006574:	2101      	movs	r1, #1
 8006576:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2288      	movs	r2, #136	; 0x88
 800657c:	2124      	movs	r1, #36	; 0x24
 800657e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2101      	movs	r1, #1
 8006594:	438a      	bics	r2, r1
 8006596:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	00db      	lsls	r3, r3, #3
 80065a0:	08d9      	lsrs	r1, r3, #3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	683a      	ldr	r2, [r7, #0]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	0018      	movs	r0, r3
 80065b0:	f000 f854 	bl	800665c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68fa      	ldr	r2, [r7, #12]
 80065ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2288      	movs	r2, #136	; 0x88
 80065c0:	2120      	movs	r1, #32
 80065c2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2284      	movs	r2, #132	; 0x84
 80065c8:	2100      	movs	r1, #0
 80065ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	0018      	movs	r0, r3
 80065d0:	46bd      	mov	sp, r7
 80065d2:	b004      	add	sp, #16
 80065d4:	bd80      	pop	{r7, pc}
	...

080065d8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2284      	movs	r2, #132	; 0x84
 80065e6:	5c9b      	ldrb	r3, [r3, r2]
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d101      	bne.n	80065f0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80065ec:	2302      	movs	r3, #2
 80065ee:	e02f      	b.n	8006650 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2284      	movs	r2, #132	; 0x84
 80065f4:	2101      	movs	r1, #1
 80065f6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2288      	movs	r2, #136	; 0x88
 80065fc:	2124      	movs	r1, #36	; 0x24
 80065fe:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2101      	movs	r1, #1
 8006614:	438a      	bics	r2, r1
 8006616:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	4a0e      	ldr	r2, [pc, #56]	; (8006658 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006620:	4013      	ands	r3, r2
 8006622:	0019      	movs	r1, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	683a      	ldr	r2, [r7, #0]
 800662a:	430a      	orrs	r2, r1
 800662c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	0018      	movs	r0, r3
 8006632:	f000 f813 	bl	800665c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2288      	movs	r2, #136	; 0x88
 8006642:	2120      	movs	r1, #32
 8006644:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2284      	movs	r2, #132	; 0x84
 800664a:	2100      	movs	r1, #0
 800664c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	0018      	movs	r0, r3
 8006652:	46bd      	mov	sp, r7
 8006654:	b004      	add	sp, #16
 8006656:	bd80      	pop	{r7, pc}
 8006658:	f1ffffff 	.word	0xf1ffffff

0800665c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800665c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800665e:	b085      	sub	sp, #20
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006668:	2b00      	cmp	r3, #0
 800666a:	d108      	bne.n	800667e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	226a      	movs	r2, #106	; 0x6a
 8006670:	2101      	movs	r1, #1
 8006672:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2268      	movs	r2, #104	; 0x68
 8006678:	2101      	movs	r1, #1
 800667a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800667c:	e043      	b.n	8006706 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800667e:	260f      	movs	r6, #15
 8006680:	19bb      	adds	r3, r7, r6
 8006682:	2208      	movs	r2, #8
 8006684:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006686:	200e      	movs	r0, #14
 8006688:	183b      	adds	r3, r7, r0
 800668a:	2208      	movs	r2, #8
 800668c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	0e5b      	lsrs	r3, r3, #25
 8006696:	b2da      	uxtb	r2, r3
 8006698:	240d      	movs	r4, #13
 800669a:	193b      	adds	r3, r7, r4
 800669c:	2107      	movs	r1, #7
 800669e:	400a      	ands	r2, r1
 80066a0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	0f5b      	lsrs	r3, r3, #29
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	250c      	movs	r5, #12
 80066ae:	197b      	adds	r3, r7, r5
 80066b0:	2107      	movs	r1, #7
 80066b2:	400a      	ands	r2, r1
 80066b4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066b6:	183b      	adds	r3, r7, r0
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	197a      	adds	r2, r7, r5
 80066bc:	7812      	ldrb	r2, [r2, #0]
 80066be:	4914      	ldr	r1, [pc, #80]	; (8006710 <UARTEx_SetNbDataToProcess+0xb4>)
 80066c0:	5c8a      	ldrb	r2, [r1, r2]
 80066c2:	435a      	muls	r2, r3
 80066c4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80066c6:	197b      	adds	r3, r7, r5
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	4a12      	ldr	r2, [pc, #72]	; (8006714 <UARTEx_SetNbDataToProcess+0xb8>)
 80066cc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066ce:	0019      	movs	r1, r3
 80066d0:	f7f9 fdb4 	bl	800023c <__divsi3>
 80066d4:	0003      	movs	r3, r0
 80066d6:	b299      	uxth	r1, r3
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	226a      	movs	r2, #106	; 0x6a
 80066dc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066de:	19bb      	adds	r3, r7, r6
 80066e0:	781b      	ldrb	r3, [r3, #0]
 80066e2:	193a      	adds	r2, r7, r4
 80066e4:	7812      	ldrb	r2, [r2, #0]
 80066e6:	490a      	ldr	r1, [pc, #40]	; (8006710 <UARTEx_SetNbDataToProcess+0xb4>)
 80066e8:	5c8a      	ldrb	r2, [r1, r2]
 80066ea:	435a      	muls	r2, r3
 80066ec:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80066ee:	193b      	adds	r3, r7, r4
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	4a08      	ldr	r2, [pc, #32]	; (8006714 <UARTEx_SetNbDataToProcess+0xb8>)
 80066f4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066f6:	0019      	movs	r1, r3
 80066f8:	f7f9 fda0 	bl	800023c <__divsi3>
 80066fc:	0003      	movs	r3, r0
 80066fe:	b299      	uxth	r1, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2268      	movs	r2, #104	; 0x68
 8006704:	5299      	strh	r1, [r3, r2]
}
 8006706:	46c0      	nop			; (mov r8, r8)
 8006708:	46bd      	mov	sp, r7
 800670a:	b005      	add	sp, #20
 800670c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800670e:	46c0      	nop			; (mov r8, r8)
 8006710:	080089d4 	.word	0x080089d4
 8006714:	080089dc 	.word	0x080089dc

08006718 <sniprintf>:
 8006718:	b40c      	push	{r2, r3}
 800671a:	b530      	push	{r4, r5, lr}
 800671c:	4b17      	ldr	r3, [pc, #92]	; (800677c <sniprintf+0x64>)
 800671e:	000c      	movs	r4, r1
 8006720:	681d      	ldr	r5, [r3, #0]
 8006722:	b09d      	sub	sp, #116	; 0x74
 8006724:	2900      	cmp	r1, #0
 8006726:	da08      	bge.n	800673a <sniprintf+0x22>
 8006728:	238b      	movs	r3, #139	; 0x8b
 800672a:	2001      	movs	r0, #1
 800672c:	602b      	str	r3, [r5, #0]
 800672e:	4240      	negs	r0, r0
 8006730:	b01d      	add	sp, #116	; 0x74
 8006732:	bc30      	pop	{r4, r5}
 8006734:	bc08      	pop	{r3}
 8006736:	b002      	add	sp, #8
 8006738:	4718      	bx	r3
 800673a:	2382      	movs	r3, #130	; 0x82
 800673c:	466a      	mov	r2, sp
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	8293      	strh	r3, [r2, #20]
 8006742:	2300      	movs	r3, #0
 8006744:	9002      	str	r0, [sp, #8]
 8006746:	9006      	str	r0, [sp, #24]
 8006748:	4299      	cmp	r1, r3
 800674a:	d000      	beq.n	800674e <sniprintf+0x36>
 800674c:	1e4b      	subs	r3, r1, #1
 800674e:	9304      	str	r3, [sp, #16]
 8006750:	9307      	str	r3, [sp, #28]
 8006752:	2301      	movs	r3, #1
 8006754:	466a      	mov	r2, sp
 8006756:	425b      	negs	r3, r3
 8006758:	82d3      	strh	r3, [r2, #22]
 800675a:	0028      	movs	r0, r5
 800675c:	ab21      	add	r3, sp, #132	; 0x84
 800675e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006760:	a902      	add	r1, sp, #8
 8006762:	9301      	str	r3, [sp, #4]
 8006764:	f000 f9ca 	bl	8006afc <_svfiprintf_r>
 8006768:	1c43      	adds	r3, r0, #1
 800676a:	da01      	bge.n	8006770 <sniprintf+0x58>
 800676c:	238b      	movs	r3, #139	; 0x8b
 800676e:	602b      	str	r3, [r5, #0]
 8006770:	2c00      	cmp	r4, #0
 8006772:	d0dd      	beq.n	8006730 <sniprintf+0x18>
 8006774:	2200      	movs	r2, #0
 8006776:	9b02      	ldr	r3, [sp, #8]
 8006778:	701a      	strb	r2, [r3, #0]
 800677a:	e7d9      	b.n	8006730 <sniprintf+0x18>
 800677c:	20000058 	.word	0x20000058

08006780 <siprintf>:
 8006780:	b40e      	push	{r1, r2, r3}
 8006782:	b500      	push	{lr}
 8006784:	490b      	ldr	r1, [pc, #44]	; (80067b4 <siprintf+0x34>)
 8006786:	b09c      	sub	sp, #112	; 0x70
 8006788:	ab1d      	add	r3, sp, #116	; 0x74
 800678a:	9002      	str	r0, [sp, #8]
 800678c:	9006      	str	r0, [sp, #24]
 800678e:	9107      	str	r1, [sp, #28]
 8006790:	9104      	str	r1, [sp, #16]
 8006792:	4809      	ldr	r0, [pc, #36]	; (80067b8 <siprintf+0x38>)
 8006794:	4909      	ldr	r1, [pc, #36]	; (80067bc <siprintf+0x3c>)
 8006796:	cb04      	ldmia	r3!, {r2}
 8006798:	9105      	str	r1, [sp, #20]
 800679a:	6800      	ldr	r0, [r0, #0]
 800679c:	a902      	add	r1, sp, #8
 800679e:	9301      	str	r3, [sp, #4]
 80067a0:	f000 f9ac 	bl	8006afc <_svfiprintf_r>
 80067a4:	2200      	movs	r2, #0
 80067a6:	9b02      	ldr	r3, [sp, #8]
 80067a8:	701a      	strb	r2, [r3, #0]
 80067aa:	b01c      	add	sp, #112	; 0x70
 80067ac:	bc08      	pop	{r3}
 80067ae:	b003      	add	sp, #12
 80067b0:	4718      	bx	r3
 80067b2:	46c0      	nop			; (mov r8, r8)
 80067b4:	7fffffff 	.word	0x7fffffff
 80067b8:	20000058 	.word	0x20000058
 80067bc:	ffff0208 	.word	0xffff0208

080067c0 <memset>:
 80067c0:	0003      	movs	r3, r0
 80067c2:	1882      	adds	r2, r0, r2
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d100      	bne.n	80067ca <memset+0xa>
 80067c8:	4770      	bx	lr
 80067ca:	7019      	strb	r1, [r3, #0]
 80067cc:	3301      	adds	r3, #1
 80067ce:	e7f9      	b.n	80067c4 <memset+0x4>

080067d0 <__errno>:
 80067d0:	4b01      	ldr	r3, [pc, #4]	; (80067d8 <__errno+0x8>)
 80067d2:	6818      	ldr	r0, [r3, #0]
 80067d4:	4770      	bx	lr
 80067d6:	46c0      	nop			; (mov r8, r8)
 80067d8:	20000058 	.word	0x20000058

080067dc <__libc_init_array>:
 80067dc:	b570      	push	{r4, r5, r6, lr}
 80067de:	2600      	movs	r6, #0
 80067e0:	4c0c      	ldr	r4, [pc, #48]	; (8006814 <__libc_init_array+0x38>)
 80067e2:	4d0d      	ldr	r5, [pc, #52]	; (8006818 <__libc_init_array+0x3c>)
 80067e4:	1b64      	subs	r4, r4, r5
 80067e6:	10a4      	asrs	r4, r4, #2
 80067e8:	42a6      	cmp	r6, r4
 80067ea:	d109      	bne.n	8006800 <__libc_init_array+0x24>
 80067ec:	2600      	movs	r6, #0
 80067ee:	f000 fc6d 	bl	80070cc <_init>
 80067f2:	4c0a      	ldr	r4, [pc, #40]	; (800681c <__libc_init_array+0x40>)
 80067f4:	4d0a      	ldr	r5, [pc, #40]	; (8006820 <__libc_init_array+0x44>)
 80067f6:	1b64      	subs	r4, r4, r5
 80067f8:	10a4      	asrs	r4, r4, #2
 80067fa:	42a6      	cmp	r6, r4
 80067fc:	d105      	bne.n	800680a <__libc_init_array+0x2e>
 80067fe:	bd70      	pop	{r4, r5, r6, pc}
 8006800:	00b3      	lsls	r3, r6, #2
 8006802:	58eb      	ldr	r3, [r5, r3]
 8006804:	4798      	blx	r3
 8006806:	3601      	adds	r6, #1
 8006808:	e7ee      	b.n	80067e8 <__libc_init_array+0xc>
 800680a:	00b3      	lsls	r3, r6, #2
 800680c:	58eb      	ldr	r3, [r5, r3]
 800680e:	4798      	blx	r3
 8006810:	3601      	adds	r6, #1
 8006812:	e7f2      	b.n	80067fa <__libc_init_array+0x1e>
 8006814:	08008a20 	.word	0x08008a20
 8006818:	08008a20 	.word	0x08008a20
 800681c:	08008a24 	.word	0x08008a24
 8006820:	08008a20 	.word	0x08008a20

08006824 <__retarget_lock_acquire_recursive>:
 8006824:	4770      	bx	lr

08006826 <__retarget_lock_release_recursive>:
 8006826:	4770      	bx	lr

08006828 <memcpy>:
 8006828:	2300      	movs	r3, #0
 800682a:	b510      	push	{r4, lr}
 800682c:	429a      	cmp	r2, r3
 800682e:	d100      	bne.n	8006832 <memcpy+0xa>
 8006830:	bd10      	pop	{r4, pc}
 8006832:	5ccc      	ldrb	r4, [r1, r3]
 8006834:	54c4      	strb	r4, [r0, r3]
 8006836:	3301      	adds	r3, #1
 8006838:	e7f8      	b.n	800682c <memcpy+0x4>
	...

0800683c <_free_r>:
 800683c:	b570      	push	{r4, r5, r6, lr}
 800683e:	0005      	movs	r5, r0
 8006840:	2900      	cmp	r1, #0
 8006842:	d010      	beq.n	8006866 <_free_r+0x2a>
 8006844:	1f0c      	subs	r4, r1, #4
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	da00      	bge.n	800684e <_free_r+0x12>
 800684c:	18e4      	adds	r4, r4, r3
 800684e:	0028      	movs	r0, r5
 8006850:	f000 f8e2 	bl	8006a18 <__malloc_lock>
 8006854:	4a1d      	ldr	r2, [pc, #116]	; (80068cc <_free_r+0x90>)
 8006856:	6813      	ldr	r3, [r2, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d105      	bne.n	8006868 <_free_r+0x2c>
 800685c:	6063      	str	r3, [r4, #4]
 800685e:	6014      	str	r4, [r2, #0]
 8006860:	0028      	movs	r0, r5
 8006862:	f000 f8e1 	bl	8006a28 <__malloc_unlock>
 8006866:	bd70      	pop	{r4, r5, r6, pc}
 8006868:	42a3      	cmp	r3, r4
 800686a:	d908      	bls.n	800687e <_free_r+0x42>
 800686c:	6820      	ldr	r0, [r4, #0]
 800686e:	1821      	adds	r1, r4, r0
 8006870:	428b      	cmp	r3, r1
 8006872:	d1f3      	bne.n	800685c <_free_r+0x20>
 8006874:	6819      	ldr	r1, [r3, #0]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	1809      	adds	r1, r1, r0
 800687a:	6021      	str	r1, [r4, #0]
 800687c:	e7ee      	b.n	800685c <_free_r+0x20>
 800687e:	001a      	movs	r2, r3
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d001      	beq.n	800688a <_free_r+0x4e>
 8006886:	42a3      	cmp	r3, r4
 8006888:	d9f9      	bls.n	800687e <_free_r+0x42>
 800688a:	6811      	ldr	r1, [r2, #0]
 800688c:	1850      	adds	r0, r2, r1
 800688e:	42a0      	cmp	r0, r4
 8006890:	d10b      	bne.n	80068aa <_free_r+0x6e>
 8006892:	6820      	ldr	r0, [r4, #0]
 8006894:	1809      	adds	r1, r1, r0
 8006896:	1850      	adds	r0, r2, r1
 8006898:	6011      	str	r1, [r2, #0]
 800689a:	4283      	cmp	r3, r0
 800689c:	d1e0      	bne.n	8006860 <_free_r+0x24>
 800689e:	6818      	ldr	r0, [r3, #0]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	1841      	adds	r1, r0, r1
 80068a4:	6011      	str	r1, [r2, #0]
 80068a6:	6053      	str	r3, [r2, #4]
 80068a8:	e7da      	b.n	8006860 <_free_r+0x24>
 80068aa:	42a0      	cmp	r0, r4
 80068ac:	d902      	bls.n	80068b4 <_free_r+0x78>
 80068ae:	230c      	movs	r3, #12
 80068b0:	602b      	str	r3, [r5, #0]
 80068b2:	e7d5      	b.n	8006860 <_free_r+0x24>
 80068b4:	6820      	ldr	r0, [r4, #0]
 80068b6:	1821      	adds	r1, r4, r0
 80068b8:	428b      	cmp	r3, r1
 80068ba:	d103      	bne.n	80068c4 <_free_r+0x88>
 80068bc:	6819      	ldr	r1, [r3, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	1809      	adds	r1, r1, r0
 80068c2:	6021      	str	r1, [r4, #0]
 80068c4:	6063      	str	r3, [r4, #4]
 80068c6:	6054      	str	r4, [r2, #4]
 80068c8:	e7ca      	b.n	8006860 <_free_r+0x24>
 80068ca:	46c0      	nop			; (mov r8, r8)
 80068cc:	200004d4 	.word	0x200004d4

080068d0 <sbrk_aligned>:
 80068d0:	b570      	push	{r4, r5, r6, lr}
 80068d2:	4e0f      	ldr	r6, [pc, #60]	; (8006910 <sbrk_aligned+0x40>)
 80068d4:	000d      	movs	r5, r1
 80068d6:	6831      	ldr	r1, [r6, #0]
 80068d8:	0004      	movs	r4, r0
 80068da:	2900      	cmp	r1, #0
 80068dc:	d102      	bne.n	80068e4 <sbrk_aligned+0x14>
 80068de:	f000 fba1 	bl	8007024 <_sbrk_r>
 80068e2:	6030      	str	r0, [r6, #0]
 80068e4:	0029      	movs	r1, r5
 80068e6:	0020      	movs	r0, r4
 80068e8:	f000 fb9c 	bl	8007024 <_sbrk_r>
 80068ec:	1c43      	adds	r3, r0, #1
 80068ee:	d00a      	beq.n	8006906 <sbrk_aligned+0x36>
 80068f0:	2303      	movs	r3, #3
 80068f2:	1cc5      	adds	r5, r0, #3
 80068f4:	439d      	bics	r5, r3
 80068f6:	42a8      	cmp	r0, r5
 80068f8:	d007      	beq.n	800690a <sbrk_aligned+0x3a>
 80068fa:	1a29      	subs	r1, r5, r0
 80068fc:	0020      	movs	r0, r4
 80068fe:	f000 fb91 	bl	8007024 <_sbrk_r>
 8006902:	3001      	adds	r0, #1
 8006904:	d101      	bne.n	800690a <sbrk_aligned+0x3a>
 8006906:	2501      	movs	r5, #1
 8006908:	426d      	negs	r5, r5
 800690a:	0028      	movs	r0, r5
 800690c:	bd70      	pop	{r4, r5, r6, pc}
 800690e:	46c0      	nop			; (mov r8, r8)
 8006910:	200004d8 	.word	0x200004d8

08006914 <_malloc_r>:
 8006914:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006916:	2203      	movs	r2, #3
 8006918:	1ccb      	adds	r3, r1, #3
 800691a:	4393      	bics	r3, r2
 800691c:	3308      	adds	r3, #8
 800691e:	0006      	movs	r6, r0
 8006920:	001f      	movs	r7, r3
 8006922:	2b0c      	cmp	r3, #12
 8006924:	d238      	bcs.n	8006998 <_malloc_r+0x84>
 8006926:	270c      	movs	r7, #12
 8006928:	42b9      	cmp	r1, r7
 800692a:	d837      	bhi.n	800699c <_malloc_r+0x88>
 800692c:	0030      	movs	r0, r6
 800692e:	f000 f873 	bl	8006a18 <__malloc_lock>
 8006932:	4b38      	ldr	r3, [pc, #224]	; (8006a14 <_malloc_r+0x100>)
 8006934:	9300      	str	r3, [sp, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	001c      	movs	r4, r3
 800693a:	2c00      	cmp	r4, #0
 800693c:	d133      	bne.n	80069a6 <_malloc_r+0x92>
 800693e:	0039      	movs	r1, r7
 8006940:	0030      	movs	r0, r6
 8006942:	f7ff ffc5 	bl	80068d0 <sbrk_aligned>
 8006946:	0004      	movs	r4, r0
 8006948:	1c43      	adds	r3, r0, #1
 800694a:	d15e      	bne.n	8006a0a <_malloc_r+0xf6>
 800694c:	9b00      	ldr	r3, [sp, #0]
 800694e:	681c      	ldr	r4, [r3, #0]
 8006950:	0025      	movs	r5, r4
 8006952:	2d00      	cmp	r5, #0
 8006954:	d14e      	bne.n	80069f4 <_malloc_r+0xe0>
 8006956:	2c00      	cmp	r4, #0
 8006958:	d051      	beq.n	80069fe <_malloc_r+0xea>
 800695a:	6823      	ldr	r3, [r4, #0]
 800695c:	0029      	movs	r1, r5
 800695e:	18e3      	adds	r3, r4, r3
 8006960:	0030      	movs	r0, r6
 8006962:	9301      	str	r3, [sp, #4]
 8006964:	f000 fb5e 	bl	8007024 <_sbrk_r>
 8006968:	9b01      	ldr	r3, [sp, #4]
 800696a:	4283      	cmp	r3, r0
 800696c:	d147      	bne.n	80069fe <_malloc_r+0xea>
 800696e:	6823      	ldr	r3, [r4, #0]
 8006970:	0030      	movs	r0, r6
 8006972:	1aff      	subs	r7, r7, r3
 8006974:	0039      	movs	r1, r7
 8006976:	f7ff ffab 	bl	80068d0 <sbrk_aligned>
 800697a:	3001      	adds	r0, #1
 800697c:	d03f      	beq.n	80069fe <_malloc_r+0xea>
 800697e:	6823      	ldr	r3, [r4, #0]
 8006980:	19db      	adds	r3, r3, r7
 8006982:	6023      	str	r3, [r4, #0]
 8006984:	9b00      	ldr	r3, [sp, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d040      	beq.n	8006a0e <_malloc_r+0xfa>
 800698c:	685a      	ldr	r2, [r3, #4]
 800698e:	42a2      	cmp	r2, r4
 8006990:	d133      	bne.n	80069fa <_malloc_r+0xe6>
 8006992:	2200      	movs	r2, #0
 8006994:	605a      	str	r2, [r3, #4]
 8006996:	e014      	b.n	80069c2 <_malloc_r+0xae>
 8006998:	2b00      	cmp	r3, #0
 800699a:	dac5      	bge.n	8006928 <_malloc_r+0x14>
 800699c:	230c      	movs	r3, #12
 800699e:	2500      	movs	r5, #0
 80069a0:	6033      	str	r3, [r6, #0]
 80069a2:	0028      	movs	r0, r5
 80069a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80069a6:	6821      	ldr	r1, [r4, #0]
 80069a8:	1bc9      	subs	r1, r1, r7
 80069aa:	d420      	bmi.n	80069ee <_malloc_r+0xda>
 80069ac:	290b      	cmp	r1, #11
 80069ae:	d918      	bls.n	80069e2 <_malloc_r+0xce>
 80069b0:	19e2      	adds	r2, r4, r7
 80069b2:	6027      	str	r7, [r4, #0]
 80069b4:	42a3      	cmp	r3, r4
 80069b6:	d112      	bne.n	80069de <_malloc_r+0xca>
 80069b8:	9b00      	ldr	r3, [sp, #0]
 80069ba:	601a      	str	r2, [r3, #0]
 80069bc:	6863      	ldr	r3, [r4, #4]
 80069be:	6011      	str	r1, [r2, #0]
 80069c0:	6053      	str	r3, [r2, #4]
 80069c2:	0030      	movs	r0, r6
 80069c4:	0025      	movs	r5, r4
 80069c6:	f000 f82f 	bl	8006a28 <__malloc_unlock>
 80069ca:	2207      	movs	r2, #7
 80069cc:	350b      	adds	r5, #11
 80069ce:	1d23      	adds	r3, r4, #4
 80069d0:	4395      	bics	r5, r2
 80069d2:	1aea      	subs	r2, r5, r3
 80069d4:	429d      	cmp	r5, r3
 80069d6:	d0e4      	beq.n	80069a2 <_malloc_r+0x8e>
 80069d8:	1b5b      	subs	r3, r3, r5
 80069da:	50a3      	str	r3, [r4, r2]
 80069dc:	e7e1      	b.n	80069a2 <_malloc_r+0x8e>
 80069de:	605a      	str	r2, [r3, #4]
 80069e0:	e7ec      	b.n	80069bc <_malloc_r+0xa8>
 80069e2:	6862      	ldr	r2, [r4, #4]
 80069e4:	42a3      	cmp	r3, r4
 80069e6:	d1d5      	bne.n	8006994 <_malloc_r+0x80>
 80069e8:	9b00      	ldr	r3, [sp, #0]
 80069ea:	601a      	str	r2, [r3, #0]
 80069ec:	e7e9      	b.n	80069c2 <_malloc_r+0xae>
 80069ee:	0023      	movs	r3, r4
 80069f0:	6864      	ldr	r4, [r4, #4]
 80069f2:	e7a2      	b.n	800693a <_malloc_r+0x26>
 80069f4:	002c      	movs	r4, r5
 80069f6:	686d      	ldr	r5, [r5, #4]
 80069f8:	e7ab      	b.n	8006952 <_malloc_r+0x3e>
 80069fa:	0013      	movs	r3, r2
 80069fc:	e7c4      	b.n	8006988 <_malloc_r+0x74>
 80069fe:	230c      	movs	r3, #12
 8006a00:	0030      	movs	r0, r6
 8006a02:	6033      	str	r3, [r6, #0]
 8006a04:	f000 f810 	bl	8006a28 <__malloc_unlock>
 8006a08:	e7cb      	b.n	80069a2 <_malloc_r+0x8e>
 8006a0a:	6027      	str	r7, [r4, #0]
 8006a0c:	e7d9      	b.n	80069c2 <_malloc_r+0xae>
 8006a0e:	605b      	str	r3, [r3, #4]
 8006a10:	deff      	udf	#255	; 0xff
 8006a12:	46c0      	nop			; (mov r8, r8)
 8006a14:	200004d4 	.word	0x200004d4

08006a18 <__malloc_lock>:
 8006a18:	b510      	push	{r4, lr}
 8006a1a:	4802      	ldr	r0, [pc, #8]	; (8006a24 <__malloc_lock+0xc>)
 8006a1c:	f7ff ff02 	bl	8006824 <__retarget_lock_acquire_recursive>
 8006a20:	bd10      	pop	{r4, pc}
 8006a22:	46c0      	nop			; (mov r8, r8)
 8006a24:	200004d0 	.word	0x200004d0

08006a28 <__malloc_unlock>:
 8006a28:	b510      	push	{r4, lr}
 8006a2a:	4802      	ldr	r0, [pc, #8]	; (8006a34 <__malloc_unlock+0xc>)
 8006a2c:	f7ff fefb 	bl	8006826 <__retarget_lock_release_recursive>
 8006a30:	bd10      	pop	{r4, pc}
 8006a32:	46c0      	nop			; (mov r8, r8)
 8006a34:	200004d0 	.word	0x200004d0

08006a38 <__ssputs_r>:
 8006a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	9301      	str	r3, [sp, #4]
 8006a3e:	9203      	str	r2, [sp, #12]
 8006a40:	688e      	ldr	r6, [r1, #8]
 8006a42:	9a01      	ldr	r2, [sp, #4]
 8006a44:	0007      	movs	r7, r0
 8006a46:	000c      	movs	r4, r1
 8006a48:	680b      	ldr	r3, [r1, #0]
 8006a4a:	4296      	cmp	r6, r2
 8006a4c:	d831      	bhi.n	8006ab2 <__ssputs_r+0x7a>
 8006a4e:	898a      	ldrh	r2, [r1, #12]
 8006a50:	2190      	movs	r1, #144	; 0x90
 8006a52:	00c9      	lsls	r1, r1, #3
 8006a54:	420a      	tst	r2, r1
 8006a56:	d029      	beq.n	8006aac <__ssputs_r+0x74>
 8006a58:	2003      	movs	r0, #3
 8006a5a:	6921      	ldr	r1, [r4, #16]
 8006a5c:	1a5b      	subs	r3, r3, r1
 8006a5e:	9302      	str	r3, [sp, #8]
 8006a60:	6963      	ldr	r3, [r4, #20]
 8006a62:	4343      	muls	r3, r0
 8006a64:	0fdd      	lsrs	r5, r3, #31
 8006a66:	18ed      	adds	r5, r5, r3
 8006a68:	9b01      	ldr	r3, [sp, #4]
 8006a6a:	9802      	ldr	r0, [sp, #8]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	181b      	adds	r3, r3, r0
 8006a70:	106d      	asrs	r5, r5, #1
 8006a72:	42ab      	cmp	r3, r5
 8006a74:	d900      	bls.n	8006a78 <__ssputs_r+0x40>
 8006a76:	001d      	movs	r5, r3
 8006a78:	0552      	lsls	r2, r2, #21
 8006a7a:	d529      	bpl.n	8006ad0 <__ssputs_r+0x98>
 8006a7c:	0029      	movs	r1, r5
 8006a7e:	0038      	movs	r0, r7
 8006a80:	f7ff ff48 	bl	8006914 <_malloc_r>
 8006a84:	1e06      	subs	r6, r0, #0
 8006a86:	d02d      	beq.n	8006ae4 <__ssputs_r+0xac>
 8006a88:	9a02      	ldr	r2, [sp, #8]
 8006a8a:	6921      	ldr	r1, [r4, #16]
 8006a8c:	f7ff fecc 	bl	8006828 <memcpy>
 8006a90:	89a2      	ldrh	r2, [r4, #12]
 8006a92:	4b19      	ldr	r3, [pc, #100]	; (8006af8 <__ssputs_r+0xc0>)
 8006a94:	401a      	ands	r2, r3
 8006a96:	2380      	movs	r3, #128	; 0x80
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	81a3      	strh	r3, [r4, #12]
 8006a9c:	9b02      	ldr	r3, [sp, #8]
 8006a9e:	6126      	str	r6, [r4, #16]
 8006aa0:	18f6      	adds	r6, r6, r3
 8006aa2:	6026      	str	r6, [r4, #0]
 8006aa4:	6165      	str	r5, [r4, #20]
 8006aa6:	9e01      	ldr	r6, [sp, #4]
 8006aa8:	1aed      	subs	r5, r5, r3
 8006aaa:	60a5      	str	r5, [r4, #8]
 8006aac:	9b01      	ldr	r3, [sp, #4]
 8006aae:	429e      	cmp	r6, r3
 8006ab0:	d900      	bls.n	8006ab4 <__ssputs_r+0x7c>
 8006ab2:	9e01      	ldr	r6, [sp, #4]
 8006ab4:	0032      	movs	r2, r6
 8006ab6:	9903      	ldr	r1, [sp, #12]
 8006ab8:	6820      	ldr	r0, [r4, #0]
 8006aba:	f000 fa9f 	bl	8006ffc <memmove>
 8006abe:	2000      	movs	r0, #0
 8006ac0:	68a3      	ldr	r3, [r4, #8]
 8006ac2:	1b9b      	subs	r3, r3, r6
 8006ac4:	60a3      	str	r3, [r4, #8]
 8006ac6:	6823      	ldr	r3, [r4, #0]
 8006ac8:	199b      	adds	r3, r3, r6
 8006aca:	6023      	str	r3, [r4, #0]
 8006acc:	b005      	add	sp, #20
 8006ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ad0:	002a      	movs	r2, r5
 8006ad2:	0038      	movs	r0, r7
 8006ad4:	f000 fac3 	bl	800705e <_realloc_r>
 8006ad8:	1e06      	subs	r6, r0, #0
 8006ada:	d1df      	bne.n	8006a9c <__ssputs_r+0x64>
 8006adc:	0038      	movs	r0, r7
 8006ade:	6921      	ldr	r1, [r4, #16]
 8006ae0:	f7ff feac 	bl	800683c <_free_r>
 8006ae4:	230c      	movs	r3, #12
 8006ae6:	2001      	movs	r0, #1
 8006ae8:	603b      	str	r3, [r7, #0]
 8006aea:	89a2      	ldrh	r2, [r4, #12]
 8006aec:	3334      	adds	r3, #52	; 0x34
 8006aee:	4313      	orrs	r3, r2
 8006af0:	81a3      	strh	r3, [r4, #12]
 8006af2:	4240      	negs	r0, r0
 8006af4:	e7ea      	b.n	8006acc <__ssputs_r+0x94>
 8006af6:	46c0      	nop			; (mov r8, r8)
 8006af8:	fffffb7f 	.word	0xfffffb7f

08006afc <_svfiprintf_r>:
 8006afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006afe:	b0a1      	sub	sp, #132	; 0x84
 8006b00:	9003      	str	r0, [sp, #12]
 8006b02:	001d      	movs	r5, r3
 8006b04:	898b      	ldrh	r3, [r1, #12]
 8006b06:	000f      	movs	r7, r1
 8006b08:	0016      	movs	r6, r2
 8006b0a:	061b      	lsls	r3, r3, #24
 8006b0c:	d511      	bpl.n	8006b32 <_svfiprintf_r+0x36>
 8006b0e:	690b      	ldr	r3, [r1, #16]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d10e      	bne.n	8006b32 <_svfiprintf_r+0x36>
 8006b14:	2140      	movs	r1, #64	; 0x40
 8006b16:	f7ff fefd 	bl	8006914 <_malloc_r>
 8006b1a:	6038      	str	r0, [r7, #0]
 8006b1c:	6138      	str	r0, [r7, #16]
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d105      	bne.n	8006b2e <_svfiprintf_r+0x32>
 8006b22:	230c      	movs	r3, #12
 8006b24:	9a03      	ldr	r2, [sp, #12]
 8006b26:	3801      	subs	r0, #1
 8006b28:	6013      	str	r3, [r2, #0]
 8006b2a:	b021      	add	sp, #132	; 0x84
 8006b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b2e:	2340      	movs	r3, #64	; 0x40
 8006b30:	617b      	str	r3, [r7, #20]
 8006b32:	2300      	movs	r3, #0
 8006b34:	ac08      	add	r4, sp, #32
 8006b36:	6163      	str	r3, [r4, #20]
 8006b38:	3320      	adds	r3, #32
 8006b3a:	7663      	strb	r3, [r4, #25]
 8006b3c:	3310      	adds	r3, #16
 8006b3e:	76a3      	strb	r3, [r4, #26]
 8006b40:	9507      	str	r5, [sp, #28]
 8006b42:	0035      	movs	r5, r6
 8006b44:	782b      	ldrb	r3, [r5, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <_svfiprintf_r+0x52>
 8006b4a:	2b25      	cmp	r3, #37	; 0x25
 8006b4c:	d148      	bne.n	8006be0 <_svfiprintf_r+0xe4>
 8006b4e:	1bab      	subs	r3, r5, r6
 8006b50:	9305      	str	r3, [sp, #20]
 8006b52:	42b5      	cmp	r5, r6
 8006b54:	d00b      	beq.n	8006b6e <_svfiprintf_r+0x72>
 8006b56:	0032      	movs	r2, r6
 8006b58:	0039      	movs	r1, r7
 8006b5a:	9803      	ldr	r0, [sp, #12]
 8006b5c:	f7ff ff6c 	bl	8006a38 <__ssputs_r>
 8006b60:	3001      	adds	r0, #1
 8006b62:	d100      	bne.n	8006b66 <_svfiprintf_r+0x6a>
 8006b64:	e0af      	b.n	8006cc6 <_svfiprintf_r+0x1ca>
 8006b66:	6963      	ldr	r3, [r4, #20]
 8006b68:	9a05      	ldr	r2, [sp, #20]
 8006b6a:	189b      	adds	r3, r3, r2
 8006b6c:	6163      	str	r3, [r4, #20]
 8006b6e:	782b      	ldrb	r3, [r5, #0]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d100      	bne.n	8006b76 <_svfiprintf_r+0x7a>
 8006b74:	e0a7      	b.n	8006cc6 <_svfiprintf_r+0x1ca>
 8006b76:	2201      	movs	r2, #1
 8006b78:	2300      	movs	r3, #0
 8006b7a:	4252      	negs	r2, r2
 8006b7c:	6062      	str	r2, [r4, #4]
 8006b7e:	a904      	add	r1, sp, #16
 8006b80:	3254      	adds	r2, #84	; 0x54
 8006b82:	1852      	adds	r2, r2, r1
 8006b84:	1c6e      	adds	r6, r5, #1
 8006b86:	6023      	str	r3, [r4, #0]
 8006b88:	60e3      	str	r3, [r4, #12]
 8006b8a:	60a3      	str	r3, [r4, #8]
 8006b8c:	7013      	strb	r3, [r2, #0]
 8006b8e:	65a3      	str	r3, [r4, #88]	; 0x58
 8006b90:	4b55      	ldr	r3, [pc, #340]	; (8006ce8 <_svfiprintf_r+0x1ec>)
 8006b92:	2205      	movs	r2, #5
 8006b94:	0018      	movs	r0, r3
 8006b96:	7831      	ldrb	r1, [r6, #0]
 8006b98:	9305      	str	r3, [sp, #20]
 8006b9a:	f000 fa55 	bl	8007048 <memchr>
 8006b9e:	1c75      	adds	r5, r6, #1
 8006ba0:	2800      	cmp	r0, #0
 8006ba2:	d11f      	bne.n	8006be4 <_svfiprintf_r+0xe8>
 8006ba4:	6822      	ldr	r2, [r4, #0]
 8006ba6:	06d3      	lsls	r3, r2, #27
 8006ba8:	d504      	bpl.n	8006bb4 <_svfiprintf_r+0xb8>
 8006baa:	2353      	movs	r3, #83	; 0x53
 8006bac:	a904      	add	r1, sp, #16
 8006bae:	185b      	adds	r3, r3, r1
 8006bb0:	2120      	movs	r1, #32
 8006bb2:	7019      	strb	r1, [r3, #0]
 8006bb4:	0713      	lsls	r3, r2, #28
 8006bb6:	d504      	bpl.n	8006bc2 <_svfiprintf_r+0xc6>
 8006bb8:	2353      	movs	r3, #83	; 0x53
 8006bba:	a904      	add	r1, sp, #16
 8006bbc:	185b      	adds	r3, r3, r1
 8006bbe:	212b      	movs	r1, #43	; 0x2b
 8006bc0:	7019      	strb	r1, [r3, #0]
 8006bc2:	7833      	ldrb	r3, [r6, #0]
 8006bc4:	2b2a      	cmp	r3, #42	; 0x2a
 8006bc6:	d016      	beq.n	8006bf6 <_svfiprintf_r+0xfa>
 8006bc8:	0035      	movs	r5, r6
 8006bca:	2100      	movs	r1, #0
 8006bcc:	200a      	movs	r0, #10
 8006bce:	68e3      	ldr	r3, [r4, #12]
 8006bd0:	782a      	ldrb	r2, [r5, #0]
 8006bd2:	1c6e      	adds	r6, r5, #1
 8006bd4:	3a30      	subs	r2, #48	; 0x30
 8006bd6:	2a09      	cmp	r2, #9
 8006bd8:	d94e      	bls.n	8006c78 <_svfiprintf_r+0x17c>
 8006bda:	2900      	cmp	r1, #0
 8006bdc:	d111      	bne.n	8006c02 <_svfiprintf_r+0x106>
 8006bde:	e017      	b.n	8006c10 <_svfiprintf_r+0x114>
 8006be0:	3501      	adds	r5, #1
 8006be2:	e7af      	b.n	8006b44 <_svfiprintf_r+0x48>
 8006be4:	9b05      	ldr	r3, [sp, #20]
 8006be6:	6822      	ldr	r2, [r4, #0]
 8006be8:	1ac0      	subs	r0, r0, r3
 8006bea:	2301      	movs	r3, #1
 8006bec:	4083      	lsls	r3, r0
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	002e      	movs	r6, r5
 8006bf2:	6023      	str	r3, [r4, #0]
 8006bf4:	e7cc      	b.n	8006b90 <_svfiprintf_r+0x94>
 8006bf6:	9b07      	ldr	r3, [sp, #28]
 8006bf8:	1d19      	adds	r1, r3, #4
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	9107      	str	r1, [sp, #28]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	db01      	blt.n	8006c06 <_svfiprintf_r+0x10a>
 8006c02:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c04:	e004      	b.n	8006c10 <_svfiprintf_r+0x114>
 8006c06:	425b      	negs	r3, r3
 8006c08:	60e3      	str	r3, [r4, #12]
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	6023      	str	r3, [r4, #0]
 8006c10:	782b      	ldrb	r3, [r5, #0]
 8006c12:	2b2e      	cmp	r3, #46	; 0x2e
 8006c14:	d10a      	bne.n	8006c2c <_svfiprintf_r+0x130>
 8006c16:	786b      	ldrb	r3, [r5, #1]
 8006c18:	2b2a      	cmp	r3, #42	; 0x2a
 8006c1a:	d135      	bne.n	8006c88 <_svfiprintf_r+0x18c>
 8006c1c:	9b07      	ldr	r3, [sp, #28]
 8006c1e:	3502      	adds	r5, #2
 8006c20:	1d1a      	adds	r2, r3, #4
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	9207      	str	r2, [sp, #28]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	db2b      	blt.n	8006c82 <_svfiprintf_r+0x186>
 8006c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c2c:	4e2f      	ldr	r6, [pc, #188]	; (8006cec <_svfiprintf_r+0x1f0>)
 8006c2e:	2203      	movs	r2, #3
 8006c30:	0030      	movs	r0, r6
 8006c32:	7829      	ldrb	r1, [r5, #0]
 8006c34:	f000 fa08 	bl	8007048 <memchr>
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	d006      	beq.n	8006c4a <_svfiprintf_r+0x14e>
 8006c3c:	2340      	movs	r3, #64	; 0x40
 8006c3e:	1b80      	subs	r0, r0, r6
 8006c40:	4083      	lsls	r3, r0
 8006c42:	6822      	ldr	r2, [r4, #0]
 8006c44:	3501      	adds	r5, #1
 8006c46:	4313      	orrs	r3, r2
 8006c48:	6023      	str	r3, [r4, #0]
 8006c4a:	7829      	ldrb	r1, [r5, #0]
 8006c4c:	2206      	movs	r2, #6
 8006c4e:	4828      	ldr	r0, [pc, #160]	; (8006cf0 <_svfiprintf_r+0x1f4>)
 8006c50:	1c6e      	adds	r6, r5, #1
 8006c52:	7621      	strb	r1, [r4, #24]
 8006c54:	f000 f9f8 	bl	8007048 <memchr>
 8006c58:	2800      	cmp	r0, #0
 8006c5a:	d03c      	beq.n	8006cd6 <_svfiprintf_r+0x1da>
 8006c5c:	4b25      	ldr	r3, [pc, #148]	; (8006cf4 <_svfiprintf_r+0x1f8>)
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d125      	bne.n	8006cae <_svfiprintf_r+0x1b2>
 8006c62:	2207      	movs	r2, #7
 8006c64:	9b07      	ldr	r3, [sp, #28]
 8006c66:	3307      	adds	r3, #7
 8006c68:	4393      	bics	r3, r2
 8006c6a:	3308      	adds	r3, #8
 8006c6c:	9307      	str	r3, [sp, #28]
 8006c6e:	6963      	ldr	r3, [r4, #20]
 8006c70:	9a04      	ldr	r2, [sp, #16]
 8006c72:	189b      	adds	r3, r3, r2
 8006c74:	6163      	str	r3, [r4, #20]
 8006c76:	e764      	b.n	8006b42 <_svfiprintf_r+0x46>
 8006c78:	4343      	muls	r3, r0
 8006c7a:	0035      	movs	r5, r6
 8006c7c:	2101      	movs	r1, #1
 8006c7e:	189b      	adds	r3, r3, r2
 8006c80:	e7a6      	b.n	8006bd0 <_svfiprintf_r+0xd4>
 8006c82:	2301      	movs	r3, #1
 8006c84:	425b      	negs	r3, r3
 8006c86:	e7d0      	b.n	8006c2a <_svfiprintf_r+0x12e>
 8006c88:	2300      	movs	r3, #0
 8006c8a:	200a      	movs	r0, #10
 8006c8c:	001a      	movs	r2, r3
 8006c8e:	3501      	adds	r5, #1
 8006c90:	6063      	str	r3, [r4, #4]
 8006c92:	7829      	ldrb	r1, [r5, #0]
 8006c94:	1c6e      	adds	r6, r5, #1
 8006c96:	3930      	subs	r1, #48	; 0x30
 8006c98:	2909      	cmp	r1, #9
 8006c9a:	d903      	bls.n	8006ca4 <_svfiprintf_r+0x1a8>
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d0c5      	beq.n	8006c2c <_svfiprintf_r+0x130>
 8006ca0:	9209      	str	r2, [sp, #36]	; 0x24
 8006ca2:	e7c3      	b.n	8006c2c <_svfiprintf_r+0x130>
 8006ca4:	4342      	muls	r2, r0
 8006ca6:	0035      	movs	r5, r6
 8006ca8:	2301      	movs	r3, #1
 8006caa:	1852      	adds	r2, r2, r1
 8006cac:	e7f1      	b.n	8006c92 <_svfiprintf_r+0x196>
 8006cae:	aa07      	add	r2, sp, #28
 8006cb0:	9200      	str	r2, [sp, #0]
 8006cb2:	0021      	movs	r1, r4
 8006cb4:	003a      	movs	r2, r7
 8006cb6:	4b10      	ldr	r3, [pc, #64]	; (8006cf8 <_svfiprintf_r+0x1fc>)
 8006cb8:	9803      	ldr	r0, [sp, #12]
 8006cba:	e000      	b.n	8006cbe <_svfiprintf_r+0x1c2>
 8006cbc:	bf00      	nop
 8006cbe:	9004      	str	r0, [sp, #16]
 8006cc0:	9b04      	ldr	r3, [sp, #16]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	d1d3      	bne.n	8006c6e <_svfiprintf_r+0x172>
 8006cc6:	89bb      	ldrh	r3, [r7, #12]
 8006cc8:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006cca:	065b      	lsls	r3, r3, #25
 8006ccc:	d400      	bmi.n	8006cd0 <_svfiprintf_r+0x1d4>
 8006cce:	e72c      	b.n	8006b2a <_svfiprintf_r+0x2e>
 8006cd0:	2001      	movs	r0, #1
 8006cd2:	4240      	negs	r0, r0
 8006cd4:	e729      	b.n	8006b2a <_svfiprintf_r+0x2e>
 8006cd6:	aa07      	add	r2, sp, #28
 8006cd8:	9200      	str	r2, [sp, #0]
 8006cda:	0021      	movs	r1, r4
 8006cdc:	003a      	movs	r2, r7
 8006cde:	4b06      	ldr	r3, [pc, #24]	; (8006cf8 <_svfiprintf_r+0x1fc>)
 8006ce0:	9803      	ldr	r0, [sp, #12]
 8006ce2:	f000 f87b 	bl	8006ddc <_printf_i>
 8006ce6:	e7ea      	b.n	8006cbe <_svfiprintf_r+0x1c2>
 8006ce8:	080089e4 	.word	0x080089e4
 8006cec:	080089ea 	.word	0x080089ea
 8006cf0:	080089ee 	.word	0x080089ee
 8006cf4:	00000000 	.word	0x00000000
 8006cf8:	08006a39 	.word	0x08006a39

08006cfc <_printf_common>:
 8006cfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cfe:	0016      	movs	r6, r2
 8006d00:	9301      	str	r3, [sp, #4]
 8006d02:	688a      	ldr	r2, [r1, #8]
 8006d04:	690b      	ldr	r3, [r1, #16]
 8006d06:	000c      	movs	r4, r1
 8006d08:	9000      	str	r0, [sp, #0]
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	da00      	bge.n	8006d10 <_printf_common+0x14>
 8006d0e:	0013      	movs	r3, r2
 8006d10:	0022      	movs	r2, r4
 8006d12:	6033      	str	r3, [r6, #0]
 8006d14:	3243      	adds	r2, #67	; 0x43
 8006d16:	7812      	ldrb	r2, [r2, #0]
 8006d18:	2a00      	cmp	r2, #0
 8006d1a:	d001      	beq.n	8006d20 <_printf_common+0x24>
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	6033      	str	r3, [r6, #0]
 8006d20:	6823      	ldr	r3, [r4, #0]
 8006d22:	069b      	lsls	r3, r3, #26
 8006d24:	d502      	bpl.n	8006d2c <_printf_common+0x30>
 8006d26:	6833      	ldr	r3, [r6, #0]
 8006d28:	3302      	adds	r3, #2
 8006d2a:	6033      	str	r3, [r6, #0]
 8006d2c:	6822      	ldr	r2, [r4, #0]
 8006d2e:	2306      	movs	r3, #6
 8006d30:	0015      	movs	r5, r2
 8006d32:	401d      	ands	r5, r3
 8006d34:	421a      	tst	r2, r3
 8006d36:	d027      	beq.n	8006d88 <_printf_common+0x8c>
 8006d38:	0023      	movs	r3, r4
 8006d3a:	3343      	adds	r3, #67	; 0x43
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	1e5a      	subs	r2, r3, #1
 8006d40:	4193      	sbcs	r3, r2
 8006d42:	6822      	ldr	r2, [r4, #0]
 8006d44:	0692      	lsls	r2, r2, #26
 8006d46:	d430      	bmi.n	8006daa <_printf_common+0xae>
 8006d48:	0022      	movs	r2, r4
 8006d4a:	9901      	ldr	r1, [sp, #4]
 8006d4c:	9800      	ldr	r0, [sp, #0]
 8006d4e:	9d08      	ldr	r5, [sp, #32]
 8006d50:	3243      	adds	r2, #67	; 0x43
 8006d52:	47a8      	blx	r5
 8006d54:	3001      	adds	r0, #1
 8006d56:	d025      	beq.n	8006da4 <_printf_common+0xa8>
 8006d58:	2206      	movs	r2, #6
 8006d5a:	6823      	ldr	r3, [r4, #0]
 8006d5c:	2500      	movs	r5, #0
 8006d5e:	4013      	ands	r3, r2
 8006d60:	2b04      	cmp	r3, #4
 8006d62:	d105      	bne.n	8006d70 <_printf_common+0x74>
 8006d64:	6833      	ldr	r3, [r6, #0]
 8006d66:	68e5      	ldr	r5, [r4, #12]
 8006d68:	1aed      	subs	r5, r5, r3
 8006d6a:	43eb      	mvns	r3, r5
 8006d6c:	17db      	asrs	r3, r3, #31
 8006d6e:	401d      	ands	r5, r3
 8006d70:	68a3      	ldr	r3, [r4, #8]
 8006d72:	6922      	ldr	r2, [r4, #16]
 8006d74:	4293      	cmp	r3, r2
 8006d76:	dd01      	ble.n	8006d7c <_printf_common+0x80>
 8006d78:	1a9b      	subs	r3, r3, r2
 8006d7a:	18ed      	adds	r5, r5, r3
 8006d7c:	2600      	movs	r6, #0
 8006d7e:	42b5      	cmp	r5, r6
 8006d80:	d120      	bne.n	8006dc4 <_printf_common+0xc8>
 8006d82:	2000      	movs	r0, #0
 8006d84:	e010      	b.n	8006da8 <_printf_common+0xac>
 8006d86:	3501      	adds	r5, #1
 8006d88:	68e3      	ldr	r3, [r4, #12]
 8006d8a:	6832      	ldr	r2, [r6, #0]
 8006d8c:	1a9b      	subs	r3, r3, r2
 8006d8e:	42ab      	cmp	r3, r5
 8006d90:	ddd2      	ble.n	8006d38 <_printf_common+0x3c>
 8006d92:	0022      	movs	r2, r4
 8006d94:	2301      	movs	r3, #1
 8006d96:	9901      	ldr	r1, [sp, #4]
 8006d98:	9800      	ldr	r0, [sp, #0]
 8006d9a:	9f08      	ldr	r7, [sp, #32]
 8006d9c:	3219      	adds	r2, #25
 8006d9e:	47b8      	blx	r7
 8006da0:	3001      	adds	r0, #1
 8006da2:	d1f0      	bne.n	8006d86 <_printf_common+0x8a>
 8006da4:	2001      	movs	r0, #1
 8006da6:	4240      	negs	r0, r0
 8006da8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006daa:	2030      	movs	r0, #48	; 0x30
 8006dac:	18e1      	adds	r1, r4, r3
 8006dae:	3143      	adds	r1, #67	; 0x43
 8006db0:	7008      	strb	r0, [r1, #0]
 8006db2:	0021      	movs	r1, r4
 8006db4:	1c5a      	adds	r2, r3, #1
 8006db6:	3145      	adds	r1, #69	; 0x45
 8006db8:	7809      	ldrb	r1, [r1, #0]
 8006dba:	18a2      	adds	r2, r4, r2
 8006dbc:	3243      	adds	r2, #67	; 0x43
 8006dbe:	3302      	adds	r3, #2
 8006dc0:	7011      	strb	r1, [r2, #0]
 8006dc2:	e7c1      	b.n	8006d48 <_printf_common+0x4c>
 8006dc4:	0022      	movs	r2, r4
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	9901      	ldr	r1, [sp, #4]
 8006dca:	9800      	ldr	r0, [sp, #0]
 8006dcc:	9f08      	ldr	r7, [sp, #32]
 8006dce:	321a      	adds	r2, #26
 8006dd0:	47b8      	blx	r7
 8006dd2:	3001      	adds	r0, #1
 8006dd4:	d0e6      	beq.n	8006da4 <_printf_common+0xa8>
 8006dd6:	3601      	adds	r6, #1
 8006dd8:	e7d1      	b.n	8006d7e <_printf_common+0x82>
	...

08006ddc <_printf_i>:
 8006ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dde:	b08b      	sub	sp, #44	; 0x2c
 8006de0:	9206      	str	r2, [sp, #24]
 8006de2:	000a      	movs	r2, r1
 8006de4:	3243      	adds	r2, #67	; 0x43
 8006de6:	9307      	str	r3, [sp, #28]
 8006de8:	9005      	str	r0, [sp, #20]
 8006dea:	9204      	str	r2, [sp, #16]
 8006dec:	7e0a      	ldrb	r2, [r1, #24]
 8006dee:	000c      	movs	r4, r1
 8006df0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006df2:	2a78      	cmp	r2, #120	; 0x78
 8006df4:	d809      	bhi.n	8006e0a <_printf_i+0x2e>
 8006df6:	2a62      	cmp	r2, #98	; 0x62
 8006df8:	d80b      	bhi.n	8006e12 <_printf_i+0x36>
 8006dfa:	2a00      	cmp	r2, #0
 8006dfc:	d100      	bne.n	8006e00 <_printf_i+0x24>
 8006dfe:	e0be      	b.n	8006f7e <_printf_i+0x1a2>
 8006e00:	497c      	ldr	r1, [pc, #496]	; (8006ff4 <_printf_i+0x218>)
 8006e02:	9103      	str	r1, [sp, #12]
 8006e04:	2a58      	cmp	r2, #88	; 0x58
 8006e06:	d100      	bne.n	8006e0a <_printf_i+0x2e>
 8006e08:	e093      	b.n	8006f32 <_printf_i+0x156>
 8006e0a:	0026      	movs	r6, r4
 8006e0c:	3642      	adds	r6, #66	; 0x42
 8006e0e:	7032      	strb	r2, [r6, #0]
 8006e10:	e022      	b.n	8006e58 <_printf_i+0x7c>
 8006e12:	0010      	movs	r0, r2
 8006e14:	3863      	subs	r0, #99	; 0x63
 8006e16:	2815      	cmp	r0, #21
 8006e18:	d8f7      	bhi.n	8006e0a <_printf_i+0x2e>
 8006e1a:	f7f9 f97b 	bl	8000114 <__gnu_thumb1_case_shi>
 8006e1e:	0016      	.short	0x0016
 8006e20:	fff6001f 	.word	0xfff6001f
 8006e24:	fff6fff6 	.word	0xfff6fff6
 8006e28:	001ffff6 	.word	0x001ffff6
 8006e2c:	fff6fff6 	.word	0xfff6fff6
 8006e30:	fff6fff6 	.word	0xfff6fff6
 8006e34:	003600a3 	.word	0x003600a3
 8006e38:	fff60083 	.word	0xfff60083
 8006e3c:	00b4fff6 	.word	0x00b4fff6
 8006e40:	0036fff6 	.word	0x0036fff6
 8006e44:	fff6fff6 	.word	0xfff6fff6
 8006e48:	0087      	.short	0x0087
 8006e4a:	0026      	movs	r6, r4
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	3642      	adds	r6, #66	; 0x42
 8006e50:	1d11      	adds	r1, r2, #4
 8006e52:	6019      	str	r1, [r3, #0]
 8006e54:	6813      	ldr	r3, [r2, #0]
 8006e56:	7033      	strb	r3, [r6, #0]
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e0a2      	b.n	8006fa2 <_printf_i+0x1c6>
 8006e5c:	6818      	ldr	r0, [r3, #0]
 8006e5e:	6809      	ldr	r1, [r1, #0]
 8006e60:	1d02      	adds	r2, r0, #4
 8006e62:	060d      	lsls	r5, r1, #24
 8006e64:	d50b      	bpl.n	8006e7e <_printf_i+0xa2>
 8006e66:	6805      	ldr	r5, [r0, #0]
 8006e68:	601a      	str	r2, [r3, #0]
 8006e6a:	2d00      	cmp	r5, #0
 8006e6c:	da03      	bge.n	8006e76 <_printf_i+0x9a>
 8006e6e:	232d      	movs	r3, #45	; 0x2d
 8006e70:	9a04      	ldr	r2, [sp, #16]
 8006e72:	426d      	negs	r5, r5
 8006e74:	7013      	strb	r3, [r2, #0]
 8006e76:	4b5f      	ldr	r3, [pc, #380]	; (8006ff4 <_printf_i+0x218>)
 8006e78:	270a      	movs	r7, #10
 8006e7a:	9303      	str	r3, [sp, #12]
 8006e7c:	e01b      	b.n	8006eb6 <_printf_i+0xda>
 8006e7e:	6805      	ldr	r5, [r0, #0]
 8006e80:	601a      	str	r2, [r3, #0]
 8006e82:	0649      	lsls	r1, r1, #25
 8006e84:	d5f1      	bpl.n	8006e6a <_printf_i+0x8e>
 8006e86:	b22d      	sxth	r5, r5
 8006e88:	e7ef      	b.n	8006e6a <_printf_i+0x8e>
 8006e8a:	680d      	ldr	r5, [r1, #0]
 8006e8c:	6819      	ldr	r1, [r3, #0]
 8006e8e:	1d08      	adds	r0, r1, #4
 8006e90:	6018      	str	r0, [r3, #0]
 8006e92:	062e      	lsls	r6, r5, #24
 8006e94:	d501      	bpl.n	8006e9a <_printf_i+0xbe>
 8006e96:	680d      	ldr	r5, [r1, #0]
 8006e98:	e003      	b.n	8006ea2 <_printf_i+0xc6>
 8006e9a:	066d      	lsls	r5, r5, #25
 8006e9c:	d5fb      	bpl.n	8006e96 <_printf_i+0xba>
 8006e9e:	680d      	ldr	r5, [r1, #0]
 8006ea0:	b2ad      	uxth	r5, r5
 8006ea2:	4b54      	ldr	r3, [pc, #336]	; (8006ff4 <_printf_i+0x218>)
 8006ea4:	2708      	movs	r7, #8
 8006ea6:	9303      	str	r3, [sp, #12]
 8006ea8:	2a6f      	cmp	r2, #111	; 0x6f
 8006eaa:	d000      	beq.n	8006eae <_printf_i+0xd2>
 8006eac:	3702      	adds	r7, #2
 8006eae:	0023      	movs	r3, r4
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	3343      	adds	r3, #67	; 0x43
 8006eb4:	701a      	strb	r2, [r3, #0]
 8006eb6:	6863      	ldr	r3, [r4, #4]
 8006eb8:	60a3      	str	r3, [r4, #8]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	db03      	blt.n	8006ec6 <_printf_i+0xea>
 8006ebe:	2104      	movs	r1, #4
 8006ec0:	6822      	ldr	r2, [r4, #0]
 8006ec2:	438a      	bics	r2, r1
 8006ec4:	6022      	str	r2, [r4, #0]
 8006ec6:	2d00      	cmp	r5, #0
 8006ec8:	d102      	bne.n	8006ed0 <_printf_i+0xf4>
 8006eca:	9e04      	ldr	r6, [sp, #16]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d00c      	beq.n	8006eea <_printf_i+0x10e>
 8006ed0:	9e04      	ldr	r6, [sp, #16]
 8006ed2:	0028      	movs	r0, r5
 8006ed4:	0039      	movs	r1, r7
 8006ed6:	f7f9 f9ad 	bl	8000234 <__aeabi_uidivmod>
 8006eda:	9b03      	ldr	r3, [sp, #12]
 8006edc:	3e01      	subs	r6, #1
 8006ede:	5c5b      	ldrb	r3, [r3, r1]
 8006ee0:	7033      	strb	r3, [r6, #0]
 8006ee2:	002b      	movs	r3, r5
 8006ee4:	0005      	movs	r5, r0
 8006ee6:	429f      	cmp	r7, r3
 8006ee8:	d9f3      	bls.n	8006ed2 <_printf_i+0xf6>
 8006eea:	2f08      	cmp	r7, #8
 8006eec:	d109      	bne.n	8006f02 <_printf_i+0x126>
 8006eee:	6823      	ldr	r3, [r4, #0]
 8006ef0:	07db      	lsls	r3, r3, #31
 8006ef2:	d506      	bpl.n	8006f02 <_printf_i+0x126>
 8006ef4:	6862      	ldr	r2, [r4, #4]
 8006ef6:	6923      	ldr	r3, [r4, #16]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	dc02      	bgt.n	8006f02 <_printf_i+0x126>
 8006efc:	2330      	movs	r3, #48	; 0x30
 8006efe:	3e01      	subs	r6, #1
 8006f00:	7033      	strb	r3, [r6, #0]
 8006f02:	9b04      	ldr	r3, [sp, #16]
 8006f04:	1b9b      	subs	r3, r3, r6
 8006f06:	6123      	str	r3, [r4, #16]
 8006f08:	9b07      	ldr	r3, [sp, #28]
 8006f0a:	0021      	movs	r1, r4
 8006f0c:	9300      	str	r3, [sp, #0]
 8006f0e:	9805      	ldr	r0, [sp, #20]
 8006f10:	9b06      	ldr	r3, [sp, #24]
 8006f12:	aa09      	add	r2, sp, #36	; 0x24
 8006f14:	f7ff fef2 	bl	8006cfc <_printf_common>
 8006f18:	3001      	adds	r0, #1
 8006f1a:	d147      	bne.n	8006fac <_printf_i+0x1d0>
 8006f1c:	2001      	movs	r0, #1
 8006f1e:	4240      	negs	r0, r0
 8006f20:	b00b      	add	sp, #44	; 0x2c
 8006f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f24:	2220      	movs	r2, #32
 8006f26:	6809      	ldr	r1, [r1, #0]
 8006f28:	430a      	orrs	r2, r1
 8006f2a:	6022      	str	r2, [r4, #0]
 8006f2c:	2278      	movs	r2, #120	; 0x78
 8006f2e:	4932      	ldr	r1, [pc, #200]	; (8006ff8 <_printf_i+0x21c>)
 8006f30:	9103      	str	r1, [sp, #12]
 8006f32:	0021      	movs	r1, r4
 8006f34:	3145      	adds	r1, #69	; 0x45
 8006f36:	700a      	strb	r2, [r1, #0]
 8006f38:	6819      	ldr	r1, [r3, #0]
 8006f3a:	6822      	ldr	r2, [r4, #0]
 8006f3c:	c920      	ldmia	r1!, {r5}
 8006f3e:	0610      	lsls	r0, r2, #24
 8006f40:	d402      	bmi.n	8006f48 <_printf_i+0x16c>
 8006f42:	0650      	lsls	r0, r2, #25
 8006f44:	d500      	bpl.n	8006f48 <_printf_i+0x16c>
 8006f46:	b2ad      	uxth	r5, r5
 8006f48:	6019      	str	r1, [r3, #0]
 8006f4a:	07d3      	lsls	r3, r2, #31
 8006f4c:	d502      	bpl.n	8006f54 <_printf_i+0x178>
 8006f4e:	2320      	movs	r3, #32
 8006f50:	4313      	orrs	r3, r2
 8006f52:	6023      	str	r3, [r4, #0]
 8006f54:	2710      	movs	r7, #16
 8006f56:	2d00      	cmp	r5, #0
 8006f58:	d1a9      	bne.n	8006eae <_printf_i+0xd2>
 8006f5a:	2220      	movs	r2, #32
 8006f5c:	6823      	ldr	r3, [r4, #0]
 8006f5e:	4393      	bics	r3, r2
 8006f60:	6023      	str	r3, [r4, #0]
 8006f62:	e7a4      	b.n	8006eae <_printf_i+0xd2>
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	680d      	ldr	r5, [r1, #0]
 8006f68:	1d10      	adds	r0, r2, #4
 8006f6a:	6949      	ldr	r1, [r1, #20]
 8006f6c:	6018      	str	r0, [r3, #0]
 8006f6e:	6813      	ldr	r3, [r2, #0]
 8006f70:	062e      	lsls	r6, r5, #24
 8006f72:	d501      	bpl.n	8006f78 <_printf_i+0x19c>
 8006f74:	6019      	str	r1, [r3, #0]
 8006f76:	e002      	b.n	8006f7e <_printf_i+0x1a2>
 8006f78:	066d      	lsls	r5, r5, #25
 8006f7a:	d5fb      	bpl.n	8006f74 <_printf_i+0x198>
 8006f7c:	8019      	strh	r1, [r3, #0]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	9e04      	ldr	r6, [sp, #16]
 8006f82:	6123      	str	r3, [r4, #16]
 8006f84:	e7c0      	b.n	8006f08 <_printf_i+0x12c>
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	1d11      	adds	r1, r2, #4
 8006f8a:	6019      	str	r1, [r3, #0]
 8006f8c:	6816      	ldr	r6, [r2, #0]
 8006f8e:	2100      	movs	r1, #0
 8006f90:	0030      	movs	r0, r6
 8006f92:	6862      	ldr	r2, [r4, #4]
 8006f94:	f000 f858 	bl	8007048 <memchr>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	d001      	beq.n	8006fa0 <_printf_i+0x1c4>
 8006f9c:	1b80      	subs	r0, r0, r6
 8006f9e:	6060      	str	r0, [r4, #4]
 8006fa0:	6863      	ldr	r3, [r4, #4]
 8006fa2:	6123      	str	r3, [r4, #16]
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	9a04      	ldr	r2, [sp, #16]
 8006fa8:	7013      	strb	r3, [r2, #0]
 8006faa:	e7ad      	b.n	8006f08 <_printf_i+0x12c>
 8006fac:	0032      	movs	r2, r6
 8006fae:	6923      	ldr	r3, [r4, #16]
 8006fb0:	9906      	ldr	r1, [sp, #24]
 8006fb2:	9805      	ldr	r0, [sp, #20]
 8006fb4:	9d07      	ldr	r5, [sp, #28]
 8006fb6:	47a8      	blx	r5
 8006fb8:	3001      	adds	r0, #1
 8006fba:	d0af      	beq.n	8006f1c <_printf_i+0x140>
 8006fbc:	6823      	ldr	r3, [r4, #0]
 8006fbe:	079b      	lsls	r3, r3, #30
 8006fc0:	d415      	bmi.n	8006fee <_printf_i+0x212>
 8006fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fc4:	68e0      	ldr	r0, [r4, #12]
 8006fc6:	4298      	cmp	r0, r3
 8006fc8:	daaa      	bge.n	8006f20 <_printf_i+0x144>
 8006fca:	0018      	movs	r0, r3
 8006fcc:	e7a8      	b.n	8006f20 <_printf_i+0x144>
 8006fce:	0022      	movs	r2, r4
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	9906      	ldr	r1, [sp, #24]
 8006fd4:	9805      	ldr	r0, [sp, #20]
 8006fd6:	9e07      	ldr	r6, [sp, #28]
 8006fd8:	3219      	adds	r2, #25
 8006fda:	47b0      	blx	r6
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d09d      	beq.n	8006f1c <_printf_i+0x140>
 8006fe0:	3501      	adds	r5, #1
 8006fe2:	68e3      	ldr	r3, [r4, #12]
 8006fe4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fe6:	1a9b      	subs	r3, r3, r2
 8006fe8:	42ab      	cmp	r3, r5
 8006fea:	dcf0      	bgt.n	8006fce <_printf_i+0x1f2>
 8006fec:	e7e9      	b.n	8006fc2 <_printf_i+0x1e6>
 8006fee:	2500      	movs	r5, #0
 8006ff0:	e7f7      	b.n	8006fe2 <_printf_i+0x206>
 8006ff2:	46c0      	nop			; (mov r8, r8)
 8006ff4:	080089f5 	.word	0x080089f5
 8006ff8:	08008a06 	.word	0x08008a06

08006ffc <memmove>:
 8006ffc:	b510      	push	{r4, lr}
 8006ffe:	4288      	cmp	r0, r1
 8007000:	d902      	bls.n	8007008 <memmove+0xc>
 8007002:	188b      	adds	r3, r1, r2
 8007004:	4298      	cmp	r0, r3
 8007006:	d303      	bcc.n	8007010 <memmove+0x14>
 8007008:	2300      	movs	r3, #0
 800700a:	e007      	b.n	800701c <memmove+0x20>
 800700c:	5c8b      	ldrb	r3, [r1, r2]
 800700e:	5483      	strb	r3, [r0, r2]
 8007010:	3a01      	subs	r2, #1
 8007012:	d2fb      	bcs.n	800700c <memmove+0x10>
 8007014:	bd10      	pop	{r4, pc}
 8007016:	5ccc      	ldrb	r4, [r1, r3]
 8007018:	54c4      	strb	r4, [r0, r3]
 800701a:	3301      	adds	r3, #1
 800701c:	429a      	cmp	r2, r3
 800701e:	d1fa      	bne.n	8007016 <memmove+0x1a>
 8007020:	e7f8      	b.n	8007014 <memmove+0x18>
	...

08007024 <_sbrk_r>:
 8007024:	2300      	movs	r3, #0
 8007026:	b570      	push	{r4, r5, r6, lr}
 8007028:	4d06      	ldr	r5, [pc, #24]	; (8007044 <_sbrk_r+0x20>)
 800702a:	0004      	movs	r4, r0
 800702c:	0008      	movs	r0, r1
 800702e:	602b      	str	r3, [r5, #0]
 8007030:	f7fb fc52 	bl	80028d8 <_sbrk>
 8007034:	1c43      	adds	r3, r0, #1
 8007036:	d103      	bne.n	8007040 <_sbrk_r+0x1c>
 8007038:	682b      	ldr	r3, [r5, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d000      	beq.n	8007040 <_sbrk_r+0x1c>
 800703e:	6023      	str	r3, [r4, #0]
 8007040:	bd70      	pop	{r4, r5, r6, pc}
 8007042:	46c0      	nop			; (mov r8, r8)
 8007044:	200004cc 	.word	0x200004cc

08007048 <memchr>:
 8007048:	b2c9      	uxtb	r1, r1
 800704a:	1882      	adds	r2, r0, r2
 800704c:	4290      	cmp	r0, r2
 800704e:	d101      	bne.n	8007054 <memchr+0xc>
 8007050:	2000      	movs	r0, #0
 8007052:	4770      	bx	lr
 8007054:	7803      	ldrb	r3, [r0, #0]
 8007056:	428b      	cmp	r3, r1
 8007058:	d0fb      	beq.n	8007052 <memchr+0xa>
 800705a:	3001      	adds	r0, #1
 800705c:	e7f6      	b.n	800704c <memchr+0x4>

0800705e <_realloc_r>:
 800705e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007060:	0007      	movs	r7, r0
 8007062:	000e      	movs	r6, r1
 8007064:	0014      	movs	r4, r2
 8007066:	2900      	cmp	r1, #0
 8007068:	d105      	bne.n	8007076 <_realloc_r+0x18>
 800706a:	0011      	movs	r1, r2
 800706c:	f7ff fc52 	bl	8006914 <_malloc_r>
 8007070:	0005      	movs	r5, r0
 8007072:	0028      	movs	r0, r5
 8007074:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007076:	2a00      	cmp	r2, #0
 8007078:	d103      	bne.n	8007082 <_realloc_r+0x24>
 800707a:	f7ff fbdf 	bl	800683c <_free_r>
 800707e:	0025      	movs	r5, r4
 8007080:	e7f7      	b.n	8007072 <_realloc_r+0x14>
 8007082:	f000 f81b 	bl	80070bc <_malloc_usable_size_r>
 8007086:	9001      	str	r0, [sp, #4]
 8007088:	4284      	cmp	r4, r0
 800708a:	d803      	bhi.n	8007094 <_realloc_r+0x36>
 800708c:	0035      	movs	r5, r6
 800708e:	0843      	lsrs	r3, r0, #1
 8007090:	42a3      	cmp	r3, r4
 8007092:	d3ee      	bcc.n	8007072 <_realloc_r+0x14>
 8007094:	0021      	movs	r1, r4
 8007096:	0038      	movs	r0, r7
 8007098:	f7ff fc3c 	bl	8006914 <_malloc_r>
 800709c:	1e05      	subs	r5, r0, #0
 800709e:	d0e8      	beq.n	8007072 <_realloc_r+0x14>
 80070a0:	9b01      	ldr	r3, [sp, #4]
 80070a2:	0022      	movs	r2, r4
 80070a4:	429c      	cmp	r4, r3
 80070a6:	d900      	bls.n	80070aa <_realloc_r+0x4c>
 80070a8:	001a      	movs	r2, r3
 80070aa:	0031      	movs	r1, r6
 80070ac:	0028      	movs	r0, r5
 80070ae:	f7ff fbbb 	bl	8006828 <memcpy>
 80070b2:	0031      	movs	r1, r6
 80070b4:	0038      	movs	r0, r7
 80070b6:	f7ff fbc1 	bl	800683c <_free_r>
 80070ba:	e7da      	b.n	8007072 <_realloc_r+0x14>

080070bc <_malloc_usable_size_r>:
 80070bc:	1f0b      	subs	r3, r1, #4
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	1f18      	subs	r0, r3, #4
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	da01      	bge.n	80070ca <_malloc_usable_size_r+0xe>
 80070c6:	580b      	ldr	r3, [r1, r0]
 80070c8:	18c0      	adds	r0, r0, r3
 80070ca:	4770      	bx	lr

080070cc <_init>:
 80070cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ce:	46c0      	nop			; (mov r8, r8)
 80070d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070d2:	bc08      	pop	{r3}
 80070d4:	469e      	mov	lr, r3
 80070d6:	4770      	bx	lr

080070d8 <_fini>:
 80070d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070da:	46c0      	nop			; (mov r8, r8)
 80070dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070de:	bc08      	pop	{r3}
 80070e0:	469e      	mov	lr, r3
 80070e2:	4770      	bx	lr
