

================================================================
== Vivado HLS Report for 'Dilate'
================================================================
* Date:           Sat Jul 25 15:33:00 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.500|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  144|  2083936|  144|  2083936|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1       |    2|        2|          1|          -|          -|          3|    no    |
        |- loop_height  |  140|  2083932| 14 ~ 1926 |          -|          -| 10 ~ 1082 |    no    |
        | + loop_width  |   11|     1923|          3|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|    1710|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        0|     234|
|Memory               |        9|      -|        0|       0|
|Multiplexer          |        -|      -|        -|     240|
|Register             |        -|      -|      491|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        9|      0|      491|    2184|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------+----------------------+---------+-------+---+----+
    |hls_sobel_mux_32_kbM_U91   |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U92   |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U93   |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U94   |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U95   |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U96   |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U97   |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U98   |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U99   |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U100  |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U101  |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U102  |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U103  |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U104  |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U105  |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U106  |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U107  |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    |hls_sobel_mux_32_kbM_U108  |hls_sobel_mux_32_kbM  |        0|      0|  0|  13|
    +---------------------------+----------------------+---------+-------+---+----+
    |Total                      |                      |        0|      0|  0| 234|
    +---------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        9|  0|   0| 17280|   72|     9|       138240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_884_p2                |     +    |      0|  0|  39|           2|          32|
    |i_V_fu_618_p2                      |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_862_p2                      |     +    |      0|  0|  39|          32|           1|
    |p_assign_17_0_1_fu_714_p2          |     +    |      0|  0|  39|           3|          32|
    |p_assign_17_0_2_fu_760_p2          |     +    |      0|  0|  39|           3|          32|
    |p_neg466_i_i_fu_608_p2             |     +    |      0|  0|  39|          32|           2|
    |tmp_37_fu_581_p2                   |     +    |      0|  0|   9|           2|           1|
    |tmp_45_fu_593_p2                   |     +    |      0|  0|  39|          32|           2|
    |tmp_46_fu_598_p2                   |     +    |      0|  0|  39|          32|           2|
    |tmp_47_fu_603_p2                   |     +    |      0|  0|  39|          32|           2|
    |tmp_53_fu_668_p2                   |     +    |      0|  0|  39|           2|          32|
    |col_assign_6_fu_938_p2             |     -    |      0|  0|  39|          32|          32|
    |row_assign_19_0_1_fu_831_p2        |     -    |      0|  0|  39|          32|          32|
    |row_assign_19_0_2_fu_848_p2        |     -    |      0|  0|  39|          32|          32|
    |row_assign_s_fu_814_p2             |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1314                  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op189_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op190_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op193_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op195_store_state5    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i498_i_i_fu_909_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_965_p2              |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_0_1_fu_739_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_0_2_fu_785_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_fu_693_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond461_i_i_fu_857_p2          |   icmp   |      0|  0|  20|          32|          32|
    |exitcond462_i_i_fu_613_p2          |   icmp   |      0|  0|  20|          32|          32|
    |icmp3_fu_878_p2                    |   icmp   |      0|  0|  20|          31|           1|
    |icmp_fu_645_p2                     |   icmp   |      0|  0|  20|          31|           1|
    |tmp_338_0_2_fu_657_p2              |   icmp   |      0|  0|  20|          32|           1|
    |tmp_365_0_1_fu_734_p2              |   icmp   |      0|  0|  20|          32|          32|
    |tmp_365_0_2_fu_780_p2              |   icmp   |      0|  0|  20|          32|          32|
    |tmp_384_0_0_1_fu_1114_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_0_0_2_fu_1128_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_0_1_1_fu_1156_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_0_1_2_fu_1170_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_0_1_fu_1142_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_0_2_1_fu_1708_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_0_2_2_fu_1722_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_0_2_fu_1696_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_1_0_1_fu_1328_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_1_0_2_fu_1342_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_1_1_1_fu_1370_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_1_1_2_fu_1384_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_1_1_fu_1356_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_1_2_1_fu_1753_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_1_2_2_fu_1767_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_1_2_fu_1741_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_2_0_1_fu_1542_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_2_0_2_fu_1556_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_2_1_1_fu_1584_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_2_1_2_fu_1598_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_2_1_fu_1570_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_2_2_1_fu_1798_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_2_2_2_fu_1812_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_384_2_2_fu_1786_p2             |   icmp   |      0|  0|  11|           8|           8|
    |tmp_38_fu_587_p2                   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_48_fu_624_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |tmp_51_fu_651_p2                   |   icmp   |      0|  0|  20|          32|           1|
    |tmp_52_fu_663_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |tmp_55_fu_688_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |tmp_59_fu_904_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_943_p2                  |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_990_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_1008_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_1026_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_0_0_fu_1204_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_1_0_fu_1222_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_2_0_fu_1240_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_0_0_fu_1418_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_1_0_fu_1436_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_2_0_fu_1454_p3       |  select  |      0|  0|   8|           1|           8|
    |p_assign_18_0_1_fu_753_p3          |  select  |      0|  0|  32|           1|           1|
    |p_assign_18_0_2_fu_799_p3          |  select  |      0|  0|  32|           1|           1|
    |p_assign_1_fu_707_p3               |  select  |      0|  0|  32|           1|           1|
    |p_assign_s_fu_923_p3               |  select  |      0|  0|  32|           1|           1|
    |p_dst_data_stream_0_V_din          |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_1_V_din          |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_2_V_din          |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_37_fu_1059_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_38_fu_1077_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_39_fu_1095_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_37_fu_1273_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_38_fu_1291_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_39_fu_1309_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_40_fu_1487_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_41_fu_1505_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_42_fu_1523_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_20_fu_1148_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_21_fu_1162_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_22_fu_1176_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_23_fu_1701_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_24_fu_1714_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_25_fu_1334_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_26_fu_1348_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_27_fu_1362_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_28_fu_1376_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_29_fu_1390_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_30_fu_1746_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_31_fu_1759_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_32_fu_1548_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_33_fu_1562_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_34_fu_1576_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_35_fu_1590_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_36_fu_1604_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_37_fu_1791_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_38_fu_1804_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_39_fu_1134_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_0210_i_fu_1120_p3     |  select  |      0|  0|   8|           1|           8|
    |x_fu_930_p3                        |  select  |      0|  0|  32|           1|          32|
    |y_0_1_fu_823_p3                    |  select  |      0|  0|  32|           1|          32|
    |y_0_2_fu_840_p3                    |  select  |      0|  0|  32|           1|          32|
    |y_fu_806_p3                        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |rev7_fu_728_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev8_fu_774_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev9_fu_898_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_682_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_307_not_fu_629_p2              |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1710|         984|        1221|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |k_buf_0_val_4_d1             |  15|          3|    8|         24|
    |k_buf_0_val_5_d1             |  15|          3|    8|         24|
    |k_buf_1_val_4_d1             |  15|          3|    8|         24|
    |k_buf_1_val_5_d1             |  15|          3|    8|         24|
    |k_buf_2_val_4_d1             |  15|          3|    8|         24|
    |k_buf_2_val_5_d1             |  15|          3|    8|         24|
    |p_dst_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    |t_V_6_reg_570                |   9|          2|   32|         64|
    |t_V_reg_559                  |   9|          2|   32|         64|
    |tmp_36_reg_548               |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 240|         50|  125|        302|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |brmerge_reg_2162                        |   1|   0|    1|          0|
    |exitcond461_i_i_reg_2149                |   1|   0|    1|          0|
    |exitcond461_i_i_reg_2149_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_V_reg_2088                            |  32|   0|   32|          0|
    |icmp_reg_2102                           |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_2175             |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_2194             |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_2200             |  11|   0|   11|          0|
    |k_buf_1_val_3_addr_reg_2210             |  11|   0|   11|          0|
    |k_buf_1_val_4_addr_reg_2216             |  11|   0|   11|          0|
    |k_buf_1_val_5_addr_reg_2222             |  11|   0|   11|          0|
    |k_buf_2_val_3_addr_reg_2228             |  11|   0|   11|          0|
    |k_buf_2_val_4_addr_reg_2234             |  11|   0|   11|          0|
    |k_buf_2_val_5_addr_reg_2240             |  11|   0|   11|          0|
    |or_cond_i498_i_i_reg_2158               |   1|   0|    1|          0|
    |or_cond_i_i_reg_2206                    |   1|   0|    1|          0|
    |or_cond_i_i_reg_2206_pp0_iter1_reg      |   1|   0|    1|          0|
    |right_border_buf_0_20_fu_314            |   8|   0|    8|          0|
    |right_border_buf_0_21_fu_326            |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_302             |   8|   0|    8|          0|
    |right_border_buf_1_20_fu_330            |   8|   0|    8|          0|
    |right_border_buf_1_21_fu_334            |   8|   0|    8|          0|
    |right_border_buf_1_s_fu_322             |   8|   0|    8|          0|
    |right_border_buf_2_17_fu_310            |   8|   0|    8|          0|
    |right_border_buf_2_18_fu_318            |   8|   0|    8|          0|
    |right_border_buf_2_s_fu_306             |   8|   0|    8|          0|
    |src_kernel_win_0_va_32_fu_234           |   8|   0|    8|          0|
    |src_kernel_win_0_va_33_fu_238           |   8|   0|    8|          0|
    |src_kernel_win_0_va_34_fu_242           |   8|   0|    8|          0|
    |src_kernel_win_0_va_35_fu_246           |   8|   0|    8|          0|
    |src_kernel_win_0_va_36_fu_250           |   8|   0|    8|          0|
    |src_kernel_win_0_va_37_reg_2246         |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_230              |   8|   0|    8|          0|
    |src_kernel_win_1_va_32_fu_258           |   8|   0|    8|          0|
    |src_kernel_win_1_va_33_fu_262           |   8|   0|    8|          0|
    |src_kernel_win_1_va_34_fu_266           |   8|   0|    8|          0|
    |src_kernel_win_1_va_35_fu_270           |   8|   0|    8|          0|
    |src_kernel_win_1_va_36_fu_274           |   8|   0|    8|          0|
    |src_kernel_win_1_va_37_reg_2259         |   8|   0|    8|          0|
    |src_kernel_win_1_va_fu_254              |   8|   0|    8|          0|
    |src_kernel_win_2_va_32_fu_282           |   8|   0|    8|          0|
    |src_kernel_win_2_va_33_fu_286           |   8|   0|    8|          0|
    |src_kernel_win_2_va_34_fu_290           |   8|   0|    8|          0|
    |src_kernel_win_2_va_35_fu_294           |   8|   0|    8|          0|
    |src_kernel_win_2_va_36_fu_298           |   8|   0|    8|          0|
    |src_kernel_win_2_va_40_reg_2272         |   8|   0|    8|          0|
    |src_kernel_win_2_va_fu_278              |   8|   0|    8|          0|
    |start_once_reg                          |   1|   0|    1|          0|
    |t_V_6_reg_570                           |  32|   0|   32|          0|
    |t_V_reg_559                             |  32|   0|   32|          0|
    |temp_0_i_i_i_0210_i_22_reg_2253         |   8|   0|    8|          0|
    |temp_0_i_i_i_0210_i_29_reg_2266         |   8|   0|    8|          0|
    |temp_0_i_i_i_0210_i_36_reg_2279         |   8|   0|    8|          0|
    |tmp_107_reg_2128                        |   2|   0|    2|          0|
    |tmp_108_reg_2135                        |   2|   0|    2|          0|
    |tmp_109_reg_2142                        |   2|   0|    2|          0|
    |tmp_113_reg_2181                        |   2|   0|    2|          0|
    |tmp_307_not_reg_2097                    |   1|   0|    1|          0|
    |tmp_338_0_2_reg_2111                    |   1|   0|    1|          0|
    |tmp_36_reg_548                          |   2|   0|    2|          0|
    |tmp_48_reg_2093                         |   1|   0|    1|          0|
    |tmp_51_reg_2107                         |   1|   0|    1|          0|
    |tmp_52_reg_2115                         |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 491|   0|  491|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |         Dilate        | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |         Dilate        | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |         Dilate        | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |         Dilate        | return value |
|ap_done                        | out |    1| ap_ctrl_hs |         Dilate        | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |         Dilate        | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |         Dilate        | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |         Dilate        | return value |
|start_out                      | out |    1| ap_ctrl_hs |         Dilate        | return value |
|start_write                    | out |    1| ap_ctrl_hs |         Dilate        | return value |
|p_src_rows_V                   |  in |   32|  ap_stable |      p_src_rows_V     |    scalar    |
|p_src_cols_V                   |  in |   32|  ap_stable |      p_src_cols_V     |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

