; PlatformIO Project Configuration File
;
;   Build options: build flags, source filter, extra scripting
;   Upload options: custom port, speed and extra flags
;   Library options: dependencies, extra library storages
;
; Please visit documentation for the other options and examples
; http://docs.platformio.org/page/projectconf.html

[env:swervolf_nexys]
platform = chipsalliance
board = swervolf_nexys
framework = wd-riscv-sdk

monitor_speed = 115200

#debug_tool = whisper

#board_build.bitstream_file = /home/dchaver/RVfpga_v2.0/RVfpgaSrc/FloatingPoint_Instructions/project_1/project_1.runs/impl_1/rvfpga.bit

board_debug.verilator.binary = /home/dchaver/VM_SharedFolder/RVfpga_v2-0/RVfpga/Labs/RVfpgaLabsSolutions/Programs_Solutions/Lab18/FloatingPoint_Instructions_AutomaticGenDecodeEqs/verilatorSIM/Vrvfpgasim
