
build/imx8mm/release/bl31/bl31.elf:     file format elf64-littleaarch64
build/imx8mm/release/bl31/bl31.elf
architecture: aarch64, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000000000920000

Program Header:
    LOAD off    0x0000000000010000 vaddr 0x0000000000920000 paddr 0x0000000000920000 align 2**16
         filesz 0x000000000000a169 memsz 0x0000000000019000 flags rwx
   STACK off    0x0000000000000000 vaddr 0x0000000000000000 paddr 0x0000000000000000 align 2**4
         filesz 0x0000000000000000 memsz 0x0000000000000000 flags rw-
private flags = 0:

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 ro            0000a000  0000000000920000  0000000000920000  00010000  2**11
                  CONTENTS, ALLOC, LOAD, CODE
  1 .data         00000169  000000000092a000  000000000092a000  0001a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 stacks        00002c00  000000000092a180  000000000092a180  0001a169  2**6
                  ALLOC
  3 .bss          00004200  000000000092cd80  000000000092cd80  0001a169  2**6
                  ALLOC
  4 xlat_table    00008000  0000000000931000  0000000000931000  0001a169  2**12
                  ALLOC
  5 .comment      0000002d  0000000000000000  0000000000000000  0001a169  2**0
                  CONTENTS, READONLY
  6 .debug_frame  00000c60  0000000000000000  0000000000000000  0001a198  2**3
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
0000000000920000 l    d  ro	0000000000000000 ro
000000000092a000 l    d  .data	0000000000000000 .data
000000000092a180 l    d  stacks	0000000000000000 stacks
000000000092cd80 l    d  .bss	0000000000000000 .bss
0000000000931000 l    d  xlat_table	0000000000000000 xlat_table
0000000000000000 l    d  .comment	0000000000000000 .comment
0000000000000000 l    d  .debug_frame	0000000000000000 .debug_frame
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/bl31_entrypoint.o
000000000092001c l       ro	0000000000000000 do_cold_boot
0000000000920074 l       ro	0000000000000000 do_primary_cold_boot
0000000000920110 l       ro	0000000000000000 stm
0000000000000000 l    df *ABS*	0000000000000000 imx8_sip_svc.c
0000000000920238 l     F ro	0000000000000020 plat_svc_setup
0000000000928a30 l     O ro	0000000000000020 __svc_desc_imx_svc
0000000000000000 l    df *ABS*	0000000000000000 misc.c
0000000000000000 l    df *ABS*	0000000000000000 imx8mm_bl31_setup.c
000000000092cd80 l     O .bss	0000000000000058 bl32_image_ep_info
000000000092cdd8 l     O .bss	0000000000000058 bl33_image_ep_info
0000000000000000 l    df *ABS*	0000000000000000 gpc.c
000000000092ce30 l     O .bss	0000000000002880 imx_gicv3_ctx
000000000092f6b0 l     O .bss	0000000000000004 pu_domain_status
000000000092a000 l     O .data	0000000000000010 gpc_wake_irqs
000000000092a010 l     O .data	0000000000000104 pu_domains
00000000009285e0 l     O ro	0000000000000010 gpc_imr_offset
00000000009285f0 l     O ro	0000000000000028 pll_ctrl_offset
0000000000000000 l    df *ABS*	0000000000000000 imx8mm_misc.c
0000000000000000 l    df *ABS*	0000000000000000 hab.c
0000000000000000 l    df *ABS*	0000000000000000 imx8mm_psci.c
0000000000928620 l     O ro	00000000000000a0 imx_plat_psci_ops
0000000000000000 l    df *ABS*	0000000000000000 imx8_topology.c
0000000000000000 l    df *ABS*	0000000000000000 plat_psci_common.c
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables.c
000000000092f6c0 l     O .bss	0000000000000020 base_xlation_table
000000000092f6e0 l     O .bss	0000000000000008 tcr_ps_bits
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_common.c
0000000000921b2c l     F ro	00000000000001f0 init_xlation_table_inner
0000000000931000 l     O xlat_table	0000000000008000 xlat_tables
000000000092f6e8 l     O .bss	0000000000000008 ap1_mask
000000000092f6f0 l     O .bss	0000000000000008 execute_never_mask
000000000092f6f8 l     O .bss	0000000000000220 mmap
000000000092f918 l     O .bss	0000000000000004 next_xlat
000000000092f920 l     O .bss	0000000000000008 xlat_max_pa
000000000092f928 l     O .bss	0000000000000008 xlat_max_va
0000000000000000 l    df *ABS*	0000000000000000 delay_timer.c
000000000092f930 l     O .bss	0000000000000008 timer_ops
0000000000000000 l    df *ABS*	0000000000000000 generic_delay_timer.c
0000000000921f10 l     F ro	000000000000000c get_timer_value
000000000092f938 l     O .bss	0000000000000010 ops
0000000000000000 l    df *ABS*	0000000000000000 gicv3_helpers.c
0000000000000000 l    df *ABS*	0000000000000000 arm_gicv3_common.c
0000000000000000 l    df *ABS*	0000000000000000 gic500.c
0000000000000000 l    df *ABS*	0000000000000000 gicv3_main.c
00000000009224bc l     F ro	000000000000000c gicr_wait_for_pending_write
0000000000000000 l    df *ABS*	0000000000000000 gic_common.c
0000000000000000 l    df *ABS*	0000000000000000 plat_gicv3.c
00000000009286c4 l     O ro	0000000000000004 CSWTCH.10
0000000000000000 l    df *ABS*	0000000000000000 plat_imx8_gic.c
0000000000922f5c l     F ro	0000000000000004 plat_imx_mpidr_to_core_pos
00000000009286f8 l     O ro	0000000000000008 g01s_interrupt_props
0000000000000000 l    df *ABS*	0000000000000000 dram.c
000000000092f948 l     O .bss	0000000000000018 dram_info
000000000092f960 l     O .bss	0000000000000004 wfe_done
000000000092a118 l     O .data	0000000000000004 dev_fsp
000000000092a11c l     O .data	0000000000000001 wait_ddrc_hwffc_done
0000000000928700 l     O ro	0000000000000010 irqs_used
0000000000000000 l    df *ABS*	0000000000000000 clock.c
0000000000000000 l    df *ABS*	0000000000000000 lpddr4_retention.c
0000000000000000 l    df *ABS*	0000000000000000 ddr4_retention.c
0000000000000000 l    df *ABS*	0000000000000000 lpddr4_helper.c
0000000000000000 l    df *ABS*	0000000000000000 lpddr4_dvfs.c
0000000000000000 l    df *ABS*	0000000000000000 ddr4_dvfs.c
000000000092f964 l     O .bss	000000000000001c mr_value
0000000000000000 l    df *ABS*	0000000000000000 tzc380.c
0000000000000000 l    df *ABS*	0000000000000000 bl31_main.c
000000000092f980 l     O .bss	0000000000000008 bl32_init
000000000092a150 l     O .data	0000000000000004 next_image_type
0000000000928800 l     O ro	0000000000000010 psci_args.2649
0000000000000000 l    df *ABS*	0000000000000000 interrupt_mgmt.c
0000000000924ad4 l     F ro	0000000000000084 set_scr_el3_from_rm
000000000092f988 l     O .bss	0000000000000048 intr_type_descs
0000000000000000 l    df *ABS*	0000000000000000 bl31_context_mgmt.c
0000000000000000 l    df *ABS*	0000000000000000 runtime_svc.c
0000000000000000 l    df *ABS*	0000000000000000 arm_arch_svc_setup.c
0000000000924e44 l     F ro	00000000000000bc arm_arch_svc_smc_handler
0000000000928a50 l     O ro	0000000000000020 __svc_desc_arm_arch_svc
0000000000000000 l    df *ABS*	0000000000000000 std_svc_setup.c
0000000000924f00 l     F ro	0000000000000024 std_svc_setup
0000000000924f24 l     F ro	00000000000000a4 std_svc_smc_handler
0000000000928a70 l     O ro	0000000000000020 __svc_desc_std_svc
0000000000000000 l    df *ABS*	0000000000000000 context_mgmt.c
0000000000000000 l    df *ABS*	0000000000000000 psci_off.c
0000000000000000 l    df *ABS*	0000000000000000 psci_on.c
0000000000000000 l    df *ABS*	0000000000000000 psci_suspend.c
0000000000000000 l    df *ABS*	0000000000000000 psci_common.c
000000000092f9d0 l     O .bss	0000000000000008 psci_req_local_pwr_states
0000000000000000 l    df *ABS*	0000000000000000 psci_main.c
0000000000000000 l    df *ABS*	0000000000000000 psci_setup.c
000000000092f9e0 l     O .bss	00000000000008c0 psci_ns_context
0000000000000000 l    df *ABS*	0000000000000000 psci_system_off.c
0000000000000000 l    df *ABS*	0000000000000000 psci_mem_protect.c
0000000000000000 l    df *ABS*	0000000000000000 bakery_lock_normal.c
0000000000000000 l    df *ABS*	0000000000000000 spe.c
0000000000926b88 l     F ro	0000000000000030 spe_drain_buffers_hook
0000000000000000 l    df *ABS*	0000000000000000 sve.c
0000000000926c0c l     F ro	000000000000003c disable_sve_hook
0000000000926c48 l     F ro	000000000000003c enable_sve_hook
0000000000000000 l    df *ABS*	0000000000000000 opteed_common.c
0000000000000000 l    df *ABS*	0000000000000000 opteed_main.c
0000000000926dcc l     F ro	0000000000000074 opteed_sel1_interrupt_handler
0000000000926e40 l     F ro	00000000000001c4 opteed_smc_handler
0000000000927004 l     F ro	000000000000007c opteed_setup
0000000000927080 l     F ro	0000000000000040 opteed_init
0000000000928a90 l     O ro	0000000000000020 __svc_desc_opteed_std
0000000000928ab0 l     O ro	0000000000000020 __svc_desc_opteed_fast
0000000000000000 l    df *ABS*	0000000000000000 opteed_pm.c
00000000009270c0 l     F ro	0000000000000004 opteed_cpu_on_handler
00000000009270c4 l     F ro	0000000000000008 opteed_cpu_migrate_info
00000000009270cc l     F ro	0000000000000044 opteed_system_reset
0000000000927110 l     F ro	0000000000000044 opteed_system_off
0000000000927154 l     F ro	000000000000008c opteed_cpu_suspend_finish_handler
00000000009271e0 l     F ro	000000000000008c opteed_cpu_suspend_handler
000000000092726c l     F ro	000000000000006c opteed_cpu_off_handler
00000000009272d8 l     F ro	000000000000009c opteed_cpu_on_finish_handler
0000000000000000 l    df *ABS*	0000000000000000 bl_common.c
0000000000000000 l    df *ABS*	0000000000000000 tf_log.c
000000000092a154 l     O .data	0000000000000004 max_log_level
0000000000000000 l    df *ABS*	0000000000000000 plat_log_common.c
0000000000928960 l     O ro	0000000000000028 plat_prefix_str
0000000000000000 l    df *ABS*	0000000000000000 plat_common.c
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/imx8_helpers.o
000000000092a158 l       .data	0000000000000000 mailbox_base
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/cortex_a53.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000030 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000030 l       *ABS*	0000000000000000 CPU_OPS_SIZE
00000000009274d0 l     F ro	0000000000000014 cortex_a53_disable_dcache
00000000009274e4 l     F ro	0000000000000018 cortex_a53_disable_smp
00000000009274fc l     F ro	000000000000001c errata_a53_855873_wa
0000000000927518 l     F ro	0000000000000008 check_errata_855873
0000000000927520 l     F ro	0000000000000028 cortex_a53_reset_func
0000000000927548 l     F ro	0000000000000018 cortex_a53_core_pwr_dwn
0000000000927560 l     F ro	0000000000000024 cortex_a53_cluster_pwr_dwn
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/console.o
000000000092a168 l       .data	0000000000000000 console_state
000000000092759c l       ro	0000000000000000 putc_loop
00000000009275dc l       ro	0000000000000000 putc_done
00000000009275d4 l       ro	0000000000000000 putc_continue
0000000000927600 l       ro	0000000000000000 flush_loop
000000000092763c l       ro	0000000000000000 flush_done
0000000000927634 l       ro	0000000000000000 flush_continue
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/crash_reporting.o
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/ea_delegate.o
00000000009276b0 l     F ro	0000000000000068 ea_proceed
00000000009276a8 l     F ro	0000000000000004 delegate_sync_ea
00000000009276ac l     F ro	0000000000000004 delegate_async_ea
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/runtime_exceptions.o
0000000000927718 l       ro	0000000000000000 smc_handler32
000000000092771c l       ro	0000000000000000 smc_handler64
00000000009294d8 l       ro	0000000000000000 interrupt_exit_irq_aarch64
0000000000929558 l       ro	0000000000000000 interrupt_exit_fiq_aarch64
00000000009296d8 l       ro	0000000000000000 interrupt_exit_irq_aarch32
0000000000929758 l       ro	0000000000000000 interrupt_exit_fiq_aarch32
0000000000927718 l     F ro	00000000000000b8 smc_handler
00000000009277bc l       ro	0000000000000000 smc_prohibited
00000000009277b0 l       ro	0000000000000000 smc_unknown
00000000009277c8 l       ro	0000000000000000 rt_svc_fw_critical_error
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/platform_mp_stack.o
000000000092a180 l       stacks	0000000000000000 platform_normal_stacks
0000000000000006 l       *ABS*	0000000000000000 TZ_COUNT
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/cpu_data.o
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/cpu_helpers.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000030 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000030 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000030 l       *ABS*	0000000000000000 CPU_OPS_SIZE
00000000009278c4 l       ro	0000000000000000 error_exit
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/spinlock.o
0000000000927914 l       ro	0000000000000000 l1
0000000000927918 l       ro	0000000000000000 l2
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/psci_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/context.o
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/opteed_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/debug.o
0000000000928a16 l       ro	0000000000000000 panic_msg
0000000000927c6c l       ro	0000000000000000 panic_common
0000000000927c90 l       ro	0000000000000000 _panic_handler
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/cache_helpers.o
0000000000927ccc l       ro	0000000000000000 exit_loop_civac
0000000000927cb8 l       ro	0000000000000000 loop_civac
0000000000927d04 l       ro	0000000000000000 exit_loop_cvac
0000000000927cf0 l       ro	0000000000000000 loop_cvac
0000000000927d3c l       ro	0000000000000000 exit_loop_ivac
0000000000927d28 l       ro	0000000000000000 loop_ivac
0000000000927d40 l     F ro	000000000000007c do_dcsw_op
0000000000927db8 l       ro	0000000000000000 exit
0000000000927dbc l       ro	0000000000000000 dcsw_loop_table
0000000000927d54 l       ro	0000000000000000 loop1
0000000000927da0 l       ro	0000000000000000 level_done
0000000000927dbc l       ro	0000000000000000 loop2_isw
0000000000927dc0 l       ro	0000000000000000 loop3_isw
0000000000927ddc l       ro	0000000000000000 loop2_cisw
0000000000927de0 l       ro	0000000000000000 loop3_cisw
0000000000927dfc l       ro	0000000000000000 loop2_csw
0000000000927e00 l       ro	0000000000000000 loop3_csw
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/misc_helpers.o
0000000000927e58 l     F ro	00000000000000e8 zeromem_dczva
0000000000000000 l    df *ABS*	0000000000000000 ./build/imx8mm/release/bl31/platform_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 memcpy.c
0000000000000000 l    df *ABS*	0000000000000000 memmove.c
0000000000000000 l    df *ABS*	0000000000000000 memset.c
0000000000000000 l    df *ABS*	0000000000000000 printf.c
0000000000927fe4 l     F ro	00000000000000b8 unsigned_num_print
0000000000000000 l    df *ABS*	0000000000000000 putchar.c
0000000000000000 l    df *ABS*	0000000000000000 strchr.c
0000000000000000 l    df *ABS*	0000000000000000 
0000000000922db4 g     F ro	0000000000000014 gicd_read_nsacr
00000000009284f8  w    F ro	000000000000002c putchar
000000000092529c g     F ro	00000000000000c8 cm_prepare_el3_exit
0000000000922ee0  w    F ro	0000000000000034 plat_ic_get_pending_interrupt_type
0000000000921f98 g     F ro	0000000000000014 gicd_write_igrpmodr
000000000092519c g     F ro	000000000000007c cm_el1_sysregs_context_restore
00000000009262ac g     F ro	0000000000000028 psci_migrate_info_up_cpu
0000000000928b10 g     O ro	0000000000000008 __cb_func_disable_sve_hookcm_exited_normal_world
0000000000939000 g       xlat_table	0000000000000000 __BL31_END__
00000000009302d0 g     O .bss	0000000000000010 tzc380
0000000000926064 g     F ro	00000000000000ec psci_cpu_suspend
0000000000927828 g     F ro	0000000000000020 reset_handler
0000000000929600 g     F ro	0000000000000000 sync_exception_aarch32
0000000000927e50 g     F ro	0000000000000008 zeromem
0000000000928566 g     O ro	0000000000000033 version_string
0000000000928b00 g       ro	0000000000000000 __pubsub_psci_suspend_pwrdown_finish_end
0000000000925dfc g     F ro	00000000000000f8 psci_validate_entry_point
0000000000927374 g     F ro	0000000000000004 print_entry_point_info
0000000000924cb8 g     F ro	000000000000000c cm_get_context
0000000000927b18 g     F ro	0000000000000048 save_gp_registers
00000000009284a4 g     F ro	0000000000000054 printf
0000000000925d70 g     F ro	000000000000006c psci_release_pwr_domain_locks
00000000009258b8 g     F ro	0000000000000024 psci_validate_power_state
00000000009219a4 g     F ro	0000000000000038 plat_core_pos_by_mpidr
000000000092a000 g       ro	0000000000000000 __RW_START__
000000000092155c g     F ro	0000000000000010 imx_soc_handler
0000000000925814 g     F ro	00000000000000a4 psci_cpu_suspend_finish
00000000009286c8 g     O ro	0000000000000030 arm_gic_data
00000000009205f8 g     F ro	0000000000000028 bl31_plat_get_next_image_ep_info
0000000000927e30 g     F ro	0000000000000010 dcsw_op_level1
0000000000927c6c g     F ro	000000000000002c do_panic
00000000009235f8 g     F ro	0000000000000238 lpddr4_exit_retention
0000000000920ad4 g     F ro	000000000000001c imx_set_rbc_count
0000000000927f80 g     F ro	0000000000000048 memmove
00000000009302e0 g     O .bss	0000000000000080 rt_svc_descs_indices
0000000000922ddc g     F ro	0000000000000014 gicd_write_isenabler
0000000000921968 g     F ro	0000000000000030 plat_setup_psci_ops
0000000000929200 g     F ro	0000000000000000 sync_exception_sp_elx
0000000000922df0 g     F ro	0000000000000014 gicd_write_ispendr
0000000000929000 g     F ro	0000000000000000 sync_exception_sp_el0
00000000009279a4 g     F ro	000000000000000c psci_power_down_wfi
0000000000923014 g     F ro	0000000000000044 plat_gic_restore
00000000009226ac g     F ro	000000000000003c gicv3_cpuif_disable
0000000000927970 g     F ro	0000000000000034 psci_do_pwrup_cache_maintenance
00000000009261c0 g     F ro	0000000000000058 psci_affinity_info
0000000000924ac8 g     F ro	000000000000000c bl31_register_bl32_init
00000000009202bc g     F ro	0000000000000044 bl31_tzc380_setup
0000000000927410  w    F ro	0000000000000030 plat_log_get_prefix
0000000000926218 g     F ro	000000000000007c psci_migrate
0000000000922130 g     F ro	0000000000000058 gicv3_rdistif_base_addrs_probe
0000000000928548 g     O ro	000000000000001e build_message
00000000009217a8 g     F ro	00000000000000d0 imx_domain_suspend
0000000000927bb4 g     F ro	0000000000000024 el3_exit
0000000000926500 g     F ro	0000000000000348 psci_setup
0000000000924cc4 g     F ro	000000000000000c cm_set_context
0000000000921a28 g     F ro	0000000000000084 init_xlat_tables
000000000092062c g     F ro	0000000000000004 bl31_plat_runtime_setup
000000000092a000 g       .data	0000000000000000 __DATA_START__
0000000000930e80 g     O .bss	0000000000000008 psci_locks
0000000000927f48  w    F ro	0000000000000004 plat_disable_acp
00000000009234b4 g     F ro	0000000000000144 lpddr4_enter_retention
0000000000920630 g     F ro	0000000000000018 imx_is_m4_enabled
0000000000925cc4 g     F ro	0000000000000034 psci_find_target_suspend_lvl
0000000000922e80 g     F ro	000000000000000c gicd_set_isenabler
00000000009264e4 g     F ro	000000000000001c psci_arch_setup
00000000009278ec g     F ro	0000000000000020 check_wa_cve_2017_5715
0000000000921770 g     F ro	0000000000000014 imx_pwr_domain_on_finish
0000000000926880 g     F ro	0000000000000038 psci_system_reset
0000000000922e8c g     F ro	0000000000000014 gicd_set_ipriorityr
0000000000927f60 g     F ro	0000000000000020 memcpy
0000000000922054 g     F ro	0000000000000020 gicr_set_igrpmodr0
0000000000925ddc g     F ro	0000000000000020 psci_validate_mpidr
0000000000926150 g     F ro	0000000000000068 psci_system_suspend
0000000000929380 g     F ro	0000000000000000 serror_sp_elx
00000000009250c8 g     F ro	000000000000002c cm_init_context_by_index
0000000000923830 g     F ro	00000000000001c4 ddr4_enter_retention
0000000000923258 g     F ro	0000000000000024 dram_exit_retention
0000000000922520 g     F ro	0000000000000080 gicv3_distif_init
0000000000923c98 g     F ro	0000000000000568 lpddr4_swffc
0000000000929080 g     F ro	0000000000000000 irq_sp_el0
0000000000927e58 g     F ro	00000000000000e8 zero_normalmem
0000000000925a28 g     F ro	0000000000000044 psci_get_parent_pwr_domain_nodes
00000000009224c8 g     F ro	0000000000000058 gicv3_driver_init
00000000009302c8 g     O .bss	0000000000000004 dfs_lock
0000000000928b00 g     O ro	0000000000000008 __cb_func_spe_drain_buffers_hookcm_entering_secure_world
0000000000927440  w    F ro	0000000000000040 plat_ea_handler
0000000000927b60 g     F ro	0000000000000048 restore_gp_registers
0000000000926848 g     F ro	0000000000000038 psci_system_off
00000000009274cc g     F ro	0000000000000004 platform_mem_init
0000000000928b08 g       ro	0000000000000000 __pubsub_cm_exited_secure_world_end
0000000000920118 g     F ro	0000000000000060 bl31_warm_entrypoint
0000000000923140 g     F ro	00000000000000f4 dram_info_init
0000000000920620 g     F ro	000000000000000c plat_get_syscnt_freq2
00000000009248c8 g     F ro	000000000000006c get_mr_values
0000000000927f4c  w    F ro	0000000000000008 plat_panic_handler
0000000000928a30 g       ro	0000000000000000 __RT_SVC_DESCS_START__
00000000009274b4 g     F ro	000000000000000c imx_mailbox_init
00000000009216dc g     F ro	0000000000000018 imx_get_sys_suspend_power_state
000000000092cd80 g       stacks	0000000000000000 __STACKS_END__
0000000000922114 g     F ro	000000000000001c gicv3_rdistif_mark_core_asleep
0000000000928b00 g       ro	0000000000000000 __pubsub_psci_suspend_pwrdown_start_end
0000000000927cd0 g     F ro	0000000000000038 clean_dcache_range
0000000000927848 g     F ro	0000000000000024 prepare_cpu_pwr_dwn
0000000000920648 g     F ro	000000000000001c imx_m4_lpa_active
0000000000926cd0 g     F ro	00000000000000a4 opteed_init_optee_ep_state
00000000009224b8 g     F ro	0000000000000004 gicv3_distif_post_restore
0000000000925ef4 g     F ro	00000000000000b0 psci_warmboot_entrypoint
0000000000922094 g     F ro	0000000000000018 gicr_set_isenabler0
00000000009220dc g     F ro	0000000000000038 gicv3_rdistif_mark_core_awake
0000000000920c04 g     F ro	00000000000000fc imx_anamix_post_resume
0000000000928b10 g       ro	0000000000000000 __pubsub_cm_exited_normal_world_start
00000000009277f0  w    F ro	0000000000000010 plat_set_my_stack
0000000000924cf4 g     F ro	0000000000000028 cm_set_context_by_index
0000000000928ad0 g       ro	0000000000000000 __RT_SVC_DESCS_END__
0000000000922f14  w    F ro	0000000000000048 plat_interrupt_type_to_line
000000000092200c g     F ro	0000000000000014 gicr_read_ipriorityr
0000000000925120 g     F ro	000000000000007c cm_el1_sysregs_context_save
0000000000927c3c g     F ro	0000000000000030 asm_print_hex
0000000000923c58 g     F ro	0000000000000040 lpddr4_mr_write
00000000009204ac g     F ro	0000000000000118 bl31_plat_arch_setup
0000000000924a64 g     F ro	0000000000000064 bl31_main
0000000000921d1c g     F ro	0000000000000004 print_mmap
0000000000930480 g     O .bss	0000000000000040 psci_cpu_pd_nodes
0000000000004200 g       *ABS*	0000000000000000 __BSS_SIZE__
0000000000927c24 g     F ro	0000000000000018 asm_print_str
00000000009206f0 g     F ro	00000000000000b0 imx_set_cpu_pwr_on
0000000000920904 g     F ro	0000000000000084 imx_noc_slot_config
0000000000926da4 g     F ro	0000000000000028 opteed_synchronous_sp_exit
0000000000927f54  w    F ro	0000000000000004 bl31_plat_enable_mmu
0000000000924fc8 g     F ro	0000000000000004 cm_init
0000000000927f40  w    F ro	0000000000000004 plat_crash_console_flush
0000000000920d6c g     F ro	000000000000009c noc_wrapper_post_resume
0000000000929000 g       ro	0000000000000000 runtime_exceptions
00000000009210c8 g     F ro	0000000000000448 imx_gpc_handler
00000000009302a8 g     O .bss	0000000000000020 rdistif_base_addrs
0000000000922e3c g     F ro	0000000000000014 gicd_write_nsacr
0000000000925218 g     F ro	0000000000000024 cm_set_elr_el3
0000000000922020 g     F ro	0000000000000014 gicr_write_ipriorityr
0000000000928b08 g       ro	0000000000000000 __pubsub_cm_exited_secure_world_start
0000000000925fe0 g     F ro	0000000000000020 psci_spd_migrate_info
0000000000921728 g     F ro	0000000000000014 imx_system_off
0000000000927814 g     F ro	0000000000000014 _cpu_data_by_index
0000000000921574 g     F ro	00000000000000d8 imx_hab_handler
0000000000929800 g       ro	0000000000000000 __RO_END_UNALIGNED__
0000000000926000 g     F ro	0000000000000004 psci_print_power_domain_map
00000000009219dc g     F ro	000000000000002c plat_get_target_pwr_state
0000000000927584 g     F ro	0000000000000068 console_putc
00000000009274c0 g     F ro	0000000000000004 plat_secondary_cold_boot_setup
0000000000928918 g     O ro	0000000000000048 opteed_pm
000000000092291c g     F ro	0000000000000200 gicv3_distif_save
0000000000922e28 g     F ro	0000000000000014 gicd_write_icfgr
0000000000927f5c  w    F ro	0000000000000004 plat_handle_el3_ea
0000000000920af0 g     F ro	0000000000000018 imx_clear_rbc_count
00000000009258ec g     F ro	0000000000000058 psci_is_last_on_cpu
00000000009274c4 g     F ro	0000000000000004 plat_crash_console_init
0000000000924790 g     F ro	0000000000000138 ddr4_dll_no_change
0000000000929680 g     F ro	0000000000000000 irq_aarch32
0000000000927c98 g     F ro	0000000000000038 flush_dcache_range
0000000000927bd8 g     F ro	0000000000000028 opteed_enter_sp
0000000000921f04 g     F ro	000000000000000c timer_init
0000000000920300 g     F ro	00000000000001ac bl31_early_platform_setup2
0000000000920ef8 g     F ro	000000000000003c vpu_sft_reset_assert
0000000000921510 g     F ro	000000000000004c imx_src_handler
00000000009227f8 g     F ro	0000000000000124 gicv3_rdistif_init_restore
0000000000928b08 g     O ro	0000000000000008 __cb_func_enable_sve_hookcm_entering_normal_world
0000000000929180 g     F ro	0000000000000000 serror_sp_el0
000000000092809c g     F ro	0000000000000408 vprintf
00000000009216b0 g     F ro	000000000000002c imx_cpu_standby
0000000000924330 g     F ro	000000000000011c sw_pstate
0000000000924b88 g     F ro	0000000000000098 set_routing_model
000000000092764c g     F ro	0000000000000004 report_unhandled_exception
0000000000923424 g     F ro	0000000000000048 ddr_pll_bypass_400mts
00000000009255c4 g     F ro	00000000000000c4 psci_cpu_on_finish
0000000000927e1c g     F ro	0000000000000014 dcsw_op_all
00000000009261b8 g     F ro	0000000000000008 psci_cpu_off
0000000000927f44  w    F ro	0000000000000004 plat_reset_handler
0000000000921b28 g     F ro	0000000000000004 enable_mmu_direct_el3
0000000000920664 g     F ro	0000000000000038 imx_set_cpu_secure_entry
00000000009225a4 g     F ro	0000000000000084 gicv3_rdistif_init
0000000000928b10 g       ro	0000000000000000 __pubsub_cm_entering_normal_world_end
000000000092788c g     F ro	000000000000003c get_cpu_ops_ptr
0000000000920000 g     F ro	00000000000000ec bl31_entrypoint
0000000000924cd0 g     F ro	0000000000000024 cm_get_context_by_index
00000000009250f4 g     F ro	000000000000002c cm_init_my_context
0000000000929580 g     F ro	0000000000000000 serror_aarch64
0000000000927800 g     F ro	0000000000000014 init_cpu_data_ptr
0000000000927650 g     F ro	0000000000000040 enter_lower_el_sync_ea
0000000000921a08 g     F ro	000000000000000c xlat_arch_current_el
0000000000922224 g     F ro	00000000000000e4 gicv3_secure_spis_config_props
0000000000000040 g       *ABS*	0000000000000000 __PERCPU_BAKERY_LOCK_SIZE__
0000000000922da0 g     F ro	0000000000000014 gicd_read_icfgr
0000000000922074 g     F ro	0000000000000020 gicr_clr_igrpmodr0
0000000000922d90 g     F ro	0000000000000010 gicd_read_ipriorityr
0000000000926b74 g     F ro	0000000000000014 spe_supported
0000000000925364 g     F ro	0000000000000100 psci_do_cpu_off
000000000092088c g     F ro	0000000000000078 imx_a53_plat_slot_config
0000000000930510 g     O .bss	0000000000000004 psci_caps
0000000000921784 g     F ro	0000000000000024 imx_pwr_domain_off
0000000000924fcc g     F ro	00000000000000fc cm_setup_context
0000000000929280 g     F ro	0000000000000000 irq_sp_elx
0000000000929100 g     F ro	0000000000000000 fiq_sp_el0
000000000092a169 g       .data	0000000000000000 __DATA_END__
0000000000920f70 g     F ro	0000000000000158 imx_gpc_init
00000000009207a0 g     F ro	00000000000000ec imx_set_cpu_lpm
0000000000921fac g     F ro	0000000000000030 gicd_set_igrpmodr
0000000000928ad0 g       ro	0000000000000000 __CPU_OPS_START__
0000000000921e9c g     F ro	0000000000000068 udelay
0000000000922308 g     F ro	0000000000000058 gicv3_ppi_sgi_config_defaults
0000000000927d08 g     F ro	0000000000000038 inv_dcache_range
00000000009242d4 g     F ro	000000000000005c dram_cfg_all_mr
000000000092173c g     F ro	0000000000000034 imx_pwr_domain_on
0000000000927ba8 g     F ro	000000000000000c restore_gp_registers_eret
0000000000926390 g     F ro	0000000000000154 psci_smc_handler
0000000000921f3c g     F ro	0000000000000048 generic_delay_timer_init
0000000000925688 g     F ro	000000000000018c psci_cpu_suspend_start
0000000000925944 g     F ro	0000000000000030 psci_init_req_local_pwr_states
0000000000928b08 g       ro	0000000000000000 __pubsub_cm_entering_secure_world_end
0000000000921878 g     F ro	00000000000000c4 imx_domain_suspend_finish
0000000000921f1c g     F ro	0000000000000020 generic_delay_timer_init_args
0000000000930f80 g       .bss	0000000000000000 __BAKERY_LOCK_END__
00000000009278c8 g     F ro	0000000000000010 cpu_get_rev_var
000000000092346c g     F ro	000000000000002c ddr_pll_bypass_dis
0000000000925464 g     F ro	0000000000000160 psci_cpu_on_start
0000000000925c78 g     F ro	000000000000004c psci_find_max_off_lvl
0000000000927480 g     F ro	0000000000000014 plat_is_my_cpu_primary
0000000000922ea0 g     F ro	0000000000000040 gicd_set_icfgr
00000000009304c0 g     O .bss	0000000000000040 psci_non_cpu_pd_nodes
0000000000923498 g     F ro	000000000000001c dram_clock_switch
0000000000928b00 g       ro	0000000000000000 __CPU_OPS_END__
0000000000930f80 g       .bss	0000000000000000 __BSS_END__
0000000000926004 g     F ro	0000000000000004 psci_do_pwrdown_sequence
0000000000927934 g     F ro	000000000000003c psci_do_pwrdown_cache_maintenance
0000000000922f6c g     F ro	0000000000000020 plat_gic_init
00000000009274a8 g     F ro	000000000000000c plat_get_my_entrypoint
0000000000921f84 g     F ro	0000000000000014 gicd_read_igrpmodr
000000000092527c g     F ro	0000000000000020 cm_set_next_eret_context
0000000000928b00 g       ro	0000000000000000 __pubsub_cm_entering_secure_world_start
0000000000922d54 g     F ro	0000000000000014 gicd_read_isenabler
0000000000926008 g     F ro	000000000000005c psci_cpu_on
0000000000921e08 g     F ro	0000000000000094 init_xlation_table
0000000000924a04 g     F ro	0000000000000060 bl31_prepare_next_image_entry
00000000009216f4 g     F ro	0000000000000034 imx_system_reset
000000000092499c g     F ro	000000000000002c tzc380_init
0000000000926328 g     F ro	0000000000000068 psci_features
0000000000927fc8 g     F ro	000000000000001c memset
0000000000930e80 g       .bss	0000000000000000 __BAKERY_LOCK_START__
0000000000925974 g     F ro	00000000000000b4 psci_get_target_local_pwr_states
0000000000921660 g     F ro	0000000000000050 imx_validate_power_state
000000000092523c g     F ro	0000000000000040 cm_write_scr_el3_bit
0000000000928b18 g       ro	0000000000000000 __pubsub_cm_exited_normal_world_end
0000000000930520 g     O .bss	0000000000000008 optee_vector_table
0000000000927690 g     F ro	0000000000000018 enter_lower_el_async_ea
0000000000930500 g     O .bss	0000000000000008 psci_plat_pm_ops
0000000000928b00 g       ro	0000000000000000 __pubsub_psci_suspend_pwrdown_start_start
00000000009220ac g     F ro	0000000000000030 gicr_set_icfgr1
00000000009249f8 g     F ro	000000000000000c get_arm_std_svc_args
0000000000928b08 g       ro	0000000000000000 __pubsub_cm_entering_normal_world_start
0000000000926a00 g     F ro	000000000000011c bakery_lock_get
0000000000920e08 g     F ro	00000000000000f0 imx_set_sys_wakeup
00000000009249c8 g     F ro	0000000000000030 tzc380_configure_region
000000000092695c g     F ro	000000000000005c psci_mem_protect
0000000000926b1c g     F ro	0000000000000058 bakery_lock_release
0000000000924c8c g     F ro	000000000000002c get_interrupt_type_handler
0000000000921998 g     F ro	000000000000000c plat_get_power_domain_tree_desc
0000000000922e18 g     F ro	0000000000000010 gicd_write_ipriorityr
0000000000920178 g     F ro	00000000000000c0 imx_svc_smc_handler
0000000000924934 g     F ro	0000000000000068 ddr4_swffc
00000000009233dc g     F ro	0000000000000048 ddr_pll_bypass_100mts
00000000009262d4 g     F ro	0000000000000054 psci_node_hw_state
00000000009279b0 g     F ro	00000000000000b4 el1_sysregs_context_save
000000000092164c g     F ro	0000000000000014 imx_validate_ns_entrypoint
0000000000922e04 g     F ro	0000000000000014 gicd_write_isactiver
0000000000927e40 g     F ro	0000000000000010 dcsw_op_level2
000000000092444c g     F ro	0000000000000344 ddr4_dll_change
000000000092786c g     F ro	0000000000000020 init_cpu_ops
00000000009275ec g     F ro	0000000000000060 console_flush
0000000000929300 g     F ro	0000000000000000 fiq_sp_elx
000000000092a000 g       ro	0000000000000000 __RO_END__
0000000000920f34 g     F ro	000000000000003c vpu_sft_reset_deassert
0000000000929400 g     F ro	0000000000000000 sync_exception_aarch64
0000000000929500 g     F ro	0000000000000000 fiq_aarch64
0000000000922d40 g     F ro	0000000000000014 gicd_read_igroupr
000000000092792c g     F ro	0000000000000008 spin_unlock
0000000000920b08 g     F ro	00000000000000fc imx_anamix_pre_suspend
000000000092cd80 g       .bss	0000000000000000 __BSS_START__
0000000000920000 g       ro	0000000000000000 __RO_START__
000000000092a114 g     O .data	0000000000000001 bypass_mode_supported
0000000000926bb8 g     F ro	0000000000000040 spe_enable
0000000000930528 g     O .bss	0000000000000004 opteed_rw
00000000009274c8 g     F ro	0000000000000004 plat_crash_console_putc
0000000000930380 g     O .bss	0000000000000100 percpu_data
000000000092069c g     F ro	0000000000000054 imx_set_cpu_pwr_off
0000000000925fa4 g     F ro	000000000000003c psci_register_spd_pm_hook
00000000009278d8 g     F ro	0000000000000014 cpu_rev_var_hs
0000000000926bf8 g     F ro	0000000000000014 sve_supported
00000000009225a0  w    F ro	0000000000000004 gicv3_rdistif_on
0000000000920d00 g     F ro	000000000000006c noc_wrapper_pre_suspend
000000000092790c g     F ro	0000000000000020 spin_lock
00000000009226e8 g     F ro	000000000000000c gicv3_get_pending_interrupt_type
0000000000927c00 g     F ro	0000000000000024 opteed_exit_sp
0000000000923234 g     F ro	0000000000000024 dram_enter_retention
0000000000922fc8 g     F ro	000000000000004c plat_gic_save
00000000009258dc g     F ro	0000000000000010 psci_query_sys_suspend_pwrstate
00000000009286c0 g     O ro	0000000000000004 imx_power_domain_tree_desc
0000000000922fb4 g     F ro	0000000000000014 plat_gic_pcpu_init
0000000000927378 g     F ro	0000000000000098 tf_log
0000000000928b00 g       ro	0000000000000000 __pubsub_psci_cpu_on_finish_start
0000000000924b58 g     F ro	0000000000000030 get_scr_el3_from_routing_model
0000000000924200 g     F ro	00000000000000d4 ddr4_mr_write
0000000000939000 g       xlat_table	0000000000000000 __RW_END__
0000000000921a14 g     F ro	0000000000000014 xlat_arch_get_xn_desc
00000000009205c4 g     F ro	0000000000000034 bl31_platform_setup
000000000092156c g     F ro	0000000000000008 imx_noc_handler
000000000092a180 g       stacks	0000000000000000 __STACKS_START__
0000000000930530 g     O .bss	0000000000000940 opteed_sp_context
0000000000922b1c g     F ro	0000000000000224 gicv3_distif_init_restore
0000000000925b0c g     F ro	000000000000016c psci_do_state_coordination
00000000009268b8 g     F ro	00000000000000a4 psci_system_reset2
0000000000921aac g     F ro	000000000000007c enable_mmu_el3
0000000000929780 g     F ro	0000000000000000 serror_aarch32
0000000000927f58  w    F ro	0000000000000004 plat_handle_double_fault
0000000000926c84 g     F ro	000000000000004c sve_enable
0000000000926d74 g     F ro	0000000000000030 opteed_synchronous_sp_entry
000000000092193c g     F ro	000000000000002c imx_pwr_domain_pwr_down_wfi
0000000000922454 g     F ro	000000000000002c arm_gicv3_distif_pre_save
0000000000928b00 g       ro	0000000000000000 __pubsub_psci_suspend_pwrdown_finish_start
0000000000922188 g     F ro	000000000000009c gicv3_spis_config_defaults
0000000000920a58 g     F ro	000000000000007c imx_set_sys_lpm
0000000000921fdc g     F ro	0000000000000030 gicd_clr_igrpmodr
0000000000927494 g     F ro	0000000000000014 plat_my_core_pos
0000000000922360 g     F ro	00000000000000f4 gicv3_secure_ppi_sgi_config_props
00000000009239f4 g     F ro	0000000000000264 ddr4_exit_retention
0000000000924d1c g     F ro	0000000000000128 runtime_svc_init
0000000000922d68 g     F ro	0000000000000014 gicd_read_ispendr
0000000000922034 g     F ro	0000000000000020 gicr_clr_igroupr0
0000000000929480 g     F ro	0000000000000000 irq_aarch64
0000000000926294 g     F ro	0000000000000018 psci_migrate_info_type
00000000009224b4 g     F ro	0000000000000004 gicv3_distif_pre_save
0000000000923098 g     F ro	00000000000000a8 dram_phy_init
00000000009269b8 g     F ro	0000000000000048 psci_mem_chk_range
0000000000927c6c  w      ro	0000000000000000 el3_panic
0000000000922e50 g     F ro	0000000000000030 gicd_clr_igroupr
0000000000922fa0 g     F ro	0000000000000014 plat_gic_cpuif_disable
0000000000924c20 g     F ro	000000000000006c register_interrupt_type_handler
0000000000928524 g     F ro	0000000000000024 strchr
00000000009302a0 g     O .bss	0000000000000008 gicv3_driver_data
0000000000920988 g     F ro	00000000000000d0 imx_set_cluster_powerdown
0000000000925cf8 g     F ro	0000000000000078 psci_acquire_pwr_domain_locks
0000000000923058 g     F ro	0000000000000040 dram_umctl2_init
000000000092327c g     F ro	0000000000000160 dram_dvfs_handler
0000000000928b00 g       ro	0000000000000000 __pubsub_psci_cpu_on_finish_end
0000000000927a64 g     F ro	00000000000000b4 el1_sysregs_context_restore
000000000092a160 g       .data	0000000000000000 console_list
0000000000925a6c g     F ro	00000000000000a0 psci_set_pwr_domains_to_run
0000000000922628 g     F ro	0000000000000084 gicv3_cpuif_enable
0000000000922480 g     F ro	0000000000000034 arm_gicv3_distif_post_restore
0000000000922dc8 g     F ro	0000000000000014 gicd_write_igroupr
000000000092764c g       ro	0000000000000000 report_unhandled_interrupt
0000000000920258 g     F ro	0000000000000064 imx_buildinfo_handler
0000000000929700 g     F ro	0000000000000000 fiq_aarch32
00000000009277d0  w    F ro	0000000000000018 plat_get_my_stack
0000000000921d20 g     F ro	00000000000000e8 mmap_add_region
0000000000922d7c g     F ro	0000000000000014 gicd_read_isactiver
00000000009226f4 g     F ro	0000000000000104 gicv3_rdistif_save
0000000000930508 g     O .bss	0000000000000008 psci_spd_pm
0000000000922f60 g     F ro	000000000000000c plat_gic_driver_init
0000000000922f8c g     F ro	0000000000000014 plat_gic_cpuif_enable
000000000092a120 g     O .data	0000000000000030 fsp_init_reg



Disassembly of section ro:

0000000000920000 <bl31_entrypoint>:
  920000:	d2810600 	mov	x0, #0x830                 	// #2096
  920004:	f2a618a0 	movk	x0, #0x30c5, lsl #16
  920008:	d51e1000 	msr	sctlr_el3, x0
  92000c:	d5033fdf 	isb
  920010:	94001d26 	bl	9274a8 <plat_get_my_entrypoint>
  920014:	b4000040 	cbz	x0, 92001c <do_cold_boot>
  920018:	d61f0000 	br	x0

000000000092001c <do_cold_boot>:
  92001c:	10047f20 	adr	x0, 929000 <sync_exception_sp_el0>
  920020:	d51ec000 	msr	vbar_el3, x0
  920024:	d5033fdf 	isb
  920028:	94001e00 	bl	927828 <reset_handler>
  92002c:	d2820141 	mov	x1, #0x100a                	// #4106
  920030:	d53e1000 	mrs	x0, sctlr_el3
  920034:	aa010000 	orr	x0, x0, x1
  920038:	d51e1000 	msr	sctlr_el3, x0
  92003c:	d5033fdf 	isb
  920040:	94001df0 	bl	927800 <init_cpu_data_ptr>
  920044:	d2804700 	mov	x0, #0x238                 	// #568
  920048:	d51e1100 	msr	scr_el3, x0
  92004c:	d2900000 	mov	x0, #0x8000                	// #32768
  920050:	f2a00020 	movk	x0, #0x1, lsl #16
  920054:	d51e1320 	msr	mdcr_el3, x0
  920058:	d50344ff 	msr	daifclr, #0x4
  92005c:	d2800000 	mov	x0, #0x0                   	// #0
  920060:	d51e1140 	msr	cptr_el3, x0
  920064:	94001d07 	bl	927480 <plat_is_my_cpu_primary>
  920068:	35000060 	cbnz	w0, 920074 <do_primary_cold_boot>
  92006c:	94001d15 	bl	9274c0 <plat_secondary_cold_boot_setup>
  920070:	94001eff 	bl	927c6c <do_panic>

0000000000920074 <do_primary_cold_boot>:
  920074:	94001d16 	bl	9274cc <platform_mem_init>
  920078:	580003c0 	ldr	x0, 9200f0 <do_primary_cold_boot+0x7c>
  92007c:	580003e1 	ldr	x1, 9200f8 <do_primary_cold_boot+0x84>
  920080:	cb000021 	sub	x1, x1, x0
  920084:	94001f21 	bl	927d08 <inv_dcache_range>
  920088:	580003c0 	ldr	x0, 920100 <do_primary_cold_boot+0x8c>
  92008c:	580003e1 	ldr	x1, 920108 <do_primary_cold_boot+0x94>
  920090:	94001f70 	bl	927e50 <zeromem>
  920094:	d50040bf 	msr	spsel, #0x0
  920098:	94001dd6 	bl	9277f0 <plat_set_my_stack>
  92009c:	d2800014 	mov	x20, #0x0                   	// #0
  9200a0:	d2800015 	mov	x21, #0x0                   	// #0
  9200a4:	d2800016 	mov	x22, #0x0                   	// #0
  9200a8:	d2800017 	mov	x23, #0x0                   	// #0
  9200ac:	aa1403e0 	mov	x0, x20
  9200b0:	aa1503e1 	mov	x1, x21
  9200b4:	aa1603e2 	mov	x2, x22
  9200b8:	aa1703e3 	mov	x3, x23
  9200bc:	94000091 	bl	920300 <bl31_early_platform_setup2>
  9200c0:	940000fb 	bl	9204ac <bl31_plat_arch_setup>
  9200c4:	94001268 	bl	924a64 <bl31_main>
  9200c8:	1004f9c0 	adr	x0, 92a000 <__RO_END__>
  9200cc:	300504e1 	adr	x1, 92a169 <__DATA_END__>
  9200d0:	cb000021 	sub	x1, x1, x0
  9200d4:	94001eff 	bl	927cd0 <clean_dcache_range>
  9200d8:	10066540 	adr	x0, 92cd80 <__STACKS_END__>
  9200dc:	10087521 	adr	x1, 930f80 <__BAKERY_LOCK_END__>
  9200e0:	cb000021 	sub	x1, x1, x0
  9200e4:	94001efb 	bl	927cd0 <clean_dcache_range>
  9200e8:	14001eb3 	b	927bb4 <el3_exit>
  9200ec:	00000000 	.inst	0x00000000 ; undefined
  9200f0:	0092a000 	.word	0x0092a000
  9200f4:	00000000 	.word	0x00000000
  9200f8:	00939000 	.word	0x00939000
  9200fc:	00000000 	.word	0x00000000
  920100:	0092cd80 	.word	0x0092cd80
  920104:	00000000 	.word	0x00000000
  920108:	00004200 	.word	0x00004200
  92010c:	00000000 	.word	0x00000000

0000000000920110 <stm>:
  920110:	5d1b0020 	.word	0x5d1b0020
  920114:	00000000 	.word	0x00000000

0000000000920118 <bl31_warm_entrypoint>:
  920118:	10047740 	adr	x0, 929000 <sync_exception_sp_el0>
  92011c:	d51ec000 	msr	vbar_el3, x0
  920120:	d5033fdf 	isb
  920124:	94001dc1 	bl	927828 <reset_handler>
  920128:	d2820141 	mov	x1, #0x100a                	// #4106
  92012c:	d53e1000 	mrs	x0, sctlr_el3
  920130:	aa010000 	orr	x0, x0, x1
  920134:	d51e1000 	msr	sctlr_el3, x0
  920138:	d5033fdf 	isb
  92013c:	94001db1 	bl	927800 <init_cpu_data_ptr>
  920140:	d2804700 	mov	x0, #0x238                 	// #568
  920144:	d51e1100 	msr	scr_el3, x0
  920148:	d2900000 	mov	x0, #0x8000                	// #32768
  92014c:	f2a00020 	movk	x0, #0x1, lsl #16
  920150:	d51e1320 	msr	mdcr_el3, x0
  920154:	d50344ff 	msr	daifclr, #0x4
  920158:	d2800000 	mov	x0, #0x0                   	// #0
  92015c:	d51e1140 	msr	cptr_el3, x0
  920160:	d50040bf 	msr	spsel, #0x0
  920164:	94001da3 	bl	9277f0 <plat_set_my_stack>
  920168:	d2800020 	mov	x0, #0x1                   	// #1
  92016c:	94001f7a 	bl	927f54 <bl31_plat_enable_mmu>
  920170:	94001761 	bl	925ef4 <psci_warmboot_entrypoint>
  920174:	14001e90 	b	927bb4 <el3_exit>

0000000000920178 <imx_svc_smc_handler>:
  920178:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  92017c:	52a7c005 	mov	w5, #0x3e000000            	// #1040187392
  920180:	0b050000 	add	w0, w0, w5
  920184:	910003fd 	mov	x29, sp
  920188:	f9000bf3 	str	x19, [sp, #16]
  92018c:	7100201f 	cmp	w0, #0x8
  920190:	aa0603f3 	mov	x19, x6
  920194:	540004e8 	b.hi	920230 <imx_svc_smc_handler+0xb8>  // b.pmore
  920198:	90000045 	adrp	x5, 928000 <unsigned_num_print+0x1c>
  92019c:	911670a5 	add	x5, x5, #0x59c
  9201a0:	386048a0 	ldrb	w0, [x5, w0, uxtw]
  9201a4:	10000065 	adr	x5, 9201b0 <imx_svc_smc_handler+0x38>
  9201a8:	8b2088a0 	add	x0, x5, w0, sxtb #2
  9201ac:	d61f0000 	br	x0
  9201b0:	52800080 	mov	w0, #0x4                   	// #4
  9201b4:	72b84000 	movk	w0, #0xc200, lsl #16
  9201b8:	94000c31 	bl	92327c <dram_dvfs_handler>
  9201bc:	93407c00 	sxtw	x0, w0
  9201c0:	f9000260 	str	x0, [x19]
  9201c4:	aa1303e0 	mov	x0, x19
  9201c8:	f9400bf3 	ldr	x19, [sp, #16]
  9201cc:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9201d0:	d65f03c0 	ret
  9201d4:	52b84000 	mov	w0, #0xc2000000            	// #-1040187392
  9201d8:	940003bc 	bl	9210c8 <imx_gpc_handler>
  9201dc:	17fffff8 	b	9201bc <imx_svc_smc_handler+0x44>
  9201e0:	528000a0 	mov	w0, #0x5                   	// #5
  9201e4:	72b84000 	movk	w0, #0xc200, lsl #16
  9201e8:	940004ca 	bl	921510 <imx_src_handler>
  9201ec:	17fffff4 	b	9201bc <imx_svc_smc_handler+0x44>
  9201f0:	528000c0 	mov	w0, #0x6                   	// #6
  9201f4:	72b84000 	movk	w0, #0xc200, lsl #16
  9201f8:	940004d9 	bl	92155c <imx_soc_handler>
  9201fc:	17fffff0 	b	9201bc <imx_svc_smc_handler+0x44>
  920200:	528000e0 	mov	w0, #0x7                   	// #7
  920204:	72b84000 	movk	w0, #0xc200, lsl #16
  920208:	940004db 	bl	921574 <imx_hab_handler>
  92020c:	17ffffec 	b	9201bc <imx_svc_smc_handler+0x44>
  920210:	52800100 	mov	w0, #0x8                   	// #8
  920214:	72b84000 	movk	w0, #0xc200, lsl #16
  920218:	940004d5 	bl	92156c <imx_noc_handler>
  92021c:	17ffffe8 	b	9201bc <imx_svc_smc_handler+0x44>
  920220:	52800060 	mov	w0, #0x3                   	// #3
  920224:	72b84000 	movk	w0, #0xc200, lsl #16
  920228:	9400000c 	bl	920258 <imx_buildinfo_handler>
  92022c:	17ffffe5 	b	9201c0 <imx_svc_smc_handler+0x48>
  920230:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  920234:	17ffffe3 	b	9201c0 <imx_svc_smc_handler+0x48>

0000000000920238 <plat_svc_setup>:
  920238:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  92023c:	90000040 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  920240:	91169400 	add	x0, x0, #0x5a5
  920244:	910003fd 	mov	x29, sp
  920248:	94001c4c 	bl	927378 <tf_log>
  92024c:	52800000 	mov	w0, #0x0                   	// #0
  920250:	a8c17bfd 	ldp	x29, x30, [sp], #16
  920254:	d65f03c0 	ret

0000000000920258 <imx_buildinfo_handler>:
  920258:	b50002e1 	cbnz	x1, 9202b4 <imx_buildinfo_handler+0x5c>
  92025c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  920260:	90000040 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  920264:	91159800 	add	x0, x0, #0x566
  920268:	910003fd 	mov	x29, sp
  92026c:	f9000fbf 	str	xzr, [x29, #24]
  920270:	528005a1 	mov	w1, #0x2d                  	// #45
  920274:	940020ac 	bl	928524 <strchr>
  920278:	aa0003e1 	mov	x1, x0
  92027c:	b4000120 	cbz	x0, 9202a0 <imx_buildinfo_handler+0x48>
  920280:	39400422 	ldrb	w2, [x1, #1]
  920284:	91000400 	add	x0, x0, #0x1
  920288:	71019c5f 	cmp	w2, #0x67
  92028c:	54000101 	b.ne	9202ac <imx_buildinfo_handler+0x54>  // b.any
  920290:	d28000e2 	mov	x2, #0x7                   	// #7
  920294:	91000821 	add	x1, x1, #0x2
  920298:	910063a0 	add	x0, x29, #0x18
  92029c:	94001f31 	bl	927f60 <memcpy>
  9202a0:	f9400fa0 	ldr	x0, [x29, #24]
  9202a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9202a8:	d65f03c0 	ret
  9202ac:	b5fffe20 	cbnz	x0, 920270 <imx_buildinfo_handler+0x18>
  9202b0:	17fffffc 	b	9202a0 <imx_buildinfo_handler+0x48>
  9202b4:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  9202b8:	d65f03c0 	ret

00000000009202bc <bl31_tzc380_setup>:
  9202bc:	d2800500 	mov	x0, #0x28                  	// #40
  9202c0:	f2a60680 	movk	x0, #0x3034, lsl #16
  9202c4:	b9400000 	ldr	w0, [x0]
  9202c8:	360001a0 	tbz	w0, #0, 9202fc <bl31_tzc380_setup+0x40>
  9202cc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9202d0:	90000040 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  9202d4:	91171c00 	add	x0, x0, #0x5c7
  9202d8:	910003fd 	mov	x29, sp
  9202dc:	94001c27 	bl	927378 <tf_log>
  9202e0:	d2a65f00 	mov	x0, #0x32f80000            	// #855113728
  9202e4:	940011ae 	bl	92499c <tzc380_init>
  9202e8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9202ec:	320427e2 	mov	w2, #0xf000003f            	// #-268435393
  9202f0:	d2800001 	mov	x1, #0x0                   	// #0
  9202f4:	52800000 	mov	w0, #0x0                   	// #0
  9202f8:	140011b4 	b	9249c8 <tzc380_configure_region>
  9202fc:	d65f03c0 	ret

0000000000920300 <bl31_early_platform_setup2>:
  920300:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  920304:	d2802001 	mov	x1, #0x100                 	// #256
  920308:	d2a607c0 	mov	x0, #0x303e0000            	// #809369600
  92030c:	32009fe2 	mov	w2, #0xff00ff              	// #16711935
  920310:	910003fd 	mov	x29, sp
  920314:	f2a607c1 	movk	x1, #0x303e, lsl #16
  920318:	f9000bf3 	str	x19, [sp, #16]
  92031c:	b8004402 	str	w2, [x0], #4
  920320:	eb01001f 	cmp	x0, x1
  920324:	54ffffc1 	b.ne	92031c <bl31_early_platform_setup2+0x1c>  // b.any
  920328:	d2a603e1 	mov	x1, #0x301f0000            	// #807337984
  92032c:	3200ebe0 	mov	w0, #0x77777777            	// #2004318071
  920330:	52800033 	mov	w19, #0x1                   	// #1
  920334:	52801fe2 	mov	w2, #0xff                  	// #255
  920338:	b9000020 	str	w0, [x1]
  92033c:	b9000420 	str	w0, [x1, #4]
  920340:	b900403f 	str	wzr, [x1, #64]
  920344:	b900443f 	str	wzr, [x1, #68]
  920348:	b900483f 	str	wzr, [x1, #72]
  92034c:	b9004c3f 	str	wzr, [x1, #76]
  920350:	b900503f 	str	wzr, [x1, #80]
  920354:	d2a60be1 	mov	x1, #0x305f0000            	// #811532288
  920358:	b9000020 	str	w0, [x1]
  92035c:	b9000420 	str	w0, [x1, #4]
  920360:	b900403f 	str	wzr, [x1, #64]
  920364:	b900443f 	str	wzr, [x1, #68]
  920368:	b900483f 	str	wzr, [x1, #72]
  92036c:	b9004c3f 	str	wzr, [x1, #76]
  920370:	b900503f 	str	wzr, [x1, #80]
  920374:	d2a613e1 	mov	x1, #0x309f0000            	// #815726592
  920378:	b9000020 	str	w0, [x1]
  92037c:	b9000420 	str	w0, [x1, #4]
  920380:	b900403f 	str	wzr, [x1, #64]
  920384:	b900443f 	str	wzr, [x1, #68]
  920388:	b900483f 	str	wzr, [x1, #72]
  92038c:	b9004c3f 	str	wzr, [x1, #76]
  920390:	b900503f 	str	wzr, [x1, #80]
  920394:	d2a65be1 	mov	x1, #0x32df0000            	// #853475328
  920398:	b9000020 	str	w0, [x1]
  92039c:	b9000420 	str	w0, [x1, #4]
  9203a0:	d2800800 	mov	x0, #0x40                  	// #64
  9203a4:	f2a65be0 	movk	x0, #0x32df, lsl #16
  9203a8:	52800061 	mov	w1, #0x3                   	// #3
  9203ac:	b900001f 	str	wzr, [x0]
  9203b0:	b900041f 	str	wzr, [x0, #4]
  9203b4:	b900081f 	str	wzr, [x0, #8]
  9203b8:	b9000c1f 	str	wzr, [x0, #12]
  9203bc:	b900101f 	str	wzr, [x0, #16]
  9203c0:	d2837c80 	mov	x0, #0x1be4                	// #7140
  9203c4:	f2a61200 	movk	x0, #0x3090, lsl #16
  9203c8:	b9000001 	str	w1, [x0]
  9203cc:	52804061 	mov	w1, #0x203                 	// #515
  9203d0:	b9000001 	str	w1, [x0]
  9203d4:	d2800201 	mov	x1, #0x10                  	// #16
  9203d8:	f2a61201 	movk	x1, #0x3090, lsl #16
  9203dc:	b9000033 	str	w19, [x1]
  9203e0:	b9000833 	str	w19, [x1, #8]
  9203e4:	b9001033 	str	w19, [x1, #16]
  9203e8:	d2834081 	mov	x1, #0x1a04                	// #6660
  9203ec:	f2a61201 	movk	x1, #0x3090, lsl #16
  9203f0:	b9000022 	str	w2, [x1]
  9203f4:	d2834102 	mov	x2, #0x1a08                	// #6664
  9203f8:	f2a61202 	movk	x2, #0x3090, lsl #16
  9203fc:	12800001 	mov	w1, #0xffffffff            	// #-1
  920400:	b9000041 	str	w1, [x2]
  920404:	b9000441 	str	w1, [x2, #4]
  920408:	320083e1 	mov	w1, #0x10001               	// #65537
  92040c:	b9000013 	str	w19, [x0]
  920410:	b9000001 	str	w1, [x0]
  920414:	90000060 	adrp	x0, 92c000 <__STACKS_START__+0x1e80>
  920418:	91376000 	add	x0, x0, #0xdd8
  92041c:	d2a80401 	mov	x1, #0x40200000            	// #1075838976
  920420:	f9000401 	str	x1, [x0, #8]
  920424:	d5380401 	mrs	x1, id_aa64pfr0_el1
  920428:	f2780c3f 	tst	x1, #0xf00
  92042c:	52807822 	mov	w2, #0x3c1                 	// #961
  920430:	9a9f07e1 	cset	x1, ne  // ne = any
  920434:	d2802023 	mov	x3, #0x101                 	// #257
  920438:	91000421 	add	x1, x1, #0x1
  92043c:	f2a00b03 	movk	x3, #0x58, lsl #16
  920440:	2a010841 	orr	w1, w2, w1, lsl #2
  920444:	b9001001 	str	w1, [x0, #16]
  920448:	b9400401 	ldr	w1, [x0, #4]
  92044c:	2a130021 	orr	w1, w1, w19
  920450:	b9000401 	str	w1, [x0, #4]
  920454:	90000061 	adrp	x1, 92c000 <__STACKS_START__+0x1e80>
  920458:	91360022 	add	x2, x1, #0xd80
  92045c:	f906c023 	str	x3, [x1, #3456]
  920460:	d2b7c001 	mov	x1, #0xbe000000            	// #3187671040
  920464:	f9001001 	str	x1, [x0, #32]
  920468:	f9000441 	str	x1, [x2, #8]
  92046c:	d2a04001 	mov	x1, #0x2000000             	// #33554432
  920470:	b900105f 	str	wzr, [x2, #16]
  920474:	f9001401 	str	x1, [x0, #40]
  920478:	97ffff91 	bl	9202bc <bl31_tzc380_setup>
  92047c:	d2804080 	mov	x0, #0x204                 	// #516
  920480:	52801f81 	mov	w1, #0xfc                  	// #252
  920484:	f2a607a0 	movk	x0, #0x303d, lsl #16
  920488:	b9000013 	str	w19, [x0]
  92048c:	b9031401 	str	w1, [x0, #788]
  920490:	52801e61 	mov	w1, #0xf3                  	// #243
  920494:	f9400bf3 	ldr	x19, [sp, #16]
  920498:	b903a001 	str	w1, [x0, #928]
  92049c:	90000040 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  9204a0:	9116f000 	add	x0, x0, #0x5bc
  9204a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9204a8:	14001bb4 	b	927378 <tf_log>

00000000009204ac <bl31_plat_arch_setup>:
  9204ac:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9204b0:	d2a01201 	mov	x1, #0x900000              	// #9437184
  9204b4:	52800143 	mov	w3, #0xa                   	// #10
  9204b8:	aa0103e0 	mov	x0, x1
  9204bc:	910003fd 	mov	x29, sp
  9204c0:	d2a00082 	mov	x2, #0x40000               	// #262144
  9204c4:	94000617 	bl	921d20 <mmap_add_region>
  9204c8:	d2a00201 	mov	x1, #0x100000              	// #1048576
  9204cc:	52800143 	mov	w3, #0xa                   	// #10
  9204d0:	aa0103e0 	mov	x0, x1
  9204d4:	d2a00022 	mov	x2, #0x10000               	// #65536
  9204d8:	94000612 	bl	921d20 <mmap_add_region>
  9204dc:	d2a80001 	mov	x1, #0x40000000            	// #1073741824
  9204e0:	52800343 	mov	w3, #0x1a                  	// #26
  9204e4:	aa0103e0 	mov	x0, x1
  9204e8:	d2b80002 	mov	x2, #0xc0000000            	// #3221225472
  9204ec:	9400060d 	bl	921d20 <mmap_add_region>
  9204f0:	d0000042 	adrp	x2, 92a000 <__RO_END__>
  9204f4:	90000000 	adrp	x0, 920000 <bl31_entrypoint>
  9204f8:	91000042 	add	x2, x2, #0x0
  9204fc:	91000000 	add	x0, x0, #0x0
  920500:	cb000042 	sub	x2, x2, x0
  920504:	d2a01241 	mov	x1, #0x920000              	// #9568256
  920508:	52800043 	mov	w3, #0x2                   	// #2
  92050c:	aa0103e0 	mov	x0, x1
  920510:	94000604 	bl	921d20 <mmap_add_region>
  920514:	52800043 	mov	w3, #0x2                   	// #2
  920518:	d2a00082 	mov	x2, #0x40000               	// #262144
  92051c:	d2800001 	mov	x1, #0x0                   	// #0
  920520:	d2800000 	mov	x0, #0x0                   	// #0
  920524:	940005ff 	bl	921d20 <mmap_add_region>
  920528:	d2a64001 	mov	x1, #0x32000000            	// #838860800
  92052c:	52800103 	mov	w3, #0x8                   	// #8
  920530:	aa0103e0 	mov	x0, x1
  920534:	d2a01002 	mov	x2, #0x800000              	// #8388608
  920538:	940005fa 	bl	921d20 <mmap_add_region>
  92053c:	d2a60001 	mov	x1, #0x30000000            	// #805306368
  920540:	52800103 	mov	w3, #0x8                   	// #8
  920544:	aa0103e0 	mov	x0, x1
  920548:	d2a01802 	mov	x2, #0xc00000              	// #12582912
  92054c:	940005f5 	bl	921d20 <mmap_add_region>
  920550:	d2a65801 	mov	x1, #0x32c00000            	// #851443712
  920554:	52800103 	mov	w3, #0x8                   	// #8
  920558:	aa0103e0 	mov	x0, x1
  92055c:	d2a00802 	mov	x2, #0x400000              	// #4194304
  920560:	940005f0 	bl	921d20 <mmap_add_region>
  920564:	d2a71001 	mov	x1, #0x38800000            	// #947912704
  920568:	52800103 	mov	w3, #0x8                   	// #8
  92056c:	aa0103e0 	mov	x0, x1
  920570:	d2a00202 	mov	x2, #0x100000              	// #1048576
  920574:	940005eb 	bl	921d20 <mmap_add_region>
  920578:	d2a78001 	mov	x1, #0x3c000000            	// #1006632960
  92057c:	52800103 	mov	w3, #0x8                   	// #8
  920580:	aa0103e0 	mov	x0, x1
  920584:	d2a08002 	mov	x2, #0x4000000             	// #67108864
  920588:	940005e6 	bl	921d20 <mmap_add_region>
  92058c:	d2a00301 	mov	x1, #0x180000              	// #1572864
  920590:	52800143 	mov	w3, #0xa                   	// #10
  920594:	aa0103e0 	mov	x0, x1
  920598:	d2900002 	mov	x2, #0x8000                	// #32768
  92059c:	940005e1 	bl	921d20 <mmap_add_region>
  9205a0:	d2a70661 	mov	x1, #0x38330000            	// #942866432
  9205a4:	aa0103e0 	mov	x0, x1
  9205a8:	52800103 	mov	w3, #0x8                   	// #8
  9205ac:	d2a00202 	mov	x2, #0x100000              	// #1048576
  9205b0:	940005dc 	bl	921d20 <mmap_add_region>
  9205b4:	9400051d 	bl	921a28 <init_xlat_tables>
  9205b8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9205bc:	52800000 	mov	w0, #0x0                   	// #0
  9205c0:	1400053b 	b	921aac <enable_mmu_el3>

00000000009205c4 <bl31_platform_setup>:
  9205c4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9205c8:	910003fd 	mov	x29, sp
  9205cc:	9400065c 	bl	921f3c <generic_delay_timer_init>
  9205d0:	d2802480 	mov	x0, #0x124                 	// #292
  9205d4:	52800021 	mov	w1, #0x1                   	// #1
  9205d8:	f2a606c0 	movk	x0, #0x3036, lsl #16
  9205dc:	b9000001 	str	w1, [x0]
  9205e0:	d2a00300 	mov	x0, #0x180000              	// #1572864
  9205e4:	94000ad7 	bl	923140 <dram_info_init>
  9205e8:	94000a5e 	bl	922f60 <plat_gic_driver_init>
  9205ec:	94000a60 	bl	922f6c <plat_gic_init>
  9205f0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9205f4:	1400025f 	b	920f70 <imx_gpc_init>

00000000009205f8 <bl31_plat_get_next_image_ep_info>:
  9205f8:	7100041f 	cmp	w0, #0x1
  9205fc:	540000c0 	b.eq	920614 <bl31_plat_get_next_image_ep_info+0x1c>  // b.none
  920600:	7100001f 	cmp	w0, #0x0
  920604:	90000061 	adrp	x1, 92c000 <__STACKS_START__+0x1e80>
  920608:	91360020 	add	x0, x1, #0xd80
  92060c:	9a9f0000 	csel	x0, x0, xzr, eq  // eq = none
  920610:	d65f03c0 	ret
  920614:	90000060 	adrp	x0, 92c000 <__STACKS_START__+0x1e80>
  920618:	91376000 	add	x0, x0, #0xdd8
  92061c:	17fffffd 	b	920610 <bl31_plat_get_next_image_ep_info+0x18>

0000000000920620 <plat_get_syscnt_freq2>:
  920620:	52824000 	mov	w0, #0x1200                	// #4608
  920624:	72a00f40 	movk	w0, #0x7a, lsl #16
  920628:	d65f03c0 	ret

000000000092062c <bl31_plat_runtime_setup>:
  92062c:	d65f03c0 	ret

0000000000920630 <imx_is_m4_enabled>:
  920630:	d2800180 	mov	x0, #0xc                   	// #12
  920634:	f2a60720 	movk	x0, #0x3039, lsl #16
  920638:	b9400000 	ldr	w0, [x0]
  92063c:	2a2003e0 	mvn	w0, w0
  920640:	12000000 	and	w0, w0, #0x1
  920644:	d65f03c0 	ret

0000000000920648 <imx_m4_lpa_active>:
  920648:	d2801280 	mov	x0, #0x94                  	// #148
  92064c:	f2a60720 	movk	x0, #0x3039, lsl #16
  920650:	b9400001 	ldr	w1, [x0]
  920654:	528aaaa0 	mov	w0, #0x5555                	// #21845
  920658:	6a00003f 	tst	w1, w0
  92065c:	1a9f07e0 	cset	w0, ne  // ne = any
  920660:	d65f03c0 	ret

0000000000920664 <imx_set_cpu_secure_entry>:
  920664:	531d7000 	lsl	w0, w0, #3
  920668:	52800e82 	mov	w2, #0x74                  	// #116
  92066c:	72a60722 	movk	w2, #0x3039, lsl #16
  920670:	0b020002 	add	w2, w0, w2
  920674:	d3589c23 	ubfx	x3, x1, #24, #16
  920678:	53025c21 	ubfx	w1, w1, #2, #22
  92067c:	93407c42 	sxtw	x2, w2
  920680:	b9000043 	str	w3, [x2]
  920684:	52800f02 	mov	w2, #0x78                  	// #120
  920688:	72a60722 	movk	w2, #0x3039, lsl #16
  92068c:	0b020000 	add	w0, w0, w2
  920690:	93407c00 	sxtw	x0, w0
  920694:	b9000001 	str	w1, [x0]
  920698:	d65f03c0 	ret

000000000092069c <imx_set_cpu_pwr_off>:
  92069c:	7100041f 	cmp	w0, #0x1
  9206a0:	531f7802 	lsl	w2, w0, #1
  9206a4:	11001803 	add	w3, w0, #0x6
  9206a8:	11703800 	add	w0, w0, #0xc0e, lsl #12
  9206ac:	d2800084 	mov	x4, #0x4                   	// #4
  9206b0:	11208000 	add	w0, w0, #0x820
  9206b4:	f2a60744 	movk	x4, #0x303a, lsl #16
  9206b8:	531f7863 	lsl	w3, w3, #1
  9206bc:	531a6400 	lsl	w0, w0, #6
  9206c0:	52800021 	mov	w1, #0x1                   	// #1
  9206c4:	b9400085 	ldr	w5, [x4]
  9206c8:	1ac22022 	lsl	w2, w1, w2
  9206cc:	93407c00 	sxtw	x0, w0
  9206d0:	1ac32021 	lsl	w1, w1, w3
  9206d4:	1a82c021 	csel	w1, w1, w2, gt
  9206d8:	2a050021 	orr	w1, w1, w5
  9206dc:	b9000081 	str	w1, [x4]
  9206e0:	b9400001 	ldr	w1, [x0]
  9206e4:	32000021 	orr	w1, w1, #0x1
  9206e8:	b9000001 	str	w1, [x0]
  9206ec:	d65f03c0 	ret

00000000009206f0 <imx_set_cpu_pwr_on>:
  9206f0:	11001803 	add	w3, w0, #0x6
  9206f4:	d2800084 	mov	x4, #0x4                   	// #4
  9206f8:	f2a60744 	movk	x4, #0x303a, lsl #16
  9206fc:	531f7802 	lsl	w2, w0, #1
  920700:	531f7863 	lsl	w3, w3, #1
  920704:	52800021 	mov	w1, #0x1                   	// #1
  920708:	b9400085 	ldr	w5, [x4]
  92070c:	6b01001f 	cmp	w0, w1
  920710:	1ac22022 	lsl	w2, w1, w2
  920714:	1ac32023 	lsl	w3, w1, w3
  920718:	2a2303e3 	mvn	w3, w3
  92071c:	1ac02021 	lsl	w1, w1, w0
  920720:	11703800 	add	w0, w0, #0xc0e, lsl #12
  920724:	5a82c062 	csinv	w2, w3, w2, gt
  920728:	11208000 	add	w0, w0, #0x820
  92072c:	d2800103 	mov	x3, #0x8                   	// #8
  920730:	0a050042 	and	w2, w2, w5
  920734:	f2a60723 	movk	x3, #0x3039, lsl #16
  920738:	b9000082 	str	w2, [x4]
  92073c:	531a6400 	lsl	w0, w0, #6
  920740:	b9400062 	ldr	w2, [x3]
  920744:	93407c00 	sxtw	x0, w0
  920748:	0a210042 	bic	w2, w2, w1
  92074c:	b9000062 	str	w2, [x3]
  920750:	b9400002 	ldr	w2, [x0]
  920754:	32000042 	orr	w2, w2, #0x1
  920758:	b9000002 	str	w2, [x0]
  92075c:	d2801e02 	mov	x2, #0xf0                  	// #240
  920760:	f2a60742 	movk	x2, #0x303a, lsl #16
  920764:	b9400043 	ldr	w3, [x2]
  920768:	2a030023 	orr	w3, w1, w3
  92076c:	b9000043 	str	w3, [x2]
  920770:	b9400043 	ldr	w3, [x2]
  920774:	6a03003f 	tst	w1, w3
  920778:	54ffffc1 	b.ne	920770 <imx_set_cpu_pwr_on+0x80>  // b.any
  92077c:	b9400002 	ldr	w2, [x0]
  920780:	121f7842 	and	w2, w2, #0xfffffffe
  920784:	b9000002 	str	w2, [x0]
  920788:	d2800100 	mov	x0, #0x8                   	// #8
  92078c:	f2a60720 	movk	x0, #0x3039, lsl #16
  920790:	b9400002 	ldr	w2, [x0]
  920794:	2a020021 	orr	w1, w1, w2
  920798:	b9000001 	str	w1, [x0]
  92079c:	d65f03c0 	ret

00000000009207a0 <imx_set_cpu_lpm>:
  9207a0:	d2800085 	mov	x5, #0x4                   	// #4
  9207a4:	11703803 	add	w3, w0, #0xc0e, lsl #12
  9207a8:	f2a60745 	movk	x5, #0x303a, lsl #16
  9207ac:	72001c3f 	tst	w1, #0xff
  9207b0:	11208063 	add	w3, w3, #0x820
  9207b4:	b94000a6 	ldr	w6, [x5]
  9207b8:	54000340 	b.eq	920820 <imx_set_cpu_lpm+0x80>  // b.none
  9207bc:	531f7802 	lsl	w2, w0, #1
  9207c0:	52800021 	mov	w1, #0x1                   	// #1
  9207c4:	6b01001f 	cmp	w0, w1
  9207c8:	531a6463 	lsl	w3, w3, #6
  9207cc:	1ac22024 	lsl	w4, w1, w2
  9207d0:	11001802 	add	w2, w0, #0x6
  9207d4:	93407c63 	sxtw	x3, w3
  9207d8:	531f7842 	lsl	w2, w2, #1
  9207dc:	1ac22022 	lsl	w2, w1, w2
  9207e0:	1a84c042 	csel	w2, w2, w4, gt
  9207e4:	2a060042 	orr	w2, w2, w6
  9207e8:	11001004 	add	w4, w0, #0x4
  9207ec:	11002806 	add	w6, w0, #0xa
  9207f0:	7100041f 	cmp	w0, #0x1
  9207f4:	531f7884 	lsl	w4, w4, #1
  9207f8:	531f78c6 	lsl	w6, w6, #1
  9207fc:	1ac42024 	lsl	w4, w1, w4
  920800:	1ac62021 	lsl	w1, w1, w6
  920804:	1a84c021 	csel	w1, w1, w4, gt
  920808:	2a020021 	orr	w1, w1, w2
  92080c:	b90000a1 	str	w1, [x5]
  920810:	b9400060 	ldr	w0, [x3]
  920814:	32000000 	orr	w0, w0, #0x1
  920818:	b9000060 	str	w0, [x3]
  92081c:	d65f03c0 	ret
  920820:	11001801 	add	w1, w0, #0x6
  920824:	52800022 	mov	w2, #0x1                   	// #1
  920828:	531f7804 	lsl	w4, w0, #1
  92082c:	6b02001f 	cmp	w0, w2
  920830:	531f7821 	lsl	w1, w1, #1
  920834:	1ac42044 	lsl	w4, w2, w4
  920838:	1ac12041 	lsl	w1, w2, w1
  92083c:	2a2103e1 	mvn	w1, w1
  920840:	5a84c024 	csinv	w4, w1, w4, gt
  920844:	11001001 	add	w1, w0, #0x4
  920848:	0a060084 	and	w4, w4, w6
  92084c:	11002806 	add	w6, w0, #0xa
  920850:	531f7821 	lsl	w1, w1, #1
  920854:	7100041f 	cmp	w0, #0x1
  920858:	531f78c6 	lsl	w6, w6, #1
  92085c:	1ac12041 	lsl	w1, w2, w1
  920860:	1ac62042 	lsl	w2, w2, w6
  920864:	2a2203e2 	mvn	w2, w2
  920868:	5a81c040 	csinv	w0, w2, w1, gt
  92086c:	0a040000 	and	w0, w0, w4
  920870:	b90000a0 	str	w0, [x5]
  920874:	531a6460 	lsl	w0, w3, #6
  920878:	93407c00 	sxtw	x0, w0
  92087c:	b9400001 	ldr	w1, [x0]
  920880:	121f7821 	and	w1, w1, #0xfffffffe
  920884:	b9000001 	str	w1, [x0]
  920888:	17ffffe5 	b	92081c <imx_set_cpu_lpm+0x7c>

000000000092088c <imx_a53_plat_slot_config>:
  92088c:	d2801604 	mov	x4, #0xb0                  	// #176
  920890:	d2801783 	mov	x3, #0xbc                  	// #188
  920894:	d2812007 	mov	x7, #0x900                 	// #2304
  920898:	f2a60744 	movk	x4, #0x303a, lsl #16
  92089c:	f2a60747 	movk	x7, #0x303a, lsl #16
  9208a0:	f2a60743 	movk	x3, #0x303a, lsl #16
  9208a4:	b9400082 	ldr	w2, [x4]
  9208a8:	72001c1f 	tst	w0, #0xff
  9208ac:	b9400061 	ldr	w1, [x3]
  9208b0:	b94000e6 	ldr	w6, [x7]
  9208b4:	320000c5 	orr	w5, w6, #0x1
  9208b8:	b90000e5 	str	w5, [x7]
  9208bc:	540001a0 	b.eq	9208f0 <imx_a53_plat_slot_config+0x64>  // b.none
  9208c0:	32180042 	orr	w2, w2, #0x100
  9208c4:	32170021 	orr	w1, w1, #0x200
  9208c8:	320e83e0 	mov	w0, #0x40004               	// #262148
  9208cc:	b9000082 	str	w2, [x4]
  9208d0:	b9000061 	str	w1, [x3]
  9208d4:	d2800481 	mov	x1, #0x24                  	// #36
  9208d8:	f2a60741 	movk	x1, #0x303a, lsl #16
  9208dc:	b9000020 	str	w0, [x1]
  9208e0:	d2812000 	mov	x0, #0x900                 	// #2304
  9208e4:	f2a60740 	movk	x0, #0x303a, lsl #16
  9208e8:	b9000005 	str	w5, [x0]
  9208ec:	d65f03c0 	ret
  9208f0:	12177842 	and	w2, w2, #0xfffffeff
  9208f4:	12167821 	and	w1, w1, #0xfffffdff
  9208f8:	121f78c5 	and	w5, w6, #0xfffffffe
  9208fc:	320183e0 	mov	w0, #0x80008000            	// #-2147450880
  920900:	17fffff3 	b	9208cc <imx_a53_plat_slot_config+0x40>

0000000000920904 <imx_noc_slot_config>:
  920904:	d2801686 	mov	x6, #0xb4                  	// #180
  920908:	d2801705 	mov	x5, #0xb8                  	// #184
  92090c:	d2800481 	mov	x1, #0x24                  	// #36
  920910:	d2814802 	mov	x2, #0xa40                 	// #2624
  920914:	f2a60746 	movk	x6, #0x303a, lsl #16
  920918:	f2a60745 	movk	x5, #0x303a, lsl #16
  92091c:	f2a60741 	movk	x1, #0x303a, lsl #16
  920920:	f2a60742 	movk	x2, #0x303a, lsl #16
  920924:	b94000c4 	ldr	w4, [x6]
  920928:	72001c1f 	tst	w0, #0xff
  92092c:	b94000a3 	ldr	w3, [x5]
  920930:	b9400021 	ldr	w1, [x1]
  920934:	b9400042 	ldr	w2, [x2]
  920938:	540001e0 	b.eq	920974 <imx_noc_slot_config+0x70>  // b.none
  92093c:	12103c20 	and	w0, w1, #0xffff0000
  920940:	32160084 	orr	w4, w4, #0x400
  920944:	32150063 	orr	w3, w3, #0x800
  920948:	321d0000 	orr	w0, w0, #0x8
  92094c:	32000042 	orr	w2, w2, #0x1
  920950:	d2800481 	mov	x1, #0x24                  	// #36
  920954:	b90000c4 	str	w4, [x6]
  920958:	f2a60741 	movk	x1, #0x303a, lsl #16
  92095c:	b90000a3 	str	w3, [x5]
  920960:	b9000020 	str	w0, [x1]
  920964:	d2814800 	mov	x0, #0xa40                 	// #2624
  920968:	f2a60740 	movk	x0, #0x303a, lsl #16
  92096c:	b9000002 	str	w2, [x0]
  920970:	d65f03c0 	ret
  920974:	12157884 	and	w4, w4, #0xfffffbff
  920978:	12147863 	and	w3, w3, #0xfffff7ff
  92097c:	121f7842 	and	w2, w2, #0xfffffffe
  920980:	320183e0 	mov	w0, #0x80008000            	// #-2147450880
  920984:	17fffff3 	b	920950 <imx_noc_slot_config+0x4c>

0000000000920988 <imx_set_cluster_powerdown>:
  920988:	72001c21 	ands	w1, w1, #0xff
  92098c:	d2a60748 	mov	x8, #0x303a0000            	// #809107456
  920990:	54000380 	b.eq	920a00 <imx_set_cluster_powerdown+0x78>  // b.none
  920994:	b9400102 	ldr	w2, [x8]
  920998:	7100043f 	cmp	w1, #0x1
  92099c:	52800143 	mov	w3, #0xa                   	// #10
  9209a0:	528000a0 	mov	w0, #0x5                   	// #5
  9209a4:	1a830000 	csel	w0, w0, w3, eq  // eq = none
  9209a8:	51000c21 	sub	w1, w1, #0x3
  9209ac:	2a020002 	orr	w2, w0, w2
  9209b0:	7100043f 	cmp	w1, #0x1
  9209b4:	12117842 	and	w2, w2, #0xffffbfff
  9209b8:	b9000102 	str	w2, [x8]
  9209bc:	d2802102 	mov	x2, #0x108                 	// #264
  9209c0:	f2a60742 	movk	x2, #0x303a, lsl #16
  9209c4:	b9400043 	ldr	w3, [x2]
  9209c8:	2a030000 	orr	w0, w0, w3
  9209cc:	d2800083 	mov	x3, #0x4                   	// #4
  9209d0:	b9000040 	str	w0, [x2]
  9209d4:	f2a60743 	movk	x3, #0x303a, lsl #16
  9209d8:	52800202 	mov	w2, #0x10                  	// #16
  9209dc:	b9400060 	ldr	w0, [x3]
  9209e0:	72b00002 	movk	w2, #0x8000, lsl #16
  9209e4:	121a7800 	and	w0, w0, #0xffffffdf
  9209e8:	2a020002 	orr	w2, w0, w2
  9209ec:	321c0000 	orr	w0, w0, #0x10
  9209f0:	1a828000 	csel	w0, w0, w2, hi  // hi = pmore
  9209f4:	b9000060 	str	w0, [x3]
  9209f8:	52800020 	mov	w0, #0x1                   	// #1
  9209fc:	17ffffa4 	b	92088c <imx_a53_plat_slot_config>
  920a00:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  920a04:	52800000 	mov	w0, #0x0                   	// #0
  920a08:	910003fd 	mov	x29, sp
  920a0c:	97ffffa0 	bl	92088c <imx_a53_plat_slot_config>
  920a10:	b9400100 	ldr	w0, [x8]
  920a14:	d2802101 	mov	x1, #0x108                 	// #264
  920a18:	121c6c00 	and	w0, w0, #0xfffffff0
  920a1c:	f2a60741 	movk	x1, #0x303a, lsl #16
  920a20:	32120000 	orr	w0, w0, #0x4000
  920a24:	b9000100 	str	w0, [x8]
  920a28:	b9400020 	ldr	w0, [x1]
  920a2c:	121c6c00 	and	w0, w0, #0xfffffff0
  920a30:	b9000020 	str	w0, [x1]
  920a34:	d2800081 	mov	x1, #0x4                   	// #4
  920a38:	f2a60741 	movk	x1, #0x303a, lsl #16
  920a3c:	b9400020 	ldr	w0, [x1]
  920a40:	12007800 	and	w0, w0, #0x7fffffff
  920a44:	121b7800 	and	w0, w0, #0xffffffef
  920a48:	321b0000 	orr	w0, w0, #0x20
  920a4c:	b9000020 	str	w0, [x1]
  920a50:	a8c17bfd 	ldp	x29, x30, [sp], #16
  920a54:	d65f03c0 	ret

0000000000920a58 <imx_set_sys_lpm>:
  920a58:	d2800282 	mov	x2, #0x14                  	// #20
  920a5c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  920a60:	f2a60742 	movk	x2, #0x303a, lsl #16
  920a64:	72001c1f 	tst	w0, #0xff
  920a68:	910003fd 	mov	x29, sp
  920a6c:	b9400041 	ldr	w1, [x2]
  920a70:	121d6821 	and	w1, w1, #0x3ffffff8
  920a74:	120e7821 	and	w1, w1, #0xfffdffff
  920a78:	54000040 	b.eq	920a80 <imx_set_sys_lpm+0x28>  // b.none
  920a7c:	32021021 	orr	w1, w1, #0xc0000007
  920a80:	b9000041 	str	w1, [x2]
  920a84:	97fffeeb 	bl	920630 <imx_is_m4_enabled>
  920a88:	72001c1f 	tst	w0, #0xff
  920a8c:	54000120 	b.eq	920ab0 <imx_set_sys_lpm+0x58>  // b.none
  920a90:	97fffeee 	bl	920648 <imx_m4_lpa_active>
  920a94:	72001c1f 	tst	w0, #0xff
  920a98:	540000c0 	b.eq	920ab0 <imx_set_sys_lpm+0x58>  // b.none
  920a9c:	b9400040 	ldr	w0, [x2]
  920aa0:	320f0000 	orr	w0, w0, #0x20000
  920aa4:	b9000040 	str	w0, [x2]
  920aa8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  920aac:	d65f03c0 	ret
  920ab0:	97fffee0 	bl	920630 <imx_is_m4_enabled>
  920ab4:	72001c1f 	tst	w0, #0xff
  920ab8:	54ffff81 	b.ne	920aa8 <imx_set_sys_lpm+0x50>  // b.any
  920abc:	d2800101 	mov	x1, #0x8                   	// #8
  920ac0:	f2a60741 	movk	x1, #0x303a, lsl #16
  920ac4:	b9400020 	ldr	w0, [x1]
  920ac8:	32010000 	orr	w0, w0, #0x80000000
  920acc:	b9000020 	str	w0, [x1]
  920ad0:	17fffff6 	b	920aa8 <imx_set_sys_lpm+0x50>

0000000000920ad4 <imx_set_rbc_count>:
  920ad4:	d2800281 	mov	x1, #0x14                  	// #20
  920ad8:	52a90002 	mov	w2, #0x48000000            	// #1207959552
  920adc:	f2a60741 	movk	x1, #0x303a, lsl #16
  920ae0:	b9400020 	ldr	w0, [x1]
  920ae4:	2a020000 	orr	w0, w0, w2
  920ae8:	b9000020 	str	w0, [x1]
  920aec:	d65f03c0 	ret

0000000000920af0 <imx_clear_rbc_count>:
  920af0:	d2800281 	mov	x1, #0x14                  	// #20
  920af4:	f2a60741 	movk	x1, #0x303a, lsl #16
  920af8:	b9400020 	ldr	w0, [x1]
  920afc:	12016000 	and	w0, w0, #0x80ffffff
  920b00:	b9000020 	str	w0, [x1]
  920b04:	d65f03c0 	ret

0000000000920b08 <imx_anamix_pre_suspend>:
  920b08:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  920b0c:	910003fd 	mov	x29, sp
  920b10:	97fffec8 	bl	920630 <imx_is_m4_enabled>
  920b14:	72001c1f 	tst	w0, #0xff
  920b18:	540006c1 	b.ne	920bf0 <imx_anamix_pre_suspend+0xe8>  // b.any
  920b1c:	90000043 	adrp	x3, 928000 <unsigned_num_print+0x1c>
  920b20:	9117c063 	add	x3, x3, #0x5f0
  920b24:	d2800001 	mov	x1, #0x0                   	// #0
  920b28:	52a606c4 	mov	w4, #0x30360000            	// #808845312
  920b2c:	b8617860 	ldr	w0, [x3, x1, lsl #2]
  920b30:	91000421 	add	x1, x1, #0x1
  920b34:	f100283f 	cmp	x1, #0xa
  920b38:	0b040000 	add	w0, w0, w4
  920b3c:	93407c00 	sxtw	x0, w0
  920b40:	b9400002 	ldr	w2, [x0]
  920b44:	321c0042 	orr	w2, w2, #0x10
  920b48:	b9000002 	str	w2, [x0]
  920b4c:	54ffff01 	b.ne	920b2c <imx_anamix_pre_suspend+0x24>  // b.any
  920b50:	d2a606c2 	mov	x2, #0x30360000            	// #808845312
  920b54:	52822000 	mov	w0, #0x1100                	// #4352
  920b58:	528aa003 	mov	w3, #0x5500                	// #21760
  920b5c:	b9400041 	ldr	w1, [x2]
  920b60:	72a0aaa3 	movk	w3, #0x555, lsl #16
  920b64:	2a000021 	orr	w1, w1, w0
  920b68:	b9000041 	str	w1, [x2]
  920b6c:	b9401441 	ldr	w1, [x2, #20]
  920b70:	2a000021 	orr	w1, w1, w0
  920b74:	b9001441 	str	w1, [x2, #20]
  920b78:	b9402841 	ldr	w1, [x2, #40]
  920b7c:	2a000021 	orr	w1, w1, w0
  920b80:	b9002841 	str	w1, [x2, #40]
  920b84:	b9405041 	ldr	w1, [x2, #80]
  920b88:	2a000020 	orr	w0, w1, w0
  920b8c:	b9005040 	str	w0, [x2, #80]
  920b90:	5280a000 	mov	w0, #0x500                 	// #1280
  920b94:	b9406441 	ldr	w1, [x2, #100]
  920b98:	2a000021 	orr	w1, w1, w0
  920b9c:	b9006441 	str	w1, [x2, #100]
  920ba0:	b9407441 	ldr	w1, [x2, #116]
  920ba4:	2a000021 	orr	w1, w1, w0
  920ba8:	b9007441 	str	w1, [x2, #116]
  920bac:	b9408441 	ldr	w1, [x2, #132]
  920bb0:	2a000021 	orr	w1, w1, w0
  920bb4:	b9008441 	str	w1, [x2, #132]
  920bb8:	d2801281 	mov	x1, #0x94                  	// #148
  920bbc:	f2a606c1 	movk	x1, #0x3036, lsl #16
  920bc0:	b9400022 	ldr	w2, [x1]
  920bc4:	2a030042 	orr	w2, w2, w3
  920bc8:	b9000022 	str	w2, [x1]
  920bcc:	d2802082 	mov	x2, #0x104                 	// #260
  920bd0:	f2a606c2 	movk	x2, #0x3036, lsl #16
  920bd4:	b9400041 	ldr	w1, [x2]
  920bd8:	2a030021 	orr	w1, w1, w3
  920bdc:	b9000041 	str	w1, [x2]
  920be0:	b9401041 	ldr	w1, [x2, #16]
  920be4:	2a000020 	orr	w0, w1, w0
  920be8:	b9001040 	str	w0, [x2, #16]
  920bec:	14000004 	b	920bfc <imx_anamix_pre_suspend+0xf4>
  920bf0:	97fffe96 	bl	920648 <imx_m4_lpa_active>
  920bf4:	72001c1f 	tst	w0, #0xff
  920bf8:	54fff920 	b.eq	920b1c <imx_anamix_pre_suspend+0x14>  // b.none
  920bfc:	a8c17bfd 	ldp	x29, x30, [sp], #16
  920c00:	d65f03c0 	ret

0000000000920c04 <imx_anamix_post_resume>:
  920c04:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  920c08:	910003fd 	mov	x29, sp
  920c0c:	97fffe89 	bl	920630 <imx_is_m4_enabled>
  920c10:	72001c1f 	tst	w0, #0xff
  920c14:	540006c1 	b.ne	920cec <imx_anamix_post_resume+0xe8>  // b.any
  920c18:	90000043 	adrp	x3, 928000 <unsigned_num_print+0x1c>
  920c1c:	9117c063 	add	x3, x3, #0x5f0
  920c20:	d2800001 	mov	x1, #0x0                   	// #0
  920c24:	52a606c4 	mov	w4, #0x30360000            	// #808845312
  920c28:	b8617860 	ldr	w0, [x3, x1, lsl #2]
  920c2c:	91000421 	add	x1, x1, #0x1
  920c30:	f100283f 	cmp	x1, #0xa
  920c34:	0b040000 	add	w0, w0, w4
  920c38:	93407c00 	sxtw	x0, w0
  920c3c:	b9400002 	ldr	w2, [x0]
  920c40:	121b7842 	and	w2, w2, #0xffffffef
  920c44:	b9000002 	str	w2, [x0]
  920c48:	54ffff01 	b.ne	920c28 <imx_anamix_post_resume+0x24>  // b.any
  920c4c:	d2a606c2 	mov	x2, #0x30360000            	// #808845312
  920c50:	12822000 	mov	w0, #0xffffeeff            	// #-4353
  920c54:	52955fe3 	mov	w3, #0xaaff                	// #43775
  920c58:	b9400041 	ldr	w1, [x2]
  920c5c:	72bf5543 	movk	w3, #0xfaaa, lsl #16
  920c60:	0a000021 	and	w1, w1, w0
  920c64:	b9000041 	str	w1, [x2]
  920c68:	b9401441 	ldr	w1, [x2, #20]
  920c6c:	0a000021 	and	w1, w1, w0
  920c70:	b9001441 	str	w1, [x2, #20]
  920c74:	b9402841 	ldr	w1, [x2, #40]
  920c78:	0a000021 	and	w1, w1, w0
  920c7c:	b9002841 	str	w1, [x2, #40]
  920c80:	b9405041 	ldr	w1, [x2, #80]
  920c84:	0a000020 	and	w0, w1, w0
  920c88:	b9005040 	str	w0, [x2, #80]
  920c8c:	1280a000 	mov	w0, #0xfffffaff            	// #-1281
  920c90:	b9406441 	ldr	w1, [x2, #100]
  920c94:	0a000021 	and	w1, w1, w0
  920c98:	b9006441 	str	w1, [x2, #100]
  920c9c:	b9407441 	ldr	w1, [x2, #116]
  920ca0:	0a000021 	and	w1, w1, w0
  920ca4:	b9007441 	str	w1, [x2, #116]
  920ca8:	b9408441 	ldr	w1, [x2, #132]
  920cac:	0a000021 	and	w1, w1, w0
  920cb0:	b9008441 	str	w1, [x2, #132]
  920cb4:	d2801281 	mov	x1, #0x94                  	// #148
  920cb8:	f2a606c1 	movk	x1, #0x3036, lsl #16
  920cbc:	b9400022 	ldr	w2, [x1]
  920cc0:	0a030042 	and	w2, w2, w3
  920cc4:	b9000022 	str	w2, [x1]
  920cc8:	d2802082 	mov	x2, #0x104                 	// #260
  920ccc:	f2a606c2 	movk	x2, #0x3036, lsl #16
  920cd0:	b9400041 	ldr	w1, [x2]
  920cd4:	0a030021 	and	w1, w1, w3
  920cd8:	b9000041 	str	w1, [x2]
  920cdc:	b9401041 	ldr	w1, [x2, #16]
  920ce0:	0a000020 	and	w0, w1, w0
  920ce4:	b9001040 	str	w0, [x2, #16]
  920ce8:	14000004 	b	920cf8 <imx_anamix_post_resume+0xf4>
  920cec:	97fffe57 	bl	920648 <imx_m4_lpa_active>
  920cf0:	72001c1f 	tst	w0, #0xff
  920cf4:	54fff920 	b.eq	920c18 <imx_anamix_post_resume+0x14>  // b.none
  920cf8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  920cfc:	d65f03c0 	ret

0000000000920d00 <noc_wrapper_pre_suspend>:
  920d00:	2a0003e7 	mov	w7, w0
  920d04:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  920d08:	910003fd 	mov	x29, sp
  920d0c:	97fffe49 	bl	920630 <imx_is_m4_enabled>
  920d10:	72001c1f 	tst	w0, #0xff
  920d14:	540001c1 	b.ne	920d4c <noc_wrapper_pre_suspend+0x4c>  // b.any
  920d18:	d2a60741 	mov	x1, #0x303a0000            	// #809107456
  920d1c:	b9400020 	ldr	w0, [x1]
  920d20:	12177400 	and	w0, w0, #0xfffffe7f
  920d24:	b9000020 	str	w0, [x1]
  920d28:	b9401820 	ldr	w0, [x1, #24]
  920d2c:	321f0400 	orr	w0, w0, #0x6
  920d30:	b9001820 	str	w0, [x1, #24]
  920d34:	f0000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  920d38:	b946b000 	ldr	w0, [x0, #1712]
  920d3c:	350000e0 	cbnz	w0, 920d58 <noc_wrapper_pre_suspend+0x58>
  920d40:	52800020 	mov	w0, #0x1                   	// #1
  920d44:	97fffef0 	bl	920904 <imx_noc_slot_config>
  920d48:	14000004 	b	920d58 <noc_wrapper_pre_suspend+0x58>
  920d4c:	97fffe3f 	bl	920648 <imx_m4_lpa_active>
  920d50:	72001c1f 	tst	w0, #0xff
  920d54:	54fffe20 	b.eq	920d18 <noc_wrapper_pre_suspend+0x18>  // b.none
  920d58:	a8c17bfd 	ldp	x29, x30, [sp], #16
  920d5c:	90000061 	adrp	x1, 92c000 <__STACKS_START__+0x1e80>
  920d60:	2a0703e0 	mov	w0, w7
  920d64:	9138c021 	add	x1, x1, #0xe30
  920d68:	14000898 	b	922fc8 <plat_gic_save>

0000000000920d6c <noc_wrapper_post_resume>:
  920d6c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  920d70:	910003fd 	mov	x29, sp
  920d74:	f9000bf3 	str	x19, [sp, #16]
  920d78:	2a0003f3 	mov	w19, w0
  920d7c:	97fffe2d 	bl	920630 <imx_is_m4_enabled>
  920d80:	72001c1f 	tst	w0, #0xff
  920d84:	54000301 	b.ne	920de4 <noc_wrapper_post_resume+0x78>  // b.any
  920d88:	d2a60741 	mov	x1, #0x303a0000            	// #809107456
  920d8c:	b9400020 	ldr	w0, [x1]
  920d90:	32190400 	orr	w0, w0, #0x180
  920d94:	b9000020 	str	w0, [x1]
  920d98:	b9401820 	ldr	w0, [x1, #24]
  920d9c:	121d7400 	and	w0, w0, #0xfffffff9
  920da0:	b9001820 	str	w0, [x1, #24]
  920da4:	f0000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  920da8:	b946b000 	ldr	w0, [x0, #1712]
  920dac:	35000220 	cbnz	w0, 920df0 <noc_wrapper_post_resume+0x84>
  920db0:	d2800500 	mov	x0, #0x28                  	// #40
  920db4:	f2a60680 	movk	x0, #0x3034, lsl #16
  920db8:	b9400000 	ldr	w0, [x0]
  920dbc:	360000e0 	tbz	w0, #0, 920dd8 <noc_wrapper_post_resume+0x6c>
  920dc0:	d2a65f00 	mov	x0, #0x32f80000            	// #855113728
  920dc4:	94000ef6 	bl	92499c <tzc380_init>
  920dc8:	320427e2 	mov	w2, #0xf000003f            	// #-268435393
  920dcc:	d2800001 	mov	x1, #0x0                   	// #0
  920dd0:	52800000 	mov	w0, #0x0                   	// #0
  920dd4:	94000efd 	bl	9249c8 <tzc380_configure_region>
  920dd8:	52800000 	mov	w0, #0x0                   	// #0
  920ddc:	97fffeca 	bl	920904 <imx_noc_slot_config>
  920de0:	14000004 	b	920df0 <noc_wrapper_post_resume+0x84>
  920de4:	97fffe19 	bl	920648 <imx_m4_lpa_active>
  920de8:	72001c1f 	tst	w0, #0xff
  920dec:	54fffce0 	b.eq	920d88 <noc_wrapper_post_resume+0x1c>  // b.none
  920df0:	2a1303e0 	mov	w0, w19
  920df4:	f9400bf3 	ldr	x19, [sp, #16]
  920df8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  920dfc:	90000061 	adrp	x1, 92c000 <__STACKS_START__+0x1e80>
  920e00:	9138c021 	add	x1, x1, #0xe30
  920e04:	14000884 	b	923014 <plat_gic_restore>

0000000000920e08 <imx_set_sys_wakeup>:
  920e08:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  920e0c:	d2a60742 	mov	x2, #0x303a0000            	// #809107456
  920e10:	72001c21 	ands	w1, w1, #0xff
  920e14:	910003fd 	mov	x29, sp
  920e18:	b9400042 	ldr	w2, [x2]
  920e1c:	54000560 	b.eq	920ec8 <imx_set_sys_wakeup+0xc0>  // b.none
  920e20:	32020043 	orr	w3, w2, #0x40000000
  920e24:	11005005 	add	w5, w0, #0x14
  920e28:	11007002 	add	w2, w0, #0x1c
  920e2c:	52800024 	mov	w4, #0x1                   	// #1
  920e30:	7100041f 	cmp	w0, #0x1
  920e34:	1ac22082 	lsl	w2, w4, w2
  920e38:	1ac52084 	lsl	w4, w4, w5
  920e3c:	2a2403e4 	mvn	w4, w4
  920e40:	5a82c082 	csinv	w2, w4, w2, gt
  920e44:	0a030042 	and	w2, w2, w3
  920e48:	90000043 	adrp	x3, 928000 <unsigned_num_print+0x1c>
  920e4c:	91178063 	add	x3, x3, #0x5e0
  920e50:	d2a60744 	mov	x4, #0x303a0000            	// #809107456
  920e54:	d0000045 	adrp	x5, 92a000 <__RO_END__>
  920e58:	910000a5 	add	x5, x5, #0x0
  920e5c:	b9000082 	str	w2, [x4]
  920e60:	b860d862 	ldr	w2, [x3, w0, sxtw #2]
  920e64:	d2800000 	mov	x0, #0x0                   	// #0
  920e68:	0b040042 	add	w2, w2, w4
  920e6c:	90000064 	adrp	x4, 92c000 <__STACKS_START__+0x1e80>
  920e70:	9138c084 	add	x4, x4, #0xe30
  920e74:	340003e1 	cbz	w1, 920ef0 <imx_set_sys_wakeup+0xe8>
  920e78:	8b040003 	add	x3, x0, x4
  920e7c:	b8656806 	ldr	w6, [x0, x5]
  920e80:	b960c063 	ldr	w3, [x3, #8384]
  920e84:	2a2300c3 	orn	w3, w6, w3
  920e88:	2a0203e6 	mov	w6, w2
  920e8c:	91001000 	add	x0, x0, #0x4
  920e90:	11001042 	add	w2, w2, #0x4
  920e94:	f100401f 	cmp	x0, #0x10
  920e98:	b90000c3 	str	w3, [x6]
  920e9c:	54fffec1 	b.ne	920e74 <imx_set_sys_wakeup+0x6c>  // b.any
  920ea0:	97fffde4 	bl	920630 <imx_is_m4_enabled>
  920ea4:	72001c1f 	tst	w0, #0xff
  920ea8:	540000c0 	b.eq	920ec0 <imx_set_sys_wakeup+0xb8>  // b.none
  920eac:	d2800701 	mov	x1, #0x38                  	// #56
  920eb0:	f2a60741 	movk	x1, #0x303a, lsl #16
  920eb4:	b9400020 	ldr	w0, [x1]
  920eb8:	12077800 	and	w0, w0, #0xfeffffff
  920ebc:	b9000020 	str	w0, [x1]
  920ec0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  920ec4:	d65f03c0 	ret
  920ec8:	12017844 	and	w4, w2, #0xbfffffff
  920ecc:	11007002 	add	w2, w0, #0x1c
  920ed0:	52800023 	mov	w3, #0x1                   	// #1
  920ed4:	6b03001f 	cmp	w0, w3
  920ed8:	1ac22065 	lsl	w5, w3, w2
  920edc:	11005002 	add	w2, w0, #0x14
  920ee0:	1ac22062 	lsl	w2, w3, w2
  920ee4:	1a85c042 	csel	w2, w2, w5, gt
  920ee8:	2a040042 	orr	w2, w2, w4
  920eec:	17ffffd7 	b	920e48 <imx_set_sys_wakeup+0x40>
  920ef0:	12800003 	mov	w3, #0xffffffff            	// #-1
  920ef4:	17ffffe5 	b	920e88 <imx_set_sys_wakeup+0x80>

0000000000920ef8 <vpu_sft_reset_assert>:
  920ef8:	d2a70662 	mov	x2, #0x38330000            	// #942866432
  920efc:	71001c1f 	cmp	w0, #0x7
  920f00:	b9400041 	ldr	w1, [x2]
  920f04:	54000100 	b.eq	920f24 <vpu_sft_reset_assert+0x2c>  // b.none
  920f08:	7100201f 	cmp	w0, #0x8
  920f0c:	54000100 	b.eq	920f2c <vpu_sft_reset_assert+0x34>  // b.none
  920f10:	7100181f 	cmp	w0, #0x6
  920f14:	54000061 	b.ne	920f20 <vpu_sft_reset_assert+0x28>  // b.any
  920f18:	121e7821 	and	w1, w1, #0xfffffffd
  920f1c:	b9000041 	str	w1, [x2]
  920f20:	d65f03c0 	ret
  920f24:	121f7821 	and	w1, w1, #0xfffffffe
  920f28:	17fffffd 	b	920f1c <vpu_sft_reset_assert+0x24>
  920f2c:	121d7821 	and	w1, w1, #0xfffffffb
  920f30:	17fffffb 	b	920f1c <vpu_sft_reset_assert+0x24>

0000000000920f34 <vpu_sft_reset_deassert>:
  920f34:	d2a70662 	mov	x2, #0x38330000            	// #942866432
  920f38:	71001c1f 	cmp	w0, #0x7
  920f3c:	b9400041 	ldr	w1, [x2]
  920f40:	54000100 	b.eq	920f60 <vpu_sft_reset_deassert+0x2c>  // b.none
  920f44:	7100201f 	cmp	w0, #0x8
  920f48:	54000100 	b.eq	920f68 <vpu_sft_reset_deassert+0x34>  // b.none
  920f4c:	7100181f 	cmp	w0, #0x6
  920f50:	54000061 	b.ne	920f5c <vpu_sft_reset_deassert+0x28>  // b.any
  920f54:	321f0021 	orr	w1, w1, #0x2
  920f58:	b9000041 	str	w1, [x2]
  920f5c:	d65f03c0 	ret
  920f60:	32000021 	orr	w1, w1, #0x1
  920f64:	17fffffd 	b	920f58 <vpu_sft_reset_deassert+0x24>
  920f68:	321e0021 	orr	w1, w1, #0x4
  920f6c:	17fffffb 	b	920f58 <vpu_sft_reset_deassert+0x24>

0000000000920f70 <imx_gpc_init>:
  920f70:	d2800601 	mov	x1, #0x30                  	// #48
  920f74:	12800000 	mov	w0, #0xffffffff            	// #-1
  920f78:	f2a60741 	movk	x1, #0x303a, lsl #16
  920f7c:	52a61802 	mov	w2, #0x30c00000            	// #817889280
  920f80:	b9000020 	str	w0, [x1]
  920f84:	b9001020 	str	w0, [x1, #16]
  920f88:	b9019020 	str	w0, [x1, #400]
  920f8c:	b901a020 	str	w0, [x1, #416]
  920f90:	d2800a01 	mov	x1, #0x50                  	// #80
  920f94:	f2a60741 	movk	x1, #0x303a, lsl #16
  920f98:	b9000020 	str	w0, [x1]
  920f9c:	d2800681 	mov	x1, #0x34                  	// #52
  920fa0:	f2a60741 	movk	x1, #0x303a, lsl #16
  920fa4:	b9000020 	str	w0, [x1]
  920fa8:	b9001020 	str	w0, [x1, #16]
  920fac:	b9019020 	str	w0, [x1, #400]
  920fb0:	b901a020 	str	w0, [x1, #416]
  920fb4:	d2800a81 	mov	x1, #0x54                  	// #84
  920fb8:	f2a60741 	movk	x1, #0x303a, lsl #16
  920fbc:	b9000020 	str	w0, [x1]
  920fc0:	d2800701 	mov	x1, #0x38                  	// #56
  920fc4:	f2a60741 	movk	x1, #0x303a, lsl #16
  920fc8:	b9000020 	str	w0, [x1]
  920fcc:	b9001020 	str	w0, [x1, #16]
  920fd0:	b9019020 	str	w0, [x1, #400]
  920fd4:	b901a020 	str	w0, [x1, #416]
  920fd8:	d2800b01 	mov	x1, #0x58                  	// #88
  920fdc:	f2a60741 	movk	x1, #0x303a, lsl #16
  920fe0:	b9000020 	str	w0, [x1]
  920fe4:	d2800781 	mov	x1, #0x3c                  	// #60
  920fe8:	f2a60741 	movk	x1, #0x303a, lsl #16
  920fec:	b9000020 	str	w0, [x1]
  920ff0:	b9001020 	str	w0, [x1, #16]
  920ff4:	b9019020 	str	w0, [x1, #400]
  920ff8:	b901a020 	str	w0, [x1, #416]
  920ffc:	d2800b81 	mov	x1, #0x5c                  	// #92
  921000:	f2a60741 	movk	x1, #0x303a, lsl #16
  921004:	b9000020 	str	w0, [x1]
  921008:	d2a60741 	mov	x1, #0x303a0000            	// #809107456
  92100c:	b9400020 	ldr	w0, [x1]
  921010:	12197800 	and	w0, w0, #0xffffffbf
  921014:	2a020000 	orr	w0, w0, w2
  921018:	b9000020 	str	w0, [x1]
  92101c:	529ff8e2 	mov	w2, #0xffc7                	// #65479
  921020:	b9401820 	ldr	w0, [x1, #24]
  921024:	72a81fe2 	movk	w2, #0x40ff, lsl #16
  921028:	121d7400 	and	w0, w0, #0xfffffff9
  92102c:	b9001820 	str	w0, [x1, #24]
  921030:	d2801d80 	mov	x0, #0xec                  	// #236
  921034:	529fffe1 	mov	w1, #0xffff                	// #65535
  921038:	f2a60740 	movk	x0, #0x303a, lsl #16
  92103c:	b9000001 	str	w1, [x0]
  921040:	d2810081 	mov	x1, #0x804                 	// #2052
  921044:	f2a60741 	movk	x1, #0x303a, lsl #16
  921048:	52801020 	mov	w0, #0x81                  	// #129
  92104c:	b9000020 	str	w0, [x1]
  921050:	b9004020 	str	w0, [x1, #64]
  921054:	b9008020 	str	w0, [x1, #128]
  921058:	b900c020 	str	w0, [x1, #192]
  92105c:	b9010020 	str	w0, [x1, #256]
  921060:	d2812200 	mov	x0, #0x910                 	// #2320
  921064:	f2a60740 	movk	x0, #0x303a, lsl #16
  921068:	528c8b61 	mov	w1, #0x645b                	// #25691
  92106c:	72a00421 	movk	w1, #0x21, lsl #16
  921070:	b9000001 	str	w1, [x0]
  921074:	d2800480 	mov	x0, #0x24                  	// #36
  921078:	f2a60740 	movk	x0, #0x303a, lsl #16
  92107c:	320183e1 	mov	w1, #0x80008000            	// #-2147450880
  921080:	b9000001 	str	w1, [x0]
  921084:	d2800281 	mov	x1, #0x14                  	// #20
  921088:	f2a60741 	movk	x1, #0x303a, lsl #16
  92108c:	b9400020 	ldr	w0, [x1]
  921090:	0a020000 	and	w0, w0, w2
  921094:	52800502 	mov	w2, #0x28                  	// #40
  921098:	72a00022 	movk	w2, #0x1, lsl #16
  92109c:	2a020000 	orr	w0, w0, w2
  9210a0:	b9000020 	str	w0, [x1]
  9210a4:	d2800401 	mov	x1, #0x20                  	// #32
  9210a8:	f2a60721 	movk	x1, #0x3039, lsl #16
  9210ac:	b9400020 	ldr	w0, [x1]
  9210b0:	121f7800 	and	w0, w0, #0xfffffffe
  9210b4:	b9000020 	str	w0, [x1]
  9210b8:	b9400420 	ldr	w0, [x1, #4]
  9210bc:	121f7800 	and	w0, w0, #0xfffffffe
  9210c0:	b9000420 	str	w0, [x1, #4]
  9210c4:	d65f03c0 	ret

00000000009210c8 <imx_gpc_handler>:
  9210c8:	f100083f 	cmp	x1, #0x2
  9210cc:	54002040 	b.eq	9214d4 <imx_gpc_handler+0x40c>  // b.none
  9210d0:	f1000c3f 	cmp	x1, #0x3
  9210d4:	540021a1 	b.ne	921508 <imx_gpc_handler+0x440>  // b.any
  9210d8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9210dc:	d0000061 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  9210e0:	52800020 	mov	w0, #0x1                   	// #1
  9210e4:	910003fd 	mov	x29, sp
  9210e8:	a90153f3 	stp	x19, x20, [sp, #16]
  9210ec:	1ac22000 	lsl	w0, w0, w2
  9210f0:	a9025bf5 	stp	x21, x22, [sp, #32]
  9210f4:	aa0203f3 	mov	x19, x2
  9210f8:	b946b022 	ldr	w2, [x1, #1712]
  9210fc:	34001323 	cbz	w3, 921360 <imx_gpc_handler+0x298>
  921100:	2a020000 	orr	w0, w0, w2
  921104:	b906b020 	str	w0, [x1, #1712]
  921108:	b0000055 	adrp	x21, 92a000 <__RO_END__>
  92110c:	2a1303f4 	mov	w20, w19
  921110:	34000af3 	cbz	w19, 92126c <imx_gpc_handler+0x1a4>
  921114:	910042a0 	add	x0, x21, #0x10
  921118:	d2800281 	mov	x1, #0x14                  	// #20
  92111c:	51001a63 	sub	w3, w19, #0x6
  921120:	7100087f 	cmp	w3, #0x2
  921124:	9b010280 	madd	x0, x20, x1, x0
  921128:	52a60741 	mov	w1, #0x303a0000            	// #809107456
  92112c:	b9400c00 	ldr	w0, [x0, #12]
  921130:	0b010000 	add	w0, w0, w1
  921134:	b9400001 	ldr	w1, [x0]
  921138:	121f7821 	and	w1, w1, #0xfffffffe
  92113c:	b9000001 	str	w1, [x0]
  921140:	54000068 	b.hi	92114c <imx_gpc_handler+0x84>  // b.pmore
  921144:	2a1303e0 	mov	w0, w19
  921148:	97ffff6c 	bl	920ef8 <vpu_sft_reset_assert>
  92114c:	d2800281 	mov	x1, #0x14                  	// #20
  921150:	910042a4 	add	x4, x21, #0x10
  921154:	d2801f00 	mov	x0, #0xf8                  	// #248
  921158:	9b017e81 	mul	x1, x20, x1
  92115c:	f2a60740 	movk	x0, #0x303a, lsl #16
  921160:	b9400002 	ldr	w2, [x0]
  921164:	b8616885 	ldr	w5, [x4, x1]
  921168:	2a050042 	orr	w2, w2, w5
  92116c:	b9000002 	str	w2, [x0]
  921170:	b8616881 	ldr	w1, [x4, x1]
  921174:	b9400002 	ldr	w2, [x0]
  921178:	6a01005f 	tst	w2, w1
  92117c:	54ffffc1 	b.ne	921174 <imx_gpc_handler+0xac>  // b.any
  921180:	7100087f 	cmp	w3, #0x2
  921184:	54000268 	b.hi	9211d0 <imx_gpc_handler+0x108>  // b.pmore
  921188:	2a1303e0 	mov	w0, w19
  92118c:	97ffff6a 	bl	920f34 <vpu_sft_reset_deassert>
  921190:	7100167f 	cmp	w19, #0x5
  921194:	54000c41 	b.ne	92131c <imx_gpc_handler+0x254>  // b.any
  921198:	d2800896 	mov	x22, #0x44                  	// #68
  92119c:	52800020 	mov	w0, #0x1                   	// #1
  9211a0:	f2a60736 	movk	x22, #0x3039, lsl #16
  9211a4:	b90002c0 	str	w0, [x22]
  9211a8:	2a1303e0 	mov	w0, w19
  9211ac:	9400033c 	bl	921e9c <udelay>
  9211b0:	b90002df 	str	wzr, [x22]
  9211b4:	2a1303e0 	mov	w0, w19
  9211b8:	94000339 	bl	921e9c <udelay>
  9211bc:	d2800080 	mov	x0, #0x4                   	// #4
  9211c0:	528000e1 	mov	w1, #0x7                   	// #7
  9211c4:	f2a70660 	movk	x0, #0x3833, lsl #16
  9211c8:	b9000001 	str	w1, [x0]
  9211cc:	14000028 	b	92126c <imx_gpc_handler+0x1a4>
  9211d0:	7100127f 	cmp	w19, #0x4
  9211d4:	54fffde1 	b.ne	921190 <imx_gpc_handler+0xc8>  // b.any
  9211d8:	d2800801 	mov	x1, #0x40                  	// #64
  9211dc:	52800022 	mov	w2, #0x1                   	// #1
  9211e0:	f2a60721 	movk	x1, #0x3039, lsl #16
  9211e4:	d2801f16 	mov	x22, #0xf8                  	// #248
  9211e8:	f2a60756 	movk	x22, #0x303a, lsl #16
  9211ec:	b9000022 	str	w2, [x1]
  9211f0:	d281b002 	mov	x2, #0xd80                 	// #3456
  9211f4:	f2a60742 	movk	x2, #0x303a, lsl #16
  9211f8:	b9400041 	ldr	w1, [x2]
  9211fc:	121f7821 	and	w1, w1, #0xfffffffe
  921200:	b9000041 	str	w1, [x2]
  921204:	b9400001 	ldr	w1, [x0]
  921208:	321a0021 	orr	w1, w1, #0x40
  92120c:	b9000001 	str	w1, [x0]
  921210:	b94002c0 	ldr	w0, [x22]
  921214:	3737ffe0 	tbnz	w0, #6, 921210 <imx_gpc_handler+0x148>
  921218:	52800020 	mov	w0, #0x1                   	// #1
  92121c:	94000320 	bl	921e9c <udelay>
  921220:	d281c801 	mov	x1, #0xe40                 	// #3648
  921224:	f2a60741 	movk	x1, #0x303a, lsl #16
  921228:	b9400020 	ldr	w0, [x1]
  92122c:	121f7800 	and	w0, w0, #0xfffffffe
  921230:	b9000020 	str	w0, [x1]
  921234:	d2801f01 	mov	x1, #0xf8                  	// #248
  921238:	b94002c0 	ldr	w0, [x22]
  92123c:	f2a60741 	movk	x1, #0x303a, lsl #16
  921240:	32170000 	orr	w0, w0, #0x200
  921244:	b90002c0 	str	w0, [x22]
  921248:	b9400020 	ldr	w0, [x1]
  92124c:	374fffe0 	tbnz	w0, #9, 921248 <imx_gpc_handler+0x180>
  921250:	52800140 	mov	w0, #0xa                   	// #10
  921254:	94000312 	bl	921e9c <udelay>
  921258:	d2800800 	mov	x0, #0x40                  	// #64
  92125c:	f2a60720 	movk	x0, #0x3039, lsl #16
  921260:	b900001f 	str	wzr, [x0]
  921264:	52800140 	mov	w0, #0xa                   	// #10
  921268:	9400030d 	bl	921e9c <udelay>
  92126c:	910042a0 	add	x0, x21, #0x10
  921270:	d2800281 	mov	x1, #0x14                  	// #20
  921274:	9b010280 	madd	x0, x20, x1, x0
  921278:	39404401 	ldrb	w1, [x0, #17]
  92127c:	350003a1 	cbnz	w1, 9212f0 <imx_gpc_handler+0x228>
  921280:	39404001 	ldrb	w1, [x0, #16]
  921284:	34000361 	cbz	w1, 9212f0 <imx_gpc_handler+0x228>
  921288:	d2803f81 	mov	x1, #0x1fc                 	// #508
  92128c:	b9400403 	ldr	w3, [x0, #4]
  921290:	f2a60741 	movk	x1, #0x303a, lsl #16
  921294:	b9400022 	ldr	w2, [x1]
  921298:	2a030042 	orr	w2, w2, w3
  92129c:	b9000022 	str	w2, [x1]
  9212a0:	b9400802 	ldr	w2, [x0, #8]
  9212a4:	aa0103e0 	mov	x0, x1
  9212a8:	b9400001 	ldr	w1, [x0]
  9212ac:	6a02003f 	tst	w1, w2
  9212b0:	54ffffc0 	b.eq	9212a8 <imx_gpc_handler+0x1e0>  // b.none
  9212b4:	7100127f 	cmp	w19, #0x4
  9212b8:	540001c1 	b.ne	9212f0 <imx_gpc_handler+0x228>  // b.any
  9212bc:	b9400001 	ldr	w1, [x0]
  9212c0:	32160021 	orr	w1, w1, #0x400
  9212c4:	b9000001 	str	w1, [x0]
  9212c8:	d2803f80 	mov	x0, #0x1fc                 	// #508
  9212cc:	f2a60740 	movk	x0, #0x303a, lsl #16
  9212d0:	aa0003e2 	mov	x2, x0
  9212d4:	b9400001 	ldr	w1, [x0]
  9212d8:	36e7ffe1 	tbz	w1, #28, 9212d4 <imx_gpc_handler+0x20c>
  9212dc:	b9400001 	ldr	w1, [x0]
  9212e0:	32170021 	orr	w1, w1, #0x200
  9212e4:	b9000001 	str	w1, [x0]
  9212e8:	b9400040 	ldr	w0, [x2]
  9212ec:	36dfffe0 	tbz	w0, #27, 9212e8 <imx_gpc_handler+0x220>
  9212f0:	2a1303f3 	mov	w19, w19
  9212f4:	b0000042 	adrp	x2, 92a000 <__RO_END__>
  9212f8:	91004042 	add	x2, x2, #0x10
  9212fc:	d2800280 	mov	x0, #0x14                  	// #20
  921300:	9b000a73 	madd	x19, x19, x0, x2
  921304:	3900467f 	strb	wzr, [x19, #17]
  921308:	52800000 	mov	w0, #0x0                   	// #0
  92130c:	a94153f3 	ldp	x19, x20, [sp, #16]
  921310:	a9425bf5 	ldp	x21, x22, [sp, #32]
  921314:	a8c37bfd 	ldp	x29, x30, [sp], #48
  921318:	d65f03c0 	ret
  92131c:	7100267f 	cmp	w19, #0x9
  921320:	54fffa61 	b.ne	92126c <imx_gpc_handler+0x1a4>  // b.any
  921324:	d288ba00 	mov	x0, #0x45d0                	// #17872
  921328:	52800061 	mov	w1, #0x3                   	// #3
  92132c:	f2a60700 	movk	x0, #0x3038, lsl #16
  921330:	b9000001 	str	w1, [x0]
  921334:	d2900080 	mov	x0, #0x8004                	// #32772
  921338:	f2a65c40 	movk	x0, #0x32e2, lsl #16
  92133c:	5283ffe1 	mov	w1, #0x1fff                	// #8191
  921340:	b9000001 	str	w1, [x0]
  921344:	d2900000 	mov	x0, #0x8000                	// #32768
  921348:	f2a65c40 	movk	x0, #0x32e2, lsl #16
  92134c:	52800fe1 	mov	w1, #0x7f                  	// #127
  921350:	b9000001 	str	w1, [x0]
  921354:	52a00061 	mov	w1, #0x30000               	// #196608
  921358:	b9000801 	str	w1, [x0, #8]
  92135c:	17ffffc4 	b	92126c <imx_gpc_handler+0x1a4>
  921360:	0a200040 	bic	w0, w2, w0
  921364:	b906b020 	str	w0, [x1, #1712]
  921368:	51000a60 	sub	w0, w19, #0x2
  92136c:	7100041f 	cmp	w0, #0x1
  921370:	54fffcc9 	b.ls	921308 <imx_gpc_handler+0x240>  // b.plast
  921374:	b0000042 	adrp	x2, 92a000 <__RO_END__>
  921378:	2a1303e5 	mov	w5, w19
  92137c:	91004041 	add	x1, x2, #0x10
  921380:	d2800280 	mov	x0, #0x14                  	// #20
  921384:	aa0203e4 	mov	x4, x2
  921388:	9b0004a0 	madd	x0, x5, x0, x1
  92138c:	39404401 	ldrb	w1, [x0, #17]
  921390:	35000401 	cbnz	w1, 921410 <imx_gpc_handler+0x348>
  921394:	39404000 	ldrb	w0, [x0, #16]
  921398:	340003c0 	cbz	w0, 921410 <imx_gpc_handler+0x348>
  92139c:	7100127f 	cmp	w19, #0x4
  9213a0:	540001e1 	b.ne	9213dc <imx_gpc_handler+0x314>  // b.any
  9213a4:	d2803f80 	mov	x0, #0x1fc                 	// #508
  9213a8:	f2a60740 	movk	x0, #0x303a, lsl #16
  9213ac:	b9400001 	ldr	w1, [x0]
  9213b0:	12157821 	and	w1, w1, #0xfffffbff
  9213b4:	b9000001 	str	w1, [x0]
  9213b8:	b9400001 	ldr	w1, [x0]
  9213bc:	37e7ffe1 	tbnz	w1, #28, 9213b8 <imx_gpc_handler+0x2f0>
  9213c0:	b9400001 	ldr	w1, [x0]
  9213c4:	12167821 	and	w1, w1, #0xfffffdff
  9213c8:	b9000001 	str	w1, [x0]
  9213cc:	d2803f81 	mov	x1, #0x1fc                 	// #508
  9213d0:	f2a60741 	movk	x1, #0x303a, lsl #16
  9213d4:	b9400020 	ldr	w0, [x1]
  9213d8:	37dfffe0 	tbnz	w0, #27, 9213d4 <imx_gpc_handler+0x30c>
  9213dc:	91004082 	add	x2, x4, #0x10
  9213e0:	d2800283 	mov	x3, #0x14                  	// #20
  9213e4:	d2803f80 	mov	x0, #0x1fc                 	// #508
  9213e8:	f2a60740 	movk	x0, #0x303a, lsl #16
  9213ec:	9b0308a2 	madd	x2, x5, x3, x2
  9213f0:	b9400006 	ldr	w6, [x0]
  9213f4:	b9400441 	ldr	w1, [x2, #4]
  9213f8:	0a2100c1 	bic	w1, w6, w1
  9213fc:	b9000001 	str	w1, [x0]
  921400:	b9400841 	ldr	w1, [x2, #8]
  921404:	b9400002 	ldr	w2, [x0]
  921408:	6a01005f 	tst	w2, w1
  92140c:	54ffffc1 	b.ne	921404 <imx_gpc_handler+0x33c>  // b.any
  921410:	7100127f 	cmp	w19, #0x4
  921414:	540005c1 	b.ne	9214cc <imx_gpc_handler+0x404>  // b.any
  921418:	d281b001 	mov	x1, #0xd80                 	// #3456
  92141c:	f2a60741 	movk	x1, #0x303a, lsl #16
  921420:	b9400020 	ldr	w0, [x1]
  921424:	32000000 	orr	w0, w0, #0x1
  921428:	b9000020 	str	w0, [x1]
  92142c:	d2802080 	mov	x0, #0x104                 	// #260
  921430:	f2a60740 	movk	x0, #0x303a, lsl #16
  921434:	b9400001 	ldr	w1, [x0]
  921438:	321a0021 	orr	w1, w1, #0x40
  92143c:	b9000001 	str	w1, [x0]
  921440:	b9400001 	ldr	w1, [x0]
  921444:	3737ffe1 	tbnz	w1, #6, 921440 <imx_gpc_handler+0x378>
  921448:	d281c802 	mov	x2, #0xe40                 	// #3648
  92144c:	f2a60742 	movk	x2, #0x303a, lsl #16
  921450:	b9400041 	ldr	w1, [x2]
  921454:	32000021 	orr	w1, w1, #0x1
  921458:	b9000041 	str	w1, [x2]
  92145c:	b9400001 	ldr	w1, [x0]
  921460:	32170021 	orr	w1, w1, #0x200
  921464:	b9000001 	str	w1, [x0]
  921468:	d2802081 	mov	x1, #0x104                 	// #260
  92146c:	f2a60741 	movk	x1, #0x303a, lsl #16
  921470:	b9400020 	ldr	w0, [x1]
  921474:	374fffe0 	tbnz	w0, #9, 921470 <imx_gpc_handler+0x3a8>
  921478:	d2800281 	mov	x1, #0x14                  	// #20
  92147c:	91004082 	add	x2, x4, #0x10
  921480:	52a60743 	mov	w3, #0x303a0000            	// #809107456
  921484:	9b017ca1 	mul	x1, x5, x1
  921488:	8b010040 	add	x0, x2, x1
  92148c:	b8616844 	ldr	w4, [x2, x1]
  921490:	b9400c00 	ldr	w0, [x0, #12]
  921494:	0b030000 	add	w0, w0, w3
  921498:	b9400003 	ldr	w3, [x0]
  92149c:	32000063 	orr	w3, w3, #0x1
  9214a0:	b9000003 	str	w3, [x0]
  9214a4:	d2802080 	mov	x0, #0x104                 	// #260
  9214a8:	f2a60740 	movk	x0, #0x303a, lsl #16
  9214ac:	b9400003 	ldr	w3, [x0]
  9214b0:	2a040063 	orr	w3, w3, w4
  9214b4:	b9000003 	str	w3, [x0]
  9214b8:	b8616841 	ldr	w1, [x2, x1]
  9214bc:	b9400002 	ldr	w2, [x0]
  9214c0:	6a01005f 	tst	w2, w1
  9214c4:	54ffffc1 	b.ne	9214bc <imx_gpc_handler+0x3f4>  // b.any
  9214c8:	17ffff8a 	b	9212f0 <imx_gpc_handler+0x228>
  9214cc:	34fff133 	cbz	w19, 9212f0 <imx_gpc_handler+0x228>
  9214d0:	17ffffea 	b	921478 <imx_gpc_handler+0x3b0>
  9214d4:	52800020 	mov	w0, #0x1                   	// #1
  9214d8:	b0000041 	adrp	x1, 92a000 <__RO_END__>
  9214dc:	1ac22000 	lsl	w0, w0, w2
  9214e0:	91000021 	add	x1, x1, #0x0
  9214e4:	53057c42 	lsr	w2, w2, #5
  9214e8:	7100007f 	cmp	w3, #0x0
  9214ec:	b8627824 	ldr	w4, [x1, x2, lsl #2]
  9214f0:	0a200085 	bic	w5, w4, w0
  9214f4:	2a040000 	orr	w0, w0, w4
  9214f8:	1a850000 	csel	w0, w0, w5, eq  // eq = none
  9214fc:	b8227820 	str	w0, [x1, x2, lsl #2]
  921500:	52800000 	mov	w0, #0x0                   	// #0
  921504:	d65f03c0 	ret
  921508:	12800000 	mov	w0, #0xffffffff            	// #-1
  92150c:	d65f03c0 	ret

0000000000921510 <imx_src_handler>:
  921510:	b40000a1 	cbz	x1, 921524 <imx_src_handler+0x14>
  921514:	f100043f 	cmp	x1, #0x1
  921518:	54000160 	b.eq	921544 <imx_src_handler+0x34>  // b.none
  92151c:	12800000 	mov	w0, #0xffffffff            	// #-1
  921520:	14000008 	b	921540 <imx_src_handler+0x30>
  921524:	d2800181 	mov	x1, #0xc                   	// #12
  921528:	f2a60721 	movk	x1, #0x3039, lsl #16
  92152c:	b9400020 	ldr	w0, [x1]
  921530:	121f7800 	and	w0, w0, #0xfffffffe
  921534:	321d0000 	orr	w0, w0, #0x8
  921538:	b9000020 	str	w0, [x1]
  92153c:	52800000 	mov	w0, #0x0                   	// #0
  921540:	d65f03c0 	ret
  921544:	d2800180 	mov	x0, #0xc                   	// #12
  921548:	f2a60720 	movk	x0, #0x3039, lsl #16
  92154c:	b9400000 	ldr	w0, [x0]
  921550:	2a2003e0 	mvn	w0, w0
  921554:	12000000 	and	w0, w0, #0x1
  921558:	17fffffa 	b	921540 <imx_src_handler+0x30>

000000000092155c <imx_soc_handler>:
  92155c:	d2810000 	mov	x0, #0x800                 	// #2048
  921560:	f2a606c0 	movk	x0, #0x3036, lsl #16
  921564:	b9400000 	ldr	w0, [x0]
  921568:	d65f03c0 	ret

000000000092156c <imx_noc_handler>:
  92156c:	52800000 	mov	w0, #0x0                   	// #0
  921570:	d65f03c0 	ret

0000000000921574 <imx_hab_handler>:
  921574:	aa0103e6 	mov	x6, x1
  921578:	f100183f 	cmp	x1, #0x6
  92157c:	54000648 	b.hi	921644 <imx_hab_handler+0xd0>  // b.pmore
  921580:	7100183f 	cmp	w1, #0x6
  921584:	54000608 	b.hi	921644 <imx_hab_handler+0xd0>  // b.pmore
  921588:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  92158c:	aa0303e1 	mov	x1, x3
  921590:	aa0203e0 	mov	x0, x2
  921594:	aa0403e3 	mov	x3, x4
  921598:	910003fd 	mov	x29, sp
  92159c:	f0000022 	adrp	x2, 928000 <unsigned_num_print+0x1c>
  9215a0:	91186042 	add	x2, x2, #0x618
  9215a4:	38664842 	ldrb	w2, [x2, w6, uxtw]
  9215a8:	10000064 	adr	x4, 9215b4 <imx_hab_handler+0x40>
  9215ac:	8b228882 	add	x2, x4, w2, sxtb #2
  9215b0:	d61f0040 	br	x2
  9215b4:	d2812402 	mov	x2, #0x920                 	// #2336
  9215b8:	d2800004 	mov	x4, #0x0                   	// #0
  9215bc:	b9400045 	ldr	w5, [x2]
  9215c0:	aa0103e2 	mov	x2, x1
  9215c4:	aa0003e1 	mov	x1, x0
  9215c8:	52800040 	mov	w0, #0x2                   	// #2
  9215cc:	d63f00a0 	blr	x5
  9215d0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9215d4:	d65f03c0 	ret
  9215d8:	d2812100 	mov	x0, #0x908                 	// #2312
  9215dc:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9215e0:	b9400000 	ldr	w0, [x0]
  9215e4:	d61f0000 	br	x0
  9215e8:	d2812200 	mov	x0, #0x910                 	// #2320
  9215ec:	17fffffc 	b	9215dc <imx_hab_handler+0x68>
  9215f0:	d2812802 	mov	x2, #0x940                 	// #2368
  9215f4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9215f8:	b9400044 	ldr	w4, [x2]
  9215fc:	aa0103e2 	mov	x2, x1
  921600:	2a0003e1 	mov	w1, w0
  921604:	52800660 	mov	w0, #0x33                  	// #51
  921608:	d61f0080 	br	x4
  92160c:	d2812902 	mov	x2, #0x948                 	// #2376
  921610:	a8c17bfd 	ldp	x29, x30, [sp], #16
  921614:	b9400042 	ldr	w2, [x2]
  921618:	d61f0040 	br	x2
  92161c:	d2812a00 	mov	x0, #0x950                 	// #2384
  921620:	b9400000 	ldr	w0, [x0]
  921624:	d63f0000 	blr	x0
  921628:	52800000 	mov	w0, #0x0                   	// #0
  92162c:	17ffffe9 	b	9215d0 <imx_hab_handler+0x5c>
  921630:	d2812302 	mov	x2, #0x918                 	// #2328
  921634:	a8c17bfd 	ldp	x29, x30, [sp], #16
  921638:	b9400044 	ldr	w4, [x2]
  92163c:	aa0303e2 	mov	x2, x3
  921640:	d61f0080 	br	x4
  921644:	12800000 	mov	w0, #0xffffffff            	// #-1
  921648:	d65f03c0 	ret

000000000092164c <imx_validate_ns_entrypoint>:
  92164c:	b24077e1 	mov	x1, #0x3fffffff            	// #1073741823
  921650:	eb01001f 	cmp	x0, x1
  921654:	12800020 	mov	w0, #0xfffffffe            	// #-2
  921658:	1a9f9000 	csel	w0, w0, wzr, ls  // ls = plast
  92165c:	d65f03c0 	ret

0000000000921660 <imx_validate_power_state>:
  921660:	d3504002 	ubfx	x2, x0, #16, #1
  921664:	12003c03 	and	w3, w0, #0xffff
  921668:	d3586400 	ubfx	x0, x0, #24, #2
  92166c:	71000c1f 	cmp	w0, #0x3
  921670:	540001c0 	b.eq	9216a8 <imx_validate_power_state+0x48>  // b.none
  921674:	35000082 	cbnz	w2, 921684 <imx_validate_power_state+0x24>
  921678:	52800040 	mov	w0, #0x2                   	// #2
  92167c:	39000020 	strb	w0, [x1]
  921680:	39000420 	strb	w0, [x1, #1]
  921684:	7100cc7f 	cmp	w3, #0x33
  921688:	1a9f0042 	csel	w2, w2, wzr, eq  // eq = none
  92168c:	340000a2 	cbz	w2, 9216a0 <imx_validate_power_state+0x40>
  921690:	52800080 	mov	w0, #0x4                   	// #4
  921694:	39000020 	strb	w0, [x1]
  921698:	52800020 	mov	w0, #0x1                   	// #1
  92169c:	39000420 	strb	w0, [x1, #1]
  9216a0:	52800000 	mov	w0, #0x0                   	// #0
  9216a4:	14000002 	b	9216ac <imx_validate_power_state+0x4c>
  9216a8:	12800020 	mov	w0, #0xfffffffe            	// #-2
  9216ac:	d65f03c0 	ret

00000000009216b0 <imx_cpu_standby>:
  9216b0:	d5033f9f 	dsb	sy
  9216b4:	d53e1100 	mrs	x0, scr_el3
  9216b8:	b27e0000 	orr	x0, x0, #0x4
  9216bc:	d51e1100 	msr	scr_el3, x0
  9216c0:	d5033fdf 	isb
  9216c4:	d503207f 	wfi
  9216c8:	d53e1100 	mrs	x0, scr_el3
  9216cc:	927df800 	and	x0, x0, #0xfffffffffffffffb
  9216d0:	d51e1100 	msr	scr_el3, x0
  9216d4:	d5033fdf 	isb
  9216d8:	d65f03c0 	ret

00000000009216dc <imx_get_sys_suspend_power_state>:
  9216dc:	52800061 	mov	w1, #0x3                   	// #3
  9216e0:	39000001 	strb	w1, [x0]
  9216e4:	39000401 	strb	w1, [x0, #1]
  9216e8:	52800041 	mov	w1, #0x2                   	// #2
  9216ec:	39000801 	strb	w1, [x0, #2]
  9216f0:	d65f03c0 	ret

00000000009216f4 <imx_system_reset>:
  9216f4:	d2a60501 	mov	x1, #0x30280000            	// #807927808
  9216f8:	528003a2 	mov	w2, #0x1d                  	// #29
  9216fc:	79400020 	ldrh	w0, [x1]
  921700:	12001c00 	and	w0, w0, #0xff
  921704:	2a020000 	orr	w0, w0, w2
  921708:	79000020 	strh	w0, [x1]
  92170c:	d2800040 	mov	x0, #0x2                   	// #2
  921710:	528aaaa1 	mov	w1, #0x5555                	// #21845
  921714:	f2a60500 	movk	x0, #0x3028, lsl #16
  921718:	79000001 	strh	w1, [x0]
  92171c:	128aaaa1 	mov	w1, #0xffffaaaa            	// #-21846
  921720:	79000001 	strh	w1, [x0]
  921724:	14000000 	b	921724 <imx_system_reset+0x30>

0000000000921728 <imx_system_off>:
  921728:	d2800700 	mov	x0, #0x38                  	// #56
  92172c:	52800c21 	mov	w1, #0x61                  	// #97
  921730:	f2a606e0 	movk	x0, #0x3037, lsl #16
  921734:	b9000001 	str	w1, [x0]
  921738:	14000000 	b	921738 <imx_system_off+0x10>

000000000092173c <imx_pwr_domain_on>:
  92173c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  921740:	d2a01241 	mov	x1, #0x920000              	// #9568256
  921744:	910003fd 	mov	x29, sp
  921748:	f9000bf3 	str	x19, [sp, #16]
  92174c:	12001c13 	and	w19, w0, #0xff
  921750:	2a1303e0 	mov	w0, w19
  921754:	97fffbc4 	bl	920664 <imx_set_cpu_secure_entry>
  921758:	2a1303e0 	mov	w0, w19
  92175c:	97fffbe5 	bl	9206f0 <imx_set_cpu_pwr_on>
  921760:	52800000 	mov	w0, #0x0                   	// #0
  921764:	f9400bf3 	ldr	x19, [sp, #16]
  921768:	a8c27bfd 	ldp	x29, x30, [sp], #32
  92176c:	d65f03c0 	ret

0000000000921770 <imx_pwr_domain_on_finish>:
  921770:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  921774:	910003fd 	mov	x29, sp
  921778:	9400060f 	bl	922fb4 <plat_gic_pcpu_init>
  92177c:	a8c17bfd 	ldp	x29, x30, [sp], #16
  921780:	14000603 	b	922f8c <plat_gic_cpuif_enable>

0000000000921784 <imx_pwr_domain_off>:
  921784:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  921788:	910003fd 	mov	x29, sp
  92178c:	f9000bf3 	str	x19, [sp, #16]
  921790:	d53800b3 	mrs	x19, mpidr_el1
  921794:	94000603 	bl	922fa0 <plat_gic_cpuif_disable>
  921798:	12001e60 	and	w0, w19, #0xff
  92179c:	f9400bf3 	ldr	x19, [sp, #16]
  9217a0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9217a4:	17fffbbe 	b	92069c <imx_set_cpu_pwr_off>

00000000009217a8 <imx_domain_suspend>:
  9217a8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9217ac:	910003fd 	mov	x29, sp
  9217b0:	a90153f3 	stp	x19, x20, [sp, #16]
  9217b4:	aa0003f4 	mov	x20, x0
  9217b8:	d53800b3 	mrs	x19, mpidr_el1
  9217bc:	39400000 	ldrb	w0, [x0]
  9217c0:	12001e73 	and	w19, w19, #0xff
  9217c4:	51000c00 	sub	w0, w0, #0x3
  9217c8:	7100041f 	cmp	w0, #0x1
  9217cc:	540003c8 	b.hi	921844 <imx_domain_suspend+0x9c>  // b.pmore
  9217d0:	940005f4 	bl	922fa0 <plat_gic_cpuif_disable>
  9217d4:	d2a01241 	mov	x1, #0x920000              	// #9568256
  9217d8:	2a1303e0 	mov	w0, w19
  9217dc:	97fffba2 	bl	920664 <imx_set_cpu_secure_entry>
  9217e0:	52800021 	mov	w1, #0x1                   	// #1
  9217e4:	2a1303e0 	mov	w0, w19
  9217e8:	97fffbee 	bl	9207a0 <imx_set_cpu_lpm>
  9217ec:	39400681 	ldrb	w1, [x20, #1]
  9217f0:	34000061 	cbz	w1, 9217fc <imx_domain_suspend+0x54>
  9217f4:	2a1303e0 	mov	w0, w19
  9217f8:	97fffc64 	bl	920988 <imx_set_cluster_powerdown>
  9217fc:	39400a80 	ldrb	w0, [x20, #2]
  921800:	51000400 	sub	w0, w0, #0x1
  921804:	7100041f 	cmp	w0, #0x1
  921808:	54000328 	b.hi	92186c <imx_domain_suspend+0xc4>  // b.pmore
  92180c:	97fffb89 	bl	920630 <imx_is_m4_enabled>
  921810:	72001c1f 	tst	w0, #0xff
  921814:	54000241 	b.ne	92185c <imx_domain_suspend+0xb4>  // b.any
  921818:	94000687 	bl	923234 <dram_enter_retention>
  92181c:	52800020 	mov	w0, #0x1                   	// #1
  921820:	97fffc8e 	bl	920a58 <imx_set_sys_lpm>
  921824:	97fffcb9 	bl	920b08 <imx_anamix_pre_suspend>
  921828:	2a1303e0 	mov	w0, w19
  92182c:	97fffd35 	bl	920d00 <noc_wrapper_pre_suspend>
  921830:	2a1303e0 	mov	w0, w19
  921834:	52800021 	mov	w1, #0x1                   	// #1
  921838:	a94153f3 	ldp	x19, x20, [sp, #16]
  92183c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  921840:	17fffd72 	b	920e08 <imx_set_sys_wakeup>
  921844:	d5033f9f 	dsb	sy
  921848:	d53e1100 	mrs	x0, scr_el3
  92184c:	b27e0000 	orr	x0, x0, #0x4
  921850:	d51e1100 	msr	scr_el3, x0
  921854:	d5033fdf 	isb
  921858:	17ffffe5 	b	9217ec <imx_domain_suspend+0x44>
  92185c:	97fffb7b 	bl	920648 <imx_m4_lpa_active>
  921860:	72001c1f 	tst	w0, #0xff
  921864:	54fffda0 	b.eq	921818 <imx_domain_suspend+0x70>  // b.none
  921868:	17ffffed 	b	92181c <imx_domain_suspend+0x74>
  92186c:	a94153f3 	ldp	x19, x20, [sp, #16]
  921870:	a8c27bfd 	ldp	x29, x30, [sp], #32
  921874:	d65f03c0 	ret

0000000000921878 <imx_domain_suspend_finish>:
  921878:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  92187c:	910003fd 	mov	x29, sp
  921880:	a90153f3 	stp	x19, x20, [sp, #16]
  921884:	aa0003f4 	mov	x20, x0
  921888:	d53800b3 	mrs	x19, mpidr_el1
  92188c:	39400800 	ldrb	w0, [x0, #2]
  921890:	12001e73 	and	w19, w19, #0xff
  921894:	51000400 	sub	w0, w0, #0x1
  921898:	7100041f 	cmp	w0, #0x1
  92189c:	540001a8 	b.hi	9218d0 <imx_domain_suspend_finish+0x58>  // b.pmore
  9218a0:	52800000 	mov	w0, #0x0                   	// #0
  9218a4:	97fffc6d 	bl	920a58 <imx_set_sys_lpm>
  9218a8:	2a1303e0 	mov	w0, w19
  9218ac:	52800001 	mov	w1, #0x0                   	// #0
  9218b0:	97fffd56 	bl	920e08 <imx_set_sys_wakeup>
  9218b4:	97fffcd4 	bl	920c04 <imx_anamix_post_resume>
  9218b8:	97fffb5e 	bl	920630 <imx_is_m4_enabled>
  9218bc:	72001c1f 	tst	w0, #0xff
  9218c0:	54000281 	b.ne	921910 <imx_domain_suspend_finish+0x98>  // b.any
  9218c4:	94000665 	bl	923258 <dram_exit_retention>
  9218c8:	2a1303e0 	mov	w0, w19
  9218cc:	97fffd28 	bl	920d6c <noc_wrapper_post_resume>
  9218d0:	39400680 	ldrb	w0, [x20, #1]
  9218d4:	340000a0 	cbz	w0, 9218e8 <imx_domain_suspend_finish+0x70>
  9218d8:	97fffc86 	bl	920af0 <imx_clear_rbc_count>
  9218dc:	52800001 	mov	w1, #0x0                   	// #0
  9218e0:	2a1303e0 	mov	w0, w19
  9218e4:	97fffc29 	bl	920988 <imx_set_cluster_powerdown>
  9218e8:	39400280 	ldrb	w0, [x20]
  9218ec:	51000c00 	sub	w0, w0, #0x3
  9218f0:	7100041f 	cmp	w0, #0x1
  9218f4:	54000168 	b.hi	921920 <imx_domain_suspend_finish+0xa8>  // b.pmore
  9218f8:	2a1303e0 	mov	w0, w19
  9218fc:	52800001 	mov	w1, #0x0                   	// #0
  921900:	97fffba8 	bl	9207a0 <imx_set_cpu_lpm>
  921904:	a94153f3 	ldp	x19, x20, [sp, #16]
  921908:	a8c27bfd 	ldp	x29, x30, [sp], #32
  92190c:	140005a0 	b	922f8c <plat_gic_cpuif_enable>
  921910:	97fffb4e 	bl	920648 <imx_m4_lpa_active>
  921914:	72001c1f 	tst	w0, #0xff
  921918:	54fffd60 	b.eq	9218c4 <imx_domain_suspend_finish+0x4c>  // b.none
  92191c:	17ffffeb 	b	9218c8 <imx_domain_suspend_finish+0x50>
  921920:	d53e1100 	mrs	x0, scr_el3
  921924:	927df800 	and	x0, x0, #0xfffffffffffffffb
  921928:	d51e1100 	msr	scr_el3, x0
  92192c:	d5033fdf 	isb
  921930:	a94153f3 	ldp	x19, x20, [sp, #16]
  921934:	a8c27bfd 	ldp	x29, x30, [sp], #32
  921938:	d65f03c0 	ret

000000000092193c <imx_pwr_domain_pwr_down_wfi>:
  92193c:	39400400 	ldrb	w0, [x0, #1]
  921940:	34000100 	cbz	w0, 921960 <imx_pwr_domain_pwr_down_wfi+0x24>
  921944:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  921948:	910003fd 	mov	x29, sp
  92194c:	97fffc62 	bl	920ad4 <imx_set_rbc_count>
  921950:	528003c0 	mov	w0, #0x1e                  	// #30
  921954:	94000152 	bl	921e9c <udelay>
  921958:	d503207f 	wfi
  92195c:	17ffffff 	b	921958 <imx_pwr_domain_pwr_down_wfi+0x1c>
  921960:	d503207f 	wfi
  921964:	17ffffff 	b	921960 <imx_pwr_domain_pwr_down_wfi+0x24>

0000000000921968 <plat_setup_psci_ops>:
  921968:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  92196c:	910003fd 	mov	x29, sp
  921970:	f9000bf3 	str	x19, [sp, #16]
  921974:	aa0103f3 	mov	x19, x1
  921978:	940016cf 	bl	9274b4 <imx_mailbox_init>
  92197c:	f0000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  921980:	91188000 	add	x0, x0, #0x620
  921984:	f9000260 	str	x0, [x19]
  921988:	52800000 	mov	w0, #0x0                   	// #0
  92198c:	f9400bf3 	ldr	x19, [sp, #16]
  921990:	a8c27bfd 	ldp	x29, x30, [sp], #32
  921994:	d65f03c0 	ret

0000000000921998 <plat_get_power_domain_tree_desc>:
  921998:	f0000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  92199c:	911b0000 	add	x0, x0, #0x6c0
  9219a0:	d65f03c0 	ret

00000000009219a4 <plat_core_pos_by_mpidr>:
  9219a4:	92409c01 	and	x1, x0, #0xffffffffff
  9219a8:	92705c00 	and	x0, x0, #0xffffff0000
  9219ac:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
  9219b0:	9260dc00 	and	x0, x0, #0xffffffff00ffffff
  9219b4:	b5000100 	cbnz	x0, 9219d4 <plat_core_pos_by_mpidr+0x30>
  9219b8:	53083c20 	ubfx	w0, w1, #8, #8
  9219bc:	12001c21 	and	w1, w1, #0xff
  9219c0:	7100041f 	cmp	w0, #0x1
  9219c4:	7a449822 	ccmp	w1, #0x4, #0x2, ls  // ls = plast
  9219c8:	0b000820 	add	w0, w1, w0, lsl #2
  9219cc:	5a9f9000 	csinv	w0, w0, wzr, ls  // ls = plast
  9219d0:	d65f03c0 	ret
  9219d4:	12800000 	mov	w0, #0xffffffff            	// #-1
  9219d8:	17fffffe 	b	9219d0 <plat_core_pos_by_mpidr+0x2c>

00000000009219dc <plat_get_target_pwr_state>:
  9219dc:	51000442 	sub	w2, w2, #0x1
  9219e0:	52800080 	mov	w0, #0x4                   	// #4
  9219e4:	91000442 	add	x2, x2, #0x1
  9219e8:	8b020022 	add	x2, x1, x2
  9219ec:	38401423 	ldrb	w3, [x1], #1
  9219f0:	6b00007f 	cmp	w3, w0
  9219f4:	1a803060 	csel	w0, w3, w0, cc  // cc = lo, ul, last
  9219f8:	eb02003f 	cmp	x1, x2
  9219fc:	12001c00 	and	w0, w0, #0xff
  921a00:	54ffff61 	b.ne	9219ec <plat_get_target_pwr_state+0x10>  // b.any
  921a04:	d65f03c0 	ret

0000000000921a08 <xlat_arch_current_el>:
  921a08:	d5384240 	mrs	x0, currentel
  921a0c:	53020c00 	ubfx	w0, w0, #2, #2
  921a10:	d65f03c0 	ret

0000000000921a14 <xlat_arch_get_xn_desc>:
  921a14:	71000c1f 	cmp	w0, #0x3
  921a18:	d2e00801 	mov	x1, #0x40000000000000      	// #18014398509481984
  921a1c:	d2e00400 	mov	x0, #0x20000000000000      	// #9007199254740992
  921a20:	9a800020 	csel	x0, x1, x0, eq  // eq = none
  921a24:	d65f03c0 	ret

0000000000921a28 <init_xlat_tables>:
  921a28:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  921a2c:	910003fd 	mov	x29, sp
  921a30:	940000bb 	bl	921d1c <print_mmap>
  921a34:	d2800000 	mov	x0, #0x0                   	// #0
  921a38:	910043a4 	add	x4, x29, #0x10
  921a3c:	910063a3 	add	x3, x29, #0x18
  921a40:	52800022 	mov	w2, #0x1                   	// #1
  921a44:	d0000061 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  921a48:	911b0021 	add	x1, x1, #0x6c0
  921a4c:	940000ef 	bl	921e08 <init_xlation_table>
  921a50:	f9400ba0 	ldr	x0, [x29, #16]
  921a54:	f2540c1f 	tst	x0, #0xf00000000000
  921a58:	540001a1 	b.ne	921a8c <init_xlat_tables+0x64>  // b.any
  921a5c:	f256041f 	tst	x0, #0xc0000000000
  921a60:	540001a1 	b.ne	921a94 <init_xlat_tables+0x6c>  // b.any
  921a64:	f258041f 	tst	x0, #0x30000000000
  921a68:	540001a1 	b.ne	921a9c <init_xlat_tables+0x74>  // b.any
  921a6c:	f25c0c1f 	tst	x0, #0xf000000000
  921a70:	540001a1 	b.ne	921aa4 <init_xlat_tables+0x7c>  // b.any
  921a74:	f2600c1f 	tst	x0, #0xf00000000
  921a78:	9a9f07e0 	cset	x0, ne  // ne = any
  921a7c:	d0000061 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  921a80:	f9037020 	str	x0, [x1, #1760]
  921a84:	a8c27bfd 	ldp	x29, x30, [sp], #32
  921a88:	d65f03c0 	ret
  921a8c:	d28000a0 	mov	x0, #0x5                   	// #5
  921a90:	17fffffb 	b	921a7c <init_xlat_tables+0x54>
  921a94:	d2800080 	mov	x0, #0x4                   	// #4
  921a98:	17fffff9 	b	921a7c <init_xlat_tables+0x54>
  921a9c:	d2800060 	mov	x0, #0x3                   	// #3
  921aa0:	17fffff7 	b	921a7c <init_xlat_tables+0x54>
  921aa4:	d2800040 	mov	x0, #0x2                   	// #2
  921aa8:	17fffff5 	b	921a7c <init_xlat_tables+0x54>

0000000000921aac <enable_mmu_el3>:
  921aac:	d2809fe1 	mov	x1, #0x4ff                 	// #1279
  921ab0:	f2a00881 	movk	x1, #0x44, lsl #16
  921ab4:	d51ea201 	msr	mair_el3, x1
  921ab8:	d50e871f 	tlbi	alle3
  921abc:	d2800401 	mov	x1, #0x20                  	// #32
  921ac0:	f27f001f 	tst	x0, #0x2
  921ac4:	d286a402 	mov	x2, #0x3520                	// #13600
  921ac8:	9a821022 	csel	x2, x1, x2, ne  // ne = any
  921acc:	d0000061 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  921ad0:	d2b01003 	mov	x3, #0x80800000            	// #2155872256
  921ad4:	f9437021 	ldr	x1, [x1, #1760]
  921ad8:	aa014061 	orr	x1, x3, x1, lsl #16
  921adc:	aa020021 	orr	x1, x1, x2
  921ae0:	d51e2041 	msr	tcr_el3, x1
  921ae4:	d0000061 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  921ae8:	911b0021 	add	x1, x1, #0x6c0
  921aec:	d51e2001 	msr	ttbr0_el3, x1
  921af0:	d5033b9f 	dsb	ish
  921af4:	d5033fdf 	isb
  921af8:	d53e1003 	mrs	x3, sctlr_el3
  921afc:	52800021 	mov	w1, #0x1                   	// #1
  921b00:	121d7862 	and	w2, w3, #0xfffffffb
  921b04:	72a00101 	movk	w1, #0x8, lsl #16
  921b08:	2a010042 	orr	w2, w2, w1
  921b0c:	11001021 	add	w1, w1, #0x4
  921b10:	f240001f 	tst	x0, #0x1
  921b14:	2a030021 	orr	w1, w1, w3
  921b18:	1a820020 	csel	w0, w1, w2, eq  // eq = none
  921b1c:	d51e1000 	msr	sctlr_el3, x0
  921b20:	d5033fdf 	isb
  921b24:	d65f03c0 	ret

0000000000921b28 <enable_mmu_direct_el3>:
  921b28:	17ffffe1 	b	921aac <enable_mmu_el3>

0000000000921b2c <init_xlation_table_inner>:
  921b2c:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
  921b30:	910003fd 	mov	x29, sp
  921b34:	a9025bf5 	stp	x21, x22, [sp, #32]
  921b38:	2a0303f5 	mov	w21, w3
  921b3c:	a9046bf9 	stp	x25, x26, [sp, #64]
  921b40:	aa0203f9 	mov	x25, x2
  921b44:	0b030c62 	add	w2, w3, w3, lsl #3
  921b48:	a90363f7 	stp	x23, x24, [sp, #48]
  921b4c:	71000ebf 	cmp	w21, #0x3
  921b50:	528004f7 	mov	w23, #0x27                  	// #39
  921b54:	4b0202e2 	sub	w2, w23, w2
  921b58:	d2800023 	mov	x3, #0x1                   	// #1
  921b5c:	d2803ff7 	mov	x23, #0x1ff                 	// #511
  921b60:	d2800078 	mov	x24, #0x3                   	// #3
  921b64:	d0000076 	adrp	x22, 92f000 <imx_gicv3_ctx+0x21d0>
  921b68:	9000009a 	adrp	x26, 931000 <xlat_tables>
  921b6c:	9a830318 	csel	x24, x24, x3, eq  // eq = none
  921b70:	912462d6 	add	x22, x22, #0x918
  921b74:	9100035a 	add	x26, x26, #0x0
  921b78:	a90153f3 	stp	x19, x20, [sp, #16]
  921b7c:	a90573fb 	stp	x27, x28, [sp, #80]
  921b80:	9ac222f7 	lsl	x23, x23, x2
  921b84:	9ac2207c 	lsl	x28, x3, x2
  921b88:	a9408c02 	ldp	x2, x3, [x0, #8]
  921b8c:	b4000263 	cbz	x3, 921bd8 <init_xlation_table_inner+0xac>
  921b90:	8b020063 	add	x3, x3, x2
  921b94:	d1000463 	sub	x3, x3, #0x1
  921b98:	eb01007f 	cmp	x3, x1
  921b9c:	54000582 	b.cs	921c4c <init_xlation_table_inner+0x120>  // b.hs, b.nlast
  921ba0:	91008000 	add	x0, x0, #0x20
  921ba4:	ea17003f 	tst	x1, x23
  921ba8:	540000a0 	b.eq	921bbc <init_xlation_table_inner+0x90>  // b.none
  921bac:	d1000423 	sub	x3, x1, #0x1
  921bb0:	b27f7be2 	mov	x2, #0xfffffffe            	// #4294967294
  921bb4:	eb02007f 	cmp	x3, x2
  921bb8:	54fffe89 	b.ls	921b88 <init_xlation_table_inner+0x5c>  // b.plast
  921bbc:	a94153f3 	ldp	x19, x20, [sp, #16]
  921bc0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  921bc4:	a94363f7 	ldp	x23, x24, [sp, #48]
  921bc8:	a9446bf9 	ldp	x25, x26, [sp, #64]
  921bcc:	a94573fb 	ldp	x27, x28, [sp, #80]
  921bd0:	a8c67bfd 	ldp	x29, x30, [sp], #96
  921bd4:	d65f03c0 	ret
  921bd8:	d2800013 	mov	x19, #0x0                   	// #0
  921bdc:	8b1c003b 	add	x27, x1, x28
  921be0:	d1000766 	sub	x6, x27, #0x1
  921be4:	eb0200df 	cmp	x6, x2
  921be8:	54000963 	b.cc	921d14 <init_xlation_table_inner+0x1e8>  // b.lo, b.ul, b.last
  921bec:	34000615 	cbz	w21, 921cac <init_xlation_table_inner+0x180>
  921bf0:	aa0003e4 	mov	x4, x0
  921bf4:	12800005 	mov	w5, #0xffffffff            	// #-1
  921bf8:	f9400883 	ldr	x3, [x4, #16]
  921bfc:	b40002c3 	cbz	x3, 921c54 <init_xlation_table_inner+0x128>
  921c00:	f9400487 	ldr	x7, [x4, #8]
  921c04:	eb0700df 	cmp	x6, x7
  921c08:	54000263 	b.cc	921c54 <init_xlation_table_inner+0x128>  // b.lo, b.ul, b.last
  921c0c:	8b070063 	add	x3, x3, x7
  921c10:	d1000463 	sub	x3, x3, #0x1
  921c14:	eb03003f 	cmp	x1, x3
  921c18:	54000168 	b.hi	921c44 <init_xlation_table_inner+0x118>  // b.pmore
  921c1c:	35000085 	cbnz	w5, 921c2c <init_xlation_table_inner+0x100>
  921c20:	b9401888 	ldr	w8, [x4, #24]
  921c24:	6b14011f 	cmp	w8, w20
  921c28:	540000e0 	b.eq	921c44 <init_xlation_table_inner+0x118>  // b.none
  921c2c:	eb07003f 	cmp	x1, x7
  921c30:	540003e3 	b.cc	921cac <init_xlation_table_inner+0x180>  // b.lo, b.ul, b.last
  921c34:	eb0300df 	cmp	x6, x3
  921c38:	540003a8 	b.hi	921cac <init_xlation_table_inner+0x180>  // b.pmore
  921c3c:	b9401894 	ldr	w20, [x4, #24]
  921c40:	52800005 	mov	w5, #0x0                   	// #0
  921c44:	91008084 	add	x4, x4, #0x20
  921c48:	17ffffec 	b	921bf8 <init_xlation_table_inner+0xcc>
  921c4c:	92800013 	mov	x19, #0xffffffffffffffff    	// #-1
  921c50:	17ffffe3 	b	921bdc <init_xlation_table_inner+0xb0>
  921c54:	350002c5 	cbnz	w5, 921cac <init_xlation_table_inner+0x180>
  921c58:	f9400013 	ldr	x19, [x0]
  921c5c:	d0000065 	adrp	x5, 92f000 <imx_gicv3_ctx+0x21d0>
  921c60:	f27d029f 	tst	x20, #0x8
  921c64:	d37f7e84 	ubfiz	x4, x20, #1, #32
  921c68:	8b130033 	add	x19, x1, x19
  921c6c:	9a9f17e3 	cset	x3, eq  // eq = none
  921c70:	cb020273 	sub	x19, x19, x2
  921c74:	927b0084 	and	x4, x4, #0x20
  921c78:	aa180262 	orr	x2, x19, x24
  921c7c:	f94374b3 	ldr	x19, [x5, #1768]
  921c80:	b2760273 	orr	x19, x19, #0x400
  921c84:	aa020273 	orr	x19, x19, x2
  921c88:	aa031c82 	orr	x2, x4, x3, lsl #7
  921c8c:	aa020273 	orr	x19, x19, x2
  921c90:	72000a83 	ands	w3, w20, #0x7
  921c94:	54000281 	b.ne	921ce4 <init_xlation_table_inner+0x1b8>  // b.any
  921c98:	d0000062 	adrp	x2, 92f000 <imx_gicv3_ctx+0x21d0>
  921c9c:	d2804083 	mov	x3, #0x204                 	// #516
  921ca0:	f9437842 	ldr	x2, [x2, #1776]
  921ca4:	aa030042 	orr	x2, x2, x3
  921ca8:	aa130053 	orr	x19, x2, x19
  921cac:	b100067f 	cmn	x19, #0x1
  921cb0:	54000121 	b.ne	921cd4 <init_xlation_table_inner+0x1a8>  // b.any
  921cb4:	b94002c3 	ldr	w3, [x22]
  921cb8:	d3747c62 	ubfiz	x2, x3, #12, #32
  921cbc:	11000463 	add	w3, w3, #0x1
  921cc0:	8b1a0042 	add	x2, x2, x26
  921cc4:	b90002c3 	str	w3, [x22]
  921cc8:	b2400453 	orr	x19, x2, #0x3
  921ccc:	110006a3 	add	w3, w21, #0x1
  921cd0:	97ffff97 	bl	921b2c <init_xlation_table_inner>
  921cd4:	f9000333 	str	x19, [x25]
  921cd8:	aa1b03e1 	mov	x1, x27
  921cdc:	91002339 	add	x25, x25, #0x8
  921ce0:	17ffffb1 	b	921ba4 <init_xlation_table_inner+0x78>
  921ce4:	52800502 	mov	w2, #0x28                  	// #40
  921ce8:	6a02029f 	tst	w20, w2
  921cec:	54000080 	b.eq	921cfc <init_xlation_table_inner+0x1d0>  // b.none
  921cf0:	d0000062 	adrp	x2, 92f000 <imx_gicv3_ctx+0x21d0>
  921cf4:	f9437842 	ldr	x2, [x2, #1776]
  921cf8:	aa020273 	orr	x19, x19, x2
  921cfc:	b2780662 	orr	x2, x19, #0x300
  921d00:	d2804104 	mov	x4, #0x208                 	// #520
  921d04:	7100087f 	cmp	w3, #0x2
  921d08:	aa040273 	orr	x19, x19, x4
  921d0c:	9a821273 	csel	x19, x19, x2, ne  // ne = any
  921d10:	17ffffe7 	b	921cac <init_xlation_table_inner+0x180>
  921d14:	d2800013 	mov	x19, #0x0                   	// #0
  921d18:	17ffffef 	b	921cd4 <init_xlation_table_inner+0x1a8>

0000000000921d1c <print_mmap>:
  921d1c:	d65f03c0 	ret

0000000000921d20 <mmap_add_region>:
  921d20:	b4000722 	cbz	x2, 921e04 <mmap_add_region+0xe4>
  921d24:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  921d28:	d0000064 	adrp	x4, 92f000 <imx_gicv3_ctx+0x21d0>
  921d2c:	910003fd 	mov	x29, sp
  921d30:	a90153f3 	stp	x19, x20, [sp, #16]
  921d34:	911be093 	add	x19, x4, #0x6f8
  921d38:	a9025bf5 	stp	x21, x22, [sp, #32]
  921d3c:	a90363f7 	stp	x23, x24, [sp, #48]
  921d40:	f9400666 	ldr	x6, [x19, #8]
  921d44:	91008265 	add	x5, x19, #0x20
  921d48:	eb0100df 	cmp	x6, x1
  921d4c:	540004c2 	b.cs	921de4 <mmap_add_region+0xc4>  // b.hs, b.nlast
  921d50:	f85f00a6 	ldur	x6, [x5, #-16]
  921d54:	b5000426 	cbnz	x6, 921dd8 <mmap_add_region+0xb8>
  921d58:	911be084 	add	x4, x4, #0x6f8
  921d5c:	d1000456 	sub	x22, x2, #0x1
  921d60:	91080084 	add	x4, x4, #0x200
  921d64:	2a0303f8 	mov	w24, w3
  921d68:	aa0203f5 	mov	x21, x2
  921d6c:	aa0103f4 	mov	x20, x1
  921d70:	aa0003f7 	mov	x23, x0
  921d74:	8b0002d6 	add	x22, x22, x0
  921d78:	aa1303e1 	mov	x1, x19
  921d7c:	cb130082 	sub	x2, x4, x19
  921d80:	91008260 	add	x0, x19, #0x20
  921d84:	9400187f 	bl	927f80 <memmove>
  921d88:	d0000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  921d8c:	a9005277 	stp	x23, x20, [x19]
  921d90:	f9000a75 	str	x21, [x19, #16]
  921d94:	f9449001 	ldr	x1, [x0, #2336]
  921d98:	b9001a78 	str	w24, [x19, #24]
  921d9c:	eb16003f 	cmp	x1, x22
  921da0:	54000042 	b.cs	921da8 <mmap_add_region+0x88>  // b.hs, b.nlast
  921da4:	f9049016 	str	x22, [x0, #2336]
  921da8:	d0000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  921dac:	d1000681 	sub	x1, x20, #0x1
  921db0:	8b150021 	add	x1, x1, x21
  921db4:	f9449402 	ldr	x2, [x0, #2344]
  921db8:	eb01005f 	cmp	x2, x1
  921dbc:	54000042 	b.cs	921dc4 <mmap_add_region+0xa4>  // b.hs, b.nlast
  921dc0:	f9049401 	str	x1, [x0, #2344]
  921dc4:	a94153f3 	ldp	x19, x20, [sp, #16]
  921dc8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  921dcc:	a94363f7 	ldp	x23, x24, [sp, #48]
  921dd0:	a8c47bfd 	ldp	x29, x30, [sp], #64
  921dd4:	d65f03c0 	ret
  921dd8:	aa0503f3 	mov	x19, x5
  921ddc:	17ffffd9 	b	921d40 <mmap_add_region+0x20>
  921de0:	aa0503f3 	mov	x19, x5
  921de4:	f9400666 	ldr	x6, [x19, #8]
  921de8:	91008265 	add	x5, x19, #0x20
  921dec:	eb0100df 	cmp	x6, x1
  921df0:	54fffb41 	b.ne	921d58 <mmap_add_region+0x38>  // b.any
  921df4:	f85f00a6 	ldur	x6, [x5, #-16]
  921df8:	eb0200df 	cmp	x6, x2
  921dfc:	54ffff28 	b.hi	921de0 <mmap_add_region+0xc0>  // b.pmore
  921e00:	17ffffd6 	b	921d58 <mmap_add_region+0x38>
  921e04:	d65f03c0 	ret

0000000000921e08 <init_xlation_table>:
  921e08:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  921e0c:	910003fd 	mov	x29, sp
  921e10:	a90153f3 	stp	x19, x20, [sp, #16]
  921e14:	aa0403f3 	mov	x19, x4
  921e18:	a9025bf5 	stp	x21, x22, [sp, #32]
  921e1c:	aa0303f4 	mov	x20, x3
  921e20:	a90363f7 	stp	x23, x24, [sp, #48]
  921e24:	aa0103f6 	mov	x22, x1
  921e28:	2a0203f7 	mov	w23, w2
  921e2c:	aa0003f5 	mov	x21, x0
  921e30:	97fffef6 	bl	921a08 <xlat_arch_current_el>
  921e34:	2a0003f8 	mov	w24, w0
  921e38:	97fffef7 	bl	921a14 <xlat_arch_get_xn_desc>
  921e3c:	d0000061 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  921e40:	71000f1f 	cmp	w24, #0x3
  921e44:	2a1703e3 	mov	w3, w23
  921e48:	aa1603e2 	mov	x2, x22
  921e4c:	f9037820 	str	x0, [x1, #1776]
  921e50:	d0000061 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  921e54:	d2800800 	mov	x0, #0x40                  	// #64
  921e58:	9a9f0000 	csel	x0, x0, xzr, eq  // eq = none
  921e5c:	f9037420 	str	x0, [x1, #1768]
  921e60:	aa1503e1 	mov	x1, x21
  921e64:	d0000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  921e68:	911be000 	add	x0, x0, #0x6f8
  921e6c:	97ffff30 	bl	921b2c <init_xlation_table_inner>
  921e70:	d0000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  921e74:	a9425bf5 	ldp	x21, x22, [sp, #32]
  921e78:	f9449400 	ldr	x0, [x0, #2344]
  921e7c:	a94363f7 	ldp	x23, x24, [sp, #48]
  921e80:	f9000280 	str	x0, [x20]
  921e84:	d0000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  921e88:	f9449000 	ldr	x0, [x0, #2336]
  921e8c:	f9000260 	str	x0, [x19]
  921e90:	a94153f3 	ldp	x19, x20, [sp, #16]
  921e94:	a8c47bfd 	ldp	x29, x30, [sp], #64
  921e98:	d65f03c0 	ret

0000000000921e9c <udelay>:
  921e9c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  921ea0:	910003fd 	mov	x29, sp
  921ea4:	a90153f3 	stp	x19, x20, [sp, #16]
  921ea8:	d0000074 	adrp	x20, 92f000 <imx_gicv3_ctx+0x21d0>
  921eac:	2a0003f3 	mov	w19, w0
  921eb0:	f9449a80 	ldr	x0, [x20, #2352]
  921eb4:	f9400000 	ldr	x0, [x0]
  921eb8:	f90013f5 	str	x21, [sp, #32]
  921ebc:	d63f0000 	blr	x0
  921ec0:	2a0003f5 	mov	w21, w0
  921ec4:	f9449a81 	ldr	x1, [x20, #2352]
  921ec8:	29410820 	ldp	w0, w2, [x1, #8]
  921ecc:	51000401 	sub	w1, w0, #0x1
  921ed0:	1b020673 	madd	w19, w19, w2, w1
  921ed4:	1ac00a73 	udiv	w19, w19, w0
  921ed8:	11000673 	add	w19, w19, #0x1
  921edc:	f9449a80 	ldr	x0, [x20, #2352]
  921ee0:	f9400000 	ldr	x0, [x0]
  921ee4:	d63f0000 	blr	x0
  921ee8:	4b0002a0 	sub	w0, w21, w0
  921eec:	6b00027f 	cmp	w19, w0
  921ef0:	54ffff68 	b.hi	921edc <udelay+0x40>  // b.pmore
  921ef4:	a94153f3 	ldp	x19, x20, [sp, #16]
  921ef8:	f94013f5 	ldr	x21, [sp, #32]
  921efc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  921f00:	d65f03c0 	ret

0000000000921f04 <timer_init>:
  921f04:	d0000061 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  921f08:	f9049820 	str	x0, [x1, #2352]
  921f0c:	d65f03c0 	ret

0000000000921f10 <get_timer_value>:
  921f10:	d53be020 	mrs	x0, cntpct_el0
  921f14:	2a2003e0 	mvn	w0, w0
  921f18:	d65f03c0 	ret

0000000000921f1c <generic_delay_timer_init_args>:
  921f1c:	d0000064 	adrp	x4, 92f000 <imx_gicv3_ctx+0x21d0>
  921f20:	9124e082 	add	x2, x4, #0x938
  921f24:	90000003 	adrp	x3, 921000 <imx_gpc_init+0x90>
  921f28:	913c4063 	add	x3, x3, #0xf10
  921f2c:	f9049c83 	str	x3, [x4, #2360]
  921f30:	29010440 	stp	w0, w1, [x2, #8]
  921f34:	aa0203e0 	mov	x0, x2
  921f38:	17fffff3 	b	921f04 <timer_init>

0000000000921f3c <generic_delay_timer_init>:
  921f3c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  921f40:	910003fd 	mov	x29, sp
  921f44:	97fff9b7 	bl	920620 <plat_get_syscnt_freq2>
  921f48:	2a0003e1 	mov	w1, w0
  921f4c:	52884800 	mov	w0, #0x4240                	// #16960
  921f50:	528000e3 	mov	w3, #0x7                   	// #7
  921f54:	72a001e0 	movk	w0, #0xf, lsl #16
  921f58:	52800142 	mov	w2, #0xa                   	// #10
  921f5c:	71000463 	subs	w3, w3, #0x1
  921f60:	54000061 	b.ne	921f6c <generic_delay_timer_init+0x30>  // b.any
  921f64:	a8c17bfd 	ldp	x29, x30, [sp], #16
  921f68:	17ffffed 	b	921f1c <generic_delay_timer_init_args>
  921f6c:	1ac20824 	udiv	w4, w1, w2
  921f70:	1b028485 	msub	w5, w4, w2, w1
  921f74:	35ffff85 	cbnz	w5, 921f64 <generic_delay_timer_init+0x28>
  921f78:	1ac20800 	udiv	w0, w0, w2
  921f7c:	2a0403e1 	mov	w1, w4
  921f80:	17fffff7 	b	921f5c <generic_delay_timer_init+0x20>

0000000000921f84 <gicd_read_igrpmodr>:
  921f84:	53057c21 	lsr	w1, w1, #5
  921f88:	91340000 	add	x0, x0, #0xd00
  921f8c:	d37e6821 	ubfiz	x1, x1, #2, #27
  921f90:	b8606820 	ldr	w0, [x1, x0]
  921f94:	d65f03c0 	ret

0000000000921f98 <gicd_write_igrpmodr>:
  921f98:	53057c21 	lsr	w1, w1, #5
  921f9c:	91340000 	add	x0, x0, #0xd00
  921fa0:	d37e6821 	ubfiz	x1, x1, #2, #27
  921fa4:	b8206822 	str	w2, [x1, x0]
  921fa8:	d65f03c0 	ret

0000000000921fac <gicd_set_igrpmodr>:
  921fac:	2a0103e3 	mov	w3, w1
  921fb0:	aa0003e4 	mov	x4, x0
  921fb4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  921fb8:	910003fd 	mov	x29, sp
  921fbc:	97fffff2 	bl	921f84 <gicd_read_igrpmodr>
  921fc0:	2a0303e1 	mov	w1, w3
  921fc4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  921fc8:	52800022 	mov	w2, #0x1                   	// #1
  921fcc:	1ac32042 	lsl	w2, w2, w3
  921fd0:	2a000042 	orr	w2, w2, w0
  921fd4:	aa0403e0 	mov	x0, x4
  921fd8:	17fffff0 	b	921f98 <gicd_write_igrpmodr>

0000000000921fdc <gicd_clr_igrpmodr>:
  921fdc:	2a0103e3 	mov	w3, w1
  921fe0:	aa0003e4 	mov	x4, x0
  921fe4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  921fe8:	910003fd 	mov	x29, sp
  921fec:	97ffffe6 	bl	921f84 <gicd_read_igrpmodr>
  921ff0:	2a0303e1 	mov	w1, w3
  921ff4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  921ff8:	52800022 	mov	w2, #0x1                   	// #1
  921ffc:	1ac32042 	lsl	w2, w2, w3
  922000:	0a220002 	bic	w2, w0, w2
  922004:	aa0403e0 	mov	x0, x4
  922008:	17ffffe4 	b	921f98 <gicd_write_igrpmodr>

000000000092200c <gicr_read_ipriorityr>:
  92200c:	91404000 	add	x0, x0, #0x10, lsl #12
  922010:	927e7421 	and	x1, x1, #0xfffffffc
  922014:	91100000 	add	x0, x0, #0x400
  922018:	b8606820 	ldr	w0, [x1, x0]
  92201c:	d65f03c0 	ret

0000000000922020 <gicr_write_ipriorityr>:
  922020:	91404000 	add	x0, x0, #0x10, lsl #12
  922024:	927e7421 	and	x1, x1, #0xfffffffc
  922028:	91100000 	add	x0, x0, #0x400
  92202c:	b8206822 	str	w2, [x1, x0]
  922030:	d65f03c0 	ret

0000000000922034 <gicr_clr_igroupr0>:
  922034:	d2801003 	mov	x3, #0x80                  	// #128
  922038:	52800022 	mov	w2, #0x1                   	// #1
  92203c:	f2a00023 	movk	x3, #0x1, lsl #16
  922040:	1ac12041 	lsl	w1, w2, w1
  922044:	b8636804 	ldr	w4, [x0, x3]
  922048:	0a210081 	bic	w1, w4, w1
  92204c:	b8236801 	str	w1, [x0, x3]
  922050:	d65f03c0 	ret

0000000000922054 <gicr_set_igrpmodr0>:
  922054:	d281a003 	mov	x3, #0xd00                 	// #3328
  922058:	52800022 	mov	w2, #0x1                   	// #1
  92205c:	f2a00023 	movk	x3, #0x1, lsl #16
  922060:	1ac12041 	lsl	w1, w2, w1
  922064:	b8636804 	ldr	w4, [x0, x3]
  922068:	2a040021 	orr	w1, w1, w4
  92206c:	b8236801 	str	w1, [x0, x3]
  922070:	d65f03c0 	ret

0000000000922074 <gicr_clr_igrpmodr0>:
  922074:	d281a003 	mov	x3, #0xd00                 	// #3328
  922078:	52800022 	mov	w2, #0x1                   	// #1
  92207c:	f2a00023 	movk	x3, #0x1, lsl #16
  922080:	1ac12041 	lsl	w1, w2, w1
  922084:	b8636804 	ldr	w4, [x0, x3]
  922088:	0a210081 	bic	w1, w4, w1
  92208c:	b8236801 	str	w1, [x0, x3]
  922090:	d65f03c0 	ret

0000000000922094 <gicr_set_isenabler0>:
  922094:	52800022 	mov	w2, #0x1                   	// #1
  922098:	1ac12041 	lsl	w1, w2, w1
  92209c:	d2802002 	mov	x2, #0x100                 	// #256
  9220a0:	f2a00022 	movk	x2, #0x1, lsl #16
  9220a4:	b8226801 	str	w1, [x0, x2]
  9220a8:	d65f03c0 	ret

00000000009220ac <gicr_set_icfgr1>:
  9220ac:	d2818084 	mov	x4, #0xc04                 	// #3076
  9220b0:	531f0c21 	ubfiz	w1, w1, #1, #4
  9220b4:	f2a00024 	movk	x4, #0x1, lsl #16
  9220b8:	12000442 	and	w2, w2, #0x3
  9220bc:	52800063 	mov	w3, #0x3                   	// #3
  9220c0:	b8646805 	ldr	w5, [x0, x4]
  9220c4:	1ac12063 	lsl	w3, w3, w1
  9220c8:	1ac12041 	lsl	w1, w2, w1
  9220cc:	0a2300a3 	bic	w3, w5, w3
  9220d0:	2a030021 	orr	w1, w1, w3
  9220d4:	b8246801 	str	w1, [x0, x4]
  9220d8:	d65f03c0 	ret

00000000009220dc <gicv3_rdistif_mark_core_awake>:
  9220dc:	b9401401 	ldr	w1, [x0, #20]
  9220e0:	91005002 	add	x2, x0, #0x14
  9220e4:	36f800c1 	tbz	w1, #31, 9220fc <gicv3_rdistif_mark_core_awake+0x20>
  9220e8:	b9401401 	ldr	w1, [x0, #20]
  9220ec:	121f7821 	and	w1, w1, #0xfffffffe
  9220f0:	b9001401 	str	w1, [x0, #20]
  9220f4:	b9400041 	ldr	w1, [x2]
  9220f8:	37ffffe1 	tbnz	w1, #31, 9220f4 <gicv3_rdistif_mark_core_awake+0x18>
  9220fc:	b9401401 	ldr	w1, [x0, #20]
  922100:	121e7821 	and	w1, w1, #0xfffffffd
  922104:	b9001401 	str	w1, [x0, #20]
  922108:	b9400040 	ldr	w0, [x2]
  92210c:	3717ffe0 	tbnz	w0, #2, 922108 <gicv3_rdistif_mark_core_awake+0x2c>
  922110:	d65f03c0 	ret

0000000000922114 <gicv3_rdistif_mark_core_asleep>:
  922114:	b9401401 	ldr	w1, [x0, #20]
  922118:	91005002 	add	x2, x0, #0x14
  92211c:	321f0021 	orr	w1, w1, #0x2
  922120:	b9001401 	str	w1, [x0, #20]
  922124:	b9400040 	ldr	w0, [x2]
  922128:	3617ffe0 	tbz	w0, #2, 922124 <gicv3_rdistif_mark_core_asleep+0x10>
  92212c:	d65f03c0 	ret

0000000000922130 <gicv3_rdistif_base_addrs_probe>:
  922130:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  922134:	910003fd 	mov	x29, sp
  922138:	a90153f3 	stp	x19, x20, [sp, #16]
  92213c:	aa0203f4 	mov	x20, x2
  922140:	a9025bf5 	stp	x21, x22, [sp, #32]
  922144:	aa0003f6 	mov	x22, x0
  922148:	aa0303f5 	mov	x21, x3
  92214c:	f9400693 	ldr	x19, [x20, #8]
  922150:	b4000195 	cbz	x21, 922180 <gicv3_rdistif_base_addrs_probe+0x50>
  922154:	d360de61 	ubfx	x1, x19, #32, #24
  922158:	d378fe60 	lsr	x0, x19, #56
  92215c:	aa008020 	orr	x0, x1, x0, lsl #32
  922160:	d63f02a0 	blr	x21
  922164:	f8205ad4 	str	x20, [x22, w0, uxtw #3]
  922168:	91408294 	add	x20, x20, #0x20, lsl #12
  92216c:	3627ff13 	tbz	w19, #4, 92214c <gicv3_rdistif_base_addrs_probe+0x1c>
  922170:	a94153f3 	ldp	x19, x20, [sp, #16]
  922174:	a9425bf5 	ldp	x21, x22, [sp, #32]
  922178:	a8c37bfd 	ldp	x29, x30, [sp], #48
  92217c:	d65f03c0 	ret
  922180:	53085e60 	ubfx	w0, w19, #8, #16
  922184:	17fffff8 	b	922164 <gicv3_rdistif_base_addrs_probe+0x34>

0000000000922188 <gicv3_spis_config_defaults>:
  922188:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  92218c:	910003fd 	mov	x29, sp
  922190:	a90153f3 	stp	x19, x20, [sp, #16]
  922194:	52800414 	mov	w20, #0x20                  	// #32
  922198:	b9400413 	ldr	w19, [x0, #4]
  92219c:	f90013f5 	str	x21, [sp, #32]
  9221a0:	aa0003f5 	mov	x21, x0
  9221a4:	531b1273 	ubfiz	w19, w19, #5, #5
  9221a8:	11008273 	add	w19, w19, #0x20
  9221ac:	6b13029f 	cmp	w20, w19
  9221b0:	54000163 	b.cc	9221dc <gicv3_spis_config_defaults+0x54>  // b.lo, b.ul, b.last
  9221b4:	52800414 	mov	w20, #0x20                  	// #32
  9221b8:	6b13029f 	cmp	w20, w19
  9221bc:	540001c3 	b.cc	9221f4 <gicv3_spis_config_defaults+0x6c>  // b.lo, b.ul, b.last
  9221c0:	52800414 	mov	w20, #0x20                  	// #32
  9221c4:	6b13029f 	cmp	w20, w19
  9221c8:	54000223 	b.cc	92220c <gicv3_spis_config_defaults+0x84>  // b.lo, b.ul, b.last
  9221cc:	a94153f3 	ldp	x19, x20, [sp, #16]
  9221d0:	f94013f5 	ldr	x21, [sp, #32]
  9221d4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9221d8:	d65f03c0 	ret
  9221dc:	2a1403e1 	mov	w1, w20
  9221e0:	12800002 	mov	w2, #0xffffffff            	// #-1
  9221e4:	aa1503e0 	mov	x0, x21
  9221e8:	11008294 	add	w20, w20, #0x20
  9221ec:	940002f7 	bl	922dc8 <gicd_write_igroupr>
  9221f0:	17ffffef 	b	9221ac <gicv3_spis_config_defaults+0x24>
  9221f4:	2a1403e1 	mov	w1, w20
  9221f8:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
  9221fc:	aa1503e0 	mov	x0, x21
  922200:	11001294 	add	w20, w20, #0x4
  922204:	94000305 	bl	922e18 <gicd_write_ipriorityr>
  922208:	17ffffec 	b	9221b8 <gicv3_spis_config_defaults+0x30>
  92220c:	2a1403e1 	mov	w1, w20
  922210:	52800002 	mov	w2, #0x0                   	// #0
  922214:	aa1503e0 	mov	x0, x21
  922218:	11004294 	add	w20, w20, #0x10
  92221c:	94000303 	bl	922e28 <gicd_write_icfgr>
  922220:	17ffffe9 	b	9221c4 <gicv3_spis_config_defaults+0x3c>

0000000000922224 <gicv3_secure_spis_config_props>:
  922224:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  922228:	910003fd 	mov	x29, sp
  92222c:	a90153f3 	stp	x19, x20, [sp, #16]
  922230:	aa0003f4 	mov	x20, x0
  922234:	a9025bf5 	stp	x21, x22, [sp, #32]
  922238:	aa0103f3 	mov	x19, x1
  92223c:	f9001bf7 	str	x23, [sp, #48]
  922240:	8b224836 	add	x22, x1, w2, uxtw #2
  922244:	91401817 	add	x23, x0, #0x6, lsl #12
  922248:	52800015 	mov	w21, #0x0                   	// #0
  92224c:	eb16027f 	cmp	x19, x22
  922250:	540000e1 	b.ne	92226c <gicv3_secure_spis_config_props+0x48>  // b.any
  922254:	2a1503e0 	mov	w0, w21
  922258:	f9401bf7 	ldr	x23, [sp, #48]
  92225c:	a94153f3 	ldp	x19, x20, [sp, #16]
  922260:	a9425bf5 	ldp	x21, x22, [sp, #32]
  922264:	a8c47bfd 	ldp	x29, x30, [sp], #64
  922268:	d65f03c0 	ret
  92226c:	79400261 	ldrh	w1, [x19]
  922270:	12002421 	and	w1, w1, #0x3ff
  922274:	71007c3f 	cmp	w1, #0x1f
  922278:	540003e9 	b.ls	9222f4 <gicv3_secure_spis_config_props+0xd0>  // b.plast
  92227c:	aa1403e0 	mov	x0, x20
  922280:	940002f4 	bl	922e50 <gicd_clr_igroupr>
  922284:	39400a60 	ldrb	w0, [x19, #2]
  922288:	79400261 	ldrh	w1, [x19]
  92228c:	721e041f 	tst	w0, #0xc
  922290:	aa1403e0 	mov	x0, x20
  922294:	12002421 	and	w1, w1, #0x3ff
  922298:	54000321 	b.ne	9222fc <gicv3_secure_spis_config_props+0xd8>  // b.any
  92229c:	321e02b5 	orr	w21, w21, #0x4
  9222a0:	97ffff43 	bl	921fac <gicd_set_igrpmodr>
  9222a4:	39400a62 	ldrb	w2, [x19, #2]
  9222a8:	aa1403e0 	mov	x0, x20
  9222ac:	79400261 	ldrh	w1, [x19]
  9222b0:	d3441442 	ubfx	x2, x2, #4, #2
  9222b4:	12002421 	and	w1, w1, #0x3ff
  9222b8:	940002fa 	bl	922ea0 <gicd_set_icfgr>
  9222bc:	b9400262 	ldr	w2, [x19]
  9222c0:	aa1403e0 	mov	x0, x20
  9222c4:	79400261 	ldrh	w1, [x19]
  9222c8:	d34a4442 	ubfx	x2, x2, #10, #8
  9222cc:	12002421 	and	w1, w1, #0x3ff
  9222d0:	940002ef 	bl	922e8c <gicd_set_ipriorityr>
  9222d4:	d53800a0 	mrs	x0, mpidr_el1
  9222d8:	79400261 	ldrh	w1, [x19]
  9222dc:	92405c00 	and	x0, x0, #0xffffff
  9222e0:	12002421 	and	w1, w1, #0x3ff
  9222e4:	d37d2422 	ubfiz	x2, x1, #3, #10
  9222e8:	f8226ae0 	str	x0, [x23, x2]
  9222ec:	aa1403e0 	mov	x0, x20
  9222f0:	940002e4 	bl	922e80 <gicd_set_isenabler>
  9222f4:	91001273 	add	x19, x19, #0x4
  9222f8:	17ffffd5 	b	92224c <gicv3_secure_spis_config_props+0x28>
  9222fc:	97ffff38 	bl	921fdc <gicd_clr_igrpmodr>
  922300:	320002b5 	orr	w21, w21, #0x1
  922304:	17ffffe8 	b	9222a4 <gicv3_secure_spis_config_props+0x80>

0000000000922308 <gicv3_ppi_sgi_config_defaults>:
  922308:	d2803001 	mov	x1, #0x180                 	// #384
  92230c:	12800002 	mov	w2, #0xffffffff            	// #-1
  922310:	f2a00021 	movk	x1, #0x1, lsl #16
  922314:	b8216802 	str	w2, [x0, x1]
  922318:	b9400001 	ldr	w1, [x0]
  92231c:	371fffe1 	tbnz	w1, #3, 922318 <gicv3_ppi_sgi_config_defaults+0x10>
  922320:	d2801001 	mov	x1, #0x80                  	// #128
  922324:	12800002 	mov	w2, #0xffffffff            	// #-1
  922328:	f2a00021 	movk	x1, #0x1, lsl #16
  92232c:	3201c3e3 	mov	w3, #0x80808080            	// #-2139062144
  922330:	b8216802 	str	w2, [x0, x1]
  922334:	91404001 	add	x1, x0, #0x10, lsl #12
  922338:	91404002 	add	x2, x0, #0x10, lsl #12
  92233c:	91100021 	add	x1, x1, #0x400
  922340:	91108042 	add	x2, x2, #0x420
  922344:	b8004423 	str	w3, [x1], #4
  922348:	eb02003f 	cmp	x1, x2
  92234c:	54ffffc1 	b.ne	922344 <gicv3_ppi_sgi_config_defaults+0x3c>  // b.any
  922350:	d2818081 	mov	x1, #0xc04                 	// #3076
  922354:	f2a00021 	movk	x1, #0x1, lsl #16
  922358:	b821681f 	str	wzr, [x0, x1]
  92235c:	d65f03c0 	ret

0000000000922360 <gicv3_secure_ppi_sgi_config_props>:
  922360:	9140400a 	add	x10, x0, #0x10, lsl #12
  922364:	aa0003e7 	mov	x7, x0
  922368:	aa0103e6 	mov	x6, x1
  92236c:	8b224829 	add	x9, x1, w2, uxtw #2
  922370:	9110014a 	add	x10, x10, #0x400
  922374:	52800008 	mov	w8, #0x0                   	// #0
  922378:	eb0900df 	cmp	x6, x9
  92237c:	540005a1 	b.ne	922430 <gicv3_secure_ppi_sgi_config_props+0xd0>  // b.any
  922380:	2a0803e0 	mov	w0, w8
  922384:	d65f03c0 	ret
  922388:	794000c1 	ldrh	w1, [x6]
  92238c:	12002421 	and	w1, w1, #0x3ff
  922390:	71007c3f 	cmp	w1, #0x1f
  922394:	540003c8 	b.hi	92240c <gicv3_secure_ppi_sgi_config_props+0xac>  // b.pmore
  922398:	aa0703e0 	mov	x0, x7
  92239c:	97ffff26 	bl	922034 <gicr_clr_igroupr0>
  9223a0:	394008c0 	ldrb	w0, [x6, #2]
  9223a4:	794000c1 	ldrh	w1, [x6]
  9223a8:	721e041f 	tst	w0, #0xc
  9223ac:	aa0703e0 	mov	x0, x7
  9223b0:	12002421 	and	w1, w1, #0x3ff
  9223b4:	54000381 	b.ne	922424 <gicv3_secure_ppi_sgi_config_props+0xc4>  // b.any
  9223b8:	97ffff27 	bl	922054 <gicr_set_igrpmodr0>
  9223bc:	321e0108 	orr	w8, w8, #0x4
  9223c0:	794000c0 	ldrh	w0, [x6]
  9223c4:	b94000c1 	ldr	w1, [x6]
  9223c8:	92402400 	and	x0, x0, #0x3ff
  9223cc:	d34a4421 	ubfx	x1, x1, #10, #8
  9223d0:	38206941 	strb	w1, [x10, x0]
  9223d4:	794000c1 	ldrh	w1, [x6]
  9223d8:	12002421 	and	w1, w1, #0x3ff
  9223dc:	110fc020 	add	w0, w1, #0x3f0
  9223e0:	12002400 	and	w0, w0, #0x3ff
  9223e4:	71003c1f 	cmp	w0, #0xf
  9223e8:	540000a8 	b.hi	9223fc <gicv3_secure_ppi_sgi_config_props+0x9c>  // b.pmore
  9223ec:	394008c2 	ldrb	w2, [x6, #2]
  9223f0:	aa0703e0 	mov	x0, x7
  9223f4:	d3441442 	ubfx	x2, x2, #4, #2
  9223f8:	97ffff2d 	bl	9220ac <gicr_set_icfgr1>
  9223fc:	794000c1 	ldrh	w1, [x6]
  922400:	aa0703e0 	mov	x0, x7
  922404:	12002421 	and	w1, w1, #0x3ff
  922408:	97ffff23 	bl	922094 <gicr_set_isenabler0>
  92240c:	910010c6 	add	x6, x6, #0x4
  922410:	eb0900df 	cmp	x6, x9
  922414:	54fffba1 	b.ne	922388 <gicv3_secure_ppi_sgi_config_props+0x28>  // b.any
  922418:	2a0803e0 	mov	w0, w8
  92241c:	a8c17bfd 	ldp	x29, x30, [sp], #16
  922420:	d65f03c0 	ret
  922424:	97ffff14 	bl	922074 <gicr_clr_igrpmodr0>
  922428:	32000108 	orr	w8, w8, #0x1
  92242c:	17ffffe5 	b	9223c0 <gicv3_secure_ppi_sgi_config_props+0x60>
  922430:	794000c1 	ldrh	w1, [x6]
  922434:	12002421 	and	w1, w1, #0x3ff
  922438:	71007c3f 	cmp	w1, #0x1f
  92243c:	54000069 	b.ls	922448 <gicv3_secure_ppi_sgi_config_props+0xe8>  // b.plast
  922440:	910010c6 	add	x6, x6, #0x4
  922444:	17ffffcd 	b	922378 <gicv3_secure_ppi_sgi_config_props+0x18>
  922448:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  92244c:	910003fd 	mov	x29, sp
  922450:	17ffffd2 	b	922398 <gicv3_secure_ppi_sgi_config_props+0x38>

0000000000922454 <arm_gicv3_distif_pre_save>:
  922454:	d0000061 	adrp	x1, 930000 <psci_ns_context+0x620>
  922458:	f9415021 	ldr	x1, [x1, #672]
  92245c:	f9401021 	ldr	x1, [x1, #32]
  922460:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  922464:	91005002 	add	x2, x0, #0x14
  922468:	b9401401 	ldr	w1, [x0, #20]
  92246c:	32000021 	orr	w1, w1, #0x1
  922470:	b9001401 	str	w1, [x0, #20]
  922474:	b9400040 	ldr	w0, [x2]
  922478:	36ffffe0 	tbz	w0, #31, 922474 <arm_gicv3_distif_pre_save+0x20>
  92247c:	d65f03c0 	ret

0000000000922480 <arm_gicv3_distif_post_restore>:
  922480:	d0000061 	adrp	x1, 930000 <psci_ns_context+0x620>
  922484:	f9415021 	ldr	x1, [x1, #672]
  922488:	f9401021 	ldr	x1, [x1, #32]
  92248c:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  922490:	91005002 	add	x2, x0, #0x14
  922494:	b9401401 	ldr	w1, [x0, #20]
  922498:	360000c1 	tbz	w1, #0, 9224b0 <arm_gicv3_distif_post_restore+0x30>
  92249c:	b9401401 	ldr	w1, [x0, #20]
  9224a0:	121f7821 	and	w1, w1, #0xfffffffe
  9224a4:	b9001401 	str	w1, [x0, #20]
  9224a8:	b9400040 	ldr	w0, [x2]
  9224ac:	37ffffe0 	tbnz	w0, #31, 9224a8 <arm_gicv3_distif_post_restore+0x28>
  9224b0:	d65f03c0 	ret

00000000009224b4 <gicv3_distif_pre_save>:
  9224b4:	17ffffe8 	b	922454 <arm_gicv3_distif_pre_save>

00000000009224b8 <gicv3_distif_post_restore>:
  9224b8:	17fffff2 	b	922480 <arm_gicv3_distif_post_restore>

00000000009224bc <gicr_wait_for_pending_write>:
  9224bc:	b9400001 	ldr	w1, [x0]
  9224c0:	371fffe1 	tbnz	w1, #3, 9224bc <gicr_wait_for_pending_write>
  9224c4:	d65f03c0 	ret

00000000009224c8 <gicv3_driver_init>:
  9224c8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9224cc:	d29ffd01 	mov	x1, #0xffe8                	// #65512
  9224d0:	910003fd 	mov	x29, sp
  9224d4:	a90153f3 	stp	x19, x20, [sp, #16]
  9224d8:	aa0003f3 	mov	x19, x0
  9224dc:	a9400800 	ldp	x0, x2, [x0]
  9224e0:	d0000074 	adrp	x20, 930000 <psci_ns_context+0x620>
  9224e4:	f9401663 	ldr	x3, [x19, #40]
  9224e8:	b8616801 	ldr	w1, [x0, x1]
  9224ec:	b9400000 	ldr	w0, [x0]
  9224f0:	b9401e61 	ldr	w1, [x19, #28]
  9224f4:	f9401260 	ldr	x0, [x19, #32]
  9224f8:	97ffff0e 	bl	922130 <gicv3_rdistif_base_addrs_probe>
  9224fc:	f9015293 	str	x19, [x20, #672]
  922500:	910a8280 	add	x0, x20, #0x2a0
  922504:	d2800101 	mov	x1, #0x8                   	// #8
  922508:	940015e4 	bl	927c98 <flush_dcache_range>
  92250c:	f9415280 	ldr	x0, [x20, #672]
  922510:	d2800601 	mov	x1, #0x30                  	// #48
  922514:	a94153f3 	ldp	x19, x20, [sp, #16]
  922518:	a8c27bfd 	ldp	x29, x30, [sp], #32
  92251c:	140015df 	b	927c98 <flush_dcache_range>

0000000000922520 <gicv3_distif_init>:
  922520:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  922524:	910003fd 	mov	x29, sp
  922528:	f9000bf3 	str	x19, [sp, #16]
  92252c:	d0000073 	adrp	x19, 930000 <psci_ns_context+0x620>
  922530:	f9415260 	ldr	x0, [x19, #672]
  922534:	f9400000 	ldr	x0, [x0]
  922538:	b9400001 	ldr	w1, [x0]
  92253c:	121d7021 	and	w1, w1, #0xfffffff8
  922540:	b9000001 	str	w1, [x0]
  922544:	b9400001 	ldr	w1, [x0]
  922548:	37ffffe1 	tbnz	w1, #31, 922544 <gicv3_distif_init+0x24>
  92254c:	b9400001 	ldr	w1, [x0]
  922550:	321c0421 	orr	w1, w1, #0x30
  922554:	b9000001 	str	w1, [x0]
  922558:	b9400001 	ldr	w1, [x0]
  92255c:	37ffffe1 	tbnz	w1, #31, 922558 <gicv3_distif_init+0x38>
  922560:	97ffff0a 	bl	922188 <gicv3_spis_config_defaults>
  922564:	f9415260 	ldr	x0, [x19, #672]
  922568:	b9401802 	ldr	w2, [x0, #24]
  92256c:	f9400801 	ldr	x1, [x0, #16]
  922570:	f9400000 	ldr	x0, [x0]
  922574:	97ffff2c 	bl	922224 <gicv3_secure_spis_config_props>
  922578:	f9415261 	ldr	x1, [x19, #672]
  92257c:	f9400021 	ldr	x1, [x1]
  922580:	b9400022 	ldr	w2, [x1]
  922584:	2a020000 	orr	w0, w0, w2
  922588:	b9000020 	str	w0, [x1]
  92258c:	b9400020 	ldr	w0, [x1]
  922590:	37ffffe0 	tbnz	w0, #31, 92258c <gicv3_distif_init+0x6c>
  922594:	f9400bf3 	ldr	x19, [sp, #16]
  922598:	a8c27bfd 	ldp	x29, x30, [sp], #32
  92259c:	d65f03c0 	ret

00000000009225a0 <gicv3_rdistif_on>:
  9225a0:	d65f03c0 	ret

00000000009225a4 <gicv3_rdistif_init>:
  9225a4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9225a8:	910003fd 	mov	x29, sp
  9225ac:	a90153f3 	stp	x19, x20, [sp, #16]
  9225b0:	d0000073 	adrp	x19, 930000 <psci_ns_context+0x620>
  9225b4:	2a0003f4 	mov	w20, w0
  9225b8:	f9415261 	ldr	x1, [x19, #672]
  9225bc:	f9400021 	ldr	x1, [x1]
  9225c0:	f90013f5 	str	x21, [sp, #32]
  9225c4:	b9400035 	ldr	w21, [x1]
  9225c8:	97fffff6 	bl	9225a0 <gicv3_rdistif_on>
  9225cc:	f9415260 	ldr	x0, [x19, #672]
  9225d0:	f9401000 	ldr	x0, [x0, #32]
  9225d4:	f8745814 	ldr	x20, [x0, w20, uxtw #3]
  9225d8:	aa1403e0 	mov	x0, x20
  9225dc:	97ffff4b 	bl	922308 <gicv3_ppi_sgi_config_defaults>
  9225e0:	f9415260 	ldr	x0, [x19, #672]
  9225e4:	b9401802 	ldr	w2, [x0, #24]
  9225e8:	f9400801 	ldr	x1, [x0, #16]
  9225ec:	aa1403e0 	mov	x0, x20
  9225f0:	97ffff5c 	bl	922360 <gicv3_secure_ppi_sgi_config_props>
  9225f4:	6a35001f 	bics	wzr, w0, w21
  9225f8:	54000100 	b.eq	922618 <gicv3_rdistif_init+0x74>  // b.none
  9225fc:	f9415261 	ldr	x1, [x19, #672]
  922600:	f9400021 	ldr	x1, [x1]
  922604:	b9400022 	ldr	w2, [x1]
  922608:	2a020000 	orr	w0, w0, w2
  92260c:	b9000020 	str	w0, [x1]
  922610:	b9400020 	ldr	w0, [x1]
  922614:	37ffffe0 	tbnz	w0, #31, 922610 <gicv3_rdistif_init+0x6c>
  922618:	a94153f3 	ldp	x19, x20, [sp, #16]
  92261c:	f94013f5 	ldr	x21, [sp, #32]
  922620:	a8c37bfd 	ldp	x29, x30, [sp], #48
  922624:	d65f03c0 	ret

0000000000922628 <gicv3_cpuif_enable>:
  922628:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  92262c:	d0000061 	adrp	x1, 930000 <psci_ns_context+0x620>
  922630:	910003fd 	mov	x29, sp
  922634:	f9415021 	ldr	x1, [x1, #672]
  922638:	f9401021 	ldr	x1, [x1, #32]
  92263c:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  922640:	97fffea7 	bl	9220dc <gicv3_rdistif_mark_core_awake>
  922644:	d53ecca0 	mrs	x0, s3_6_c12_c12_5
  922648:	b2400c00 	orr	x0, x0, #0xf
  92264c:	d51ecca0 	msr	s3_6_c12_c12_5, x0
  922650:	d53e1100 	mrs	x0, scr_el3
  922654:	32000001 	orr	w1, w0, #0x1
  922658:	d51e1101 	msr	scr_el3, x1
  92265c:	d5033fdf 	isb
  922660:	d53cc9a1 	mrs	x1, s3_4_c12_c9_5
  922664:	b2400c21 	orr	x1, x1, #0xf
  922668:	d51cc9a1 	msr	s3_4_c12_c9_5, x1
  92266c:	d2800021 	mov	x1, #0x1                   	// #1
  922670:	d518cca1 	msr	s3_0_c12_c12_5, x1
  922674:	d5033fdf 	isb
  922678:	927f7800 	and	x0, x0, #0xfffffffe
  92267c:	d51e1100 	msr	scr_el3, x0
  922680:	d5033fdf 	isb
  922684:	d2801fe0 	mov	x0, #0xff                  	// #255
  922688:	d5184600 	msr	s3_0_c4_c6_0, x0
  92268c:	d518ccc1 	msr	s3_0_c12_c12_6, x1
  922690:	d53ecce0 	mrs	x0, s3_6_c12_c12_7
  922694:	b27f0000 	orr	x0, x0, #0x2
  922698:	d51ecce0 	msr	s3_6_c12_c12_7, x0
  92269c:	d518cca1 	msr	s3_0_c12_c12_5, x1
  9226a0:	d5033fdf 	isb
  9226a4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9226a8:	d65f03c0 	ret

00000000009226ac <gicv3_cpuif_disable>:
  9226ac:	d53ecca1 	mrs	x1, s3_6_c12_c12_5
  9226b0:	b27f0421 	orr	x1, x1, #0x6
  9226b4:	d51ecca1 	msr	s3_6_c12_c12_5, x1
  9226b8:	d538ccc1 	mrs	x1, s3_0_c12_c12_6
  9226bc:	927f7821 	and	x1, x1, #0xfffffffe
  9226c0:	d518ccc1 	msr	s3_0_c12_c12_6, x1
  9226c4:	d53ecce1 	mrs	x1, s3_6_c12_c12_7
  9226c8:	927e7421 	and	x1, x1, #0xfffffffc
  9226cc:	d51ecce1 	msr	s3_6_c12_c12_7, x1
  9226d0:	d5033fdf 	isb
  9226d4:	d0000061 	adrp	x1, 930000 <psci_ns_context+0x620>
  9226d8:	f9415021 	ldr	x1, [x1, #672]
  9226dc:	f9401021 	ldr	x1, [x1, #32]
  9226e0:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  9226e4:	17fffe8c 	b	922114 <gicv3_rdistif_mark_core_asleep>

00000000009226e8 <gicv3_get_pending_interrupt_type>:
  9226e8:	d538c840 	mrs	x0, s3_0_c12_c8_2
  9226ec:	12005c00 	and	w0, w0, #0xffffff
  9226f0:	d65f03c0 	ret

00000000009226f4 <gicv3_rdistif_save>:
  9226f4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9226f8:	910003fd 	mov	x29, sp
  9226fc:	a9025bf5 	stp	x21, x22, [sp, #32]
  922700:	2a0003f6 	mov	w22, w0
  922704:	d0000060 	adrp	x0, 930000 <psci_ns_context+0x620>
  922708:	a90153f3 	stp	x19, x20, [sp, #16]
  92270c:	aa0103f4 	mov	x20, x1
  922710:	52800015 	mov	w21, #0x0                   	// #0
  922714:	f9415000 	ldr	x0, [x0, #672]
  922718:	f9401000 	ldr	x0, [x0, #32]
  92271c:	f8765813 	ldr	x19, [x0, w22, uxtw #3]
  922720:	aa1303e0 	mov	x0, x19
  922724:	97ffff66 	bl	9224bc <gicr_wait_for_pending_write>
  922728:	b9400260 	ldr	w0, [x19]
  92272c:	b9001280 	str	w0, [x20, #16]
  922730:	f9403a60 	ldr	x0, [x19, #112]
  922734:	f9000280 	str	x0, [x20]
  922738:	f9403e60 	ldr	x0, [x19, #120]
  92273c:	f9000680 	str	x0, [x20, #8]
  922740:	d2801000 	mov	x0, #0x80                  	// #128
  922744:	f2a00020 	movk	x0, #0x1, lsl #16
  922748:	b8606a60 	ldr	w0, [x19, x0]
  92274c:	b9001680 	str	w0, [x20, #20]
  922750:	d2802000 	mov	x0, #0x100                 	// #256
  922754:	f2a00020 	movk	x0, #0x1, lsl #16
  922758:	b8606a60 	ldr	w0, [x19, x0]
  92275c:	b9001a80 	str	w0, [x20, #24]
  922760:	d2804000 	mov	x0, #0x200                 	// #512
  922764:	f2a00020 	movk	x0, #0x1, lsl #16
  922768:	b8606a60 	ldr	w0, [x19, x0]
  92276c:	b9001e80 	str	w0, [x20, #28]
  922770:	d2806000 	mov	x0, #0x300                 	// #768
  922774:	f2a00020 	movk	x0, #0x1, lsl #16
  922778:	b8606a60 	ldr	w0, [x19, x0]
  92277c:	b9002280 	str	w0, [x20, #32]
  922780:	d2818000 	mov	x0, #0xc00                 	// #3072
  922784:	f2a00020 	movk	x0, #0x1, lsl #16
  922788:	b8606a60 	ldr	w0, [x19, x0]
  92278c:	b9004680 	str	w0, [x20, #68]
  922790:	d2818080 	mov	x0, #0xc04                 	// #3076
  922794:	f2a00020 	movk	x0, #0x1, lsl #16
  922798:	b8606a60 	ldr	w0, [x19, x0]
  92279c:	b9004a80 	str	w0, [x20, #72]
  9227a0:	d281a000 	mov	x0, #0xd00                 	// #3328
  9227a4:	f2a00020 	movk	x0, #0x1, lsl #16
  9227a8:	b8606a60 	ldr	w0, [x19, x0]
  9227ac:	b9004e80 	str	w0, [x20, #76]
  9227b0:	d281c000 	mov	x0, #0xe00                 	// #3584
  9227b4:	f2a00020 	movk	x0, #0x1, lsl #16
  9227b8:	b8606a60 	ldr	w0, [x19, x0]
  9227bc:	b9005280 	str	w0, [x20, #80]
  9227c0:	2a1503e1 	mov	w1, w21
  9227c4:	aa1303e0 	mov	x0, x19
  9227c8:	97fffe11 	bl	92200c <gicr_read_ipriorityr>
  9227cc:	927e76a1 	and	x1, x21, #0xfffffffc
  9227d0:	110012b5 	add	w21, w21, #0x4
  9227d4:	8b010281 	add	x1, x20, x1
  9227d8:	710082bf 	cmp	w21, #0x20
  9227dc:	b9002420 	str	w0, [x1, #36]
  9227e0:	54ffff01 	b.ne	9227c0 <gicv3_rdistif_save+0xcc>  // b.any
  9227e4:	2a1603e0 	mov	w0, w22
  9227e8:	a94153f3 	ldp	x19, x20, [sp, #16]
  9227ec:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9227f0:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9227f4:	17ffff30 	b	9224b4 <gicv3_distif_pre_save>

00000000009227f8 <gicv3_rdistif_init_restore>:
  9227f8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9227fc:	910003fd 	mov	x29, sp
  922800:	a90153f3 	stp	x19, x20, [sp, #16]
  922804:	aa0103f4 	mov	x20, x1
  922808:	d0000061 	adrp	x1, 930000 <psci_ns_context+0x620>
  92280c:	f9415021 	ldr	x1, [x1, #672]
  922810:	f9401021 	ldr	x1, [x1, #32]
  922814:	f90013f5 	str	x21, [sp, #32]
  922818:	2a0003f5 	mov	w21, w0
  92281c:	f8755833 	ldr	x19, [x1, w21, uxtw #3]
  922820:	97ffff60 	bl	9225a0 <gicv3_rdistif_on>
  922824:	2a1503e0 	mov	w0, w21
  922828:	97ffff24 	bl	9224b8 <gicv3_distif_post_restore>
  92282c:	d2803000 	mov	x0, #0x180                 	// #384
  922830:	12800001 	mov	w1, #0xffffffff            	// #-1
  922834:	f2a00020 	movk	x0, #0x1, lsl #16
  922838:	52800015 	mov	w21, #0x0                   	// #0
  92283c:	b8206a61 	str	w1, [x19, x0]
  922840:	aa1303e0 	mov	x0, x19
  922844:	97ffff1e 	bl	9224bc <gicr_wait_for_pending_write>
  922848:	b9401280 	ldr	w0, [x20, #16]
  92284c:	121f7800 	and	w0, w0, #0xfffffffe
  922850:	b9000260 	str	w0, [x19]
  922854:	f9400280 	ldr	x0, [x20]
  922858:	b9401681 	ldr	w1, [x20, #20]
  92285c:	f9003a60 	str	x0, [x19, #112]
  922860:	f9400680 	ldr	x0, [x20, #8]
  922864:	f9003e60 	str	x0, [x19, #120]
  922868:	d2801000 	mov	x0, #0x80                  	// #128
  92286c:	f2a00020 	movk	x0, #0x1, lsl #16
  922870:	b8206a61 	str	w1, [x19, x0]
  922874:	927e76a0 	and	x0, x21, #0xfffffffc
  922878:	2a1503e1 	mov	w1, w21
  92287c:	8b000280 	add	x0, x20, x0
  922880:	110012b5 	add	w21, w21, #0x4
  922884:	b9402402 	ldr	w2, [x0, #36]
  922888:	aa1303e0 	mov	x0, x19
  92288c:	97fffde5 	bl	922020 <gicr_write_ipriorityr>
  922890:	710082bf 	cmp	w21, #0x20
  922894:	54ffff01 	b.ne	922874 <gicv3_rdistif_init_restore+0x7c>  // b.any
  922898:	d2818000 	mov	x0, #0xc00                 	// #3072
  92289c:	b9404681 	ldr	w1, [x20, #68]
  9228a0:	f2a00020 	movk	x0, #0x1, lsl #16
  9228a4:	b8206a61 	str	w1, [x19, x0]
  9228a8:	91001000 	add	x0, x0, #0x4
  9228ac:	b9404a81 	ldr	w1, [x20, #72]
  9228b0:	b8206a61 	str	w1, [x19, x0]
  9228b4:	9103f000 	add	x0, x0, #0xfc
  9228b8:	b9404e81 	ldr	w1, [x20, #76]
  9228bc:	b8206a61 	str	w1, [x19, x0]
  9228c0:	91040000 	add	x0, x0, #0x100
  9228c4:	b9405281 	ldr	w1, [x20, #80]
  9228c8:	b8206a61 	str	w1, [x19, x0]
  9228cc:	d2804000 	mov	x0, #0x200                 	// #512
  9228d0:	f2a00020 	movk	x0, #0x1, lsl #16
  9228d4:	b9401e81 	ldr	w1, [x20, #28]
  9228d8:	b8206a61 	str	w1, [x19, x0]
  9228dc:	91040000 	add	x0, x0, #0x100
  9228e0:	b9402281 	ldr	w1, [x20, #32]
  9228e4:	b8206a61 	str	w1, [x19, x0]
  9228e8:	b9400260 	ldr	w0, [x19]
  9228ec:	37ffffe0 	tbnz	w0, #31, 9228e8 <gicv3_rdistif_init_restore+0xf0>
  9228f0:	d2802000 	mov	x0, #0x100                 	// #256
  9228f4:	b9401a81 	ldr	w1, [x20, #24]
  9228f8:	f2a00020 	movk	x0, #0x1, lsl #16
  9228fc:	f94013f5 	ldr	x21, [sp, #32]
  922900:	b8206a61 	str	w1, [x19, x0]
  922904:	b9401280 	ldr	w0, [x20, #16]
  922908:	b9000260 	str	w0, [x19]
  92290c:	aa1303e0 	mov	x0, x19
  922910:	a94153f3 	ldp	x19, x20, [sp, #16]
  922914:	a8c37bfd 	ldp	x29, x30, [sp], #48
  922918:	17fffee9 	b	9224bc <gicr_wait_for_pending_write>

000000000092291c <gicv3_distif_save>:
  92291c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  922920:	910003fd 	mov	x29, sp
  922924:	a9025bf5 	stp	x21, x22, [sp, #32]
  922928:	aa0003f5 	mov	x21, x0
  92292c:	d0000060 	adrp	x0, 930000 <psci_ns_context+0x620>
  922930:	a90153f3 	stp	x19, x20, [sp, #16]
  922934:	f9415000 	ldr	x0, [x0, #672]
  922938:	f9400014 	ldr	x20, [x0]
  92293c:	b9400693 	ldr	w19, [x20, #4]
  922940:	531b1273 	ubfiz	w19, w19, #5, #5
  922944:	11008273 	add	w19, w19, #0x20
  922948:	b9400280 	ldr	w0, [x20]
  92294c:	37ffffe0 	tbnz	w0, #31, 922948 <gicv3_distif_save+0x2c>
  922950:	b9400280 	ldr	w0, [x20]
  922954:	52800416 	mov	w22, #0x20                  	// #32
  922958:	b91ee2a0 	str	w0, [x21, #7904]
  92295c:	6b1302df 	cmp	w22, w19
  922960:	54000423 	b.cc	9229e4 <gicv3_distif_save+0xc8>  // b.lo, b.ul, b.last
  922964:	52800416 	mov	w22, #0x20                  	// #32
  922968:	6b1302df 	cmp	w22, w19
  92296c:	540004e3 	b.cc	922a08 <gicv3_distif_save+0xec>  // b.lo, b.ul, b.last
  922970:	52800416 	mov	w22, #0x20                  	// #32
  922974:	6b1302df 	cmp	w22, w19
  922978:	540005a3 	b.cc	922a2c <gicv3_distif_save+0x110>  // b.lo, b.ul, b.last
  92297c:	52800416 	mov	w22, #0x20                  	// #32
  922980:	6b1302df 	cmp	w22, w19
  922984:	54000663 	b.cc	922a50 <gicv3_distif_save+0x134>  // b.lo, b.ul, b.last
  922988:	52800416 	mov	w22, #0x20                  	// #32
  92298c:	6b1302df 	cmp	w22, w19
  922990:	54000723 	b.cc	922a74 <gicv3_distif_save+0x158>  // b.lo, b.ul, b.last
  922994:	52800416 	mov	w22, #0x20                  	// #32
  922998:	6b1302df 	cmp	w22, w19
  92299c:	540007e3 	b.cc	922a98 <gicv3_distif_save+0x17c>  // b.lo, b.ul, b.last
  9229a0:	52800416 	mov	w22, #0x20                  	// #32
  9229a4:	6b1302df 	cmp	w22, w19
  9229a8:	540008a3 	b.cc	922abc <gicv3_distif_save+0x1a0>  // b.lo, b.ul, b.last
  9229ac:	52800416 	mov	w22, #0x20                  	// #32
  9229b0:	6b1302df 	cmp	w22, w19
  9229b4:	54000963 	b.cc	922ae0 <gicv3_distif_save+0x1c4>  // b.lo, b.ul, b.last
  9229b8:	51008273 	sub	w19, w19, #0x20
  9229bc:	d28c2000 	mov	x0, #0x6100                	// #24832
  9229c0:	8b000280 	add	x0, x20, x0
  9229c4:	928c1fe2 	mov	x2, #0xffffffffffff9f00    	// #-24832
  9229c8:	8b334c13 	add	x19, x0, w19, uxtw #3
  9229cc:	eb13001f 	cmp	x0, x19
  9229d0:	540009a1 	b.ne	922b04 <gicv3_distif_save+0x1e8>  // b.any
  9229d4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9229d8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9229dc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9229e0:	d65f03c0 	ret
  9229e4:	2a1603e1 	mov	w1, w22
  9229e8:	aa1403e0 	mov	x0, x20
  9229ec:	940000d5 	bl	922d40 <gicd_read_igroupr>
  9229f0:	510082c1 	sub	w1, w22, #0x20
  9229f4:	110082d6 	add	w22, w22, #0x20
  9229f8:	53057c21 	lsr	w1, w1, #5
  9229fc:	8b010aa1 	add	x1, x21, x1, lsl #2
  922a00:	b91ee420 	str	w0, [x1, #7908]
  922a04:	17ffffd6 	b	92295c <gicv3_distif_save+0x40>
  922a08:	2a1603e1 	mov	w1, w22
  922a0c:	aa1403e0 	mov	x0, x20
  922a10:	940000d1 	bl	922d54 <gicd_read_isenabler>
  922a14:	510082c1 	sub	w1, w22, #0x20
  922a18:	110082d6 	add	w22, w22, #0x20
  922a1c:	53057c21 	lsr	w1, w1, #5
  922a20:	911f6021 	add	x1, x1, #0x7d8
  922a24:	b8217aa0 	str	w0, [x21, x1, lsl #2]
  922a28:	17ffffd0 	b	922968 <gicv3_distif_save+0x4c>
  922a2c:	2a1603e1 	mov	w1, w22
  922a30:	aa1403e0 	mov	x0, x20
  922a34:	940000cd 	bl	922d68 <gicd_read_ispendr>
  922a38:	510082c1 	sub	w1, w22, #0x20
  922a3c:	110082d6 	add	w22, w22, #0x20
  922a40:	53057c21 	lsr	w1, w1, #5
  922a44:	8b010aa1 	add	x1, x21, x1, lsl #2
  922a48:	b91fdc20 	str	w0, [x1, #8156]
  922a4c:	17ffffca 	b	922974 <gicv3_distif_save+0x58>
  922a50:	2a1603e1 	mov	w1, w22
  922a54:	aa1403e0 	mov	x0, x20
  922a58:	940000c9 	bl	922d7c <gicd_read_isactiver>
  922a5c:	510082c1 	sub	w1, w22, #0x20
  922a60:	110082d6 	add	w22, w22, #0x20
  922a64:	53057c21 	lsr	w1, w1, #5
  922a68:	8b010aa1 	add	x1, x21, x1, lsl #2
  922a6c:	b9205820 	str	w0, [x1, #8280]
  922a70:	17ffffc4 	b	922980 <gicv3_distif_save+0x64>
  922a74:	2a1603e1 	mov	w1, w22
  922a78:	aa1403e0 	mov	x0, x20
  922a7c:	940000c5 	bl	922d90 <gicd_read_ipriorityr>
  922a80:	510082c1 	sub	w1, w22, #0x20
  922a84:	110012d6 	add	w22, w22, #0x4
  922a88:	927e7421 	and	x1, x1, #0xfffffffc
  922a8c:	8b0102a1 	add	x1, x21, x1
  922a90:	b920d420 	str	w0, [x1, #8404]
  922a94:	17ffffbe 	b	92298c <gicv3_distif_save+0x70>
  922a98:	2a1603e1 	mov	w1, w22
  922a9c:	aa1403e0 	mov	x0, x20
  922aa0:	940000c0 	bl	922da0 <gicd_read_icfgr>
  922aa4:	510082c1 	sub	w1, w22, #0x20
  922aa8:	110042d6 	add	w22, w22, #0x10
  922aac:	53047c21 	lsr	w1, w1, #4
  922ab0:	9124b021 	add	x1, x1, #0x92c
  922ab4:	b8217aa0 	str	w0, [x21, x1, lsl #2]
  922ab8:	17ffffb8 	b	922998 <gicv3_distif_save+0x7c>
  922abc:	2a1603e1 	mov	w1, w22
  922ac0:	aa1403e0 	mov	x0, x20
  922ac4:	97fffd30 	bl	921f84 <gicd_read_igrpmodr>
  922ac8:	510082c1 	sub	w1, w22, #0x20
  922acc:	110082d6 	add	w22, w22, #0x20
  922ad0:	53057c21 	lsr	w1, w1, #5
  922ad4:	8b010aa1 	add	x1, x21, x1, lsl #2
  922ad8:	b925a820 	str	w0, [x1, #9640]
  922adc:	17ffffb2 	b	9229a4 <gicv3_distif_save+0x88>
  922ae0:	2a1603e1 	mov	w1, w22
  922ae4:	aa1403e0 	mov	x0, x20
  922ae8:	940000b3 	bl	922db4 <gicd_read_nsacr>
  922aec:	510082c1 	sub	w1, w22, #0x20
  922af0:	110042d6 	add	w22, w22, #0x10
  922af4:	53047c21 	lsr	w1, w1, #4
  922af8:	8b010aa1 	add	x1, x21, x1, lsl #2
  922afc:	b9262420 	str	w0, [x1, #9764]
  922b00:	17ffffac 	b	9229b0 <gicv3_distif_save+0x94>
  922b04:	cb140001 	sub	x1, x0, x20
  922b08:	f9400003 	ldr	x3, [x0]
  922b0c:	8b020021 	add	x1, x1, x2
  922b10:	91002000 	add	x0, x0, #0x8
  922b14:	f8216aa3 	str	x3, [x21, x1]
  922b18:	17ffffad 	b	9229cc <gicv3_distif_save+0xb0>

0000000000922b1c <gicv3_distif_init_restore>:
  922b1c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  922b20:	910003fd 	mov	x29, sp
  922b24:	a9025bf5 	stp	x21, x22, [sp, #32]
  922b28:	aa0003f5 	mov	x21, x0
  922b2c:	d0000060 	adrp	x0, 930000 <psci_ns_context+0x620>
  922b30:	a90153f3 	stp	x19, x20, [sp, #16]
  922b34:	f9415000 	ldr	x0, [x0, #672]
  922b38:	f9400013 	ldr	x19, [x0]
  922b3c:	b9400260 	ldr	w0, [x19]
  922b40:	121d7000 	and	w0, w0, #0xfffffff8
  922b44:	b9000260 	str	w0, [x19]
  922b48:	b9400260 	ldr	w0, [x19]
  922b4c:	37ffffe0 	tbnz	w0, #31, 922b48 <gicv3_distif_init_restore+0x2c>
  922b50:	b9400260 	ldr	w0, [x19]
  922b54:	321c0400 	orr	w0, w0, #0x30
  922b58:	b9000260 	str	w0, [x19]
  922b5c:	b9400260 	ldr	w0, [x19]
  922b60:	37ffffe0 	tbnz	w0, #31, 922b5c <gicv3_distif_init_restore+0x40>
  922b64:	b9400674 	ldr	w20, [x19, #4]
  922b68:	52800416 	mov	w22, #0x20                  	// #32
  922b6c:	531b1294 	ubfiz	w20, w20, #5, #5
  922b70:	11008294 	add	w20, w20, #0x20
  922b74:	6b1402df 	cmp	w22, w20
  922b78:	540004a3 	b.cc	922c0c <gicv3_distif_init_restore+0xf0>  // b.lo, b.ul, b.last
  922b7c:	52800416 	mov	w22, #0x20                  	// #32
  922b80:	6b1402df 	cmp	w22, w20
  922b84:	54000563 	b.cc	922c30 <gicv3_distif_init_restore+0x114>  // b.lo, b.ul, b.last
  922b88:	52800416 	mov	w22, #0x20                  	// #32
  922b8c:	6b1402df 	cmp	w22, w20
  922b90:	54000623 	b.cc	922c54 <gicv3_distif_init_restore+0x138>  // b.lo, b.ul, b.last
  922b94:	52800416 	mov	w22, #0x20                  	// #32
  922b98:	6b1402df 	cmp	w22, w20
  922b9c:	540006e3 	b.cc	922c78 <gicv3_distif_init_restore+0x15c>  // b.lo, b.ul, b.last
  922ba0:	52800416 	mov	w22, #0x20                  	// #32
  922ba4:	6b1402df 	cmp	w22, w20
  922ba8:	540007a3 	b.cc	922c9c <gicv3_distif_init_restore+0x180>  // b.lo, b.ul, b.last
  922bac:	51008281 	sub	w1, w20, #0x20
  922bb0:	d28c2000 	mov	x0, #0x6100                	// #24832
  922bb4:	8b000260 	add	x0, x19, x0
  922bb8:	928c1fe3 	mov	x3, #0xffffffffffff9f00    	// #-24832
  922bbc:	8b214c01 	add	x1, x0, w1, uxtw #3
  922bc0:	eb01001f 	cmp	x0, x1
  922bc4:	540007e1 	b.ne	922cc0 <gicv3_distif_init_restore+0x1a4>  // b.any
  922bc8:	52800416 	mov	w22, #0x20                  	// #32
  922bcc:	6b1402df 	cmp	w22, w20
  922bd0:	54000823 	b.cc	922cd4 <gicv3_distif_init_restore+0x1b8>  // b.lo, b.ul, b.last
  922bd4:	52800416 	mov	w22, #0x20                  	// #32
  922bd8:	6b1402df 	cmp	w22, w20
  922bdc:	540008e3 	b.cc	922cf8 <gicv3_distif_init_restore+0x1dc>  // b.lo, b.ul, b.last
  922be0:	52800416 	mov	w22, #0x20                  	// #32
  922be4:	6b1402df 	cmp	w22, w20
  922be8:	540009a3 	b.cc	922d1c <gicv3_distif_init_restore+0x200>  // b.lo, b.ul, b.last
  922bec:	b95ee2a0 	ldr	w0, [x21, #7904]
  922bf0:	b9000260 	str	w0, [x19]
  922bf4:	b9400260 	ldr	w0, [x19]
  922bf8:	37ffffe0 	tbnz	w0, #31, 922bf4 <gicv3_distif_init_restore+0xd8>
  922bfc:	a94153f3 	ldp	x19, x20, [sp, #16]
  922c00:	a9425bf5 	ldp	x21, x22, [sp, #32]
  922c04:	a8c37bfd 	ldp	x29, x30, [sp], #48
  922c08:	d65f03c0 	ret
  922c0c:	510082c0 	sub	w0, w22, #0x20
  922c10:	2a1603e1 	mov	w1, w22
  922c14:	110082d6 	add	w22, w22, #0x20
  922c18:	53057c00 	lsr	w0, w0, #5
  922c1c:	8b000aa0 	add	x0, x21, x0, lsl #2
  922c20:	b95ee402 	ldr	w2, [x0, #7908]
  922c24:	aa1303e0 	mov	x0, x19
  922c28:	94000068 	bl	922dc8 <gicd_write_igroupr>
  922c2c:	17ffffd2 	b	922b74 <gicv3_distif_init_restore+0x58>
  922c30:	510082c0 	sub	w0, w22, #0x20
  922c34:	2a1603e1 	mov	w1, w22
  922c38:	927e7400 	and	x0, x0, #0xfffffffc
  922c3c:	110012d6 	add	w22, w22, #0x4
  922c40:	8b0002a0 	add	x0, x21, x0
  922c44:	b960d402 	ldr	w2, [x0, #8404]
  922c48:	aa1303e0 	mov	x0, x19
  922c4c:	94000073 	bl	922e18 <gicd_write_ipriorityr>
  922c50:	17ffffcc 	b	922b80 <gicv3_distif_init_restore+0x64>
  922c54:	510082c0 	sub	w0, w22, #0x20
  922c58:	2a1603e1 	mov	w1, w22
  922c5c:	110042d6 	add	w22, w22, #0x10
  922c60:	53047c00 	lsr	w0, w0, #4
  922c64:	9124b000 	add	x0, x0, #0x92c
  922c68:	b8607aa2 	ldr	w2, [x21, x0, lsl #2]
  922c6c:	aa1303e0 	mov	x0, x19
  922c70:	9400006e 	bl	922e28 <gicd_write_icfgr>
  922c74:	17ffffc6 	b	922b8c <gicv3_distif_init_restore+0x70>
  922c78:	510082c0 	sub	w0, w22, #0x20
  922c7c:	2a1603e1 	mov	w1, w22
  922c80:	110082d6 	add	w22, w22, #0x20
  922c84:	53057c00 	lsr	w0, w0, #5
  922c88:	8b000aa0 	add	x0, x21, x0, lsl #2
  922c8c:	b965a802 	ldr	w2, [x0, #9640]
  922c90:	aa1303e0 	mov	x0, x19
  922c94:	97fffcc1 	bl	921f98 <gicd_write_igrpmodr>
  922c98:	17ffffc0 	b	922b98 <gicv3_distif_init_restore+0x7c>
  922c9c:	510082c0 	sub	w0, w22, #0x20
  922ca0:	2a1603e1 	mov	w1, w22
  922ca4:	110042d6 	add	w22, w22, #0x10
  922ca8:	53047c00 	lsr	w0, w0, #4
  922cac:	8b000aa0 	add	x0, x21, x0, lsl #2
  922cb0:	b9662402 	ldr	w2, [x0, #9764]
  922cb4:	aa1303e0 	mov	x0, x19
  922cb8:	94000061 	bl	922e3c <gicd_write_nsacr>
  922cbc:	17ffffba 	b	922ba4 <gicv3_distif_init_restore+0x88>
  922cc0:	cb130002 	sub	x2, x0, x19
  922cc4:	8b030042 	add	x2, x2, x3
  922cc8:	f8626aa2 	ldr	x2, [x21, x2]
  922ccc:	f8008402 	str	x2, [x0], #8
  922cd0:	17ffffbc 	b	922bc0 <gicv3_distif_init_restore+0xa4>
  922cd4:	510082c0 	sub	w0, w22, #0x20
  922cd8:	2a1603e1 	mov	w1, w22
  922cdc:	110082d6 	add	w22, w22, #0x20
  922ce0:	53057c00 	lsr	w0, w0, #5
  922ce4:	911f6000 	add	x0, x0, #0x7d8
  922ce8:	b8607aa2 	ldr	w2, [x21, x0, lsl #2]
  922cec:	aa1303e0 	mov	x0, x19
  922cf0:	9400003b 	bl	922ddc <gicd_write_isenabler>
  922cf4:	17ffffb6 	b	922bcc <gicv3_distif_init_restore+0xb0>
  922cf8:	510082c0 	sub	w0, w22, #0x20
  922cfc:	2a1603e1 	mov	w1, w22
  922d00:	110082d6 	add	w22, w22, #0x20
  922d04:	53057c00 	lsr	w0, w0, #5
  922d08:	8b000aa0 	add	x0, x21, x0, lsl #2
  922d0c:	b95fdc02 	ldr	w2, [x0, #8156]
  922d10:	aa1303e0 	mov	x0, x19
  922d14:	94000037 	bl	922df0 <gicd_write_ispendr>
  922d18:	17ffffb0 	b	922bd8 <gicv3_distif_init_restore+0xbc>
  922d1c:	510082c0 	sub	w0, w22, #0x20
  922d20:	2a1603e1 	mov	w1, w22
  922d24:	110082d6 	add	w22, w22, #0x20
  922d28:	53057c00 	lsr	w0, w0, #5
  922d2c:	8b000aa0 	add	x0, x21, x0, lsl #2
  922d30:	b9605802 	ldr	w2, [x0, #8280]
  922d34:	aa1303e0 	mov	x0, x19
  922d38:	94000033 	bl	922e04 <gicd_write_isactiver>
  922d3c:	17ffffaa 	b	922be4 <gicv3_distif_init_restore+0xc8>

0000000000922d40 <gicd_read_igroupr>:
  922d40:	53057c21 	lsr	w1, w1, #5
  922d44:	91020000 	add	x0, x0, #0x80
  922d48:	d37e6821 	ubfiz	x1, x1, #2, #27
  922d4c:	b8606820 	ldr	w0, [x1, x0]
  922d50:	d65f03c0 	ret

0000000000922d54 <gicd_read_isenabler>:
  922d54:	53057c21 	lsr	w1, w1, #5
  922d58:	91040000 	add	x0, x0, #0x100
  922d5c:	d37e6821 	ubfiz	x1, x1, #2, #27
  922d60:	b8606820 	ldr	w0, [x1, x0]
  922d64:	d65f03c0 	ret

0000000000922d68 <gicd_read_ispendr>:
  922d68:	53057c21 	lsr	w1, w1, #5
  922d6c:	91080000 	add	x0, x0, #0x200
  922d70:	d37e6821 	ubfiz	x1, x1, #2, #27
  922d74:	b8606820 	ldr	w0, [x1, x0]
  922d78:	d65f03c0 	ret

0000000000922d7c <gicd_read_isactiver>:
  922d7c:	53057c21 	lsr	w1, w1, #5
  922d80:	910c0000 	add	x0, x0, #0x300
  922d84:	d37e6821 	ubfiz	x1, x1, #2, #27
  922d88:	b8606820 	ldr	w0, [x1, x0]
  922d8c:	d65f03c0 	ret

0000000000922d90 <gicd_read_ipriorityr>:
  922d90:	927e7421 	and	x1, x1, #0xfffffffc
  922d94:	91100000 	add	x0, x0, #0x400
  922d98:	b8606820 	ldr	w0, [x1, x0]
  922d9c:	d65f03c0 	ret

0000000000922da0 <gicd_read_icfgr>:
  922da0:	53047c21 	lsr	w1, w1, #4
  922da4:	91300000 	add	x0, x0, #0xc00
  922da8:	d37e6c21 	ubfiz	x1, x1, #2, #28
  922dac:	b8606820 	ldr	w0, [x1, x0]
  922db0:	d65f03c0 	ret

0000000000922db4 <gicd_read_nsacr>:
  922db4:	53047c21 	lsr	w1, w1, #4
  922db8:	91380000 	add	x0, x0, #0xe00
  922dbc:	d37e6c21 	ubfiz	x1, x1, #2, #28
  922dc0:	b8606820 	ldr	w0, [x1, x0]
  922dc4:	d65f03c0 	ret

0000000000922dc8 <gicd_write_igroupr>:
  922dc8:	53057c21 	lsr	w1, w1, #5
  922dcc:	91020000 	add	x0, x0, #0x80
  922dd0:	d37e6821 	ubfiz	x1, x1, #2, #27
  922dd4:	b8206822 	str	w2, [x1, x0]
  922dd8:	d65f03c0 	ret

0000000000922ddc <gicd_write_isenabler>:
  922ddc:	53057c21 	lsr	w1, w1, #5
  922de0:	91040000 	add	x0, x0, #0x100
  922de4:	d37e6821 	ubfiz	x1, x1, #2, #27
  922de8:	b8206822 	str	w2, [x1, x0]
  922dec:	d65f03c0 	ret

0000000000922df0 <gicd_write_ispendr>:
  922df0:	53057c21 	lsr	w1, w1, #5
  922df4:	91080000 	add	x0, x0, #0x200
  922df8:	d37e6821 	ubfiz	x1, x1, #2, #27
  922dfc:	b8206822 	str	w2, [x1, x0]
  922e00:	d65f03c0 	ret

0000000000922e04 <gicd_write_isactiver>:
  922e04:	53057c21 	lsr	w1, w1, #5
  922e08:	910c0000 	add	x0, x0, #0x300
  922e0c:	d37e6821 	ubfiz	x1, x1, #2, #27
  922e10:	b8206822 	str	w2, [x1, x0]
  922e14:	d65f03c0 	ret

0000000000922e18 <gicd_write_ipriorityr>:
  922e18:	927e7421 	and	x1, x1, #0xfffffffc
  922e1c:	91100000 	add	x0, x0, #0x400
  922e20:	b8206822 	str	w2, [x1, x0]
  922e24:	d65f03c0 	ret

0000000000922e28 <gicd_write_icfgr>:
  922e28:	53047c21 	lsr	w1, w1, #4
  922e2c:	91300000 	add	x0, x0, #0xc00
  922e30:	d37e6c21 	ubfiz	x1, x1, #2, #28
  922e34:	b8206822 	str	w2, [x1, x0]
  922e38:	d65f03c0 	ret

0000000000922e3c <gicd_write_nsacr>:
  922e3c:	53047c21 	lsr	w1, w1, #4
  922e40:	91380000 	add	x0, x0, #0xe00
  922e44:	d37e6c21 	ubfiz	x1, x1, #2, #28
  922e48:	b8206822 	str	w2, [x1, x0]
  922e4c:	d65f03c0 	ret

0000000000922e50 <gicd_clr_igroupr>:
  922e50:	2a0103e3 	mov	w3, w1
  922e54:	aa0003e4 	mov	x4, x0
  922e58:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  922e5c:	910003fd 	mov	x29, sp
  922e60:	97ffffb8 	bl	922d40 <gicd_read_igroupr>
  922e64:	2a0303e1 	mov	w1, w3
  922e68:	a8c17bfd 	ldp	x29, x30, [sp], #16
  922e6c:	52800022 	mov	w2, #0x1                   	// #1
  922e70:	1ac32042 	lsl	w2, w2, w3
  922e74:	0a220002 	bic	w2, w0, w2
  922e78:	aa0403e0 	mov	x0, x4
  922e7c:	17ffffd3 	b	922dc8 <gicd_write_igroupr>

0000000000922e80 <gicd_set_isenabler>:
  922e80:	52800022 	mov	w2, #0x1                   	// #1
  922e84:	1ac12042 	lsl	w2, w2, w1
  922e88:	17ffffd5 	b	922ddc <gicd_write_isenabler>

0000000000922e8c <gicd_set_ipriorityr>:
  922e8c:	91100000 	add	x0, x0, #0x400
  922e90:	2a0103e1 	mov	w1, w1
  922e94:	12001c42 	and	w2, w2, #0xff
  922e98:	38216802 	strb	w2, [x0, x1]
  922e9c:	d65f03c0 	ret

0000000000922ea0 <gicd_set_icfgr>:
  922ea0:	531f0c24 	ubfiz	w4, w1, #1, #4
  922ea4:	2a0103e3 	mov	w3, w1
  922ea8:	aa0003e5 	mov	x5, x0
  922eac:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  922eb0:	910003fd 	mov	x29, sp
  922eb4:	97ffffbb 	bl	922da0 <gicd_read_icfgr>
  922eb8:	12000442 	and	w2, w2, #0x3
  922ebc:	a8c17bfd 	ldp	x29, x30, [sp], #16
  922ec0:	52800061 	mov	w1, #0x3                   	// #3
  922ec4:	1ac42021 	lsl	w1, w1, w4
  922ec8:	0a210000 	bic	w0, w0, w1
  922ecc:	1ac42042 	lsl	w2, w2, w4
  922ed0:	2a0303e1 	mov	w1, w3
  922ed4:	2a000042 	orr	w2, w2, w0
  922ed8:	aa0503e0 	mov	x0, x5
  922edc:	17ffffd3 	b	922e28 <gicd_write_icfgr>

0000000000922ee0 <plat_ic_get_pending_interrupt_type>:
  922ee0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  922ee4:	910003fd 	mov	x29, sp
  922ee8:	97fffe00 	bl	9226e8 <gicv3_get_pending_interrupt_type>
  922eec:	510ff000 	sub	w0, w0, #0x3fc
  922ef0:	71000c1f 	cmp	w0, #0x3
  922ef4:	540000c8 	b.hi	922f0c <plat_ic_get_pending_interrupt_type+0x2c>  // b.pmore
  922ef8:	d0000021 	adrp	x1, 928000 <unsigned_num_print+0x1c>
  922efc:	911b1021 	add	x1, x1, #0x6c4
  922f00:	38604820 	ldrb	w0, [x1, w0, uxtw]
  922f04:	a8c17bfd 	ldp	x29, x30, [sp], #16
  922f08:	d65f03c0 	ret
  922f0c:	52800020 	mov	w0, #0x1                   	// #1
  922f10:	17fffffd 	b	922f04 <plat_ic_get_pending_interrupt_type+0x24>

0000000000922f14 <plat_interrupt_type_to_line>:
  922f14:	7100041f 	cmp	w0, #0x1
  922f18:	540001e0 	b.eq	922f54 <plat_interrupt_type_to_line+0x40>  // b.none
  922f1c:	340000e0 	cbz	w0, 922f38 <plat_interrupt_type_to_line+0x24>
  922f20:	7100081f 	cmp	w0, #0x2
  922f24:	54000120 	b.eq	922f48 <plat_interrupt_type_to_line+0x34>  // b.none
  922f28:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  922f2c:	910003fd 	mov	x29, sp
  922f30:	940011af 	bl	9275ec <console_flush>
  922f34:	9400134e 	bl	927c6c <do_panic>
  922f38:	7100003f 	cmp	w1, #0x0
  922f3c:	1a9f07e0 	cset	w0, ne  // ne = any
  922f40:	11000400 	add	w0, w0, #0x1
  922f44:	d65f03c0 	ret
  922f48:	7100003f 	cmp	w1, #0x0
  922f4c:	1a9f0400 	csinc	w0, w0, wzr, eq  // eq = none
  922f50:	d65f03c0 	ret
  922f54:	52800040 	mov	w0, #0x2                   	// #2
  922f58:	d65f03c0 	ret

0000000000922f5c <plat_imx_mpidr_to_core_pos>:
  922f5c:	17fffa92 	b	9219a4 <plat_core_pos_by_mpidr>

0000000000922f60 <plat_gic_driver_init>:
  922f60:	d0000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  922f64:	911b2000 	add	x0, x0, #0x6c8
  922f68:	17fffd58 	b	9224c8 <gicv3_driver_init>

0000000000922f6c <plat_gic_init>:
  922f6c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  922f70:	910003fd 	mov	x29, sp
  922f74:	97fffd6b 	bl	922520 <gicv3_distif_init>
  922f78:	94001147 	bl	927494 <plat_my_core_pos>
  922f7c:	97fffd8a 	bl	9225a4 <gicv3_rdistif_init>
  922f80:	94001145 	bl	927494 <plat_my_core_pos>
  922f84:	a8c17bfd 	ldp	x29, x30, [sp], #16
  922f88:	17fffda8 	b	922628 <gicv3_cpuif_enable>

0000000000922f8c <plat_gic_cpuif_enable>:
  922f8c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  922f90:	910003fd 	mov	x29, sp
  922f94:	94001140 	bl	927494 <plat_my_core_pos>
  922f98:	a8c17bfd 	ldp	x29, x30, [sp], #16
  922f9c:	17fffda3 	b	922628 <gicv3_cpuif_enable>

0000000000922fa0 <plat_gic_cpuif_disable>:
  922fa0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  922fa4:	910003fd 	mov	x29, sp
  922fa8:	9400113b 	bl	927494 <plat_my_core_pos>
  922fac:	a8c17bfd 	ldp	x29, x30, [sp], #16
  922fb0:	17fffdbf 	b	9226ac <gicv3_cpuif_disable>

0000000000922fb4 <plat_gic_pcpu_init>:
  922fb4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  922fb8:	910003fd 	mov	x29, sp
  922fbc:	94001136 	bl	927494 <plat_my_core_pos>
  922fc0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  922fc4:	17fffd78 	b	9225a4 <gicv3_rdistif_init>

0000000000922fc8 <plat_gic_save>:
  922fc8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  922fcc:	910003fd 	mov	x29, sp
  922fd0:	a90153f3 	stp	x19, x20, [sp, #16]
  922fd4:	aa0103f4 	mov	x20, x1
  922fd8:	f90013f5 	str	x21, [sp, #32]
  922fdc:	aa0103f5 	mov	x21, x1
  922fe0:	52800013 	mov	w19, #0x0                   	// #0
  922fe4:	aa1403e1 	mov	x1, x20
  922fe8:	2a1303e0 	mov	w0, w19
  922fec:	11000673 	add	w19, w19, #0x1
  922ff0:	97fffdc1 	bl	9226f4 <gicv3_rdistif_save>
  922ff4:	91016294 	add	x20, x20, #0x58
  922ff8:	7100127f 	cmp	w19, #0x4
  922ffc:	54ffff41 	b.ne	922fe4 <plat_gic_save+0x1c>  // b.any
  923000:	910582a0 	add	x0, x21, #0x160
  923004:	f94013f5 	ldr	x21, [sp, #32]
  923008:	a94153f3 	ldp	x19, x20, [sp, #16]
  92300c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  923010:	17fffe43 	b	92291c <gicv3_distif_save>

0000000000923014 <plat_gic_restore>:
  923014:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  923018:	91058020 	add	x0, x1, #0x160
  92301c:	910003fd 	mov	x29, sp
  923020:	a90153f3 	stp	x19, x20, [sp, #16]
  923024:	52800014 	mov	w20, #0x0                   	// #0
  923028:	aa0103f3 	mov	x19, x1
  92302c:	97fffebc 	bl	922b1c <gicv3_distif_init_restore>
  923030:	aa1303e1 	mov	x1, x19
  923034:	2a1403e0 	mov	w0, w20
  923038:	11000694 	add	w20, w20, #0x1
  92303c:	97fffdef 	bl	9227f8 <gicv3_rdistif_init_restore>
  923040:	91016273 	add	x19, x19, #0x58
  923044:	7100129f 	cmp	w20, #0x4
  923048:	54ffff41 	b.ne	923030 <plat_gic_restore+0x1c>  // b.any
  92304c:	a94153f3 	ldp	x19, x20, [sp, #16]
  923050:	a8c27bfd 	ldp	x29, x30, [sp], #32
  923054:	d65f03c0 	ret

0000000000923058 <dram_umctl2_init>:
  923058:	90000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  92305c:	f944ac00 	ldr	x0, [x0, #2392]
  923060:	b9400802 	ldr	w2, [x0, #8]
  923064:	f9400001 	ldr	x1, [x0]
  923068:	52800000 	mov	w0, #0x0                   	// #0
  92306c:	6b02001f 	cmp	w0, w2
  923070:	540000ab 	b.lt	923084 <dram_umctl2_init+0x2c>  // b.tstop
  923074:	d2800500 	mov	x0, #0x28                  	// #40
  923078:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  92307c:	b900001f 	str	wzr, [x0]
  923080:	d65f03c0 	ret
  923084:	b9400424 	ldr	w4, [x1, #4]
  923088:	11000400 	add	w0, w0, #0x1
  92308c:	b8408423 	ldr	w3, [x1], #8
  923090:	b9000064 	str	w4, [x3]
  923094:	17fffff6 	b	92306c <dram_umctl2_init+0x14>

0000000000923098 <dram_phy_init>:
  923098:	90000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  92309c:	52800002 	mov	w2, #0x0                   	// #0
  9230a0:	52a1e005 	mov	w5, #0xf000000             	// #251658240
  9230a4:	f944ac00 	ldr	x0, [x0, #2392]
  9230a8:	b9401804 	ldr	w4, [x0, #24]
  9230ac:	f9400803 	ldr	x3, [x0, #16]
  9230b0:	6b04005f 	cmp	w2, w4
  9230b4:	540001cb 	b.lt	9230ec <dram_phy_init+0x54>  // b.tstop
  9230b8:	b9403804 	ldr	w4, [x0, #56]
  9230bc:	52800002 	mov	w2, #0x0                   	// #0
  9230c0:	f9401803 	ldr	x3, [x0, #48]
  9230c4:	52a1e005 	mov	w5, #0xf000000             	// #251658240
  9230c8:	6b04005f 	cmp	w2, w4
  9230cc:	540001eb 	b.lt	923108 <dram_phy_init+0x70>  // b.tstop
  9230d0:	b9404803 	ldr	w3, [x0, #72]
  9230d4:	52800001 	mov	w1, #0x0                   	// #0
  9230d8:	f9402002 	ldr	x2, [x0, #64]
  9230dc:	52a1e004 	mov	w4, #0xf000000             	// #251658240
  9230e0:	6b03003f 	cmp	w1, w3
  9230e4:	5400020b 	b.lt	923124 <dram_phy_init+0x8c>  // b.tstop
  9230e8:	d65f03c0 	ret
  9230ec:	b9400466 	ldr	w6, [x3, #4]
  9230f0:	11000442 	add	w2, w2, #0x1
  9230f4:	b8408461 	ldr	w1, [x3], #8
  9230f8:	0b050021 	add	w1, w1, w5
  9230fc:	531e7421 	lsl	w1, w1, #2
  923100:	b9000026 	str	w6, [x1]
  923104:	17ffffeb 	b	9230b0 <dram_phy_init+0x18>
  923108:	b9400466 	ldr	w6, [x3, #4]
  92310c:	11000442 	add	w2, w2, #0x1
  923110:	b8408461 	ldr	w1, [x3], #8
  923114:	0b050021 	add	w1, w1, w5
  923118:	531e7421 	lsl	w1, w1, #2
  92311c:	b9000026 	str	w6, [x1]
  923120:	17ffffea 	b	9230c8 <dram_phy_init+0x30>
  923124:	b9400445 	ldr	w5, [x2, #4]
  923128:	11000421 	add	w1, w1, #0x1
  92312c:	b8408440 	ldr	w0, [x2], #8
  923130:	0b040000 	add	w0, w0, w4
  923134:	531e7400 	lsl	w0, w0, #2
  923138:	b9000005 	str	w5, [x0]
  92313c:	17ffffe9 	b	9230e0 <dram_phy_init+0x48>

0000000000923140 <dram_info_init>:
  923140:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  923144:	d2a7a801 	mov	x1, #0x3d400000            	// #1027604480
  923148:	910003fd 	mov	x29, sp
  92314c:	b9400021 	ldr	w1, [x1]
  923150:	a90153f3 	stp	x19, x20, [sp, #16]
  923154:	90000073 	adrp	x19, 92f000 <imx_gicv3_ctx+0x21d0>
  923158:	91252263 	add	x3, x19, #0x948
  92315c:	12001422 	and	w2, w1, #0x3f
  923160:	f90013f5 	str	x21, [sp, #32]
  923164:	d3586421 	ubfx	x1, x1, #24, #2
  923168:	b9094a62 	str	w2, [x19, #2376]
  92316c:	b9000461 	str	w1, [x3, #4]
  923170:	d2803601 	mov	x1, #0x1b0                 	// #432
  923174:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923178:	b9400021 	ldr	w1, [x1]
  92317c:	d3482c21 	ubfx	x1, x1, #8, #4
  923180:	29010461 	stp	w1, w1, [x3, #8]
  923184:	b9405003 	ldr	w3, [x0, #80]
  923188:	710a687f 	cmp	w3, #0x29a
  92318c:	540003a8 	b.hi	923200 <dram_info_init+0xc0>  // b.pmore
  923190:	b9405403 	ldr	w3, [x0, #84]
  923194:	710a687f 	cmp	w3, #0x29a
  923198:	1a9f87e3 	cset	w3, ls  // ls = plast
  92319c:	91252273 	add	x19, x19, #0x948
  9231a0:	f0000035 	adrp	x21, 92a000 <__RO_END__>
  9231a4:	7100003f 	cmp	w1, #0x0
  9231a8:	390452a3 	strb	w3, [x21, #276]
  9231ac:	f9000a60 	str	x0, [x19, #16]
  9231b0:	1a9f07e0 	cset	w0, ne  // ne = any
  9231b4:	7100805f 	cmp	w2, #0x20
  9231b8:	7a400804 	ccmp	w0, #0x0, #0x4, eq  // eq = none
  9231bc:	54000260 	b.eq	923208 <dram_info_init+0xc8>  // b.none
  9231c0:	f0000034 	adrp	x20, 92a000 <__RO_END__>
  9231c4:	d2800040 	mov	x0, #0x2                   	// #2
  9231c8:	94001315 	bl	927e1c <dcsw_op_all>
  9231cc:	394452a3 	ldrb	w3, [x21, #276]
  9231d0:	aa1303e0 	mov	x0, x19
  9231d4:	b9411a81 	ldr	w1, [x20, #280]
  9231d8:	52800002 	mov	w2, #0x0                   	// #0
  9231dc:	940002af 	bl	923c98 <lpddr4_swffc>
  9231e0:	b9411a80 	ldr	w0, [x20, #280]
  9231e4:	2a2003e0 	mvn	w0, w0
  9231e8:	12000000 	and	w0, w0, #0x1
  9231ec:	b9011a80 	str	w0, [x20, #280]
  9231f0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9231f4:	f94013f5 	ldr	x21, [sp, #32]
  9231f8:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9231fc:	d65f03c0 	ret
  923200:	52800003 	mov	w3, #0x0                   	// #0
  923204:	17ffffe6 	b	92319c <dram_info_init+0x5c>
  923208:	7100001f 	cmp	w0, #0x0
  92320c:	7a501840 	ccmp	w2, #0x10, #0x0, ne  // ne = any
  923210:	54ffff01 	b.ne	9231f0 <dram_info_init+0xb0>  // b.any
  923214:	d2800040 	mov	x0, #0x2                   	// #2
  923218:	94001301 	bl	927e1c <dcsw_op_all>
  92321c:	aa1303e0 	mov	x0, x19
  923220:	f94013f5 	ldr	x21, [sp, #32]
  923224:	a94153f3 	ldp	x19, x20, [sp, #16]
  923228:	52800001 	mov	w1, #0x0                   	// #0
  92322c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  923230:	140005c1 	b	924934 <ddr4_swffc>

0000000000923234 <dram_enter_retention>:
  923234:	90000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  923238:	b9494800 	ldr	w0, [x0, #2376]
  92323c:	7100801f 	cmp	w0, #0x20
  923240:	54000041 	b.ne	923248 <dram_enter_retention+0x14>  // b.any
  923244:	1400009c 	b	9234b4 <lpddr4_enter_retention>
  923248:	7100401f 	cmp	w0, #0x10
  92324c:	54000041 	b.ne	923254 <dram_enter_retention+0x20>  // b.any
  923250:	14000178 	b	923830 <ddr4_enter_retention>
  923254:	d65f03c0 	ret

0000000000923258 <dram_exit_retention>:
  923258:	90000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  92325c:	b9494800 	ldr	w0, [x0, #2376]
  923260:	7100801f 	cmp	w0, #0x20
  923264:	54000041 	b.ne	92326c <dram_exit_retention+0x14>  // b.any
  923268:	140000e4 	b	9235f8 <lpddr4_exit_retention>
  92326c:	7100401f 	cmp	w0, #0x10
  923270:	54000041 	b.ne	923278 <dram_exit_retention+0x20>  // b.any
  923274:	140001e0 	b	9239f4 <ddr4_exit_retention>
  923278:	d65f03c0 	ret

000000000092327c <dram_dvfs_handler>:
  92327c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  923280:	910003fd 	mov	x29, sp
  923284:	a90153f3 	stp	x19, x20, [sp, #16]
  923288:	a9025bf5 	stp	x21, x22, [sp, #32]
  92328c:	d53800a5 	mrs	x5, mpidr_el1
  923290:	12001ca5 	and	w5, w5, #0xff
  923294:	52800023 	mov	w3, #0x1                   	// #1
  923298:	71003c3f 	cmp	w1, #0xf
  92329c:	f0000034 	adrp	x20, 92a000 <__RO_END__>
  9232a0:	531d70b3 	lsl	w19, w5, #3
  9232a4:	1ad32073 	lsl	w19, w3, w19
  9232a8:	540002a1 	b.ne	9232fc <dram_dvfs_handler+0x80>  // b.any
  9232ac:	b0000075 	adrp	x21, 930000 <psci_ns_context+0x620>
  9232b0:	910b22b5 	add	x21, x21, #0x2c8
  9232b4:	aa1503e0 	mov	x0, x21
  9232b8:	94001195 	bl	92790c <spin_lock>
  9232bc:	90000060 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  9232c0:	91047294 	add	x20, x20, #0x11c
  9232c4:	b9496002 	ldr	w2, [x0, #2400]
  9232c8:	2a020273 	orr	w19, w19, w2
  9232cc:	b9096013 	str	w19, [x0, #2400]
  9232d0:	aa1503e0 	mov	x0, x21
  9232d4:	94001196 	bl	92792c <spin_unlock>
  9232d8:	d503205f 	wfe
  9232dc:	39400280 	ldrb	w0, [x20]
  9232e0:	72001c1f 	tst	w0, #0xff
  9232e4:	54ffffa1 	b.ne	9232d8 <dram_dvfs_handler+0x5c>  // b.any
  9232e8:	52800000 	mov	w0, #0x0                   	// #0
  9232ec:	a94153f3 	ldp	x19, x20, [sp, #16]
  9232f0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9232f4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9232f8:	d65f03c0 	ret
  9232fc:	aa0103f6 	mov	x22, x1
  923300:	52801027 	mov	w7, #0x81                  	// #129
  923304:	b0000021 	adrp	x1, 928000 <unsigned_num_print+0x1c>
  923308:	2a0203e6 	mov	w6, w2
  92330c:	911c0021 	add	x1, x1, #0x700
  923310:	39047283 	strb	w3, [x20, #284]
  923314:	d2800000 	mov	x0, #0x0                   	// #0
  923318:	72a1c407 	movk	w7, #0xe20, lsl #16
  92331c:	6b05001f 	cmp	w0, w5
  923320:	54000140 	b.eq	923348 <dram_dvfs_handler+0xcc>  // b.none
  923324:	531d7004 	lsl	w4, w0, #3
  923328:	1ac42064 	lsl	w4, w3, w4
  92332c:	6a06009f 	tst	w4, w6
  923330:	540000c0 	b.eq	923348 <dram_dvfs_handler+0xcc>  // b.none
  923334:	b8607824 	ldr	w4, [x1, x0, lsl #2]
  923338:	1ac42068 	lsl	w8, w3, w4
  92333c:	0b4414e4 	add	w4, w7, w4, lsr #5
  923340:	d37e7084 	ubfiz	x4, x4, #2, #29
  923344:	b9000088 	str	w8, [x4]
  923348:	91000400 	add	x0, x0, #0x1
  92334c:	f100101f 	cmp	x0, #0x4
  923350:	54fffe61 	b.ne	92331c <dram_dvfs_handler+0xa0>  // b.any
  923354:	90000075 	adrp	x21, 92f000 <imx_gicv3_ctx+0x21d0>
  923358:	0a330053 	bic	w19, w2, w19
  92335c:	912582a1 	add	x1, x21, #0x960
  923360:	b9400020 	ldr	w0, [x1]
  923364:	6b13001f 	cmp	w0, w19
  923368:	54ffffc1 	b.ne	923360 <dram_dvfs_handler+0xe4>  // b.any
  92336c:	d2800040 	mov	x0, #0x2                   	// #2
  923370:	940012ab 	bl	927e1c <dcsw_op_all>
  923374:	90000061 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  923378:	91252020 	add	x0, x1, #0x948
  92337c:	b9494821 	ldr	w1, [x1, #2376]
  923380:	7100803f 	cmp	w1, #0x20
  923384:	54000221 	b.ne	9233c8 <dram_dvfs_handler+0x14c>  // b.any
  923388:	f0000033 	adrp	x19, 92a000 <__RO_END__>
  92338c:	f0000021 	adrp	x1, 92a000 <__RO_END__>
  923390:	2a1603e2 	mov	w2, w22
  923394:	39445023 	ldrb	w3, [x1, #276]
  923398:	b9411a61 	ldr	w1, [x19, #280]
  92339c:	9400023f 	bl	923c98 <lpddr4_swffc>
  9233a0:	b9411a60 	ldr	w0, [x19, #280]
  9233a4:	2a2003e0 	mvn	w0, w0
  9233a8:	12000000 	and	w0, w0, #0x1
  9233ac:	b9011a60 	str	w0, [x19, #280]
  9233b0:	3904729f 	strb	wzr, [x20, #284]
  9233b4:	b90962bf 	str	wzr, [x21, #2400]
  9233b8:	d5033f9f 	dsb	sy
  9233bc:	d503209f 	sev
  9233c0:	d5033fdf 	isb
  9233c4:	17ffffc9 	b	9232e8 <dram_dvfs_handler+0x6c>
  9233c8:	7100403f 	cmp	w1, #0x10
  9233cc:	54ffff21 	b.ne	9233b0 <dram_dvfs_handler+0x134>  // b.any
  9233d0:	2a1603e1 	mov	w1, w22
  9233d4:	94000558 	bl	924934 <ddr4_swffc>
  9233d8:	17fffff6 	b	9233b0 <dram_dvfs_handler+0x134>

00000000009233dc <ddr_pll_bypass_100mts>:
  9233dc:	d2940101 	mov	x1, #0xa008                	// #40968
  9233e0:	52a0e0e0 	mov	w0, #0x7070000             	// #117899264
  9233e4:	f2a60701 	movk	x1, #0x3038, lsl #16
  9233e8:	52a04002 	mov	w2, #0x2000000             	// #33554432
  9233ec:	b9000020 	str	w0, [x1]
  9233f0:	d2940081 	mov	x1, #0xa004                	// #40964
  9233f4:	f2a60701 	movk	x1, #0x3038, lsl #16
  9233f8:	b9000022 	str	w2, [x1]
  9233fc:	b9008420 	str	w0, [x1, #132]
  923400:	d2941080 	mov	x0, #0xa084                	// #41092
  923404:	f2a60700 	movk	x0, #0x3038, lsl #16
  923408:	52a04021 	mov	w1, #0x2010000             	// #33619968
  92340c:	b9000001 	str	w1, [x0]
  923410:	d2930080 	mov	x0, #0x9804                	// #38916
  923414:	f2a60700 	movk	x0, #0x3038, lsl #16
  923418:	52a02001 	mov	w1, #0x1000000             	// #16777216
  92341c:	b9000001 	str	w1, [x0]
  923420:	d65f03c0 	ret

0000000000923424 <ddr_pll_bypass_400mts>:
  923424:	d2940101 	mov	x1, #0xa008                	// #40968
  923428:	52a0e0e0 	mov	w0, #0x7070000             	// #117899264
  92342c:	f2a60701 	movk	x1, #0x3038, lsl #16
  923430:	52a02022 	mov	w2, #0x1010000             	// #16842752
  923434:	b9000020 	str	w0, [x1]
  923438:	d2940081 	mov	x1, #0xa004                	// #40964
  92343c:	f2a60701 	movk	x1, #0x3038, lsl #16
  923440:	b9000022 	str	w2, [x1]
  923444:	b9008420 	str	w0, [x1, #132]
  923448:	d2941080 	mov	x0, #0xa084                	// #41092
  92344c:	f2a60700 	movk	x0, #0x3038, lsl #16
  923450:	52a06021 	mov	w1, #0x3010000             	// #50397184
  923454:	b9000001 	str	w1, [x0]
  923458:	d2930080 	mov	x0, #0x9804                	// #38916
  92345c:	f2a60700 	movk	x0, #0x3038, lsl #16
  923460:	52a02001 	mov	w1, #0x1000000             	// #16777216
  923464:	b9000001 	str	w1, [x0]
  923468:	d65f03c0 	ret

000000000092346c <ddr_pll_bypass_dis>:
  92346c:	d2930100 	mov	x0, #0x9808                	// #38920
  923470:	52a02001 	mov	w1, #0x1000000             	// #16777216
  923474:	f2a60700 	movk	x0, #0x3038, lsl #16
  923478:	b9000001 	str	w1, [x0]
  92347c:	52a0e0e1 	mov	w1, #0x7070000             	// #117899264
  923480:	b9088001 	str	w1, [x0, #2176]
  923484:	d2941080 	mov	x0, #0xa084                	// #41092
  923488:	f2a60700 	movk	x0, #0x3038, lsl #16
  92348c:	52a08081 	mov	w1, #0x4040000             	// #67371008
  923490:	b9000001 	str	w1, [x0]
  923494:	d65f03c0 	ret

0000000000923498 <dram_clock_switch>:
  923498:	7100081f 	cmp	w0, #0x2
  92349c:	54000041 	b.ne	9234a4 <dram_clock_switch+0xc>  // b.any
  9234a0:	17ffffcf 	b	9233dc <ddr_pll_bypass_100mts>
  9234a4:	7100041f 	cmp	w0, #0x1
  9234a8:	54000041 	b.ne	9234b0 <dram_clock_switch+0x18>  // b.any
  9234ac:	17ffffde 	b	923424 <ddr_pll_bypass_400mts>
  9234b0:	17ffffef 	b	92346c <ddr_pll_bypass_dis>

00000000009234b4 <lpddr4_enter_retention>:
  9234b4:	d2806102 	mov	x2, #0x308                 	// #776
  9234b8:	52a6c000 	mov	w0, #0x36000000            	// #905969664
  9234bc:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9234c0:	b9400041 	ldr	w1, [x2]
  9234c4:	6b00003f 	cmp	w1, w0
  9234c8:	54ffffc1 	b.ne	9234c0 <lpddr4_enter_retention+0xc>  // b.any
  9234cc:	d2809200 	mov	x0, #0x490                 	// #1168
  9234d0:	d2807f81 	mov	x1, #0x3fc                 	// #1020
  9234d4:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9234d8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9234dc:	b900001f 	str	wzr, [x0]
  9234e0:	b9400020 	ldr	w0, [x1]
  9234e4:	7200801f 	tst	w0, #0x10001
  9234e8:	54ffffc1 	b.ne	9234e0 <lpddr4_enter_retention+0x2c>  // b.any
  9234ec:	d2800600 	mov	x0, #0x30                  	// #48
  9234f0:	52801541 	mov	w1, #0xaa                  	// #170
  9234f4:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9234f8:	d2800082 	mov	x2, #0x4                   	// #4
  9234fc:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  923500:	b9000001 	str	w1, [x0]
  923504:	528067e1 	mov	w1, #0x33f                 	// #831
  923508:	b9400040 	ldr	w0, [x2]
  92350c:	0a010000 	and	w0, w0, w1
  923510:	71088c1f 	cmp	w0, #0x223
  923514:	54ffffa1 	b.ne	923508 <lpddr4_enter_retention+0x54>  // b.any
  923518:	d2803601 	mov	x1, #0x1b0                 	// #432
  92351c:	d2806400 	mov	x0, #0x320                 	// #800
  923520:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923524:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923528:	5283e002 	mov	w2, #0x1f00                	// #7936
  92352c:	5283e403 	mov	w3, #0x1f20                	// #7968
  923530:	b900003f 	str	wzr, [x1]
  923534:	b900001f 	str	wzr, [x0]
  923538:	b9000022 	str	w2, [x1]
  92353c:	b9000023 	str	w3, [x1]
  923540:	b9000022 	str	w2, [x1]
  923544:	d2803782 	mov	x2, #0x1bc                 	// #444
  923548:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  92354c:	b9400041 	ldr	w1, [x2]
  923550:	3607ffe1 	tbz	w1, #0, 92354c <lpddr4_enter_retention+0x98>
  923554:	52800021 	mov	w1, #0x1                   	// #1
  923558:	b9000001 	str	w1, [x0]
  92355c:	d2a78680 	mov	x0, #0x3c340000            	// #1010040832
  923560:	d2801402 	mov	x2, #0xa0                  	// #160
  923564:	f2a78482 	movk	x2, #0x3c24, lsl #16
  923568:	b900001f 	str	wzr, [x0]
  92356c:	b9400042 	ldr	w2, [x2]
  923570:	b9000001 	str	w1, [x0]
  923574:	d2803f80 	mov	x0, #0x1fc                 	// #508
  923578:	f2a60740 	movk	x0, #0x303a, lsl #16
  92357c:	b9400001 	ldr	w1, [x0]
  923580:	121d7821 	and	w1, w1, #0xfffffffb
  923584:	b9000001 	str	w1, [x0]
  923588:	b9400001 	ldr	w1, [x0]
  92358c:	37a7ffe1 	tbnz	w1, #20, 923588 <lpddr4_enter_retention+0xd4>
  923590:	b9400001 	ldr	w1, [x0]
  923594:	321e0021 	orr	w1, w1, #0x4
  923598:	b9000001 	str	w1, [x0]
  92359c:	d2820000 	mov	x0, #0x1000                	// #4096
  9235a0:	52800101 	mov	w1, #0x8                   	// #8
  9235a4:	f2a60720 	movk	x0, #0x3039, lsl #16
  9235a8:	72b1e001 	movk	w1, #0x8f00, lsl #16
  9235ac:	b9000001 	str	w1, [x0]
  9235b0:	d2880a00 	mov	x0, #0x4050                	// #16464
  9235b4:	f2a60700 	movk	x0, #0x3038, lsl #16
  9235b8:	52800041 	mov	w1, #0x2                   	// #2
  9235bc:	b900001f 	str	wzr, [x0]
  9235c0:	d2811e00 	mov	x0, #0x8f0                 	// #2288
  9235c4:	f2a60700 	movk	x0, #0x3038, lsl #16
  9235c8:	b9000001 	str	w1, [x0]
  9235cc:	d281a801 	mov	x1, #0xd40                 	// #3392
  9235d0:	f2a60741 	movk	x1, #0x303a, lsl #16
  9235d4:	b9400020 	ldr	w0, [x1]
  9235d8:	32000000 	orr	w0, w0, #0x1
  9235dc:	b9000020 	str	w0, [x1]
  9235e0:	d2802081 	mov	x1, #0x104                 	// #260
  9235e4:	f2a60741 	movk	x1, #0x303a, lsl #16
  9235e8:	b9400020 	ldr	w0, [x1]
  9235ec:	321b0000 	orr	w0, w0, #0x20
  9235f0:	b9000020 	str	w0, [x1]
  9235f4:	d65f03c0 	ret

00000000009235f8 <lpddr4_exit_retention>:
  9235f8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9235fc:	d2820000 	mov	x0, #0x1000                	// #4096
  923600:	f2a60720 	movk	x0, #0x3039, lsl #16
  923604:	528003e1 	mov	w1, #0x1f                  	// #31
  923608:	910003fd 	mov	x29, sp
  92360c:	f9000bf3 	str	x19, [sp, #16]
  923610:	72b1e001 	movk	w1, #0x8f00, lsl #16
  923614:	d2880a02 	mov	x2, #0x4050                	// #16464
  923618:	b9000001 	str	w1, [x0]
  92361c:	f2a60702 	movk	x2, #0x3038, lsl #16
  923620:	528001e1 	mov	w1, #0xf                   	// #15
  923624:	72b1e001 	movk	w1, #0x8f00, lsl #16
  923628:	b9000001 	str	w1, [x0]
  92362c:	52800041 	mov	w1, #0x2                   	// #2
  923630:	b9000041 	str	w1, [x2]
  923634:	d2811e02 	mov	x2, #0x8f0                 	// #2288
  923638:	f2a60702 	movk	x2, #0x3038, lsl #16
  92363c:	b9000041 	str	w1, [x2]
  923640:	d2941101 	mov	x1, #0xa088                	// #41096
  923644:	f2a60701 	movk	x1, #0x3038, lsl #16
  923648:	52a0e0e2 	mov	w2, #0x7070000             	// #117899264
  92364c:	b9000022 	str	w2, [x1]
  923650:	d2941081 	mov	x1, #0xa084                	// #41092
  923654:	f2a60701 	movk	x1, #0x3038, lsl #16
  923658:	52a08062 	mov	w2, #0x4030000             	// #67305472
  92365c:	b9000022 	str	w2, [x1]
  923660:	d2801d81 	mov	x1, #0xec                  	// #236
  923664:	f2a60741 	movk	x1, #0x303a, lsl #16
  923668:	529fffe2 	mov	w2, #0xffff                	// #65535
  92366c:	b9000022 	str	w2, [x1]
  923670:	d2801f02 	mov	x2, #0xf8                  	// #248
  923674:	f2a60742 	movk	x2, #0x303a, lsl #16
  923678:	b9400041 	ldr	w1, [x2]
  92367c:	321b0021 	orr	w1, w1, #0x20
  923680:	b9000041 	str	w1, [x2]
  923684:	528000c1 	mov	w1, #0x6                   	// #6
  923688:	72b1e001 	movk	w1, #0x8f00, lsl #16
  92368c:	b9000001 	str	w1, [x0]
  923690:	d2800a01 	mov	x1, #0x50                  	// #80
  923694:	f2a606c1 	movk	x1, #0x3036, lsl #16
  923698:	b9400020 	ldr	w0, [x1]
  92369c:	36ffffe0 	tbz	w0, #31, 923698 <lpddr4_exit_retention+0xa0>
  9236a0:	97fffe6e 	bl	923058 <dram_umctl2_init>
  9236a4:	d2806413 	mov	x19, #0x320                 	// #800
  9236a8:	d2801a01 	mov	x1, #0xd0                  	// #208
  9236ac:	f2a7a813 	movk	x19, #0x3d40, lsl #16
  9236b0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9236b4:	b9400020 	ldr	w0, [x1]
  9236b8:	32020400 	orr	w0, w0, #0xc0000000
  9236bc:	b9000020 	str	w0, [x1]
  9236c0:	d2800500 	mov	x0, #0x28                  	// #40
  9236c4:	52801541 	mov	w1, #0xaa                  	// #170
  9236c8:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9236cc:	b900001f 	str	wzr, [x0]
  9236d0:	b9000801 	str	w1, [x0, #8]
  9236d4:	d2820000 	mov	x0, #0x1000                	// #4096
  9236d8:	f2a60720 	movk	x0, #0x3039, lsl #16
  9236dc:	52800081 	mov	w1, #0x4                   	// #4
  9236e0:	72b1e001 	movk	w1, #0x8f00, lsl #16
  9236e4:	b9000001 	str	w1, [x0]
  9236e8:	52b1e001 	mov	w1, #0x8f000000            	// #-1895825408
  9236ec:	b9000001 	str	w1, [x0]
  9236f0:	d2806080 	mov	x0, #0x304                 	// #772
  9236f4:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9236f8:	52800021 	mov	w1, #0x1                   	// #1
  9236fc:	b900001f 	str	wzr, [x0]
  923700:	d2a7a000 	mov	x0, #0x3d000000            	// #1023410176
  923704:	b900027f 	str	wzr, [x19]
  923708:	b9000001 	str	w1, [x0]
  92370c:	d2803600 	mov	x0, #0x1b0                 	// #432
  923710:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923714:	b900001f 	str	wzr, [x0]
  923718:	97fffe60 	bl	923098 <dram_phy_init>
  92371c:	d2a78680 	mov	x0, #0x3c340000            	// #1010040832
  923720:	d2804b81 	mov	x1, #0x25c                 	// #604
  923724:	f2a78101 	movk	x1, #0x3c08, lsl #16
  923728:	b900001f 	str	wzr, [x0]
  92372c:	b9400020 	ldr	w0, [x1]
  923730:	35ffffe0 	cbnz	w0, 92372c <lpddr4_exit_retention+0x134>
  923734:	d2a78680 	mov	x0, #0x3c340000            	// #1010040832
  923738:	52800021 	mov	w1, #0x1                   	// #1
  92373c:	d2803782 	mov	x2, #0x1bc                 	// #444
  923740:	b9000001 	str	w1, [x0]
  923744:	d2803600 	mov	x0, #0x1b0                 	// #432
  923748:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  92374c:	b900027f 	str	wzr, [x19]
  923750:	52800401 	mov	w1, #0x20                  	// #32
  923754:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  923758:	b9000001 	str	w1, [x0]
  92375c:	b9400041 	ldr	w1, [x2]
  923760:	3607ffe1 	tbz	w1, #0, 92375c <lpddr4_exit_retention+0x164>
  923764:	b900001f 	str	wzr, [x0]
  923768:	52800021 	mov	w1, #0x1                   	// #1
  92376c:	b9000001 	str	w1, [x0]
  923770:	d2806400 	mov	x0, #0x320                 	// #800
  923774:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923778:	b9000001 	str	w1, [x0]
  92377c:	d2806481 	mov	x1, #0x324                 	// #804
  923780:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923784:	b9400020 	ldr	w0, [x1]
  923788:	3607ffe0 	tbz	w0, #0, 923784 <lpddr4_exit_retention+0x18c>
  92378c:	d2800600 	mov	x0, #0x30                  	// #48
  923790:	52801541 	mov	w1, #0xaa                  	// #170
  923794:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923798:	d2803603 	mov	x3, #0x1b0                 	// #432
  92379c:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  9237a0:	52800022 	mov	w2, #0x1                   	// #1
  9237a4:	b9000001 	str	w1, [x0]
  9237a8:	d2806401 	mov	x1, #0x320                 	// #800
  9237ac:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9237b0:	b900003f 	str	wzr, [x1]
  9237b4:	b9000062 	str	w2, [x3]
  9237b8:	b9000022 	str	w2, [x1]
  9237bc:	d2806482 	mov	x2, #0x324                 	// #804
  9237c0:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9237c4:	b9400041 	ldr	w1, [x2]
  9237c8:	3607ffe1 	tbz	w1, #0, 9237c4 <lpddr4_exit_retention+0x1cc>
  9237cc:	52801101 	mov	w1, #0x88                  	// #136
  9237d0:	b9000001 	str	w1, [x0]
  9237d4:	d2800081 	mov	x1, #0x4                   	// #4
  9237d8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9237dc:	b9400020 	ldr	w0, [x1]
  9237e0:	12000800 	and	w0, w0, #0x7
  9237e4:	7100041f 	cmp	w0, #0x1
  9237e8:	54ffffa1 	b.ne	9237dc <lpddr4_exit_retention+0x1e4>  // b.any
  9237ec:	d2800401 	mov	x1, #0x20                  	// #32
  9237f0:	f9400bf3 	ldr	x19, [sp, #16]
  9237f4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9237f8:	52806042 	mov	w2, #0x302                 	// #770
  9237fc:	b9000022 	str	w2, [x1]
  923800:	d2801402 	mov	x2, #0xa0                  	// #160
  923804:	b9047020 	str	w0, [x1, #1136]
  923808:	d2800c01 	mov	x1, #0x60                  	// #96
  92380c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923810:	f2a78482 	movk	x2, #0x3c24, lsl #16
  923814:	b900003f 	str	wzr, [x1]
  923818:	d2a78681 	mov	x1, #0x3c340000            	// #1010040832
  92381c:	b900003f 	str	wzr, [x1]
  923820:	b9400042 	ldr	w2, [x2]
  923824:	b9000020 	str	w0, [x1]
  923828:	a8c27bfd 	ldp	x29, x30, [sp], #32
  92382c:	d65f03c0 	ret

0000000000923830 <ddr4_enter_retention>:
  923830:	d2806102 	mov	x2, #0x308                 	// #776
  923834:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  923838:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  92383c:	52a6c000 	mov	w0, #0x36000000            	// #905969664
  923840:	910003fd 	mov	x29, sp
  923844:	b9400041 	ldr	w1, [x2]
  923848:	b9001fa1 	str	w1, [x29, #28]
  92384c:	b9401fa1 	ldr	w1, [x29, #28]
  923850:	6b00003f 	cmp	w1, w0
  923854:	54ffff81 	b.ne	923844 <ddr4_enter_retention+0x14>  // b.any
  923858:	d2809200 	mov	x0, #0x490                 	// #1168
  92385c:	d2807f81 	mov	x1, #0x3fc                 	// #1020
  923860:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923864:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923868:	b900001f 	str	wzr, [x0]
  92386c:	b9400020 	ldr	w0, [x1]
  923870:	b9001fa0 	str	w0, [x29, #28]
  923874:	b9401fa0 	ldr	w0, [x29, #28]
  923878:	7200801f 	tst	w0, #0x10001
  92387c:	54ffff81 	b.ne	92386c <ddr4_enter_retention+0x3c>  // b.any
  923880:	d2800600 	mov	x0, #0x30                  	// #48
  923884:	52801541 	mov	w1, #0xaa                  	// #170
  923888:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  92388c:	b9000001 	str	w1, [x0]
  923890:	d2800081 	mov	x1, #0x4                   	// #4
  923894:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923898:	b9001fbf 	str	wzr, [x29, #28]
  92389c:	b9401fa0 	ldr	w0, [x29, #28]
  9238a0:	71008c1f 	cmp	w0, #0x23
  9238a4:	540009a1 	b.ne	9239d8 <ddr4_enter_retention+0x1a8>  // b.any
  9238a8:	d2803600 	mov	x0, #0x1b0                 	// #432
  9238ac:	d2806401 	mov	x1, #0x320                 	// #800
  9238b0:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9238b4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9238b8:	b900001f 	str	wzr, [x0]
  9238bc:	b900003f 	str	wzr, [x1]
  9238c0:	5283e001 	mov	w1, #0x1f00                	// #7936
  9238c4:	b9000001 	str	w1, [x0]
  9238c8:	5283e401 	mov	w1, #0x1f20                	// #7968
  9238cc:	b9000001 	str	w1, [x0]
  9238d0:	d2803781 	mov	x1, #0x1bc                 	// #444
  9238d4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9238d8:	aa0103e2 	mov	x2, x1
  9238dc:	b9400023 	ldr	w3, [x1]
  9238e0:	3707ffe3 	tbnz	w3, #0, 9238dc <ddr4_enter_retention+0xac>
  9238e4:	5283e001 	mov	w1, #0x1f00                	// #7936
  9238e8:	b9000001 	str	w1, [x0]
  9238ec:	b9400040 	ldr	w0, [x2]
  9238f0:	3607ffe0 	tbz	w0, #0, 9238ec <ddr4_enter_retention+0xbc>
  9238f4:	d2806400 	mov	x0, #0x320                 	// #800
  9238f8:	52800021 	mov	w1, #0x1                   	// #1
  9238fc:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923900:	b9000001 	str	w1, [x0]
  923904:	d2a78680 	mov	x0, #0x3c340000            	// #1010040832
  923908:	b900001f 	str	wzr, [x0]
  92390c:	d2801400 	mov	x0, #0xa0                  	// #160
  923910:	f2a78480 	movk	x0, #0x3c24, lsl #16
  923914:	b9400000 	ldr	w0, [x0]
  923918:	b9001fa0 	str	w0, [x29, #28]
  92391c:	b9401fa0 	ldr	w0, [x29, #28]
  923920:	0a010000 	and	w0, w0, w1
  923924:	b9001fa0 	str	w0, [x29, #28]
  923928:	b9401fa0 	ldr	w0, [x29, #28]
  92392c:	340005e0 	cbz	w0, 9239e8 <ddr4_enter_retention+0x1b8>
  923930:	b0000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  923934:	911c4000 	add	x0, x0, #0x710
  923938:	940012db 	bl	9284a4 <printf>
  92393c:	d2a78680 	mov	x0, #0x3c340000            	// #1010040832
  923940:	52800021 	mov	w1, #0x1                   	// #1
  923944:	b9000001 	str	w1, [x0]
  923948:	d2803f80 	mov	x0, #0x1fc                 	// #508
  92394c:	f2a60740 	movk	x0, #0x303a, lsl #16
  923950:	b9400001 	ldr	w1, [x0]
  923954:	121d7821 	and	w1, w1, #0xfffffffb
  923958:	b9000001 	str	w1, [x0]
  92395c:	b9400001 	ldr	w1, [x0]
  923960:	b9001fa1 	str	w1, [x29, #28]
  923964:	b9401fa1 	ldr	w1, [x29, #28]
  923968:	37a7ffa1 	tbnz	w1, #20, 92395c <ddr4_enter_retention+0x12c>
  92396c:	b9400001 	ldr	w1, [x0]
  923970:	321e0021 	orr	w1, w1, #0x4
  923974:	b9000001 	str	w1, [x0]
  923978:	d2820000 	mov	x0, #0x1000                	// #4096
  92397c:	52800101 	mov	w1, #0x8                   	// #8
  923980:	f2a60720 	movk	x0, #0x3039, lsl #16
  923984:	72b1e001 	movk	w1, #0x8f00, lsl #16
  923988:	b9000001 	str	w1, [x0]
  92398c:	d2880a00 	mov	x0, #0x4050                	// #16464
  923990:	f2a60700 	movk	x0, #0x3038, lsl #16
  923994:	52800041 	mov	w1, #0x2                   	// #2
  923998:	b900001f 	str	wzr, [x0]
  92399c:	d2811e00 	mov	x0, #0x8f0                 	// #2288
  9239a0:	f2a60700 	movk	x0, #0x3038, lsl #16
  9239a4:	b9000001 	str	w1, [x0]
  9239a8:	d281a801 	mov	x1, #0xd40                 	// #3392
  9239ac:	f2a60741 	movk	x1, #0x303a, lsl #16
  9239b0:	b9400020 	ldr	w0, [x1]
  9239b4:	32000000 	orr	w0, w0, #0x1
  9239b8:	b9000020 	str	w0, [x1]
  9239bc:	d2802081 	mov	x1, #0x104                 	// #260
  9239c0:	f2a60741 	movk	x1, #0x303a, lsl #16
  9239c4:	b9400020 	ldr	w0, [x1]
  9239c8:	321b0000 	orr	w0, w0, #0x20
  9239cc:	b9000020 	str	w0, [x1]
  9239d0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9239d4:	d65f03c0 	ret
  9239d8:	b9400020 	ldr	w0, [x1]
  9239dc:	12001400 	and	w0, w0, #0x3f
  9239e0:	b9001fa0 	str	w0, [x29, #28]
  9239e4:	17ffffae 	b	92389c <ddr4_enter_retention+0x6c>
  9239e8:	b0000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  9239ec:	911c8400 	add	x0, x0, #0x721
  9239f0:	17ffffd2 	b	923938 <ddr4_enter_retention+0x108>

00000000009239f4 <ddr4_exit_retention>:
  9239f4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9239f8:	910003fd 	mov	x29, sp
  9239fc:	f9000bf3 	str	x19, [sp, #16]
  923a00:	b9002fbf 	str	wzr, [x29, #44]
  923a04:	b9402fa0 	ldr	w0, [x29, #44]
  923a08:	71004c1f 	cmp	w0, #0x13
  923a0c:	54001189 	b.ls	923c3c <ddr4_exit_retention+0x248>  // b.plast
  923a10:	d2820013 	mov	x19, #0x1000                	// #4096
  923a14:	528007e0 	mov	w0, #0x3f                  	// #63
  923a18:	f2a60733 	movk	x19, #0x3039, lsl #16
  923a1c:	72b1e000 	movk	w0, #0x8f00, lsl #16
  923a20:	d2880a01 	mov	x1, #0x4050                	// #16464
  923a24:	b9000260 	str	w0, [x19]
  923a28:	f2a60701 	movk	x1, #0x3038, lsl #16
  923a2c:	528001e0 	mov	w0, #0xf                   	// #15
  923a30:	72b1e000 	movk	w0, #0x8f00, lsl #16
  923a34:	b9000260 	str	w0, [x19]
  923a38:	52800040 	mov	w0, #0x2                   	// #2
  923a3c:	b9000020 	str	w0, [x1]
  923a40:	d2811e01 	mov	x1, #0x8f0                 	// #2288
  923a44:	f2a60701 	movk	x1, #0x3038, lsl #16
  923a48:	b9000020 	str	w0, [x1]
  923a4c:	b0000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  923a50:	911ca800 	add	x0, x0, #0x72a
  923a54:	94001294 	bl	9284a4 <printf>
  923a58:	d2801d80 	mov	x0, #0xec                  	// #236
  923a5c:	529fffe1 	mov	w1, #0xffff                	// #65535
  923a60:	f2a60740 	movk	x0, #0x303a, lsl #16
  923a64:	b9000001 	str	w1, [x0]
  923a68:	d2801f01 	mov	x1, #0xf8                  	// #248
  923a6c:	f2a60741 	movk	x1, #0x303a, lsl #16
  923a70:	b9400020 	ldr	w0, [x1]
  923a74:	321b0000 	orr	w0, w0, #0x20
  923a78:	b9000020 	str	w0, [x1]
  923a7c:	528000c0 	mov	w0, #0x6                   	// #6
  923a80:	d2800a01 	mov	x1, #0x50                  	// #80
  923a84:	72b1e000 	movk	w0, #0x8f00, lsl #16
  923a88:	f2a606c1 	movk	x1, #0x3036, lsl #16
  923a8c:	b9000260 	str	w0, [x19]
  923a90:	b9400020 	ldr	w0, [x1]
  923a94:	36ffffe0 	tbz	w0, #31, 923a90 <ddr4_exit_retention+0x9c>
  923a98:	d2806081 	mov	x1, #0x304                 	// #772
  923a9c:	52800020 	mov	w0, #0x1                   	// #1
  923aa0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923aa4:	b9000020 	str	w0, [x1]
  923aa8:	d2800601 	mov	x1, #0x30                  	// #48
  923aac:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923ab0:	b9000020 	str	w0, [x1]
  923ab4:	d2800081 	mov	x1, #0x4                   	// #4
  923ab8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923abc:	b9400020 	ldr	w0, [x1]
  923ac0:	f240081f 	tst	x0, #0x7
  923ac4:	54ffffc1 	b.ne	923abc <ddr4_exit_retention+0xc8>  // b.any
  923ac8:	97fffd64 	bl	923058 <dram_umctl2_init>
  923acc:	d2801a01 	mov	x1, #0xd0                  	// #208
  923ad0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923ad4:	b9400020 	ldr	w0, [x1]
  923ad8:	32020400 	orr	w0, w0, #0xc0000000
  923adc:	b9000020 	str	w0, [x1]
  923ae0:	d2800500 	mov	x0, #0x28                  	// #40
  923ae4:	52803501 	mov	w1, #0x1a8                 	// #424
  923ae8:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923aec:	b900001f 	str	wzr, [x0]
  923af0:	b9000801 	str	w1, [x0, #8]
  923af4:	d2803601 	mov	x1, #0x1b0                 	// #432
  923af8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923afc:	b9400020 	ldr	w0, [x1]
  923b00:	121f7800 	and	w0, w0, #0xfffffffe
  923b04:	b9000020 	str	w0, [x1]
  923b08:	d2820000 	mov	x0, #0x1000                	// #4096
  923b0c:	52800081 	mov	w1, #0x4                   	// #4
  923b10:	f2a60720 	movk	x0, #0x3039, lsl #16
  923b14:	72b1e001 	movk	w1, #0x8f00, lsl #16
  923b18:	b9000001 	str	w1, [x0]
  923b1c:	52b1e001 	mov	w1, #0x8f000000            	// #-1895825408
  923b20:	b9000001 	str	w1, [x0]
  923b24:	d2806080 	mov	x0, #0x304                 	// #772
  923b28:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923b2c:	b900001f 	str	wzr, [x0]
  923b30:	97fffd5a 	bl	923098 <dram_phy_init>
  923b34:	d2804b81 	mov	x1, #0x25c                 	// #604
  923b38:	f2a78101 	movk	x1, #0x3c08, lsl #16
  923b3c:	b9400020 	ldr	w0, [x1]
  923b40:	b9002ba0 	str	w0, [x29, #40]
  923b44:	b9402ba0 	ldr	w0, [x29, #40]
  923b48:	35ffffa0 	cbnz	w0, 923b3c <ddr4_exit_retention+0x148>
  923b4c:	d2806400 	mov	x0, #0x320                 	// #800
  923b50:	d2803782 	mov	x2, #0x1bc                 	// #444
  923b54:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923b58:	52800401 	mov	w1, #0x20                  	// #32
  923b5c:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  923b60:	b900001f 	str	wzr, [x0]
  923b64:	d2803600 	mov	x0, #0x1b0                 	// #432
  923b68:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923b6c:	b9000001 	str	w1, [x0]
  923b70:	b9400041 	ldr	w1, [x2]
  923b74:	3607ffe1 	tbz	w1, #0, 923b70 <ddr4_exit_retention+0x17c>
  923b78:	b900001f 	str	wzr, [x0]
  923b7c:	b9400001 	ldr	w1, [x0]
  923b80:	32000021 	orr	w1, w1, #0x1
  923b84:	b9000001 	str	w1, [x0]
  923b88:	d2800601 	mov	x1, #0x30                  	// #48
  923b8c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923b90:	b9400020 	ldr	w0, [x1]
  923b94:	121a7800 	and	w0, w0, #0xffffffdf
  923b98:	b9000020 	str	w0, [x1]
  923b9c:	d2806400 	mov	x0, #0x320                 	// #800
  923ba0:	52800021 	mov	w1, #0x1                   	// #1
  923ba4:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923ba8:	b9000001 	str	w1, [x0]
  923bac:	d2806481 	mov	x1, #0x324                 	// #804
  923bb0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923bb4:	b9400020 	ldr	w0, [x1]
  923bb8:	3607ffe0 	tbz	w0, #0, 923bb4 <ddr4_exit_retention+0x1c0>
  923bbc:	d2800081 	mov	x1, #0x4                   	// #4
  923bc0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923bc4:	b9400020 	ldr	w0, [x1]
  923bc8:	12000800 	and	w0, w0, #0x7
  923bcc:	7100041f 	cmp	w0, #0x1
  923bd0:	54ffffa1 	b.ne	923bc4 <ddr4_exit_retention+0x1d0>  // b.any
  923bd4:	d2809201 	mov	x1, #0x490                 	// #1168
  923bd8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923bdc:	b9000020 	str	w0, [x1]
  923be0:	d2800c00 	mov	x0, #0x60                  	// #96
  923be4:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923be8:	b900001f 	str	wzr, [x0]
  923bec:	d2a78680 	mov	x0, #0x3c340000            	// #1010040832
  923bf0:	b900001f 	str	wzr, [x0]
  923bf4:	d2801400 	mov	x0, #0xa0                  	// #160
  923bf8:	f2a78480 	movk	x0, #0x3c24, lsl #16
  923bfc:	b9400000 	ldr	w0, [x0]
  923c00:	b90027a0 	str	w0, [x29, #36]
  923c04:	b94027a0 	ldr	w0, [x29, #36]
  923c08:	12000000 	and	w0, w0, #0x1
  923c0c:	b90027a0 	str	w0, [x29, #36]
  923c10:	b94027a0 	ldr	w0, [x29, #36]
  923c14:	350001c0 	cbnz	w0, 923c4c <ddr4_exit_retention+0x258>
  923c18:	b0000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  923c1c:	911d1800 	add	x0, x0, #0x746
  923c20:	94001221 	bl	9284a4 <printf>
  923c24:	f9400bf3 	ldr	x19, [sp, #16]
  923c28:	d2a78680 	mov	x0, #0x3c340000            	// #1010040832
  923c2c:	52800021 	mov	w1, #0x1                   	// #1
  923c30:	b9000001 	str	w1, [x0]
  923c34:	a8c37bfd 	ldp	x29, x30, [sp], #48
  923c38:	d65f03c0 	ret
  923c3c:	b9402fa0 	ldr	w0, [x29, #44]
  923c40:	11000400 	add	w0, w0, #0x1
  923c44:	b9002fa0 	str	w0, [x29, #44]
  923c48:	17ffff6f 	b	923a04 <ddr4_exit_retention+0x10>
  923c4c:	b0000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  923c50:	911c8400 	add	x0, x0, #0x721
  923c54:	17fffff3 	b	923c20 <ddr4_exit_retention+0x22c>

0000000000923c58 <lpddr4_mr_write>:
  923c58:	d2800304 	mov	x4, #0x18                  	// #24
  923c5c:	f2a7a804 	movk	x4, #0x3d40, lsl #16
  923c60:	b9400083 	ldr	w3, [x4]
  923c64:	3707ffe3 	tbnz	w3, #0, 923c60 <lpddr4_mr_write+0x8>
  923c68:	d2800203 	mov	x3, #0x10                  	// #16
  923c6c:	531c6c00 	lsl	w0, w0, #4
  923c70:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  923c74:	2a012041 	orr	w1, w2, w1, lsl #8
  923c78:	b9000060 	str	w0, [x3]
  923c7c:	d2800280 	mov	x0, #0x14                  	// #20
  923c80:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923c84:	b9000001 	str	w1, [x0]
  923c88:	b9400060 	ldr	w0, [x3]
  923c8c:	32010000 	orr	w0, w0, #0x80000000
  923c90:	b9000060 	str	w0, [x3]
  923c94:	d65f03c0 	ret

0000000000923c98 <lpddr4_swffc>:
  923c98:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
  923c9c:	910003fd 	mov	x29, sp
  923ca0:	a90153f3 	stp	x19, x20, [sp, #16]
  923ca4:	2a0103f3 	mov	w19, w1
  923ca8:	a9025bf5 	stp	x21, x22, [sp, #32]
  923cac:	2a0203f5 	mov	w21, w2
  923cb0:	a90363f7 	stp	x23, x24, [sp, #48]
  923cb4:	a9046bf9 	stp	x25, x26, [sp, #64]
  923cb8:	a90573fb 	stp	x27, x28, [sp, #80]
  923cbc:	35002462 	cbnz	w2, 924148 <lpddr4_swffc+0x4b0>
  923cc0:	d2801b80 	mov	x0, #0xdc                  	// #220
  923cc4:	d2801d01 	mov	x1, #0xe8                  	// #232
  923cc8:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923ccc:	91001000 	add	x0, x0, #0x4
  923cd0:	b85fc01c 	ldur	w28, [x0, #-4]
  923cd4:	b85fc01b 	ldur	w27, [x0, #-4]
  923cd8:	b940001a 	ldr	w26, [x0]
  923cdc:	b9400000 	ldr	w0, [x0]
  923ce0:	53107f9c 	lsr	w28, w28, #16
  923ce4:	12003f7b 	and	w27, w27, #0xffff
  923ce8:	53107f5a 	lsr	w26, w26, #16
  923cec:	12003c00 	and	w0, w0, #0xffff
  923cf0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923cf4:	7100067f 	cmp	w19, #0x1
  923cf8:	52801014 	mov	w20, #0x80                  	// #128
  923cfc:	12001400 	and	w0, w0, #0x3f
  923d00:	b9400039 	ldr	w25, [x1]
  923d04:	5281a002 	mov	w2, #0xd00                 	// #3328
  923d08:	b9400038 	ldr	w24, [x1]
  923d0c:	b9400437 	ldr	w23, [x1, #4]
  923d10:	b9400436 	ldr	w22, [x1, #4]
  923d14:	52800801 	mov	w1, #0x40                  	// #64
  923d18:	1a810294 	csel	w20, w20, w1, eq  // eq = none
  923d1c:	d2800601 	mov	x1, #0x30                  	// #48
  923d20:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923d24:	2a140014 	orr	w20, w0, w20
  923d28:	2a020282 	orr	w2, w20, w2
  923d2c:	53107f39 	lsr	w25, w25, #16
  923d30:	b9400020 	ldr	w0, [x1]
  923d34:	12003f18 	and	w24, w24, #0xffff
  923d38:	12003ed6 	and	w22, w22, #0xffff
  923d3c:	53107ef7 	lsr	w23, w23, #16
  923d40:	121c6c00 	and	w0, w0, #0xfffffff0
  923d44:	b9000020 	str	w0, [x1]
  923d48:	d2803880 	mov	x0, #0x1c4                 	// #452
  923d4c:	528001a1 	mov	w1, #0xd                   	// #13
  923d50:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923d54:	b900001f 	str	wzr, [x0]
  923d58:	52800060 	mov	w0, #0x3                   	// #3
  923d5c:	97ffffbf 	bl	923c58 <lpddr4_mr_write>
  923d60:	2a1c03e2 	mov	w2, w28
  923d64:	52800021 	mov	w1, #0x1                   	// #1
  923d68:	52800060 	mov	w0, #0x3                   	// #3
  923d6c:	97ffffbb 	bl	923c58 <lpddr4_mr_write>
  923d70:	2a1b03e2 	mov	w2, w27
  923d74:	52800041 	mov	w1, #0x2                   	// #2
  923d78:	52800060 	mov	w0, #0x3                   	// #3
  923d7c:	97ffffb7 	bl	923c58 <lpddr4_mr_write>
  923d80:	52800061 	mov	w1, #0x3                   	// #3
  923d84:	2a1a03e2 	mov	w2, w26
  923d88:	2a0103e0 	mov	w0, w1
  923d8c:	97ffffb3 	bl	923c58 <lpddr4_mr_write>
  923d90:	2a1903e2 	mov	w2, w25
  923d94:	52800161 	mov	w1, #0xb                   	// #11
  923d98:	52800060 	mov	w0, #0x3                   	// #3
  923d9c:	97ffffaf 	bl	923c58 <lpddr4_mr_write>
  923da0:	2a1803e2 	mov	w2, w24
  923da4:	52800181 	mov	w1, #0xc                   	// #12
  923da8:	52800060 	mov	w0, #0x3                   	// #3
  923dac:	97ffffab 	bl	923c58 <lpddr4_mr_write>
  923db0:	2a1603e2 	mov	w2, w22
  923db4:	528001c1 	mov	w1, #0xe                   	// #14
  923db8:	52800060 	mov	w0, #0x3                   	// #3
  923dbc:	97ffffa7 	bl	923c58 <lpddr4_mr_write>
  923dc0:	528002c1 	mov	w1, #0x16                  	// #22
  923dc4:	2a1703e2 	mov	w2, w23
  923dc8:	52800060 	mov	w0, #0x3                   	// #3
  923dcc:	97ffffa3 	bl	923c58 <lpddr4_mr_write>
  923dd0:	d2800301 	mov	x1, #0x18                  	// #24
  923dd4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923dd8:	b9400020 	ldr	w0, [x1]
  923ddc:	3707ffe0 	tbnz	w0, #0, 923dd8 <lpddr4_swffc+0x140>
  923de0:	d2809200 	mov	x0, #0x490                 	// #1168
  923de4:	d2807f81 	mov	x1, #0x3fc                 	// #1020
  923de8:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923dec:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923df0:	b900001f 	str	wzr, [x0]
  923df4:	b9400020 	ldr	w0, [x1]
  923df8:	35ffffe0 	cbnz	w0, 923df4 <lpddr4_swffc+0x15c>
  923dfc:	d2800081 	mov	x1, #0x4                   	// #4
  923e00:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923e04:	b9400020 	ldr	w0, [x1]
  923e08:	12000800 	and	w0, w0, #0x7
  923e0c:	51000400 	sub	w0, w0, #0x1
  923e10:	7100041f 	cmp	w0, #0x1
  923e14:	54ffff88 	b.hi	923e04 <lpddr4_swffc+0x16c>  // b.pmore
  923e18:	d2800401 	mov	x1, #0x20                  	// #32
  923e1c:	d2800082 	mov	x2, #0x4                   	// #4
  923e20:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923e24:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  923e28:	aa0203e3 	mov	x3, x2
  923e2c:	b9400020 	ldr	w0, [x1]
  923e30:	121f7800 	and	w0, w0, #0xfffffffe
  923e34:	b9000020 	str	w0, [x1]
  923e38:	b9600020 	ldr	w0, [x1, #8192]
  923e3c:	121f7800 	and	w0, w0, #0xfffffffe
  923e40:	b9200020 	str	w0, [x1, #8192]
  923e44:	b9700020 	ldr	w0, [x1, #12288]
  923e48:	121f7800 	and	w0, w0, #0xfffffffe
  923e4c:	b9300020 	str	w0, [x1, #12288]
  923e50:	d2803001 	mov	x1, #0x180                 	// #384
  923e54:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923e58:	b9400020 	ldr	w0, [x1]
  923e5c:	32010000 	orr	w0, w0, #0x80000000
  923e60:	b9000020 	str	w0, [x1]
  923e64:	b9600020 	ldr	w0, [x1, #8192]
  923e68:	32010000 	orr	w0, w0, #0x80000000
  923e6c:	b9200020 	str	w0, [x1, #8192]
  923e70:	b9700020 	ldr	w0, [x1, #12288]
  923e74:	32010000 	orr	w0, w0, #0x80000000
  923e78:	b9300020 	str	w0, [x1, #12288]
  923e7c:	d2800600 	mov	x0, #0x30                  	// #48
  923e80:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923e84:	b9400001 	ldr	w1, [x0]
  923e88:	121f7821 	and	w1, w1, #0xfffffffe
  923e8c:	b9000001 	str	w1, [x0]
  923e90:	b9400041 	ldr	w1, [x2]
  923e94:	12000821 	and	w1, w1, #0x7
  923e98:	51000421 	sub	w1, w1, #0x1
  923e9c:	7100043f 	cmp	w1, #0x1
  923ea0:	54ffff88 	b.hi	923e90 <lpddr4_swffc+0x1f8>  // b.pmore
  923ea4:	b9400001 	ldr	w1, [x0]
  923ea8:	321b0421 	orr	w1, w1, #0x60
  923eac:	b9000001 	str	w1, [x0]
  923eb0:	b9400060 	ldr	w0, [x3]
  923eb4:	12180400 	and	w0, w0, #0x300
  923eb8:	7104001f 	cmp	w0, #0x100
  923ebc:	54ffffa1 	b.ne	923eb0 <lpddr4_swffc+0x218>  // b.any
  923ec0:	d2806081 	mov	x1, #0x304                 	// #772
  923ec4:	d2806102 	mov	x2, #0x308                 	// #776
  923ec8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923ecc:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  923ed0:	b9400020 	ldr	w0, [x1]
  923ed4:	32000000 	orr	w0, w0, #0x1
  923ed8:	b9000020 	str	w0, [x1]
  923edc:	52a60001 	mov	w1, #0x30000000            	// #805306368
  923ee0:	b9400040 	ldr	w0, [x2]
  923ee4:	12040400 	and	w0, w0, #0x30000000
  923ee8:	6b01001f 	cmp	w0, w1
  923eec:	54ffffa1 	b.ne	923ee0 <lpddr4_swffc+0x248>  // b.any
  923ef0:	f240027f 	tst	x19, #0x1
  923ef4:	52801113 	mov	w19, #0x88                  	// #136
  923ef8:	52800102 	mov	w2, #0x8                   	// #8
  923efc:	1a820262 	csel	w2, w19, w2, eq  // eq = none
  923f00:	52800ef3 	mov	w19, #0x77                  	// #119
  923f04:	0a130293 	and	w19, w20, w19
  923f08:	2a020273 	orr	w19, w19, w2
  923f0c:	528001a1 	mov	w1, #0xd                   	// #13
  923f10:	52800060 	mov	w0, #0x3                   	// #3
  923f14:	5281a002 	mov	w2, #0xd00                 	// #3328
  923f18:	2a020262 	orr	w2, w19, w2
  923f1c:	97ffff4f 	bl	923c58 <lpddr4_mr_write>
  923f20:	d2800601 	mov	x1, #0x30                  	// #48
  923f24:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923f28:	b9400020 	ldr	w0, [x1]
  923f2c:	12197400 	and	w0, w0, #0xffffff9f
  923f30:	321b0000 	orr	w0, w0, #0x20
  923f34:	b9000020 	str	w0, [x1]
  923f38:	d2800081 	mov	x1, #0x4                   	// #4
  923f3c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923f40:	b9400020 	ldr	w0, [x1]
  923f44:	12180400 	and	w0, w0, #0x300
  923f48:	7108001f 	cmp	w0, #0x200
  923f4c:	54ffffa1 	b.ne	923f40 <lpddr4_swffc+0x2a8>  // b.any
  923f50:	d2806400 	mov	x0, #0x320                 	// #800
  923f54:	d2800c01 	mov	x1, #0x60                  	// #96
  923f58:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923f5c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923f60:	b900001f 	str	wzr, [x0]
  923f64:	d2800500 	mov	x0, #0x28                  	// #40
  923f68:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923f6c:	b9000015 	str	w21, [x0]
  923f70:	b9400020 	ldr	w0, [x1]
  923f74:	521f0000 	eor	w0, w0, #0x2
  923f78:	b9000020 	str	w0, [x1]
  923f7c:	91054021 	add	x1, x1, #0x150
  923f80:	b9400020 	ldr	w0, [x1]
  923f84:	121f1800 	and	w0, w0, #0xfe
  923f88:	2a152000 	orr	w0, w0, w21, lsl #8
  923f8c:	b9000020 	str	w0, [x1]
  923f90:	321b0000 	orr	w0, w0, #0x20
  923f94:	b9000020 	str	w0, [x1]
  923f98:	d2803780 	mov	x0, #0x1bc                 	// #444
  923f9c:	aa0103f4 	mov	x20, x1
  923fa0:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  923fa4:	aa0003f6 	mov	x22, x0
  923fa8:	b9400001 	ldr	w1, [x0]
  923fac:	3707ffe1 	tbnz	w1, #0, 923fa8 <lpddr4_swffc+0x310>
  923fb0:	2a1503e0 	mov	w0, w21
  923fb4:	97fffd39 	bl	923498 <dram_clock_switch>
  923fb8:	b9400280 	ldr	w0, [x20]
  923fbc:	121a7800 	and	w0, w0, #0xffffffdf
  923fc0:	b9000280 	str	w0, [x20]
  923fc4:	b94002c0 	ldr	w0, [x22]
  923fc8:	3607ffe0 	tbz	w0, #0, 923fc4 <lpddr4_swffc+0x32c>
  923fcc:	35000f75 	cbnz	w21, 9241b8 <lpddr4_swffc+0x520>
  923fd0:	d2803001 	mov	x1, #0x180                 	// #384
  923fd4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923fd8:	b9400020 	ldr	w0, [x1]
  923fdc:	32020000 	orr	w0, w0, #0x40000000
  923fe0:	b9000020 	str	w0, [x1]
  923fe4:	d2800601 	mov	x1, #0x30                  	// #48
  923fe8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  923fec:	b9400020 	ldr	w0, [x1]
  923ff0:	12197400 	and	w0, w0, #0xffffff9f
  923ff4:	321a0000 	orr	w0, w0, #0x40
  923ff8:	b9000020 	str	w0, [x1]
  923ffc:	d2800081 	mov	x1, #0x4                   	// #4
  924000:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924004:	b9400020 	ldr	w0, [x1]
  924008:	12180400 	and	w0, w0, #0x300
  92400c:	710c001f 	cmp	w0, #0x300
  924010:	54ffffa1 	b.ne	924004 <lpddr4_swffc+0x36c>  // b.any
  924014:	52801ee2 	mov	w2, #0xf7                  	// #247
  924018:	0a020273 	and	w19, w19, w2
  92401c:	528001a1 	mov	w1, #0xd                   	// #13
  924020:	52800060 	mov	w0, #0x3                   	// #3
  924024:	5281a002 	mov	w2, #0xd00                 	// #3328
  924028:	2a020262 	orr	w2, w19, w2
  92402c:	97ffff0b 	bl	923c58 <lpddr4_mr_write>
  924030:	d2803880 	mov	x0, #0x1c4                 	// #452
  924034:	52800021 	mov	w1, #0x1                   	// #1
  924038:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  92403c:	b9000001 	str	w1, [x0]
  924040:	d2806181 	mov	x1, #0x30c                 	// #780
  924044:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924048:	91001021 	add	x1, x1, #0x4
  92404c:	b85fc020 	ldur	w0, [x1, #-4]
  924050:	321c0000 	orr	w0, w0, #0x10
  924054:	b81fc020 	stur	w0, [x1, #-4]
  924058:	b9400020 	ldr	w0, [x1]
  92405c:	3727ffe0 	tbnz	w0, #4, 924058 <lpddr4_swffc+0x3c0>
  924060:	710006bf 	cmp	w21, #0x1
  924064:	54000b61 	b.ne	9241d0 <lpddr4_swffc+0x538>  // b.any
  924068:	d2843001 	mov	x1, #0x2180                	// #8576
  92406c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924070:	b9400020 	ldr	w0, [x1]
  924074:	12017800 	and	w0, w0, #0xbfffffff
  924078:	b9000020 	str	w0, [x1]
  92407c:	d2806400 	mov	x0, #0x320                 	// #800
  924080:	52800021 	mov	w1, #0x1                   	// #1
  924084:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  924088:	b9000001 	str	w1, [x0]
  92408c:	d2806481 	mov	x1, #0x324                 	// #804
  924090:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924094:	b9400020 	ldr	w0, [x1]
  924098:	3607ffe0 	tbz	w0, #0, 924094 <lpddr4_swffc+0x3fc>
  92409c:	d2800601 	mov	x1, #0x30                  	// #48
  9240a0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9240a4:	b9400020 	ldr	w0, [x1]
  9240a8:	12197800 	and	w0, w0, #0xffffffbf
  9240ac:	b9000020 	str	w0, [x1]
  9240b0:	d2800081 	mov	x1, #0x4                   	// #4
  9240b4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9240b8:	b9400020 	ldr	w0, [x1]
  9240bc:	7218041f 	tst	w0, #0x300
  9240c0:	54ffffc1 	b.ne	9240b8 <lpddr4_swffc+0x420>  // b.any
  9240c4:	d2806081 	mov	x1, #0x304                 	// #772
  9240c8:	710006bf 	cmp	w21, #0x1
  9240cc:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9240d0:	b9400020 	ldr	w0, [x1]
  9240d4:	121f7800 	and	w0, w0, #0xfffffffe
  9240d8:	b9000020 	str	w0, [x1]
  9240dc:	d2800601 	mov	x1, #0x30                  	// #48
  9240e0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9240e4:	b9400020 	ldr	w0, [x1]
  9240e8:	32000000 	orr	w0, w0, #0x1
  9240ec:	b9000020 	str	w0, [x1]
  9240f0:	540007c1 	b.ne	9241e8 <lpddr4_swffc+0x550>  // b.any
  9240f4:	d2843001 	mov	x1, #0x2180                	// #8576
  9240f8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9240fc:	a94153f3 	ldp	x19, x20, [sp, #16]
  924100:	b9400020 	ldr	w0, [x1]
  924104:	a9425bf5 	ldp	x21, x22, [sp, #32]
  924108:	12007800 	and	w0, w0, #0x7fffffff
  92410c:	a94363f7 	ldp	x23, x24, [sp, #48]
  924110:	a9446bf9 	ldp	x25, x26, [sp, #64]
  924114:	a94573fb 	ldp	x27, x28, [sp, #80]
  924118:	b9000020 	str	w0, [x1]
  92411c:	d2800401 	mov	x1, #0x20                  	// #32
  924120:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924124:	b9400020 	ldr	w0, [x1]
  924128:	121f7800 	and	w0, w0, #0xfffffffe
  92412c:	b9000020 	str	w0, [x1]
  924130:	d2809200 	mov	x0, #0x490                 	// #1168
  924134:	52800021 	mov	w1, #0x1                   	// #1
  924138:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  92413c:	b9000001 	str	w1, [x0]
  924140:	a8c67bfd 	ldp	x29, x30, [sp], #96
  924144:	d65f03c0 	ret
  924148:	7100045f 	cmp	w2, #0x1
  92414c:	540001c1 	b.ne	924184 <lpddr4_swffc+0x4ec>  // b.any
  924150:	d2841b80 	mov	x0, #0x20dc                	// #8412
  924154:	d2841d01 	mov	x1, #0x20e8                	// #8424
  924158:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  92415c:	91001000 	add	x0, x0, #0x4
  924160:	b85fc01c 	ldur	w28, [x0, #-4]
  924164:	b85fc01b 	ldur	w27, [x0, #-4]
  924168:	b940001a 	ldr	w26, [x0]
  92416c:	b9400000 	ldr	w0, [x0]
  924170:	53107f9c 	lsr	w28, w28, #16
  924174:	12003f7b 	and	w27, w27, #0xffff
  924178:	53107f5a 	lsr	w26, w26, #16
  92417c:	12003c00 	and	w0, w0, #0xffff
  924180:	17fffedc 	b	923cf0 <lpddr4_swffc+0x58>
  924184:	d2861b80 	mov	x0, #0x30dc                	// #12508
  924188:	d2861d01 	mov	x1, #0x30e8                	// #12520
  92418c:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  924190:	91001000 	add	x0, x0, #0x4
  924194:	b85fc01c 	ldur	w28, [x0, #-4]
  924198:	b85fc01b 	ldur	w27, [x0, #-4]
  92419c:	b940001a 	ldr	w26, [x0]
  9241a0:	b9400000 	ldr	w0, [x0]
  9241a4:	53107f9c 	lsr	w28, w28, #16
  9241a8:	12003f7b 	and	w27, w27, #0xffff
  9241ac:	53107f5a 	lsr	w26, w26, #16
  9241b0:	12003c00 	and	w0, w0, #0xffff
  9241b4:	17fffecf 	b	923cf0 <lpddr4_swffc+0x58>
  9241b8:	710006bf 	cmp	w21, #0x1
  9241bc:	54000061 	b.ne	9241c8 <lpddr4_swffc+0x530>  // b.any
  9241c0:	d2843001 	mov	x1, #0x2180                	// #8576
  9241c4:	17ffff84 	b	923fd4 <lpddr4_swffc+0x33c>
  9241c8:	d2863001 	mov	x1, #0x3180                	// #12672
  9241cc:	17ffff82 	b	923fd4 <lpddr4_swffc+0x33c>
  9241d0:	71000abf 	cmp	w21, #0x2
  9241d4:	54000061 	b.ne	9241e0 <lpddr4_swffc+0x548>  // b.any
  9241d8:	d2863001 	mov	x1, #0x3180                	// #12672
  9241dc:	17ffffa4 	b	92406c <lpddr4_swffc+0x3d4>
  9241e0:	d2803001 	mov	x1, #0x180                 	// #384
  9241e4:	17ffffa2 	b	92406c <lpddr4_swffc+0x3d4>
  9241e8:	71000abf 	cmp	w21, #0x2
  9241ec:	54000061 	b.ne	9241f8 <lpddr4_swffc+0x560>  // b.any
  9241f0:	d2863001 	mov	x1, #0x3180                	// #12672
  9241f4:	17ffffc1 	b	9240f8 <lpddr4_swffc+0x460>
  9241f8:	d2803001 	mov	x1, #0x180                 	// #384
  9241fc:	17ffffbf 	b	9240f8 <lpddr4_swffc+0x460>

0000000000924200 <ddr4_mr_write>:
  924200:	d2800305 	mov	x5, #0x18                  	// #24
  924204:	f2a7a805 	movk	x5, #0x3d40, lsl #16
  924208:	b94000a4 	ldr	w4, [x5]
  92420c:	3707ffe4 	tbnz	w4, #0, 924208 <ddr4_mr_write+0x8>
  924210:	d2801e04 	mov	x4, #0xf0                  	// #240
  924214:	f2a7a804 	movk	x4, #0x3d40, lsl #16
  924218:	b9400084 	ldr	w4, [x4]
  92421c:	360803c4 	tbz	w4, #1, 924294 <ddr4_mr_write+0x94>
  924220:	7100087f 	cmp	w3, #0x2
  924224:	54000381 	b.ne	924294 <ddr4_mr_write+0x94>  // b.any
  924228:	d3410405 	ubfx	x5, x0, #1, #1
  92422c:	531f0004 	ubfiz	w4, w0, #1, #1
  924230:	53017c26 	lsr	w6, w1, #1
  924234:	2a050084 	orr	w4, w4, w5
  924238:	121e0000 	and	w0, w0, #0x4
  92423c:	531f7825 	lsl	w5, w1, #1
  924240:	121d00c7 	and	w7, w6, #0x8
  924244:	2a000080 	orr	w0, w4, w0
  924248:	121c00a4 	and	w4, w5, #0x10
  92424c:	121b00c8 	and	w8, w6, #0x20
  924250:	2a070084 	orr	w4, w4, w7
  924254:	121a00a7 	and	w7, w5, #0x40
  924258:	121900c6 	and	w6, w6, #0x80
  92425c:	2a0800e7 	orr	w7, w7, w8
  924260:	121800a5 	and	w5, w5, #0x100
  924264:	2a070084 	orr	w4, w4, w7
  924268:	2a0600a5 	orr	w5, w5, w6
  92426c:	53027c26 	lsr	w6, w1, #2
  924270:	2a050084 	orr	w4, w4, w5
  924274:	531e7425 	lsl	w5, w1, #2
  924278:	121300a5 	and	w5, w5, #0x2000
  92427c:	121500c6 	and	w6, w6, #0x800
  924280:	2a0600a5 	orr	w5, w5, w6
  924284:	2a050084 	orr	w4, w4, w5
  924288:	5282c0e5 	mov	w5, #0x1607                	// #5639
  92428c:	0a050021 	and	w1, w1, w5
  924290:	2a010081 	orr	w1, w4, w1
  924294:	2a031043 	orr	w3, w2, w3, lsl #4
  924298:	d2800202 	mov	x2, #0x10                  	// #16
  92429c:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9242a0:	2a003060 	orr	w0, w3, w0, lsl #12
  9242a4:	b9000040 	str	w0, [x2]
  9242a8:	d2800280 	mov	x0, #0x14                  	// #20
  9242ac:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9242b0:	b9000001 	str	w1, [x0]
  9242b4:	d2800301 	mov	x1, #0x18                  	// #24
  9242b8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9242bc:	b9400040 	ldr	w0, [x2]
  9242c0:	32010000 	orr	w0, w0, #0x80000000
  9242c4:	b9000040 	str	w0, [x2]
  9242c8:	b9400020 	ldr	w0, [x1]
  9242cc:	35ffffe0 	cbnz	w0, 9242c8 <ddr4_mr_write+0xc8>
  9242d0:	d65f03c0 	ret

00000000009242d4 <dram_cfg_all_mr>:
  9242d4:	1100040c 	add	w12, w0, #0x1
  9242d8:	5280002a 	mov	w10, #0x1                   	// #1
  9242dc:	f000004b 	adrp	x11, 92f000 <imx_gicv3_ctx+0x21d0>
  9242e0:	6b0c015f 	cmp	w10, w12
  9242e4:	9125916b 	add	x11, x11, #0x964
  9242e8:	54000041 	b.ne	9242f0 <dram_cfg_all_mr+0x1c>  // b.any
  9242ec:	d65f03c0 	ret
  9242f0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9242f4:	910003fd 	mov	x29, sp
  9242f8:	d2800009 	mov	x9, #0x0                   	// #0
  9242fc:	b8697961 	ldr	w1, [x11, x9, lsl #2]
  924300:	2a0903e0 	mov	w0, w9
  924304:	2a0a03e3 	mov	w3, w10
  924308:	52800002 	mov	w2, #0x0                   	// #0
  92430c:	97ffffbd 	bl	924200 <ddr4_mr_write>
  924310:	91000529 	add	x9, x9, #0x1
  924314:	f1001d3f 	cmp	x9, #0x7
  924318:	54ffff21 	b.ne	9242fc <dram_cfg_all_mr+0x28>  // b.any
  92431c:	1100054a 	add	w10, w10, #0x1
  924320:	6b0c015f 	cmp	w10, w12
  924324:	54fffea1 	b.ne	9242f8 <dram_cfg_all_mr+0x24>  // b.any
  924328:	a8c17bfd 	ldp	x29, x30, [sp], #16
  92432c:	d65f03c0 	ret

0000000000924330 <sw_pstate>:
  924330:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  924334:	d2806401 	mov	x1, #0x320                 	// #800
  924338:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  92433c:	d2a7a802 	mov	x2, #0x3d400000            	// #1027604480
  924340:	910003fd 	mov	x29, sp
  924344:	a90153f3 	stp	x19, x20, [sp, #16]
  924348:	b900003f 	str	wzr, [x1]
  92434c:	d2800501 	mov	x1, #0x28                  	// #40
  924350:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924354:	b9000020 	str	w0, [x1]
  924358:	b9400041 	ldr	w1, [x2]
  92435c:	32030021 	orr	w1, w1, #0x20000000
  924360:	b9000041 	str	w1, [x2]
  924364:	d2800c01 	mov	x1, #0x60                  	// #96
  924368:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  92436c:	b9400022 	ldr	w2, [x1]
  924370:	b9002fa2 	str	w2, [x29, #44]
  924374:	b9402fa2 	ldr	w2, [x29, #44]
  924378:	36080642 	tbz	w2, #1, 924440 <sw_pstate+0x110>
  92437c:	b9402fa2 	ldr	w2, [x29, #44]
  924380:	121e7842 	and	w2, w2, #0xfffffffd
  924384:	b9000022 	str	w2, [x1]
  924388:	d2803601 	mov	x1, #0x1b0                 	// #432
  92438c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924390:	53185c13 	lsl	w19, w0, #8
  924394:	321b0262 	orr	w2, w19, #0x20
  924398:	b9000033 	str	w19, [x1]
  92439c:	b9000022 	str	w2, [x1]
  9243a0:	d2803782 	mov	x2, #0x1bc                 	// #444
  9243a4:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9243a8:	aa0203f4 	mov	x20, x2
  9243ac:	b9400041 	ldr	w1, [x2]
  9243b0:	12000021 	and	w1, w1, #0x1
  9243b4:	b9002fa1 	str	w1, [x29, #44]
  9243b8:	b9402fa1 	ldr	w1, [x29, #44]
  9243bc:	35ffff81 	cbnz	w1, 9243ac <sw_pstate+0x7c>
  9243c0:	97fffc36 	bl	923498 <dram_clock_switch>
  9243c4:	d2803600 	mov	x0, #0x1b0                 	// #432
  9243c8:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9243cc:	b9000013 	str	w19, [x0]
  9243d0:	b9400280 	ldr	w0, [x20]
  9243d4:	12000000 	and	w0, w0, #0x1
  9243d8:	b9002fa0 	str	w0, [x29, #44]
  9243dc:	b9402fa0 	ldr	w0, [x29, #44]
  9243e0:	34ffff80 	cbz	w0, 9243d0 <sw_pstate+0xa0>
  9243e4:	90000034 	adrp	x20, 928000 <unsigned_num_print+0x1c>
  9243e8:	911e0694 	add	x20, x20, #0x781
  9243ec:	52800293 	mov	w19, #0x14                  	// #20
  9243f0:	aa1403e0 	mov	x0, x20
  9243f4:	9400102c 	bl	9284a4 <printf>
  9243f8:	71000673 	subs	w19, w19, #0x1
  9243fc:	54ffffa1 	b.ne	9243f0 <sw_pstate+0xc0>  // b.any
  924400:	d2800601 	mov	x1, #0x30                  	// #48
  924404:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924408:	b9400020 	ldr	w0, [x1]
  92440c:	121a7800 	and	w0, w0, #0xffffffdf
  924410:	b9000020 	str	w0, [x1]
  924414:	d2800081 	mov	x1, #0x4                   	// #4
  924418:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  92441c:	b9400020 	ldr	w0, [x1]
  924420:	12001400 	and	w0, w0, #0x3f
  924424:	b9002fa0 	str	w0, [x29, #44]
  924428:	b9402fa0 	ldr	w0, [x29, #44]
  92442c:	71008c1f 	cmp	w0, #0x23
  924430:	54ffff60 	b.eq	92441c <sw_pstate+0xec>  // b.none
  924434:	a94153f3 	ldp	x19, x20, [sp, #16]
  924438:	a8c37bfd 	ldp	x29, x30, [sp], #48
  92443c:	d65f03c0 	ret
  924440:	b9402fa2 	ldr	w2, [x29, #44]
  924444:	321f0042 	orr	w2, w2, #0x2
  924448:	17ffffcf 	b	924384 <sw_pstate+0x54>

000000000092444c <ddr4_dll_change>:
  92444c:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  924450:	7100003f 	cmp	w1, #0x0
  924454:	7a401840 	ccmp	w2, #0x0, #0x0, ne  // ne = any
  924458:	910003fd 	mov	x29, sp
  92445c:	a90153f3 	stp	x19, x20, [sp, #16]
  924460:	a9025bf5 	stp	x21, x22, [sp, #32]
  924464:	2a0003f6 	mov	w22, w0
  924468:	2a0103f5 	mov	w21, w1
  92446c:	54000ec0 	b.eq	924644 <ddr4_dll_change+0x1f8>  // b.none
  924470:	7100003f 	cmp	w1, #0x0
  924474:	7a400844 	ccmp	w2, #0x0, #0x4, eq  // eq = none
  924478:	1a9f07f3 	cset	w19, ne  // ne = any
  92447c:	531f7a73 	lsl	w19, w19, #1
  924480:	d2806400 	mov	x0, #0x320                 	// #800
  924484:	d2806081 	mov	x1, #0x304                 	// #772
  924488:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  92448c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924490:	d2806102 	mov	x2, #0x308                 	// #776
  924494:	b900001f 	str	wzr, [x0]
  924498:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  92449c:	b901701f 	str	wzr, [x0, #368]
  9244a0:	b9400020 	ldr	w0, [x1]
  9244a4:	321f0000 	orr	w0, w0, #0x2
  9244a8:	b9000020 	str	w0, [x1]
  9244ac:	d2843001 	mov	x1, #0x2180                	// #8576
  9244b0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9244b4:	b9400020 	ldr	w0, [x1]
  9244b8:	32010000 	orr	w0, w0, #0x80000000
  9244bc:	b9000020 	str	w0, [x1]
  9244c0:	b9500020 	ldr	w0, [x1, #4096]
  9244c4:	32010000 	orr	w0, w0, #0x80000000
  9244c8:	b9100020 	str	w0, [x1, #4096]
  9244cc:	d2803001 	mov	x1, #0x180                 	// #384
  9244d0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9244d4:	b9400020 	ldr	w0, [x1]
  9244d8:	32010000 	orr	w0, w0, #0x80000000
  9244dc:	b9000020 	str	w0, [x1]
  9244e0:	d2800c01 	mov	x1, #0x60                  	// #96
  9244e4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9244e8:	b9400020 	ldr	w0, [x1]
  9244ec:	32000000 	orr	w0, w0, #0x1
  9244f0:	b9000020 	str	w0, [x1]
  9244f4:	52a6c001 	mov	w1, #0x36000000            	// #905969664
  9244f8:	b9400040 	ldr	w0, [x2]
  9244fc:	0a010000 	and	w0, w0, w1
  924500:	b9003fa0 	str	w0, [x29, #60]
  924504:	b9403fa0 	ldr	w0, [x29, #60]
  924508:	6b01001f 	cmp	w0, w1
  92450c:	54ffff61 	b.ne	9244f8 <ddr4_dll_change+0xac>  // b.any
  924510:	f0000049 	adrp	x9, 92f000 <imx_gicv3_ctx+0x21d0>
  924514:	110006ca 	add	w10, w22, #0x1
  924518:	91259129 	add	x9, x9, #0x964
  92451c:	52800034 	mov	w20, #0x1                   	// #1
  924520:	529f1feb 	mov	w11, #0xf8ff                	// #63743
  924524:	6b0a029f 	cmp	w20, w10
  924528:	54000921 	b.ne	92464c <ddr4_dll_change+0x200>  // b.any
  92452c:	f000004a 	adrp	x10, 92f000 <imx_gicv3_ctx+0x21d0>
  924530:	9125914a 	add	x10, x10, #0x964
  924534:	52800029 	mov	w9, #0x1                   	// #1
  924538:	529fc7eb 	mov	w11, #0xfe3f                	// #65087
  92453c:	6b16013f 	cmp	w9, w22
  924540:	540009a3 	b.cc	924674 <ddr4_dll_change+0x228>  // b.lo, b.ul, b.last
  924544:	7100067f 	cmp	w19, #0x1
  924548:	54000da0 	b.eq	9246fc <ddr4_dll_change+0x2b0>  // b.none
  92454c:	d2800601 	mov	x1, #0x30                  	// #48
  924550:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924554:	b9400020 	ldr	w0, [x1]
  924558:	321b0000 	orr	w0, w0, #0x20
  92455c:	b9000020 	str	w0, [x1]
  924560:	d2800081 	mov	x1, #0x4                   	// #4
  924564:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924568:	b9400020 	ldr	w0, [x1]
  92456c:	12001400 	and	w0, w0, #0x3f
  924570:	b9003fa0 	str	w0, [x29, #60]
  924574:	b9403fa0 	ldr	w0, [x29, #60]
  924578:	71008c1f 	cmp	w0, #0x23
  92457c:	54ffff61 	b.ne	924568 <ddr4_dll_change+0x11c>  // b.any
  924580:	7100067f 	cmp	w19, #0x1
  924584:	54000c61 	b.ne	924710 <ddr4_dll_change+0x2c4>  // b.any
  924588:	d2a7a801 	mov	x1, #0x3d400000            	// #1027604480
  92458c:	b9400020 	ldr	w0, [x1]
  924590:	32110000 	orr	w0, w0, #0x8000
  924594:	b9000020 	str	w0, [x1]
  924598:	2a1503e0 	mov	w0, w21
  92459c:	97ffff65 	bl	924330 <sw_pstate>
  9245a0:	71000a7f 	cmp	w19, #0x2
  9245a4:	54000ee0 	b.eq	924780 <ddr4_dll_change+0x334>  // b.none
  9245a8:	2a1503e1 	mov	w1, w21
  9245ac:	2a1603e0 	mov	w0, w22
  9245b0:	97ffff49 	bl	9242d4 <dram_cfg_all_mr>
  9245b4:	d2843001 	mov	x1, #0x2180                	// #8576
  9245b8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9245bc:	b9400020 	ldr	w0, [x1]
  9245c0:	12007800 	and	w0, w0, #0x7fffffff
  9245c4:	b9000020 	str	w0, [x1]
  9245c8:	b9500020 	ldr	w0, [x1, #4096]
  9245cc:	12007800 	and	w0, w0, #0x7fffffff
  9245d0:	b9100020 	str	w0, [x1, #4096]
  9245d4:	d2803001 	mov	x1, #0x180                 	// #384
  9245d8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9245dc:	b9400020 	ldr	w0, [x1]
  9245e0:	12007800 	and	w0, w0, #0x7fffffff
  9245e4:	b9000020 	str	w0, [x1]
  9245e8:	d2800c01 	mov	x1, #0x60                  	// #96
  9245ec:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9245f0:	b9400020 	ldr	w0, [x1]
  9245f4:	121f7800 	and	w0, w0, #0xfffffffe
  9245f8:	b9000020 	str	w0, [x1]
  9245fc:	b942a420 	ldr	w0, [x1, #676]
  924600:	121e7800 	and	w0, w0, #0xfffffffd
  924604:	b902a420 	str	w0, [x1, #676]
  924608:	52800020 	mov	w0, #0x1                   	// #1
  92460c:	b9043020 	str	w0, [x1, #1072]
  924610:	d2806401 	mov	x1, #0x320                 	// #800
  924614:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924618:	91001021 	add	x1, x1, #0x4
  92461c:	b81fc020 	stur	w0, [x1, #-4]
  924620:	b9400020 	ldr	w0, [x1]
  924624:	12000000 	and	w0, w0, #0x1
  924628:	b9003fa0 	str	w0, [x29, #60]
  92462c:	b9403fa0 	ldr	w0, [x29, #60]
  924630:	34ffff80 	cbz	w0, 924620 <ddr4_dll_change+0x1d4>
  924634:	a94153f3 	ldp	x19, x20, [sp, #16]
  924638:	a9425bf5 	ldp	x21, x22, [sp, #32]
  92463c:	a8c47bfd 	ldp	x29, x30, [sp], #64
  924640:	d65f03c0 	ret
  924644:	52800033 	mov	w19, #0x1                   	// #1
  924648:	17ffff8e 	b	924480 <ddr4_dll_change+0x34>
  92464c:	b9400521 	ldr	w1, [x9, #4]
  924650:	7218083f 	tst	w1, #0x700
  924654:	540000c0 	b.eq	92466c <ddr4_dll_change+0x220>  // b.none
  924658:	2a1403e3 	mov	w3, w20
  92465c:	52800002 	mov	w2, #0x0                   	// #0
  924660:	0a0b0021 	and	w1, w1, w11
  924664:	52800020 	mov	w0, #0x1                   	// #1
  924668:	97fffee6 	bl	924200 <ddr4_mr_write>
  92466c:	11000694 	add	w20, w20, #0x1
  924670:	17ffffad 	b	924524 <ddr4_dll_change+0xd8>
  924674:	b9401541 	ldr	w1, [x10, #20]
  924678:	721a083f 	tst	w1, #0x1c0
  92467c:	540000c0 	b.eq	924694 <ddr4_dll_change+0x248>  // b.none
  924680:	2a0903e3 	mov	w3, w9
  924684:	52800002 	mov	w2, #0x0                   	// #0
  924688:	0a0b0021 	and	w1, w1, w11
  92468c:	528000a0 	mov	w0, #0x5                   	// #5
  924690:	97fffedc 	bl	924200 <ddr4_mr_write>
  924694:	11000529 	add	w9, w9, #0x1
  924698:	17ffffa9 	b	92453c <ddr4_dll_change+0xf0>
  92469c:	b9400941 	ldr	w1, [x10, #8]
  9246a0:	7217083f 	tst	w1, #0xe00
  9246a4:	540000c0 	b.eq	9246bc <ddr4_dll_change+0x270>  // b.none
  9246a8:	2a0903e3 	mov	w3, w9
  9246ac:	52800002 	mov	w2, #0x0                   	// #0
  9246b0:	0a0b0021 	and	w1, w1, w11
  9246b4:	52800040 	mov	w0, #0x2                   	// #2
  9246b8:	97fffed2 	bl	924200 <ddr4_mr_write>
  9246bc:	11000529 	add	w9, w9, #0x1
  9246c0:	6b09029f 	cmp	w20, w9
  9246c4:	54fffec1 	b.ne	92469c <ddr4_dll_change+0x250>  // b.any
  9246c8:	f000004b 	adrp	x11, 92f000 <imx_gicv3_ctx+0x21d0>
  9246cc:	9125916b 	add	x11, x11, #0x964
  9246d0:	5280002a 	mov	w10, #0x1                   	// #1
  9246d4:	6b0a013f 	cmp	w9, w10
  9246d8:	54fff3a0 	b.eq	92454c <ddr4_dll_change+0x100>  // b.none
  9246dc:	b9400561 	ldr	w1, [x11, #4]
  9246e0:	2a0a03e3 	mov	w3, w10
  9246e4:	52800002 	mov	w2, #0x0                   	// #0
  9246e8:	52800020 	mov	w0, #0x1                   	// #1
  9246ec:	121f3821 	and	w1, w1, #0xfffe
  9246f0:	97fffec4 	bl	924200 <ddr4_mr_write>
  9246f4:	1100054a 	add	w10, w10, #0x1
  9246f8:	17fffff7 	b	9246d4 <ddr4_dll_change+0x288>
  9246fc:	f000004a 	adrp	x10, 92f000 <imx_gicv3_ctx+0x21d0>
  924700:	2a1303e9 	mov	w9, w19
  924704:	9125914a 	add	x10, x10, #0x964
  924708:	529e3feb 	mov	w11, #0xf1ff                	// #61951
  92470c:	17ffffed 	b	9246c0 <ddr4_dll_change+0x274>
  924710:	71000a7f 	cmp	w19, #0x2
  924714:	54fff421 	b.ne	924598 <ddr4_dll_change+0x14c>  // b.any
  924718:	d2a7a801 	mov	x1, #0x3d400000            	// #1027604480
  92471c:	b9400020 	ldr	w0, [x1]
  924720:	12107800 	and	w0, w0, #0xffff7fff
  924724:	17ffff9c 	b	924594 <ddr4_dll_change+0x148>
  924728:	b9400541 	ldr	w1, [x10, #4]
  92472c:	2a0903e3 	mov	w3, w9
  924730:	52800002 	mov	w2, #0x0                   	// #0
  924734:	52800020 	mov	w0, #0x1                   	// #1
  924738:	32000021 	orr	w1, w1, #0x1
  92473c:	97fffeb1 	bl	924200 <ddr4_mr_write>
  924740:	11000529 	add	w9, w9, #0x1
  924744:	6b09029f 	cmp	w20, w9
  924748:	54ffff01 	b.ne	924728 <ddr4_dll_change+0x2dc>  // b.any
  92474c:	f000004b 	adrp	x11, 92f000 <imx_gicv3_ctx+0x21d0>
  924750:	9125916b 	add	x11, x11, #0x964
  924754:	5280002a 	mov	w10, #0x1                   	// #1
  924758:	6b0a013f 	cmp	w9, w10
  92475c:	54fff260 	b.eq	9245a8 <ddr4_dll_change+0x15c>  // b.none
  924760:	b9400161 	ldr	w1, [x11]
  924764:	2a0a03e3 	mov	w3, w10
  924768:	52800002 	mov	w2, #0x0                   	// #0
  92476c:	52800000 	mov	w0, #0x0                   	// #0
  924770:	32180021 	orr	w1, w1, #0x100
  924774:	97fffea3 	bl	924200 <ddr4_mr_write>
  924778:	1100054a 	add	w10, w10, #0x1
  92477c:	17fffff7 	b	924758 <ddr4_dll_change+0x30c>
  924780:	f000004a 	adrp	x10, 92f000 <imx_gicv3_ctx+0x21d0>
  924784:	52800029 	mov	w9, #0x1                   	// #1
  924788:	9125914a 	add	x10, x10, #0x964
  92478c:	17ffffee 	b	924744 <ddr4_dll_change+0x2f8>

0000000000924790 <ddr4_dll_no_change>:
  924790:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  924794:	910003fd 	mov	x29, sp
  924798:	a90153f3 	stp	x19, x20, [sp, #16]
  92479c:	2a0003f3 	mov	w19, w0
  9247a0:	d2806400 	mov	x0, #0x320                 	// #800
  9247a4:	2a0103f4 	mov	w20, w1
  9247a8:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9247ac:	d2807f81 	mov	x1, #0x3fc                 	// #1020
  9247b0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9247b4:	b900001f 	str	wzr, [x0]
  9247b8:	b901701f 	str	wzr, [x0, #368]
  9247bc:	b9400020 	ldr	w0, [x1]
  9247c0:	b9002fa0 	str	w0, [x29, #44]
  9247c4:	b9402fa0 	ldr	w0, [x29, #44]
  9247c8:	7200801f 	tst	w0, #0x10001
  9247cc:	54ffff81 	b.ne	9247bc <ddr4_dll_no_change+0x2c>  // b.any
  9247d0:	d2806081 	mov	x1, #0x304                 	// #772
  9247d4:	d2806102 	mov	x2, #0x308                 	// #776
  9247d8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9247dc:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9247e0:	b9400020 	ldr	w0, [x1]
  9247e4:	321f0000 	orr	w0, w0, #0x2
  9247e8:	b9000020 	str	w0, [x1]
  9247ec:	52a0c001 	mov	w1, #0x6000000             	// #100663296
  9247f0:	b9400040 	ldr	w0, [x2]
  9247f4:	12070400 	and	w0, w0, #0x6000000
  9247f8:	b9002fa0 	str	w0, [x29, #44]
  9247fc:	b9402fa0 	ldr	w0, [x29, #44]
  924800:	6b01001f 	cmp	w0, w1
  924804:	54ffff61 	b.ne	9247f0 <ddr4_dll_no_change+0x60>  // b.any
  924808:	d2800080 	mov	x0, #0x4                   	// #4
  92480c:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  924810:	b9400000 	ldr	w0, [x0]
  924814:	12000400 	and	w0, w0, #0x3
  924818:	b9002fa0 	str	w0, [x29, #44]
  92481c:	b9402fa0 	ldr	w0, [x29, #44]
  924820:	71000c1f 	cmp	w0, #0x3
  924824:	54000081 	b.ne	924834 <ddr4_dll_no_change+0xa4>  // b.any
  924828:	90000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  92482c:	911d5c00 	add	x0, x0, #0x757
  924830:	94000f1d 	bl	9284a4 <printf>
  924834:	d2800601 	mov	x1, #0x30                  	// #48
  924838:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  92483c:	b9400020 	ldr	w0, [x1]
  924840:	321b0000 	orr	w0, w0, #0x20
  924844:	b9000020 	str	w0, [x1]
  924848:	d2800081 	mov	x1, #0x4                   	// #4
  92484c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924850:	b9400020 	ldr	w0, [x1]
  924854:	12001400 	and	w0, w0, #0x3f
  924858:	b9002fa0 	str	w0, [x29, #44]
  92485c:	b9402fa0 	ldr	w0, [x29, #44]
  924860:	71008c1f 	cmp	w0, #0x23
  924864:	54ffff61 	b.ne	924850 <ddr4_dll_no_change+0xc0>  // b.any
  924868:	2a1403e0 	mov	w0, w20
  92486c:	97fffeb1 	bl	924330 <sw_pstate>
  924870:	2a1403e1 	mov	w1, w20
  924874:	2a1303e0 	mov	w0, w19
  924878:	97fffe97 	bl	9242d4 <dram_cfg_all_mr>
  92487c:	d2806081 	mov	x1, #0x304                 	// #772
  924880:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  924884:	b9400020 	ldr	w0, [x1]
  924888:	121e7800 	and	w0, w0, #0xfffffffd
  92488c:	b9000020 	str	w0, [x1]
  924890:	52800020 	mov	w0, #0x1                   	// #1
  924894:	b9018c20 	str	w0, [x1, #396]
  924898:	d2806401 	mov	x1, #0x320                 	// #800
  92489c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9248a0:	91001021 	add	x1, x1, #0x4
  9248a4:	b81fc020 	stur	w0, [x1, #-4]
  9248a8:	b9400020 	ldr	w0, [x1]
  9248ac:	12000000 	and	w0, w0, #0x1
  9248b0:	b9002fa0 	str	w0, [x29, #44]
  9248b4:	b9402fa0 	ldr	w0, [x29, #44]
  9248b8:	34ffff80 	cbz	w0, 9248a8 <ddr4_dll_no_change+0x118>
  9248bc:	a94153f3 	ldp	x19, x20, [sp, #16]
  9248c0:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9248c4:	d65f03c0 	ret

00000000009248c8 <get_mr_values>:
  9248c8:	d37c7c00 	ubfiz	x0, x0, #4, #32
  9248cc:	d0000021 	adrp	x1, 92a000 <__RO_END__>
  9248d0:	91048021 	add	x1, x1, #0x120
  9248d4:	f0000043 	adrp	x3, 92f000 <imx_gicv3_ctx+0x21d0>
  9248d8:	8b000022 	add	x2, x1, x0
  9248dc:	b8606820 	ldr	w0, [x1, x0]
  9248e0:	b9400001 	ldr	w1, [x0]
  9248e4:	91259060 	add	x0, x3, #0x964
  9248e8:	53107c24 	lsr	w4, w1, #16
  9248ec:	12003c21 	and	w1, w1, #0xffff
  9248f0:	b9000401 	str	w1, [x0, #4]
  9248f4:	b9400441 	ldr	w1, [x2, #4]
  9248f8:	b9096464 	str	w4, [x3, #2404]
  9248fc:	b9400021 	ldr	w1, [x1]
  924900:	53107c23 	lsr	w3, w1, #16
  924904:	12003c21 	and	w1, w1, #0xffff
  924908:	29010403 	stp	w3, w1, [x0, #8]
  92490c:	b9400841 	ldr	w1, [x2, #8]
  924910:	b9400021 	ldr	w1, [x1]
  924914:	53107c23 	lsr	w3, w1, #16
  924918:	12003c21 	and	w1, w1, #0xffff
  92491c:	29020403 	stp	w3, w1, [x0, #16]
  924920:	b9400c41 	ldr	w1, [x2, #12]
  924924:	b9400021 	ldr	w1, [x1]
  924928:	12003c21 	and	w1, w1, #0xffff
  92492c:	b9001801 	str	w1, [x0, #24]
  924930:	d65f03c0 	ret

0000000000924934 <ddr4_swffc>:
  924934:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  924938:	910003fd 	mov	x29, sp
  92493c:	b9400805 	ldr	w5, [x0, #8]
  924940:	a90153f3 	stp	x19, x20, [sp, #16]
  924944:	2a0103f3 	mov	w19, w1
  924948:	aa0003f4 	mov	x20, x0
  92494c:	2a0103e0 	mov	w0, w1
  924950:	97ffffde 	bl	9248c8 <get_mr_values>
  924954:	7100027f 	cmp	w19, #0x0
  924958:	1a9f17e1 	cset	w1, eq  // eq = none
  92495c:	710000bf 	cmp	w5, #0x0
  924960:	1a9f17e0 	cset	w0, eq  // eq = none
  924964:	6b00003f 	cmp	w1, w0
  924968:	54000120 	b.eq	92498c <ddr4_swffc+0x58>  // b.none
  92496c:	b9400680 	ldr	w0, [x20, #4]
  924970:	2a0503e2 	mov	w2, w5
  924974:	2a1303e1 	mov	w1, w19
  924978:	97fffeb5 	bl	92444c <ddr4_dll_change>
  92497c:	b9000a93 	str	w19, [x20, #8]
  924980:	a94153f3 	ldp	x19, x20, [sp, #16]
  924984:	a8c27bfd 	ldp	x29, x30, [sp], #32
  924988:	d65f03c0 	ret
  92498c:	b9400680 	ldr	w0, [x20, #4]
  924990:	2a1303e1 	mov	w1, w19
  924994:	97ffff7f 	bl	924790 <ddr4_dll_no_change>
  924998:	17fffff9 	b	92497c <ddr4_swffc+0x48>

000000000092499c <tzc380_init>:
  92499c:	90000061 	adrp	x1, 930000 <psci_ns_context+0x620>
  9249a0:	910b4022 	add	x2, x1, #0x2d0
  9249a4:	f9016820 	str	x0, [x1, #720]
  9249a8:	b9400000 	ldr	w0, [x0]
  9249ac:	d3483401 	ubfx	x1, x0, #8, #6
  9249b0:	12000c00 	and	w0, w0, #0xf
  9249b4:	11000421 	add	w1, w1, #0x1
  9249b8:	11000400 	add	w0, w0, #0x1
  9249bc:	39002041 	strb	w1, [x2, #8]
  9249c0:	39002440 	strb	w0, [x2, #9]
  9249c4:	d65f03c0 	ret

00000000009249c8 <tzc380_configure_region>:
  9249c8:	90000063 	adrp	x3, 930000 <psci_ns_context+0x620>
  9249cc:	531c1c00 	ubfiz	w0, w0, #4, #8
  9249d0:	11040004 	add	w4, w0, #0x100
  9249d4:	f9416863 	ldr	x3, [x3, #720]
  9249d8:	aa0403e0 	mov	x0, x4
  9249dc:	11002000 	add	w0, w0, #0x8
  9249e0:	b8236881 	str	w1, [x4, x3]
  9249e4:	11001084 	add	w4, w4, #0x4
  9249e8:	d360fc21 	lsr	x1, x1, #32
  9249ec:	b8236881 	str	w1, [x4, x3]
  9249f0:	b8236802 	str	w2, [x0, x3]
  9249f4:	d65f03c0 	ret

00000000009249f8 <get_arm_std_svc_args>:
  9249f8:	90000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  9249fc:	91200000 	add	x0, x0, #0x800
  924a00:	d65f03c0 	ret

0000000000924a04 <bl31_prepare_next_image_entry>:
  924a04:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  924a08:	910003fd 	mov	x29, sp
  924a0c:	a90153f3 	stp	x19, x20, [sp, #16]
  924a10:	d5380400 	mrs	x0, id_aa64pfr0_el1
  924a14:	d3441c00 	ubfx	x0, x0, #4, #4
  924a18:	f100041f 	cmp	x0, #0x1
  924a1c:	540000c1 	b.ne	924a34 <bl31_prepare_next_image_entry+0x30>  // b.any
  924a20:	90000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  924a24:	911ea800 	add	x0, x0, #0x7aa
  924a28:	94000a54 	bl	927378 <tf_log>
  924a2c:	94000af0 	bl	9275ec <console_flush>
  924a30:	94000c8f 	bl	927c6c <do_panic>
  924a34:	d0000020 	adrp	x0, 92a000 <__RO_END__>
  924a38:	b9415013 	ldr	w19, [x0, #336]
  924a3c:	2a1303e0 	mov	w0, w19
  924a40:	97ffeeee 	bl	9205f8 <bl31_plat_get_next_image_ep_info>
  924a44:	aa0003f4 	mov	x20, x0
  924a48:	94000a4b 	bl	927374 <print_entry_point_info>
  924a4c:	aa1403e0 	mov	x0, x20
  924a50:	940001a9 	bl	9250f4 <cm_init_my_context>
  924a54:	2a1303e0 	mov	w0, w19
  924a58:	a94153f3 	ldp	x19, x20, [sp, #16]
  924a5c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  924a60:	1400020f 	b	92529c <cm_prepare_el3_exit>

0000000000924a64 <bl31_main>:
  924a64:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  924a68:	90000021 	adrp	x1, 928000 <unsigned_num_print+0x1c>
  924a6c:	91159821 	add	x1, x1, #0x566
  924a70:	910003fd 	mov	x29, sp
  924a74:	f9000bf3 	str	x19, [sp, #16]
  924a78:	90000033 	adrp	x19, 928000 <unsigned_num_print+0x1c>
  924a7c:	911e7e73 	add	x19, x19, #0x79f
  924a80:	aa1303e0 	mov	x0, x19
  924a84:	94000a3d 	bl	927378 <tf_log>
  924a88:	aa1303e0 	mov	x0, x19
  924a8c:	90000021 	adrp	x1, 928000 <unsigned_num_print+0x1c>
  924a90:	91152021 	add	x1, x1, #0x548
  924a94:	94000a39 	bl	927378 <tf_log>
  924a98:	97ffeecb 	bl	9205c4 <bl31_platform_setup>
  924a9c:	9400014b 	bl	924fc8 <cm_init>
  924aa0:	9400009f 	bl	924d1c <runtime_svc_init>
  924aa4:	f0000040 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  924aa8:	f944c000 	ldr	x0, [x0, #2432]
  924aac:	b4000040 	cbz	x0, 924ab4 <bl31_main+0x50>
  924ab0:	d63f0000 	blr	x0
  924ab4:	97ffffd4 	bl	924a04 <bl31_prepare_next_image_entry>
  924ab8:	94000acd 	bl	9275ec <console_flush>
  924abc:	f9400bf3 	ldr	x19, [sp, #16]
  924ac0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  924ac4:	17ffeeda 	b	92062c <bl31_plat_runtime_setup>

0000000000924ac8 <bl31_register_bl32_init>:
  924ac8:	f0000041 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  924acc:	f904c020 	str	x0, [x1, #2432]
  924ad0:	d65f03c0 	ret

0000000000924ad4 <set_scr_el3_from_rm>:
  924ad4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  924ad8:	1ac22421 	lsr	w1, w1, w2
  924adc:	910003fd 	mov	x29, sp
  924ae0:	a90153f3 	stp	x19, x20, [sp, #16]
  924ae4:	2a0203f4 	mov	w20, w2
  924ae8:	a9025bf5 	stp	x21, x22, [sp, #32]
  924aec:	2a0003f3 	mov	w19, w0
  924af0:	12000035 	and	w21, w1, #0x1
  924af4:	2a0203e1 	mov	w1, w2
  924af8:	97fff907 	bl	922f14 <plat_interrupt_type_to_line>
  924afc:	2a0003f6 	mov	w22, w0
  924b00:	d28000c0 	mov	x0, #0x6                   	// #6
  924b04:	9b007e73 	mul	x19, x19, x0
  924b08:	f0000040 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  924b0c:	91262000 	add	x0, x0, #0x988
  924b10:	8b344273 	add	x19, x19, w20, uxtw
  924b14:	8b130813 	add	x19, x0, x19, lsl #2
  924b18:	1ad622a0 	lsl	w0, w21, w22
  924b1c:	b9000e60 	str	w0, [x19, #12]
  924b20:	2a1403e0 	mov	w0, w20
  924b24:	94000065 	bl	924cb8 <cm_get_context>
  924b28:	b4000100 	cbz	x0, 924b48 <set_scr_el3_from_rm+0x74>
  924b2c:	2a1503e2 	mov	w2, w21
  924b30:	2a1603e1 	mov	w1, w22
  924b34:	2a1403e0 	mov	w0, w20
  924b38:	a94153f3 	ldp	x19, x20, [sp, #16]
  924b3c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  924b40:	a8c37bfd 	ldp	x29, x30, [sp], #48
  924b44:	140001be 	b	92523c <cm_write_scr_el3_bit>
  924b48:	a94153f3 	ldp	x19, x20, [sp, #16]
  924b4c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  924b50:	a8c37bfd 	ldp	x29, x30, [sp], #48
  924b54:	d65f03c0 	ret

0000000000924b58 <get_scr_el3_from_routing_model>:
  924b58:	f0000041 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  924b5c:	91262022 	add	x2, x1, #0x988
  924b60:	2a0003e1 	mov	w1, w0
  924b64:	8b010840 	add	x0, x2, x1, lsl #2
  924b68:	8b010843 	add	x3, x2, x1, lsl #2
  924b6c:	8b010841 	add	x1, x2, x1, lsl #2
  924b70:	b9403c00 	ldr	w0, [x0, #60]
  924b74:	b9400c63 	ldr	w3, [x3, #12]
  924b78:	b9402421 	ldr	w1, [x1, #36]
  924b7c:	2a030000 	orr	w0, w0, w3
  924b80:	2a010000 	orr	w0, w0, w1
  924b84:	d65f03c0 	ret

0000000000924b88 <set_routing_model>:
  924b88:	721e7803 	ands	w3, w0, #0xfffffffd
  924b8c:	54000060 	b.eq	924b98 <set_routing_model+0x10>  // b.none
  924b90:	7100041f 	cmp	w0, #0x1
  924b94:	54000421 	b.ne	924c18 <set_routing_model+0x90>  // b.any
  924b98:	12000422 	and	w2, w1, #0x3
  924b9c:	35000060 	cbnz	w0, 924ba8 <set_routing_model+0x20>
  924ba0:	51000842 	sub	w2, w2, #0x2
  924ba4:	14000002 	b	924bac <set_routing_model+0x24>
  924ba8:	35000343 	cbnz	w3, 924c10 <set_routing_model+0x88>
  924bac:	7100045f 	cmp	w2, #0x1
  924bb0:	54000348 	b.hi	924c18 <set_routing_model+0x90>  // b.pmore
  924bb4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  924bb8:	2a0003e0 	mov	w0, w0
  924bbc:	d2800302 	mov	x2, #0x18                  	// #24
  924bc0:	910003fd 	mov	x29, sp
  924bc4:	a90153f3 	stp	x19, x20, [sp, #16]
  924bc8:	2a0103f4 	mov	w20, w1
  924bcc:	f0000041 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  924bd0:	91262021 	add	x1, x1, #0x988
  924bd4:	aa0003f3 	mov	x19, x0
  924bd8:	9b020400 	madd	x0, x0, x2, x1
  924bdc:	2a1403e1 	mov	w1, w20
  924be0:	52800002 	mov	w2, #0x0                   	// #0
  924be4:	b9000814 	str	w20, [x0, #8]
  924be8:	2a1303e0 	mov	w0, w19
  924bec:	97ffffba 	bl	924ad4 <set_scr_el3_from_rm>
  924bf0:	2a1403e1 	mov	w1, w20
  924bf4:	2a1303e0 	mov	w0, w19
  924bf8:	52800022 	mov	w2, #0x1                   	// #1
  924bfc:	97ffffb6 	bl	924ad4 <set_scr_el3_from_rm>
  924c00:	52800000 	mov	w0, #0x0                   	// #0
  924c04:	a94153f3 	ldp	x19, x20, [sp, #16]
  924c08:	a8c27bfd 	ldp	x29, x30, [sp], #32
  924c0c:	d65f03c0 	ret
  924c10:	7100041f 	cmp	w0, #0x1
  924c14:	54fffc60 	b.eq	924ba0 <set_routing_model+0x18>  // b.none
  924c18:	128002a0 	mov	w0, #0xffffffea            	// #-22
  924c1c:	d65f03c0 	ret

0000000000924c20 <register_interrupt_type_handler>:
  924c20:	b40002e1 	cbz	x1, 924c7c <register_interrupt_type_handler+0x5c>
  924c24:	721e745f 	tst	w2, #0xfffffffc
  924c28:	540002a1 	b.ne	924c7c <register_interrupt_type_handler+0x5c>  // b.any
  924c2c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  924c30:	910003fd 	mov	x29, sp
  924c34:	a90153f3 	stp	x19, x20, [sp, #16]
  924c38:	2a0003f3 	mov	w19, w0
  924c3c:	f90013f5 	str	x21, [sp, #32]
  924c40:	aa0103f5 	mov	x21, x1
  924c44:	d2800301 	mov	x1, #0x18                  	// #24
  924c48:	f0000054 	adrp	x20, 92f000 <imx_gicv3_ctx+0x21d0>
  924c4c:	91262294 	add	x20, x20, #0x988
  924c50:	9b017e73 	mul	x19, x19, x1
  924c54:	f8736a81 	ldr	x1, [x20, x19]
  924c58:	b5000161 	cbnz	x1, 924c84 <register_interrupt_type_handler+0x64>
  924c5c:	2a0203e1 	mov	w1, w2
  924c60:	97ffffca 	bl	924b88 <set_routing_model>
  924c64:	35000040 	cbnz	w0, 924c6c <register_interrupt_type_handler+0x4c>
  924c68:	f8336a95 	str	x21, [x20, x19]
  924c6c:	a94153f3 	ldp	x19, x20, [sp, #16]
  924c70:	f94013f5 	ldr	x21, [sp, #32]
  924c74:	a8c37bfd 	ldp	x29, x30, [sp], #48
  924c78:	d65f03c0 	ret
  924c7c:	128002a0 	mov	w0, #0xffffffea            	// #-22
  924c80:	d65f03c0 	ret
  924c84:	12800480 	mov	w0, #0xffffffdb            	// #-37
  924c88:	17fffff9 	b	924c6c <register_interrupt_type_handler+0x4c>

0000000000924c8c <get_interrupt_type_handler>:
  924c8c:	7100081f 	cmp	w0, #0x2
  924c90:	54000108 	b.hi	924cb0 <get_interrupt_type_handler+0x24>  // b.pmore
  924c94:	2a0003e0 	mov	w0, w0
  924c98:	d2800301 	mov	x1, #0x18                  	// #24
  924c9c:	9b017c00 	mul	x0, x0, x1
  924ca0:	f0000041 	adrp	x1, 92f000 <imx_gicv3_ctx+0x21d0>
  924ca4:	91262021 	add	x1, x1, #0x988
  924ca8:	f8606820 	ldr	x0, [x1, x0]
  924cac:	d65f03c0 	ret
  924cb0:	d2800000 	mov	x0, #0x0                   	// #0
  924cb4:	17fffffe 	b	924cac <get_interrupt_type_handler+0x20>

0000000000924cb8 <cm_get_context>:
  924cb8:	d53ed041 	mrs	x1, tpidr_el3
  924cbc:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  924cc0:	d65f03c0 	ret

0000000000924cc4 <cm_set_context>:
  924cc4:	d53ed042 	mrs	x2, tpidr_el3
  924cc8:	f8215840 	str	x0, [x2, w1, uxtw #3]
  924ccc:	d65f03c0 	ret

0000000000924cd0 <cm_get_context_by_index>:
  924cd0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  924cd4:	910003fd 	mov	x29, sp
  924cd8:	f9000bf3 	str	x19, [sp, #16]
  924cdc:	2a0103f3 	mov	w19, w1
  924ce0:	94000acd 	bl	927814 <_cpu_data_by_index>
  924ce4:	f8735800 	ldr	x0, [x0, w19, uxtw #3]
  924ce8:	f9400bf3 	ldr	x19, [sp, #16]
  924cec:	a8c27bfd 	ldp	x29, x30, [sp], #32
  924cf0:	d65f03c0 	ret

0000000000924cf4 <cm_set_context_by_index>:
  924cf4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  924cf8:	910003fd 	mov	x29, sp
  924cfc:	a90153f3 	stp	x19, x20, [sp, #16]
  924d00:	2a0203f3 	mov	w19, w2
  924d04:	aa0103f4 	mov	x20, x1
  924d08:	94000ac3 	bl	927814 <_cpu_data_by_index>
  924d0c:	f8335814 	str	x20, [x0, w19, uxtw #3]
  924d10:	a94153f3 	ldp	x19, x20, [sp, #16]
  924d14:	a8c27bfd 	ldp	x29, x30, [sp], #32
  924d18:	d65f03c0 	ret

0000000000924d1c <runtime_svc_init>:
  924d1c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  924d20:	910003fd 	mov	x29, sp
  924d24:	a90153f3 	stp	x19, x20, [sp, #16]
  924d28:	90000033 	adrp	x19, 928000 <unsigned_num_print+0x1c>
  924d2c:	90000034 	adrp	x20, 928000 <unsigned_num_print+0x1c>
  924d30:	9128c273 	add	x19, x19, #0xa30
  924d34:	912b4294 	add	x20, x20, #0xad0
  924d38:	a9025bf5 	stp	x21, x22, [sp, #32]
  924d3c:	a90363f7 	stp	x23, x24, [sp, #48]
  924d40:	cb130294 	sub	x20, x20, x19
  924d44:	f90023f9 	str	x25, [sp, #64]
  924d48:	f1007e9f 	cmp	x20, #0x1f
  924d4c:	540001c9 	b.ls	924d84 <runtime_svc_init+0x68>  // b.plast
  924d50:	90000038 	adrp	x24, 928000 <unsigned_num_print+0x1c>
  924d54:	d345fe94 	lsr	x20, x20, #5
  924d58:	9120e318 	add	x24, x24, #0x838
  924d5c:	52800019 	mov	w25, #0x0                   	// #0
  924d60:	90000077 	adrp	x23, 930000 <psci_ns_context+0x620>
  924d64:	910b82f7 	add	x23, x23, #0x2e0
  924d68:	d2801002 	mov	x2, #0x80                  	// #128
  924d6c:	12800001 	mov	w1, #0xffffffff            	// #-1
  924d70:	aa1703e0 	mov	x0, x23
  924d74:	94000c95 	bl	927fc8 <memset>
  924d78:	2a1903f6 	mov	w22, w25
  924d7c:	eb1402df 	cmp	x22, x20
  924d80:	540000e3 	b.cc	924d9c <runtime_svc_init+0x80>  // b.lo, b.ul, b.last
  924d84:	a94153f3 	ldp	x19, x20, [sp, #16]
  924d88:	a9425bf5 	ldp	x21, x22, [sp, #32]
  924d8c:	a94363f7 	ldp	x23, x24, [sp, #48]
  924d90:	f94023f9 	ldr	x25, [sp, #64]
  924d94:	a8c57bfd 	ldp	x29, x30, [sp], #80
  924d98:	d65f03c0 	ret
  924d9c:	d37bead6 	lsl	x22, x22, #5
  924da0:	ab1302d5 	adds	x21, x22, x19
  924da4:	540001c0 	b.eq	924ddc <runtime_svc_init+0xc0>  // b.none
  924da8:	394006a0 	ldrb	w0, [x21, #1]
  924dac:	38736ac1 	ldrb	w1, [x22, x19]
  924db0:	6b00003f 	cmp	w1, w0
  924db4:	54000148 	b.hi	924ddc <runtime_svc_init+0xc0>  // b.pmore
  924db8:	7100fc1f 	cmp	w0, #0x3f
  924dbc:	54000108 	b.hi	924ddc <runtime_svc_init+0xc0>  // b.pmore
  924dc0:	39400aa0 	ldrb	w0, [x21, #2]
  924dc4:	7100041f 	cmp	w0, #0x1
  924dc8:	540000a8 	b.hi	924ddc <runtime_svc_init+0xc0>  // b.pmore
  924dcc:	f9400aa0 	ldr	x0, [x21, #16]
  924dd0:	b5000120 	cbnz	x0, 924df4 <runtime_svc_init+0xd8>
  924dd4:	f9400ea0 	ldr	x0, [x21, #24]
  924dd8:	b50001c0 	cbnz	x0, 924e10 <runtime_svc_init+0xf4>
  924ddc:	aa1503e1 	mov	x1, x21
  924de0:	90000020 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  924de4:	91204000 	add	x0, x0, #0x810
  924de8:	94000964 	bl	927378 <tf_log>
  924dec:	94000a00 	bl	9275ec <console_flush>
  924df0:	94000b9f 	bl	927c6c <do_panic>
  924df4:	d63f0000 	blr	x0
  924df8:	340000c0 	cbz	w0, 924e10 <runtime_svc_init+0xf4>
  924dfc:	f94006a1 	ldr	x1, [x21, #8]
  924e00:	aa1803e0 	mov	x0, x24
  924e04:	9400095d 	bl	927378 <tf_log>
  924e08:	11000739 	add	w25, w25, #0x1
  924e0c:	17ffffdb 	b	924d78 <runtime_svc_init+0x5c>
  924e10:	39400aa1 	ldrb	w1, [x21, #2]
  924e14:	394006a0 	ldrb	w0, [x21, #1]
  924e18:	531a0022 	ubfiz	w2, w1, #6, #1
  924e1c:	38736ac1 	ldrb	w1, [x22, x19]
  924e20:	12001400 	and	w0, w0, #0x3f
  924e24:	12001421 	and	w1, w1, #0x3f
  924e28:	2a020000 	orr	w0, w0, w2
  924e2c:	2a020021 	orr	w1, w1, w2
  924e30:	6b01001f 	cmp	w0, w1
  924e34:	54fffea3 	b.cc	924e08 <runtime_svc_init+0xec>  // b.lo, b.ul, b.last
  924e38:	38376839 	strb	w25, [x1, x23]
  924e3c:	91000421 	add	x1, x1, #0x1
  924e40:	17fffffc 	b	924e30 <runtime_svc_init+0x114>

0000000000924e44 <arm_arch_svc_smc_handler>:
  924e44:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  924e48:	320107e2 	mov	w2, #0x80000001            	// #-2147483647
  924e4c:	6b02001f 	cmp	w0, w2
  924e50:	910003fd 	mov	x29, sp
  924e54:	f9000bf3 	str	x19, [sp, #16]
  924e58:	aa0603f3 	mov	x19, x6
  924e5c:	54000260 	b.eq	924ea8 <arm_arch_svc_smc_handler+0x64>  // b.none
  924e60:	540000c8 	b.hi	924e78 <arm_arch_svc_smc_handler+0x34>  // b.pmore
  924e64:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
  924e68:	6b01001f 	cmp	w0, w1
  924e6c:	54000180 	b.eq	924e9c <arm_arch_svc_smc_handler+0x58>  // b.none
  924e70:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  924e74:	1400000b 	b	924ea0 <arm_arch_svc_smc_handler+0x5c>
  924e78:	52900021 	mov	w1, #0x8001                	// #32769
  924e7c:	72afffe1 	movk	w1, #0x7fff, lsl #16
  924e80:	0b010000 	add	w0, w0, w1
  924e84:	7100041f 	cmp	w0, #0x1
  924e88:	54ffff48 	b.hi	924e70 <arm_arch_svc_smc_handler+0x2c>  // b.pmore
  924e8c:	aa1303e0 	mov	x0, x19
  924e90:	f9400bf3 	ldr	x19, [sp, #16]
  924e94:	a8c27bfd 	ldp	x29, x30, [sp], #32
  924e98:	d65f03c0 	ret
  924e9c:	320083e0 	mov	w0, #0x10001               	// #65537
  924ea0:	f9000260 	str	x0, [x19]
  924ea4:	17fffffa 	b	924e8c <arm_arch_svc_smc_handler+0x48>
  924ea8:	32013fe0 	mov	w0, #0x80007fff            	// #-2147450881
  924eac:	eb00003f 	cmp	x1, x0
  924eb0:	54000240 	b.eq	924ef8 <arm_arch_svc_smc_handler+0xb4>  // b.none
  924eb4:	540000e8 	b.hi	924ed0 <arm_arch_svc_smc_handler+0x8c>  // b.pmore
  924eb8:	b26183e0 	mov	x0, #0xffffffff80000000    	// #-2147483648
  924ebc:	8b000021 	add	x1, x1, x0
  924ec0:	f100043f 	cmp	x1, #0x1
  924ec4:	54000149 	b.ls	924eec <arm_arch_svc_smc_handler+0xa8>  // b.plast
  924ec8:	12800000 	mov	w0, #0xffffffff            	// #-1
  924ecc:	14000009 	b	924ef0 <arm_arch_svc_smc_handler+0xac>
  924ed0:	320183e0 	mov	w0, #0x80008000            	// #-2147450880
  924ed4:	eb00003f 	cmp	x1, x0
  924ed8:	54ffff81 	b.ne	924ec8 <arm_arch_svc_smc_handler+0x84>  // b.any
  924edc:	94000a84 	bl	9278ec <check_wa_cve_2017_5715>
  924ee0:	7100001f 	cmp	w0, #0x0
  924ee4:	1a9f17e0 	cset	w0, eq  // eq = none
  924ee8:	14000002 	b	924ef0 <arm_arch_svc_smc_handler+0xac>
  924eec:	52800000 	mov	w0, #0x0                   	// #0
  924ef0:	93407c00 	sxtw	x0, w0
  924ef4:	17ffffeb 	b	924ea0 <arm_arch_svc_smc_handler+0x5c>
  924ef8:	12800020 	mov	w0, #0xfffffffe            	// #-2
  924efc:	17fffffd 	b	924ef0 <arm_arch_svc_smc_handler+0xac>

0000000000924f00 <std_svc_setup>:
  924f00:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  924f04:	529ffc00 	mov	w0, #0xffe0                	// #65504
  924f08:	910003fd 	mov	x29, sp
  924f0c:	97fffebb 	bl	9249f8 <get_arm_std_svc_args>
  924f10:	9400057c 	bl	926500 <psci_setup>
  924f14:	7100001f 	cmp	w0, #0x0
  924f18:	1a9f07e0 	cset	w0, ne  // ne = any
  924f1c:	a8c17bfd 	ldp	x29, x30, [sp], #16
  924f20:	d65f03c0 	ret

0000000000924f24 <std_svc_smc_handler>:
  924f24:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  924f28:	721b281f 	tst	w0, #0xffe0
  924f2c:	910003fd 	mov	x29, sp
  924f30:	f9000bf3 	str	x19, [sp, #16]
  924f34:	aa0603f3 	mov	x19, x6
  924f38:	540000e1 	b.ne	924f54 <std_svc_smc_handler+0x30>  // b.any
  924f3c:	94000515 	bl	926390 <psci_smc_handler>
  924f40:	f9000260 	str	x0, [x19]
  924f44:	aa1303e0 	mov	x0, x19
  924f48:	f9400bf3 	ldr	x19, [sp, #16]
  924f4c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  924f50:	d65f03c0 	ret
  924f54:	2a0003e8 	mov	w8, w0
  924f58:	529fe020 	mov	w0, #0xff01                	// #65281
  924f5c:	72b08000 	movk	w0, #0x8400, lsl #16
  924f60:	6b00011f 	cmp	w8, w0
  924f64:	54000140 	b.eq	924f8c <std_svc_smc_handler+0x68>  // b.none
  924f68:	11000800 	add	w0, w0, #0x2
  924f6c:	6b00011f 	cmp	w8, w0
  924f70:	54000260 	b.eq	924fbc <std_svc_smc_handler+0x98>  // b.none
  924f74:	529fe000 	mov	w0, #0xff00                	// #65280
  924f78:	72b08000 	movk	w0, #0x8400, lsl #16
  924f7c:	6b00011f 	cmp	w8, w0
  924f80:	d2800240 	mov	x0, #0x12                  	// #18
  924f84:	da9f0000 	csinv	x0, x0, xzr, eq  // eq = none
  924f88:	17ffffee 	b	924f40 <std_svc_smc_handler+0x1c>
  924f8c:	d2882ac0 	mov	x0, #0x4156                	// #16726
  924f90:	f2bc5ec0 	movk	x0, #0xe2f6, lsl #16
  924f94:	f9000cc0 	str	x0, [x6, #24]
  924f98:	d285b5c0 	mov	x0, #0x2dae                	// #11694
  924f9c:	f2bf7800 	movk	x0, #0xfbc0, lsl #16
  924fa0:	f90008c0 	str	x0, [x6, #16]
  924fa4:	d29f0c60 	mov	x0, #0xf863                	// #63587
  924fa8:	f2a8fd00 	movk	x0, #0x47e8, lsl #16
  924fac:	f90004c0 	str	x0, [x6, #8]
  924fb0:	d2920b60 	mov	x0, #0x905b                	// #36955
  924fb4:	f2a211a0 	movk	x0, #0x108d, lsl #16
  924fb8:	17ffffe2 	b	924f40 <std_svc_smc_handler+0x1c>
  924fbc:	d2800020 	mov	x0, #0x1                   	// #1
  924fc0:	a90000df 	stp	xzr, x0, [x6]
  924fc4:	17ffffe0 	b	924f44 <std_svc_smc_handler+0x20>

0000000000924fc8 <cm_init>:
  924fc8:	d65f03c0 	ret

0000000000924fcc <cm_setup_context>:
  924fcc:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  924fd0:	910003fd 	mov	x29, sp
  924fd4:	a9025bf5 	stp	x21, x22, [sp, #32]
  924fd8:	aa0003f5 	mov	x21, x0
  924fdc:	b9400436 	ldr	w22, [x1, #4]
  924fe0:	a90153f3 	stp	x19, x20, [sp, #16]
  924fe4:	aa0103f4 	mov	x20, x1
  924fe8:	120002d6 	and	w22, w22, #0x1
  924fec:	d2804601 	mov	x1, #0x230                 	// #560
  924ff0:	94000b98 	bl	927e50 <zeromem>
  924ff4:	d53e1101 	mrs	x1, scr_el3
  924ff8:	1281a0e0 	mov	w0, #0xfffff2f8            	// #-3336
  924ffc:	0a010000 	and	w0, w0, w1
  925000:	34000056 	cbz	w22, 925008 <cm_setup_context+0x3c>
  925004:	32000000 	orr	w0, w0, #0x1
  925008:	b9401281 	ldr	w1, [x20, #16]
  92500c:	37200041 	tbnz	w1, #4, 925014 <cm_setup_context+0x48>
  925010:	32160000 	orr	w0, w0, #0x400
  925014:	b9400681 	ldr	w1, [x20, #4]
  925018:	36100041 	tbz	w1, #2, 925020 <cm_setup_context+0x54>
  92501c:	32150000 	orr	w0, w0, #0x800
  925020:	121c7813 	and	w19, w0, #0xfffffff7
  925024:	2a1603e0 	mov	w0, w22
  925028:	97fffecc 	bl	924b58 <get_scr_el3_from_routing_model>
  92502c:	2a000260 	orr	w0, w19, w0
  925030:	b9401282 	ldr	w2, [x20, #16]
  925034:	d3441044 	ubfx	x4, x2, #4, #1
  925038:	35000424 	cbnz	w4, 9250bc <cm_setup_context+0xf0>
  92503c:	d3420c41 	ubfx	x1, x2, #2, #2
  925040:	7100083f 	cmp	w1, #0x2
  925044:	54000041 	b.ne	92504c <cm_setup_context+0x80>  // b.any
  925048:	32180000 	orr	w0, w0, #0x100
  92504c:	b9400681 	ldr	w1, [x20, #4]
  925050:	52810003 	mov	w3, #0x800                 	// #2048
  925054:	52810705 	mov	w5, #0x838                 	// #2104
  925058:	7100009f 	cmp	w4, #0x0
  92505c:	72a018a5 	movk	w5, #0xc5, lsl #16
  925060:	72a61a03 	movk	w3, #0x30d0, lsl #16
  925064:	53081c21 	lsl	w1, w1, #24
  925068:	12070021 	and	w1, w1, #0x2000000
  92506c:	2a030023 	orr	w3, w1, w3
  925070:	2a050021 	orr	w1, w1, w5
  925074:	1a831021 	csel	w1, w1, w3, ne  // ne = any
  925078:	f900a2a1 	str	x1, [x21, #320]
  92507c:	d5381021 	mrs	x1, actlr_el1
  925080:	f900a6a1 	str	x1, [x21, #328]
  925084:	35000076 	cbnz	w22, 925090 <cm_setup_context+0xc4>
  925088:	d2800c01 	mov	x1, #0x60                  	// #96
  92508c:	f900f2a1 	str	x1, [x21, #480]
  925090:	f90082a0 	str	x0, [x21, #256]
  925094:	2a0203e2 	mov	w2, w2
  925098:	f9400680 	ldr	x0, [x20, #8]
  92509c:	91006281 	add	x1, x20, #0x18
  9250a0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9250a4:	a91182a2 	stp	x2, x0, [x21, #280]
  9250a8:	aa1503e0 	mov	x0, x21
  9250ac:	d2800802 	mov	x2, #0x40                  	// #64
  9250b0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9250b4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9250b8:	14000baa 	b	927f60 <memcpy>
  9250bc:	12000c41 	and	w1, w2, #0xf
  9250c0:	7100283f 	cmp	w1, #0xa
  9250c4:	17ffffe0 	b	925044 <cm_setup_context+0x78>

00000000009250c8 <cm_init_context_by_index>:
  9250c8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9250cc:	910003fd 	mov	x29, sp
  9250d0:	f9000bf3 	str	x19, [sp, #16]
  9250d4:	aa0103f3 	mov	x19, x1
  9250d8:	b9400421 	ldr	w1, [x1, #4]
  9250dc:	12000021 	and	w1, w1, #0x1
  9250e0:	97fffefc 	bl	924cd0 <cm_get_context_by_index>
  9250e4:	aa1303e1 	mov	x1, x19
  9250e8:	f9400bf3 	ldr	x19, [sp, #16]
  9250ec:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9250f0:	17ffffb7 	b	924fcc <cm_setup_context>

00000000009250f4 <cm_init_my_context>:
  9250f4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9250f8:	910003fd 	mov	x29, sp
  9250fc:	f9000bf3 	str	x19, [sp, #16]
  925100:	aa0003f3 	mov	x19, x0
  925104:	b9400400 	ldr	w0, [x0, #4]
  925108:	12000000 	and	w0, w0, #0x1
  92510c:	97fffeeb 	bl	924cb8 <cm_get_context>
  925110:	aa1303e1 	mov	x1, x19
  925114:	f9400bf3 	ldr	x19, [sp, #16]
  925118:	a8c27bfd 	ldp	x29, x30, [sp], #32
  92511c:	17ffffac 	b	924fcc <cm_setup_context>

0000000000925120 <cm_el1_sysregs_context_save>:
  925120:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  925124:	910003fd 	mov	x29, sp
  925128:	a90153f3 	stp	x19, x20, [sp, #16]
  92512c:	2a0003f3 	mov	w19, w0
  925130:	97fffee2 	bl	924cb8 <cm_get_context>
  925134:	9104c000 	add	x0, x0, #0x130
  925138:	94000a1e 	bl	9279b0 <el1_sysregs_context_save>
  92513c:	34000273 	cbz	w19, 925188 <cm_el1_sysregs_context_save+0x68>
  925140:	f0000013 	adrp	x19, 928000 <unsigned_num_print+0x1c>
  925144:	f0000014 	adrp	x20, 928000 <unsigned_num_print+0x1c>
  925148:	912c4273 	add	x19, x19, #0xb10
  92514c:	912c6294 	add	x20, x20, #0xb18
  925150:	eb14027f 	cmp	x19, x20
  925154:	54000142 	b.cs	92517c <cm_el1_sysregs_context_save+0x5c>  // b.hs, b.nlast
  925158:	f8408661 	ldr	x1, [x19], #8
  92515c:	d2800000 	mov	x0, #0x0                   	// #0
  925160:	d63f0020 	blr	x1
  925164:	17fffffb 	b	925150 <cm_el1_sysregs_context_save+0x30>
  925168:	f8408661 	ldr	x1, [x19], #8
  92516c:	d2800000 	mov	x0, #0x0                   	// #0
  925170:	d63f0020 	blr	x1
  925174:	eb14027f 	cmp	x19, x20
  925178:	54ffff83 	b.cc	925168 <cm_el1_sysregs_context_save+0x48>  // b.lo, b.ul, b.last
  92517c:	a94153f3 	ldp	x19, x20, [sp, #16]
  925180:	a8c27bfd 	ldp	x29, x30, [sp], #32
  925184:	d65f03c0 	ret
  925188:	f0000013 	adrp	x19, 928000 <unsigned_num_print+0x1c>
  92518c:	f0000014 	adrp	x20, 928000 <unsigned_num_print+0x1c>
  925190:	912c2273 	add	x19, x19, #0xb08
  925194:	912c2294 	add	x20, x20, #0xb08
  925198:	17fffff7 	b	925174 <cm_el1_sysregs_context_save+0x54>

000000000092519c <cm_el1_sysregs_context_restore>:
  92519c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9251a0:	910003fd 	mov	x29, sp
  9251a4:	a90153f3 	stp	x19, x20, [sp, #16]
  9251a8:	2a0003f3 	mov	w19, w0
  9251ac:	97fffec3 	bl	924cb8 <cm_get_context>
  9251b0:	9104c000 	add	x0, x0, #0x130
  9251b4:	94000a2c 	bl	927a64 <el1_sysregs_context_restore>
  9251b8:	34000273 	cbz	w19, 925204 <cm_el1_sysregs_context_restore+0x68>
  9251bc:	f0000013 	adrp	x19, 928000 <unsigned_num_print+0x1c>
  9251c0:	f0000014 	adrp	x20, 928000 <unsigned_num_print+0x1c>
  9251c4:	912c2273 	add	x19, x19, #0xb08
  9251c8:	912c4294 	add	x20, x20, #0xb10
  9251cc:	eb14027f 	cmp	x19, x20
  9251d0:	54000142 	b.cs	9251f8 <cm_el1_sysregs_context_restore+0x5c>  // b.hs, b.nlast
  9251d4:	f8408661 	ldr	x1, [x19], #8
  9251d8:	d2800000 	mov	x0, #0x0                   	// #0
  9251dc:	d63f0020 	blr	x1
  9251e0:	17fffffb 	b	9251cc <cm_el1_sysregs_context_restore+0x30>
  9251e4:	f8408661 	ldr	x1, [x19], #8
  9251e8:	d2800000 	mov	x0, #0x0                   	// #0
  9251ec:	d63f0020 	blr	x1
  9251f0:	eb14027f 	cmp	x19, x20
  9251f4:	54ffff83 	b.cc	9251e4 <cm_el1_sysregs_context_restore+0x48>  // b.lo, b.ul, b.last
  9251f8:	a94153f3 	ldp	x19, x20, [sp, #16]
  9251fc:	a8c27bfd 	ldp	x29, x30, [sp], #32
  925200:	d65f03c0 	ret
  925204:	f0000013 	adrp	x19, 928000 <unsigned_num_print+0x1c>
  925208:	f0000014 	adrp	x20, 928000 <unsigned_num_print+0x1c>
  92520c:	912c0273 	add	x19, x19, #0xb00
  925210:	912c2294 	add	x20, x20, #0xb08
  925214:	17fffff7 	b	9251f0 <cm_el1_sysregs_context_restore+0x54>

0000000000925218 <cm_set_elr_el3>:
  925218:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  92521c:	910003fd 	mov	x29, sp
  925220:	f9000bf3 	str	x19, [sp, #16]
  925224:	aa0103f3 	mov	x19, x1
  925228:	97fffea4 	bl	924cb8 <cm_get_context>
  92522c:	f9009013 	str	x19, [x0, #288]
  925230:	f9400bf3 	ldr	x19, [sp, #16]
  925234:	a8c27bfd 	ldp	x29, x30, [sp], #32
  925238:	d65f03c0 	ret

000000000092523c <cm_write_scr_el3_bit>:
  92523c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  925240:	910003fd 	mov	x29, sp
  925244:	a90153f3 	stp	x19, x20, [sp, #16]
  925248:	2a0103f4 	mov	w20, w1
  92524c:	2a0203f3 	mov	w19, w2
  925250:	97fffe9a 	bl	924cb8 <cm_get_context>
  925254:	f9408001 	ldr	x1, [x0, #256]
  925258:	52800022 	mov	w2, #0x1                   	// #1
  92525c:	1ad42042 	lsl	w2, w2, w20
  925260:	0a220022 	bic	w2, w1, w2
  925264:	1ad42273 	lsl	w19, w19, w20
  925268:	2a020273 	orr	w19, w19, w2
  92526c:	f9008013 	str	x19, [x0, #256]
  925270:	a94153f3 	ldp	x19, x20, [sp, #16]
  925274:	a8c27bfd 	ldp	x29, x30, [sp], #32
  925278:	d65f03c0 	ret

000000000092527c <cm_set_next_eret_context>:
  92527c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  925280:	910003fd 	mov	x29, sp
  925284:	97fffe8d 	bl	924cb8 <cm_get_context>
  925288:	d50041bf 	msr	spsel, #0x1
  92528c:	9100001f 	mov	sp, x0
  925290:	d50040bf 	msr	spsel, #0x0
  925294:	a8c17bfd 	ldp	x29, x30, [sp], #16
  925298:	d65f03c0 	ret

000000000092529c <cm_prepare_el3_exit>:
  92529c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9252a0:	910003fd 	mov	x29, sp
  9252a4:	a90153f3 	stp	x19, x20, [sp, #16]
  9252a8:	2a0003f3 	mov	w19, w0
  9252ac:	97fffe83 	bl	924cb8 <cm_get_context>
  9252b0:	7100067f 	cmp	w19, #0x1
  9252b4:	540004c1 	b.ne	92534c <cm_prepare_el3_exit+0xb0>  // b.any
  9252b8:	f9408001 	ldr	x1, [x0, #256]
  9252bc:	36400121 	tbz	w1, #8, 9252e0 <cm_prepare_el3_exit+0x44>
  9252c0:	f940a000 	ldr	x0, [x0, #320]
  9252c4:	52810601 	mov	w1, #0x830                 	// #2096
  9252c8:	72a618a1 	movk	w1, #0x30c5, lsl #16
  9252cc:	12070000 	and	w0, w0, #0x2000000
  9252d0:	2a010000 	orr	w0, w0, w1
  9252d4:	d51c1000 	msr	sctlr_el2, x0
  9252d8:	52800014 	mov	w20, #0x0                   	// #0
  9252dc:	14000018 	b	92533c <cm_prepare_el3_exit+0xa0>
  9252e0:	d5380400 	mrs	x0, id_aa64pfr0_el1
  9252e4:	f2780c1f 	tst	x0, #0xf00
  9252e8:	54ffff80 	b.eq	9252d8 <cm_prepare_el3_exit+0x3c>  // b.none
  9252ec:	d36ba821 	lsl	x1, x1, #21
  9252f0:	92610021 	and	x1, x1, #0x80000000
  9252f4:	d51c1101 	msr	hcr_el2, x1
  9252f8:	d2867fe0 	mov	x0, #0x33ff                	// #13311
  9252fc:	d51c1140 	msr	cptr_el2, x0
  925300:	d2800060 	mov	x0, #0x3                   	// #3
  925304:	d51ce100 	msr	cnthctl_el2, x0
  925308:	d2800000 	mov	x0, #0x0                   	// #0
  92530c:	d51ce060 	msr	cntvoff_el2, x0
  925310:	d5380001 	mrs	x1, midr_el1
  925314:	d51c0001 	msr	vpidr_el2, x1
  925318:	d53800a1 	mrs	x1, mpidr_el1
  92531c:	d51c00a1 	msr	vmpidr_el2, x1
  925320:	d51c2100 	msr	vttbr_el2, x0
  925324:	d53b9c01 	mrs	x1, pmcr_el0
  925328:	d34b3c21 	ubfx	x1, x1, #11, #5
  92532c:	d51c1121 	msr	mdcr_el2, x1
  925330:	d51c1160 	msr	hstr_el2, x0
  925334:	d51ce220 	msr	cnthp_ctl_el2, x0
  925338:	2a1303f4 	mov	w20, w19
  92533c:	2a1403e0 	mov	w0, w20
  925340:	9400061e 	bl	926bb8 <spe_enable>
  925344:	2a1403e0 	mov	w0, w20
  925348:	9400064f 	bl	926c84 <sve_enable>
  92534c:	2a1303e0 	mov	w0, w19
  925350:	97ffff93 	bl	92519c <cm_el1_sysregs_context_restore>
  925354:	2a1303e0 	mov	w0, w19
  925358:	a94153f3 	ldp	x19, x20, [sp, #16]
  92535c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  925360:	17ffffc7 	b	92527c <cm_set_next_eret_context>

0000000000925364 <psci_do_cpu_off>:
  925364:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  925368:	910003fd 	mov	x29, sp
  92536c:	a90153f3 	stp	x19, x20, [sp, #16]
  925370:	2a0003f4 	mov	w20, w0
  925374:	f90013f5 	str	x21, [sp, #32]
  925378:	94000847 	bl	927494 <plat_my_core_pos>
  92537c:	2a0003f5 	mov	w21, w0
  925380:	52808080 	mov	w0, #0x404                 	// #1028
  925384:	790073a0 	strh	w0, [x29, #56]
  925388:	52800080 	mov	w0, #0x4                   	// #4
  92538c:	2a1503e1 	mov	w1, w21
  925390:	3900eba0 	strb	w0, [x29, #58]
  925394:	2a1403e0 	mov	w0, w20
  925398:	94000258 	bl	925cf8 <psci_acquire_pwr_domain_locks>
  92539c:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9253a0:	f9428400 	ldr	x0, [x0, #1288]
  9253a4:	b5000460 	cbnz	x0, 925430 <psci_do_cpu_off+0xcc>
  9253a8:	9100e3a1 	add	x1, x29, #0x38
  9253ac:	2a1403e0 	mov	w0, w20
  9253b0:	940001d7 	bl	925b0c <psci_do_state_coordination>
  9253b4:	52800013 	mov	w19, #0x0                   	// #0
  9253b8:	9100e3a0 	add	x0, x29, #0x38
  9253bc:	9400022f 	bl	925c78 <psci_find_max_off_lvl>
  9253c0:	94000311 	bl	926004 <psci_do_pwrdown_sequence>
  9253c4:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9253c8:	f9428000 	ldr	x0, [x0, #1280]
  9253cc:	f9400801 	ldr	x1, [x0, #16]
  9253d0:	9100e3a0 	add	x0, x29, #0x38
  9253d4:	d63f0020 	blr	x1
  9253d8:	2a1503e1 	mov	w1, w21
  9253dc:	2a1403e0 	mov	w0, w20
  9253e0:	94000264 	bl	925d70 <psci_release_pwr_domain_locks>
  9253e4:	35000373 	cbnz	w19, 925450 <psci_do_cpu_off+0xec>
  9253e8:	d53ed040 	mrs	x0, tpidr_el3
  9253ec:	d2800081 	mov	x1, #0x4                   	// #4
  9253f0:	91006000 	add	x0, x0, #0x18
  9253f4:	94000a29 	bl	927c98 <flush_dcache_range>
  9253f8:	d53ed040 	mrs	x0, tpidr_el3
  9253fc:	52800021 	mov	w1, #0x1                   	// #1
  925400:	b9001801 	str	w1, [x0, #24]
  925404:	d5033b9f 	dsb	ish
  925408:	d53ed040 	mrs	x0, tpidr_el3
  92540c:	d2800081 	mov	x1, #0x4                   	// #4
  925410:	91006000 	add	x0, x0, #0x18
  925414:	94000a3d 	bl	927d08 <inv_dcache_range>
  925418:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  92541c:	f9428000 	ldr	x0, [x0, #1280]
  925420:	f9401c01 	ldr	x1, [x0, #56]
  925424:	b4000141 	cbz	x1, 92544c <psci_do_cpu_off+0xe8>
  925428:	9100e3a0 	add	x0, x29, #0x38
  92542c:	d63f0020 	blr	x1
  925430:	f9400401 	ldr	x1, [x0, #8]
  925434:	b4fffba1 	cbz	x1, 9253a8 <psci_do_cpu_off+0x44>
  925438:	d2800000 	mov	x0, #0x0                   	// #0
  92543c:	d63f0020 	blr	x1
  925440:	2a0003f3 	mov	w19, w0
  925444:	34fffb20 	cbz	w0, 9253a8 <psci_do_cpu_off+0x44>
  925448:	17ffffe4 	b	9253d8 <psci_do_cpu_off+0x74>
  92544c:	94000956 	bl	9279a4 <psci_power_down_wfi>
  925450:	2a1303e0 	mov	w0, w19
  925454:	f94013f5 	ldr	x21, [sp, #32]
  925458:	a94153f3 	ldp	x19, x20, [sp, #16]
  92545c:	a8c47bfd 	ldp	x29, x30, [sp], #64
  925460:	d65f03c0 	ret

0000000000925464 <psci_cpu_on_start>:
  925464:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  925468:	910003fd 	mov	x29, sp
  92546c:	a90153f3 	stp	x19, x20, [sp, #16]
  925470:	d2800194 	mov	x20, #0xc                   	// #12
  925474:	a9025bf5 	stp	x21, x22, [sp, #32]
  925478:	aa0003f5 	mov	x21, x0
  92547c:	f9001bf7 	str	x23, [sp, #48]
  925480:	aa0103f7 	mov	x23, x1
  925484:	97fff148 	bl	9219a4 <plat_core_pos_by_mpidr>
  925488:	2a0003f3 	mov	w19, w0
  92548c:	8b20d294 	add	x20, x20, w0, sxtw #4
  925490:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  925494:	91120000 	add	x0, x0, #0x480
  925498:	8b000294 	add	x20, x20, x0
  92549c:	aa1403e0 	mov	x0, x20
  9254a0:	9400091b 	bl	92790c <spin_lock>
  9254a4:	2a1303e0 	mov	w0, w19
  9254a8:	940008db 	bl	927814 <_cpu_data_by_index>
  9254ac:	d2800081 	mov	x1, #0x4                   	// #4
  9254b0:	91006000 	add	x0, x0, #0x18
  9254b4:	940009f9 	bl	927c98 <flush_dcache_range>
  9254b8:	2a1303e0 	mov	w0, w19
  9254bc:	940008d6 	bl	927814 <_cpu_data_by_index>
  9254c0:	b9401800 	ldr	w0, [x0, #24]
  9254c4:	34000780 	cbz	w0, 9255b4 <psci_cpu_on_start+0x150>
  9254c8:	7100081f 	cmp	w0, #0x2
  9254cc:	54000780 	b.eq	9255bc <psci_cpu_on_start+0x158>  // b.none
  9254d0:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9254d4:	f9428400 	ldr	x0, [x0, #1288]
  9254d8:	b40000a0 	cbz	x0, 9254ec <psci_cpu_on_start+0x88>
  9254dc:	f9400001 	ldr	x1, [x0]
  9254e0:	b4000061 	cbz	x1, 9254ec <psci_cpu_on_start+0x88>
  9254e4:	aa1503e0 	mov	x0, x21
  9254e8:	d63f0020 	blr	x1
  9254ec:	52800056 	mov	w22, #0x2                   	// #2
  9254f0:	2a1303e0 	mov	w0, w19
  9254f4:	940008c8 	bl	927814 <_cpu_data_by_index>
  9254f8:	b9001816 	str	w22, [x0, #24]
  9254fc:	2a1303e0 	mov	w0, w19
  925500:	940008c5 	bl	927814 <_cpu_data_by_index>
  925504:	91006000 	add	x0, x0, #0x18
  925508:	d2800081 	mov	x1, #0x4                   	// #4
  92550c:	940009e3 	bl	927c98 <flush_dcache_range>
  925510:	2a1303e0 	mov	w0, w19
  925514:	940008c0 	bl	927814 <_cpu_data_by_index>
  925518:	b9401800 	ldr	w0, [x0, #24]
  92551c:	6b16001f 	cmp	w0, w22
  925520:	54000120 	b.eq	925544 <psci_cpu_on_start+0xe0>  // b.none
  925524:	2a1303e0 	mov	w0, w19
  925528:	940008bb 	bl	927814 <_cpu_data_by_index>
  92552c:	b9001816 	str	w22, [x0, #24]
  925530:	2a1303e0 	mov	w0, w19
  925534:	940008b8 	bl	927814 <_cpu_data_by_index>
  925538:	91006000 	add	x0, x0, #0x18
  92553c:	d2800081 	mov	x1, #0x4                   	// #4
  925540:	940009d6 	bl	927c98 <flush_dcache_range>
  925544:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  925548:	f9428000 	ldr	x0, [x0, #1280]
  92554c:	f9400401 	ldr	x1, [x0, #8]
  925550:	aa1503e0 	mov	x0, x21
  925554:	d63f0020 	blr	x1
  925558:	2a0003f5 	mov	w21, w0
  92555c:	35000180 	cbnz	w0, 92558c <psci_cpu_on_start+0x128>
  925560:	aa1703e1 	mov	x1, x23
  925564:	2a1303e0 	mov	w0, w19
  925568:	97fffed8 	bl	9250c8 <cm_init_context_by_index>
  92556c:	aa1403e0 	mov	x0, x20
  925570:	940008ef 	bl	92792c <spin_unlock>
  925574:	2a1503e0 	mov	w0, w21
  925578:	f9401bf7 	ldr	x23, [sp, #48]
  92557c:	a94153f3 	ldp	x19, x20, [sp, #16]
  925580:	a9425bf5 	ldp	x21, x22, [sp, #32]
  925584:	a8c47bfd 	ldp	x29, x30, [sp], #64
  925588:	d65f03c0 	ret
  92558c:	2a1303e0 	mov	w0, w19
  925590:	940008a1 	bl	927814 <_cpu_data_by_index>
  925594:	52800021 	mov	w1, #0x1                   	// #1
  925598:	b9001801 	str	w1, [x0, #24]
  92559c:	2a1303e0 	mov	w0, w19
  9255a0:	9400089d 	bl	927814 <_cpu_data_by_index>
  9255a4:	91006000 	add	x0, x0, #0x18
  9255a8:	d2800081 	mov	x1, #0x4                   	// #4
  9255ac:	940009bb 	bl	927c98 <flush_dcache_range>
  9255b0:	17ffffef 	b	92556c <psci_cpu_on_start+0x108>
  9255b4:	12800075 	mov	w21, #0xfffffffc            	// #-4
  9255b8:	17ffffed 	b	92556c <psci_cpu_on_start+0x108>
  9255bc:	12800095 	mov	w21, #0xfffffffb            	// #-5
  9255c0:	17ffffeb 	b	92556c <psci_cpu_on_start+0x108>

00000000009255c4 <psci_cpu_on_finish>:
  9255c4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9255c8:	910003fd 	mov	x29, sp
  9255cc:	a9025bf5 	stp	x21, x22, [sp, #32]
  9255d0:	2a0003f5 	mov	w21, w0
  9255d4:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9255d8:	a90153f3 	stp	x19, x20, [sp, #16]
  9255dc:	d2800194 	mov	x20, #0xc                   	// #12
  9255e0:	f0000053 	adrp	x19, 930000 <psci_ns_context+0x620>
  9255e4:	f9428000 	ldr	x0, [x0, #1280]
  9255e8:	8b35d294 	add	x20, x20, w21, sxtw #4
  9255ec:	f9401402 	ldr	x2, [x0, #40]
  9255f0:	aa0103e0 	mov	x0, x1
  9255f4:	d63f0040 	blr	x2
  9255f8:	940008de 	bl	927970 <psci_do_pwrup_cache_maintenance>
  9255fc:	940003ba 	bl	9264e4 <psci_arch_setup>
  925600:	91120260 	add	x0, x19, #0x480
  925604:	8b000294 	add	x20, x20, x0
  925608:	aa1403e0 	mov	x0, x20
  92560c:	940008c0 	bl	92790c <spin_lock>
  925610:	aa1403e0 	mov	x0, x20
  925614:	940008c6 	bl	92792c <spin_unlock>
  925618:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  92561c:	f9428400 	ldr	x0, [x0, #1288]
  925620:	b40000a0 	cbz	x0, 925634 <psci_cpu_on_finish+0x70>
  925624:	f9400c01 	ldr	x1, [x0, #24]
  925628:	b4000061 	cbz	x1, 925634 <psci_cpu_on_finish+0x70>
  92562c:	d2800000 	mov	x0, #0x0                   	// #0
  925630:	d63f0020 	blr	x1
  925634:	f0000014 	adrp	x20, 928000 <unsigned_num_print+0x1c>
  925638:	f0000016 	adrp	x22, 928000 <unsigned_num_print+0x1c>
  92563c:	912c0294 	add	x20, x20, #0xb00
  925640:	912c02d6 	add	x22, x22, #0xb00
  925644:	eb16029f 	cmp	x20, x22
  925648:	54000183 	b.cc	925678 <psci_cpu_on_finish+0xb4>  // b.lo, b.ul, b.last
  92564c:	d53800a1 	mrs	x1, mpidr_el1
  925650:	91120273 	add	x19, x19, #0x480
  925654:	937c7eb5 	sbfiz	x21, x21, #4, #32
  925658:	92409c21 	and	x1, x1, #0xffffffffff
  92565c:	52800020 	mov	w0, #0x1                   	// #1
  925660:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
  925664:	f8356a61 	str	x1, [x19, x21]
  925668:	a94153f3 	ldp	x19, x20, [sp, #16]
  92566c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  925670:	a8c37bfd 	ldp	x29, x30, [sp], #48
  925674:	17ffff0a 	b	92529c <cm_prepare_el3_exit>
  925678:	f8408681 	ldr	x1, [x20], #8
  92567c:	d2800000 	mov	x0, #0x0                   	// #0
  925680:	d63f0020 	blr	x1
  925684:	17fffff0 	b	925644 <psci_cpu_on_finish+0x80>

0000000000925688 <psci_cpu_suspend_start>:
  925688:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
  92568c:	910003fd 	mov	x29, sp
  925690:	a90153f3 	stp	x19, x20, [sp, #16]
  925694:	2a0103f3 	mov	w19, w1
  925698:	a9025bf5 	stp	x21, x22, [sp, #32]
  92569c:	aa0203f4 	mov	x20, x2
  9256a0:	a90363f7 	stp	x23, x24, [sp, #48]
  9256a4:	2a0303f7 	mov	w23, w3
  9256a8:	a9046bf9 	stp	x25, x26, [sp, #64]
  9256ac:	aa0003f9 	mov	x25, x0
  9256b0:	94000779 	bl	927494 <plat_my_core_pos>
  9256b4:	2a0003e1 	mov	w1, w0
  9256b8:	2a0003f6 	mov	w22, w0
  9256bc:	2a1303e0 	mov	w0, w19
  9256c0:	9400018e 	bl	925cf8 <psci_acquire_pwr_domain_locks>
  9256c4:	d538c100 	mrs	x0, isr_el1
  9256c8:	b5000740 	cbnz	x0, 9257b0 <psci_cpu_suspend_start+0x128>
  9256cc:	aa1403e1 	mov	x1, x20
  9256d0:	2a1303e0 	mov	w0, w19
  9256d4:	9400010e 	bl	925b0c <psci_do_state_coordination>
  9256d8:	34000437 	cbz	w23, 92575c <psci_cpu_suspend_start+0xd4>
  9256dc:	aa1403e0 	mov	x0, x20
  9256e0:	f0000015 	adrp	x21, 928000 <unsigned_num_print+0x1c>
  9256e4:	94000165 	bl	925c78 <psci_find_max_off_lvl>
  9256e8:	f000001a 	adrp	x26, 928000 <unsigned_num_print+0x1c>
  9256ec:	2a0003f8 	mov	w24, w0
  9256f0:	912c02b5 	add	x21, x21, #0xb00
  9256f4:	912c035a 	add	x26, x26, #0xb00
  9256f8:	eb1a02bf 	cmp	x21, x26
  9256fc:	54000523 	b.cc	9257a0 <psci_cpu_suspend_start+0x118>  // b.lo, b.ul, b.last
  925700:	d53ed040 	mrs	x0, tpidr_el3
  925704:	b9001c13 	str	w19, [x0, #28]
  925708:	d53ed040 	mrs	x0, tpidr_el3
  92570c:	d2800081 	mov	x1, #0x4                   	// #4
  925710:	91007000 	add	x0, x0, #0x1c
  925714:	94000961 	bl	927c98 <flush_dcache_range>
  925718:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  92571c:	f9428400 	ldr	x0, [x0, #1288]
  925720:	b40000a0 	cbz	x0, 925734 <psci_cpu_suspend_start+0xac>
  925724:	f9400801 	ldr	x1, [x0, #16]
  925728:	b4000061 	cbz	x1, 925734 <psci_cpu_suspend_start+0xac>
  92572c:	2a1803e0 	mov	w0, w24
  925730:	d63f0020 	blr	x1
  925734:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  925738:	f9428000 	ldr	x0, [x0, #1280]
  92573c:	f9400c01 	ldr	x1, [x0, #24]
  925740:	b4000061 	cbz	x1, 92574c <psci_cpu_suspend_start+0xc4>
  925744:	aa1403e0 	mov	x0, x20
  925748:	d63f0020 	blr	x1
  92574c:	aa1903e0 	mov	x0, x25
  925750:	97fffe69 	bl	9250f4 <cm_init_my_context>
  925754:	2a1803e0 	mov	w0, w24
  925758:	9400022b 	bl	926004 <psci_do_pwrdown_sequence>
  92575c:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  925760:	52800015 	mov	w21, #0x0                   	// #0
  925764:	f9428000 	ldr	x0, [x0, #1280]
  925768:	f9401001 	ldr	x1, [x0, #32]
  92576c:	aa1403e0 	mov	x0, x20
  925770:	d63f0020 	blr	x1
  925774:	2a1603e1 	mov	w1, w22
  925778:	2a1303e0 	mov	w0, w19
  92577c:	9400017d 	bl	925d70 <psci_release_pwr_domain_locks>
  925780:	350003f5 	cbnz	w21, 9257fc <psci_cpu_suspend_start+0x174>
  925784:	f0000055 	adrp	x21, 930000 <psci_ns_context+0x620>
  925788:	340001b7 	cbz	w23, 9257bc <psci_cpu_suspend_start+0x134>
  92578c:	f94282a0 	ldr	x0, [x21, #1280]
  925790:	f9401c01 	ldr	x1, [x0, #56]
  925794:	b4000121 	cbz	x1, 9257b8 <psci_cpu_suspend_start+0x130>
  925798:	aa1403e0 	mov	x0, x20
  92579c:	d63f0020 	blr	x1
  9257a0:	f84086a1 	ldr	x1, [x21], #8
  9257a4:	d2800000 	mov	x0, #0x0                   	// #0
  9257a8:	d63f0020 	blr	x1
  9257ac:	17ffffd3 	b	9256f8 <psci_cpu_suspend_start+0x70>
  9257b0:	52800035 	mov	w21, #0x1                   	// #1
  9257b4:	17fffff0 	b	925774 <psci_cpu_suspend_start+0xec>
  9257b8:	9400087b 	bl	9279a4 <psci_power_down_wfi>
  9257bc:	d503207f 	wfi
  9257c0:	2a1603e1 	mov	w1, w22
  9257c4:	2a1303e0 	mov	w0, w19
  9257c8:	9400014c 	bl	925cf8 <psci_acquire_pwr_domain_locks>
  9257cc:	910163a1 	add	x1, x29, #0x58
  9257d0:	2a1303e0 	mov	w0, w19
  9257d4:	94000068 	bl	925974 <psci_get_target_local_pwr_states>
  9257d8:	f94282a0 	ldr	x0, [x21, #1280]
  9257dc:	f9401801 	ldr	x1, [x0, #48]
  9257e0:	910163a0 	add	x0, x29, #0x58
  9257e4:	d63f0020 	blr	x1
  9257e8:	2a1303e0 	mov	w0, w19
  9257ec:	940000a0 	bl	925a6c <psci_set_pwr_domains_to_run>
  9257f0:	2a1603e1 	mov	w1, w22
  9257f4:	2a1303e0 	mov	w0, w19
  9257f8:	9400015e 	bl	925d70 <psci_release_pwr_domain_locks>
  9257fc:	a94153f3 	ldp	x19, x20, [sp, #16]
  925800:	a9425bf5 	ldp	x21, x22, [sp, #32]
  925804:	a94363f7 	ldp	x23, x24, [sp, #48]
  925808:	a9446bf9 	ldp	x25, x26, [sp, #64]
  92580c:	a8c67bfd 	ldp	x29, x30, [sp], #96
  925810:	d65f03c0 	ret

0000000000925814 <psci_cpu_suspend_finish>:
  925814:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  925818:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  92581c:	910003fd 	mov	x29, sp
  925820:	f9428000 	ldr	x0, [x0, #1280]
  925824:	a90153f3 	stp	x19, x20, [sp, #16]
  925828:	aa0103f4 	mov	x20, x1
  92582c:	f9401801 	ldr	x1, [x0, #48]
  925830:	aa1403e0 	mov	x0, x20
  925834:	d63f0020 	blr	x1
  925838:	9400084e 	bl	927970 <psci_do_pwrup_cache_maintenance>
  92583c:	97ffeb79 	bl	920620 <plat_get_syscnt_freq2>
  925840:	2a0003e0 	mov	w0, w0
  925844:	d51be000 	msr	cntfrq_el0, x0
  925848:	f0000053 	adrp	x19, 930000 <psci_ns_context+0x620>
  92584c:	f9428660 	ldr	x0, [x19, #1288]
  925850:	b4000120 	cbz	x0, 925874 <psci_cpu_suspend_finish+0x60>
  925854:	f9401000 	ldr	x0, [x0, #32]
  925858:	b40000e0 	cbz	x0, 925874 <psci_cpu_suspend_finish+0x60>
  92585c:	aa1403e0 	mov	x0, x20
  925860:	94000106 	bl	925c78 <psci_find_max_off_lvl>
  925864:	f9428661 	ldr	x1, [x19, #1288]
  925868:	2a0003e0 	mov	w0, w0
  92586c:	f9401021 	ldr	x1, [x1, #32]
  925870:	d63f0020 	blr	x1
  925874:	d53ed040 	mrs	x0, tpidr_el3
  925878:	f0000013 	adrp	x19, 928000 <unsigned_num_print+0x1c>
  92587c:	f0000014 	adrp	x20, 928000 <unsigned_num_print+0x1c>
  925880:	912c0273 	add	x19, x19, #0xb00
  925884:	912c0294 	add	x20, x20, #0xb00
  925888:	52800061 	mov	w1, #0x3                   	// #3
  92588c:	b9001c01 	str	w1, [x0, #28]
  925890:	eb14027f 	cmp	x19, x20
  925894:	540000a3 	b.cc	9258a8 <psci_cpu_suspend_finish+0x94>  // b.lo, b.ul, b.last
  925898:	a94153f3 	ldp	x19, x20, [sp, #16]
  92589c:	52800020 	mov	w0, #0x1                   	// #1
  9258a0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9258a4:	17fffe7e 	b	92529c <cm_prepare_el3_exit>
  9258a8:	f8408661 	ldr	x1, [x19], #8
  9258ac:	d2800000 	mov	x0, #0x0                   	// #0
  9258b0:	d63f0020 	blr	x1
  9258b4:	17fffff7 	b	925890 <psci_cpu_suspend_finish+0x7c>

00000000009258b8 <psci_validate_power_state>:
  9258b8:	52bf9fc2 	mov	w2, #0xfcfe0000            	// #-50462720
  9258bc:	6a02001f 	tst	w0, w2
  9258c0:	540000a1 	b.ne	9258d4 <psci_validate_power_state+0x1c>  // b.any
  9258c4:	f0000042 	adrp	x2, 930000 <psci_ns_context+0x620>
  9258c8:	f9428042 	ldr	x2, [x2, #1280]
  9258cc:	f9402842 	ldr	x2, [x2, #80]
  9258d0:	d61f0040 	br	x2
  9258d4:	12800020 	mov	w0, #0xfffffffe            	// #-2
  9258d8:	d65f03c0 	ret

00000000009258dc <psci_query_sys_suspend_pwrstate>:
  9258dc:	f0000041 	adrp	x1, 930000 <psci_ns_context+0x620>
  9258e0:	f9428021 	ldr	x1, [x1, #1280]
  9258e4:	f9403021 	ldr	x1, [x1, #96]
  9258e8:	d61f0020 	br	x1

00000000009258ec <psci_is_last_on_cpu>:
  9258ec:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9258f0:	910003fd 	mov	x29, sp
  9258f4:	a90153f3 	stp	x19, x20, [sp, #16]
  9258f8:	940006e7 	bl	927494 <plat_my_core_pos>
  9258fc:	2a0003f4 	mov	w20, w0
  925900:	52800013 	mov	w19, #0x0                   	// #0
  925904:	6b13029f 	cmp	w20, w19
  925908:	54000101 	b.ne	925928 <psci_is_last_on_cpu+0x3c>  // b.any
  92590c:	11000673 	add	w19, w19, #0x1
  925910:	7100127f 	cmp	w19, #0x4
  925914:	54ffff81 	b.ne	925904 <psci_is_last_on_cpu+0x18>  // b.any
  925918:	52800020 	mov	w0, #0x1                   	// #1
  92591c:	a94153f3 	ldp	x19, x20, [sp, #16]
  925920:	a8c27bfd 	ldp	x29, x30, [sp], #32
  925924:	d65f03c0 	ret
  925928:	2a1303e0 	mov	w0, w19
  92592c:	940007ba 	bl	927814 <_cpu_data_by_index>
  925930:	b9401800 	ldr	w0, [x0, #24]
  925934:	7100041f 	cmp	w0, #0x1
  925938:	54fffea0 	b.eq	92590c <psci_is_last_on_cpu+0x20>  // b.none
  92593c:	52800000 	mov	w0, #0x0                   	// #0
  925940:	17fffff7 	b	92591c <psci_is_last_on_cpu+0x30>

0000000000925944 <psci_init_req_local_pwr_states>:
  925944:	d0000042 	adrp	x2, 92f000 <imx_gicv3_ctx+0x21d0>
  925948:	91274041 	add	x1, x2, #0x9d0
  92594c:	52800080 	mov	w0, #0x4                   	// #4
  925950:	39274040 	strb	w0, [x2, #2512]
  925954:	39000420 	strb	w0, [x1, #1]
  925958:	39000820 	strb	w0, [x1, #2]
  92595c:	39000c20 	strb	w0, [x1, #3]
  925960:	39001020 	strb	w0, [x1, #4]
  925964:	39001420 	strb	w0, [x1, #5]
  925968:	39001820 	strb	w0, [x1, #6]
  92596c:	39001c20 	strb	w0, [x1, #7]
  925970:	d65f03c0 	ret

0000000000925974 <psci_get_target_local_pwr_states>:
  925974:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  925978:	910003fd 	mov	x29, sp
  92597c:	a90153f3 	stp	x19, x20, [sp, #16]
  925980:	a9025bf5 	stp	x21, x22, [sp, #32]
  925984:	aa0103f5 	mov	x21, x1
  925988:	a90363f7 	stp	x23, x24, [sp, #48]
  92598c:	2a0003f7 	mov	w23, w0
  925990:	d53ed040 	mrs	x0, tpidr_el3
  925994:	39408000 	ldrb	w0, [x0, #32]
  925998:	f0000056 	adrp	x22, 930000 <psci_ns_context+0x620>
  92599c:	39000020 	strb	w0, [x1]
  9259a0:	911302d6 	add	x22, x22, #0x4c0
  9259a4:	52800034 	mov	w20, #0x1                   	// #1
  9259a8:	940006bb 	bl	927494 <plat_my_core_pos>
  9259ac:	d37c7c01 	ubfiz	x1, x0, #4, #32
  9259b0:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9259b4:	91120000 	add	x0, x0, #0x480
  9259b8:	8b010000 	add	x0, x0, x1
  9259bc:	b9400813 	ldr	w19, [x0, #8]
  9259c0:	6b17029f 	cmp	w20, w23
  9259c4:	54000169 	b.ls	9259f0 <psci_get_target_local_pwr_states+0x7c>  // b.plast
  9259c8:	8b3442b5 	add	x21, x21, w20, uxtw
  9259cc:	d2800000 	mov	x0, #0x0                   	// #0
  9259d0:	0b000281 	add	w1, w20, w0
  9259d4:	7100083f 	cmp	w1, #0x2
  9259d8:	54000229 	b.ls	925a1c <psci_get_target_local_pwr_states+0xa8>  // b.plast
  9259dc:	a94153f3 	ldp	x19, x20, [sp, #16]
  9259e0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9259e4:	a94363f7 	ldp	x23, x24, [sp, #48]
  9259e8:	a8c47bfd 	ldp	x29, x30, [sp], #64
  9259ec:	d65f03c0 	ret
  9259f0:	d37c7e73 	ubfiz	x19, x19, #4, #32
  9259f4:	2a1403f8 	mov	w24, w20
  9259f8:	8b160273 	add	x19, x19, x22
  9259fc:	d2800201 	mov	x1, #0x10                  	// #16
  925a00:	aa1303e0 	mov	x0, x19
  925a04:	940008a5 	bl	927c98 <flush_dcache_range>
  925a08:	11000694 	add	w20, w20, #0x1
  925a0c:	39403260 	ldrb	w0, [x19, #12]
  925a10:	38386aa0 	strb	w0, [x21, x24]
  925a14:	b9400a73 	ldr	w19, [x19, #8]
  925a18:	17ffffea 	b	9259c0 <psci_get_target_local_pwr_states+0x4c>
  925a1c:	38206abf 	strb	wzr, [x21, x0]
  925a20:	91000400 	add	x0, x0, #0x1
  925a24:	17ffffeb 	b	9259d0 <psci_get_target_local_pwr_states+0x5c>

0000000000925a28 <psci_get_parent_pwr_domain_nodes>:
  925a28:	f0000043 	adrp	x3, 930000 <psci_ns_context+0x620>
  925a2c:	91120063 	add	x3, x3, #0x480
  925a30:	8b20d060 	add	x0, x3, w0, sxtw #4
  925a34:	f0000044 	adrp	x4, 930000 <psci_ns_context+0x620>
  925a38:	91130084 	add	x4, x4, #0x4c0
  925a3c:	d2800003 	mov	x3, #0x0                   	// #0
  925a40:	b9400800 	ldr	w0, [x0, #8]
  925a44:	11000465 	add	w5, w3, #0x1
  925a48:	6b05003f 	cmp	w1, w5
  925a4c:	54000042 	b.cs	925a54 <psci_get_parent_pwr_domain_nodes+0x2c>  // b.hs, b.nlast
  925a50:	d65f03c0 	ret
  925a54:	b8237840 	str	w0, [x2, x3, lsl #2]
  925a58:	d37c7c00 	ubfiz	x0, x0, #4, #32
  925a5c:	8b000080 	add	x0, x4, x0
  925a60:	91000463 	add	x3, x3, #0x1
  925a64:	b9400800 	ldr	w0, [x0, #8]
  925a68:	17fffff7 	b	925a44 <psci_get_parent_pwr_domain_nodes+0x1c>

0000000000925a6c <psci_set_pwr_domains_to_run>:
  925a6c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  925a70:	910003fd 	mov	x29, sp
  925a74:	a90153f3 	stp	x19, x20, [sp, #16]
  925a78:	d0000054 	adrp	x20, 92f000 <imx_gicv3_ctx+0x21d0>
  925a7c:	a9025bf5 	stp	x21, x22, [sp, #32]
  925a80:	2a0003f5 	mov	w21, w0
  925a84:	94000684 	bl	927494 <plat_my_core_pos>
  925a88:	2a0003e0 	mov	w0, w0
  925a8c:	f0000041 	adrp	x1, 930000 <psci_ns_context+0x620>
  925a90:	91120021 	add	x1, x1, #0x480
  925a94:	8b001021 	add	x1, x1, x0, lsl #4
  925a98:	91274294 	add	x20, x20, #0x9d0
  925a9c:	8b000296 	add	x22, x20, x0
  925aa0:	8b354a94 	add	x20, x20, w21, uxtw #2
  925aa4:	8b000294 	add	x20, x20, x0
  925aa8:	f0000055 	adrp	x21, 930000 <psci_ns_context+0x620>
  925aac:	b9400833 	ldr	w19, [x1, #8]
  925ab0:	911302b5 	add	x21, x21, #0x4c0
  925ab4:	eb1402df 	cmp	x22, x20
  925ab8:	54000181 	b.ne	925ae8 <psci_set_pwr_domains_to_run+0x7c>  // b.any
  925abc:	d53ed040 	mrs	x0, tpidr_el3
  925ac0:	b900181f 	str	wzr, [x0, #24]
  925ac4:	d53ed040 	mrs	x0, tpidr_el3
  925ac8:	3900801f 	strb	wzr, [x0, #32]
  925acc:	d53ed040 	mrs	x0, tpidr_el3
  925ad0:	a94153f3 	ldp	x19, x20, [sp, #16]
  925ad4:	d2800181 	mov	x1, #0xc                   	// #12
  925ad8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  925adc:	91006000 	add	x0, x0, #0x18
  925ae0:	a8c37bfd 	ldp	x29, x30, [sp], #48
  925ae4:	1400086d 	b	927c98 <flush_dcache_range>
  925ae8:	d37c7e73 	ubfiz	x19, x19, #4, #32
  925aec:	d2800201 	mov	x1, #0x10                  	// #16
  925af0:	8b1302b3 	add	x19, x21, x19
  925af4:	aa1303e0 	mov	x0, x19
  925af8:	3900327f 	strb	wzr, [x19, #12]
  925afc:	94000867 	bl	927c98 <flush_dcache_range>
  925b00:	380046df 	strb	wzr, [x22], #4
  925b04:	b9400a73 	ldr	w19, [x19, #8]
  925b08:	17ffffeb 	b	925ab4 <psci_set_pwr_domains_to_run+0x48>

0000000000925b0c <psci_do_state_coordination>:
  925b0c:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
  925b10:	910003fd 	mov	x29, sp
  925b14:	a90153f3 	stp	x19, x20, [sp, #16]
  925b18:	aa0103f4 	mov	x20, x1
  925b1c:	a9025bf5 	stp	x21, x22, [sp, #32]
  925b20:	2a0003f6 	mov	w22, w0
  925b24:	a90363f7 	stp	x23, x24, [sp, #48]
  925b28:	f0000053 	adrp	x19, 930000 <psci_ns_context+0x620>
  925b2c:	a9046bf9 	stp	x25, x26, [sp, #64]
  925b30:	d0000059 	adrp	x25, 92f000 <imx_gicv3_ctx+0x21d0>
  925b34:	a90573fb 	stp	x27, x28, [sp, #80]
  925b38:	94000657 	bl	927494 <plat_my_core_pos>
  925b3c:	2a0003fb 	mov	w27, w0
  925b40:	91120261 	add	x1, x19, #0x480
  925b44:	91274339 	add	x25, x25, #0x9d0
  925b48:	f000005a 	adrp	x26, 930000 <psci_ns_context+0x620>
  925b4c:	8b1b1021 	add	x1, x1, x27, lsl #4
  925b50:	8b1b0323 	add	x3, x25, x27
  925b54:	9113035a 	add	x26, x26, #0x4c0
  925b58:	d2800018 	mov	x24, #0x0                   	// #0
  925b5c:	d2800035 	mov	x21, #0x1                   	// #1
  925b60:	b9400820 	ldr	w0, [x1, #8]
  925b64:	110006b7 	add	w23, w21, #0x1
  925b68:	6b1602bf 	cmp	w21, w22
  925b6c:	54000228 	b.hi	925bb0 <psci_do_state_coordination+0xa4>  // b.pmore
  925b70:	d37c7c00 	ubfiz	x0, x0, #4, #32
  925b74:	38756a81 	ldrb	w1, [x20, x21]
  925b78:	8b00035c 	add	x28, x26, x0
  925b7c:	38386861 	strb	w1, [x3, x24]
  925b80:	f90037a3 	str	x3, [x29, #104]
  925b84:	b8a06b41 	ldrsw	x1, [x26, x0]
  925b88:	2a1503e0 	mov	w0, w21
  925b8c:	b9400782 	ldr	w2, [x28, #4]
  925b90:	8b180021 	add	x1, x1, x24
  925b94:	91001318 	add	x24, x24, #0x4
  925b98:	8b010321 	add	x1, x25, x1
  925b9c:	97ffef90 	bl	9219dc <plat_get_target_pwr_state>
  925ba0:	38356a80 	strb	w0, [x20, x21]
  925ba4:	72001c1f 	tst	w0, #0xff
  925ba8:	f94037a3 	ldr	x3, [x29, #104]
  925bac:	540003e1 	b.ne	925c28 <psci_do_state_coordination+0x11c>  // b.any
  925bb0:	d0000040 	adrp	x0, 92f000 <imx_gicv3_ctx+0x21d0>
  925bb4:	91274000 	add	x0, x0, #0x9d0
  925bb8:	6b1602ff 	cmp	w23, w22
  925bbc:	540003c9 	b.ls	925c34 <psci_do_state_coordination+0x128>  // b.plast
  925bc0:	aa1403f5 	mov	x21, x20
  925bc4:	384016a1 	ldrb	w1, [x21], #1
  925bc8:	d53ed040 	mrs	x0, tpidr_el3
  925bcc:	39008001 	strb	w1, [x0, #32]
  925bd0:	d53ed040 	mrs	x0, tpidr_el3
  925bd4:	91008000 	add	x0, x0, #0x20
  925bd8:	d2800021 	mov	x1, #0x1                   	// #1
  925bdc:	9400082f 	bl	927c98 <flush_dcache_range>
  925be0:	91120273 	add	x19, x19, #0x480
  925be4:	8b364294 	add	x20, x20, w22, uxtw
  925be8:	f0000056 	adrp	x22, 930000 <psci_ns_context+0x620>
  925bec:	9400062a 	bl	927494 <plat_my_core_pos>
  925bf0:	d37c7c00 	ubfiz	x0, x0, #4, #32
  925bf4:	8b000273 	add	x19, x19, x0
  925bf8:	91000694 	add	x20, x20, #0x1
  925bfc:	911302d6 	add	x22, x22, #0x4c0
  925c00:	b9400a73 	ldr	w19, [x19, #8]
  925c04:	eb1402bf 	cmp	x21, x20
  925c08:	54000261 	b.ne	925c54 <psci_do_state_coordination+0x148>  // b.any
  925c0c:	a94153f3 	ldp	x19, x20, [sp, #16]
  925c10:	a9425bf5 	ldp	x21, x22, [sp, #32]
  925c14:	a94363f7 	ldp	x23, x24, [sp, #48]
  925c18:	a9446bf9 	ldp	x25, x26, [sp, #64]
  925c1c:	a94573fb 	ldp	x27, x28, [sp, #80]
  925c20:	a8c77bfd 	ldp	x29, x30, [sp], #112
  925c24:	d65f03c0 	ret
  925c28:	910006b5 	add	x21, x21, #0x1
  925c2c:	b9400b80 	ldr	w0, [x28, #8]
  925c30:	17ffffcd 	b	925b64 <psci_do_state_coordination+0x58>
  925c34:	510006e1 	sub	w1, w23, #0x1
  925c38:	2a1703e2 	mov	w2, w23
  925c3c:	110006f7 	add	w23, w23, #0x1
  925c40:	8b010801 	add	x1, x0, x1, lsl #2
  925c44:	38626a83 	ldrb	w3, [x20, x2]
  925c48:	383b6823 	strb	w3, [x1, x27]
  925c4c:	38226a9f 	strb	wzr, [x20, x2]
  925c50:	17ffffda 	b	925bb8 <psci_do_state_coordination+0xac>
  925c54:	d37c7e73 	ubfiz	x19, x19, #4, #32
  925c58:	384016a0 	ldrb	w0, [x21], #1
  925c5c:	8b1302d3 	add	x19, x22, x19
  925c60:	d2800201 	mov	x1, #0x10                  	// #16
  925c64:	39003260 	strb	w0, [x19, #12]
  925c68:	aa1303e0 	mov	x0, x19
  925c6c:	9400080b 	bl	927c98 <flush_dcache_range>
  925c70:	b9400a73 	ldr	w19, [x19, #8]
  925c74:	17ffffe4 	b	925c04 <psci_do_state_coordination+0xf8>

0000000000925c78 <psci_find_max_off_lvl>:
  925c78:	39400801 	ldrb	w1, [x0, #2]
  925c7c:	51000c21 	sub	w1, w1, #0x3
  925c80:	7100043f 	cmp	w1, #0x1
  925c84:	54000189 	b.ls	925cb4 <psci_find_max_off_lvl+0x3c>  // b.plast
  925c88:	39400401 	ldrb	w1, [x0, #1]
  925c8c:	51000c21 	sub	w1, w1, #0x3
  925c90:	7100043f 	cmp	w1, #0x1
  925c94:	54000149 	b.ls	925cbc <psci_find_max_off_lvl+0x44>  // b.plast
  925c98:	39400001 	ldrb	w1, [x0]
  925c9c:	52800060 	mov	w0, #0x3                   	// #3
  925ca0:	51000c21 	sub	w1, w1, #0x3
  925ca4:	7100043f 	cmp	w1, #0x1
  925ca8:	54000048 	b.hi	925cb0 <psci_find_max_off_lvl+0x38>  // b.pmore
  925cac:	52800000 	mov	w0, #0x0                   	// #0
  925cb0:	d65f03c0 	ret
  925cb4:	52800040 	mov	w0, #0x2                   	// #2
  925cb8:	17fffffe 	b	925cb0 <psci_find_max_off_lvl+0x38>
  925cbc:	52800020 	mov	w0, #0x1                   	// #1
  925cc0:	17fffffc 	b	925cb0 <psci_find_max_off_lvl+0x38>

0000000000925cc4 <psci_find_target_suspend_lvl>:
  925cc4:	39400801 	ldrb	w1, [x0, #2]
  925cc8:	35000101 	cbnz	w1, 925ce8 <psci_find_target_suspend_lvl+0x24>
  925ccc:	39400401 	ldrb	w1, [x0, #1]
  925cd0:	35000101 	cbnz	w1, 925cf0 <psci_find_target_suspend_lvl+0x2c>
  925cd4:	39400001 	ldrb	w1, [x0]
  925cd8:	52800060 	mov	w0, #0x3                   	// #3
  925cdc:	34000041 	cbz	w1, 925ce4 <psci_find_target_suspend_lvl+0x20>
  925ce0:	52800000 	mov	w0, #0x0                   	// #0
  925ce4:	d65f03c0 	ret
  925ce8:	52800040 	mov	w0, #0x2                   	// #2
  925cec:	17fffffe 	b	925ce4 <psci_find_target_suspend_lvl+0x20>
  925cf0:	52800020 	mov	w0, #0x1                   	// #1
  925cf4:	17fffffc 	b	925ce4 <psci_find_target_suspend_lvl+0x20>

0000000000925cf8 <psci_acquire_pwr_domain_locks>:
  925cf8:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  925cfc:	910003fd 	mov	x29, sp
  925d00:	f9001bf7 	str	x23, [sp, #48]
  925d04:	2a0003f7 	mov	w23, w0
  925d08:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  925d0c:	91120000 	add	x0, x0, #0x480
  925d10:	8b21d001 	add	x1, x0, w1, sxtw #4
  925d14:	a90153f3 	stp	x19, x20, [sp, #16]
  925d18:	a9025bf5 	stp	x21, x22, [sp, #32]
  925d1c:	f0000055 	adrp	x21, 930000 <psci_ns_context+0x620>
  925d20:	f0000056 	adrp	x22, 930000 <psci_ns_context+0x620>
  925d24:	913a02b5 	add	x21, x21, #0xe80
  925d28:	b9400833 	ldr	w19, [x1, #8]
  925d2c:	911302d6 	add	x22, x22, #0x4c0
  925d30:	52800034 	mov	w20, #0x1                   	// #1
  925d34:	6b17029f 	cmp	w20, w23
  925d38:	540000c9 	b.ls	925d50 <psci_acquire_pwr_domain_locks+0x58>  // b.plast
  925d3c:	a94153f3 	ldp	x19, x20, [sp, #16]
  925d40:	a9425bf5 	ldp	x21, x22, [sp, #32]
  925d44:	f9401bf7 	ldr	x23, [sp, #48]
  925d48:	a8c47bfd 	ldp	x29, x30, [sp], #64
  925d4c:	d65f03c0 	ret
  925d50:	d37c7e73 	ubfiz	x19, x19, #4, #32
  925d54:	11000694 	add	w20, w20, #0x1
  925d58:	8b160273 	add	x19, x19, x22
  925d5c:	39403a60 	ldrb	w0, [x19, #14]
  925d60:	8b0006a0 	add	x0, x21, x0, lsl #1
  925d64:	94000327 	bl	926a00 <bakery_lock_get>
  925d68:	b9400a73 	ldr	w19, [x19, #8]
  925d6c:	17fffff2 	b	925d34 <psci_acquire_pwr_domain_locks+0x3c>

0000000000925d70 <psci_release_pwr_domain_locks>:
  925d70:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  925d74:	910003fd 	mov	x29, sp
  925d78:	a90153f3 	stp	x19, x20, [sp, #16]
  925d7c:	910103b4 	add	x20, x29, #0x40
  925d80:	a9025bf5 	stp	x21, x22, [sp, #32]
  925d84:	f0000055 	adrp	x21, 930000 <psci_ns_context+0x620>
  925d88:	f0000056 	adrp	x22, 930000 <psci_ns_context+0x620>
  925d8c:	913a02b5 	add	x21, x21, #0xe80
  925d90:	911302d6 	add	x22, x22, #0x4c0
  925d94:	f81f8e9f 	str	xzr, [x20, #-8]!
  925d98:	2a0003f3 	mov	w19, w0
  925d9c:	2a0103e0 	mov	w0, w1
  925da0:	aa1403e2 	mov	x2, x20
  925da4:	2a1303e1 	mov	w1, w19
  925da8:	97ffff20 	bl	925a28 <psci_get_parent_pwr_domain_nodes>
  925dac:	350000b3 	cbnz	w19, 925dc0 <psci_release_pwr_domain_locks+0x50>
  925db0:	a94153f3 	ldp	x19, x20, [sp, #16]
  925db4:	a9425bf5 	ldp	x21, x22, [sp, #32]
  925db8:	a8c47bfd 	ldp	x29, x30, [sp], #64
  925dbc:	d65f03c0 	ret
  925dc0:	51000673 	sub	w19, w19, #0x1
  925dc4:	b8735a80 	ldr	w0, [x20, w19, uxtw #2]
  925dc8:	8b0012c0 	add	x0, x22, x0, lsl #4
  925dcc:	39403800 	ldrb	w0, [x0, #14]
  925dd0:	8b0006a0 	add	x0, x21, x0, lsl #1
  925dd4:	94000352 	bl	926b1c <bakery_lock_release>
  925dd8:	17fffff5 	b	925dac <psci_release_pwr_domain_locks+0x3c>

0000000000925ddc <psci_validate_mpidr>:
  925ddc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  925de0:	910003fd 	mov	x29, sp
  925de4:	97ffeef0 	bl	9219a4 <plat_core_pos_by_mpidr>
  925de8:	7100001f 	cmp	w0, #0x0
  925dec:	a8c17bfd 	ldp	x29, x30, [sp], #16
  925df0:	12800020 	mov	w0, #0xfffffffe            	// #-2
  925df4:	1a9fb000 	csel	w0, w0, wzr, lt  // lt = tstop
  925df8:	d65f03c0 	ret

0000000000925dfc <psci_validate_entry_point>:
  925dfc:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  925e00:	910003fd 	mov	x29, sp
  925e04:	a90153f3 	stp	x19, x20, [sp, #16]
  925e08:	aa0003f4 	mov	x20, x0
  925e0c:	f0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  925e10:	aa0103f3 	mov	x19, x1
  925e14:	a9025bf5 	stp	x21, x22, [sp, #32]
  925e18:	f9428000 	ldr	x0, [x0, #1280]
  925e1c:	a90363f7 	stp	x23, x24, [sp, #48]
  925e20:	f9402c01 	ldr	x1, [x0, #88]
  925e24:	f90023f9 	str	x25, [sp, #64]
  925e28:	aa0203f9 	mov	x25, x2
  925e2c:	b5000381 	cbnz	x1, 925e9c <psci_validate_entry_point+0xa0>
  925e30:	d53e1117 	mrs	x23, scr_el3
  925e34:	d5381000 	mrs	x0, sctlr_el1
  925e38:	927802f8 	and	x24, x23, #0x100
  925e3c:	37400457 	tbnz	w23, #8, 925ec4 <psci_validate_entry_point+0xc8>
  925e40:	92670001 	and	x1, x0, #0x2000000
  925e44:	53196415 	ubfx	w21, w0, #25, #1
  925e48:	f100003f 	cmp	x1, #0x0
  925e4c:	52802021 	mov	w1, #0x101                 	// #257
  925e50:	72a00b01 	movk	w1, #0x58, lsl #16
  925e54:	d2800076 	mov	x22, #0x3                   	// #3
  925e58:	f9000693 	str	x19, [x20, #8]
  925e5c:	9a9f16c0 	csinc	x0, x22, xzr, ne  // ne = any
  925e60:	29000281 	stp	w1, w0, [x20]
  925e64:	d2800801 	mov	x1, #0x40                  	// #64
  925e68:	91006280 	add	x0, x20, #0x18
  925e6c:	940007f9 	bl	927e50 <zeromem>
  925e70:	f9000e99 	str	x25, [x20, #24]
  925e74:	365002d7 	tbz	w23, #10, 925ecc <psci_validate_entry_point+0xd0>
  925e78:	37000193 	tbnz	w19, #0, 925ea8 <psci_validate_entry_point+0xac>
  925e7c:	f100031f 	cmp	x24, #0x0
  925e80:	52807821 	mov	w1, #0x3c1                 	// #961
  925e84:	1a9f07e0 	cset	w0, ne  // ne = any
  925e88:	11000400 	add	w0, w0, #0x1
  925e8c:	2a000820 	orr	w0, w1, w0, lsl #2
  925e90:	b9001280 	str	w0, [x20, #16]
  925e94:	52800000 	mov	w0, #0x0                   	// #0
  925e98:	14000005 	b	925eac <psci_validate_entry_point+0xb0>
  925e9c:	aa1303e0 	mov	x0, x19
  925ea0:	d63f0020 	blr	x1
  925ea4:	34fffc60 	cbz	w0, 925e30 <psci_validate_entry_point+0x34>
  925ea8:	12800100 	mov	w0, #0xfffffff7            	// #-9
  925eac:	a94153f3 	ldp	x19, x20, [sp, #16]
  925eb0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  925eb4:	a94363f7 	ldp	x23, x24, [sp, #48]
  925eb8:	f94023f9 	ldr	x25, [sp, #64]
  925ebc:	a8c57bfd 	ldp	x29, x30, [sp], #80
  925ec0:	d65f03c0 	ret
  925ec4:	d53c1000 	mrs	x0, sctlr_el2
  925ec8:	17ffffde 	b	925e40 <psci_validate_entry_point+0x44>
  925ecc:	f100031f 	cmp	x24, #0x0
  925ed0:	52800140 	mov	w0, #0xa                   	// #10
  925ed4:	531b0273 	ubfiz	w19, w19, #5, #1
  925ed8:	1a8002c0 	csel	w0, w22, w0, eq  // eq = none
  925edc:	52803a01 	mov	w1, #0x1d0                 	// #464
  925ee0:	2a152400 	orr	w0, w0, w21, lsl #9
  925ee4:	2a010273 	orr	w19, w19, w1
  925ee8:	2a000273 	orr	w19, w19, w0
  925eec:	b9001293 	str	w19, [x20, #16]
  925ef0:	17ffffe9 	b	925e94 <psci_validate_entry_point+0x98>

0000000000925ef4 <psci_warmboot_entrypoint>:
  925ef4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  925ef8:	910003fd 	mov	x29, sp
  925efc:	a90153f3 	stp	x19, x20, [sp, #16]
  925f00:	94000565 	bl	927494 <plat_my_core_pos>
  925f04:	2a0003f4 	mov	w20, w0
  925f08:	790053bf 	strh	wzr, [x29, #40]
  925f0c:	3900abbf 	strb	wzr, [x29, #42]
  925f10:	d53ed040 	mrs	x0, tpidr_el3
  925f14:	b9401800 	ldr	w0, [x0, #24]
  925f18:	7100041f 	cmp	w0, #0x1
  925f1c:	540000c1 	b.ne	925f34 <psci_warmboot_entrypoint+0x40>  // b.any
  925f20:	f0000000 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  925f24:	9121d400 	add	x0, x0, #0x875
  925f28:	94000514 	bl	927378 <tf_log>
  925f2c:	940005b0 	bl	9275ec <console_flush>
  925f30:	9400074f 	bl	927c6c <do_panic>
  925f34:	d53ed040 	mrs	x0, tpidr_el3
  925f38:	b9401c13 	ldr	w19, [x0, #28]
  925f3c:	52800040 	mov	w0, #0x2                   	// #2
  925f40:	2a1403e1 	mov	w1, w20
  925f44:	71000e7f 	cmp	w19, #0x3
  925f48:	1a801273 	csel	w19, w19, w0, ne  // ne = any
  925f4c:	2a1303e0 	mov	w0, w19
  925f50:	97ffff6a 	bl	925cf8 <psci_acquire_pwr_domain_locks>
  925f54:	9100a3a1 	add	x1, x29, #0x28
  925f58:	2a1303e0 	mov	w0, w19
  925f5c:	97fffe86 	bl	925974 <psci_get_target_local_pwr_states>
  925f60:	d53ed040 	mrs	x0, tpidr_el3
  925f64:	b9401800 	ldr	w0, [x0, #24]
  925f68:	9100a3a1 	add	x1, x29, #0x28
  925f6c:	7100081f 	cmp	w0, #0x2
  925f70:	2a1403e0 	mov	w0, w20
  925f74:	54000141 	b.ne	925f9c <psci_warmboot_entrypoint+0xa8>  // b.any
  925f78:	97fffd93 	bl	9255c4 <psci_cpu_on_finish>
  925f7c:	2a1303e0 	mov	w0, w19
  925f80:	97fffebb 	bl	925a6c <psci_set_pwr_domains_to_run>
  925f84:	2a1403e1 	mov	w1, w20
  925f88:	2a1303e0 	mov	w0, w19
  925f8c:	97ffff79 	bl	925d70 <psci_release_pwr_domain_locks>
  925f90:	a94153f3 	ldp	x19, x20, [sp, #16]
  925f94:	a8c37bfd 	ldp	x29, x30, [sp], #48
  925f98:	d65f03c0 	ret
  925f9c:	97fffe1e 	bl	925814 <psci_cpu_suspend_finish>
  925fa0:	17fffff7 	b	925f7c <psci_warmboot_entrypoint+0x88>

0000000000925fa4 <psci_register_spd_pm_hook>:
  925fa4:	f0000041 	adrp	x1, 930000 <psci_ns_context+0x620>
  925fa8:	f9028420 	str	x0, [x1, #1288]
  925fac:	f9401401 	ldr	x1, [x0, #40]
  925fb0:	b40000a1 	cbz	x1, 925fc4 <psci_register_spd_pm_hook+0x20>
  925fb4:	f0000042 	adrp	x2, 930000 <psci_ns_context+0x620>
  925fb8:	b9451041 	ldr	w1, [x2, #1296]
  925fbc:	321b0021 	orr	w1, w1, #0x20
  925fc0:	b9051041 	str	w1, [x2, #1296]
  925fc4:	f9401800 	ldr	x0, [x0, #48]
  925fc8:	b40000a0 	cbz	x0, 925fdc <psci_register_spd_pm_hook+0x38>
  925fcc:	f0000041 	adrp	x1, 930000 <psci_ns_context+0x620>
  925fd0:	b9451020 	ldr	w0, [x1, #1296]
  925fd4:	321a0400 	orr	w0, w0, #0xc0
  925fd8:	b9051020 	str	w0, [x1, #1296]
  925fdc:	d65f03c0 	ret

0000000000925fe0 <psci_spd_migrate_info>:
  925fe0:	f0000041 	adrp	x1, 930000 <psci_ns_context+0x620>
  925fe4:	f9428421 	ldr	x1, [x1, #1288]
  925fe8:	b4000081 	cbz	x1, 925ff8 <psci_spd_migrate_info+0x18>
  925fec:	f9401821 	ldr	x1, [x1, #48]
  925ff0:	b4000041 	cbz	x1, 925ff8 <psci_spd_migrate_info+0x18>
  925ff4:	d61f0020 	br	x1
  925ff8:	12800000 	mov	w0, #0xffffffff            	// #-1
  925ffc:	d65f03c0 	ret

0000000000926000 <psci_print_power_domain_map>:
  926000:	d65f03c0 	ret

0000000000926004 <psci_do_pwrdown_sequence>:
  926004:	1400064c 	b	927934 <psci_do_pwrdown_cache_maintenance>

0000000000926008 <psci_cpu_on>:
  926008:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
  92600c:	910003fd 	mov	x29, sp
  926010:	a90153f3 	stp	x19, x20, [sp, #16]
  926014:	aa0003f3 	mov	x19, x0
  926018:	f90013f5 	str	x21, [sp, #32]
  92601c:	aa0103f4 	mov	x20, x1
  926020:	aa0203f5 	mov	x21, x2
  926024:	97ffff6e 	bl	925ddc <psci_validate_mpidr>
  926028:	350001a0 	cbnz	w0, 92605c <psci_cpu_on+0x54>
  92602c:	aa1503e2 	mov	x2, x21
  926030:	aa1403e1 	mov	x1, x20
  926034:	9100e3a0 	add	x0, x29, #0x38
  926038:	97ffff71 	bl	925dfc <psci_validate_entry_point>
  92603c:	35000080 	cbnz	w0, 92604c <psci_cpu_on+0x44>
  926040:	9100e3a1 	add	x1, x29, #0x38
  926044:	aa1303e0 	mov	x0, x19
  926048:	97fffd07 	bl	925464 <psci_cpu_on_start>
  92604c:	a94153f3 	ldp	x19, x20, [sp, #16]
  926050:	f94013f5 	ldr	x21, [sp, #32]
  926054:	a8c97bfd 	ldp	x29, x30, [sp], #144
  926058:	d65f03c0 	ret
  92605c:	12800020 	mov	w0, #0xfffffffe            	// #-2
  926060:	17fffffb 	b	92604c <psci_cpu_on+0x44>

0000000000926064 <psci_cpu_suspend>:
  926064:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
  926068:	910003fd 	mov	x29, sp
  92606c:	a90153f3 	stp	x19, x20, [sp, #16]
  926070:	2a0003f3 	mov	w19, w0
  926074:	a9025bf5 	stp	x21, x22, [sp, #32]
  926078:	aa0103f6 	mov	x22, x1
  92607c:	f9001bf7 	str	x23, [sp, #48]
  926080:	910103a1 	add	x1, x29, #0x40
  926084:	790083bf 	strh	wzr, [x29, #64]
  926088:	aa0203f7 	mov	x23, x2
  92608c:	39010bbf 	strb	wzr, [x29, #66]
  926090:	97fffe0a 	bl	9258b8 <psci_validate_power_state>
  926094:	2a0003f4 	mov	w20, w0
  926098:	35000300 	cbnz	w0, 9260f8 <psci_cpu_suspend+0x94>
  92609c:	910103a0 	add	x0, x29, #0x40
  9260a0:	d3504273 	ubfx	x19, x19, #16, #1
  9260a4:	97ffff08 	bl	925cc4 <psci_find_target_suspend_lvl>
  9260a8:	2a0003f5 	mov	w21, w0
  9260ac:	71000c1f 	cmp	w0, #0x3
  9260b0:	540000c1 	b.ne	9260c8 <psci_cpu_suspend+0x64>  // b.any
  9260b4:	d0000000 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  9260b8:	91231000 	add	x0, x0, #0x8c4
  9260bc:	940004af 	bl	927378 <tf_log>
  9260c0:	9400054b 	bl	9275ec <console_flush>
  9260c4:	940006ea 	bl	927c6c <do_panic>
  9260c8:	2a000260 	orr	w0, w19, w0
  9260cc:	35000220 	cbnz	w0, 926110 <psci_cpu_suspend+0xac>
  9260d0:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9260d4:	f9428000 	ldr	x0, [x0, #1280]
  9260d8:	f9400001 	ldr	x1, [x0]
  9260dc:	b4000361 	cbz	x1, 926148 <psci_cpu_suspend+0xe4>
  9260e0:	394103a0 	ldrb	w0, [x29, #64]
  9260e4:	d53ed042 	mrs	x2, tpidr_el3
  9260e8:	39008040 	strb	w0, [x2, #32]
  9260ec:	d63f0020 	blr	x1
  9260f0:	d53ed040 	mrs	x0, tpidr_el3
  9260f4:	3900801f 	strb	wzr, [x0, #32]
  9260f8:	2a1403e0 	mov	w0, w20
  9260fc:	f9401bf7 	ldr	x23, [sp, #48]
  926100:	a94153f3 	ldp	x19, x20, [sp, #16]
  926104:	a9425bf5 	ldp	x21, x22, [sp, #32]
  926108:	a8ca7bfd 	ldp	x29, x30, [sp], #160
  92610c:	d65f03c0 	ret
  926110:	350000f3 	cbnz	w19, 92612c <psci_cpu_suspend+0xc8>
  926114:	2a1303e3 	mov	w3, w19
  926118:	910103a2 	add	x2, x29, #0x40
  92611c:	2a1503e1 	mov	w1, w21
  926120:	910123a0 	add	x0, x29, #0x48
  926124:	97fffd59 	bl	925688 <psci_cpu_suspend_start>
  926128:	17fffff4 	b	9260f8 <psci_cpu_suspend+0x94>
  92612c:	aa1703e2 	mov	x2, x23
  926130:	aa1603e1 	mov	x1, x22
  926134:	910123a0 	add	x0, x29, #0x48
  926138:	97ffff31 	bl	925dfc <psci_validate_entry_point>
  92613c:	34fffec0 	cbz	w0, 926114 <psci_cpu_suspend+0xb0>
  926140:	2a0003f4 	mov	w20, w0
  926144:	17ffffed 	b	9260f8 <psci_cpu_suspend+0x94>
  926148:	12800034 	mov	w20, #0xfffffffe            	// #-2
  92614c:	17ffffeb 	b	9260f8 <psci_cpu_suspend+0x94>

0000000000926150 <psci_system_suspend>:
  926150:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
  926154:	910003fd 	mov	x29, sp
  926158:	a90153f3 	stp	x19, x20, [sp, #16]
  92615c:	aa0003f3 	mov	x19, x0
  926160:	aa0103f4 	mov	x20, x1
  926164:	97fffde2 	bl	9258ec <psci_is_last_on_cpu>
  926168:	34000240 	cbz	w0, 9261b0 <psci_system_suspend+0x60>
  92616c:	aa1303e1 	mov	x1, x19
  926170:	aa1403e2 	mov	x2, x20
  926174:	9100a3a0 	add	x0, x29, #0x28
  926178:	97ffff21 	bl	925dfc <psci_validate_entry_point>
  92617c:	2a0003f3 	mov	w19, w0
  926180:	35000100 	cbnz	w0, 9261a0 <psci_system_suspend+0x50>
  926184:	910083a0 	add	x0, x29, #0x20
  926188:	97fffdd5 	bl	9258dc <psci_query_sys_suspend_pwrstate>
  92618c:	52800023 	mov	w3, #0x1                   	// #1
  926190:	910083a2 	add	x2, x29, #0x20
  926194:	52800041 	mov	w1, #0x2                   	// #2
  926198:	9100a3a0 	add	x0, x29, #0x28
  92619c:	97fffd3b 	bl	925688 <psci_cpu_suspend_start>
  9261a0:	2a1303e0 	mov	w0, w19
  9261a4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9261a8:	a8c87bfd 	ldp	x29, x30, [sp], #128
  9261ac:	d65f03c0 	ret
  9261b0:	12800053 	mov	w19, #0xfffffffd            	// #-3
  9261b4:	17fffffb 	b	9261a0 <psci_system_suspend+0x50>

00000000009261b8 <psci_cpu_off>:
  9261b8:	52800040 	mov	w0, #0x2                   	// #2
  9261bc:	17fffc6a 	b	925364 <psci_do_cpu_off>

00000000009261c0 <psci_affinity_info>:
  9261c0:	340000e1 	cbz	w1, 9261dc <psci_affinity_info+0x1c>
  9261c4:	12800020 	mov	w0, #0xfffffffe            	// #-2
  9261c8:	d65f03c0 	ret
  9261cc:	12800020 	mov	w0, #0xfffffffe            	// #-2
  9261d0:	f9400bf3 	ldr	x19, [sp, #16]
  9261d4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9261d8:	d65f03c0 	ret
  9261dc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9261e0:	910003fd 	mov	x29, sp
  9261e4:	f9000bf3 	str	x19, [sp, #16]
  9261e8:	97ffedef 	bl	9219a4 <plat_core_pos_by_mpidr>
  9261ec:	2a0003f3 	mov	w19, w0
  9261f0:	3100041f 	cmn	w0, #0x1
  9261f4:	54fffec0 	b.eq	9261cc <psci_affinity_info+0xc>  // b.none
  9261f8:	94000587 	bl	927814 <_cpu_data_by_index>
  9261fc:	91006000 	add	x0, x0, #0x18
  926200:	d2800081 	mov	x1, #0x4                   	// #4
  926204:	940006a5 	bl	927c98 <flush_dcache_range>
  926208:	2a1303e0 	mov	w0, w19
  92620c:	94000582 	bl	927814 <_cpu_data_by_index>
  926210:	b9401800 	ldr	w0, [x0, #24]
  926214:	17ffffef 	b	9261d0 <psci_affinity_info+0x10>

0000000000926218 <psci_migrate>:
  926218:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  92621c:	910003fd 	mov	x29, sp
  926220:	f9000bf3 	str	x19, [sp, #16]
  926224:	aa0003f3 	mov	x19, x0
  926228:	9100a3a0 	add	x0, x29, #0x28
  92622c:	97ffff6d 	bl	925fe0 <psci_spd_migrate_info>
  926230:	340000e0 	cbz	w0, 92624c <psci_migrate+0x34>
  926234:	7100041f 	cmp	w0, #0x1
  926238:	12800040 	mov	w0, #0xfffffffd            	// #-3
  92623c:	5a9f0000 	csinv	w0, w0, wzr, eq  // eq = none
  926240:	f9400bf3 	ldr	x19, [sp, #16]
  926244:	a8c37bfd 	ldp	x29, x30, [sp], #48
  926248:	d65f03c0 	ret
  92624c:	d53800a0 	mrs	x0, mpidr_el1
  926250:	f94017a1 	ldr	x1, [x29, #40]
  926254:	eb00003f 	cmp	x1, x0
  926258:	54000161 	b.ne	926284 <psci_migrate+0x6c>  // b.any
  92625c:	aa1303e0 	mov	x0, x19
  926260:	97fffedf 	bl	925ddc <psci_validate_mpidr>
  926264:	35000140 	cbnz	w0, 92628c <psci_migrate+0x74>
  926268:	d53800a0 	mrs	x0, mpidr_el1
  92626c:	d0000041 	adrp	x1, 930000 <psci_ns_context+0x620>
  926270:	f9428421 	ldr	x1, [x1, #1288]
  926274:	f9401422 	ldr	x2, [x1, #40]
  926278:	aa1303e1 	mov	x1, x19
  92627c:	d63f0040 	blr	x2
  926280:	17fffff0 	b	926240 <psci_migrate+0x28>
  926284:	128000c0 	mov	w0, #0xfffffff9            	// #-7
  926288:	17ffffee 	b	926240 <psci_migrate+0x28>
  92628c:	12800020 	mov	w0, #0xfffffffe            	// #-2
  926290:	17ffffec 	b	926240 <psci_migrate+0x28>

0000000000926294 <psci_migrate_info_type>:
  926294:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  926298:	910003fd 	mov	x29, sp
  92629c:	910063a0 	add	x0, x29, #0x18
  9262a0:	97ffff50 	bl	925fe0 <psci_spd_migrate_info>
  9262a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9262a8:	d65f03c0 	ret

00000000009262ac <psci_migrate_info_up_cpu>:
  9262ac:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9262b0:	910003fd 	mov	x29, sp
  9262b4:	910063a0 	add	x0, x29, #0x18
  9262b8:	97ffff4a 	bl	925fe0 <psci_spd_migrate_info>
  9262bc:	7100041f 	cmp	w0, #0x1
  9262c0:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
  9262c4:	f9400fa1 	ldr	x1, [x29, #24]
  9262c8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9262cc:	9a809020 	csel	x0, x1, x0, ls  // ls = plast
  9262d0:	d65f03c0 	ret

00000000009262d4 <psci_node_hw_state>:
  9262d4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9262d8:	910003fd 	mov	x29, sp
  9262dc:	a90153f3 	stp	x19, x20, [sp, #16]
  9262e0:	aa0003f4 	mov	x20, x0
  9262e4:	2a0103f3 	mov	w19, w1
  9262e8:	97fffebd 	bl	925ddc <psci_validate_mpidr>
  9262ec:	35000160 	cbnz	w0, 926318 <psci_node_hw_state+0x44>
  9262f0:	71000a7f 	cmp	w19, #0x2
  9262f4:	54000128 	b.hi	926318 <psci_node_hw_state+0x44>  // b.pmore
  9262f8:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9262fc:	2a1303e1 	mov	w1, w19
  926300:	f9428000 	ldr	x0, [x0, #1280]
  926304:	f9403c02 	ldr	x2, [x0, #120]
  926308:	aa1403e0 	mov	x0, x20
  92630c:	a94153f3 	ldp	x19, x20, [sp, #16]
  926310:	a8c27bfd 	ldp	x29, x30, [sp], #32
  926314:	d61f0040 	br	x2
  926318:	12800020 	mov	w0, #0xfffffffe            	// #-2
  92631c:	a94153f3 	ldp	x19, x20, [sp, #16]
  926320:	a8c27bfd 	ldp	x29, x30, [sp], #32
  926324:	d65f03c0 	ret

0000000000926328 <psci_features>:
  926328:	d0000041 	adrp	x1, 930000 <psci_ns_context+0x620>
  92632c:	b9451022 	ldr	w2, [x1, #1296]
  926330:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
  926334:	6b01001f 	cmp	w0, w1
  926338:	54000240 	b.eq	926380 <psci_features+0x58>  // b.none
  92633c:	36f00080 	tbz	w0, #30, 92634c <psci_features+0x24>
  926340:	528c1741 	mov	w1, #0x60ba                	// #24762
  926344:	72a002e1 	movk	w1, #0x17, lsl #16
  926348:	0a010042 	and	w2, w2, w1
  92634c:	d3587401 	ubfx	x1, x0, #24, #6
  926350:	7100103f 	cmp	w1, #0x4
  926354:	540001a1 	b.ne	926388 <psci_features+0x60>  // b.any
  926358:	f2701c1f 	tst	x0, #0xff0000
  92635c:	54000161 	b.ne	926388 <psci_features+0x60>  // b.any
  926360:	531f7c01 	lsr	w1, w0, #31
  926364:	34000121 	cbz	w1, 926388 <psci_features+0x60>
  926368:	721b281f 	tst	w0, #0xffe0
  92636c:	540000e1 	b.ne	926388 <psci_features+0x60>  // b.any
  926370:	1ac02020 	lsl	w0, w1, w0
  926374:	6a02001f 	tst	w0, w2
  926378:	5a9f13e0 	csetm	w0, eq  // eq = none
  92637c:	d65f03c0 	ret
  926380:	52800000 	mov	w0, #0x0                   	// #0
  926384:	17fffffe 	b	92637c <psci_features+0x54>
  926388:	12800000 	mov	w0, #0xffffffff            	// #-1
  92638c:	17fffffc 	b	92637c <psci_features+0x54>

0000000000926390 <psci_smc_handler>:
  926390:	36000a27 	tbz	w7, #0, 9264d4 <psci_smc_handler+0x144>
  926394:	aa0103e4 	mov	x4, x1
  926398:	aa0203e1 	mov	x1, x2
  92639c:	d0000042 	adrp	x2, 930000 <psci_ns_context+0x620>
  9263a0:	2a0003e5 	mov	w5, w0
  9263a4:	52800020 	mov	w0, #0x1                   	// #1
  9263a8:	b9451042 	ldr	w2, [x2, #1296]
  9263ac:	1ac52000 	lsl	w0, w0, w5
  9263b0:	6a02001f 	tst	w0, w2
  9263b4:	54000900 	b.eq	9264d4 <psci_smc_handler+0x144>  // b.none
  9263b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9263bc:	aa0403e0 	mov	x0, x4
  9263c0:	aa0303e2 	mov	x2, x3
  9263c4:	2a0503e4 	mov	w4, w5
  9263c8:	910003fd 	mov	x29, sp
  9263cc:	37f00704 	tbnz	w4, #30, 9264ac <psci_smc_handler+0x11c>
  9263d0:	52af8003 	mov	w3, #0x7c000000            	// #2080374784
  9263d4:	0b0300a4 	add	w4, w5, w3
  9263d8:	7100509f 	cmp	w4, #0x14
  9263dc:	54000808 	b.hi	9264dc <psci_smc_handler+0x14c>  // b.pmore
  9263e0:	d0000003 	adrp	x3, 928000 <unsigned_num_print+0x1c>
  9263e4:	91226063 	add	x3, x3, #0x898
  9263e8:	38644863 	ldrb	w3, [x3, w4, uxtw]
  9263ec:	10000064 	adr	x4, 9263f8 <psci_smc_handler+0x68>
  9263f0:	8b238883 	add	x3, x4, w3, sxtb #2
  9263f4:	d61f0060 	br	x3
  9263f8:	320083e0 	mov	w0, #0x10001               	// #65537
  9263fc:	a8c17bfd 	ldp	x29, x30, [sp], #16
  926400:	d65f03c0 	ret
  926404:	97ffff6d 	bl	9261b8 <psci_cpu_off>
  926408:	93407c00 	sxtw	x0, w0
  92640c:	17fffffc 	b	9263fc <psci_smc_handler+0x6c>
  926410:	2a0203e2 	mov	w2, w2
  926414:	2a0103e1 	mov	w1, w1
  926418:	97ffff13 	bl	926064 <psci_cpu_suspend>
  92641c:	17fffffb 	b	926408 <psci_smc_handler+0x78>
  926420:	2a0203e2 	mov	w2, w2
  926424:	2a0103e1 	mov	w1, w1
  926428:	2a0003e0 	mov	w0, w0
  92642c:	97fffef7 	bl	926008 <psci_cpu_on>
  926430:	17fffff6 	b	926408 <psci_smc_handler+0x78>
  926434:	2a0003e0 	mov	w0, w0
  926438:	97ffff62 	bl	9261c0 <psci_affinity_info>
  92643c:	17fffff3 	b	926408 <psci_smc_handler+0x78>
  926440:	2a0003e0 	mov	w0, w0
  926444:	97ffff75 	bl	926218 <psci_migrate>
  926448:	17fffff0 	b	926408 <psci_smc_handler+0x78>
  92644c:	97ffff92 	bl	926294 <psci_migrate_info_type>
  926450:	17ffffee 	b	926408 <psci_smc_handler+0x78>
  926454:	a8c17bfd 	ldp	x29, x30, [sp], #16
  926458:	17ffff95 	b	9262ac <psci_migrate_info_up_cpu>
  92645c:	2a0003e0 	mov	w0, w0
  926460:	97ffff9d 	bl	9262d4 <psci_node_hw_state>
  926464:	17ffffe9 	b	926408 <psci_smc_handler+0x78>
  926468:	2a0103e1 	mov	w1, w1
  92646c:	2a0003e0 	mov	w0, w0
  926470:	97ffff38 	bl	926150 <psci_system_suspend>
  926474:	17ffffe5 	b	926408 <psci_smc_handler+0x78>
  926478:	940000f4 	bl	926848 <psci_system_off>
  92647c:	94000101 	bl	926880 <psci_system_reset>
  926480:	97ffffaa 	bl	926328 <psci_features>
  926484:	17ffffe1 	b	926408 <psci_smc_handler+0x78>
  926488:	a8c17bfd 	ldp	x29, x30, [sp], #16
  92648c:	14000134 	b	92695c <psci_mem_protect>
  926490:	2a0103e1 	mov	w1, w1
  926494:	2a0003e0 	mov	w0, w0
  926498:	a8c17bfd 	ldp	x29, x30, [sp], #16
  92649c:	14000147 	b	9269b8 <psci_mem_chk_range>
  9264a0:	2a0103e1 	mov	w1, w1
  9264a4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9264a8:	14000104 	b	9268b8 <psci_system_reset2>
  9264ac:	12b88003 	mov	w3, #0x3bffffff            	// #1006632959
  9264b0:	0b0300a4 	add	w4, w5, w3
  9264b4:	71004c9f 	cmp	w4, #0x13
  9264b8:	54000128 	b.hi	9264dc <psci_smc_handler+0x14c>  // b.pmore
  9264bc:	d0000003 	adrp	x3, 928000 <unsigned_num_print+0x1c>
  9264c0:	9122c063 	add	x3, x3, #0x8b0
  9264c4:	38644863 	ldrb	w3, [x3, w4, uxtw]
  9264c8:	10000064 	adr	x4, 9264d4 <psci_smc_handler+0x144>
  9264cc:	8b238883 	add	x3, x4, w3, sxtb #2
  9264d0:	d61f0060 	br	x3
  9264d4:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  9264d8:	d65f03c0 	ret
  9264dc:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  9264e0:	17ffffc7 	b	9263fc <psci_smc_handler+0x6c>

00000000009264e4 <psci_arch_setup>:
  9264e4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9264e8:	910003fd 	mov	x29, sp
  9264ec:	97ffe84d 	bl	920620 <plat_get_syscnt_freq2>
  9264f0:	2a0003e0 	mov	w0, w0
  9264f4:	d51be000 	msr	cntfrq_el0, x0
  9264f8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9264fc:	140004dc 	b	92786c <init_cpu_ops>

0000000000926500 <psci_setup>:
  926500:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
  926504:	910003fd 	mov	x29, sp
  926508:	a90153f3 	stp	x19, x20, [sp, #16]
  92650c:	aa0003f4 	mov	x20, x0
  926510:	a9025bf5 	stp	x21, x22, [sp, #32]
  926514:	52800013 	mov	w19, #0x0                   	// #0
  926518:	a90363f7 	stp	x23, x24, [sp, #48]
  92651c:	b0000058 	adrp	x24, 92f000 <imx_gicv3_ctx+0x21d0>
  926520:	a9046bf9 	stp	x25, x26, [sp, #64]
  926524:	91278318 	add	x24, x24, #0x9e0
  926528:	a90573fb 	stp	x27, x28, [sp, #80]
  92652c:	97ffffee 	bl	9264e4 <psci_arch_setup>
  926530:	97ffed1a 	bl	921998 <plat_get_power_domain_tree_desc>
  926534:	d0000059 	adrp	x25, 930000 <psci_ns_context+0x620>
  926538:	aa0003e6 	mov	x6, x0
  92653c:	91120339 	add	x25, x25, #0x480
  926540:	52800016 	mov	w22, #0x0                   	// #0
  926544:	52800023 	mov	w3, #0x1                   	// #1
  926548:	52800055 	mov	w21, #0x2                   	// #2
  92654c:	5100047c 	sub	w28, w3, #0x1
  926550:	8b36c0c4 	add	x4, x6, w22, sxtw
  926554:	510006d7 	sub	w23, w22, #0x1
  926558:	0b16039c 	add	w28, w28, w22
  92655c:	5280001b 	mov	w27, #0x0                   	// #0
  926560:	14000008 	b	926580 <psci_setup+0x80>
  926564:	39400085 	ldrb	w5, [x4]
  926568:	0b1300a7 	add	w7, w5, w19
  92656c:	6b07027f 	cmp	w19, w7
  926570:	540001a3 	b.cc	9265a4 <psci_setup+0xa4>  // b.lo, b.ul, b.last
  926574:	0b05037b 	add	w27, w27, w5
  926578:	91000484 	add	x4, x4, #0x1
  92657c:	110006f7 	add	w23, w23, #0x1
  926580:	6b1c02ff 	cmp	w23, w28
  926584:	54ffff01 	b.ne	926564 <psci_setup+0x64>  // b.any
  926588:	0b0302d6 	add	w22, w22, w3
  92658c:	710006b5 	subs	w21, w21, #0x1
  926590:	54000680 	b.eq	926660 <psci_setup+0x160>  // b.none
  926594:	310006bf 	cmn	w21, #0x1
  926598:	54000680 	b.eq	926668 <psci_setup+0x168>  // b.none
  92659c:	2a1b03e3 	mov	w3, w27
  9265a0:	17ffffeb 	b	92654c <psci_setup+0x4c>
  9265a4:	12001e7a 	and	w26, w19, #0xff
  9265a8:	93407f40 	sxtw	x0, w26
  9265ac:	340001d5 	cbz	w21, 9265e4 <psci_setup+0xe4>
  9265b0:	12001e61 	and	w1, w19, #0xff
  9265b4:	d0000042 	adrp	x2, 930000 <psci_ns_context+0x620>
  9265b8:	91130042 	add	x2, x2, #0x4c0
  9265bc:	8b001040 	add	x0, x2, x0, lsl #4
  9265c0:	d37c1c28 	ubfiz	x8, x1, #4, #8
  9265c4:	8b020102 	add	x2, x8, x2
  9265c8:	39003415 	strb	w21, [x0, #13]
  9265cc:	39003841 	strb	w1, [x2, #14]
  9265d0:	52800081 	mov	w1, #0x4                   	// #4
  9265d4:	b9000817 	str	w23, [x0, #8]
  9265d8:	39003001 	strb	w1, [x0, #12]
  9265dc:	11000673 	add	w19, w19, #0x1
  9265e0:	17ffffe3 	b	92656c <psci_setup+0x6c>
  9265e4:	d37cec00 	lsl	x0, x0, #4
  9265e8:	b90067a7 	str	w7, [x29, #100]
  9265ec:	8b000321 	add	x1, x25, x0
  9265f0:	f90037a4 	str	x4, [x29, #104]
  9265f4:	290e17a3 	stp	w3, w5, [x29, #112]
  9265f8:	f9003fa6 	str	x6, [x29, #120]
  9265fc:	b9000837 	str	w23, [x1, #8]
  926600:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
  926604:	f8206b21 	str	x1, [x25, x0]
  926608:	2a1a03e0 	mov	w0, w26
  92660c:	94000482 	bl	927814 <_cpu_data_by_index>
  926610:	aa0003e1 	mov	x1, x0
  926614:	91006000 	add	x0, x0, #0x18
  926618:	52800022 	mov	w2, #0x1                   	// #1
  92661c:	b9001822 	str	w2, [x1, #24]
  926620:	52800061 	mov	w1, #0x3                   	// #3
  926624:	b9000401 	str	w1, [x0, #4]
  926628:	52800081 	mov	w1, #0x4                   	// #4
  92662c:	39002001 	strb	w1, [x0, #8]
  926630:	d2800181 	mov	x1, #0xc                   	// #12
  926634:	94000599 	bl	927c98 <flush_dcache_range>
  926638:	52804601 	mov	w1, #0x230                 	// #560
  92663c:	52800022 	mov	w2, #0x1                   	// #1
  926640:	2a1a03e0 	mov	w0, w26
  926644:	9ba16341 	umaddl	x1, w26, w1, x24
  926648:	97fff9ab 	bl	924cf4 <cm_set_context_by_index>
  92664c:	b94067a7 	ldr	w7, [x29, #100]
  926650:	294e17a3 	ldp	w3, w5, [x29, #112]
  926654:	f94037a4 	ldr	x4, [x29, #104]
  926658:	f9403fa6 	ldr	x6, [x29, #120]
  92665c:	17ffffe0 	b	9265dc <psci_setup+0xdc>
  926660:	52800013 	mov	w19, #0x0                   	// #0
  926664:	17ffffce 	b	92659c <psci_setup+0x9c>
  926668:	d0000055 	adrp	x21, 930000 <psci_ns_context+0x620>
  92666c:	911302b5 	add	x21, x21, #0x4c0
  926670:	52800016 	mov	w22, #0x0                   	// #0
  926674:	52800017 	mov	w23, #0x0                   	// #0
  926678:	52800013 	mov	w19, #0x0                   	// #0
  92667c:	52800041 	mov	w1, #0x2                   	// #2
  926680:	2a1303e0 	mov	w0, w19
  926684:	910223a2 	add	x2, x29, #0x88
  926688:	97fffce8 	bl	925a28 <psci_get_parent_pwr_domain_nodes>
  92668c:	b9408fa1 	ldr	w1, [x29, #140]
  926690:	6b16003f 	cmp	w1, w22
  926694:	2a0103e0 	mov	w0, w1
  926698:	54000060 	b.eq	9266a4 <psci_setup+0x1a4>  // b.none
  92669c:	d37cec02 	lsl	x2, x0, #4
  9266a0:	b8226ab3 	str	w19, [x21, x2]
  9266a4:	8b0012a0 	add	x0, x21, x0, lsl #4
  9266a8:	b9400402 	ldr	w2, [x0, #4]
  9266ac:	11000442 	add	w2, w2, #0x1
  9266b0:	b9000402 	str	w2, [x0, #4]
  9266b4:	b9408ba2 	ldr	w2, [x29, #136]
  9266b8:	6b0202ff 	cmp	w23, w2
  9266bc:	2a0203e0 	mov	w0, w2
  9266c0:	54000060 	b.eq	9266cc <psci_setup+0x1cc>  // b.none
  9266c4:	d37cec03 	lsl	x3, x0, #4
  9266c8:	b8236ab3 	str	w19, [x21, x3]
  9266cc:	8b0012a0 	add	x0, x21, x0, lsl #4
  9266d0:	11000673 	add	w19, w19, #0x1
  9266d4:	2a0203f7 	mov	w23, w2
  9266d8:	2a0103f6 	mov	w22, w1
  9266dc:	7100127f 	cmp	w19, #0x4
  9266e0:	b9400403 	ldr	w3, [x0, #4]
  9266e4:	11000463 	add	w3, w3, #0x1
  9266e8:	b9000403 	str	w3, [x0, #4]
  9266ec:	54fffc81 	b.ne	92667c <psci_setup+0x17c>  // b.any
  9266f0:	d53800b3 	mrs	x19, mpidr_el1
  9266f4:	94000368 	bl	927494 <plat_my_core_pos>
  9266f8:	d37c7c00 	ubfiz	x0, x0, #4, #32
  9266fc:	d0000042 	adrp	x2, 930000 <psci_ns_context+0x620>
  926700:	91120042 	add	x2, x2, #0x480
  926704:	92409e61 	and	x1, x19, #0xffffffffff
  926708:	d0000053 	adrp	x19, 930000 <psci_ns_context+0x620>
  92670c:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
  926710:	91140275 	add	x21, x19, #0x500
  926714:	f8206841 	str	x1, [x2, x0]
  926718:	97fffc8b 	bl	925944 <psci_init_req_local_pwr_states>
  92671c:	52800040 	mov	w0, #0x2                   	// #2
  926720:	97fffcd3 	bl	925a6c <psci_set_pwr_domains_to_run>
  926724:	f9400680 	ldr	x0, [x20, #8]
  926728:	aa1503e1 	mov	x1, x21
  92672c:	97ffec8f 	bl	921968 <plat_setup_psci_ops>
  926730:	d2800101 	mov	x1, #0x8                   	// #8
  926734:	aa1503e0 	mov	x0, x21
  926738:	94000558 	bl	927c98 <flush_dcache_range>
  92673c:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  926740:	52808221 	mov	w1, #0x411                 	// #1041
  926744:	b9051001 	str	w1, [x0, #1296]
  926748:	f9428261 	ldr	x1, [x19, #1280]
  92674c:	f9400822 	ldr	x2, [x1, #16]
  926750:	b4000062 	cbz	x2, 92675c <psci_setup+0x25c>
  926754:	528082a2 	mov	w2, #0x415                 	// #1045
  926758:	b9051002 	str	w2, [x0, #1296]
  92675c:	f9400422 	ldr	x2, [x1, #8]
  926760:	b40000c2 	cbz	x2, 926778 <psci_setup+0x278>
  926764:	f9401422 	ldr	x2, [x1, #40]
  926768:	b4000082 	cbz	x2, 926778 <psci_setup+0x278>
  92676c:	b9451002 	ldr	w2, [x0, #1296]
  926770:	321d0042 	orr	w2, w2, #0x8
  926774:	b9051002 	str	w2, [x0, #1296]
  926778:	f9401022 	ldr	x2, [x1, #32]
  92677c:	b4000162 	cbz	x2, 9267a8 <psci_setup+0x2a8>
  926780:	f9401822 	ldr	x2, [x1, #48]
  926784:	b4000122 	cbz	x2, 9267a8 <psci_setup+0x2a8>
  926788:	b9451002 	ldr	w2, [x0, #1296]
  92678c:	321f0043 	orr	w3, w2, #0x2
  926790:	b9051003 	str	w3, [x0, #1296]
  926794:	f9403023 	ldr	x3, [x1, #96]
  926798:	b4000083 	cbz	x3, 9267a8 <psci_setup+0x2a8>
  92679c:	52880043 	mov	w3, #0x4002                	// #16386
  9267a0:	2a030042 	orr	w2, w2, w3
  9267a4:	b9051002 	str	w2, [x0, #1296]
  9267a8:	f9402022 	ldr	x2, [x1, #64]
  9267ac:	b4000082 	cbz	x2, 9267bc <psci_setup+0x2bc>
  9267b0:	b9451002 	ldr	w2, [x0, #1296]
  9267b4:	32180042 	orr	w2, w2, #0x100
  9267b8:	b9051002 	str	w2, [x0, #1296]
  9267bc:	f9402422 	ldr	x2, [x1, #72]
  9267c0:	b4000082 	cbz	x2, 9267d0 <psci_setup+0x2d0>
  9267c4:	b9451002 	ldr	w2, [x0, #1296]
  9267c8:	32170042 	orr	w2, w2, #0x200
  9267cc:	b9051002 	str	w2, [x0, #1296]
  9267d0:	f9403c22 	ldr	x2, [x1, #120]
  9267d4:	b4000082 	cbz	x2, 9267e4 <psci_setup+0x2e4>
  9267d8:	b9451002 	ldr	w2, [x0, #1296]
  9267dc:	32130042 	orr	w2, w2, #0x2000
  9267e0:	b9051002 	str	w2, [x0, #1296]
  9267e4:	f9404422 	ldr	x2, [x1, #136]
  9267e8:	b40000c2 	cbz	x2, 926800 <psci_setup+0x300>
  9267ec:	f9404822 	ldr	x2, [x1, #144]
  9267f0:	b4000082 	cbz	x2, 926800 <psci_setup+0x300>
  9267f4:	b9451002 	ldr	w2, [x0, #1296]
  9267f8:	320d0042 	orr	w2, w2, #0x80000
  9267fc:	b9051002 	str	w2, [x0, #1296]
  926800:	f9404022 	ldr	x2, [x1, #128]
  926804:	b4000082 	cbz	x2, 926814 <psci_setup+0x314>
  926808:	b9451002 	ldr	w2, [x0, #1296]
  92680c:	320c0042 	orr	w2, w2, #0x100000
  926810:	b9051002 	str	w2, [x0, #1296]
  926814:	f9404c21 	ldr	x1, [x1, #152]
  926818:	b4000081 	cbz	x1, 926828 <psci_setup+0x328>
  92681c:	b9451001 	ldr	w1, [x0, #1296]
  926820:	320e0021 	orr	w1, w1, #0x40000
  926824:	b9051001 	str	w1, [x0, #1296]
  926828:	a94153f3 	ldp	x19, x20, [sp, #16]
  92682c:	52800000 	mov	w0, #0x0                   	// #0
  926830:	a9425bf5 	ldp	x21, x22, [sp, #32]
  926834:	a94363f7 	ldp	x23, x24, [sp, #48]
  926838:	a9446bf9 	ldp	x25, x26, [sp, #64]
  92683c:	a94573fb 	ldp	x27, x28, [sp, #80]
  926840:	a8c97bfd 	ldp	x29, x30, [sp], #144
  926844:	d65f03c0 	ret

0000000000926848 <psci_system_off>:
  926848:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  92684c:	910003fd 	mov	x29, sp
  926850:	97fffdec 	bl	926000 <psci_print_power_domain_map>
  926854:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  926858:	f9428400 	ldr	x0, [x0, #1288]
  92685c:	b4000080 	cbz	x0, 92686c <psci_system_off+0x24>
  926860:	f9401c00 	ldr	x0, [x0, #56]
  926864:	b4000040 	cbz	x0, 92686c <psci_system_off+0x24>
  926868:	d63f0000 	blr	x0
  92686c:	94000360 	bl	9275ec <console_flush>
  926870:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  926874:	f9428000 	ldr	x0, [x0, #1280]
  926878:	f9402000 	ldr	x0, [x0, #64]
  92687c:	d63f0000 	blr	x0

0000000000926880 <psci_system_reset>:
  926880:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  926884:	910003fd 	mov	x29, sp
  926888:	97fffdde 	bl	926000 <psci_print_power_domain_map>
  92688c:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  926890:	f9428400 	ldr	x0, [x0, #1288]
  926894:	b4000080 	cbz	x0, 9268a4 <psci_system_reset+0x24>
  926898:	f9402000 	ldr	x0, [x0, #64]
  92689c:	b4000040 	cbz	x0, 9268a4 <psci_system_reset+0x24>
  9268a0:	d63f0000 	blr	x0
  9268a4:	94000352 	bl	9275ec <console_flush>
  9268a8:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9268ac:	f9428000 	ldr	x0, [x0, #1280]
  9268b0:	f9402400 	ldr	x0, [x0, #72]
  9268b4:	d63f0000 	blr	x0

00000000009268b8 <psci_system_reset2>:
  9268b8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9268bc:	910003fd 	mov	x29, sp
  9268c0:	a90153f3 	stp	x19, x20, [sp, #16]
  9268c4:	531f7c14 	lsr	w20, w0, #31
  9268c8:	f90013f5 	str	x21, [sp, #32]
  9268cc:	2a0003f3 	mov	w19, w0
  9268d0:	aa0103f5 	mov	x21, x1
  9268d4:	97fffdcb 	bl	926000 <psci_print_power_domain_map>
  9268d8:	34000234 	cbz	w20, 92691c <psci_system_reset2+0x64>
  9268dc:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9268e0:	f9428400 	ldr	x0, [x0, #1288]
  9268e4:	b5000300 	cbnz	x0, 926944 <psci_system_reset2+0x8c>
  9268e8:	94000341 	bl	9275ec <console_flush>
  9268ec:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9268f0:	aa1503e2 	mov	x2, x21
  9268f4:	2a1303e1 	mov	w1, w19
  9268f8:	f9428000 	ldr	x0, [x0, #1280]
  9268fc:	f9404c03 	ldr	x3, [x0, #152]
  926900:	2a1403e0 	mov	w0, w20
  926904:	d63f0060 	blr	x3
  926908:	93407c00 	sxtw	x0, w0
  92690c:	a94153f3 	ldp	x19, x20, [sp, #16]
  926910:	f94013f5 	ldr	x21, [sp, #32]
  926914:	a8c37bfd 	ldp	x29, x30, [sp], #48
  926918:	d65f03c0 	ret
  92691c:	350001d3 	cbnz	w19, 926954 <psci_system_reset2+0x9c>
  926920:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  926924:	f9428000 	ldr	x0, [x0, #1280]
  926928:	f9404801 	ldr	x1, [x0, #144]
  92692c:	b4fffd81 	cbz	x1, 9268dc <psci_system_reset2+0x24>
  926930:	52800000 	mov	w0, #0x0                   	// #0
  926934:	d63f0020 	blr	x1
  926938:	36fffd20 	tbz	w0, #31, 9268dc <psci_system_reset2+0x24>
  92693c:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  926940:	17fffff3 	b	92690c <psci_system_reset2+0x54>
  926944:	f9402000 	ldr	x0, [x0, #64]
  926948:	b4fffd00 	cbz	x0, 9268e8 <psci_system_reset2+0x30>
  92694c:	d63f0000 	blr	x0
  926950:	17ffffe6 	b	9268e8 <psci_system_reset2+0x30>
  926954:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
  926958:	17ffffed 	b	92690c <psci_system_reset2+0x54>

000000000092695c <psci_mem_protect>:
  92695c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  926960:	910003fd 	mov	x29, sp
  926964:	a90153f3 	stp	x19, x20, [sp, #16]
  926968:	d0000053 	adrp	x19, 930000 <psci_ns_context+0x620>
  92696c:	2a0003f4 	mov	w20, w0
  926970:	f9428260 	ldr	x0, [x19, #1280]
  926974:	f9404401 	ldr	x1, [x0, #136]
  926978:	9100b3a0 	add	x0, x29, #0x2c
  92697c:	d63f0020 	blr	x1
  926980:	36f800a0 	tbz	w0, #31, 926994 <psci_mem_protect+0x38>
  926984:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  926988:	a94153f3 	ldp	x19, x20, [sp, #16]
  92698c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  926990:	d65f03c0 	ret
  926994:	f9428260 	ldr	x0, [x19, #1280]
  926998:	f9404801 	ldr	x1, [x0, #144]
  92699c:	2a1403e0 	mov	w0, w20
  9269a0:	d63f0020 	blr	x1
  9269a4:	37ffff00 	tbnz	w0, #31, 926984 <psci_mem_protect+0x28>
  9269a8:	b9402fa0 	ldr	w0, [x29, #44]
  9269ac:	7100001f 	cmp	w0, #0x0
  9269b0:	9a9f07e0 	cset	x0, ne  // ne = any
  9269b4:	17fffff5 	b	926988 <psci_mem_protect+0x2c>

00000000009269b8 <psci_mem_chk_range>:
  9269b8:	b50000c1 	cbnz	x1, 9269d0 <psci_mem_chk_range+0x18>
  9269bc:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
  9269c0:	d65f03c0 	ret
  9269c4:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
  9269c8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9269cc:	d65f03c0 	ret
  9269d0:	cb0103e2 	neg	x2, x1
  9269d4:	eb00005f 	cmp	x2, x0
  9269d8:	54ffff23 	b.cc	9269bc <psci_mem_chk_range+0x4>  // b.lo, b.ul, b.last
  9269dc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9269e0:	d0000042 	adrp	x2, 930000 <psci_ns_context+0x620>
  9269e4:	910003fd 	mov	x29, sp
  9269e8:	f9428042 	ldr	x2, [x2, #1280]
  9269ec:	f9404042 	ldr	x2, [x2, #128]
  9269f0:	d63f0040 	blr	x2
  9269f4:	37fffe80 	tbnz	w0, #31, 9269c4 <psci_mem_chk_range+0xc>
  9269f8:	d2800000 	mov	x0, #0x0                   	// #0
  9269fc:	17fffff3 	b	9269c8 <psci_mem_chk_range+0x10>

0000000000926a00 <bakery_lock_get>:
  926a00:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  926a04:	910003fd 	mov	x29, sp
  926a08:	f9000bf3 	str	x19, [sp, #16]
  926a0c:	aa0003f3 	mov	x19, x0
  926a10:	940002a1 	bl	927494 <plat_my_core_pos>
  926a14:	d53e1001 	mrs	x1, sctlr_el3
  926a18:	d0ffb6c5 	adrp	x5, 0 <CPU_ERRATA_FUNC_SIZE>
  926a1c:	2a0003e4 	mov	w4, w0
  926a20:	910100a5 	add	x5, x5, #0x40
  926a24:	52800026 	mov	w6, #0x1                   	// #1
  926a28:	aa1303e3 	mov	x3, x19
  926a2c:	9b057c84 	mul	x4, x4, x5
  926a30:	8b040262 	add	x2, x19, x4
  926a34:	78246a66 	strh	w6, [x19, x4]
  926a38:	121e0026 	and	w6, w1, #0x4
  926a3c:	36100681 	tbz	w1, #2, 926b0c <bakery_lock_get+0x10c>
  926a40:	d50b7a22 	dc	cvac, x2
  926a44:	d5033b9f 	dsb	ish
  926a48:	52800001 	mov	w1, #0x0                   	// #0
  926a4c:	52800004 	mov	w4, #0x0                   	// #0
  926a50:	6b04001f 	cmp	w0, w4
  926a54:	540000e0 	b.eq	926a70 <bakery_lock_get+0x70>  // b.none
  926a58:	34000046 	cbz	w6, 926a60 <bakery_lock_get+0x60>
  926a5c:	d50b7e33 	dc	civac, x19
  926a60:	79400267 	ldrh	w7, [x19]
  926a64:	d3413ce7 	ubfx	x7, x7, #1, #15
  926a68:	6b07003f 	cmp	w1, w7
  926a6c:	1a872021 	csel	w1, w1, w7, cs  // cs = hs, nlast
  926a70:	11000484 	add	w4, w4, #0x1
  926a74:	8b050273 	add	x19, x19, x5
  926a78:	7100109f 	cmp	w4, #0x4
  926a7c:	54fffea1 	b.ne	926a50 <bakery_lock_get+0x50>  // b.any
  926a80:	11000421 	add	w1, w1, #0x1
  926a84:	531f3824 	ubfiz	w4, w1, #1, #15
  926a88:	79000044 	strh	w4, [x2]
  926a8c:	34000446 	cbz	w6, 926b14 <bakery_lock_get+0x114>
  926a90:	d50b7a22 	dc	cvac, x2
  926a94:	d5033b9f 	dsb	ish
  926a98:	2a012001 	orr	w1, w0, w1, lsl #8
  926a9c:	52800004 	mov	w4, #0x0                   	// #0
  926aa0:	6b04001f 	cmp	w0, w4
  926aa4:	54000240 	b.eq	926aec <bakery_lock_get+0xec>  // b.none
  926aa8:	34000046 	cbz	w6, 926ab0 <bakery_lock_get+0xb0>
  926aac:	d50b7e23 	dc	civac, x3
  926ab0:	79400062 	ldrh	w2, [x3]
  926ab4:	12003c42 	and	w2, w2, #0xffff
  926ab8:	3707ff82 	tbnz	w2, #0, 926aa8 <bakery_lock_get+0xa8>
  926abc:	53017c42 	lsr	w2, w2, #1
  926ac0:	34000162 	cbz	w2, 926aec <bakery_lock_get+0xec>
  926ac4:	2a022087 	orr	w7, w4, w2, lsl #8
  926ac8:	6b0100ff 	cmp	w7, w1
  926acc:	54000102 	b.cs	926aec <bakery_lock_get+0xec>  // b.hs, b.nlast
  926ad0:	d503205f 	wfe
  926ad4:	34000046 	cbz	w6, 926adc <bakery_lock_get+0xdc>
  926ad8:	d50b7e23 	dc	civac, x3
  926adc:	79400067 	ldrh	w7, [x3]
  926ae0:	d3413ce7 	ubfx	x7, x7, #1, #15
  926ae4:	6b07005f 	cmp	w2, w7
  926ae8:	54ffff40 	b.eq	926ad0 <bakery_lock_get+0xd0>  // b.none
  926aec:	11000484 	add	w4, w4, #0x1
  926af0:	8b050063 	add	x3, x3, x5
  926af4:	7100109f 	cmp	w4, #0x4
  926af8:	54fffd41 	b.ne	926aa0 <bakery_lock_get+0xa0>  // b.any
  926afc:	d5033dbf 	dmb	ld
  926b00:	f9400bf3 	ldr	x19, [sp, #16]
  926b04:	a8c27bfd 	ldp	x29, x30, [sp], #32
  926b08:	d65f03c0 	ret
  926b0c:	d5087622 	dc	ivac, x2
  926b10:	17ffffcd 	b	926a44 <bakery_lock_get+0x44>
  926b14:	d5087622 	dc	ivac, x2
  926b18:	17ffffdf 	b	926a94 <bakery_lock_get+0x94>

0000000000926b1c <bakery_lock_release>:
  926b1c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  926b20:	910003fd 	mov	x29, sp
  926b24:	a90153f3 	stp	x19, x20, [sp, #16]
  926b28:	aa0003f4 	mov	x20, x0
  926b2c:	d53e1013 	mrs	x19, sctlr_el3
  926b30:	94000259 	bl	927494 <plat_my_core_pos>
  926b34:	2a0003e0 	mov	w0, w0
  926b38:	d0ffb6c1 	adrp	x1, 0 <CPU_ERRATA_FUNC_SIZE>
  926b3c:	91010021 	add	x1, x1, #0x40
  926b40:	9b017c00 	mul	x0, x0, x1
  926b44:	8b000281 	add	x1, x20, x0
  926b48:	d5033ebf 	dmb	st
  926b4c:	78206a9f 	strh	wzr, [x20, x0]
  926b50:	361000f3 	tbz	w19, #2, 926b6c <bakery_lock_release+0x50>
  926b54:	d50b7a21 	dc	cvac, x1
  926b58:	d5033b9f 	dsb	ish
  926b5c:	d503209f 	sev
  926b60:	a94153f3 	ldp	x19, x20, [sp, #16]
  926b64:	a8c27bfd 	ldp	x29, x30, [sp], #32
  926b68:	d65f03c0 	ret
  926b6c:	d5087621 	dc	ivac, x1
  926b70:	17fffffa 	b	926b58 <bakery_lock_release+0x3c>

0000000000926b74 <spe_supported>:
  926b74:	d5380500 	mrs	x0, id_aa64dfr0_el1
  926b78:	d3608c00 	ubfx	x0, x0, #32, #4
  926b7c:	f100041f 	cmp	x0, #0x1
  926b80:	1a9f17e0 	cset	w0, eq  // eq = none
  926b84:	d65f03c0 	ret

0000000000926b88 <spe_drain_buffers_hook>:
  926b88:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  926b8c:	910003fd 	mov	x29, sp
  926b90:	97fffff9 	bl	926b74 <spe_supported>
  926b94:	340000e0 	cbz	w0, 926bb0 <spe_drain_buffers_hook+0x28>
  926b98:	d503223f 	psb	csync
  926b9c:	d503379f 	dsb	nsh
  926ba0:	d2800001 	mov	x1, #0x0                   	// #0
  926ba4:	aa0103e0 	mov	x0, x1
  926ba8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  926bac:	d65f03c0 	ret
  926bb0:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
  926bb4:	17fffffc 	b	926ba4 <spe_drain_buffers_hook+0x1c>

0000000000926bb8 <spe_enable>:
  926bb8:	2a0003e1 	mov	w1, w0
  926bbc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  926bc0:	910003fd 	mov	x29, sp
  926bc4:	97ffffec 	bl	926b74 <spe_supported>
  926bc8:	34000140 	cbz	w0, 926bf0 <spe_enable+0x38>
  926bcc:	340000c1 	cbz	w1, 926be4 <spe_enable+0x2c>
  926bd0:	d53c1120 	mrs	x0, mdcr_el2
  926bd4:	92407c00 	and	x0, x0, #0xffffffff
  926bd8:	9271f800 	and	x0, x0, #0xffffffffffffbfff
  926bdc:	b2740400 	orr	x0, x0, #0x3000
  926be0:	d51c1120 	msr	mdcr_el2, x0
  926be4:	d53e1320 	mrs	x0, mdcr_el3
  926be8:	b2740400 	orr	x0, x0, #0x3000
  926bec:	d51e1320 	msr	mdcr_el3, x0
  926bf0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  926bf4:	d65f03c0 	ret

0000000000926bf8 <sve_supported>:
  926bf8:	d5380400 	mrs	x0, id_aa64pfr0_el1
  926bfc:	d3608c00 	ubfx	x0, x0, #32, #4
  926c00:	f100041f 	cmp	x0, #0x1
  926c04:	1a9f17e0 	cset	w0, eq  // eq = none
  926c08:	d65f03c0 	ret

0000000000926c0c <disable_sve_hook>:
  926c0c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  926c10:	910003fd 	mov	x29, sp
  926c14:	97fffff9 	bl	926bf8 <sve_supported>
  926c18:	34000140 	cbz	w0, 926c40 <disable_sve_hook+0x34>
  926c1c:	d53e1140 	mrs	x0, cptr_el3
  926c20:	1280a001 	mov	w1, #0xfffffaff            	// #-1281
  926c24:	8a010000 	and	x0, x0, x1
  926c28:	b2760000 	orr	x0, x0, #0x400
  926c2c:	d51e1140 	msr	cptr_el3, x0
  926c30:	d2800001 	mov	x1, #0x0                   	// #0
  926c34:	aa0103e0 	mov	x0, x1
  926c38:	a8c17bfd 	ldp	x29, x30, [sp], #16
  926c3c:	d65f03c0 	ret
  926c40:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
  926c44:	17fffffc 	b	926c34 <disable_sve_hook+0x28>

0000000000926c48 <enable_sve_hook>:
  926c48:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  926c4c:	910003fd 	mov	x29, sp
  926c50:	97ffffea 	bl	926bf8 <sve_supported>
  926c54:	34000140 	cbz	w0, 926c7c <enable_sve_hook+0x34>
  926c58:	d53e1140 	mrs	x0, cptr_el3
  926c5c:	1280a001 	mov	w1, #0xfffffaff            	// #-1281
  926c60:	8a010000 	and	x0, x0, x1
  926c64:	b2780000 	orr	x0, x0, #0x100
  926c68:	d51e1140 	msr	cptr_el3, x0
  926c6c:	d2800001 	mov	x1, #0x0                   	// #0
  926c70:	aa0103e0 	mov	x0, x1
  926c74:	a8c17bfd 	ldp	x29, x30, [sp], #16
  926c78:	d65f03c0 	ret
  926c7c:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
  926c80:	17fffffc 	b	926c70 <enable_sve_hook+0x28>

0000000000926c84 <sve_enable>:
  926c84:	2a0003e2 	mov	w2, w0
  926c88:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  926c8c:	910003fd 	mov	x29, sp
  926c90:	97ffffda 	bl	926bf8 <sve_supported>
  926c94:	340001a0 	cbz	w0, 926cc8 <sve_enable+0x44>
  926c98:	d53e1140 	mrs	x0, cptr_el3
  926c9c:	b2780000 	orr	x0, x0, #0x100
  926ca0:	d51e1140 	msr	cptr_el3, x0
  926ca4:	d5033fdf 	isb
  926ca8:	d28001e1 	mov	x1, #0xf                   	// #15
  926cac:	d51e1201 	msr	zcr_el3, x1
  926cb0:	340000c2 	cbz	w2, 926cc8 <sve_enable+0x44>
  926cb4:	d53c1140 	mrs	x0, cptr_el2
  926cb8:	92407c00 	and	x0, x0, #0xffffffff
  926cbc:	9277f800 	and	x0, x0, #0xfffffffffffffeff
  926cc0:	d51c1140 	msr	cptr_el2, x0
  926cc4:	d51c1201 	msr	zcr_el2, x1
  926cc8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  926ccc:	d65f03c0 	ret

0000000000926cd0 <opteed_init_optee_ep_state>:
  926cd0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  926cd4:	910003fd 	mov	x29, sp
  926cd8:	a90153f3 	stp	x19, x20, [sp, #16]
  926cdc:	aa0003f3 	mov	x19, x0
  926ce0:	a9025bf5 	stp	x21, x22, [sp, #32]
  926ce4:	aa0503f4 	mov	x20, x5
  926ce8:	a90363f7 	stp	x23, x24, [sp, #48]
  926cec:	aa0303f6 	mov	x22, x3
  926cf0:	2a0103f7 	mov	w23, w1
  926cf4:	aa0203f8 	mov	x24, x2
  926cf8:	aa0403f5 	mov	x21, x4
  926cfc:	d53800a0 	mrs	x0, mpidr_el1
  926d00:	f90004c0 	str	x0, [x6, #8]
  926d04:	aa0603e0 	mov	x0, x6
  926d08:	52800001 	mov	w1, #0x0                   	// #0
  926d0c:	b802041f 	str	wzr, [x0], #32
  926d10:	97fff7ed 	bl	924cc4 <cm_set_context>
  926d14:	d53e1000 	mrs	x0, sctlr_el3
  926d18:	528000c1 	mov	w1, #0x6                   	// #6
  926d1c:	f267001f 	tst	x0, #0x2000000
  926d20:	52800080 	mov	w0, #0x4                   	// #4
  926d24:	1a810000 	csel	w0, w0, w1, eq  // eq = none
  926d28:	52802021 	mov	w1, #0x101                 	// #257
  926d2c:	710002ff 	cmp	w23, #0x0
  926d30:	72a00b01 	movk	w1, #0x58, lsl #16
  926d34:	29000261 	stp	w1, w0, [x19]
  926d38:	f9000678 	str	x24, [x19, #8]
  926d3c:	52803a61 	mov	w1, #0x1d3                 	// #467
  926d40:	528078a0 	mov	w0, #0x3c5                 	// #965
  926d44:	1a810000 	csel	w0, w0, w1, eq  // eq = none
  926d48:	b9001260 	str	w0, [x19, #16]
  926d4c:	d2800801 	mov	x1, #0x40                  	// #64
  926d50:	91006260 	add	x0, x19, #0x18
  926d54:	9400043f 	bl	927e50 <zeromem>
  926d58:	a94363f7 	ldp	x23, x24, [sp, #48]
  926d5c:	a901d676 	stp	x22, x21, [x19, #24]
  926d60:	f9001674 	str	x20, [x19, #40]
  926d64:	a94153f3 	ldp	x19, x20, [sp, #16]
  926d68:	a9425bf5 	ldp	x21, x22, [sp, #32]
  926d6c:	a8c47bfd 	ldp	x29, x30, [sp], #64
  926d70:	d65f03c0 	ret

0000000000926d74 <opteed_synchronous_sp_entry>:
  926d74:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  926d78:	910003fd 	mov	x29, sp
  926d7c:	f9000bf3 	str	x19, [sp, #16]
  926d80:	aa0003f3 	mov	x19, x0
  926d84:	52800000 	mov	w0, #0x0                   	// #0
  926d88:	97fff905 	bl	92519c <cm_el1_sysregs_context_restore>
  926d8c:	52800000 	mov	w0, #0x0                   	// #0
  926d90:	97fff93b 	bl	92527c <cm_set_next_eret_context>
  926d94:	91004260 	add	x0, x19, #0x10
  926d98:	f9400bf3 	ldr	x19, [sp, #16]
  926d9c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  926da0:	1400038e 	b	927bd8 <opteed_enter_sp>

0000000000926da4 <opteed_synchronous_sp_exit>:
  926da4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  926da8:	910003fd 	mov	x29, sp
  926dac:	a90153f3 	stp	x19, x20, [sp, #16]
  926db0:	aa0003f3 	mov	x19, x0
  926db4:	aa0103f4 	mov	x20, x1
  926db8:	52800000 	mov	w0, #0x0                   	// #0
  926dbc:	97fff8d9 	bl	925120 <cm_el1_sysregs_context_save>
  926dc0:	f9400a60 	ldr	x0, [x19, #16]
  926dc4:	aa1403e1 	mov	x1, x20
  926dc8:	9400038e 	bl	927c00 <opteed_exit_sp>

0000000000926dcc <opteed_sel1_interrupt_handler>:
  926dcc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  926dd0:	52800020 	mov	w0, #0x1                   	// #1
  926dd4:	910003fd 	mov	x29, sp
  926dd8:	f9000bf3 	str	x19, [sp, #16]
  926ddc:	97fff8d1 	bl	925120 <cm_el1_sysregs_context_save>
  926de0:	940001ad 	bl	927494 <plat_my_core_pos>
  926de4:	2a0003f3 	mov	w19, w0
  926de8:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  926dec:	f9429001 	ldr	x1, [x0, #1312]
  926df0:	52800000 	mov	w0, #0x0                   	// #0
  926df4:	91006021 	add	x1, x1, #0x18
  926df8:	97fff908 	bl	925218 <cm_set_elr_el3>
  926dfc:	52800000 	mov	w0, #0x0                   	// #0
  926e00:	97fff8e7 	bl	92519c <cm_el1_sysregs_context_restore>
  926e04:	52800000 	mov	w0, #0x0                   	// #0
  926e08:	97fff91d 	bl	92527c <cm_set_next_eret_context>
  926e0c:	d53e4022 	mrs	x2, elr_el3
  926e10:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  926e14:	2a1303e1 	mov	w1, w19
  926e18:	9114c000 	add	x0, x0, #0x530
  926e1c:	d2804a03 	mov	x3, #0x250                 	// #592
  926e20:	9b030021 	madd	x1, x1, x3, x0
  926e24:	f9001022 	str	x2, [x1, #32]
  926e28:	d2800401 	mov	x1, #0x20                  	// #32
  926e2c:	9ba30673 	umaddl	x19, w19, w3, x1
  926e30:	8b130000 	add	x0, x0, x19
  926e34:	f9400bf3 	ldr	x19, [sp, #16]
  926e38:	a8c27bfd 	ldp	x29, x30, [sp], #32
  926e3c:	d65f03c0 	ret

0000000000926e40 <opteed_smc_handler>:
  926e40:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
  926e44:	910003fd 	mov	x29, sp
  926e48:	a90153f3 	stp	x19, x20, [sp, #16]
  926e4c:	52804a14 	mov	w20, #0x250                 	// #592
  926e50:	a9025bf5 	stp	x21, x22, [sp, #32]
  926e54:	aa0103f6 	mov	x22, x1
  926e58:	a90363f7 	stp	x23, x24, [sp, #48]
  926e5c:	2a0003f7 	mov	w23, w0
  926e60:	a9046bf9 	stp	x25, x26, [sp, #64]
  926e64:	aa0203f8 	mov	x24, x2
  926e68:	a90573fb 	stp	x27, x28, [sp, #80]
  926e6c:	aa0303f9 	mov	x25, x3
  926e70:	aa0403fb 	mov	x27, x4
  926e74:	aa0603fa 	mov	x26, x6
  926e78:	aa0703fc 	mov	x28, x7
  926e7c:	94000186 	bl	927494 <plat_my_core_pos>
  926e80:	2a0003f5 	mov	w21, w0
  926e84:	d0000053 	adrp	x19, 930000 <psci_ns_context+0x620>
  926e88:	9bb47eb4 	umull	x20, w21, w20
  926e8c:	360004bc 	tbz	w28, #0, 926f20 <opteed_smc_handler+0xe0>
  926e90:	52800020 	mov	w0, #0x1                   	// #1
  926e94:	97fff8a3 	bl	925120 <cm_el1_sysregs_context_save>
  926e98:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  926e9c:	f9429001 	ldr	x1, [x0, #1312]
  926ea0:	36f80057 	tbz	w23, #31, 926ea8 <opteed_smc_handler+0x68>
  926ea4:	91001021 	add	x1, x1, #0x4
  926ea8:	52800000 	mov	w0, #0x0                   	// #0
  926eac:	97fff8db 	bl	925218 <cm_set_elr_el3>
  926eb0:	52800000 	mov	w0, #0x0                   	// #0
  926eb4:	97fff8ba 	bl	92519c <cm_el1_sysregs_context_restore>
  926eb8:	52800000 	mov	w0, #0x0                   	// #0
  926ebc:	97fff8f0 	bl	92527c <cm_set_next_eret_context>
  926ec0:	9114c273 	add	x19, x19, #0x530
  926ec4:	2a1503e1 	mov	w1, w21
  926ec8:	d2804a02 	mov	x2, #0x250                 	// #592
  926ecc:	f9401340 	ldr	x0, [x26, #32]
  926ed0:	d503201f 	nop
  926ed4:	9b024c21 	madd	x1, x1, x2, x19
  926ed8:	f9002020 	str	x0, [x1, #64]
  926edc:	f9401740 	ldr	x0, [x26, #40]
  926ee0:	f9002420 	str	x0, [x1, #72]
  926ee4:	f9401b40 	ldr	x0, [x26, #48]
  926ee8:	f9002820 	str	x0, [x1, #80]
  926eec:	f9401f40 	ldr	x0, [x26, #56]
  926ef0:	f9002c20 	str	x0, [x1, #88]
  926ef4:	91008280 	add	x0, x20, #0x20
  926ef8:	8b130000 	add	x0, x0, x19
  926efc:	a9025837 	stp	x23, x22, [x1, #32]
  926f00:	a9036438 	stp	x24, x25, [x1, #48]
  926f04:	a94153f3 	ldp	x19, x20, [sp, #16]
  926f08:	a9425bf5 	ldp	x21, x22, [sp, #32]
  926f0c:	a94363f7 	ldp	x23, x24, [sp, #48]
  926f10:	a9446bf9 	ldp	x25, x26, [sp, #64]
  926f14:	a94573fb 	ldp	x27, x28, [sp, #80]
  926f18:	a8c67bfd 	ldp	x29, x30, [sp], #96
  926f1c:	d65f03c0 	ret
  926f20:	9114c260 	add	x0, x19, #0x530
  926f24:	8b000294 	add	x20, x20, x0
  926f28:	52a84000 	mov	w0, #0x42000000            	// #1107296256
  926f2c:	0b0002f7 	add	w23, w23, w0
  926f30:	710022ff 	cmp	w23, #0x8
  926f34:	54000348 	b.hi	926f9c <opteed_smc_handler+0x15c>  // b.pmore
  926f38:	d0000000 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  926f3c:	9123e000 	add	x0, x0, #0x8f8
  926f40:	38774800 	ldrb	w0, [x0, w23, uxtw]
  926f44:	10000061 	adr	x1, 926f50 <opteed_smc_handler+0x110>
  926f48:	8b208820 	add	x0, x1, w0, sxtb #2
  926f4c:	d61f0000 	br	x0
  926f50:	d0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  926f54:	f9029016 	str	x22, [x0, #1312]
  926f58:	b4000276 	cbz	x22, 926fa4 <opteed_smc_handler+0x164>
  926f5c:	d2804a01 	mov	x1, #0x250                 	// #592
  926f60:	9114c273 	add	x19, x19, #0x530
  926f64:	9b017eb5 	mul	x21, x21, x1
  926f68:	b8756a60 	ldr	w0, [x19, x21]
  926f6c:	121e7400 	and	w0, w0, #0xfffffffc
  926f70:	32000000 	orr	w0, w0, #0x1
  926f74:	b8356a60 	str	w0, [x19, x21]
  926f78:	d0000000 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  926f7c:	91246000 	add	x0, x0, #0x918
  926f80:	97fffc09 	bl	925fa4 <psci_register_spd_pm_hook>
  926f84:	90000001 	adrp	x1, 926000 <psci_print_power_domain_map>
  926f88:	52800042 	mov	w2, #0x2                   	// #2
  926f8c:	91373021 	add	x1, x1, #0xdcc
  926f90:	52800000 	mov	w0, #0x0                   	// #0
  926f94:	97fff723 	bl	924c20 <register_interrupt_type_handler>
  926f98:	34000060 	cbz	w0, 926fa4 <opteed_smc_handler+0x164>
  926f9c:	94000194 	bl	9275ec <console_flush>
  926fa0:	94000333 	bl	927c6c <do_panic>
  926fa4:	aa1603e1 	mov	x1, x22
  926fa8:	aa1403e0 	mov	x0, x20
  926fac:	97ffff7e 	bl	926da4 <opteed_synchronous_sp_exit>
  926fb0:	52800000 	mov	w0, #0x0                   	// #0
  926fb4:	97fff85b 	bl	925120 <cm_el1_sysregs_context_save>
  926fb8:	52800020 	mov	w0, #0x1                   	// #1
  926fbc:	97fff73f 	bl	924cb8 <cm_get_context>
  926fc0:	aa0003f3 	mov	x19, x0
  926fc4:	52800020 	mov	w0, #0x1                   	// #1
  926fc8:	97fff875 	bl	92519c <cm_el1_sysregs_context_restore>
  926fcc:	52800020 	mov	w0, #0x1                   	// #1
  926fd0:	97fff8ab 	bl	92527c <cm_set_next_eret_context>
  926fd4:	a9006276 	stp	x22, x24, [x19]
  926fd8:	a9016e79 	stp	x25, x27, [x19, #16]
  926fdc:	aa1303e0 	mov	x0, x19
  926fe0:	17ffffc9 	b	926f04 <opteed_smc_handler+0xc4>
  926fe4:	52800020 	mov	w0, #0x1                   	// #1
  926fe8:	97fff734 	bl	924cb8 <cm_get_context>
  926fec:	aa0003f3 	mov	x19, x0
  926ff0:	52800020 	mov	w0, #0x1                   	// #1
  926ff4:	97fff86a 	bl	92519c <cm_el1_sysregs_context_restore>
  926ff8:	52800020 	mov	w0, #0x1                   	// #1
  926ffc:	97fff8a0 	bl	92527c <cm_set_next_eret_context>
  927000:	17fffff7 	b	926fdc <opteed_smc_handler+0x19c>

0000000000927004 <opteed_setup>:
  927004:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  927008:	910003fd 	mov	x29, sp
  92700c:	f9000bf3 	str	x19, [sp, #16]
  927010:	94000121 	bl	927494 <plat_my_core_pos>
  927014:	2a0003f3 	mov	w19, w0
  927018:	52800000 	mov	w0, #0x0                   	// #0
  92701c:	97ffe577 	bl	9205f8 <bl31_plat_get_next_image_ep_info>
  927020:	b40002c0 	cbz	x0, 927078 <opteed_setup+0x74>
  927024:	f9400402 	ldr	x2, [x0, #8]
  927028:	b4000282 	cbz	x2, 927078 <opteed_setup+0x74>
  92702c:	b0000044 	adrp	x4, 930000 <psci_ns_context+0x620>
  927030:	f9400c01 	ldr	x1, [x0, #24]
  927034:	52804a06 	mov	w6, #0x250                 	// #592
  927038:	f9401003 	ldr	x3, [x0, #32]
  92703c:	b9052881 	str	w1, [x4, #1320]
  927040:	b0000044 	adrp	x4, 930000 <psci_ns_context+0x620>
  927044:	9114c084 	add	x4, x4, #0x530
  927048:	f9401805 	ldr	x5, [x0, #48]
  92704c:	d503201f 	nop
  927050:	9ba61266 	umaddl	x6, w19, w6, x4
  927054:	f9401404 	ldr	x4, [x0, #40]
  927058:	97ffff1e 	bl	926cd0 <opteed_init_optee_ep_state>
  92705c:	90000000 	adrp	x0, 927000 <opteed_smc_handler+0x1c0>
  927060:	91020000 	add	x0, x0, #0x80
  927064:	97fff699 	bl	924ac8 <bl31_register_bl32_init>
  927068:	52800000 	mov	w0, #0x0                   	// #0
  92706c:	f9400bf3 	ldr	x19, [sp, #16]
  927070:	a8c27bfd 	ldp	x29, x30, [sp], #32
  927074:	d65f03c0 	ret
  927078:	52800020 	mov	w0, #0x1                   	// #1
  92707c:	17fffffc 	b	92706c <opteed_setup+0x68>

0000000000927080 <opteed_init>:
  927080:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  927084:	910003fd 	mov	x29, sp
  927088:	f9000bf3 	str	x19, [sp, #16]
  92708c:	94000102 	bl	927494 <plat_my_core_pos>
  927090:	2a0003f3 	mov	w19, w0
  927094:	52800000 	mov	w0, #0x0                   	// #0
  927098:	97ffe558 	bl	9205f8 <bl31_plat_get_next_image_ep_info>
  92709c:	97fff816 	bl	9250f4 <cm_init_my_context>
  9270a0:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9270a4:	9114c000 	add	x0, x0, #0x530
  9270a8:	52804a01 	mov	w1, #0x250                 	// #592
  9270ac:	9ba10260 	umaddl	x0, w19, w1, x0
  9270b0:	97ffff31 	bl	926d74 <opteed_synchronous_sp_entry>
  9270b4:	f9400bf3 	ldr	x19, [sp, #16]
  9270b8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9270bc:	d65f03c0 	ret

00000000009270c0 <opteed_cpu_on_handler>:
  9270c0:	d65f03c0 	ret

00000000009270c4 <opteed_cpu_migrate_info>:
  9270c4:	52800040 	mov	w0, #0x2                   	// #2
  9270c8:	d65f03c0 	ret

00000000009270cc <opteed_system_reset>:
  9270cc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9270d0:	910003fd 	mov	x29, sp
  9270d4:	f9000bf3 	str	x19, [sp, #16]
  9270d8:	940000ef 	bl	927494 <plat_my_core_pos>
  9270dc:	2a0003f3 	mov	w19, w0
  9270e0:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9270e4:	f9429001 	ldr	x1, [x0, #1312]
  9270e8:	52800000 	mov	w0, #0x0                   	// #0
  9270ec:	91008021 	add	x1, x1, #0x20
  9270f0:	97fff84a 	bl	925218 <cm_set_elr_el3>
  9270f4:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9270f8:	9114c000 	add	x0, x0, #0x530
  9270fc:	52804a01 	mov	w1, #0x250                 	// #592
  927100:	9ba10260 	umaddl	x0, w19, w1, x0
  927104:	f9400bf3 	ldr	x19, [sp, #16]
  927108:	a8c27bfd 	ldp	x29, x30, [sp], #32
  92710c:	17ffff1a 	b	926d74 <opteed_synchronous_sp_entry>

0000000000927110 <opteed_system_off>:
  927110:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  927114:	910003fd 	mov	x29, sp
  927118:	f9000bf3 	str	x19, [sp, #16]
  92711c:	940000de 	bl	927494 <plat_my_core_pos>
  927120:	2a0003f3 	mov	w19, w0
  927124:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  927128:	f9429001 	ldr	x1, [x0, #1312]
  92712c:	52800000 	mov	w0, #0x0                   	// #0
  927130:	91007021 	add	x1, x1, #0x1c
  927134:	97fff839 	bl	925218 <cm_set_elr_el3>
  927138:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  92713c:	9114c000 	add	x0, x0, #0x530
  927140:	52804a01 	mov	w1, #0x250                 	// #592
  927144:	9ba10260 	umaddl	x0, w19, w1, x0
  927148:	f9400bf3 	ldr	x19, [sp, #16]
  92714c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  927150:	17ffff09 	b	926d74 <opteed_synchronous_sp_entry>

0000000000927154 <opteed_cpu_suspend_finish_handler>:
  927154:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  927158:	910003fd 	mov	x29, sp
  92715c:	a90153f3 	stp	x19, x20, [sp, #16]
  927160:	b0000053 	adrp	x19, 930000 <psci_ns_context+0x620>
  927164:	a9025bf5 	stp	x21, x22, [sp, #32]
  927168:	d2804a16 	mov	x22, #0x250                 	// #592
  92716c:	f9001bf7 	str	x23, [sp, #48]
  927170:	aa0003f7 	mov	x23, x0
  927174:	940000c8 	bl	927494 <plat_my_core_pos>
  927178:	2a0003f4 	mov	w20, w0
  92717c:	aa1403f5 	mov	x21, x20
  927180:	9114c273 	add	x19, x19, #0x530
  927184:	9b167e94 	mul	x20, x20, x22
  927188:	8b140260 	add	x0, x19, x20
  92718c:	f9001017 	str	x23, [x0, #32]
  927190:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  927194:	f9429001 	ldr	x1, [x0, #1312]
  927198:	52800000 	mov	w0, #0x0                   	// #0
  92719c:	91004021 	add	x1, x1, #0x10
  9271a0:	97fff81e 	bl	925218 <cm_set_elr_el3>
  9271a4:	9bb67ea0 	umull	x0, w21, w22
  9271a8:	8b000260 	add	x0, x19, x0
  9271ac:	97fffef2 	bl	926d74 <opteed_synchronous_sp_entry>
  9271b0:	34000060 	cbz	w0, 9271bc <opteed_cpu_suspend_finish_handler+0x68>
  9271b4:	9400010e 	bl	9275ec <console_flush>
  9271b8:	940002ad 	bl	927c6c <do_panic>
  9271bc:	b8746a60 	ldr	w0, [x19, x20]
  9271c0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9271c4:	121e7400 	and	w0, w0, #0xfffffffc
  9271c8:	32000000 	orr	w0, w0, #0x1
  9271cc:	f9401bf7 	ldr	x23, [sp, #48]
  9271d0:	b8346a60 	str	w0, [x19, x20]
  9271d4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9271d8:	a8c47bfd 	ldp	x29, x30, [sp], #64
  9271dc:	d65f03c0 	ret

00000000009271e0 <opteed_cpu_suspend_handler>:
  9271e0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  9271e4:	910003fd 	mov	x29, sp
  9271e8:	a90153f3 	stp	x19, x20, [sp, #16]
  9271ec:	b0000053 	adrp	x19, 930000 <psci_ns_context+0x620>
  9271f0:	a9025bf5 	stp	x21, x22, [sp, #32]
  9271f4:	d2804a16 	mov	x22, #0x250                 	// #592
  9271f8:	f9001bf7 	str	x23, [sp, #48]
  9271fc:	aa0003f7 	mov	x23, x0
  927200:	940000a5 	bl	927494 <plat_my_core_pos>
  927204:	2a0003f4 	mov	w20, w0
  927208:	aa1403f5 	mov	x21, x20
  92720c:	9114c273 	add	x19, x19, #0x530
  927210:	9b167e94 	mul	x20, x20, x22
  927214:	8b140260 	add	x0, x19, x20
  927218:	f9001017 	str	x23, [x0, #32]
  92721c:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  927220:	f9429001 	ldr	x1, [x0, #1312]
  927224:	52800000 	mov	w0, #0x0                   	// #0
  927228:	91005021 	add	x1, x1, #0x14
  92722c:	97fff7fb 	bl	925218 <cm_set_elr_el3>
  927230:	9bb67ea0 	umull	x0, w21, w22
  927234:	8b000260 	add	x0, x19, x0
  927238:	97fffecf 	bl	926d74 <opteed_synchronous_sp_entry>
  92723c:	34000060 	cbz	w0, 927248 <opteed_cpu_suspend_handler+0x68>
  927240:	940000eb 	bl	9275ec <console_flush>
  927244:	9400028a 	bl	927c6c <do_panic>
  927248:	b8746a60 	ldr	w0, [x19, x20]
  92724c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  927250:	121e7400 	and	w0, w0, #0xfffffffc
  927254:	321f0000 	orr	w0, w0, #0x2
  927258:	f9401bf7 	ldr	x23, [sp, #48]
  92725c:	b8346a60 	str	w0, [x19, x20]
  927260:	a94153f3 	ldp	x19, x20, [sp, #16]
  927264:	a8c47bfd 	ldp	x29, x30, [sp], #64
  927268:	d65f03c0 	ret

000000000092726c <opteed_cpu_off_handler>:
  92726c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  927270:	910003fd 	mov	x29, sp
  927274:	a90153f3 	stp	x19, x20, [sp, #16]
  927278:	94000087 	bl	927494 <plat_my_core_pos>
  92727c:	2a0003f3 	mov	w19, w0
  927280:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  927284:	b0000054 	adrp	x20, 930000 <psci_ns_context+0x620>
  927288:	9114c294 	add	x20, x20, #0x530
  92728c:	f9429001 	ldr	x1, [x0, #1312]
  927290:	52800000 	mov	w0, #0x0                   	// #0
  927294:	91003021 	add	x1, x1, #0xc
  927298:	97fff7e0 	bl	925218 <cm_set_elr_el3>
  92729c:	52804a00 	mov	w0, #0x250                 	// #592
  9272a0:	9ba05260 	umaddl	x0, w19, w0, x20
  9272a4:	97fffeb4 	bl	926d74 <opteed_synchronous_sp_entry>
  9272a8:	34000060 	cbz	w0, 9272b4 <opteed_cpu_off_handler+0x48>
  9272ac:	940000d0 	bl	9275ec <console_flush>
  9272b0:	9400026f 	bl	927c6c <do_panic>
  9272b4:	d2804a00 	mov	x0, #0x250                 	// #592
  9272b8:	9b007e73 	mul	x19, x19, x0
  9272bc:	b8736a80 	ldr	w0, [x20, x19]
  9272c0:	121e7400 	and	w0, w0, #0xfffffffc
  9272c4:	b8336a80 	str	w0, [x20, x19]
  9272c8:	52800000 	mov	w0, #0x0                   	// #0
  9272cc:	a94153f3 	ldp	x19, x20, [sp, #16]
  9272d0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9272d4:	d65f03c0 	ret

00000000009272d8 <opteed_cpu_on_finish_handler>:
  9272d8:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
  9272dc:	910003fd 	mov	x29, sp
  9272e0:	a90153f3 	stp	x19, x20, [sp, #16]
  9272e4:	b0000054 	adrp	x20, 930000 <psci_ns_context+0x620>
  9272e8:	f90013f5 	str	x21, [sp, #32]
  9272ec:	9400006a 	bl	927494 <plat_my_core_pos>
  9272f0:	2a0003f3 	mov	w19, w0
  9272f4:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  9272f8:	9114c294 	add	x20, x20, #0x530
  9272fc:	52804a15 	mov	w21, #0x250                 	// #592
  927300:	f9429002 	ldr	x2, [x0, #1312]
  927304:	b0000040 	adrp	x0, 930000 <psci_ns_context+0x620>
  927308:	d2800005 	mov	x5, #0x0                   	// #0
  92730c:	d2800004 	mov	x4, #0x0                   	// #0
  927310:	b9452801 	ldr	w1, [x0, #1320]
  927314:	d503201f 	nop
  927318:	9bb55275 	umaddl	x21, w19, w21, x20
  92731c:	91002042 	add	x2, x2, #0x8
  927320:	d2800003 	mov	x3, #0x0                   	// #0
  927324:	aa1503e6 	mov	x6, x21
  927328:	9100e3a0 	add	x0, x29, #0x38
  92732c:	97fffe69 	bl	926cd0 <opteed_init_optee_ep_state>
  927330:	9100e3a0 	add	x0, x29, #0x38
  927334:	97fff770 	bl	9250f4 <cm_init_my_context>
  927338:	aa1503e0 	mov	x0, x21
  92733c:	97fffe8e 	bl	926d74 <opteed_synchronous_sp_entry>
  927340:	34000060 	cbz	w0, 92734c <opteed_cpu_on_finish_handler+0x74>
  927344:	940000aa 	bl	9275ec <console_flush>
  927348:	94000249 	bl	927c6c <do_panic>
  92734c:	d2804a00 	mov	x0, #0x250                 	// #592
  927350:	f94013f5 	ldr	x21, [sp, #32]
  927354:	9b007e73 	mul	x19, x19, x0
  927358:	b8736a80 	ldr	w0, [x20, x19]
  92735c:	121e7400 	and	w0, w0, #0xfffffffc
  927360:	32000000 	orr	w0, w0, #0x1
  927364:	b8336a80 	str	w0, [x20, x19]
  927368:	a94153f3 	ldp	x19, x20, [sp, #16]
  92736c:	a8c97bfd 	ldp	x29, x30, [sp], #144
  927370:	d65f03c0 	ret

0000000000927374 <print_entry_point_info>:
  927374:	d65f03c0 	ret

0000000000927378 <tf_log>:
  927378:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
  92737c:	910003fd 	mov	x29, sp
  927380:	a90153f3 	stp	x19, x20, [sp, #16]
  927384:	a9068ba1 	stp	x1, x2, [x29, #104]
  927388:	f0000002 	adrp	x2, 92a000 <__RO_END__>
  92738c:	a90793a3 	stp	x3, x4, [x29, #120]
  927390:	a9089ba5 	stp	x5, x6, [x29, #136]
  927394:	f9004fa7 	str	x7, [x29, #152]
  927398:	b9415442 	ldr	w2, [x2, #340]
  92739c:	39400001 	ldrb	w1, [x0]
  9273a0:	6b01005f 	cmp	w2, w1
  9273a4:	540002a3 	b.cc	9273f8 <tf_log+0x80>  // b.lo, b.ul, b.last
  9273a8:	aa0003f3 	mov	x19, x0
  9273ac:	2a0103e0 	mov	w0, w1
  9273b0:	94000018 	bl	927410 <plat_log_get_prefix>
  9273b4:	aa0003f4 	mov	x20, x0
  9273b8:	39400280 	ldrb	w0, [x20]
  9273bc:	35000240 	cbnz	w0, 927404 <tf_log+0x8c>
  9273c0:	910283a0 	add	x0, x29, #0xa0
  9273c4:	a90403a0 	stp	x0, x0, [x29, #64]
  9273c8:	910183a0 	add	x0, x29, #0x60
  9273cc:	f9002ba0 	str	x0, [x29, #80]
  9273d0:	b9005fbf 	str	wzr, [x29, #92]
  9273d4:	128006e0 	mov	w0, #0xffffffc8            	// #-56
  9273d8:	b9005ba0 	str	w0, [x29, #88]
  9273dc:	a94407a0 	ldp	x0, x1, [x29, #64]
  9273e0:	a90207a0 	stp	x0, x1, [x29, #32]
  9273e4:	a94507a0 	ldp	x0, x1, [x29, #80]
  9273e8:	a90307a0 	stp	x0, x1, [x29, #48]
  9273ec:	910083a1 	add	x1, x29, #0x20
  9273f0:	91000660 	add	x0, x19, #0x1
  9273f4:	9400032a 	bl	92809c <vprintf>
  9273f8:	a94153f3 	ldp	x19, x20, [sp, #16]
  9273fc:	a8ca7bfd 	ldp	x29, x30, [sp], #160
  927400:	d65f03c0 	ret
  927404:	9400043d 	bl	9284f8 <putchar>
  927408:	91000694 	add	x20, x20, #0x1
  92740c:	17ffffeb 	b	9273b8 <tf_log+0x40>

0000000000927410 <plat_log_get_prefix>:
  927410:	7100c81f 	cmp	w0, #0x32
  927414:	52800641 	mov	w1, #0x32                  	// #50
  927418:	1a819000 	csel	w0, w0, w1, ls  // ls = plast
  92741c:	52800141 	mov	w1, #0xa                   	// #10
  927420:	6b01001f 	cmp	w0, w1
  927424:	1a812000 	csel	w0, w0, w1, cs  // cs = hs, nlast
  927428:	1ac10800 	udiv	w0, w0, w1
  92742c:	b0000001 	adrp	x1, 928000 <unsigned_num_print+0x1c>
  927430:	91258021 	add	x1, x1, #0x960
  927434:	51000400 	sub	w0, w0, #0x1
  927438:	f8607820 	ldr	x0, [x1, x0, lsl #3]
  92743c:	d65f03c0 	ret

0000000000927440 <plat_ea_handler>:
  927440:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  927444:	910003fd 	mov	x29, sp
  927448:	a90153f3 	stp	x19, x20, [sp, #16]
  92744c:	2a0003f3 	mov	w19, w0
  927450:	aa0103f4 	mov	x20, x1
  927454:	d53800a1 	mrs	x1, mpidr_el1
  927458:	b0000000 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  92745c:	9126e800 	add	x0, x0, #0x9ba
  927460:	97ffffc6 	bl	927378 <tf_log>
  927464:	aa1403e2 	mov	x2, x20
  927468:	2a1303e1 	mov	w1, w19
  92746c:	b0000000 	adrp	x0, 928000 <unsigned_num_print+0x1c>
  927470:	9127bc00 	add	x0, x0, #0x9ef
  927474:	97ffffc1 	bl	927378 <tf_log>
  927478:	9400005d 	bl	9275ec <console_flush>
  92747c:	940001fc 	bl	927c6c <do_panic>

0000000000927480 <plat_is_my_cpu_primary>:
  927480:	d53800a0 	mrs	x0, mpidr_el1
  927484:	92401c00 	and	x0, x0, #0xff
  927488:	f100001f 	cmp	x0, #0x0
  92748c:	9a9f17e0 	cset	x0, eq  // eq = none
  927490:	d65f03c0 	ret

0000000000927494 <plat_my_core_pos>:
  927494:	d53800a0 	mrs	x0, mpidr_el1
  927498:	92401c01 	and	x1, x0, #0xff
  92749c:	92781c00 	and	x0, x0, #0xff00
  9274a0:	8b401820 	add	x0, x1, x0, lsr #6
  9274a4:	d65f03c0 	ret

00000000009274a8 <plat_get_my_entrypoint>:
  9274a8:	f0000001 	adrp	x1, 92a000 <__RO_END__>
  9274ac:	f940ac20 	ldr	x0, [x1, #344]
  9274b0:	d65f03c0 	ret

00000000009274b4 <imx_mailbox_init>:
  9274b4:	f0000001 	adrp	x1, 92a000 <__RO_END__>
  9274b8:	f900ac20 	str	x0, [x1, #344]
  9274bc:	d65f03c0 	ret

00000000009274c0 <plat_secondary_cold_boot_setup>:
  9274c0:	14000000 	b	9274c0 <plat_secondary_cold_boot_setup>

00000000009274c4 <plat_crash_console_init>:
  9274c4:	d65f03c0 	ret

00000000009274c8 <plat_crash_console_putc>:
  9274c8:	d65f03c0 	ret

00000000009274cc <platform_mem_init>:
  9274cc:	d65f03c0 	ret

00000000009274d0 <cortex_a53_disable_dcache>:
  9274d0:	d53e1001 	mrs	x1, sctlr_el3
  9274d4:	927df821 	and	x1, x1, #0xfffffffffffffffb
  9274d8:	d51e1001 	msr	sctlr_el3, x1
  9274dc:	d5033fdf 	isb
  9274e0:	d65f03c0 	ret

00000000009274e4 <cortex_a53_disable_smp>:
  9274e4:	d539f220 	mrs	x0, s3_1_c15_c2_1
  9274e8:	9279f800 	and	x0, x0, #0xffffffffffffffbf
  9274ec:	d519f220 	msr	s3_1_c15_c2_1, x0
  9274f0:	d5033fdf 	isb
  9274f4:	d5033f9f 	dsb	sy
  9274f8:	d65f03c0 	ret

00000000009274fc <errata_a53_855873_wa>:
  9274fc:	aa1e03f1 	mov	x17, x30
  927500:	94000006 	bl	927518 <check_errata_855873>
  927504:	b4000080 	cbz	x0, 927514 <errata_a53_855873_wa+0x18>
  927508:	d539f201 	mrs	x1, s3_1_c15_c2_0
  92750c:	b2540021 	orr	x1, x1, #0x100000000000
  927510:	d519f201 	msr	s3_1_c15_c2_0, x1
  927514:	d65f0220 	ret	x17

0000000000927518 <check_errata_855873>:
  927518:	d2800061 	mov	x1, #0x3                   	// #3
  92751c:	140000ef 	b	9278d8 <cpu_rev_var_hs>

0000000000927520 <cortex_a53_reset_func>:
  927520:	aa1e03f3 	mov	x19, x30
  927524:	940000e9 	bl	9278c8 <cpu_get_rev_var>
  927528:	aa0003f2 	mov	x18, x0
  92752c:	aa1203e0 	mov	x0, x18
  927530:	97fffff3 	bl	9274fc <errata_a53_855873_wa>
  927534:	d539f220 	mrs	x0, s3_1_c15_c2_1
  927538:	b27a0000 	orr	x0, x0, #0x40
  92753c:	d519f220 	msr	s3_1_c15_c2_1, x0
  927540:	d5033fdf 	isb
  927544:	d65f0260 	ret	x19

0000000000927548 <cortex_a53_core_pwr_dwn>:
  927548:	aa1e03f2 	mov	x18, x30
  92754c:	97ffffe1 	bl	9274d0 <cortex_a53_disable_dcache>
  927550:	d2800020 	mov	x0, #0x1                   	// #1
  927554:	94000237 	bl	927e30 <dcsw_op_level1>
  927558:	aa1203fe 	mov	x30, x18
  92755c:	17ffffe2 	b	9274e4 <cortex_a53_disable_smp>

0000000000927560 <cortex_a53_cluster_pwr_dwn>:
  927560:	aa1e03f2 	mov	x18, x30
  927564:	97ffffdb 	bl	9274d0 <cortex_a53_disable_dcache>
  927568:	d2800020 	mov	x0, #0x1                   	// #1
  92756c:	94000231 	bl	927e30 <dcsw_op_level1>
  927570:	94000276 	bl	927f48 <plat_disable_acp>
  927574:	d2800020 	mov	x0, #0x1                   	// #1
  927578:	94000232 	bl	927e40 <dcsw_op_level2>
  92757c:	aa1203fe 	mov	x30, x18
  927580:	17ffffd9 	b	9274e4 <cortex_a53_disable_smp>

0000000000927584 <console_putc>:
  927584:	a9bf7bf5 	stp	x21, x30, [sp, #-16]!
  927588:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
  92758c:	12800ff4 	mov	w20, #0xffffff80            	// #-128
  927590:	2a0003f3 	mov	w19, w0
  927594:	f0000015 	adrp	x21, 92a000 <__RO_END__>
  927598:	f940b2b5 	ldr	x21, [x21, #352]

000000000092759c <putc_loop>:
  92759c:	b4000215 	cbz	x21, 9275dc <putc_done>
  9275a0:	f0000001 	adrp	x1, 92a000 <__RO_END__>
  9275a4:	3945a021 	ldrb	w1, [x1, #360]
  9275a8:	b9400aa2 	ldr	w2, [x21, #8]
  9275ac:	6a02003f 	tst	w1, w2
  9275b0:	54000120 	b.eq	9275d4 <putc_continue>  // b.none
  9275b4:	f9400aa2 	ldr	x2, [x21, #16]
  9275b8:	b40000e2 	cbz	x2, 9275d4 <putc_continue>
  9275bc:	2a1303e0 	mov	w0, w19
  9275c0:	aa1503e1 	mov	x1, x21
  9275c4:	d63f0040 	blr	x2
  9275c8:	3102029f 	cmn	w20, #0x80
  9275cc:	7a401808 	ccmp	w0, #0x0, #0x8, ne  // ne = any
  9275d0:	1a94b014 	csel	w20, w0, w20, lt  // lt = tstop

00000000009275d4 <putc_continue>:
  9275d4:	f94002b5 	ldr	x21, [x21]
  9275d8:	17fffff1 	b	92759c <putc_loop>

00000000009275dc <putc_done>:
  9275dc:	2a1403e0 	mov	w0, w20
  9275e0:	a8c153f3 	ldp	x19, x20, [sp], #16
  9275e4:	a8c17bf5 	ldp	x21, x30, [sp], #16
  9275e8:	d65f03c0 	ret

00000000009275ec <console_flush>:
  9275ec:	a9bf7ffe 	stp	x30, xzr, [sp, #-16]!
  9275f0:	a9bf57f4 	stp	x20, x21, [sp, #-16]!
  9275f4:	12800ff4 	mov	w20, #0xffffff80            	// #-128
  9275f8:	f0000015 	adrp	x21, 92a000 <__RO_END__>
  9275fc:	f940b2b5 	ldr	x21, [x21, #352]

0000000000927600 <flush_loop>:
  927600:	b40001f5 	cbz	x21, 92763c <flush_done>
  927604:	f0000001 	adrp	x1, 92a000 <__RO_END__>
  927608:	3945a021 	ldrb	w1, [x1, #360]
  92760c:	b9400aa2 	ldr	w2, [x21, #8]
  927610:	6a02003f 	tst	w1, w2
  927614:	54000100 	b.eq	927634 <flush_continue>  // b.none
  927618:	f94012a1 	ldr	x1, [x21, #32]
  92761c:	b40000c1 	cbz	x1, 927634 <flush_continue>
  927620:	aa1503e0 	mov	x0, x21
  927624:	d63f0020 	blr	x1
  927628:	3102029f 	cmn	w20, #0x80
  92762c:	7a401808 	ccmp	w0, #0x0, #0x8, ne  // ne = any
  927630:	1a94b014 	csel	w20, w0, w20, lt  // lt = tstop

0000000000927634 <flush_continue>:
  927634:	f94002b5 	ldr	x21, [x21]
  927638:	17fffff2 	b	927600 <flush_loop>

000000000092763c <flush_done>:
  92763c:	2a1403e0 	mov	w0, w20
  927640:	a8c157f4 	ldp	x20, x21, [sp], #16
  927644:	a8c17ffe 	ldp	x30, xzr, [sp], #16
  927648:	d65f03c0 	ret

000000000092764c <report_unhandled_exception>:
  92764c:	94000240 	bl	927f4c <plat_panic_handler>

0000000000927650 <enter_lower_el_sync_ea>:
  927650:	f9007bfe 	str	x30, [sp, #240]
  927654:	d53e521e 	mrs	x30, esr_el3
  927658:	d35a7fde 	ubfx	x30, x30, #26, #6
  92765c:	f10083df 	cmp	x30, #0x20
  927660:	54000060 	b.eq	92766c <enter_lower_el_sync_ea+0x1c>  // b.none
  927664:	f10093df 	cmp	x30, #0x24
  927668:	54000101 	b.ne	927688 <enter_lower_el_sync_ea+0x38>  // b.any
  92766c:	d53e521e 	mrs	x30, esr_el3
  927670:	364800de 	tbz	w30, #9, 927688 <enter_lower_el_sync_ea+0x38>
  927674:	94000129 	bl	927b18 <save_gp_registers>
  927678:	d2800020 	mov	x0, #0x1                   	// #1
  92767c:	d53e5201 	mrs	x1, esr_el3
  927680:	100029be 	adr	x30, 927bb4 <el3_exit>
  927684:	14000009 	b	9276a8 <delegate_sync_ea>
  927688:	f9407bfe 	ldr	x30, [sp, #240]
  92768c:	97fffff0 	bl	92764c <report_unhandled_exception>

0000000000927690 <enter_lower_el_async_ea>:
  927690:	f9007bfe 	str	x30, [sp, #240]
  927694:	94000121 	bl	927b18 <save_gp_registers>
  927698:	d2800000 	mov	x0, #0x0                   	// #0
  92769c:	d53e5201 	mrs	x1, esr_el3
  9276a0:	100028be 	adr	x30, 927bb4 <el3_exit>
  9276a4:	14000002 	b	9276ac <delegate_async_ea>

00000000009276a8 <delegate_sync_ea>:
  9276a8:	14000002 	b	9276b0 <ea_proceed>

00000000009276ac <delegate_async_ea>:
  9276ac:	14000001 	b	9276b0 <ea_proceed>

00000000009276b0 <ea_proceed>:
  9276b0:	f94087e5 	ldr	x5, [sp, #264]
  9276b4:	b4000045 	cbz	x5, 9276bc <ea_proceed+0xc>
  9276b8:	94000228 	bl	927f58 <plat_handle_double_fault>
  9276bc:	d53e4002 	mrs	x2, spsr_el3
  9276c0:	d53e4023 	mrs	x3, elr_el3
  9276c4:	a9118fe2 	stp	x2, x3, [sp, #280]
  9276c8:	d53e1104 	mrs	x4, scr_el3
  9276cc:	d53e5205 	mrs	x5, esr_el3
  9276d0:	a91017e4 	stp	x4, x5, [sp, #256]
  9276d4:	aa1f03e2 	mov	x2, xzr
  9276d8:	910003e3 	mov	x3, sp
  9276dc:	d3400084 	ubfx	x4, x4, #0, #1
  9276e0:	f9408be5 	ldr	x5, [sp, #272]
  9276e4:	d50040bf 	msr	spsel, #0x0
  9276e8:	910000bf 	mov	sp, x5
  9276ec:	aa1e03fd 	mov	x29, x30
  9276f0:	97ffff54 	bl	927440 <plat_ea_handler>
  9276f4:	d50041bf 	msr	spsel, #0x1
  9276f8:	a9518be1 	ldp	x1, x2, [sp, #280]
  9276fc:	d51e4001 	msr	spsr_el3, x1
  927700:	d51e4022 	msr	elr_el3, x2
  927704:	a95013e3 	ldp	x3, x4, [sp, #256]
  927708:	d51e1103 	msr	scr_el3, x3
  92770c:	d51e5204 	msr	esr_el3, x4
  927710:	f90087ff 	str	xzr, [sp, #264]
  927714:	d65f03a0 	ret	x29

0000000000927718 <smc_handler>:
  927718:	37f00520 	tbnz	w0, #30, 9277bc <smc_prohibited>

000000000092771c <smc_handler64>:
  92771c:	a90217e4 	stp	x4, x5, [sp, #32]
  927720:	a9031fe6 	stp	x6, x7, [sp, #48]
  927724:	a90427e8 	stp	x8, x9, [sp, #64]
  927728:	a9052fea 	stp	x10, x11, [sp, #80]
  92772c:	a90637ec 	stp	x12, x13, [sp, #96]
  927730:	a9073fee 	stp	x14, x15, [sp, #112]
  927734:	a90847f0 	stp	x16, x17, [sp, #128]
  927738:	a9094ff2 	stp	x18, x19, [sp, #144]
  92773c:	a90a57f4 	stp	x20, x21, [sp, #160]
  927740:	a90b5ff6 	stp	x22, x23, [sp, #176]
  927744:	a90c67f8 	stp	x24, x25, [sp, #192]
  927748:	a90d6ffa 	stp	x26, x27, [sp, #208]
  92774c:	a90e77fc 	stp	x28, x29, [sp, #224]
  927750:	d5384112 	mrs	x18, sp_el0
  927754:	f9007ff2 	str	x18, [sp, #248]
  927758:	aa1f03e5 	mov	x5, xzr
  92775c:	910003e6 	mov	x6, sp
  927760:	d3587410 	ubfx	x16, x0, #24, #6
  927764:	d35f7c0f 	ubfx	x15, x0, #31, #1
  927768:	aa0f1a10 	orr	x16, x16, x15, lsl #6
  92776c:	10045bae 	adr	x14, 9302e0 <rt_svc_descs_indices>
  927770:	387069cf 	ldrb	w15, [x14, x16]
  927774:	373801ef 	tbnz	w15, #7, 9277b0 <smc_unknown>
  927778:	1000968b 	adr	x11, 928a48 <__RT_SVC_DESCS_START__+0x18>
  92777c:	531b69ea 	lsl	w10, w15, #5
  927780:	f86a496f 	ldr	x15, [x11, w10, uxtw]
  927784:	f94088cc 	ldr	x12, [x6, #272]
  927788:	d50040bf 	msr	spsel, #0x0
  92778c:	d53e4010 	mrs	x16, spsr_el3
  927790:	d53e4031 	mrs	x17, elr_el3
  927794:	d53e1112 	mrs	x18, scr_el3
  927798:	a911c4d0 	stp	x16, x17, [x6, #280]
  92779c:	f90080d2 	str	x18, [x6, #256]
  9277a0:	b3400247 	bfxil	x7, x18, #0, #1
  9277a4:	9100019f 	mov	sp, x12
  9277a8:	d63f01e0 	blr	x15
  9277ac:	14000102 	b	927bb4 <el3_exit>

00000000009277b0 <smc_unknown>:
  9277b0:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  9277b4:	f90003e0 	str	x0, [sp]
  9277b8:	140000fc 	b	927ba8 <restore_gp_registers_eret>

00000000009277bc <smc_prohibited>:
  9277bc:	f9407bfe 	ldr	x30, [sp, #240]
  9277c0:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  9277c4:	d69f03e0 	eret

00000000009277c8 <rt_svc_fw_critical_error>:
  9277c8:	d50041bf 	msr	spsel, #0x1
  9277cc:	97ffffa0 	bl	92764c <report_unhandled_exception>

00000000009277d0 <plat_get_my_stack>:
  9277d0:	aa1e03ea 	mov	x10, x30
  9277d4:	97ffff30 	bl	927494 <plat_my_core_pos>
  9277d8:	58000082 	ldr	x2, 9277e8 <plat_get_my_stack+0x18>
  9277dc:	d2816001 	mov	x1, #0xb00                 	// #2816
  9277e0:	9b010800 	madd	x0, x0, x1, x2
  9277e4:	d65f0140 	ret	x10
  9277e8:	0092ac80 	.word	0x0092ac80
  9277ec:	00000000 	.word	0x00000000

00000000009277f0 <plat_set_my_stack>:
  9277f0:	aa1e03e9 	mov	x9, x30
  9277f4:	97fffff7 	bl	9277d0 <plat_get_my_stack>
  9277f8:	9100001f 	mov	sp, x0
  9277fc:	d65f0120 	ret	x9

0000000000927800 <init_cpu_data_ptr>:
  927800:	aa1e03ea 	mov	x10, x30
  927804:	97ffff24 	bl	927494 <plat_my_core_pos>
  927808:	94000003 	bl	927814 <_cpu_data_by_index>
  92780c:	d51ed040 	msr	tpidr_el3, x0
  927810:	d65f0140 	ret	x10

0000000000927814 <_cpu_data_by_index>:
  927814:	d2800801 	mov	x1, #0x40                  	// #64
  927818:	9b017c00 	mul	x0, x0, x1
  92781c:	10045b21 	adr	x1, 930380 <percpu_data>
  927820:	8b010000 	add	x0, x0, x1
  927824:	d65f03c0 	ret

0000000000927828 <reset_handler>:
  927828:	aa1e03f3 	mov	x19, x30
  92782c:	940001c6 	bl	927f44 <plat_reset_handler>
  927830:	94000017 	bl	92788c <get_cpu_ops_ptr>
  927834:	f9400402 	ldr	x2, [x0, #8]
  927838:	aa1303fe 	mov	x30, x19
  92783c:	b4000042 	cbz	x2, 927844 <reset_handler+0x1c>
  927840:	d61f0040 	br	x2
  927844:	d65f03c0 	ret

0000000000927848 <prepare_cpu_pwr_dwn>:
  927848:	d2800022 	mov	x2, #0x1                   	// #1
  92784c:	eb02001f 	cmp	x0, x2
  927850:	9a808042 	csel	x2, x2, x0, hi  // hi = pmore
  927854:	d53ed041 	mrs	x1, tpidr_el3
  927858:	f9400820 	ldr	x0, [x1, #16]
  92785c:	d2800401 	mov	x1, #0x20                  	// #32
  927860:	8b020c21 	add	x1, x1, x2, lsl #3
  927864:	f8616801 	ldr	x1, [x0, x1]
  927868:	d61f0020 	br	x1

000000000092786c <init_cpu_ops>:
  92786c:	d53ed046 	mrs	x6, tpidr_el3
  927870:	f94008c0 	ldr	x0, [x6, #16]
  927874:	b50000a0 	cbnz	x0, 927888 <init_cpu_ops+0x1c>
  927878:	aa1e03ea 	mov	x10, x30
  92787c:	94000004 	bl	92788c <get_cpu_ops_ptr>
  927880:	f8010cc0 	str	x0, [x6, #16]!
  927884:	aa0a03fe 	mov	x30, x10
  927888:	d65f03c0 	ret

000000000092788c <get_cpu_ops_ptr>:
  92788c:	10009224 	adr	x4, 928ad0 <__CPU_OPS_START__>
  927890:	10009385 	adr	x5, 928b00 <__cb_func_spe_drain_buffers_hookcm_entering_secure_world>
  927894:	d2800000 	mov	x0, #0x0                   	// #0
  927898:	d5380002 	mrs	x2, midr_el1
  92789c:	d29ffe03 	mov	x3, #0xfff0                	// #65520
  9278a0:	f2bfe003 	movk	x3, #0xff00, lsl #16
  9278a4:	0a030042 	and	w2, w2, w3
  9278a8:	eb05009f 	cmp	x4, x5
  9278ac:	540000c0 	b.eq	9278c4 <error_exit>  // b.none
  9278b0:	f8430481 	ldr	x1, [x4], #48
  9278b4:	0a030021 	and	w1, w1, w3
  9278b8:	6b02003f 	cmp	w1, w2
  9278bc:	54ffff61 	b.ne	9278a8 <get_cpu_ops_ptr+0x1c>  // b.any
  9278c0:	d100c080 	sub	x0, x4, #0x30

00000000009278c4 <error_exit>:
  9278c4:	d65f03c0 	ret

00000000009278c8 <cpu_get_rev_var>:
  9278c8:	d5380001 	mrs	x1, midr_el1
  9278cc:	d3505c20 	ubfx	x0, x1, #16, #8
  9278d0:	b3400c20 	bfxil	x0, x1, #0, #4
  9278d4:	d65f03c0 	ret

00000000009278d8 <cpu_rev_var_hs>:
  9278d8:	d2800022 	mov	x2, #0x1                   	// #1
  9278dc:	d2800003 	mov	x3, #0x0                   	// #0
  9278e0:	eb01001f 	cmp	x0, x1
  9278e4:	9a832040 	csel	x0, x2, x3, cs  // cs = hs, nlast
  9278e8:	d65f03c0 	ret

00000000009278ec <check_wa_cve_2017_5715>:
  9278ec:	d53ed040 	mrs	x0, tpidr_el3
  9278f0:	f9400800 	ldr	x0, [x0, #16]
  9278f4:	f9400800 	ldr	x0, [x0, #16]
  9278f8:	f100001f 	cmp	x0, #0x0
  9278fc:	54000040 	b.eq	927904 <check_wa_cve_2017_5715+0x18>  // b.none
  927900:	d61f0000 	br	x0
  927904:	d2800000 	mov	x0, #0x0                   	// #0
  927908:	d65f03c0 	ret

000000000092790c <spin_lock>:
  92790c:	52800022 	mov	w2, #0x1                   	// #1
  927910:	d50320bf 	sevl

0000000000927914 <l1>:
  927914:	d503205f 	wfe

0000000000927918 <l2>:
  927918:	885ffc01 	ldaxr	w1, [x0]
  92791c:	35ffffc1 	cbnz	w1, 927914 <l1>
  927920:	88017c02 	stxr	w1, w2, [x0]
  927924:	35ffffa1 	cbnz	w1, 927918 <l2>
  927928:	d65f03c0 	ret

000000000092792c <spin_unlock>:
  92792c:	889ffc1f 	stlr	wzr, [x0]
  927930:	d65f03c0 	ret

0000000000927934 <psci_do_pwrdown_cache_maintenance>:
  927934:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  927938:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
  92793c:	97ffffc3 	bl	927848 <prepare_cpu_pwr_dwn>
  927940:	97ffffa4 	bl	9277d0 <plat_get_my_stack>
  927944:	aa0003f3 	mov	x19, x0
  927948:	910003e1 	mov	x1, sp
  92794c:	cb010001 	sub	x1, x0, x1
  927950:	910003e0 	mov	x0, sp
  927954:	940000d1 	bl	927c98 <flush_dcache_range>
  927958:	d12c0260 	sub	x0, x19, #0xb00
  92795c:	cb2063e1 	sub	x1, sp, x0
  927960:	940000ea 	bl	927d08 <inv_dcache_range>
  927964:	a8c153f3 	ldp	x19, x20, [sp], #16
  927968:	a8c17bfd 	ldp	x29, x30, [sp], #16
  92796c:	d65f03c0 	ret

0000000000927970 <psci_do_pwrup_cache_maintenance>:
  927970:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  927974:	d5033ebf 	dmb	st
  927978:	97ffff96 	bl	9277d0 <plat_get_my_stack>
  92797c:	910003e1 	mov	x1, sp
  927980:	cb010001 	sub	x1, x0, x1
  927984:	910003e0 	mov	x0, sp
  927988:	940000e0 	bl	927d08 <inv_dcache_range>
  92798c:	d53e1000 	mrs	x0, sctlr_el3
  927990:	b27e0000 	orr	x0, x0, #0x4
  927994:	d51e1000 	msr	sctlr_el3, x0
  927998:	d5033fdf 	isb
  92799c:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9279a0:	d65f03c0 	ret

00000000009279a4 <psci_power_down_wfi>:
  9279a4:	d5033f9f 	dsb	sy
  9279a8:	d503207f 	wfi
  9279ac:	94000168 	bl	927f4c <plat_panic_handler>

00000000009279b0 <el1_sysregs_context_save>:
  9279b0:	d5384009 	mrs	x9, spsr_el1
  9279b4:	d538402a 	mrs	x10, elr_el1
  9279b8:	a9002809 	stp	x9, x10, [x0]
  9279bc:	d538100f 	mrs	x15, sctlr_el1
  9279c0:	d5381030 	mrs	x16, actlr_el1
  9279c4:	a901400f 	stp	x15, x16, [x0, #16]
  9279c8:	d5381051 	mrs	x17, cpacr_el1
  9279cc:	d53a0009 	mrs	x9, csselr_el1
  9279d0:	a9022411 	stp	x17, x9, [x0, #32]
  9279d4:	d53c410a 	mrs	x10, sp_el1
  9279d8:	d538520b 	mrs	x11, esr_el1
  9279dc:	a9032c0a 	stp	x10, x11, [x0, #48]
  9279e0:	d538200c 	mrs	x12, ttbr0_el1
  9279e4:	d538202d 	mrs	x13, ttbr1_el1
  9279e8:	a904340c 	stp	x12, x13, [x0, #64]
  9279ec:	d538a20e 	mrs	x14, mair_el1
  9279f0:	d538a30f 	mrs	x15, amair_el1
  9279f4:	a9053c0e 	stp	x14, x15, [x0, #80]
  9279f8:	d5382050 	mrs	x16, tcr_el1
  9279fc:	d538d091 	mrs	x17, tpidr_el1
  927a00:	a9064410 	stp	x16, x17, [x0, #96]
  927a04:	d53bd049 	mrs	x9, tpidr_el0
  927a08:	d53bd06a 	mrs	x10, tpidrro_el0
  927a0c:	a9072809 	stp	x9, x10, [x0, #112]
  927a10:	d538740d 	mrs	x13, par_el1
  927a14:	d538600e 	mrs	x14, far_el1
  927a18:	a908380d 	stp	x13, x14, [x0, #128]
  927a1c:	d538510f 	mrs	x15, afsr0_el1
  927a20:	d5385130 	mrs	x16, afsr1_el1
  927a24:	a909400f 	stp	x15, x16, [x0, #144]
  927a28:	d538d031 	mrs	x17, contextidr_el1
  927a2c:	d538c009 	mrs	x9, vbar_el1
  927a30:	a90a2411 	stp	x17, x9, [x0, #160]
  927a34:	d53b9c0a 	mrs	x10, pmcr_el0
  927a38:	f900580a 	str	x10, [x0, #176]
  927a3c:	d53c432b 	mrs	x11, spsr_abt
  927a40:	d53c434c 	mrs	x12, spsr_und
  927a44:	a90c300b 	stp	x11, x12, [x0, #192]
  927a48:	d53c430d 	mrs	x13, spsr_irq
  927a4c:	d53c436e 	mrs	x14, spsr_fiq
  927a50:	a90d380d 	stp	x13, x14, [x0, #208]
  927a54:	d53c300f 	mrs	x15, dacr32_el2
  927a58:	d53c5030 	mrs	x16, ifsr32_el2
  927a5c:	a90e400f 	stp	x15, x16, [x0, #224]
  927a60:	d65f03c0 	ret

0000000000927a64 <el1_sysregs_context_restore>:
  927a64:	a9402809 	ldp	x9, x10, [x0]
  927a68:	d5184009 	msr	spsr_el1, x9
  927a6c:	d518402a 	msr	elr_el1, x10
  927a70:	a941400f 	ldp	x15, x16, [x0, #16]
  927a74:	d518100f 	msr	sctlr_el1, x15
  927a78:	d5181030 	msr	actlr_el1, x16
  927a7c:	a9422411 	ldp	x17, x9, [x0, #32]
  927a80:	d5181051 	msr	cpacr_el1, x17
  927a84:	d51a0009 	msr	csselr_el1, x9
  927a88:	a9432c0a 	ldp	x10, x11, [x0, #48]
  927a8c:	d51c410a 	msr	sp_el1, x10
  927a90:	d518520b 	msr	esr_el1, x11
  927a94:	a944340c 	ldp	x12, x13, [x0, #64]
  927a98:	d518200c 	msr	ttbr0_el1, x12
  927a9c:	d518202d 	msr	ttbr1_el1, x13
  927aa0:	a9453c0e 	ldp	x14, x15, [x0, #80]
  927aa4:	d518a20e 	msr	mair_el1, x14
  927aa8:	d518a30f 	msr	amair_el1, x15
  927aac:	a9464410 	ldp	x16, x17, [x0, #96]
  927ab0:	d5182050 	msr	tcr_el1, x16
  927ab4:	d518d091 	msr	tpidr_el1, x17
  927ab8:	a9472809 	ldp	x9, x10, [x0, #112]
  927abc:	d51bd049 	msr	tpidr_el0, x9
  927ac0:	d51bd06a 	msr	tpidrro_el0, x10
  927ac4:	a948380d 	ldp	x13, x14, [x0, #128]
  927ac8:	d518740d 	msr	par_el1, x13
  927acc:	d518600e 	msr	far_el1, x14
  927ad0:	a949400f 	ldp	x15, x16, [x0, #144]
  927ad4:	d518510f 	msr	afsr0_el1, x15
  927ad8:	d5185130 	msr	afsr1_el1, x16
  927adc:	a94a2411 	ldp	x17, x9, [x0, #160]
  927ae0:	d518d031 	msr	contextidr_el1, x17
  927ae4:	d518c009 	msr	vbar_el1, x9
  927ae8:	f940580a 	ldr	x10, [x0, #176]
  927aec:	d51b9c0a 	msr	pmcr_el0, x10
  927af0:	a94c300b 	ldp	x11, x12, [x0, #192]
  927af4:	d51c432b 	msr	spsr_abt, x11
  927af8:	d51c434c 	msr	spsr_und, x12
  927afc:	a94d380d 	ldp	x13, x14, [x0, #208]
  927b00:	d51c430d 	msr	spsr_irq, x13
  927b04:	d51c436e 	msr	spsr_fiq, x14
  927b08:	a94e400f 	ldp	x15, x16, [x0, #224]
  927b0c:	d51c300f 	msr	dacr32_el2, x15
  927b10:	d51c5030 	msr	ifsr32_el2, x16
  927b14:	d65f03c0 	ret

0000000000927b18 <save_gp_registers>:
  927b18:	a90007e0 	stp	x0, x1, [sp]
  927b1c:	a9010fe2 	stp	x2, x3, [sp, #16]
  927b20:	a90217e4 	stp	x4, x5, [sp, #32]
  927b24:	a9031fe6 	stp	x6, x7, [sp, #48]
  927b28:	a90427e8 	stp	x8, x9, [sp, #64]
  927b2c:	a9052fea 	stp	x10, x11, [sp, #80]
  927b30:	a90637ec 	stp	x12, x13, [sp, #96]
  927b34:	a9073fee 	stp	x14, x15, [sp, #112]
  927b38:	a90847f0 	stp	x16, x17, [sp, #128]
  927b3c:	a9094ff2 	stp	x18, x19, [sp, #144]
  927b40:	a90a57f4 	stp	x20, x21, [sp, #160]
  927b44:	a90b5ff6 	stp	x22, x23, [sp, #176]
  927b48:	a90c67f8 	stp	x24, x25, [sp, #192]
  927b4c:	a90d6ffa 	stp	x26, x27, [sp, #208]
  927b50:	a90e77fc 	stp	x28, x29, [sp, #224]
  927b54:	d5384112 	mrs	x18, sp_el0
  927b58:	f9007ff2 	str	x18, [sp, #248]
  927b5c:	d65f03c0 	ret

0000000000927b60 <restore_gp_registers>:
  927b60:	a94007e0 	ldp	x0, x1, [sp]
  927b64:	a9410fe2 	ldp	x2, x3, [sp, #16]
  927b68:	a94217e4 	ldp	x4, x5, [sp, #32]
  927b6c:	a9431fe6 	ldp	x6, x7, [sp, #48]
  927b70:	a94427e8 	ldp	x8, x9, [sp, #64]
  927b74:	a9452fea 	ldp	x10, x11, [sp, #80]
  927b78:	a94637ec 	ldp	x12, x13, [sp, #96]
  927b7c:	a9473fee 	ldp	x14, x15, [sp, #112]
  927b80:	a94847f0 	ldp	x16, x17, [sp, #128]
  927b84:	a9494ff2 	ldp	x18, x19, [sp, #144]
  927b88:	a94a57f4 	ldp	x20, x21, [sp, #160]
  927b8c:	a94b5ff6 	ldp	x22, x23, [sp, #176]
  927b90:	a94c67f8 	ldp	x24, x25, [sp, #192]
  927b94:	a94d6ffa 	ldp	x26, x27, [sp, #208]
  927b98:	f9407ffc 	ldr	x28, [sp, #248]
  927b9c:	d518411c 	msr	sp_el0, x28
  927ba0:	a94e77fc 	ldp	x28, x29, [sp, #224]
  927ba4:	d65f03c0 	ret

0000000000927ba8 <restore_gp_registers_eret>:
  927ba8:	97ffffee 	bl	927b60 <restore_gp_registers>
  927bac:	f9407bfe 	ldr	x30, [sp, #240]
  927bb0:	d69f03e0 	eret

0000000000927bb4 <el3_exit>:
  927bb4:	910003f1 	mov	x17, sp
  927bb8:	d50041bf 	msr	spsel, #0x1
  927bbc:	f9008bf1 	str	x17, [sp, #272]
  927bc0:	f94083f2 	ldr	x18, [sp, #256]
  927bc4:	a951c7f0 	ldp	x16, x17, [sp, #280]
  927bc8:	d51e1112 	msr	scr_el3, x18
  927bcc:	d51e4010 	msr	spsr_el3, x16
  927bd0:	d51e4031 	msr	elr_el3, x17
  927bd4:	17fffff5 	b	927ba8 <restore_gp_registers_eret>

0000000000927bd8 <opteed_enter_sp>:
  927bd8:	910003e3 	mov	x3, sp
  927bdc:	f9000003 	str	x3, [x0]
  927be0:	d10183ff 	sub	sp, sp, #0x60
  927be4:	a90053f3 	stp	x19, x20, [sp]
  927be8:	a9015bf5 	stp	x21, x22, [sp, #16]
  927bec:	a90263f7 	stp	x23, x24, [sp, #32]
  927bf0:	a9036bf9 	stp	x25, x26, [sp, #48]
  927bf4:	a90473fb 	stp	x27, x28, [sp, #64]
  927bf8:	a9057bfd 	stp	x29, x30, [sp, #80]
  927bfc:	17ffffee 	b	927bb4 <el3_exit>

0000000000927c00 <opteed_exit_sp>:
  927c00:	9100001f 	mov	sp, x0
  927c04:	a97a5013 	ldp	x19, x20, [x0, #-96]
  927c08:	a97b5815 	ldp	x21, x22, [x0, #-80]
  927c0c:	a97c6017 	ldp	x23, x24, [x0, #-64]
  927c10:	a97d6819 	ldp	x25, x26, [x0, #-48]
  927c14:	a97e701b 	ldp	x27, x28, [x0, #-32]
  927c18:	a97f781d 	ldp	x29, x30, [x0, #-16]
  927c1c:	aa0103e0 	mov	x0, x1
  927c20:	d65f03c0 	ret

0000000000927c24 <asm_print_str>:
  927c24:	aa1e03e3 	mov	x3, x30
  927c28:	38401480 	ldrb	w0, [x4], #1
  927c2c:	b4000060 	cbz	x0, 927c38 <asm_print_str+0x14>
  927c30:	97fffe26 	bl	9274c8 <plat_crash_console_putc>
  927c34:	17fffffd 	b	927c28 <asm_print_str+0x4>
  927c38:	d65f0060 	ret	x3

0000000000927c3c <asm_print_hex>:
  927c3c:	aa1e03e3 	mov	x3, x30
  927c40:	d2800805 	mov	x5, #0x40                  	// #64
  927c44:	d10010a5 	sub	x5, x5, #0x4
  927c48:	9ac52480 	lsr	x0, x4, x5
  927c4c:	92400c00 	and	x0, x0, #0xf
  927c50:	f100281f 	cmp	x0, #0xa
  927c54:	54000043 	b.cc	927c5c <asm_print_hex+0x20>  // b.lo, b.ul, b.last
  927c58:	91009c00 	add	x0, x0, #0x27
  927c5c:	9100c000 	add	x0, x0, #0x30
  927c60:	97fffe1a 	bl	9274c8 <plat_crash_console_putc>
  927c64:	b5ffff05 	cbnz	x5, 927c44 <asm_print_hex+0x8>
  927c68:	d65f0060 	ret	x3

0000000000927c6c <do_panic>:
  927c6c:	aa1e03e6 	mov	x6, x30
  927c70:	97fffe15 	bl	9274c4 <plat_crash_console_init>
  927c74:	b40000e0 	cbz	x0, 927c90 <_panic_handler>
  927c78:	50006ce4 	adr	x4, 928a16 <panic_msg>
  927c7c:	97ffffea 	bl	927c24 <asm_print_str>
  927c80:	aa0603e4 	mov	x4, x6
  927c84:	d1001084 	sub	x4, x4, #0x4
  927c88:	97ffffed 	bl	927c3c <asm_print_hex>
  927c8c:	940000ad 	bl	927f40 <plat_crash_console_flush>

0000000000927c90 <_panic_handler>:
  927c90:	aa0603fe 	mov	x30, x6
  927c94:	140000ae 	b	927f4c <plat_panic_handler>

0000000000927c98 <flush_dcache_range>:
  927c98:	b40001a1 	cbz	x1, 927ccc <exit_loop_civac>
  927c9c:	d53b0023 	mrs	x3, ctr_el0
  927ca0:	d3504c63 	ubfx	x3, x3, #16, #4
  927ca4:	d2800082 	mov	x2, #0x4                   	// #4
  927ca8:	9ac32042 	lsl	x2, x2, x3
  927cac:	8b010001 	add	x1, x0, x1
  927cb0:	d1000443 	sub	x3, x2, #0x1
  927cb4:	8a230000 	bic	x0, x0, x3

0000000000927cb8 <loop_civac>:
  927cb8:	d50b7e20 	dc	civac, x0
  927cbc:	8b020000 	add	x0, x0, x2
  927cc0:	eb01001f 	cmp	x0, x1
  927cc4:	54ffffa3 	b.cc	927cb8 <loop_civac>  // b.lo, b.ul, b.last
  927cc8:	d5033f9f 	dsb	sy

0000000000927ccc <exit_loop_civac>:
  927ccc:	d65f03c0 	ret

0000000000927cd0 <clean_dcache_range>:
  927cd0:	b40001a1 	cbz	x1, 927d04 <exit_loop_cvac>
  927cd4:	d53b0023 	mrs	x3, ctr_el0
  927cd8:	d3504c63 	ubfx	x3, x3, #16, #4
  927cdc:	d2800082 	mov	x2, #0x4                   	// #4
  927ce0:	9ac32042 	lsl	x2, x2, x3
  927ce4:	8b010001 	add	x1, x0, x1
  927ce8:	d1000443 	sub	x3, x2, #0x1
  927cec:	8a230000 	bic	x0, x0, x3

0000000000927cf0 <loop_cvac>:
  927cf0:	d50b7a20 	dc	cvac, x0
  927cf4:	8b020000 	add	x0, x0, x2
  927cf8:	eb01001f 	cmp	x0, x1
  927cfc:	54ffffa3 	b.cc	927cf0 <loop_cvac>  // b.lo, b.ul, b.last
  927d00:	d5033f9f 	dsb	sy

0000000000927d04 <exit_loop_cvac>:
  927d04:	d65f03c0 	ret

0000000000927d08 <inv_dcache_range>:
  927d08:	b40001a1 	cbz	x1, 927d3c <exit_loop_ivac>
  927d0c:	d53b0023 	mrs	x3, ctr_el0
  927d10:	d3504c63 	ubfx	x3, x3, #16, #4
  927d14:	d2800082 	mov	x2, #0x4                   	// #4
  927d18:	9ac32042 	lsl	x2, x2, x3
  927d1c:	8b010001 	add	x1, x0, x1
  927d20:	d1000443 	sub	x3, x2, #0x1
  927d24:	8a230000 	bic	x0, x0, x3

0000000000927d28 <loop_ivac>:
  927d28:	d5087620 	dc	ivac, x0
  927d2c:	8b020000 	add	x0, x0, x2
  927d30:	eb01001f 	cmp	x0, x1
  927d34:	54ffffa3 	b.cc	927d28 <loop_ivac>  // b.lo, b.ul, b.last
  927d38:	d5033f9f 	dsb	sy

0000000000927d3c <exit_loop_ivac>:
  927d3c:	d65f03c0 	ret

0000000000927d40 <do_dcsw_op>:
  927d40:	b40003c3 	cbz	x3, 927db8 <exit>
  927d44:	100003ce 	adr	x14, 927dbc <dcsw_loop_table>
  927d48:	8b0015ce 	add	x14, x14, x0, lsl #5
  927d4c:	aa0903e0 	mov	x0, x9
  927d50:	52800028 	mov	w8, #0x1                   	// #1

0000000000927d54 <loop1>:
  927d54:	8b4a0542 	add	x2, x10, x10, lsr #1
  927d58:	9ac22401 	lsr	x1, x0, x2
  927d5c:	92400821 	and	x1, x1, #0x7
  927d60:	f100083f 	cmp	x1, #0x2
  927d64:	540001e3 	b.cc	927da0 <level_done>  // b.lo, b.ul, b.last
  927d68:	d51a000a 	msr	csselr_el1, x10
  927d6c:	d5033fdf 	isb
  927d70:	d5390001 	mrs	x1, ccsidr_el1
  927d74:	92400822 	and	x2, x1, #0x7
  927d78:	91001042 	add	x2, x2, #0x4
  927d7c:	d3433024 	ubfx	x4, x1, #3, #10
  927d80:	5ac01085 	clz	w5, w4
  927d84:	1ac52089 	lsl	w9, w4, w5
  927d88:	1ac52110 	lsl	w16, w8, w5
  927d8c:	2a090149 	orr	w9, w10, w9
  927d90:	530d6c26 	ubfx	w6, w1, #13, #15
  927d94:	1ac22111 	lsl	w17, w8, w2
  927d98:	d5033f9f 	dsb	sy
  927d9c:	d61f01c0 	br	x14

0000000000927da0 <level_done>:
  927da0:	9100094a 	add	x10, x10, #0x2
  927da4:	eb0a007f 	cmp	x3, x10
  927da8:	54fffd68 	b.hi	927d54 <loop1>  // b.pmore
  927dac:	d51a001f 	msr	csselr_el1, xzr
  927db0:	d5033f9f 	dsb	sy
  927db4:	d5033fdf 	isb

0000000000927db8 <exit>:
  927db8:	d65f03c0 	ret

0000000000927dbc <dcsw_loop_table>:
  927dbc:	1ac220c7 	lsl	w7, w6, w2

0000000000927dc0 <loop3_isw>:
  927dc0:	2a07012b 	orr	w11, w9, w7
  927dc4:	d508764b 	dc	isw, x11
  927dc8:	6b1100e7 	subs	w7, w7, w17
  927dcc:	54ffffa2 	b.cs	927dc0 <loop3_isw>  // b.hs, b.nlast
  927dd0:	eb100129 	subs	x9, x9, x16
  927dd4:	54ffff42 	b.cs	927dbc <dcsw_loop_table>  // b.hs, b.nlast
  927dd8:	17fffff2 	b	927da0 <level_done>

0000000000927ddc <loop2_cisw>:
  927ddc:	1ac220c7 	lsl	w7, w6, w2

0000000000927de0 <loop3_cisw>:
  927de0:	2a07012b 	orr	w11, w9, w7
  927de4:	d5087e4b 	dc	cisw, x11
  927de8:	6b1100e7 	subs	w7, w7, w17
  927dec:	54ffffa2 	b.cs	927de0 <loop3_cisw>  // b.hs, b.nlast
  927df0:	eb100129 	subs	x9, x9, x16
  927df4:	54ffff42 	b.cs	927ddc <loop2_cisw>  // b.hs, b.nlast
  927df8:	17ffffea 	b	927da0 <level_done>

0000000000927dfc <loop2_csw>:
  927dfc:	1ac220c7 	lsl	w7, w6, w2

0000000000927e00 <loop3_csw>:
  927e00:	2a07012b 	orr	w11, w9, w7
  927e04:	d5087a4b 	dc	csw, x11
  927e08:	6b1100e7 	subs	w7, w7, w17
  927e0c:	54ffffa2 	b.cs	927e00 <loop3_csw>  // b.hs, b.nlast
  927e10:	eb100129 	subs	x9, x9, x16
  927e14:	54ffff42 	b.cs	927dfc <loop2_csw>  // b.hs, b.nlast
  927e18:	17ffffe2 	b	927da0 <level_done>

0000000000927e1c <dcsw_op_all>:
  927e1c:	d5390029 	mrs	x9, clidr_el1
  927e20:	d3586923 	ubfx	x3, x9, #24, #3
  927e24:	d37ff863 	lsl	x3, x3, #1
  927e28:	aa1f03ea 	mov	x10, xzr
  927e2c:	17ffffc5 	b	927d40 <do_dcsw_op>

0000000000927e30 <dcsw_op_level1>:
  927e30:	d5390029 	mrs	x9, clidr_el1
  927e34:	d2800043 	mov	x3, #0x2                   	// #2
  927e38:	d100086a 	sub	x10, x3, #0x2
  927e3c:	17ffffc1 	b	927d40 <do_dcsw_op>

0000000000927e40 <dcsw_op_level2>:
  927e40:	d5390029 	mrs	x9, clidr_el1
  927e44:	d2800083 	mov	x3, #0x4                   	// #4
  927e48:	d100086a 	sub	x10, x3, #0x2
  927e4c:	17ffffbd 	b	927d40 <do_dcsw_op>

0000000000927e50 <zeromem>:
  927e50:	8b010002 	add	x2, x0, x1
  927e54:	14000030 	b	927f14 <zero_normalmem+0xbc>

0000000000927e58 <zero_normalmem>:
  927e58:	8b010002 	add	x2, x0, x1
  927e5c:	d53b00e3 	mrs	x3, dczid_el0
  927e60:	d3400c63 	ubfx	x3, x3, #0, #4
  927e64:	d2800085 	mov	x5, #0x4                   	// #4
  927e68:	9ac320a3 	lsl	x3, x5, x3
  927e6c:	eb03003f 	cmp	x1, x3
  927e70:	54000523 	b.cc	927f14 <zero_normalmem+0xbc>  // b.lo, b.ul, b.last
  927e74:	d1000461 	sub	x1, x3, #0x1
  927e78:	ea01001f 	tst	x0, x1
  927e7c:	54000260 	b.eq	927ec8 <zero_normalmem+0x70>  // b.none
  927e80:	aa010004 	orr	x4, x0, x1
  927e84:	91000484 	add	x4, x4, #0x1
  927e88:	b4000464 	cbz	x4, 927f14 <zero_normalmem+0xbc>
  927e8c:	eb02009f 	cmp	x4, x2
  927e90:	54000428 	b.hi	927f14 <zero_normalmem+0xbc>  // b.pmore
  927e94:	f2400c1f 	tst	x0, #0xf
  927e98:	540000e0 	b.eq	927eb4 <zero_normalmem+0x5c>  // b.none
  927e9c:	b2400c05 	orr	x5, x0, #0xf
  927ea0:	910004a5 	add	x5, x5, #0x1
  927ea4:	b4000385 	cbz	x5, 927f14 <zero_normalmem+0xbc>
  927ea8:	3800141f 	strb	wzr, [x0], #1
  927eac:	eb05001f 	cmp	x0, x5
  927eb0:	54ffffc1 	b.ne	927ea8 <zero_normalmem+0x50>  // b.any
  927eb4:	eb04001f 	cmp	x0, x4
  927eb8:	54000082 	b.cs	927ec8 <zero_normalmem+0x70>  // b.hs, b.nlast
  927ebc:	a8817c1f 	stp	xzr, xzr, [x0], #16
  927ec0:	eb04001f 	cmp	x0, x4
  927ec4:	54ffffc3 	b.cc	927ebc <zero_normalmem+0x64>  // b.lo, b.ul, b.last
  927ec8:	8a210044 	bic	x4, x2, x1
  927ecc:	eb04001f 	cmp	x0, x4
  927ed0:	540000a2 	b.cs	927ee4 <zero_normalmem+0x8c>  // b.hs, b.nlast
  927ed4:	d50b7420 	dc	zva, x0
  927ed8:	8b030000 	add	x0, x0, x3
  927edc:	eb04001f 	cmp	x0, x4
  927ee0:	54ffffa3 	b.cc	927ed4 <zero_normalmem+0x7c>  // b.lo, b.ul, b.last
  927ee4:	927cec44 	and	x4, x2, #0xfffffffffffffff0
  927ee8:	eb04001f 	cmp	x0, x4
  927eec:	54000082 	b.cs	927efc <zero_normalmem+0xa4>  // b.hs, b.nlast
  927ef0:	a8817c1f 	stp	xzr, xzr, [x0], #16
  927ef4:	eb04001f 	cmp	x0, x4
  927ef8:	54ffffc3 	b.cc	927ef0 <zero_normalmem+0x98>  // b.lo, b.ul, b.last
  927efc:	eb02001f 	cmp	x0, x2
  927f00:	54000080 	b.eq	927f10 <zero_normalmem+0xb8>  // b.none
  927f04:	3800141f 	strb	wzr, [x0], #1
  927f08:	eb02001f 	cmp	x0, x2
  927f0c:	54ffffc1 	b.ne	927f04 <zero_normalmem+0xac>  // b.any
  927f10:	d65f03c0 	ret
  927f14:	f2400c1f 	tst	x0, #0xf
  927f18:	54fffe60 	b.eq	927ee4 <zero_normalmem+0x8c>  // b.none
  927f1c:	b2400c04 	orr	x4, x0, #0xf
  927f20:	91000484 	add	x4, x4, #0x1
  927f24:	b4fffec4 	cbz	x4, 927efc <zero_normalmem+0xa4>
  927f28:	eb02009f 	cmp	x4, x2
  927f2c:	54fffe82 	b.cs	927efc <zero_normalmem+0xa4>  // b.hs, b.nlast
  927f30:	3800141f 	strb	wzr, [x0], #1
  927f34:	eb04001f 	cmp	x0, x4
  927f38:	54ffffc1 	b.ne	927f30 <zero_normalmem+0xd8>  // b.any
  927f3c:	17ffffea 	b	927ee4 <zero_normalmem+0x8c>

0000000000927f40 <plat_crash_console_flush>:
  927f40:	17fffdab 	b	9275ec <console_flush>

0000000000927f44 <plat_reset_handler>:
  927f44:	d65f03c0 	ret

0000000000927f48 <plat_disable_acp>:
  927f48:	d65f03c0 	ret

0000000000927f4c <plat_panic_handler>:
  927f4c:	d503207f 	wfi
  927f50:	17ffffff 	b	927f4c <plat_panic_handler>

0000000000927f54 <bl31_plat_enable_mmu>:
  927f54:	17ffe6f5 	b	921b28 <enable_mmu_direct_el3>

0000000000927f58 <plat_handle_double_fault>:
  927f58:	17fffdbd 	b	92764c <report_unhandled_exception>

0000000000927f5c <plat_handle_el3_ea>:
  927f5c:	17fffdbc 	b	92764c <report_unhandled_exception>

0000000000927f60 <memcpy>:
  927f60:	d2800003 	mov	x3, #0x0                   	// #0
  927f64:	eb03005f 	cmp	x2, x3
  927f68:	54000041 	b.ne	927f70 <memcpy+0x10>  // b.any
  927f6c:	d65f03c0 	ret
  927f70:	38636824 	ldrb	w4, [x1, x3]
  927f74:	38236804 	strb	w4, [x0, x3]
  927f78:	91000463 	add	x3, x3, #0x1
  927f7c:	17fffffa 	b	927f64 <memcpy+0x4>

0000000000927f80 <memmove>:
  927f80:	cb010006 	sub	x6, x0, x1
  927f84:	aa0003e4 	mov	x4, x0
  927f88:	eb0200df 	cmp	x6, x2
  927f8c:	54000043 	b.cc	927f94 <memmove+0x14>  // b.lo, b.ul, b.last
  927f90:	17fffff4 	b	927f60 <memcpy>
  927f94:	8b020003 	add	x3, x0, x2
  927f98:	8b020025 	add	x5, x1, x2
  927f9c:	d1000401 	sub	x1, x0, #0x1
  927fa0:	d2800000 	mov	x0, #0x0                   	// #0
  927fa4:	cb030021 	sub	x1, x1, x3
  927fa8:	d1000400 	sub	x0, x0, #0x1
  927fac:	eb00003f 	cmp	x1, x0
  927fb0:	54000061 	b.ne	927fbc <memmove+0x3c>  // b.any
  927fb4:	aa0403e0 	mov	x0, x4
  927fb8:	d65f03c0 	ret
  927fbc:	386068a2 	ldrb	w2, [x5, x0]
  927fc0:	38206862 	strb	w2, [x3, x0]
  927fc4:	17fffff9 	b	927fa8 <memmove+0x28>

0000000000927fc8 <memset>:
  927fc8:	d2800003 	mov	x3, #0x0                   	// #0
  927fcc:	eb03005f 	cmp	x2, x3
  927fd0:	54000041 	b.ne	927fd8 <memset+0x10>  // b.any
  927fd4:	d65f03c0 	ret
  927fd8:	38236801 	strb	w1, [x0, x3]
  927fdc:	91000463 	add	x3, x3, #0x1
  927fe0:	17fffffb 	b	927fcc <memset+0x4>

0000000000927fe4 <unsigned_num_print>:
  927fe4:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
  927fe8:	2a0103e1 	mov	w1, w1
  927fec:	d2800005 	mov	x5, #0x0                   	// #0
  927ff0:	910003fd 	mov	x29, sp
  927ff4:	a90153f3 	stp	x19, x20, [sp, #16]
  927ff8:	2a0303f3 	mov	w19, w3
  927ffc:	a9025bf5 	stp	x21, x22, [sp, #32]
  928000:	910123b5 	add	x21, x29, #0x48
  928004:	f9001bf7 	str	x23, [sp, #48]
  928008:	12001c57 	and	w23, w2, #0xff
  92800c:	9ac10803 	udiv	x3, x0, x1
  928010:	110004b6 	add	w22, w5, #0x1
  928014:	9b018060 	msub	x0, x3, x1, x0
  928018:	12001c04 	and	w4, w0, #0xff
  92801c:	f100281f 	cmp	x0, #0xa
  928020:	11015c82 	add	w2, w4, #0x57
  928024:	1100c084 	add	w4, w4, #0x30
  928028:	1a823084 	csel	w4, w4, w2, cc  // cc = lo, ul, last
  92802c:	38256aa4 	strb	w4, [x21, x5]
  928030:	aa0303e0 	mov	x0, x3
  928034:	910004a5 	add	x5, x5, #0x1
  928038:	b5fffea3 	cbnz	x3, 92800c <unsigned_num_print+0x28>
  92803c:	52800014 	mov	w20, #0x0                   	// #0
  928040:	7100027f 	cmp	w19, #0x0
  928044:	540001cc 	b.gt	92807c <unsigned_num_print+0x98>
  928048:	510006d3 	sub	w19, w22, #0x1
  92804c:	93407e73 	sxtw	x19, w19
  928050:	3100067f 	cmn	w19, #0x1
  928054:	540001c1 	b.ne	92808c <unsigned_num_print+0xa8>  // b.any
  928058:	0b160280 	add	w0, w20, w22
  92805c:	f9401bf7 	ldr	x23, [sp, #48]
  928060:	a94153f3 	ldp	x19, x20, [sp, #16]
  928064:	a9425bf5 	ldp	x21, x22, [sp, #32]
  928068:	a8c67bfd 	ldp	x29, x30, [sp], #96
  92806c:	d65f03c0 	ret
  928070:	11000694 	add	w20, w20, #0x1
  928074:	2a1703e0 	mov	w0, w23
  928078:	94000120 	bl	9284f8 <putchar>
  92807c:	4b140260 	sub	w0, w19, w20
  928080:	6b16001f 	cmp	w0, w22
  928084:	54ffff6c 	b.gt	928070 <unsigned_num_print+0x8c>
  928088:	17fffff0 	b	928048 <unsigned_num_print+0x64>
  92808c:	38736aa0 	ldrb	w0, [x21, x19]
  928090:	d1000673 	sub	x19, x19, #0x1
  928094:	94000119 	bl	9284f8 <putchar>
  928098:	17ffffee 	b	928050 <unsigned_num_print+0x6c>

000000000092809c <vprintf>:
  92809c:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
  9280a0:	910003fd 	mov	x29, sp
  9280a4:	a90153f3 	stp	x19, x20, [sp, #16]
  9280a8:	a90363f7 	stp	x23, x24, [sp, #48]
  9280ac:	b9401834 	ldr	w20, [x1, #24]
  9280b0:	a9405c33 	ldp	x19, x23, [x1]
  9280b4:	a9025bf5 	stp	x21, x22, [sp, #32]
  9280b8:	a9046bf9 	stp	x25, x26, [sp, #64]
  9280bc:	aa0003f6 	mov	x22, x0
  9280c0:	9000001a 	adrp	x26, 928000 <unsigned_num_print+0x1c>
  9280c4:	91289f5a 	add	x26, x26, #0xa27
  9280c8:	a90573fb 	stp	x27, x28, [sp, #80]
  9280cc:	52800015 	mov	w21, #0x0                   	// #0
  9280d0:	52800019 	mov	w25, #0x0                   	// #0
  9280d4:	394002c0 	ldrb	w0, [x22]
  9280d8:	35000120 	cbnz	w0, 9280fc <vprintf+0x60>
  9280dc:	2a1503e0 	mov	w0, w21
  9280e0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9280e4:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9280e8:	a94363f7 	ldp	x23, x24, [sp, #48]
  9280ec:	a9446bf9 	ldp	x25, x26, [sp, #64]
  9280f0:	a94573fb 	ldp	x27, x28, [sp, #80]
  9280f4:	a8c67bfd 	ldp	x29, x30, [sp], #96
  9280f8:	d65f03c0 	ret
  9280fc:	910006d6 	add	x22, x22, #0x1
  928100:	7100941f 	cmp	w0, #0x25
  928104:	54001ca1 	b.ne	928498 <vprintf+0x3fc>  // b.any
  928108:	52800018 	mov	w24, #0x0                   	// #0
  92810c:	52800001 	mov	w1, #0x0                   	// #0
  928110:	14000026 	b	9281a8 <vprintf+0x10c>
  928114:	7101a41f 	cmp	w0, #0x69
  928118:	540005e0 	b.eq	9281d4 <vprintf+0x138>  // b.none
  92811c:	7101b01f 	cmp	w0, #0x6c
  928120:	54000561 	b.ne	9281cc <vprintf+0x130>  // b.any
  928124:	11000421 	add	w1, w1, #0x1
  928128:	910006d6 	add	x22, x22, #0x1
  92812c:	2a1903e0 	mov	w0, w25
  928130:	1400001d 	b	9281a4 <vprintf+0x108>
  928134:	7101d41f 	cmp	w0, #0x75
  928138:	54001540 	b.eq	9283e0 <vprintf+0x344>  // b.none
  92813c:	54000268 	b.hi	928188 <vprintf+0xec>  // b.pmore
  928140:	7101cc1f 	cmp	w0, #0x73
  928144:	54000441 	b.ne	9281cc <vprintf+0x130>  // b.any
  928148:	37f80a14 	tbnz	w20, #31, 928288 <vprintf+0x1ec>
  92814c:	91003e78 	add	x24, x19, #0xf
  928150:	2a1403fc 	mov	w28, w20
  928154:	927df318 	and	x24, x24, #0xfffffffffffffff8
  928158:	f9400274 	ldr	x20, [x19]
  92815c:	d2800013 	mov	x19, #0x0                   	// #0
  928160:	2a1303e1 	mov	w1, w19
  928164:	91000673 	add	x19, x19, #0x1
  928168:	8b130280 	add	x0, x20, x19
  92816c:	385ff000 	ldurb	w0, [x0, #-1]
  928170:	350009e0 	cbnz	w0, 9282ac <vprintf+0x210>
  928174:	0b0102b5 	add	w21, w21, w1
  928178:	2a1c03f4 	mov	w20, w28
  92817c:	aa1803f3 	mov	x19, x24
  928180:	910006d6 	add	x22, x22, #0x1
  928184:	17ffffd4 	b	9280d4 <vprintf+0x38>
  928188:	7101e01f 	cmp	w0, #0x78
  92818c:	54000da0 	b.eq	928340 <vprintf+0x2a4>  // b.none
  928190:	7101e81f 	cmp	w0, #0x7a
  928194:	540001c1 	b.ne	9281cc <vprintf+0x130>  // b.any
  928198:	910006d6 	add	x22, x22, #0x1
  92819c:	2a1903e0 	mov	w0, w25
  9281a0:	52800041 	mov	w1, #0x2                   	// #2
  9281a4:	2a0003f9 	mov	w25, w0
  9281a8:	394002c0 	ldrb	w0, [x22]
  9281ac:	7101c01f 	cmp	w0, #0x70
  9281b0:	54000820 	b.eq	9282b4 <vprintf+0x218>  // b.none
  9281b4:	54fffc08 	b.hi	928134 <vprintf+0x98>  // b.pmore
  9281b8:	7101901f 	cmp	w0, #0x64
  9281bc:	540000c0 	b.eq	9281d4 <vprintf+0x138>  // b.none
  9281c0:	54fffaa8 	b.hi	928114 <vprintf+0x78>  // b.pmore
  9281c4:	7100c01f 	cmp	w0, #0x30
  9281c8:	54001520 	b.eq	92846c <vprintf+0x3d0>  // b.none
  9281cc:	12800015 	mov	w21, #0xffffffff            	// #-1
  9281d0:	17ffffc3 	b	9280dc <vprintf+0x40>
  9281d4:	7100043f 	cmp	w1, #0x1
  9281d8:	5400022d 	b.le	92821c <vprintf+0x180>
  9281dc:	37f802f4 	tbnz	w20, #31, 928238 <vprintf+0x19c>
  9281e0:	91003e60 	add	x0, x19, #0xf
  9281e4:	2a1403e1 	mov	w1, w20
  9281e8:	927df000 	and	x0, x0, #0xfffffffffffffff8
  9281ec:	f940027c 	ldr	x28, [x19]
  9281f0:	2a0103f4 	mov	w20, w1
  9281f4:	aa0003f3 	mov	x19, x0
  9281f8:	b6f8045c 	tbz	x28, #63, 928280 <vprintf+0x1e4>
  9281fc:	528005a0 	mov	w0, #0x2d                  	// #45
  928200:	940000be 	bl	9284f8 <putchar>
  928204:	cb1c03e0 	neg	x0, x28
  928208:	51000718 	sub	w24, w24, #0x1
  92820c:	2a1803e3 	mov	w3, w24
  928210:	2a1903e2 	mov	w2, w25
  928214:	52800141 	mov	w1, #0xa                   	// #10
  928218:	14000056 	b	928370 <vprintf+0x2d4>
  92821c:	54fffe00 	b.eq	9281dc <vprintf+0x140>  // b.none
  928220:	37f801f4 	tbnz	w20, #31, 92825c <vprintf+0x1c0>
  928224:	91002e60 	add	x0, x19, #0xb
  928228:	2a1403e1 	mov	w1, w20
  92822c:	927df000 	and	x0, x0, #0xfffffffffffffff8
  928230:	b980027c 	ldrsw	x28, [x19]
  928234:	17ffffef 	b	9281f0 <vprintf+0x154>
  928238:	11002281 	add	w1, w20, #0x8
  92823c:	7100003f 	cmp	w1, #0x0
  928240:	5400008d 	b.le	928250 <vprintf+0x1b4>
  928244:	91003e60 	add	x0, x19, #0xf
  928248:	927df000 	and	x0, x0, #0xfffffffffffffff8
  92824c:	17ffffe8 	b	9281ec <vprintf+0x150>
  928250:	aa1303e0 	mov	x0, x19
  928254:	8b34c2f3 	add	x19, x23, w20, sxtw
  928258:	17ffffe5 	b	9281ec <vprintf+0x150>
  92825c:	11002281 	add	w1, w20, #0x8
  928260:	7100003f 	cmp	w1, #0x0
  928264:	5400008d 	b.le	928274 <vprintf+0x1d8>
  928268:	91002e60 	add	x0, x19, #0xb
  92826c:	927df000 	and	x0, x0, #0xfffffffffffffff8
  928270:	17fffff0 	b	928230 <vprintf+0x194>
  928274:	aa1303e0 	mov	x0, x19
  928278:	8b34c2f3 	add	x19, x23, w20, sxtw
  92827c:	17ffffed 	b	928230 <vprintf+0x194>
  928280:	aa1c03e0 	mov	x0, x28
  928284:	17ffffe2 	b	92820c <vprintf+0x170>
  928288:	1100229c 	add	w28, w20, #0x8
  92828c:	7100039f 	cmp	w28, #0x0
  928290:	5400008d 	b.le	9282a0 <vprintf+0x204>
  928294:	91003e78 	add	x24, x19, #0xf
  928298:	927df318 	and	x24, x24, #0xfffffffffffffff8
  92829c:	17ffffaf 	b	928158 <vprintf+0xbc>
  9282a0:	aa1303f8 	mov	x24, x19
  9282a4:	8b34c2f3 	add	x19, x23, w20, sxtw
  9282a8:	17ffffac 	b	928158 <vprintf+0xbc>
  9282ac:	94000093 	bl	9284f8 <putchar>
  9282b0:	17ffffac 	b	928160 <vprintf+0xc4>
  9282b4:	37f801f4 	tbnz	w20, #31, 9282f0 <vprintf+0x254>
  9282b8:	91003e7c 	add	x28, x19, #0xf
  9282bc:	2a1403fb 	mov	w27, w20
  9282c0:	927df39c 	and	x28, x28, #0xfffffffffffffff8
  9282c4:	f9400274 	ldr	x20, [x19]
  9282c8:	b5000394 	cbnz	x20, 928338 <vprintf+0x29c>
  9282cc:	aa1403e0 	mov	x0, x20
  9282d0:	2a1803e3 	mov	w3, w24
  9282d4:	2a1903e2 	mov	w2, w25
  9282d8:	52800201 	mov	w1, #0x10                  	// #16
  9282dc:	2a1b03f4 	mov	w20, w27
  9282e0:	97ffff41 	bl	927fe4 <unsigned_num_print>
  9282e4:	aa1c03f3 	mov	x19, x28
  9282e8:	0b0002b5 	add	w21, w21, w0
  9282ec:	17ffffa5 	b	928180 <vprintf+0xe4>
  9282f0:	1100229b 	add	w27, w20, #0x8
  9282f4:	7100037f 	cmp	w27, #0x0
  9282f8:	5400008d 	b.le	928308 <vprintf+0x26c>
  9282fc:	91003e7c 	add	x28, x19, #0xf
  928300:	927df39c 	and	x28, x28, #0xfffffffffffffff8
  928304:	17fffff0 	b	9282c4 <vprintf+0x228>
  928308:	aa1303fc 	mov	x28, x19
  92830c:	8b34c2f3 	add	x19, x23, w20, sxtw
  928310:	17ffffed 	b	9282c4 <vprintf+0x228>
  928314:	94000079 	bl	9284f8 <putchar>
  928318:	2a1303e1 	mov	w1, w19
  92831c:	91000673 	add	x19, x19, #0x1
  928320:	8b1a0260 	add	x0, x19, x26
  928324:	385ff000 	ldurb	w0, [x0, #-1]
  928328:	35ffff60 	cbnz	w0, 928314 <vprintf+0x278>
  92832c:	0b0102b5 	add	w21, w21, w1
  928330:	51000b18 	sub	w24, w24, #0x2
  928334:	17ffffe6 	b	9282cc <vprintf+0x230>
  928338:	d2800013 	mov	x19, #0x0                   	// #0
  92833c:	17fffff7 	b	928318 <vprintf+0x27c>
  928340:	7100043f 	cmp	w1, #0x1
  928344:	540001cd 	b.le	92837c <vprintf+0x2e0>
  928348:	37f80294 	tbnz	w20, #31, 928398 <vprintf+0x2fc>
  92834c:	91003e61 	add	x1, x19, #0xf
  928350:	2a1403e2 	mov	w2, w20
  928354:	927df021 	and	x1, x1, #0xfffffffffffffff8
  928358:	f9400260 	ldr	x0, [x19]
  92835c:	2a0203f4 	mov	w20, w2
  928360:	2a1803e3 	mov	w3, w24
  928364:	2a1903e2 	mov	w2, w25
  928368:	aa0103f3 	mov	x19, x1
  92836c:	52800201 	mov	w1, #0x10                  	// #16
  928370:	97ffff1d 	bl	927fe4 <unsigned_num_print>
  928374:	0b0002b5 	add	w21, w21, w0
  928378:	17ffff82 	b	928180 <vprintf+0xe4>
  92837c:	54fffe60 	b.eq	928348 <vprintf+0x2ac>  // b.none
  928380:	37f801f4 	tbnz	w20, #31, 9283bc <vprintf+0x320>
  928384:	91002e61 	add	x1, x19, #0xb
  928388:	2a1403e2 	mov	w2, w20
  92838c:	927df021 	and	x1, x1, #0xfffffffffffffff8
  928390:	b9400260 	ldr	w0, [x19]
  928394:	17fffff2 	b	92835c <vprintf+0x2c0>
  928398:	11002282 	add	w2, w20, #0x8
  92839c:	7100005f 	cmp	w2, #0x0
  9283a0:	5400008d 	b.le	9283b0 <vprintf+0x314>
  9283a4:	91003e61 	add	x1, x19, #0xf
  9283a8:	927df021 	and	x1, x1, #0xfffffffffffffff8
  9283ac:	17ffffeb 	b	928358 <vprintf+0x2bc>
  9283b0:	aa1303e1 	mov	x1, x19
  9283b4:	8b34c2f3 	add	x19, x23, w20, sxtw
  9283b8:	17ffffe8 	b	928358 <vprintf+0x2bc>
  9283bc:	11002282 	add	w2, w20, #0x8
  9283c0:	7100005f 	cmp	w2, #0x0
  9283c4:	5400008d 	b.le	9283d4 <vprintf+0x338>
  9283c8:	91002e61 	add	x1, x19, #0xb
  9283cc:	927df021 	and	x1, x1, #0xfffffffffffffff8
  9283d0:	17fffff0 	b	928390 <vprintf+0x2f4>
  9283d4:	aa1303e1 	mov	x1, x19
  9283d8:	8b34c2f3 	add	x19, x23, w20, sxtw
  9283dc:	17ffffed 	b	928390 <vprintf+0x2f4>
  9283e0:	7100043f 	cmp	w1, #0x1
  9283e4:	5400012d 	b.le	928408 <vprintf+0x36c>
  9283e8:	37f801f4 	tbnz	w20, #31, 928424 <vprintf+0x388>
  9283ec:	91003e61 	add	x1, x19, #0xf
  9283f0:	2a1403e2 	mov	w2, w20
  9283f4:	927df021 	and	x1, x1, #0xfffffffffffffff8
  9283f8:	f9400260 	ldr	x0, [x19]
  9283fc:	2a0203f4 	mov	w20, w2
  928400:	aa0103f3 	mov	x19, x1
  928404:	17ffff82 	b	92820c <vprintf+0x170>
  928408:	54ffff00 	b.eq	9283e8 <vprintf+0x34c>  // b.none
  92840c:	37f801f4 	tbnz	w20, #31, 928448 <vprintf+0x3ac>
  928410:	91002e61 	add	x1, x19, #0xb
  928414:	2a1403e2 	mov	w2, w20
  928418:	927df021 	and	x1, x1, #0xfffffffffffffff8
  92841c:	b9400260 	ldr	w0, [x19]
  928420:	17fffff7 	b	9283fc <vprintf+0x360>
  928424:	11002282 	add	w2, w20, #0x8
  928428:	7100005f 	cmp	w2, #0x0
  92842c:	5400008d 	b.le	92843c <vprintf+0x3a0>
  928430:	91003e61 	add	x1, x19, #0xf
  928434:	927df021 	and	x1, x1, #0xfffffffffffffff8
  928438:	17fffff0 	b	9283f8 <vprintf+0x35c>
  92843c:	aa1303e1 	mov	x1, x19
  928440:	8b34c2f3 	add	x19, x23, w20, sxtw
  928444:	17ffffed 	b	9283f8 <vprintf+0x35c>
  928448:	11002282 	add	w2, w20, #0x8
  92844c:	7100005f 	cmp	w2, #0x0
  928450:	5400008d 	b.le	928460 <vprintf+0x3c4>
  928454:	91002e61 	add	x1, x19, #0xb
  928458:	927df021 	and	x1, x1, #0xfffffffffffffff8
  92845c:	17fffff0 	b	92841c <vprintf+0x380>
  928460:	aa1303e1 	mov	x1, x19
  928464:	8b34c2f3 	add	x19, x23, w20, sxtw
  928468:	17ffffed 	b	92841c <vprintf+0x380>
  92846c:	910006d6 	add	x22, x22, #0x1
  928470:	52800018 	mov	w24, #0x0                   	// #0
  928474:	394002c2 	ldrb	w2, [x22]
  928478:	5100c042 	sub	w2, w2, #0x30
  92847c:	12001c43 	and	w3, w2, #0xff
  928480:	7100247f 	cmp	w3, #0x9
  928484:	54ffe908 	b.hi	9281a4 <vprintf+0x108>  // b.pmore
  928488:	52800143 	mov	w3, #0xa                   	// #10
  92848c:	910006d6 	add	x22, x22, #0x1
  928490:	1b030b18 	madd	w24, w24, w3, w2
  928494:	17fffff8 	b	928474 <vprintf+0x3d8>
  928498:	94000018 	bl	9284f8 <putchar>
  92849c:	110006b5 	add	w21, w21, #0x1
  9284a0:	17ffff0d 	b	9280d4 <vprintf+0x38>

00000000009284a4 <printf>:
  9284a4:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
  9284a8:	910003fd 	mov	x29, sp
  9284ac:	a9058ba1 	stp	x1, x2, [x29, #88]
  9284b0:	910243a1 	add	x1, x29, #0x90
  9284b4:	a90307a1 	stp	x1, x1, [x29, #48]
  9284b8:	910143a1 	add	x1, x29, #0x50
  9284bc:	f90023a1 	str	x1, [x29, #64]
  9284c0:	128006e1 	mov	w1, #0xffffffc8            	// #-56
  9284c4:	b9004ba1 	str	w1, [x29, #72]
  9284c8:	910043a1 	add	x1, x29, #0x10
  9284cc:	b9004fbf 	str	wzr, [x29, #76]
  9284d0:	a90693a3 	stp	x3, x4, [x29, #104]
  9284d4:	a9430fa2 	ldp	x2, x3, [x29, #48]
  9284d8:	a9010fa2 	stp	x2, x3, [x29, #16]
  9284dc:	a9440fa2 	ldp	x2, x3, [x29, #64]
  9284e0:	a9020fa2 	stp	x2, x3, [x29, #32]
  9284e4:	a9079ba5 	stp	x5, x6, [x29, #120]
  9284e8:	f90047a7 	str	x7, [x29, #136]
  9284ec:	97fffeec 	bl	92809c <vprintf>
  9284f0:	a8c97bfd 	ldp	x29, x30, [sp], #144
  9284f4:	d65f03c0 	ret

00000000009284f8 <putchar>:
  9284f8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9284fc:	910003fd 	mov	x29, sp
  928500:	f9000bf3 	str	x19, [sp, #16]
  928504:	2a0003f3 	mov	w19, w0
  928508:	12001c00 	and	w0, w0, #0xff
  92850c:	97fffc1e 	bl	927584 <console_putc>
  928510:	7100001f 	cmp	w0, #0x0
  928514:	5a9fa260 	csinv	w0, w19, wzr, ge  // ge = tcont
  928518:	f9400bf3 	ldr	x19, [sp, #16]
  92851c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  928520:	d65f03c0 	ret

0000000000928524 <strchr>:
  928524:	12001c21 	and	w1, w1, #0xff
  928528:	39400002 	ldrb	w2, [x0]
  92852c:	6b01005f 	cmp	w2, w1
  928530:	540000a0 	b.eq	928544 <strchr+0x20>  // b.none
  928534:	34000062 	cbz	w2, 928540 <strchr+0x1c>
  928538:	91000400 	add	x0, x0, #0x1
  92853c:	17fffffb 	b	928528 <strchr+0x4>
  928540:	d2800000 	mov	x0, #0x0                   	// #0
  928544:	d65f03c0 	ret

0000000000928548 <build_message>:
  928548:	6c697542 203a2074 303a3331 35313a36     Built : 13:06:15
  928558:	614d202c 35312079 31303220 32760039              , May 15 2019.

0000000000928566 <version_string>:
  928566:	302e3276 6c657228 65736165 65723a29     v2.0(release):re
  928576:	6d695f6c 2e345f78 392e3431 2e325f38     l_imx_4.14.98_2.
  928586:	5f302e30 302d6167 6331672d 66383662     0.0_ga-0-g1cb68f
  928596:	00003061 20090000 0c001c20 14181410     a0.....  .......
  9285a6:	20706973 20637673 74696e69 6d69000a     sip svc init..im
  9285b6:	76735f78 52140063 6f204344 0a206666     x_svc..RDC off .
  9285c6:	6f431400 6769666e 6e697275 5a542067     ..Configuring TZ
  9285d6:	33435341 000a3038 00300000                       ASC380....

00000000009285e0 <gpc_imr_offset>:
  9285e0:	00000030 00000040 000001c0 000001d0     0...@...........

00000000009285f0 <pll_ctrl_offset>:
  9285f0:	00000000 00000014 00000028 00000050     ........(...P...
  928600:	00000064 00000074 00000084 00000094     d...t...........
  928610:	00000104 00000114 0f0d0900 001f1a16     ................

0000000000928620 <imx_plat_psci_ops>:
  928620:	009216b0 00000000 0092173c 00000000     ........<.......
  928630:	00921784 00000000 00000000 00000000     ................
  928640:	009217a8 00000000 00921770 00000000     ........p.......
  928650:	00921878 00000000 0092193c 00000000     x.......<.......
  928660:	00921728 00000000 009216f4 00000000     (...............
  928670:	00921660 00000000 0092164c 00000000     `.......L.......
  928680:	009216dc 00000000 00000000 00000000     ................
	...

00000000009286c0 <imx_power_domain_tree_desc>:
  9286c0:	00040101                                ....

00000000009286c4 <CSWTCH.10>:
  9286c4:	03010200                                ....

00000000009286c8 <arm_gic_data>:
  9286c8:	38800000 00000000 38880000 00000000     ...8.......8....
  9286d8:	009286f8 00000000 00000002 00000004     ................
  9286e8:	009302a8 00000000 00922f5c 00000000     ........\/......

00000000009286f8 <g01s_interrupt_props>:
  9286f8:	00000006 00040007                       ........

0000000000928700 <irqs_used>:
  928700:	0000004a 0000004b 0000004c 0000004d     J...K...L...M...
  928710:	50203a43 6e497968 2033504c 0a31203d     C: PhyInLP3 = 1.
  928720:	5f747600 6c696166 3a43000a 616e6520     .vt_fail..C: ena
  928730:	20656c62 206c6c61 4d415244 6f6c6320     ble all DRAM clo
  928740:	20736b63 3a43000a 79685020 504c6e49     cks ..C: PhyInLP
  928750:	203d2033 43000a30 7245203a 20726f72     3 = 0..C: Error 
  928760:	4d415244 6f687320 20646c75 20746f6e     DRAM should not 
  928770:	53206e69 20666c65 72666552 0a687365     in Self Refresh.
  928780:	69617700 676e6974 726f6620 742a3220     .waiting for 2*t
  928790:	20464552 372a3228 7375382e 14000a29     REF (2*7.8us)...
  9287a0:	31334c42 7325203a 450a000a 7320314c     BL31: %s...EL1 s
  9287b0:	6f707075 20737472 63724141 2d343668     upports AArch64-
  9287c0:	796c6e6f 6c50202e 65736165 74657320     only. Please set
  9287d0:	69756220 6620646c 2067616c 5f585443      build flag CTX_
  9287e0:	4c434e49 5f454455 43524141 5f323348     INCLUDE_AARCH32_
  9287f0:	53474552 30203d20 00000000 00000000     REGS = 0........

0000000000928800 <psci_args.2649>:
  928800:	00100106 00000000 00920118 00000000     ................
  928810:	766e490a 64696c61 6e757220 656d6974     .Invalid runtime
  928820:	72657320 65636976 73656420 70697263      service descrip
  928830:	20726f74 000a7025 7272450a 6920726f     tor %p...Error i
  928840:	6974696e 7a696c61 20676e69 746e7572     nitializing runt
  928850:	20656d69 76726573 20656369 000a7325     ime service %s..
  928860:	5f6d7261 68637261 6376735f 64747300     arm_arch_svc.std
  928870:	6376735f 6e550a00 65707865 64657463     _svc..Unexpected
  928880:	66666120 74696e69 6e692079 73206f66      affinity info s
  928890:	65746174 00000000 0a030600 1715120f     tate............
  9288a0:	39222120 391c1939 242a3939 00000026      !"99..999*$&...
  9288b0:	d9d602d1 02e002dc 02020202 0202e7e3     ................
  9288c0:	f102f402 766e490a 64696c61 72617420     .....Invalid tar
  9288d0:	20746567 65776f70 656c2072 206c6576     get power level 
  9288e0:	20726f66 70737573 20646e65 7265706f     for suspend oper
  9288f0:	6f697461 00000a6e 15151500 15251815     ation.........%.
  928900:	74706f15 5f646565 00647473 6574706f     .opteed_std.opte
  928910:	665f6465 00747361                       ed_fast.

0000000000928918 <opteed_pm>:
  928918:	009270c0 00000000 0092726c 00000000     .p......lr......
  928928:	009271e0 00000000 009272d8 00000000     .q.......r......
  928938:	00927154 00000000 00000000 00000000     Tq..............
  928948:	009270c4 00000000 00927110 00000000     .p.......q......
  928958:	009270cc 00000000                       .p......

0000000000928960 <plat_prefix_str>:
  928960:	00928988 00000000 00928992 00000000     ................
  928970:	0092899c 00000000 009289a6 00000000     ................
  928980:	009289b0 00000000 4f525245 20203a52     ........ERROR:  
  928990:	4f4e0020 45434954 0020203a 4e524157      .NOTICE:  .WARN
  9289a0:	3a474e49 4e490020 203a4f46 00202020     ING: .INFO:    .
  9289b0:	42524556 3a45534f 550a0020 6e61686e     VERBOSE: ..Unhan
  9289c0:	64656c64 74784520 616e7265 6241206c     dled External Ab
  9289d0:	2074726f 65636572 64657669 206e6f20     ort received on 
  9289e0:	6c257830 74612078 334c4520 0a000a21     0x%lx at EL3!...
  9289f0:	63786520 69747065 72206e6f 6f736165      exception reaso
  928a00:	75253d6e 6e797320 6d6f7264 78303d65     n=%u syndrome=0x
  928a10:	786c6c25 4150000a                                %llx..

0000000000928a16 <panic_msg>:
  928a16:	4150      	.short	0x4150
  928a18:	2043494e 	.word	0x2043494e
  928a1c:	50207461 	.word	0x50207461
  928a20:	203a2043 	.word	0x203a2043
  928a24:	30007830 	.word	0x30007830
  928a28:	00000078 	.word	0x00000078
  928a2c:	00000000 	.word	0x00000000

0000000000928a30 <__RT_SVC_DESCS_START__>:
  928a30:	00010202 	.word	0x00010202
  928a34:	00000000 	.word	0x00000000
  928a38:	009285b4 	.word	0x009285b4
  928a3c:	00000000 	.word	0x00000000
  928a40:	00920238 	.word	0x00920238
  928a44:	00000000 	.word	0x00000000
  928a48:	00920178 	.word	0x00920178
  928a4c:	00000000 	.word	0x00000000

0000000000928a50 <__svc_desc_arm_arch_svc>:
  928a50:	00010000 00000000 00928860 00000000     ........`.......
	...
  928a68:	00924e44 00000000                       DN......

0000000000928a70 <__svc_desc_std_svc>:
  928a70:	00010404 00000000 0092886d 00000000     ........m.......
  928a80:	00924f00 00000000 00924f24 00000000     .O......$O......

0000000000928a90 <__svc_desc_opteed_std>:
  928a90:	00003f32 00000000 00928901 00000000     2?..............
	...
  928aa8:	00926e40 00000000                       @n......

0000000000928ab0 <__svc_desc_opteed_fast>:
  928ab0:	00013f32 00000000 0092890c 00000000     2?..............
  928ac0:	00927004 00000000 00926e40 00000000     .p......@n......

0000000000928ad0 <__CPU_OPS_START__>:
  928ad0:	410fd030 	.word	0x410fd030
  928ad4:	00000000 	.word	0x00000000
  928ad8:	00927520 	.word	0x00927520
	...
  928af0:	00927548 	.word	0x00927548
  928af4:	00000000 	.word	0x00000000
  928af8:	00927560 	.word	0x00927560
  928afc:	00000000 	.word	0x00000000

0000000000928b00 <__cb_func_spe_drain_buffers_hookcm_entering_secure_world>:
  928b00:	00926b88 00000000                       .k......

0000000000928b08 <__cb_func_enable_sve_hookcm_entering_normal_world>:
  928b08:	00926c48 00000000                       Hl......

0000000000928b10 <__cb_func_disable_sve_hookcm_exited_normal_world>:
  928b10:	00926c0c 00000000                       .l......

0000000000928b18 <__pubsub_cm_exited_normal_world_end>:
	...

0000000000929000 <sync_exception_sp_el0>:
  929000:	17fff993 	b	92764c <report_unhandled_exception>
	...

0000000000929080 <irq_sp_el0>:
  929080:	17fff973 	b	92764c <report_unhandled_exception>
	...

0000000000929100 <fiq_sp_el0>:
  929100:	17fff953 	b	92764c <report_unhandled_exception>
	...

0000000000929180 <serror_sp_el0>:
  929180:	97fffb77 	bl	927f5c <plat_handle_el3_ea>
	...

0000000000929200 <sync_exception_sp_elx>:
  929200:	17fff913 	b	92764c <report_unhandled_exception>
	...

0000000000929280 <irq_sp_elx>:
  929280:	17fff8f3 	b	92764c <report_unhandled_exception>
	...

0000000000929300 <fiq_sp_elx>:
  929300:	17fff8d3 	b	92764c <report_unhandled_exception>
	...

0000000000929380 <serror_sp_elx>:
  929380:	97fffaf7 	bl	927f5c <plat_handle_el3_ea>
	...

0000000000929400 <sync_exception_aarch64>:
  929400:	d50344ff 	msr	daifclr, #0x4
  929404:	f9007bfe 	str	x30, [sp, #240]
  929408:	d53e521e 	mrs	x30, esr_el3
  92940c:	d35a7fde 	ubfx	x30, x30, #26, #6
  929410:	f1004fdf 	cmp	x30, #0x13
  929414:	54ff1820 	b.eq	927718 <smc_handler>  // b.none
  929418:	f1005fdf 	cmp	x30, #0x17
  92941c:	54ff1800 	b.eq	92771c <smc_handler64>  // b.none
  929420:	f9407bfe 	ldr	x30, [sp, #240]
  929424:	17fff88b 	b	927650 <enter_lower_el_sync_ea>
	...

0000000000929480 <irq_aarch64>:
  929480:	d50344ff 	msr	daifclr, #0x4
  929484:	f9007bfe 	str	x30, [sp, #240]
  929488:	97fff9a4 	bl	927b18 <save_gp_registers>
  92948c:	d53e4000 	mrs	x0, spsr_el3
  929490:	d53e4021 	mrs	x1, elr_el3
  929494:	a91187e0 	stp	x0, x1, [sp, #280]
  929498:	f9408be2 	ldr	x2, [sp, #272]
  92949c:	910003f4 	mov	x20, sp
  9294a0:	d50040bf 	msr	spsel, #0x0
  9294a4:	9100005f 	mov	sp, x2
  9294a8:	97ffe68e 	bl	922ee0 <plat_ic_get_pending_interrupt_type>
  9294ac:	f1000c1f 	cmp	x0, #0x3
  9294b0:	54000140 	b.eq	9294d8 <interrupt_exit_irq_aarch64>  // b.none
  9294b4:	97ffedf6 	bl	924c8c <get_interrupt_type_handler>
  9294b8:	b4000100 	cbz	x0, 9294d8 <interrupt_exit_irq_aarch64>
  9294bc:	aa0003f5 	mov	x21, x0
  9294c0:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
  9294c4:	d53e1102 	mrs	x2, scr_el3
  9294c8:	d3400041 	ubfx	x1, x2, #0, #1
  9294cc:	aa1403e2 	mov	x2, x20
  9294d0:	aa1f03e3 	mov	x3, xzr
  9294d4:	d63f02a0 	blr	x21

00000000009294d8 <interrupt_exit_irq_aarch64>:
  9294d8:	17fff9b7 	b	927bb4 <el3_exit>
	...

0000000000929500 <fiq_aarch64>:
  929500:	d50344ff 	msr	daifclr, #0x4
  929504:	f9007bfe 	str	x30, [sp, #240]
  929508:	97fff984 	bl	927b18 <save_gp_registers>
  92950c:	d53e4000 	mrs	x0, spsr_el3
  929510:	d53e4021 	mrs	x1, elr_el3
  929514:	a91187e0 	stp	x0, x1, [sp, #280]
  929518:	f9408be2 	ldr	x2, [sp, #272]
  92951c:	910003f4 	mov	x20, sp
  929520:	d50040bf 	msr	spsel, #0x0
  929524:	9100005f 	mov	sp, x2
  929528:	97ffe66e 	bl	922ee0 <plat_ic_get_pending_interrupt_type>
  92952c:	f1000c1f 	cmp	x0, #0x3
  929530:	54000140 	b.eq	929558 <interrupt_exit_fiq_aarch64>  // b.none
  929534:	97ffedd6 	bl	924c8c <get_interrupt_type_handler>
  929538:	b4000100 	cbz	x0, 929558 <interrupt_exit_fiq_aarch64>
  92953c:	aa0003f5 	mov	x21, x0
  929540:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
  929544:	d53e1102 	mrs	x2, scr_el3
  929548:	d3400041 	ubfx	x1, x2, #0, #1
  92954c:	aa1403e2 	mov	x2, x20
  929550:	aa1f03e3 	mov	x3, xzr
  929554:	d63f02a0 	blr	x21

0000000000929558 <interrupt_exit_fiq_aarch64>:
  929558:	17fff997 	b	927bb4 <el3_exit>
	...

0000000000929580 <serror_aarch64>:
  929580:	d50344ff 	msr	daifclr, #0x4
  929584:	17fff843 	b	927690 <enter_lower_el_async_ea>
	...

0000000000929600 <sync_exception_aarch32>:
  929600:	d50344ff 	msr	daifclr, #0x4
  929604:	f9007bfe 	str	x30, [sp, #240]
  929608:	d53e521e 	mrs	x30, esr_el3
  92960c:	d35a7fde 	ubfx	x30, x30, #26, #6
  929610:	f1004fdf 	cmp	x30, #0x13
  929614:	54ff0820 	b.eq	927718 <smc_handler>  // b.none
  929618:	f1005fdf 	cmp	x30, #0x17
  92961c:	54ff0800 	b.eq	92771c <smc_handler64>  // b.none
  929620:	f9407bfe 	ldr	x30, [sp, #240]
  929624:	17fff80b 	b	927650 <enter_lower_el_sync_ea>
	...

0000000000929680 <irq_aarch32>:
  929680:	d50344ff 	msr	daifclr, #0x4
  929684:	f9007bfe 	str	x30, [sp, #240]
  929688:	97fff924 	bl	927b18 <save_gp_registers>
  92968c:	d53e4000 	mrs	x0, spsr_el3
  929690:	d53e4021 	mrs	x1, elr_el3
  929694:	a91187e0 	stp	x0, x1, [sp, #280]
  929698:	f9408be2 	ldr	x2, [sp, #272]
  92969c:	910003f4 	mov	x20, sp
  9296a0:	d50040bf 	msr	spsel, #0x0
  9296a4:	9100005f 	mov	sp, x2
  9296a8:	97ffe60e 	bl	922ee0 <plat_ic_get_pending_interrupt_type>
  9296ac:	f1000c1f 	cmp	x0, #0x3
  9296b0:	54000140 	b.eq	9296d8 <interrupt_exit_irq_aarch32>  // b.none
  9296b4:	97ffed76 	bl	924c8c <get_interrupt_type_handler>
  9296b8:	b4000100 	cbz	x0, 9296d8 <interrupt_exit_irq_aarch32>
  9296bc:	aa0003f5 	mov	x21, x0
  9296c0:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
  9296c4:	d53e1102 	mrs	x2, scr_el3
  9296c8:	d3400041 	ubfx	x1, x2, #0, #1
  9296cc:	aa1403e2 	mov	x2, x20
  9296d0:	aa1f03e3 	mov	x3, xzr
  9296d4:	d63f02a0 	blr	x21

00000000009296d8 <interrupt_exit_irq_aarch32>:
  9296d8:	17fff937 	b	927bb4 <el3_exit>
	...

0000000000929700 <fiq_aarch32>:
  929700:	d50344ff 	msr	daifclr, #0x4
  929704:	f9007bfe 	str	x30, [sp, #240]
  929708:	97fff904 	bl	927b18 <save_gp_registers>
  92970c:	d53e4000 	mrs	x0, spsr_el3
  929710:	d53e4021 	mrs	x1, elr_el3
  929714:	a91187e0 	stp	x0, x1, [sp, #280]
  929718:	f9408be2 	ldr	x2, [sp, #272]
  92971c:	910003f4 	mov	x20, sp
  929720:	d50040bf 	msr	spsel, #0x0
  929724:	9100005f 	mov	sp, x2
  929728:	97ffe5ee 	bl	922ee0 <plat_ic_get_pending_interrupt_type>
  92972c:	f1000c1f 	cmp	x0, #0x3
  929730:	54000140 	b.eq	929758 <interrupt_exit_fiq_aarch32>  // b.none
  929734:	97ffed56 	bl	924c8c <get_interrupt_type_handler>
  929738:	b4000100 	cbz	x0, 929758 <interrupt_exit_fiq_aarch32>
  92973c:	aa0003f5 	mov	x21, x0
  929740:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
  929744:	d53e1102 	mrs	x2, scr_el3
  929748:	d3400041 	ubfx	x1, x2, #0, #1
  92974c:	aa1403e2 	mov	x2, x20
  929750:	aa1f03e3 	mov	x3, xzr
  929754:	d63f02a0 	blr	x21

0000000000929758 <interrupt_exit_fiq_aarch32>:
  929758:	17fff917 	b	927bb4 <el3_exit>
	...

0000000000929780 <serror_aarch32>:
  929780:	d50344ff 	msr	daifclr, #0x4
  929784:	17fff7c3 	b	927690 <enter_lower_el_async_ea>
	...

0000000000929800 <__RO_END_UNALIGNED__>:
	...
