{"vcs1":{"timestamp_begin":1759222337.560493026, "rt":1.14, "ut":0.27, "st":0.14}}
{"vcselab":{"timestamp_begin":1759222338.766638993, "rt":0.60, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1759222339.416810178, "rt":0.23, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759222337.247571337}
{"VCS_COMP_START_TIME": 1759222337.247571337}
{"VCS_COMP_END_TIME": 1759222340.483410720}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 367992}}
{"vcselab": {"peak_mem": 229976}}
