
cm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08004bdc  08004bdc  00014bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cc4  08004cc4  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08004cc4  08004cc4  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004cc4  08004cc4  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cc4  08004cc4  00014cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cc8  08004cc8  00014cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08004ccc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  2000008c  08004d58  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08004d58  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbd4  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d44  00000000  00000000  0002cc90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  0002e9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  0002f718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000027b5  00000000  00000000  00030370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d6d5  00000000  00000000  00032b25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1600  00000000  00000000  000401fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001317fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ef8  00000000  00000000  0013184c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bc4 	.word	0x08004bc4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08004bc4 	.word	0x08004bc4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <avg>:
		}
	}
}
#endif

float avg(uint32_t *data, uint32_t len, uint32_t newValue) {
 8000270:	b480      	push	{r7}
 8000272:	b089      	sub	sp, #36	; 0x24
 8000274:	af00      	add	r7, sp, #0
 8000276:	60f8      	str	r0, [r7, #12]
 8000278:	60b9      	str	r1, [r7, #8]
 800027a:	607a      	str	r2, [r7, #4]
	float    avg = 0;
 800027c:	f04f 0300 	mov.w	r3, #0
 8000280:	61bb      	str	r3, [r7, #24]
	float    sum = 0;
 8000282:	f04f 0300 	mov.w	r3, #0
 8000286:	617b      	str	r3, [r7, #20]
	uint32_t i   = 0;
 8000288:	2300      	movs	r3, #0
 800028a:	61fb      	str	r3, [r7, #28]

	// Shift all values
	sum = sum - (float)data[0];
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	ee07 3a90 	vmov	s15, r3
 8000294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000298:	ed97 7a05 	vldr	s14, [r7, #20]
 800029c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80002a0:	edc7 7a05 	vstr	s15, [r7, #20]
	for (i = 1; i < len; i++) {
 80002a4:	2301      	movs	r3, #1
 80002a6:	61fb      	str	r3, [r7, #28]
 80002a8:	e00f      	b.n	80002ca <avg+0x5a>
		data[i - 1] = data[i];
 80002aa:	69fb      	ldr	r3, [r7, #28]
 80002ac:	009b      	lsls	r3, r3, #2
 80002ae:	68fa      	ldr	r2, [r7, #12]
 80002b0:	441a      	add	r2, r3
 80002b2:	69fb      	ldr	r3, [r7, #28]
 80002b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80002b8:	3b01      	subs	r3, #1
 80002ba:	009b      	lsls	r3, r3, #2
 80002bc:	68f9      	ldr	r1, [r7, #12]
 80002be:	440b      	add	r3, r1
 80002c0:	6812      	ldr	r2, [r2, #0]
 80002c2:	601a      	str	r2, [r3, #0]
	for (i = 1; i < len; i++) {
 80002c4:	69fb      	ldr	r3, [r7, #28]
 80002c6:	3301      	adds	r3, #1
 80002c8:	61fb      	str	r3, [r7, #28]
 80002ca:	69fa      	ldr	r2, [r7, #28]
 80002cc:	68bb      	ldr	r3, [r7, #8]
 80002ce:	429a      	cmp	r2, r3
 80002d0:	d3eb      	bcc.n	80002aa <avg+0x3a>
	}
	data[i - 1] = newValue;
 80002d2:	69fb      	ldr	r3, [r7, #28]
 80002d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80002d8:	3b01      	subs	r3, #1
 80002da:	009b      	lsls	r3, r3, #2
 80002dc:	68fa      	ldr	r2, [r7, #12]
 80002de:	4413      	add	r3, r2
 80002e0:	687a      	ldr	r2, [r7, #4]
 80002e2:	601a      	str	r2, [r3, #0]
	sum = sum + (float)newValue;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	ee07 3a90 	vmov	s15, r3
 80002ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80002ee:	ed97 7a05 	vldr	s14, [r7, #20]
 80002f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80002f6:	edc7 7a05 	vstr	s15, [r7, #20]
	avg = sum / len;
 80002fa:	68bb      	ldr	r3, [r7, #8]
 80002fc:	ee07 3a90 	vmov	s15, r3
 8000300:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000304:	edd7 6a05 	vldr	s13, [r7, #20]
 8000308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800030c:	edc7 7a06 	vstr	s15, [r7, #24]

	return avg;
 8000310:	69bb      	ldr	r3, [r7, #24]
 8000312:	ee07 3a90 	vmov	s15, r3
}
 8000316:	eeb0 0a67 	vmov.f32	s0, s15
 800031a:	3724      	adds	r7, #36	; 0x24
 800031c:	46bd      	mov	sp, r7
 800031e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000322:	4770      	bx	lr

08000324 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  {                // if the interrupt source is channel1
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	7f1b      	ldrb	r3, [r3, #28]
 8000330:	2b01      	cmp	r3, #1
 8000332:	d160      	bne.n	80003f6 <HAL_TIM_IC_CaptureCallback+0xd2>
		if (isFirstCaptured == 0) {                                  // if the first value is not captured
 8000334:	4b32      	ldr	r3, [pc, #200]	; (8000400 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2b00      	cmp	r3, #0
 800033a:	d10a      	bne.n	8000352 <HAL_TIM_IC_CaptureCallback+0x2e>
			icVal1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 800033c:	2100      	movs	r1, #0
 800033e:	6878      	ldr	r0, [r7, #4]
 8000340:	f002 feb4 	bl	80030ac <HAL_TIM_ReadCapturedValue>
 8000344:	4603      	mov	r3, r0
 8000346:	4a2f      	ldr	r2, [pc, #188]	; (8000404 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8000348:	6013      	str	r3, [r2, #0]
			isFirstCaptured = 1;                                     // set the first captured as true
 800034a:	4b2d      	ldr	r3, [pc, #180]	; (8000400 <HAL_TIM_IC_CaptureCallback+0xdc>)
 800034c:	2201      	movs	r2, #1
 800034e:	601a      	str	r2, [r3, #0]
			// ------------------------------------------------------------------

			isFirstCaptured = 0; // set it back to false
		}
	}
}
 8000350:	e051      	b.n	80003f6 <HAL_TIM_IC_CaptureCallback+0xd2>
			icVal2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read second value
 8000352:	2100      	movs	r1, #0
 8000354:	6878      	ldr	r0, [r7, #4]
 8000356:	f002 fea9 	bl	80030ac <HAL_TIM_ReadCapturedValue>
 800035a:	4603      	mov	r3, r0
 800035c:	4a2a      	ldr	r2, [pc, #168]	; (8000408 <HAL_TIM_IC_CaptureCallback+0xe4>)
 800035e:	6013      	str	r3, [r2, #0]
			if (icVal2 > icVal1) {
 8000360:	4b29      	ldr	r3, [pc, #164]	; (8000408 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8000362:	681a      	ldr	r2, [r3, #0]
 8000364:	4b27      	ldr	r3, [pc, #156]	; (8000404 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	429a      	cmp	r2, r3
 800036a:	d907      	bls.n	800037c <HAL_TIM_IC_CaptureCallback+0x58>
				difference = icVal2 - icVal1;
 800036c:	4b26      	ldr	r3, [pc, #152]	; (8000408 <HAL_TIM_IC_CaptureCallback+0xe4>)
 800036e:	681a      	ldr	r2, [r3, #0]
 8000370:	4b24      	ldr	r3, [pc, #144]	; (8000404 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	1ad3      	subs	r3, r2, r3
 8000376:	4a25      	ldr	r2, [pc, #148]	; (800040c <HAL_TIM_IC_CaptureCallback+0xe8>)
 8000378:	6013      	str	r3, [r2, #0]
 800037a:	e00d      	b.n	8000398 <HAL_TIM_IC_CaptureCallback+0x74>
			} else if (icVal1 > icVal2) {
 800037c:	4b21      	ldr	r3, [pc, #132]	; (8000404 <HAL_TIM_IC_CaptureCallback+0xe0>)
 800037e:	681a      	ldr	r2, [r3, #0]
 8000380:	4b21      	ldr	r3, [pc, #132]	; (8000408 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	429a      	cmp	r2, r3
 8000386:	d907      	bls.n	8000398 <HAL_TIM_IC_CaptureCallback+0x74>
				difference = (0xffffffff - icVal1) + icVal2;
 8000388:	4b1f      	ldr	r3, [pc, #124]	; (8000408 <HAL_TIM_IC_CaptureCallback+0xe4>)
 800038a:	681a      	ldr	r2, [r3, #0]
 800038c:	4b1d      	ldr	r3, [pc, #116]	; (8000404 <HAL_TIM_IC_CaptureCallback+0xe0>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	1ad3      	subs	r3, r2, r3
 8000392:	3b01      	subs	r3, #1
 8000394:	4a1d      	ldr	r2, [pc, #116]	; (800040c <HAL_TIM_IC_CaptureCallback+0xe8>)
 8000396:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK / (PRESCALAR);
 8000398:	4b1d      	ldr	r3, [pc, #116]	; (8000410 <HAL_TIM_IC_CaptureCallback+0xec>)
 800039a:	60fb      	str	r3, [r7, #12]
			float mFactor  = 1000000 / refClock;
 800039c:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8000414 <HAL_TIM_IC_CaptureCallback+0xf0>
 80003a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80003a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80003a8:	edc7 7a02 	vstr	s15, [r7, #8]
			usWidth  = difference * mFactor;
 80003ac:	4b17      	ldr	r3, [pc, #92]	; (800040c <HAL_TIM_IC_CaptureCallback+0xe8>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	ee07 3a90 	vmov	s15, r3
 80003b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80003b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80003bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80003c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80003c4:	ee17 2a90 	vmov	r2, s15
 80003c8:	4b13      	ldr	r3, [pc, #76]	; (8000418 <HAL_TIM_IC_CaptureCallback+0xf4>)
 80003ca:	601a      	str	r2, [r3, #0]
			if (usWidth < htim->Init.Period) {                        // Check to make sure we are not getting overflow
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	68da      	ldr	r2, [r3, #12]
 80003d0:	4b11      	ldr	r3, [pc, #68]	; (8000418 <HAL_TIM_IC_CaptureCallback+0xf4>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d90b      	bls.n	80003f0 <HAL_TIM_IC_CaptureCallback+0xcc>
				avgWidth = avg(data, AVG_DATA_LEN, usWidth);
 80003d8:	4b0f      	ldr	r3, [pc, #60]	; (8000418 <HAL_TIM_IC_CaptureCallback+0xf4>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	461a      	mov	r2, r3
 80003de:	210a      	movs	r1, #10
 80003e0:	480e      	ldr	r0, [pc, #56]	; (800041c <HAL_TIM_IC_CaptureCallback+0xf8>)
 80003e2:	f7ff ff45 	bl	8000270 <avg>
 80003e6:	eef0 7a40 	vmov.f32	s15, s0
 80003ea:	4b0d      	ldr	r3, [pc, #52]	; (8000420 <HAL_TIM_IC_CaptureCallback+0xfc>)
 80003ec:	edc3 7a00 	vstr	s15, [r3]
			isFirstCaptured = 0; // set it back to false
 80003f0:	4b03      	ldr	r3, [pc, #12]	; (8000400 <HAL_TIM_IC_CaptureCallback+0xdc>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
}
 80003f6:	bf00      	nop
 80003f8:	3710      	adds	r7, #16
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	20000134 	.word	0x20000134
 8000404:	20000128 	.word	0x20000128
 8000408:	2000012c 	.word	0x2000012c
 800040c:	20000130 	.word	0x20000130
 8000410:	49742400 	.word	0x49742400
 8000414:	49742400 	.word	0x49742400
 8000418:	20000138 	.word	0x20000138
 800041c:	2000013c 	.word	0x2000013c
 8000420:	20000164 	.word	0x20000164

08000424 <delay>:

void delay(uint32_t maxDelayAmount) {
 8000424:	b480      	push	{r7}
 8000426:	b085      	sub	sp, #20
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
	volatile uint32_t amount = maxDelayAmount;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	60fb      	str	r3, [r7, #12]
	while (amount > 0) {
 8000430:	e002      	b.n	8000438 <delay+0x14>
		amount--;
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	3b01      	subs	r3, #1
 8000436:	60fb      	str	r3, [r7, #12]
	while (amount > 0) {
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d1f9      	bne.n	8000432 <delay+0xe>
	}
}
 800043e:	bf00      	nop
 8000440:	bf00      	nop
 8000442:	3714      	adds	r7, #20
 8000444:	46bd      	mov	sp, r7
 8000446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044a:	4770      	bx	lr

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000452:	f000 fd70 	bl	8000f36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000456:	f000 fa27 	bl	80008a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800045a:	f000 fb2d 	bl	8000ab8 <MX_GPIO_Init>
  MX_TIM2_Init();
 800045e:	f000 faad 	bl	80009bc <MX_TIM2_Init>
  MX_CAN1_Init();
 8000462:	f000 fa73 	bl	800094c <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000466:	2108      	movs	r1, #8
 8000468:	48b1      	ldr	r0, [pc, #708]	; (8000730 <main+0x2e4>)
 800046a:	f002 f8a7 	bl	80025bc <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 800046e:	48b0      	ldr	r0, [pc, #704]	; (8000730 <main+0x2e4>)
 8000470:	f001 ffd2 	bl	8002418 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000474:	2100      	movs	r1, #0
 8000476:	48ae      	ldr	r0, [pc, #696]	; (8000730 <main+0x2e4>)
 8000478:	f002 f9fe 	bl	8002878 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  pwmOnTime = 2000;
 800047c:	4bad      	ldr	r3, [pc, #692]	; (8000734 <main+0x2e8>)
 800047e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000482:	601a      	str	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // Decrement toggle counter.
	  counter--;
 8000484:	4bac      	ldr	r3, [pc, #688]	; (8000738 <main+0x2ec>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	3b01      	subs	r3, #1
 800048a:	4aab      	ldr	r2, [pc, #684]	; (8000738 <main+0x2ec>)
 800048c:	6013      	str	r3, [r2, #0]
	  if (counter == 0) {
 800048e:	4baa      	ldr	r3, [pc, #680]	; (8000738 <main+0x2ec>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d109      	bne.n	80004aa <main+0x5e>
		  counter = MAX_COUNT;
 8000496:	4ba8      	ldr	r3, [pc, #672]	; (8000738 <main+0x2ec>)
 8000498:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800049c:	601a      	str	r2, [r3, #0]
		  toggle = 1 - toggle;
 800049e:	4ba7      	ldr	r3, [pc, #668]	; (800073c <main+0x2f0>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	f1c3 0301 	rsb	r3, r3, #1
 80004a6:	4aa5      	ldr	r2, [pc, #660]	; (800073c <main+0x2f0>)
 80004a8:	6013      	str	r3, [r2, #0]
	  } else {
		  pwmOnTime--;
	  }
#endif

	  printf("usWidth = %d", (int)usWidth);
 80004aa:	4ba5      	ldr	r3, [pc, #660]	; (8000740 <main+0x2f4>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4619      	mov	r1, r3
 80004b0:	48a4      	ldr	r0, [pc, #656]	; (8000744 <main+0x2f8>)
 80004b2:	f003 fee7 	bl	8004284 <iprintf>

	  // Toggle PB8 - CN1 pin 10.
	  if (toggle) {
 80004b6:	4ba1      	ldr	r3, [pc, #644]	; (800073c <main+0x2f0>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d006      	beq.n	80004cc <main+0x80>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80004be:	2200      	movs	r2, #0
 80004c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c4:	48a0      	ldr	r0, [pc, #640]	; (8000748 <main+0x2fc>)
 80004c6:	f001 f963 	bl	8001790 <HAL_GPIO_WritePin>
 80004ca:	e005      	b.n	80004d8 <main+0x8c>
	  } else {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80004cc:	2201      	movs	r2, #1
 80004ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004d2:	489d      	ldr	r0, [pc, #628]	; (8000748 <main+0x2fc>)
 80004d4:	f001 f95c 	bl	8001790 <HAL_GPIO_WritePin>
	  }
	  delay(1000);
 80004d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004dc:	f7ff ffa2 	bl	8000424 <delay>

	  switch (cmFsm) {
 80004e0:	4b9a      	ldr	r3, [pc, #616]	; (800074c <main+0x300>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	2b06      	cmp	r3, #6
 80004e6:	f200 81cd 	bhi.w	8000884 <main+0x438>
 80004ea:	a201      	add	r2, pc, #4	; (adr r2, 80004f0 <main+0xa4>)
 80004ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f0:	0800050d 	.word	0x0800050d
 80004f4:	0800051b 	.word	0x0800051b
 80004f8:	0800085d 	.word	0x0800085d
 80004fc:	08000865 	.word	0x08000865
 8000500:	0800086d 	.word	0x0800086d
 8000504:	08000875 	.word	0x08000875
 8000508:	0800087d 	.word	0x0800087d
	  case INIT:			// Initialize
          canIdCounter = 0;
 800050c:	4b90      	ldr	r3, [pc, #576]	; (8000750 <main+0x304>)
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
          cmFsm = CANID;
 8000512:	4b8e      	ldr	r3, [pc, #568]	; (800074c <main+0x300>)
 8000514:	2201      	movs	r2, #1
 8000516:	701a      	strb	r2, [r3, #0]
		  break;
 8000518:	e1b7      	b.n	800088a <main+0x43e>
	  case CANID:           // Read PWM and identify myself.
		  canIdCounter++;
 800051a:	4b8d      	ldr	r3, [pc, #564]	; (8000750 <main+0x304>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	3301      	adds	r3, #1
 8000520:	4a8b      	ldr	r2, [pc, #556]	; (8000750 <main+0x304>)
 8000522:	6013      	str	r3, [r2, #0]
		  if (canIdCounter > SECS(4)) {
 8000524:	4b8a      	ldr	r3, [pc, #552]	; (8000750 <main+0x304>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800052c:	f240 81ac 	bls.w	8000888 <main+0x43c>
			  cmFsm = CANVALVECMD;
 8000530:	4b86      	ldr	r3, [pc, #536]	; (800074c <main+0x300>)
 8000532:	2202      	movs	r2, #2
 8000534:	701a      	strb	r2, [r3, #0]

			  float duty = avgWidth / htim2.Init.Period;
 8000536:	4b87      	ldr	r3, [pc, #540]	; (8000754 <main+0x308>)
 8000538:	edd3 6a00 	vldr	s13, [r3]
 800053c:	4b7c      	ldr	r3, [pc, #496]	; (8000730 <main+0x2e4>)
 800053e:	68db      	ldr	r3, [r3, #12]
 8000540:	ee07 3a90 	vmov	s15, r3
 8000544:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000548:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800054c:	edc7 7a01 	vstr	s15, [r7, #4]

			  if (duty >= 89.0f && duty < 100.0f) {
 8000550:	edd7 7a01 	vldr	s15, [r7, #4]
 8000554:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8000758 <main+0x30c>
 8000558:	eef4 7ac7 	vcmpe.f32	s15, s14
 800055c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000560:	db1e      	blt.n	80005a0 <main+0x154>
 8000562:	edd7 7a01 	vldr	s15, [r7, #4]
 8000566:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800075c <main+0x310>
 800056a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800056e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000572:	d515      	bpl.n	80005a0 <main+0x154>
				  myCANAddress = canAddresses[0];
 8000574:	4b7a      	ldr	r3, [pc, #488]	; (8000760 <main+0x314>)
 8000576:	881a      	ldrh	r2, [r3, #0]
 8000578:	4b7a      	ldr	r3, [pc, #488]	; (8000764 <main+0x318>)
 800057a:	801a      	strh	r2, [r3, #0]
				  TIM2->CCR3 = (uint32_t)(0.8f * (float)htim2.Init.Period);
 800057c:	4b6c      	ldr	r3, [pc, #432]	; (8000730 <main+0x2e4>)
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	ee07 3a90 	vmov	s15, r3
 8000584:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000588:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8000768 <main+0x31c>
 800058c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000590:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000598:	ee17 2a90 	vmov	r2, s15
 800059c:	63da      	str	r2, [r3, #60]	; 0x3c
 800059e:	e15c      	b.n	800085a <main+0x40e>
			  } else if (duty > 79.0f && duty < 89.0f) {
 80005a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80005a4:	ed9f 7a71 	vldr	s14, [pc, #452]	; 800076c <main+0x320>
 80005a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005b0:	dd1e      	ble.n	80005f0 <main+0x1a4>
 80005b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80005b6:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8000758 <main+0x30c>
 80005ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005c2:	d515      	bpl.n	80005f0 <main+0x1a4>
				  myCANAddress = canAddresses[1];
 80005c4:	4b66      	ldr	r3, [pc, #408]	; (8000760 <main+0x314>)
 80005c6:	885a      	ldrh	r2, [r3, #2]
 80005c8:	4b66      	ldr	r3, [pc, #408]	; (8000764 <main+0x318>)
 80005ca:	801a      	strh	r2, [r3, #0]
				  TIM2->CCR3 = (uint32_t)(0.7f * (float)htim2.Init.Period);
 80005cc:	4b58      	ldr	r3, [pc, #352]	; (8000730 <main+0x2e4>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	ee07 3a90 	vmov	s15, r3
 80005d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005d8:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8000770 <main+0x324>
 80005dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005e8:	ee17 2a90 	vmov	r2, s15
 80005ec:	63da      	str	r2, [r3, #60]	; 0x3c
 80005ee:	e134      	b.n	800085a <main+0x40e>
			  } else if (duty > 69.0f && duty < 79.0f) {
 80005f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80005f4:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8000774 <main+0x328>
 80005f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000600:	dd1e      	ble.n	8000640 <main+0x1f4>
 8000602:	edd7 7a01 	vldr	s15, [r7, #4]
 8000606:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800076c <main+0x320>
 800060a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800060e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000612:	d515      	bpl.n	8000640 <main+0x1f4>
				  myCANAddress = canAddresses[2];
 8000614:	4b52      	ldr	r3, [pc, #328]	; (8000760 <main+0x314>)
 8000616:	889a      	ldrh	r2, [r3, #4]
 8000618:	4b52      	ldr	r3, [pc, #328]	; (8000764 <main+0x318>)
 800061a:	801a      	strh	r2, [r3, #0]
				  TIM2->CCR3 = (uint32_t)(0.6f * (float)htim2.Init.Period);
 800061c:	4b44      	ldr	r3, [pc, #272]	; (8000730 <main+0x2e4>)
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	ee07 3a90 	vmov	s15, r3
 8000624:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000628:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8000778 <main+0x32c>
 800062c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000630:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000634:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000638:	ee17 2a90 	vmov	r2, s15
 800063c:	63da      	str	r2, [r3, #60]	; 0x3c
 800063e:	e10c      	b.n	800085a <main+0x40e>
			  } else if (duty > 59.0f && duty < 69.0f) {
 8000640:	edd7 7a01 	vldr	s15, [r7, #4]
 8000644:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800077c <main+0x330>
 8000648:	eef4 7ac7 	vcmpe.f32	s15, s14
 800064c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000650:	dd1e      	ble.n	8000690 <main+0x244>
 8000652:	edd7 7a01 	vldr	s15, [r7, #4]
 8000656:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8000774 <main+0x328>
 800065a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800065e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000662:	d515      	bpl.n	8000690 <main+0x244>
				  myCANAddress = canAddresses[3];
 8000664:	4b3e      	ldr	r3, [pc, #248]	; (8000760 <main+0x314>)
 8000666:	88da      	ldrh	r2, [r3, #6]
 8000668:	4b3e      	ldr	r3, [pc, #248]	; (8000764 <main+0x318>)
 800066a:	801a      	strh	r2, [r3, #0]
				  TIM2->CCR3 = (uint32_t)(0.5f * (float)htim2.Init.Period);
 800066c:	4b30      	ldr	r3, [pc, #192]	; (8000730 <main+0x2e4>)
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	ee07 3a90 	vmov	s15, r3
 8000674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000678:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800067c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000680:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000684:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000688:	ee17 2a90 	vmov	r2, s15
 800068c:	63da      	str	r2, [r3, #60]	; 0x3c
 800068e:	e0e4      	b.n	800085a <main+0x40e>
			  } else if (duty > 49.0f && duty < 59.0f) {
 8000690:	edd7 7a01 	vldr	s15, [r7, #4]
 8000694:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8000780 <main+0x334>
 8000698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800069c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006a0:	dd1e      	ble.n	80006e0 <main+0x294>
 80006a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80006a6:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800077c <main+0x330>
 80006aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006b2:	d515      	bpl.n	80006e0 <main+0x294>
				  myCANAddress = canAddresses[4];
 80006b4:	4b2a      	ldr	r3, [pc, #168]	; (8000760 <main+0x314>)
 80006b6:	891a      	ldrh	r2, [r3, #8]
 80006b8:	4b2a      	ldr	r3, [pc, #168]	; (8000764 <main+0x318>)
 80006ba:	801a      	strh	r2, [r3, #0]
				  TIM2->CCR3 = (uint32_t)(0.4f * (float)htim2.Init.Period);
 80006bc:	4b1c      	ldr	r3, [pc, #112]	; (8000730 <main+0x2e4>)
 80006be:	68db      	ldr	r3, [r3, #12]
 80006c0:	ee07 3a90 	vmov	s15, r3
 80006c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006c8:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8000784 <main+0x338>
 80006cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006d8:	ee17 2a90 	vmov	r2, s15
 80006dc:	63da      	str	r2, [r3, #60]	; 0x3c
 80006de:	e0bc      	b.n	800085a <main+0x40e>
			  } else if (duty > 39.0f && duty < 49.0f) {
 80006e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80006e4:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800078c <main+0x340>
 80006e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006f0:	dd4e      	ble.n	8000790 <main+0x344>
 80006f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80006f6:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8000780 <main+0x334>
 80006fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000702:	d545      	bpl.n	8000790 <main+0x344>
				  myCANAddress = canAddresses[5];
 8000704:	4b16      	ldr	r3, [pc, #88]	; (8000760 <main+0x314>)
 8000706:	895a      	ldrh	r2, [r3, #10]
 8000708:	4b16      	ldr	r3, [pc, #88]	; (8000764 <main+0x318>)
 800070a:	801a      	strh	r2, [r3, #0]
				  TIM2->CCR3 = (uint32_t)(0.3f * (float)htim2.Init.Period);
 800070c:	4b08      	ldr	r3, [pc, #32]	; (8000730 <main+0x2e4>)
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	ee07 3a90 	vmov	s15, r3
 8000714:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000718:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000788 <main+0x33c>
 800071c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000720:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000724:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000728:	ee17 2a90 	vmov	r2, s15
 800072c:	63da      	str	r2, [r3, #60]	; 0x3c
 800072e:	e094      	b.n	800085a <main+0x40e>
 8000730:	200000d0 	.word	0x200000d0
 8000734:	20000120 	.word	0x20000120
 8000738:	20000014 	.word	0x20000014
 800073c:	20000018 	.word	0x20000018
 8000740:	20000138 	.word	0x20000138
 8000744:	08004bdc 	.word	0x08004bdc
 8000748:	48000400 	.word	0x48000400
 800074c:	2000011c 	.word	0x2000011c
 8000750:	20000124 	.word	0x20000124
 8000754:	20000164 	.word	0x20000164
 8000758:	42b20000 	.word	0x42b20000
 800075c:	42c80000 	.word	0x42c80000
 8000760:	20000000 	.word	0x20000000
 8000764:	20000010 	.word	0x20000010
 8000768:	3f4ccccd 	.word	0x3f4ccccd
 800076c:	429e0000 	.word	0x429e0000
 8000770:	3f333333 	.word	0x3f333333
 8000774:	428a0000 	.word	0x428a0000
 8000778:	3f19999a 	.word	0x3f19999a
 800077c:	426c0000 	.word	0x426c0000
 8000780:	42440000 	.word	0x42440000
 8000784:	3ecccccd 	.word	0x3ecccccd
 8000788:	3e99999a 	.word	0x3e99999a
 800078c:	421c0000 	.word	0x421c0000
			  } else if (duty > 29.0f && duty < 39.0f) {
 8000790:	edd7 7a01 	vldr	s15, [r7, #4]
 8000794:	eeb3 7a0d 	vmov.f32	s14, #61	; 0x41e80000  29.0
 8000798:	eef4 7ac7 	vcmpe.f32	s15, s14
 800079c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007a0:	dd1e      	ble.n	80007e0 <main+0x394>
 80007a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80007a6:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800078c <main+0x340>
 80007aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007b2:	d515      	bpl.n	80007e0 <main+0x394>
				  myCANAddress = canAddresses[6];
 80007b4:	4b35      	ldr	r3, [pc, #212]	; (800088c <main+0x440>)
 80007b6:	899a      	ldrh	r2, [r3, #12]
 80007b8:	4b35      	ldr	r3, [pc, #212]	; (8000890 <main+0x444>)
 80007ba:	801a      	strh	r2, [r3, #0]
				  TIM2->CCR3 = (uint32_t)(0.2f * (float)htim2.Init.Period);
 80007bc:	4b35      	ldr	r3, [pc, #212]	; (8000894 <main+0x448>)
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	ee07 3a90 	vmov	s15, r3
 80007c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007c8:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8000898 <main+0x44c>
 80007cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80007d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007d8:	ee17 2a90 	vmov	r2, s15
 80007dc:	63da      	str	r2, [r3, #60]	; 0x3c
 80007de:	e03c      	b.n	800085a <main+0x40e>
			  } else if (duty > 19.0f && duty < 29.0f) {
 80007e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80007e4:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80007e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f0:	dd1e      	ble.n	8000830 <main+0x3e4>
 80007f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80007f6:	eeb3 7a0d 	vmov.f32	s14, #61	; 0x41e80000  29.0
 80007fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000802:	d515      	bpl.n	8000830 <main+0x3e4>
				  myCANAddress = canAddresses[7];
 8000804:	4b21      	ldr	r3, [pc, #132]	; (800088c <main+0x440>)
 8000806:	89da      	ldrh	r2, [r3, #14]
 8000808:	4b21      	ldr	r3, [pc, #132]	; (8000890 <main+0x444>)
 800080a:	801a      	strh	r2, [r3, #0]
				  TIM2->CCR3 = (uint32_t)(0.1f * (float)htim2.Init.Period);
 800080c:	4b21      	ldr	r3, [pc, #132]	; (8000894 <main+0x448>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	ee07 3a90 	vmov	s15, r3
 8000814:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000818:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800089c <main+0x450>
 800081c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000820:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000824:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000828:	ee17 2a90 	vmov	r2, s15
 800082c:	63da      	str	r2, [r3, #60]	; 0x3c
 800082e:	e014      	b.n	800085a <main+0x40e>
			  } else {
				  cmFsm = INIT;
 8000830:	4b1b      	ldr	r3, [pc, #108]	; (80008a0 <main+0x454>)
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]
				  TIM2->CCR3 = (uint32_t)(0.95f * (float)htim2.Init.Period);
 8000836:	4b17      	ldr	r3, [pc, #92]	; (8000894 <main+0x448>)
 8000838:	68db      	ldr	r3, [r3, #12]
 800083a:	ee07 3a90 	vmov	s15, r3
 800083e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000842:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80008a4 <main+0x458>
 8000846:	ee67 7a87 	vmul.f32	s15, s15, s14
 800084a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800084e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000852:	ee17 2a90 	vmov	r2, s15
 8000856:	63da      	str	r2, [r3, #60]	; 0x3c
			  }
		  }
		  break;
 8000858:	e016      	b.n	8000888 <main+0x43c>
 800085a:	e015      	b.n	8000888 <main+0x43c>
	  case CANVALVECMD:     // Read CAN bus valve commands and act upon then.
          cmFsm = CANPRESSUREREAD;
 800085c:	4b10      	ldr	r3, [pc, #64]	; (80008a0 <main+0x454>)
 800085e:	2203      	movs	r2, #3
 8000860:	701a      	strb	r2, [r3, #0]
		  break;
 8000862:	e012      	b.n	800088a <main+0x43e>
	  case CANPRESSUREREAD: // Read pressure.
          cmFsm = CANHEIGHTREAD;
 8000864:	4b0e      	ldr	r3, [pc, #56]	; (80008a0 <main+0x454>)
 8000866:	2204      	movs	r2, #4
 8000868:	701a      	strb	r2, [r3, #0]
		  break;
 800086a:	e00e      	b.n	800088a <main+0x43e>
	  case CANHEIGHTREAD:   // Read height.
          cmFsm = TEMPREAD;
 800086c:	4b0c      	ldr	r3, [pc, #48]	; (80008a0 <main+0x454>)
 800086e:	2205      	movs	r2, #5
 8000870:	701a      	strb	r2, [r3, #0]
		  break;
 8000872:	e00a      	b.n	800088a <main+0x43e>
	  case TEMPREAD:        // Read temperature.
          cmFsm = CANSTATUSREPORT;
 8000874:	4b0a      	ldr	r3, [pc, #40]	; (80008a0 <main+0x454>)
 8000876:	2206      	movs	r2, #6
 8000878:	701a      	strb	r2, [r3, #0]
		  break;
 800087a:	e006      	b.n	800088a <main+0x43e>
	  case CANSTATUSREPORT:  // Report status.
		  cmFsm = CANVALVECMD;
 800087c:	4b08      	ldr	r3, [pc, #32]	; (80008a0 <main+0x454>)
 800087e:	2202      	movs	r2, #2
 8000880:	701a      	strb	r2, [r3, #0]
		  break;
 8000882:	e002      	b.n	800088a <main+0x43e>
	  default:
		  break;
 8000884:	bf00      	nop
 8000886:	e5fd      	b.n	8000484 <main+0x38>
		  break;
 8000888:	bf00      	nop
	  counter--;
 800088a:	e5fb      	b.n	8000484 <main+0x38>
 800088c:	20000000 	.word	0x20000000
 8000890:	20000010 	.word	0x20000010
 8000894:	200000d0 	.word	0x200000d0
 8000898:	3e4ccccd 	.word	0x3e4ccccd
 800089c:	3dcccccd 	.word	0x3dcccccd
 80008a0:	2000011c 	.word	0x2000011c
 80008a4:	3f733333 	.word	0x3f733333

080008a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b096      	sub	sp, #88	; 0x58
 80008ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ae:	f107 0314 	add.w	r3, r7, #20
 80008b2:	2244      	movs	r2, #68	; 0x44
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f003 f9ee 	bl	8003c98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008bc:	463b      	mov	r3, r7
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]
 80008c6:	60da      	str	r2, [r3, #12]
 80008c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008ca:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008ce:	f000 ff85 	bl	80017dc <HAL_PWREx_ControlVoltageScaling>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008d8:	f000 f92e 	bl	8000b38 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008dc:	2302      	movs	r3, #2
 80008de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008e4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008e6:	2310      	movs	r3, #16
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ea:	2302      	movs	r3, #2
 80008ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008ee:	2302      	movs	r3, #2
 80008f0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008f2:	2301      	movs	r3, #1
 80008f4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008f6:	230a      	movs	r3, #10
 80008f8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008fa:	2307      	movs	r3, #7
 80008fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008fe:	2302      	movs	r3, #2
 8000900:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000902:	2302      	movs	r3, #2
 8000904:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000906:	f107 0314 	add.w	r3, r7, #20
 800090a:	4618      	mov	r0, r3
 800090c:	f000 ffbc 	bl	8001888 <HAL_RCC_OscConfig>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000916:	f000 f90f 	bl	8000b38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800091a:	230f      	movs	r3, #15
 800091c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800091e:	2303      	movs	r3, #3
 8000920:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000922:	2300      	movs	r3, #0
 8000924:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000926:	2300      	movs	r3, #0
 8000928:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800092a:	2300      	movs	r3, #0
 800092c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800092e:	463b      	mov	r3, r7
 8000930:	2104      	movs	r1, #4
 8000932:	4618      	mov	r0, r3
 8000934:	f001 fb84 	bl	8002040 <HAL_RCC_ClockConfig>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800093e:	f000 f8fb 	bl	8000b38 <Error_Handler>
  }
}
 8000942:	bf00      	nop
 8000944:	3758      	adds	r7, #88	; 0x58
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
	...

0800094c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000950:	4b18      	ldr	r3, [pc, #96]	; (80009b4 <MX_CAN1_Init+0x68>)
 8000952:	4a19      	ldr	r2, [pc, #100]	; (80009b8 <MX_CAN1_Init+0x6c>)
 8000954:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 40;
 8000956:	4b17      	ldr	r3, [pc, #92]	; (80009b4 <MX_CAN1_Init+0x68>)
 8000958:	2228      	movs	r2, #40	; 0x28
 800095a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800095c:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <MX_CAN1_Init+0x68>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_3TQ;
 8000962:	4b14      	ldr	r3, [pc, #80]	; (80009b4 <MX_CAN1_Init+0x68>)
 8000964:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000968:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 800096a:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <MX_CAN1_Init+0x68>)
 800096c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000970:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000972:	4b10      	ldr	r3, [pc, #64]	; (80009b4 <MX_CAN1_Init+0x68>)
 8000974:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8000978:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <MX_CAN1_Init+0x68>)
 800097c:	2200      	movs	r2, #0
 800097e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000980:	4b0c      	ldr	r3, [pc, #48]	; (80009b4 <MX_CAN1_Init+0x68>)
 8000982:	2200      	movs	r2, #0
 8000984:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000986:	4b0b      	ldr	r3, [pc, #44]	; (80009b4 <MX_CAN1_Init+0x68>)
 8000988:	2200      	movs	r2, #0
 800098a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800098c:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <MX_CAN1_Init+0x68>)
 800098e:	2200      	movs	r2, #0
 8000990:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000992:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <MX_CAN1_Init+0x68>)
 8000994:	2200      	movs	r2, #0
 8000996:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000998:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <MX_CAN1_Init+0x68>)
 800099a:	2200      	movs	r2, #0
 800099c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800099e:	4805      	ldr	r0, [pc, #20]	; (80009b4 <MX_CAN1_Init+0x68>)
 80009a0:	f000 fb3e 	bl	8001020 <HAL_CAN_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80009aa:	f000 f8c5 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	200000a8 	.word	0x200000a8
 80009b8:	40006400 	.word	0x40006400

080009bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08e      	sub	sp, #56	; 0x38
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80009ce:	f107 031c 	add.w	r3, r7, #28
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009dc:	463b      	mov	r3, r7
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]
 80009e6:	60da      	str	r2, [r3, #12]
 80009e8:	611a      	str	r2, [r3, #16]
 80009ea:	615a      	str	r2, [r3, #20]
 80009ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009ee:	4b31      	ldr	r3, [pc, #196]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 80009f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 80009f6:	4b2f      	ldr	r3, [pc, #188]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009fc:	4b2d      	ldr	r3, [pc, #180]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8000a02:	4b2c      	ldr	r3, [pc, #176]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 8000a04:	f242 7210 	movw	r2, #10000	; 0x2710
 8000a08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000a0a:	4b2a      	ldr	r3, [pc, #168]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 8000a0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a10:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a12:	4b28      	ldr	r3, [pc, #160]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 8000a14:	2280      	movs	r2, #128	; 0x80
 8000a16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000a18:	4826      	ldr	r0, [pc, #152]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 8000a1a:	f001 fed5 	bl	80027c8 <HAL_TIM_IC_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000a24:	f000 f888 	bl	8000b38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a28:	4822      	ldr	r0, [pc, #136]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 8000a2a:	f001 fd65 	bl	80024f8 <HAL_TIM_PWM_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000a34:	f000 f880 	bl	8000b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a44:	4619      	mov	r1, r3
 8000a46:	481b      	ldr	r0, [pc, #108]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 8000a48:	f003 f856 	bl	8003af8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000a52:	f000 f871 	bl	8000b38 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000a56:	230a      	movs	r3, #10
 8000a58:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000a66:	f107 031c 	add.w	r3, r7, #28
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4811      	ldr	r0, [pc, #68]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 8000a70:	f002 f96b 	bl	8002d4a <HAL_TIM_IC_ConfigChannel>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_TIM2_Init+0xc2>
  {
    Error_Handler();
 8000a7a:	f000 f85d 	bl	8000b38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a7e:	2360      	movs	r3, #96	; 0x60
 8000a80:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a86:	2300      	movs	r3, #0
 8000a88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a8e:	463b      	mov	r3, r7
 8000a90:	2208      	movs	r2, #8
 8000a92:	4619      	mov	r1, r3
 8000a94:	4807      	ldr	r0, [pc, #28]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 8000a96:	f002 f9f5 	bl	8002e84 <HAL_TIM_PWM_ConfigChannel>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8000aa0:	f000 f84a 	bl	8000b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000aa4:	4803      	ldr	r0, [pc, #12]	; (8000ab4 <MX_TIM2_Init+0xf8>)
 8000aa6:	f000 f8ff 	bl	8000ca8 <HAL_TIM_MspPostInit>

}
 8000aaa:	bf00      	nop
 8000aac:	3738      	adds	r7, #56	; 0x38
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	200000d0 	.word	0x200000d0

08000ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abe:	f107 030c 	add.w	r3, r7, #12
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
 8000acc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ace:	4b18      	ldr	r3, [pc, #96]	; (8000b30 <MX_GPIO_Init+0x78>)
 8000ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad2:	4a17      	ldr	r2, [pc, #92]	; (8000b30 <MX_GPIO_Init+0x78>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ada:	4b15      	ldr	r3, [pc, #84]	; (8000b30 <MX_GPIO_Init+0x78>)
 8000adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	60bb      	str	r3, [r7, #8]
 8000ae4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae6:	4b12      	ldr	r3, [pc, #72]	; (8000b30 <MX_GPIO_Init+0x78>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aea:	4a11      	ldr	r2, [pc, #68]	; (8000b30 <MX_GPIO_Init+0x78>)
 8000aec:	f043 0302 	orr.w	r3, r3, #2
 8000af0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000af2:	4b0f      	ldr	r3, [pc, #60]	; (8000b30 <MX_GPIO_Init+0x78>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000af6:	f003 0302 	and.w	r3, r3, #2
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000afe:	2200      	movs	r2, #0
 8000b00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b04:	480b      	ldr	r0, [pc, #44]	; (8000b34 <MX_GPIO_Init+0x7c>)
 8000b06:	f000 fe43 	bl	8001790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b10:	2301      	movs	r3, #1
 8000b12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	4619      	mov	r1, r3
 8000b22:	4804      	ldr	r0, [pc, #16]	; (8000b34 <MX_GPIO_Init+0x7c>)
 8000b24:	f000 fc8a 	bl	800143c <HAL_GPIO_Init>

}
 8000b28:	bf00      	nop
 8000b2a:	3720      	adds	r7, #32
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40021000 	.word	0x40021000
 8000b34:	48000400 	.word	0x48000400

08000b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b3c:	b672      	cpsid	i
}
 8000b3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b40:	e7fe      	b.n	8000b40 <Error_Handler+0x8>
	...

08000b44 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <HAL_MspInit+0x44>)
 8000b4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b4e:	4a0e      	ldr	r2, [pc, #56]	; (8000b88 <HAL_MspInit+0x44>)
 8000b50:	f043 0301 	orr.w	r3, r3, #1
 8000b54:	6613      	str	r3, [r2, #96]	; 0x60
 8000b56:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <HAL_MspInit+0x44>)
 8000b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b62:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <HAL_MspInit+0x44>)
 8000b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b66:	4a08      	ldr	r2, [pc, #32]	; (8000b88 <HAL_MspInit+0x44>)
 8000b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b6c:	6593      	str	r3, [r2, #88]	; 0x58
 8000b6e:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <HAL_MspInit+0x44>)
 8000b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b76:	603b      	str	r3, [r7, #0]
 8000b78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	370c      	adds	r7, #12
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	40021000 	.word	0x40021000

08000b8c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b08a      	sub	sp, #40	; 0x28
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
 8000ba0:	60da      	str	r2, [r3, #12]
 8000ba2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a18      	ldr	r2, [pc, #96]	; (8000c0c <HAL_CAN_MspInit+0x80>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d129      	bne.n	8000c02 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000bae:	4b18      	ldr	r3, [pc, #96]	; (8000c10 <HAL_CAN_MspInit+0x84>)
 8000bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bb2:	4a17      	ldr	r2, [pc, #92]	; (8000c10 <HAL_CAN_MspInit+0x84>)
 8000bb4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bb8:	6593      	str	r3, [r2, #88]	; 0x58
 8000bba:	4b15      	ldr	r3, [pc, #84]	; (8000c10 <HAL_CAN_MspInit+0x84>)
 8000bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <HAL_CAN_MspInit+0x84>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bca:	4a11      	ldr	r2, [pc, #68]	; (8000c10 <HAL_CAN_MspInit+0x84>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <HAL_CAN_MspInit+0x84>)
 8000bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000bde:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bec:	2303      	movs	r3, #3
 8000bee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000bf0:	2309      	movs	r3, #9
 8000bf2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf4:	f107 0314 	add.w	r3, r7, #20
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bfe:	f000 fc1d 	bl	800143c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000c02:	bf00      	nop
 8000c04:	3728      	adds	r7, #40	; 0x28
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40006400 	.word	0x40006400
 8000c10:	40021000 	.word	0x40021000

08000c14 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08a      	sub	sp, #40	; 0x28
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c34:	d131      	bne.n	8000c9a <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c36:	4b1b      	ldr	r3, [pc, #108]	; (8000ca4 <HAL_TIM_IC_MspInit+0x90>)
 8000c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c3a:	4a1a      	ldr	r2, [pc, #104]	; (8000ca4 <HAL_TIM_IC_MspInit+0x90>)
 8000c3c:	f043 0301 	orr.w	r3, r3, #1
 8000c40:	6593      	str	r3, [r2, #88]	; 0x58
 8000c42:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <HAL_TIM_IC_MspInit+0x90>)
 8000c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c46:	f003 0301 	and.w	r3, r3, #1
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4e:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <HAL_TIM_IC_MspInit+0x90>)
 8000c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c52:	4a14      	ldr	r2, [pc, #80]	; (8000ca4 <HAL_TIM_IC_MspInit+0x90>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c5a:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <HAL_TIM_IC_MspInit+0x90>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000c66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c70:	2300      	movs	r3, #0
 8000c72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c74:	2300      	movs	r3, #0
 8000c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7c:	f107 0314 	add.w	r3, r7, #20
 8000c80:	4619      	mov	r1, r3
 8000c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c86:	f000 fbd9 	bl	800143c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	201c      	movs	r0, #28
 8000c90:	f000 fb9d 	bl	80013ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c94:	201c      	movs	r0, #28
 8000c96:	f000 fbb6 	bl	8001406 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c9a:	bf00      	nop
 8000c9c:	3728      	adds	r7, #40	; 0x28
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40021000 	.word	0x40021000

08000ca8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b088      	sub	sp, #32
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb0:	f107 030c 	add.w	r3, r7, #12
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]
 8000cba:	609a      	str	r2, [r3, #8]
 8000cbc:	60da      	str	r2, [r3, #12]
 8000cbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cc8:	d11c      	bne.n	8000d04 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cca:	4b10      	ldr	r3, [pc, #64]	; (8000d0c <HAL_TIM_MspPostInit+0x64>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cce:	4a0f      	ldr	r2, [pc, #60]	; (8000d0c <HAL_TIM_MspPostInit+0x64>)
 8000cd0:	f043 0301 	orr.w	r3, r3, #1
 8000cd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cd6:	4b0d      	ldr	r3, [pc, #52]	; (8000d0c <HAL_TIM_MspPostInit+0x64>)
 8000cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ce2:	2304      	movs	r3, #4
 8000ce4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf6:	f107 030c 	add.w	r3, r7, #12
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d00:	f000 fb9c 	bl	800143c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000d04:	bf00      	nop
 8000d06:	3720      	adds	r7, #32
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40021000 	.word	0x40021000

08000d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d14:	e7fe      	b.n	8000d14 <NMI_Handler+0x4>

08000d16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d16:	b480      	push	{r7}
 8000d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d1a:	e7fe      	b.n	8000d1a <HardFault_Handler+0x4>

08000d1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d20:	e7fe      	b.n	8000d20 <MemManage_Handler+0x4>

08000d22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d26:	e7fe      	b.n	8000d26 <BusFault_Handler+0x4>

08000d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d2c:	e7fe      	b.n	8000d2c <UsageFault_Handler+0x4>

08000d2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr

08000d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d5c:	f000 f940 	bl	8000fe0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d68:	4802      	ldr	r0, [pc, #8]	; (8000d74 <TIM2_IRQHandler+0x10>)
 8000d6a:	f001 fecf 	bl	8002b0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200000d0 	.word	0x200000d0

08000d78 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	60f8      	str	r0, [r7, #12]
 8000d80:	60b9      	str	r1, [r7, #8]
 8000d82:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	e00a      	b.n	8000da0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d8a:	f3af 8000 	nop.w
 8000d8e:	4601      	mov	r1, r0
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	1c5a      	adds	r2, r3, #1
 8000d94:	60ba      	str	r2, [r7, #8]
 8000d96:	b2ca      	uxtb	r2, r1
 8000d98:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	617b      	str	r3, [r7, #20]
 8000da0:	697a      	ldr	r2, [r7, #20]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	dbf0      	blt.n	8000d8a <_read+0x12>
	}

return len;
 8000da8:	687b      	ldr	r3, [r7, #4]
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3718      	adds	r7, #24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b086      	sub	sp, #24
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	60f8      	str	r0, [r7, #12]
 8000dba:	60b9      	str	r1, [r7, #8]
 8000dbc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	617b      	str	r3, [r7, #20]
 8000dc2:	e009      	b.n	8000dd8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	1c5a      	adds	r2, r3, #1
 8000dc8:	60ba      	str	r2, [r7, #8]
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	617b      	str	r3, [r7, #20]
 8000dd8:	697a      	ldr	r2, [r7, #20]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	dbf1      	blt.n	8000dc4 <_write+0x12>
	}
	return len;
 8000de0:	687b      	ldr	r3, [r7, #4]
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3718      	adds	r7, #24
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <_close>:

int _close(int file)
{
 8000dea:	b480      	push	{r7}
 8000dec:	b083      	sub	sp, #12
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
	return -1;
 8000df2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr

08000e02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e02:	b480      	push	{r7}
 8000e04:	b083      	sub	sp, #12
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]
 8000e0a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e12:	605a      	str	r2, [r3, #4]
	return 0;
 8000e14:	2300      	movs	r3, #0
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <_isatty>:

int _isatty(int file)
{
 8000e22:	b480      	push	{r7}
 8000e24:	b083      	sub	sp, #12
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
	return 1;
 8000e2a:	2301      	movs	r3, #1
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr

08000e38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
	return 0;
 8000e44:	2300      	movs	r3, #0
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
	...

08000e54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e5c:	4a14      	ldr	r2, [pc, #80]	; (8000eb0 <_sbrk+0x5c>)
 8000e5e:	4b15      	ldr	r3, [pc, #84]	; (8000eb4 <_sbrk+0x60>)
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e68:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <_sbrk+0x64>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d102      	bne.n	8000e76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e70:	4b11      	ldr	r3, [pc, #68]	; (8000eb8 <_sbrk+0x64>)
 8000e72:	4a12      	ldr	r2, [pc, #72]	; (8000ebc <_sbrk+0x68>)
 8000e74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e76:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <_sbrk+0x64>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d207      	bcs.n	8000e94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e84:	f002 fede 	bl	8003c44 <__errno>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	220c      	movs	r2, #12
 8000e8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e92:	e009      	b.n	8000ea8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e94:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <_sbrk+0x64>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e9a:	4b07      	ldr	r3, [pc, #28]	; (8000eb8 <_sbrk+0x64>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	4a05      	ldr	r2, [pc, #20]	; (8000eb8 <_sbrk+0x64>)
 8000ea4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20018000 	.word	0x20018000
 8000eb4:	00000400 	.word	0x00000400
 8000eb8:	20000168 	.word	0x20000168
 8000ebc:	20000180 	.word	0x20000180

08000ec0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <SystemInit+0x20>)
 8000ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000eca:	4a05      	ldr	r2, [pc, #20]	; (8000ee0 <SystemInit+0x20>)
 8000ecc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ed0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ee4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f1c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ee8:	f7ff ffea 	bl	8000ec0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000eec:	480c      	ldr	r0, [pc, #48]	; (8000f20 <LoopForever+0x6>)
  ldr r1, =_edata
 8000eee:	490d      	ldr	r1, [pc, #52]	; (8000f24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	; (8000f28 <LoopForever+0xe>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef4:	e002      	b.n	8000efc <LoopCopyDataInit>

08000ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efa:	3304      	adds	r3, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f00:	d3f9      	bcc.n	8000ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f02:	4a0a      	ldr	r2, [pc, #40]	; (8000f2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f04:	4c0a      	ldr	r4, [pc, #40]	; (8000f30 <LoopForever+0x16>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f08:	e001      	b.n	8000f0e <LoopFillZerobss>

08000f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f0c:	3204      	adds	r2, #4

08000f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f10:	d3fb      	bcc.n	8000f0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f12:	f002 fe9d 	bl	8003c50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f16:	f7ff fa99 	bl	800044c <main>

08000f1a <LoopForever>:

LoopForever:
    b LoopForever
 8000f1a:	e7fe      	b.n	8000f1a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f1c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f24:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8000f28:	08004ccc 	.word	0x08004ccc
  ldr r2, =_sbss
 8000f2c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8000f30:	20000180 	.word	0x20000180

08000f34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f34:	e7fe      	b.n	8000f34 <ADC1_2_IRQHandler>

08000f36 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f40:	2003      	movs	r0, #3
 8000f42:	f000 fa39 	bl	80013b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f46:	200f      	movs	r0, #15
 8000f48:	f000 f80e 	bl	8000f68 <HAL_InitTick>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d002      	beq.n	8000f58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	71fb      	strb	r3, [r7, #7]
 8000f56:	e001      	b.n	8000f5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f58:	f7ff fdf4 	bl	8000b44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
	...

08000f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f70:	2300      	movs	r3, #0
 8000f72:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f74:	4b17      	ldr	r3, [pc, #92]	; (8000fd4 <HAL_InitTick+0x6c>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d023      	beq.n	8000fc4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f7c:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <HAL_InitTick+0x70>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <HAL_InitTick+0x6c>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	4619      	mov	r1, r3
 8000f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fa45 	bl	8001422 <HAL_SYSTICK_Config>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d10f      	bne.n	8000fbe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2b0f      	cmp	r3, #15
 8000fa2:	d809      	bhi.n	8000fb8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	6879      	ldr	r1, [r7, #4]
 8000fa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fac:	f000 fa0f 	bl	80013ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fb0:	4a0a      	ldr	r2, [pc, #40]	; (8000fdc <HAL_InitTick+0x74>)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6013      	str	r3, [r2, #0]
 8000fb6:	e007      	b.n	8000fc8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	73fb      	strb	r3, [r7, #15]
 8000fbc:	e004      	b.n	8000fc8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	73fb      	strb	r3, [r7, #15]
 8000fc2:	e001      	b.n	8000fc8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000024 	.word	0x20000024
 8000fd8:	2000001c 	.word	0x2000001c
 8000fdc:	20000020 	.word	0x20000020

08000fe0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fe4:	4b06      	ldr	r3, [pc, #24]	; (8001000 <HAL_IncTick+0x20>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	4b06      	ldr	r3, [pc, #24]	; (8001004 <HAL_IncTick+0x24>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4413      	add	r3, r2
 8000ff0:	4a04      	ldr	r2, [pc, #16]	; (8001004 <HAL_IncTick+0x24>)
 8000ff2:	6013      	str	r3, [r2, #0]
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	20000024 	.word	0x20000024
 8001004:	2000016c 	.word	0x2000016c

08001008 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return uwTick;
 800100c:	4b03      	ldr	r3, [pc, #12]	; (800101c <HAL_GetTick+0x14>)
 800100e:	681b      	ldr	r3, [r3, #0]
}
 8001010:	4618      	mov	r0, r3
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	2000016c 	.word	0x2000016c

08001020 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d101      	bne.n	8001032 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e0ed      	b.n	800120e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b00      	cmp	r3, #0
 800103c:	d102      	bne.n	8001044 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800103e:	6878      	ldr	r0, [r7, #4]
 8001040:	f7ff fda4 	bl	8000b8c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f042 0201 	orr.w	r2, r2, #1
 8001052:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001054:	f7ff ffd8 	bl	8001008 <HAL_GetTick>
 8001058:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800105a:	e012      	b.n	8001082 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800105c:	f7ff ffd4 	bl	8001008 <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	2b0a      	cmp	r3, #10
 8001068:	d90b      	bls.n	8001082 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800106e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2205      	movs	r2, #5
 800107a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e0c5      	b.n	800120e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f003 0301 	and.w	r3, r3, #1
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0e5      	beq.n	800105c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f022 0202 	bic.w	r2, r2, #2
 800109e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010a0:	f7ff ffb2 	bl	8001008 <HAL_GetTick>
 80010a4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80010a6:	e012      	b.n	80010ce <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010a8:	f7ff ffae 	bl	8001008 <HAL_GetTick>
 80010ac:	4602      	mov	r2, r0
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	2b0a      	cmp	r3, #10
 80010b4:	d90b      	bls.n	80010ce <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2205      	movs	r2, #5
 80010c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e09f      	b.n	800120e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d1e5      	bne.n	80010a8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	7e1b      	ldrb	r3, [r3, #24]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d108      	bne.n	80010f6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	e007      	b.n	8001106 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001104:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	7e5b      	ldrb	r3, [r3, #25]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d108      	bne.n	8001120 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	e007      	b.n	8001130 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800112e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	7e9b      	ldrb	r3, [r3, #26]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d108      	bne.n	800114a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f042 0220 	orr.w	r2, r2, #32
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	e007      	b.n	800115a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f022 0220 	bic.w	r2, r2, #32
 8001158:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	7edb      	ldrb	r3, [r3, #27]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d108      	bne.n	8001174 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f022 0210 	bic.w	r2, r2, #16
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	e007      	b.n	8001184 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f042 0210 	orr.w	r2, r2, #16
 8001182:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	7f1b      	ldrb	r3, [r3, #28]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d108      	bne.n	800119e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f042 0208 	orr.w	r2, r2, #8
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	e007      	b.n	80011ae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f022 0208 	bic.w	r2, r2, #8
 80011ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	7f5b      	ldrb	r3, [r3, #29]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d108      	bne.n	80011c8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f042 0204 	orr.w	r2, r2, #4
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	e007      	b.n	80011d8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f022 0204 	bic.w	r2, r2, #4
 80011d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689a      	ldr	r2, [r3, #8]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	431a      	orrs	r2, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	691b      	ldr	r3, [r3, #16]
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	695b      	ldr	r3, [r3, #20]
 80011ec:	ea42 0103 	orr.w	r1, r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	1e5a      	subs	r2, r3, #1
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	430a      	orrs	r2, r1
 80011fc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2200      	movs	r2, #0
 8001202:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2201      	movs	r2, #1
 8001208:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001228:	4b0c      	ldr	r3, [pc, #48]	; (800125c <__NVIC_SetPriorityGrouping+0x44>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800122e:	68ba      	ldr	r2, [r7, #8]
 8001230:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001234:	4013      	ands	r3, r2
 8001236:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001240:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001244:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001248:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800124a:	4a04      	ldr	r2, [pc, #16]	; (800125c <__NVIC_SetPriorityGrouping+0x44>)
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	60d3      	str	r3, [r2, #12]
}
 8001250:	bf00      	nop
 8001252:	3714      	adds	r7, #20
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001264:	4b04      	ldr	r3, [pc, #16]	; (8001278 <__NVIC_GetPriorityGrouping+0x18>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	0a1b      	lsrs	r3, r3, #8
 800126a:	f003 0307 	and.w	r3, r3, #7
}
 800126e:	4618      	mov	r0, r3
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	e000ed00 	.word	0xe000ed00

0800127c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128a:	2b00      	cmp	r3, #0
 800128c:	db0b      	blt.n	80012a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	f003 021f 	and.w	r2, r3, #31
 8001294:	4907      	ldr	r1, [pc, #28]	; (80012b4 <__NVIC_EnableIRQ+0x38>)
 8001296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129a:	095b      	lsrs	r3, r3, #5
 800129c:	2001      	movs	r0, #1
 800129e:	fa00 f202 	lsl.w	r2, r0, r2
 80012a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012a6:	bf00      	nop
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e000e100 	.word	0xe000e100

080012b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	6039      	str	r1, [r7, #0]
 80012c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	db0a      	blt.n	80012e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	b2da      	uxtb	r2, r3
 80012d0:	490c      	ldr	r1, [pc, #48]	; (8001304 <__NVIC_SetPriority+0x4c>)
 80012d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d6:	0112      	lsls	r2, r2, #4
 80012d8:	b2d2      	uxtb	r2, r2
 80012da:	440b      	add	r3, r1
 80012dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012e0:	e00a      	b.n	80012f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	4908      	ldr	r1, [pc, #32]	; (8001308 <__NVIC_SetPriority+0x50>)
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	f003 030f 	and.w	r3, r3, #15
 80012ee:	3b04      	subs	r3, #4
 80012f0:	0112      	lsls	r2, r2, #4
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	440b      	add	r3, r1
 80012f6:	761a      	strb	r2, [r3, #24]
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	e000e100 	.word	0xe000e100
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800130c:	b480      	push	{r7}
 800130e:	b089      	sub	sp, #36	; 0x24
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	60b9      	str	r1, [r7, #8]
 8001316:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f003 0307 	and.w	r3, r3, #7
 800131e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	f1c3 0307 	rsb	r3, r3, #7
 8001326:	2b04      	cmp	r3, #4
 8001328:	bf28      	it	cs
 800132a:	2304      	movcs	r3, #4
 800132c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	3304      	adds	r3, #4
 8001332:	2b06      	cmp	r3, #6
 8001334:	d902      	bls.n	800133c <NVIC_EncodePriority+0x30>
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	3b03      	subs	r3, #3
 800133a:	e000      	b.n	800133e <NVIC_EncodePriority+0x32>
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001340:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	43da      	mvns	r2, r3
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	401a      	ands	r2, r3
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001354:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	fa01 f303 	lsl.w	r3, r1, r3
 800135e:	43d9      	mvns	r1, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001364:	4313      	orrs	r3, r2
         );
}
 8001366:	4618      	mov	r0, r3
 8001368:	3724      	adds	r7, #36	; 0x24
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
	...

08001374 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	3b01      	subs	r3, #1
 8001380:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001384:	d301      	bcc.n	800138a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001386:	2301      	movs	r3, #1
 8001388:	e00f      	b.n	80013aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800138a:	4a0a      	ldr	r2, [pc, #40]	; (80013b4 <SysTick_Config+0x40>)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	3b01      	subs	r3, #1
 8001390:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001392:	210f      	movs	r1, #15
 8001394:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001398:	f7ff ff8e 	bl	80012b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800139c:	4b05      	ldr	r3, [pc, #20]	; (80013b4 <SysTick_Config+0x40>)
 800139e:	2200      	movs	r2, #0
 80013a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013a2:	4b04      	ldr	r3, [pc, #16]	; (80013b4 <SysTick_Config+0x40>)
 80013a4:	2207      	movs	r2, #7
 80013a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013a8:	2300      	movs	r3, #0
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	e000e010 	.word	0xe000e010

080013b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff ff29 	bl	8001218 <__NVIC_SetPriorityGrouping>
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b086      	sub	sp, #24
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	4603      	mov	r3, r0
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013e0:	f7ff ff3e 	bl	8001260 <__NVIC_GetPriorityGrouping>
 80013e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	68b9      	ldr	r1, [r7, #8]
 80013ea:	6978      	ldr	r0, [r7, #20]
 80013ec:	f7ff ff8e 	bl	800130c <NVIC_EncodePriority>
 80013f0:	4602      	mov	r2, r0
 80013f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013f6:	4611      	mov	r1, r2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff ff5d 	bl	80012b8 <__NVIC_SetPriority>
}
 80013fe:	bf00      	nop
 8001400:	3718      	adds	r7, #24
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b082      	sub	sp, #8
 800140a:	af00      	add	r7, sp, #0
 800140c:	4603      	mov	r3, r0
 800140e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ff31 	bl	800127c <__NVIC_EnableIRQ>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b082      	sub	sp, #8
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7ff ffa2 	bl	8001374 <SysTick_Config>
 8001430:	4603      	mov	r3, r0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
	...

0800143c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800143c:	b480      	push	{r7}
 800143e:	b087      	sub	sp, #28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800144a:	e17f      	b.n	800174c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	2101      	movs	r1, #1
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	fa01 f303 	lsl.w	r3, r1, r3
 8001458:	4013      	ands	r3, r2
 800145a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2b00      	cmp	r3, #0
 8001460:	f000 8171 	beq.w	8001746 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f003 0303 	and.w	r3, r3, #3
 800146c:	2b01      	cmp	r3, #1
 800146e:	d005      	beq.n	800147c <HAL_GPIO_Init+0x40>
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f003 0303 	and.w	r3, r3, #3
 8001478:	2b02      	cmp	r3, #2
 800147a:	d130      	bne.n	80014de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	2203      	movs	r2, #3
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	43db      	mvns	r3, r3
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	4013      	ands	r3, r2
 8001492:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	68da      	ldr	r2, [r3, #12]
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014b2:	2201      	movs	r2, #1
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	43db      	mvns	r3, r3
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	4013      	ands	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	091b      	lsrs	r3, r3, #4
 80014c8:	f003 0201 	and.w	r2, r3, #1
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f003 0303 	and.w	r3, r3, #3
 80014e6:	2b03      	cmp	r3, #3
 80014e8:	d118      	bne.n	800151c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80014f0:	2201      	movs	r2, #1
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	43db      	mvns	r3, r3
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	4013      	ands	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	08db      	lsrs	r3, r3, #3
 8001506:	f003 0201 	and.w	r2, r3, #1
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	4313      	orrs	r3, r2
 8001514:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	693a      	ldr	r2, [r7, #16]
 800151a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	2b03      	cmp	r3, #3
 8001526:	d017      	beq.n	8001558 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	2203      	movs	r2, #3
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	4013      	ands	r3, r2
 800153e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	693a      	ldr	r2, [r7, #16]
 800154e:	4313      	orrs	r3, r2
 8001550:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	693a      	ldr	r2, [r7, #16]
 8001556:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 0303 	and.w	r3, r3, #3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d123      	bne.n	80015ac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	08da      	lsrs	r2, r3, #3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3208      	adds	r2, #8
 800156c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001570:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	f003 0307 	and.w	r3, r3, #7
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	220f      	movs	r2, #15
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	43db      	mvns	r3, r3
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	4013      	ands	r3, r2
 8001586:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	691a      	ldr	r2, [r3, #16]
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	4313      	orrs	r3, r2
 800159c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	08da      	lsrs	r2, r3, #3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	3208      	adds	r2, #8
 80015a6:	6939      	ldr	r1, [r7, #16]
 80015a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	2203      	movs	r2, #3
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4013      	ands	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f003 0203 	and.w	r2, r3, #3
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f000 80ac 	beq.w	8001746 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ee:	4b5f      	ldr	r3, [pc, #380]	; (800176c <HAL_GPIO_Init+0x330>)
 80015f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015f2:	4a5e      	ldr	r2, [pc, #376]	; (800176c <HAL_GPIO_Init+0x330>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6613      	str	r3, [r2, #96]	; 0x60
 80015fa:	4b5c      	ldr	r3, [pc, #368]	; (800176c <HAL_GPIO_Init+0x330>)
 80015fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001606:	4a5a      	ldr	r2, [pc, #360]	; (8001770 <HAL_GPIO_Init+0x334>)
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	089b      	lsrs	r3, r3, #2
 800160c:	3302      	adds	r3, #2
 800160e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001612:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	f003 0303 	and.w	r3, r3, #3
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	220f      	movs	r2, #15
 800161e:	fa02 f303 	lsl.w	r3, r2, r3
 8001622:	43db      	mvns	r3, r3
 8001624:	693a      	ldr	r2, [r7, #16]
 8001626:	4013      	ands	r3, r2
 8001628:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001630:	d025      	beq.n	800167e <HAL_GPIO_Init+0x242>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a4f      	ldr	r2, [pc, #316]	; (8001774 <HAL_GPIO_Init+0x338>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d01f      	beq.n	800167a <HAL_GPIO_Init+0x23e>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a4e      	ldr	r2, [pc, #312]	; (8001778 <HAL_GPIO_Init+0x33c>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d019      	beq.n	8001676 <HAL_GPIO_Init+0x23a>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a4d      	ldr	r2, [pc, #308]	; (800177c <HAL_GPIO_Init+0x340>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d013      	beq.n	8001672 <HAL_GPIO_Init+0x236>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a4c      	ldr	r2, [pc, #304]	; (8001780 <HAL_GPIO_Init+0x344>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d00d      	beq.n	800166e <HAL_GPIO_Init+0x232>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a4b      	ldr	r2, [pc, #300]	; (8001784 <HAL_GPIO_Init+0x348>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d007      	beq.n	800166a <HAL_GPIO_Init+0x22e>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a4a      	ldr	r2, [pc, #296]	; (8001788 <HAL_GPIO_Init+0x34c>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d101      	bne.n	8001666 <HAL_GPIO_Init+0x22a>
 8001662:	2306      	movs	r3, #6
 8001664:	e00c      	b.n	8001680 <HAL_GPIO_Init+0x244>
 8001666:	2307      	movs	r3, #7
 8001668:	e00a      	b.n	8001680 <HAL_GPIO_Init+0x244>
 800166a:	2305      	movs	r3, #5
 800166c:	e008      	b.n	8001680 <HAL_GPIO_Init+0x244>
 800166e:	2304      	movs	r3, #4
 8001670:	e006      	b.n	8001680 <HAL_GPIO_Init+0x244>
 8001672:	2303      	movs	r3, #3
 8001674:	e004      	b.n	8001680 <HAL_GPIO_Init+0x244>
 8001676:	2302      	movs	r3, #2
 8001678:	e002      	b.n	8001680 <HAL_GPIO_Init+0x244>
 800167a:	2301      	movs	r3, #1
 800167c:	e000      	b.n	8001680 <HAL_GPIO_Init+0x244>
 800167e:	2300      	movs	r3, #0
 8001680:	697a      	ldr	r2, [r7, #20]
 8001682:	f002 0203 	and.w	r2, r2, #3
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	4093      	lsls	r3, r2
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	4313      	orrs	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001690:	4937      	ldr	r1, [pc, #220]	; (8001770 <HAL_GPIO_Init+0x334>)
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	089b      	lsrs	r3, r3, #2
 8001696:	3302      	adds	r3, #2
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800169e:	4b3b      	ldr	r3, [pc, #236]	; (800178c <HAL_GPIO_Init+0x350>)
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	43db      	mvns	r3, r3
 80016a8:	693a      	ldr	r2, [r7, #16]
 80016aa:	4013      	ands	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d003      	beq.n	80016c2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4313      	orrs	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80016c2:	4a32      	ldr	r2, [pc, #200]	; (800178c <HAL_GPIO_Init+0x350>)
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80016c8:	4b30      	ldr	r3, [pc, #192]	; (800178c <HAL_GPIO_Init+0x350>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	43db      	mvns	r3, r3
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	4013      	ands	r3, r2
 80016d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d003      	beq.n	80016ec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80016ec:	4a27      	ldr	r2, [pc, #156]	; (800178c <HAL_GPIO_Init+0x350>)
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80016f2:	4b26      	ldr	r3, [pc, #152]	; (800178c <HAL_GPIO_Init+0x350>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	43db      	mvns	r3, r3
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	4013      	ands	r3, r2
 8001700:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800170a:	2b00      	cmp	r3, #0
 800170c:	d003      	beq.n	8001716 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	4313      	orrs	r3, r2
 8001714:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001716:	4a1d      	ldr	r2, [pc, #116]	; (800178c <HAL_GPIO_Init+0x350>)
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <HAL_GPIO_Init+0x350>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	43db      	mvns	r3, r3
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	4013      	ands	r3, r2
 800172a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d003      	beq.n	8001740 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	4313      	orrs	r3, r2
 800173e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001740:	4a12      	ldr	r2, [pc, #72]	; (800178c <HAL_GPIO_Init+0x350>)
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	3301      	adds	r3, #1
 800174a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	fa22 f303 	lsr.w	r3, r2, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	f47f ae78 	bne.w	800144c <HAL_GPIO_Init+0x10>
  }
}
 800175c:	bf00      	nop
 800175e:	bf00      	nop
 8001760:	371c      	adds	r7, #28
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	40021000 	.word	0x40021000
 8001770:	40010000 	.word	0x40010000
 8001774:	48000400 	.word	0x48000400
 8001778:	48000800 	.word	0x48000800
 800177c:	48000c00 	.word	0x48000c00
 8001780:	48001000 	.word	0x48001000
 8001784:	48001400 	.word	0x48001400
 8001788:	48001800 	.word	0x48001800
 800178c:	40010400 	.word	0x40010400

08001790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	460b      	mov	r3, r1
 800179a:	807b      	strh	r3, [r7, #2]
 800179c:	4613      	mov	r3, r2
 800179e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017a0:	787b      	ldrb	r3, [r7, #1]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017a6:	887a      	ldrh	r2, [r7, #2]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017ac:	e002      	b.n	80017b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017ae:	887a      	ldrh	r2, [r7, #2]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80017c4:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <HAL_PWREx_GetVoltageRange+0x18>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	40007000 	.word	0x40007000

080017dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017ea:	d130      	bne.n	800184e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80017ec:	4b23      	ldr	r3, [pc, #140]	; (800187c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017f8:	d038      	beq.n	800186c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80017fa:	4b20      	ldr	r3, [pc, #128]	; (800187c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001802:	4a1e      	ldr	r2, [pc, #120]	; (800187c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001804:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001808:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800180a:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2232      	movs	r2, #50	; 0x32
 8001810:	fb02 f303 	mul.w	r3, r2, r3
 8001814:	4a1b      	ldr	r2, [pc, #108]	; (8001884 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001816:	fba2 2303 	umull	r2, r3, r2, r3
 800181a:	0c9b      	lsrs	r3, r3, #18
 800181c:	3301      	adds	r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001820:	e002      	b.n	8001828 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	3b01      	subs	r3, #1
 8001826:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001828:	4b14      	ldr	r3, [pc, #80]	; (800187c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800182a:	695b      	ldr	r3, [r3, #20]
 800182c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001830:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001834:	d102      	bne.n	800183c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d1f2      	bne.n	8001822 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800183c:	4b0f      	ldr	r3, [pc, #60]	; (800187c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800183e:	695b      	ldr	r3, [r3, #20]
 8001840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001844:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001848:	d110      	bne.n	800186c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e00f      	b.n	800186e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800184e:	4b0b      	ldr	r3, [pc, #44]	; (800187c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800185a:	d007      	beq.n	800186c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800185c:	4b07      	ldr	r3, [pc, #28]	; (800187c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001864:	4a05      	ldr	r2, [pc, #20]	; (800187c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001866:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800186a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	40007000 	.word	0x40007000
 8001880:	2000001c 	.word	0x2000001c
 8001884:	431bde83 	.word	0x431bde83

08001888 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d101      	bne.n	800189a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e3ca      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800189a:	4b97      	ldr	r3, [pc, #604]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f003 030c 	and.w	r3, r3, #12
 80018a2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018a4:	4b94      	ldr	r3, [pc, #592]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	f003 0303 	and.w	r3, r3, #3
 80018ac:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0310 	and.w	r3, r3, #16
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 80e4 	beq.w	8001a84 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d007      	beq.n	80018d2 <HAL_RCC_OscConfig+0x4a>
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	2b0c      	cmp	r3, #12
 80018c6:	f040 808b 	bne.w	80019e0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	f040 8087 	bne.w	80019e0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018d2:	4b89      	ldr	r3, [pc, #548]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d005      	beq.n	80018ea <HAL_RCC_OscConfig+0x62>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e3a2      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a1a      	ldr	r2, [r3, #32]
 80018ee:	4b82      	ldr	r3, [pc, #520]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d004      	beq.n	8001904 <HAL_RCC_OscConfig+0x7c>
 80018fa:	4b7f      	ldr	r3, [pc, #508]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001902:	e005      	b.n	8001910 <HAL_RCC_OscConfig+0x88>
 8001904:	4b7c      	ldr	r3, [pc, #496]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001906:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800190a:	091b      	lsrs	r3, r3, #4
 800190c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001910:	4293      	cmp	r3, r2
 8001912:	d223      	bcs.n	800195c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a1b      	ldr	r3, [r3, #32]
 8001918:	4618      	mov	r0, r3
 800191a:	f000 fd1d 	bl	8002358 <RCC_SetFlashLatencyFromMSIRange>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e383      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001928:	4b73      	ldr	r3, [pc, #460]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a72      	ldr	r2, [pc, #456]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 800192e:	f043 0308 	orr.w	r3, r3, #8
 8001932:	6013      	str	r3, [r2, #0]
 8001934:	4b70      	ldr	r3, [pc, #448]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a1b      	ldr	r3, [r3, #32]
 8001940:	496d      	ldr	r1, [pc, #436]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001942:	4313      	orrs	r3, r2
 8001944:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001946:	4b6c      	ldr	r3, [pc, #432]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	021b      	lsls	r3, r3, #8
 8001954:	4968      	ldr	r1, [pc, #416]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001956:	4313      	orrs	r3, r2
 8001958:	604b      	str	r3, [r1, #4]
 800195a:	e025      	b.n	80019a8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800195c:	4b66      	ldr	r3, [pc, #408]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a65      	ldr	r2, [pc, #404]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001962:	f043 0308 	orr.w	r3, r3, #8
 8001966:	6013      	str	r3, [r2, #0]
 8001968:	4b63      	ldr	r3, [pc, #396]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6a1b      	ldr	r3, [r3, #32]
 8001974:	4960      	ldr	r1, [pc, #384]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001976:	4313      	orrs	r3, r2
 8001978:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800197a:	4b5f      	ldr	r3, [pc, #380]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	021b      	lsls	r3, r3, #8
 8001988:	495b      	ldr	r1, [pc, #364]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 800198a:	4313      	orrs	r3, r2
 800198c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d109      	bne.n	80019a8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	4618      	mov	r0, r3
 800199a:	f000 fcdd 	bl	8002358 <RCC_SetFlashLatencyFromMSIRange>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e343      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019a8:	f000 fc4a 	bl	8002240 <HAL_RCC_GetSysClockFreq>
 80019ac:	4602      	mov	r2, r0
 80019ae:	4b52      	ldr	r3, [pc, #328]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	091b      	lsrs	r3, r3, #4
 80019b4:	f003 030f 	and.w	r3, r3, #15
 80019b8:	4950      	ldr	r1, [pc, #320]	; (8001afc <HAL_RCC_OscConfig+0x274>)
 80019ba:	5ccb      	ldrb	r3, [r1, r3]
 80019bc:	f003 031f 	and.w	r3, r3, #31
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	4a4e      	ldr	r2, [pc, #312]	; (8001b00 <HAL_RCC_OscConfig+0x278>)
 80019c6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80019c8:	4b4e      	ldr	r3, [pc, #312]	; (8001b04 <HAL_RCC_OscConfig+0x27c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff facb 	bl	8000f68 <HAL_InitTick>
 80019d2:	4603      	mov	r3, r0
 80019d4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80019d6:	7bfb      	ldrb	r3, [r7, #15]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d052      	beq.n	8001a82 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80019dc:	7bfb      	ldrb	r3, [r7, #15]
 80019de:	e327      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d032      	beq.n	8001a4e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80019e8:	4b43      	ldr	r3, [pc, #268]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a42      	ldr	r2, [pc, #264]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019f4:	f7ff fb08 	bl	8001008 <HAL_GetTick>
 80019f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019fa:	e008      	b.n	8001a0e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019fc:	f7ff fb04 	bl	8001008 <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d901      	bls.n	8001a0e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e310      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a0e:	4b3a      	ldr	r3, [pc, #232]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d0f0      	beq.n	80019fc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a1a:	4b37      	ldr	r3, [pc, #220]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a36      	ldr	r2, [pc, #216]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a20:	f043 0308 	orr.w	r3, r3, #8
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	4b34      	ldr	r3, [pc, #208]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	4931      	ldr	r1, [pc, #196]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a34:	4313      	orrs	r3, r2
 8001a36:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a38:	4b2f      	ldr	r3, [pc, #188]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69db      	ldr	r3, [r3, #28]
 8001a44:	021b      	lsls	r3, r3, #8
 8001a46:	492c      	ldr	r1, [pc, #176]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	604b      	str	r3, [r1, #4]
 8001a4c:	e01a      	b.n	8001a84 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a4e:	4b2a      	ldr	r3, [pc, #168]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a29      	ldr	r2, [pc, #164]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a54:	f023 0301 	bic.w	r3, r3, #1
 8001a58:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a5a:	f7ff fad5 	bl	8001008 <HAL_GetTick>
 8001a5e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a60:	e008      	b.n	8001a74 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a62:	f7ff fad1 	bl	8001008 <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e2dd      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a74:	4b20      	ldr	r3, [pc, #128]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1f0      	bne.n	8001a62 <HAL_RCC_OscConfig+0x1da>
 8001a80:	e000      	b.n	8001a84 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a82:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0301 	and.w	r3, r3, #1
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d074      	beq.n	8001b7a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	2b08      	cmp	r3, #8
 8001a94:	d005      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x21a>
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	2b0c      	cmp	r3, #12
 8001a9a:	d10e      	bne.n	8001aba <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d10b      	bne.n	8001aba <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa2:	4b15      	ldr	r3, [pc, #84]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d064      	beq.n	8001b78 <HAL_RCC_OscConfig+0x2f0>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d160      	bne.n	8001b78 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e2ba      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ac2:	d106      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x24a>
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a0b      	ldr	r2, [pc, #44]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001aca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	e026      	b.n	8001b20 <HAL_RCC_OscConfig+0x298>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ada:	d115      	bne.n	8001b08 <HAL_RCC_OscConfig+0x280>
 8001adc:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a05      	ldr	r2, [pc, #20]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001ae2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ae6:	6013      	str	r3, [r2, #0]
 8001ae8:	4b03      	ldr	r3, [pc, #12]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a02      	ldr	r2, [pc, #8]	; (8001af8 <HAL_RCC_OscConfig+0x270>)
 8001aee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	e014      	b.n	8001b20 <HAL_RCC_OscConfig+0x298>
 8001af6:	bf00      	nop
 8001af8:	40021000 	.word	0x40021000
 8001afc:	08004bec 	.word	0x08004bec
 8001b00:	2000001c 	.word	0x2000001c
 8001b04:	20000020 	.word	0x20000020
 8001b08:	4ba0      	ldr	r3, [pc, #640]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a9f      	ldr	r2, [pc, #636]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001b0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b12:	6013      	str	r3, [r2, #0]
 8001b14:	4b9d      	ldr	r3, [pc, #628]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a9c      	ldr	r2, [pc, #624]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001b1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d013      	beq.n	8001b50 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b28:	f7ff fa6e 	bl	8001008 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b30:	f7ff fa6a 	bl	8001008 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b64      	cmp	r3, #100	; 0x64
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e276      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b42:	4b92      	ldr	r3, [pc, #584]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d0f0      	beq.n	8001b30 <HAL_RCC_OscConfig+0x2a8>
 8001b4e:	e014      	b.n	8001b7a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b50:	f7ff fa5a 	bl	8001008 <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b58:	f7ff fa56 	bl	8001008 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b64      	cmp	r3, #100	; 0x64
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e262      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b6a:	4b88      	ldr	r3, [pc, #544]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f0      	bne.n	8001b58 <HAL_RCC_OscConfig+0x2d0>
 8001b76:	e000      	b.n	8001b7a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d060      	beq.n	8001c48 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	d005      	beq.n	8001b98 <HAL_RCC_OscConfig+0x310>
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	2b0c      	cmp	r3, #12
 8001b90:	d119      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d116      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b98:	4b7c      	ldr	r3, [pc, #496]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d005      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x328>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e23f      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bb0:	4b76      	ldr	r3, [pc, #472]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	691b      	ldr	r3, [r3, #16]
 8001bbc:	061b      	lsls	r3, r3, #24
 8001bbe:	4973      	ldr	r1, [pc, #460]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bc4:	e040      	b.n	8001c48 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d023      	beq.n	8001c16 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bce:	4b6f      	ldr	r3, [pc, #444]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a6e      	ldr	r2, [pc, #440]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bda:	f7ff fa15 	bl	8001008 <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be2:	f7ff fa11 	bl	8001008 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e21d      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bf4:	4b65      	ldr	r3, [pc, #404]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d0f0      	beq.n	8001be2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c00:	4b62      	ldr	r3, [pc, #392]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	061b      	lsls	r3, r3, #24
 8001c0e:	495f      	ldr	r1, [pc, #380]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	604b      	str	r3, [r1, #4]
 8001c14:	e018      	b.n	8001c48 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c16:	4b5d      	ldr	r3, [pc, #372]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a5c      	ldr	r2, [pc, #368]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c22:	f7ff f9f1 	bl	8001008 <HAL_GetTick>
 8001c26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c2a:	f7ff f9ed 	bl	8001008 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e1f9      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c3c:	4b53      	ldr	r3, [pc, #332]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d1f0      	bne.n	8001c2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0308 	and.w	r3, r3, #8
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d03c      	beq.n	8001cce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	695b      	ldr	r3, [r3, #20]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d01c      	beq.n	8001c96 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c5c:	4b4b      	ldr	r3, [pc, #300]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c62:	4a4a      	ldr	r2, [pc, #296]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c6c:	f7ff f9cc 	bl	8001008 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c74:	f7ff f9c8 	bl	8001008 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e1d4      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c86:	4b41      	ldr	r3, [pc, #260]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d0ef      	beq.n	8001c74 <HAL_RCC_OscConfig+0x3ec>
 8001c94:	e01b      	b.n	8001cce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c96:	4b3d      	ldr	r3, [pc, #244]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c9c:	4a3b      	ldr	r2, [pc, #236]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001c9e:	f023 0301 	bic.w	r3, r3, #1
 8001ca2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ca6:	f7ff f9af 	bl	8001008 <HAL_GetTick>
 8001caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cac:	e008      	b.n	8001cc0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cae:	f7ff f9ab 	bl	8001008 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e1b7      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cc0:	4b32      	ldr	r3, [pc, #200]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d1ef      	bne.n	8001cae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0304 	and.w	r3, r3, #4
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f000 80a6 	beq.w	8001e28 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ce0:	4b2a      	ldr	r3, [pc, #168]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d10d      	bne.n	8001d08 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cec:	4b27      	ldr	r3, [pc, #156]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf0:	4a26      	ldr	r2, [pc, #152]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001cf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf6:	6593      	str	r3, [r2, #88]	; 0x58
 8001cf8:	4b24      	ldr	r3, [pc, #144]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d04:	2301      	movs	r3, #1
 8001d06:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d08:	4b21      	ldr	r3, [pc, #132]	; (8001d90 <HAL_RCC_OscConfig+0x508>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d118      	bne.n	8001d46 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d14:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <HAL_RCC_OscConfig+0x508>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a1d      	ldr	r2, [pc, #116]	; (8001d90 <HAL_RCC_OscConfig+0x508>)
 8001d1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d20:	f7ff f972 	bl	8001008 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d26:	e008      	b.n	8001d3a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d28:	f7ff f96e 	bl	8001008 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e17a      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d3a:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <HAL_RCC_OscConfig+0x508>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d0f0      	beq.n	8001d28 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d108      	bne.n	8001d60 <HAL_RCC_OscConfig+0x4d8>
 8001d4e:	4b0f      	ldr	r3, [pc, #60]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d54:	4a0d      	ldr	r2, [pc, #52]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001d56:	f043 0301 	orr.w	r3, r3, #1
 8001d5a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d5e:	e029      	b.n	8001db4 <HAL_RCC_OscConfig+0x52c>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	2b05      	cmp	r3, #5
 8001d66:	d115      	bne.n	8001d94 <HAL_RCC_OscConfig+0x50c>
 8001d68:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d6e:	4a07      	ldr	r2, [pc, #28]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001d70:	f043 0304 	orr.w	r3, r3, #4
 8001d74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d78:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d7e:	4a03      	ldr	r2, [pc, #12]	; (8001d8c <HAL_RCC_OscConfig+0x504>)
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d88:	e014      	b.n	8001db4 <HAL_RCC_OscConfig+0x52c>
 8001d8a:	bf00      	nop
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	40007000 	.word	0x40007000
 8001d94:	4b9c      	ldr	r3, [pc, #624]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d9a:	4a9b      	ldr	r2, [pc, #620]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001d9c:	f023 0301 	bic.w	r3, r3, #1
 8001da0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001da4:	4b98      	ldr	r3, [pc, #608]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001daa:	4a97      	ldr	r2, [pc, #604]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001dac:	f023 0304 	bic.w	r3, r3, #4
 8001db0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d016      	beq.n	8001dea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dbc:	f7ff f924 	bl	8001008 <HAL_GetTick>
 8001dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dc2:	e00a      	b.n	8001dda <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc4:	f7ff f920 	bl	8001008 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e12a      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dda:	4b8b      	ldr	r3, [pc, #556]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d0ed      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x53c>
 8001de8:	e015      	b.n	8001e16 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dea:	f7ff f90d 	bl	8001008 <HAL_GetTick>
 8001dee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001df0:	e00a      	b.n	8001e08 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df2:	f7ff f909 	bl	8001008 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e113      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e08:	4b7f      	ldr	r3, [pc, #508]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1ed      	bne.n	8001df2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e16:	7ffb      	ldrb	r3, [r7, #31]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d105      	bne.n	8001e28 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e1c:	4b7a      	ldr	r3, [pc, #488]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e20:	4a79      	ldr	r2, [pc, #484]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001e22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e26:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	f000 80fe 	beq.w	800202e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	f040 80d0 	bne.w	8001fdc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e3c:	4b72      	ldr	r3, [pc, #456]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	f003 0203 	and.w	r2, r3, #3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d130      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d127      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e6c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d11f      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e7c:	2a07      	cmp	r2, #7
 8001e7e:	bf14      	ite	ne
 8001e80:	2201      	movne	r2, #1
 8001e82:	2200      	moveq	r2, #0
 8001e84:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d113      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e94:	085b      	lsrs	r3, r3, #1
 8001e96:	3b01      	subs	r3, #1
 8001e98:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d109      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea8:	085b      	lsrs	r3, r3, #1
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d06e      	beq.n	8001f90 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	2b0c      	cmp	r3, #12
 8001eb6:	d069      	beq.n	8001f8c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001eb8:	4b53      	ldr	r3, [pc, #332]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d105      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001ec4:	4b50      	ldr	r3, [pc, #320]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e0ad      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001ed4:	4b4c      	ldr	r3, [pc, #304]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a4b      	ldr	r2, [pc, #300]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001eda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ede:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ee0:	f7ff f892 	bl	8001008 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ee8:	f7ff f88e 	bl	8001008 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e09a      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001efa:	4b43      	ldr	r3, [pc, #268]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1f0      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f06:	4b40      	ldr	r3, [pc, #256]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001f08:	68da      	ldr	r2, [r3, #12]
 8001f0a:	4b40      	ldr	r3, [pc, #256]	; (800200c <HAL_RCC_OscConfig+0x784>)
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f16:	3a01      	subs	r2, #1
 8001f18:	0112      	lsls	r2, r2, #4
 8001f1a:	4311      	orrs	r1, r2
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f20:	0212      	lsls	r2, r2, #8
 8001f22:	4311      	orrs	r1, r2
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001f28:	0852      	lsrs	r2, r2, #1
 8001f2a:	3a01      	subs	r2, #1
 8001f2c:	0552      	lsls	r2, r2, #21
 8001f2e:	4311      	orrs	r1, r2
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f34:	0852      	lsrs	r2, r2, #1
 8001f36:	3a01      	subs	r2, #1
 8001f38:	0652      	lsls	r2, r2, #25
 8001f3a:	4311      	orrs	r1, r2
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f40:	0912      	lsrs	r2, r2, #4
 8001f42:	0452      	lsls	r2, r2, #17
 8001f44:	430a      	orrs	r2, r1
 8001f46:	4930      	ldr	r1, [pc, #192]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f4c:	4b2e      	ldr	r3, [pc, #184]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a2d      	ldr	r2, [pc, #180]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001f52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f56:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f58:	4b2b      	ldr	r3, [pc, #172]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	4a2a      	ldr	r2, [pc, #168]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001f5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f62:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f64:	f7ff f850 	bl	8001008 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f6c:	f7ff f84c 	bl	8001008 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e058      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f7e:	4b22      	ldr	r3, [pc, #136]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f8a:	e050      	b.n	800202e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e04f      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f90:	4b1d      	ldr	r3, [pc, #116]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d148      	bne.n	800202e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001f9c:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a19      	ldr	r2, [pc, #100]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001fa2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fa6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fa8:	4b17      	ldr	r3, [pc, #92]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	4a16      	ldr	r2, [pc, #88]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001fae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fb2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001fb4:	f7ff f828 	bl	8001008 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fbc:	f7ff f824 	bl	8001008 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e030      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fce:	4b0e      	ldr	r3, [pc, #56]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0f0      	beq.n	8001fbc <HAL_RCC_OscConfig+0x734>
 8001fda:	e028      	b.n	800202e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	2b0c      	cmp	r3, #12
 8001fe0:	d023      	beq.n	800202a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe2:	4b09      	ldr	r3, [pc, #36]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a08      	ldr	r2, [pc, #32]	; (8002008 <HAL_RCC_OscConfig+0x780>)
 8001fe8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fee:	f7ff f80b 	bl	8001008 <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ff4:	e00c      	b.n	8002010 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff6:	f7ff f807 	bl	8001008 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d905      	bls.n	8002010 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e013      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
 8002008:	40021000 	.word	0x40021000
 800200c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002010:	4b09      	ldr	r3, [pc, #36]	; (8002038 <HAL_RCC_OscConfig+0x7b0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1ec      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800201c:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_RCC_OscConfig+0x7b0>)
 800201e:	68da      	ldr	r2, [r3, #12]
 8002020:	4905      	ldr	r1, [pc, #20]	; (8002038 <HAL_RCC_OscConfig+0x7b0>)
 8002022:	4b06      	ldr	r3, [pc, #24]	; (800203c <HAL_RCC_OscConfig+0x7b4>)
 8002024:	4013      	ands	r3, r2
 8002026:	60cb      	str	r3, [r1, #12]
 8002028:	e001      	b.n	800202e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e000      	b.n	8002030 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800202e:	2300      	movs	r3, #0
}
 8002030:	4618      	mov	r0, r3
 8002032:	3720      	adds	r7, #32
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40021000 	.word	0x40021000
 800203c:	feeefffc 	.word	0xfeeefffc

08002040 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d101      	bne.n	8002054 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e0e7      	b.n	8002224 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002054:	4b75      	ldr	r3, [pc, #468]	; (800222c <HAL_RCC_ClockConfig+0x1ec>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0307 	and.w	r3, r3, #7
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	429a      	cmp	r2, r3
 8002060:	d910      	bls.n	8002084 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002062:	4b72      	ldr	r3, [pc, #456]	; (800222c <HAL_RCC_ClockConfig+0x1ec>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f023 0207 	bic.w	r2, r3, #7
 800206a:	4970      	ldr	r1, [pc, #448]	; (800222c <HAL_RCC_ClockConfig+0x1ec>)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	4313      	orrs	r3, r2
 8002070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002072:	4b6e      	ldr	r3, [pc, #440]	; (800222c <HAL_RCC_ClockConfig+0x1ec>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	429a      	cmp	r2, r3
 800207e:	d001      	beq.n	8002084 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e0cf      	b.n	8002224 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d010      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	4b66      	ldr	r3, [pc, #408]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800209c:	429a      	cmp	r2, r3
 800209e:	d908      	bls.n	80020b2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020a0:	4b63      	ldr	r3, [pc, #396]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	4960      	ldr	r1, [pc, #384]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d04c      	beq.n	8002158 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d107      	bne.n	80020d6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020c6:	4b5a      	ldr	r3, [pc, #360]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d121      	bne.n	8002116 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e0a6      	b.n	8002224 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d107      	bne.n	80020ee <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020de:	4b54      	ldr	r3, [pc, #336]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d115      	bne.n	8002116 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e09a      	b.n	8002224 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d107      	bne.n	8002106 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020f6:	4b4e      	ldr	r3, [pc, #312]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d109      	bne.n	8002116 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e08e      	b.n	8002224 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002106:	4b4a      	ldr	r3, [pc, #296]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e086      	b.n	8002224 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002116:	4b46      	ldr	r3, [pc, #280]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f023 0203 	bic.w	r2, r3, #3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	4943      	ldr	r1, [pc, #268]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 8002124:	4313      	orrs	r3, r2
 8002126:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002128:	f7fe ff6e 	bl	8001008 <HAL_GetTick>
 800212c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800212e:	e00a      	b.n	8002146 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002130:	f7fe ff6a 	bl	8001008 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	f241 3288 	movw	r2, #5000	; 0x1388
 800213e:	4293      	cmp	r3, r2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e06e      	b.n	8002224 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002146:	4b3a      	ldr	r3, [pc, #232]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 020c 	and.w	r2, r3, #12
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	429a      	cmp	r2, r3
 8002156:	d1eb      	bne.n	8002130 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d010      	beq.n	8002186 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689a      	ldr	r2, [r3, #8]
 8002168:	4b31      	ldr	r3, [pc, #196]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002170:	429a      	cmp	r2, r3
 8002172:	d208      	bcs.n	8002186 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002174:	4b2e      	ldr	r3, [pc, #184]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	492b      	ldr	r1, [pc, #172]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 8002182:	4313      	orrs	r3, r2
 8002184:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002186:	4b29      	ldr	r3, [pc, #164]	; (800222c <HAL_RCC_ClockConfig+0x1ec>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	429a      	cmp	r2, r3
 8002192:	d210      	bcs.n	80021b6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002194:	4b25      	ldr	r3, [pc, #148]	; (800222c <HAL_RCC_ClockConfig+0x1ec>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f023 0207 	bic.w	r2, r3, #7
 800219c:	4923      	ldr	r1, [pc, #140]	; (800222c <HAL_RCC_ClockConfig+0x1ec>)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a4:	4b21      	ldr	r3, [pc, #132]	; (800222c <HAL_RCC_ClockConfig+0x1ec>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0307 	and.w	r3, r3, #7
 80021ac:	683a      	ldr	r2, [r7, #0]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d001      	beq.n	80021b6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e036      	b.n	8002224 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0304 	and.w	r3, r3, #4
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d008      	beq.n	80021d4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c2:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	4918      	ldr	r1, [pc, #96]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80021d0:	4313      	orrs	r3, r2
 80021d2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0308 	and.w	r3, r3, #8
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d009      	beq.n	80021f4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021e0:	4b13      	ldr	r3, [pc, #76]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	4910      	ldr	r1, [pc, #64]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021f4:	f000 f824 	bl	8002240 <HAL_RCC_GetSysClockFreq>
 80021f8:	4602      	mov	r2, r0
 80021fa:	4b0d      	ldr	r3, [pc, #52]	; (8002230 <HAL_RCC_ClockConfig+0x1f0>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	091b      	lsrs	r3, r3, #4
 8002200:	f003 030f 	and.w	r3, r3, #15
 8002204:	490b      	ldr	r1, [pc, #44]	; (8002234 <HAL_RCC_ClockConfig+0x1f4>)
 8002206:	5ccb      	ldrb	r3, [r1, r3]
 8002208:	f003 031f 	and.w	r3, r3, #31
 800220c:	fa22 f303 	lsr.w	r3, r2, r3
 8002210:	4a09      	ldr	r2, [pc, #36]	; (8002238 <HAL_RCC_ClockConfig+0x1f8>)
 8002212:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002214:	4b09      	ldr	r3, [pc, #36]	; (800223c <HAL_RCC_ClockConfig+0x1fc>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f7fe fea5 	bl	8000f68 <HAL_InitTick>
 800221e:	4603      	mov	r3, r0
 8002220:	72fb      	strb	r3, [r7, #11]

  return status;
 8002222:	7afb      	ldrb	r3, [r7, #11]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40022000 	.word	0x40022000
 8002230:	40021000 	.word	0x40021000
 8002234:	08004bec 	.word	0x08004bec
 8002238:	2000001c 	.word	0x2000001c
 800223c:	20000020 	.word	0x20000020

08002240 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002240:	b480      	push	{r7}
 8002242:	b089      	sub	sp, #36	; 0x24
 8002244:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
 800224a:	2300      	movs	r3, #0
 800224c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800224e:	4b3e      	ldr	r3, [pc, #248]	; (8002348 <HAL_RCC_GetSysClockFreq+0x108>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 030c 	and.w	r3, r3, #12
 8002256:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002258:	4b3b      	ldr	r3, [pc, #236]	; (8002348 <HAL_RCC_GetSysClockFreq+0x108>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	f003 0303 	and.w	r3, r3, #3
 8002260:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d005      	beq.n	8002274 <HAL_RCC_GetSysClockFreq+0x34>
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	2b0c      	cmp	r3, #12
 800226c:	d121      	bne.n	80022b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d11e      	bne.n	80022b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002274:	4b34      	ldr	r3, [pc, #208]	; (8002348 <HAL_RCC_GetSysClockFreq+0x108>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0308 	and.w	r3, r3, #8
 800227c:	2b00      	cmp	r3, #0
 800227e:	d107      	bne.n	8002290 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002280:	4b31      	ldr	r3, [pc, #196]	; (8002348 <HAL_RCC_GetSysClockFreq+0x108>)
 8002282:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002286:	0a1b      	lsrs	r3, r3, #8
 8002288:	f003 030f 	and.w	r3, r3, #15
 800228c:	61fb      	str	r3, [r7, #28]
 800228e:	e005      	b.n	800229c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002290:	4b2d      	ldr	r3, [pc, #180]	; (8002348 <HAL_RCC_GetSysClockFreq+0x108>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	091b      	lsrs	r3, r3, #4
 8002296:	f003 030f 	and.w	r3, r3, #15
 800229a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800229c:	4a2b      	ldr	r2, [pc, #172]	; (800234c <HAL_RCC_GetSysClockFreq+0x10c>)
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d10d      	bne.n	80022c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022b0:	e00a      	b.n	80022c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	2b04      	cmp	r3, #4
 80022b6:	d102      	bne.n	80022be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022b8:	4b25      	ldr	r3, [pc, #148]	; (8002350 <HAL_RCC_GetSysClockFreq+0x110>)
 80022ba:	61bb      	str	r3, [r7, #24]
 80022bc:	e004      	b.n	80022c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	2b08      	cmp	r3, #8
 80022c2:	d101      	bne.n	80022c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022c4:	4b23      	ldr	r3, [pc, #140]	; (8002354 <HAL_RCC_GetSysClockFreq+0x114>)
 80022c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	2b0c      	cmp	r3, #12
 80022cc:	d134      	bne.n	8002338 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022ce:	4b1e      	ldr	r3, [pc, #120]	; (8002348 <HAL_RCC_GetSysClockFreq+0x108>)
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	f003 0303 	and.w	r3, r3, #3
 80022d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d003      	beq.n	80022e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	2b03      	cmp	r3, #3
 80022e2:	d003      	beq.n	80022ec <HAL_RCC_GetSysClockFreq+0xac>
 80022e4:	e005      	b.n	80022f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80022e6:	4b1a      	ldr	r3, [pc, #104]	; (8002350 <HAL_RCC_GetSysClockFreq+0x110>)
 80022e8:	617b      	str	r3, [r7, #20]
      break;
 80022ea:	e005      	b.n	80022f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80022ec:	4b19      	ldr	r3, [pc, #100]	; (8002354 <HAL_RCC_GetSysClockFreq+0x114>)
 80022ee:	617b      	str	r3, [r7, #20]
      break;
 80022f0:	e002      	b.n	80022f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	617b      	str	r3, [r7, #20]
      break;
 80022f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022f8:	4b13      	ldr	r3, [pc, #76]	; (8002348 <HAL_RCC_GetSysClockFreq+0x108>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	091b      	lsrs	r3, r3, #4
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	3301      	adds	r3, #1
 8002304:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002306:	4b10      	ldr	r3, [pc, #64]	; (8002348 <HAL_RCC_GetSysClockFreq+0x108>)
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	0a1b      	lsrs	r3, r3, #8
 800230c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002310:	697a      	ldr	r2, [r7, #20]
 8002312:	fb03 f202 	mul.w	r2, r3, r2
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	fbb2 f3f3 	udiv	r3, r2, r3
 800231c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800231e:	4b0a      	ldr	r3, [pc, #40]	; (8002348 <HAL_RCC_GetSysClockFreq+0x108>)
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	0e5b      	lsrs	r3, r3, #25
 8002324:	f003 0303 	and.w	r3, r3, #3
 8002328:	3301      	adds	r3, #1
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	fbb2 f3f3 	udiv	r3, r2, r3
 8002336:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002338:	69bb      	ldr	r3, [r7, #24]
}
 800233a:	4618      	mov	r0, r3
 800233c:	3724      	adds	r7, #36	; 0x24
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40021000 	.word	0x40021000
 800234c:	08004bfc 	.word	0x08004bfc
 8002350:	00f42400 	.word	0x00f42400
 8002354:	007a1200 	.word	0x007a1200

08002358 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002360:	2300      	movs	r3, #0
 8002362:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002364:	4b2a      	ldr	r3, [pc, #168]	; (8002410 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002368:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002370:	f7ff fa26 	bl	80017c0 <HAL_PWREx_GetVoltageRange>
 8002374:	6178      	str	r0, [r7, #20]
 8002376:	e014      	b.n	80023a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002378:	4b25      	ldr	r3, [pc, #148]	; (8002410 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800237a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237c:	4a24      	ldr	r2, [pc, #144]	; (8002410 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800237e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002382:	6593      	str	r3, [r2, #88]	; 0x58
 8002384:	4b22      	ldr	r3, [pc, #136]	; (8002410 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002390:	f7ff fa16 	bl	80017c0 <HAL_PWREx_GetVoltageRange>
 8002394:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002396:	4b1e      	ldr	r3, [pc, #120]	; (8002410 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800239a:	4a1d      	ldr	r2, [pc, #116]	; (8002410 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800239c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023a0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023a8:	d10b      	bne.n	80023c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2b80      	cmp	r3, #128	; 0x80
 80023ae:	d919      	bls.n	80023e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2ba0      	cmp	r3, #160	; 0xa0
 80023b4:	d902      	bls.n	80023bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023b6:	2302      	movs	r3, #2
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	e013      	b.n	80023e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023bc:	2301      	movs	r3, #1
 80023be:	613b      	str	r3, [r7, #16]
 80023c0:	e010      	b.n	80023e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2b80      	cmp	r3, #128	; 0x80
 80023c6:	d902      	bls.n	80023ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80023c8:	2303      	movs	r3, #3
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	e00a      	b.n	80023e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b80      	cmp	r3, #128	; 0x80
 80023d2:	d102      	bne.n	80023da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023d4:	2302      	movs	r3, #2
 80023d6:	613b      	str	r3, [r7, #16]
 80023d8:	e004      	b.n	80023e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b70      	cmp	r3, #112	; 0x70
 80023de:	d101      	bne.n	80023e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023e0:	2301      	movs	r3, #1
 80023e2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f023 0207 	bic.w	r2, r3, #7
 80023ec:	4909      	ldr	r1, [pc, #36]	; (8002414 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80023f4:	4b07      	ldr	r3, [pc, #28]	; (8002414 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d001      	beq.n	8002406 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e000      	b.n	8002408 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40021000 	.word	0x40021000
 8002414:	40022000 	.word	0x40022000

08002418 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002426:	b2db      	uxtb	r3, r3
 8002428:	2b01      	cmp	r3, #1
 800242a:	d001      	beq.n	8002430 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e04f      	b.n	80024d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2202      	movs	r2, #2
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68da      	ldr	r2, [r3, #12]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f042 0201 	orr.w	r2, r2, #1
 8002446:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a23      	ldr	r2, [pc, #140]	; (80024dc <HAL_TIM_Base_Start_IT+0xc4>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d01d      	beq.n	800248e <HAL_TIM_Base_Start_IT+0x76>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800245a:	d018      	beq.n	800248e <HAL_TIM_Base_Start_IT+0x76>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a1f      	ldr	r2, [pc, #124]	; (80024e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d013      	beq.n	800248e <HAL_TIM_Base_Start_IT+0x76>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a1e      	ldr	r2, [pc, #120]	; (80024e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d00e      	beq.n	800248e <HAL_TIM_Base_Start_IT+0x76>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a1c      	ldr	r2, [pc, #112]	; (80024e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d009      	beq.n	800248e <HAL_TIM_Base_Start_IT+0x76>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a1b      	ldr	r2, [pc, #108]	; (80024ec <HAL_TIM_Base_Start_IT+0xd4>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d004      	beq.n	800248e <HAL_TIM_Base_Start_IT+0x76>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a19      	ldr	r2, [pc, #100]	; (80024f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d115      	bne.n	80024ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	4b17      	ldr	r3, [pc, #92]	; (80024f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002496:	4013      	ands	r3, r2
 8002498:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2b06      	cmp	r3, #6
 800249e:	d015      	beq.n	80024cc <HAL_TIM_Base_Start_IT+0xb4>
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024a6:	d011      	beq.n	80024cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f042 0201 	orr.w	r2, r2, #1
 80024b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024b8:	e008      	b.n	80024cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f042 0201 	orr.w	r2, r2, #1
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	e000      	b.n	80024ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	40012c00 	.word	0x40012c00
 80024e0:	40000400 	.word	0x40000400
 80024e4:	40000800 	.word	0x40000800
 80024e8:	40000c00 	.word	0x40000c00
 80024ec:	40013400 	.word	0x40013400
 80024f0:	40014000 	.word	0x40014000
 80024f4:	00010007 	.word	0x00010007

080024f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e049      	b.n	800259e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d106      	bne.n	8002524 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f841 	bl	80025a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2202      	movs	r2, #2
 8002528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3304      	adds	r3, #4
 8002534:	4619      	mov	r1, r3
 8002536:	4610      	mov	r0, r2
 8002538:	f000 fe24 	bl	8003184 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d109      	bne.n	80025e0 <HAL_TIM_PWM_Start+0x24>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	bf14      	ite	ne
 80025d8:	2301      	movne	r3, #1
 80025da:	2300      	moveq	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e03c      	b.n	800265a <HAL_TIM_PWM_Start+0x9e>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d109      	bne.n	80025fa <HAL_TIM_PWM_Start+0x3e>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	bf14      	ite	ne
 80025f2:	2301      	movne	r3, #1
 80025f4:	2300      	moveq	r3, #0
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	e02f      	b.n	800265a <HAL_TIM_PWM_Start+0x9e>
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	2b08      	cmp	r3, #8
 80025fe:	d109      	bne.n	8002614 <HAL_TIM_PWM_Start+0x58>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b01      	cmp	r3, #1
 800260a:	bf14      	ite	ne
 800260c:	2301      	movne	r3, #1
 800260e:	2300      	moveq	r3, #0
 8002610:	b2db      	uxtb	r3, r3
 8002612:	e022      	b.n	800265a <HAL_TIM_PWM_Start+0x9e>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	2b0c      	cmp	r3, #12
 8002618:	d109      	bne.n	800262e <HAL_TIM_PWM_Start+0x72>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b01      	cmp	r3, #1
 8002624:	bf14      	ite	ne
 8002626:	2301      	movne	r3, #1
 8002628:	2300      	moveq	r3, #0
 800262a:	b2db      	uxtb	r3, r3
 800262c:	e015      	b.n	800265a <HAL_TIM_PWM_Start+0x9e>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	2b10      	cmp	r3, #16
 8002632:	d109      	bne.n	8002648 <HAL_TIM_PWM_Start+0x8c>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800263a:	b2db      	uxtb	r3, r3
 800263c:	2b01      	cmp	r3, #1
 800263e:	bf14      	ite	ne
 8002640:	2301      	movne	r3, #1
 8002642:	2300      	moveq	r3, #0
 8002644:	b2db      	uxtb	r3, r3
 8002646:	e008      	b.n	800265a <HAL_TIM_PWM_Start+0x9e>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800264e:	b2db      	uxtb	r3, r3
 8002650:	2b01      	cmp	r3, #1
 8002652:	bf14      	ite	ne
 8002654:	2301      	movne	r3, #1
 8002656:	2300      	moveq	r3, #0
 8002658:	b2db      	uxtb	r3, r3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e09c      	b.n	800279c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d104      	bne.n	8002672 <HAL_TIM_PWM_Start+0xb6>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2202      	movs	r2, #2
 800266c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002670:	e023      	b.n	80026ba <HAL_TIM_PWM_Start+0xfe>
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	2b04      	cmp	r3, #4
 8002676:	d104      	bne.n	8002682 <HAL_TIM_PWM_Start+0xc6>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2202      	movs	r2, #2
 800267c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002680:	e01b      	b.n	80026ba <HAL_TIM_PWM_Start+0xfe>
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	2b08      	cmp	r3, #8
 8002686:	d104      	bne.n	8002692 <HAL_TIM_PWM_Start+0xd6>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2202      	movs	r2, #2
 800268c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002690:	e013      	b.n	80026ba <HAL_TIM_PWM_Start+0xfe>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	2b0c      	cmp	r3, #12
 8002696:	d104      	bne.n	80026a2 <HAL_TIM_PWM_Start+0xe6>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2202      	movs	r2, #2
 800269c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80026a0:	e00b      	b.n	80026ba <HAL_TIM_PWM_Start+0xfe>
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	2b10      	cmp	r3, #16
 80026a6:	d104      	bne.n	80026b2 <HAL_TIM_PWM_Start+0xf6>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2202      	movs	r2, #2
 80026ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026b0:	e003      	b.n	80026ba <HAL_TIM_PWM_Start+0xfe>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2202      	movs	r2, #2
 80026b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2201      	movs	r2, #1
 80026c0:	6839      	ldr	r1, [r7, #0]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f001 f9f2 	bl	8003aac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a35      	ldr	r2, [pc, #212]	; (80027a4 <HAL_TIM_PWM_Start+0x1e8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d013      	beq.n	80026fa <HAL_TIM_PWM_Start+0x13e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a34      	ldr	r2, [pc, #208]	; (80027a8 <HAL_TIM_PWM_Start+0x1ec>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d00e      	beq.n	80026fa <HAL_TIM_PWM_Start+0x13e>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a32      	ldr	r2, [pc, #200]	; (80027ac <HAL_TIM_PWM_Start+0x1f0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d009      	beq.n	80026fa <HAL_TIM_PWM_Start+0x13e>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a31      	ldr	r2, [pc, #196]	; (80027b0 <HAL_TIM_PWM_Start+0x1f4>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d004      	beq.n	80026fa <HAL_TIM_PWM_Start+0x13e>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a2f      	ldr	r2, [pc, #188]	; (80027b4 <HAL_TIM_PWM_Start+0x1f8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d101      	bne.n	80026fe <HAL_TIM_PWM_Start+0x142>
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <HAL_TIM_PWM_Start+0x144>
 80026fe:	2300      	movs	r3, #0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d007      	beq.n	8002714 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002712:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a22      	ldr	r2, [pc, #136]	; (80027a4 <HAL_TIM_PWM_Start+0x1e8>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d01d      	beq.n	800275a <HAL_TIM_PWM_Start+0x19e>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002726:	d018      	beq.n	800275a <HAL_TIM_PWM_Start+0x19e>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a22      	ldr	r2, [pc, #136]	; (80027b8 <HAL_TIM_PWM_Start+0x1fc>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d013      	beq.n	800275a <HAL_TIM_PWM_Start+0x19e>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a21      	ldr	r2, [pc, #132]	; (80027bc <HAL_TIM_PWM_Start+0x200>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d00e      	beq.n	800275a <HAL_TIM_PWM_Start+0x19e>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a1f      	ldr	r2, [pc, #124]	; (80027c0 <HAL_TIM_PWM_Start+0x204>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d009      	beq.n	800275a <HAL_TIM_PWM_Start+0x19e>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a17      	ldr	r2, [pc, #92]	; (80027a8 <HAL_TIM_PWM_Start+0x1ec>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d004      	beq.n	800275a <HAL_TIM_PWM_Start+0x19e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a15      	ldr	r2, [pc, #84]	; (80027ac <HAL_TIM_PWM_Start+0x1f0>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d115      	bne.n	8002786 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	4b18      	ldr	r3, [pc, #96]	; (80027c4 <HAL_TIM_PWM_Start+0x208>)
 8002762:	4013      	ands	r3, r2
 8002764:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2b06      	cmp	r3, #6
 800276a:	d015      	beq.n	8002798 <HAL_TIM_PWM_Start+0x1dc>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002772:	d011      	beq.n	8002798 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f042 0201 	orr.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002784:	e008      	b.n	8002798 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f042 0201 	orr.w	r2, r2, #1
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	e000      	b.n	800279a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002798:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3710      	adds	r7, #16
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	40012c00 	.word	0x40012c00
 80027a8:	40013400 	.word	0x40013400
 80027ac:	40014000 	.word	0x40014000
 80027b0:	40014400 	.word	0x40014400
 80027b4:	40014800 	.word	0x40014800
 80027b8:	40000400 	.word	0x40000400
 80027bc:	40000800 	.word	0x40000800
 80027c0:	40000c00 	.word	0x40000c00
 80027c4:	00010007 	.word	0x00010007

080027c8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e049      	b.n	800286e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d106      	bne.n	80027f4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7fe fa10 	bl	8000c14 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2202      	movs	r2, #2
 80027f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3304      	adds	r3, #4
 8002804:	4619      	mov	r1, r3
 8002806:	4610      	mov	r0, r2
 8002808:	f000 fcbc 	bl	8003184 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
	...

08002878 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d104      	bne.n	8002896 <HAL_TIM_IC_Start_IT+0x1e>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002892:	b2db      	uxtb	r3, r3
 8002894:	e023      	b.n	80028de <HAL_TIM_IC_Start_IT+0x66>
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	2b04      	cmp	r3, #4
 800289a:	d104      	bne.n	80028a6 <HAL_TIM_IC_Start_IT+0x2e>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	e01b      	b.n	80028de <HAL_TIM_IC_Start_IT+0x66>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	2b08      	cmp	r3, #8
 80028aa:	d104      	bne.n	80028b6 <HAL_TIM_IC_Start_IT+0x3e>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	e013      	b.n	80028de <HAL_TIM_IC_Start_IT+0x66>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	2b0c      	cmp	r3, #12
 80028ba:	d104      	bne.n	80028c6 <HAL_TIM_IC_Start_IT+0x4e>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	e00b      	b.n	80028de <HAL_TIM_IC_Start_IT+0x66>
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	2b10      	cmp	r3, #16
 80028ca:	d104      	bne.n	80028d6 <HAL_TIM_IC_Start_IT+0x5e>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	e003      	b.n	80028de <HAL_TIM_IC_Start_IT+0x66>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d104      	bne.n	80028f0 <HAL_TIM_IC_Start_IT+0x78>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	e013      	b.n	8002918 <HAL_TIM_IC_Start_IT+0xa0>
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	2b04      	cmp	r3, #4
 80028f4:	d104      	bne.n	8002900 <HAL_TIM_IC_Start_IT+0x88>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	e00b      	b.n	8002918 <HAL_TIM_IC_Start_IT+0xa0>
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	2b08      	cmp	r3, #8
 8002904:	d104      	bne.n	8002910 <HAL_TIM_IC_Start_IT+0x98>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800290c:	b2db      	uxtb	r3, r3
 800290e:	e003      	b.n	8002918 <HAL_TIM_IC_Start_IT+0xa0>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002916:	b2db      	uxtb	r3, r3
 8002918:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800291a:	7bbb      	ldrb	r3, [r7, #14]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d102      	bne.n	8002926 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002920:	7b7b      	ldrb	r3, [r7, #13]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d001      	beq.n	800292a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e0dd      	b.n	8002ae6 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d104      	bne.n	800293a <HAL_TIM_IC_Start_IT+0xc2>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2202      	movs	r2, #2
 8002934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002938:	e023      	b.n	8002982 <HAL_TIM_IC_Start_IT+0x10a>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	2b04      	cmp	r3, #4
 800293e:	d104      	bne.n	800294a <HAL_TIM_IC_Start_IT+0xd2>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2202      	movs	r2, #2
 8002944:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002948:	e01b      	b.n	8002982 <HAL_TIM_IC_Start_IT+0x10a>
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	2b08      	cmp	r3, #8
 800294e:	d104      	bne.n	800295a <HAL_TIM_IC_Start_IT+0xe2>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2202      	movs	r2, #2
 8002954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002958:	e013      	b.n	8002982 <HAL_TIM_IC_Start_IT+0x10a>
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	2b0c      	cmp	r3, #12
 800295e:	d104      	bne.n	800296a <HAL_TIM_IC_Start_IT+0xf2>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2202      	movs	r2, #2
 8002964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002968:	e00b      	b.n	8002982 <HAL_TIM_IC_Start_IT+0x10a>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	2b10      	cmp	r3, #16
 800296e:	d104      	bne.n	800297a <HAL_TIM_IC_Start_IT+0x102>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2202      	movs	r2, #2
 8002974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002978:	e003      	b.n	8002982 <HAL_TIM_IC_Start_IT+0x10a>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2202      	movs	r2, #2
 800297e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d104      	bne.n	8002992 <HAL_TIM_IC_Start_IT+0x11a>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2202      	movs	r2, #2
 800298c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002990:	e013      	b.n	80029ba <HAL_TIM_IC_Start_IT+0x142>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	2b04      	cmp	r3, #4
 8002996:	d104      	bne.n	80029a2 <HAL_TIM_IC_Start_IT+0x12a>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2202      	movs	r2, #2
 800299c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029a0:	e00b      	b.n	80029ba <HAL_TIM_IC_Start_IT+0x142>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	2b08      	cmp	r3, #8
 80029a6:	d104      	bne.n	80029b2 <HAL_TIM_IC_Start_IT+0x13a>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2202      	movs	r2, #2
 80029ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80029b0:	e003      	b.n	80029ba <HAL_TIM_IC_Start_IT+0x142>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2202      	movs	r2, #2
 80029b6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	2b0c      	cmp	r3, #12
 80029be:	d841      	bhi.n	8002a44 <HAL_TIM_IC_Start_IT+0x1cc>
 80029c0:	a201      	add	r2, pc, #4	; (adr r2, 80029c8 <HAL_TIM_IC_Start_IT+0x150>)
 80029c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c6:	bf00      	nop
 80029c8:	080029fd 	.word	0x080029fd
 80029cc:	08002a45 	.word	0x08002a45
 80029d0:	08002a45 	.word	0x08002a45
 80029d4:	08002a45 	.word	0x08002a45
 80029d8:	08002a0f 	.word	0x08002a0f
 80029dc:	08002a45 	.word	0x08002a45
 80029e0:	08002a45 	.word	0x08002a45
 80029e4:	08002a45 	.word	0x08002a45
 80029e8:	08002a21 	.word	0x08002a21
 80029ec:	08002a45 	.word	0x08002a45
 80029f0:	08002a45 	.word	0x08002a45
 80029f4:	08002a45 	.word	0x08002a45
 80029f8:	08002a33 	.word	0x08002a33
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	68da      	ldr	r2, [r3, #12]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f042 0202 	orr.w	r2, r2, #2
 8002a0a:	60da      	str	r2, [r3, #12]
      break;
 8002a0c:	e01d      	b.n	8002a4a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	68da      	ldr	r2, [r3, #12]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f042 0204 	orr.w	r2, r2, #4
 8002a1c:	60da      	str	r2, [r3, #12]
      break;
 8002a1e:	e014      	b.n	8002a4a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 0208 	orr.w	r2, r2, #8
 8002a2e:	60da      	str	r2, [r3, #12]
      break;
 8002a30:	e00b      	b.n	8002a4a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68da      	ldr	r2, [r3, #12]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f042 0210 	orr.w	r2, r2, #16
 8002a40:	60da      	str	r2, [r3, #12]
      break;
 8002a42:	e002      	b.n	8002a4a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	73fb      	strb	r3, [r7, #15]
      break;
 8002a48:	bf00      	nop
  }

  if (status == HAL_OK)
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d149      	bne.n	8002ae4 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2201      	movs	r2, #1
 8002a56:	6839      	ldr	r1, [r7, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f001 f827 	bl	8003aac <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a23      	ldr	r2, [pc, #140]	; (8002af0 <HAL_TIM_IC_Start_IT+0x278>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d01d      	beq.n	8002aa4 <HAL_TIM_IC_Start_IT+0x22c>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a70:	d018      	beq.n	8002aa4 <HAL_TIM_IC_Start_IT+0x22c>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a1f      	ldr	r2, [pc, #124]	; (8002af4 <HAL_TIM_IC_Start_IT+0x27c>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d013      	beq.n	8002aa4 <HAL_TIM_IC_Start_IT+0x22c>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a1d      	ldr	r2, [pc, #116]	; (8002af8 <HAL_TIM_IC_Start_IT+0x280>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d00e      	beq.n	8002aa4 <HAL_TIM_IC_Start_IT+0x22c>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a1c      	ldr	r2, [pc, #112]	; (8002afc <HAL_TIM_IC_Start_IT+0x284>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d009      	beq.n	8002aa4 <HAL_TIM_IC_Start_IT+0x22c>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a1a      	ldr	r2, [pc, #104]	; (8002b00 <HAL_TIM_IC_Start_IT+0x288>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d004      	beq.n	8002aa4 <HAL_TIM_IC_Start_IT+0x22c>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a19      	ldr	r2, [pc, #100]	; (8002b04 <HAL_TIM_IC_Start_IT+0x28c>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d115      	bne.n	8002ad0 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	4b17      	ldr	r3, [pc, #92]	; (8002b08 <HAL_TIM_IC_Start_IT+0x290>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2b06      	cmp	r3, #6
 8002ab4:	d015      	beq.n	8002ae2 <HAL_TIM_IC_Start_IT+0x26a>
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002abc:	d011      	beq.n	8002ae2 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f042 0201 	orr.w	r2, r2, #1
 8002acc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ace:	e008      	b.n	8002ae2 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	e000      	b.n	8002ae4 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ae2:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40012c00 	.word	0x40012c00
 8002af4:	40000400 	.word	0x40000400
 8002af8:	40000800 	.word	0x40000800
 8002afc:	40000c00 	.word	0x40000c00
 8002b00:	40013400 	.word	0x40013400
 8002b04:	40014000 	.word	0x40014000
 8002b08:	00010007 	.word	0x00010007

08002b0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d122      	bne.n	8002b68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d11b      	bne.n	8002b68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f06f 0202 	mvn.w	r2, #2
 8002b38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7fd fbe8 	bl	8000324 <HAL_TIM_IC_CaptureCallback>
 8002b54:	e005      	b.n	8002b62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 faf6 	bl	8003148 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 fafd 	bl	800315c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	f003 0304 	and.w	r3, r3, #4
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d122      	bne.n	8002bbc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b04      	cmp	r3, #4
 8002b82:	d11b      	bne.n	8002bbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f06f 0204 	mvn.w	r2, #4
 8002b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2202      	movs	r2, #2
 8002b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7fd fbbe 	bl	8000324 <HAL_TIM_IC_CaptureCallback>
 8002ba8:	e005      	b.n	8002bb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 facc 	bl	8003148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 fad3 	bl	800315c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	f003 0308 	and.w	r3, r3, #8
 8002bc6:	2b08      	cmp	r3, #8
 8002bc8:	d122      	bne.n	8002c10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	f003 0308 	and.w	r3, r3, #8
 8002bd4:	2b08      	cmp	r3, #8
 8002bd6:	d11b      	bne.n	8002c10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f06f 0208 	mvn.w	r2, #8
 8002be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2204      	movs	r2, #4
 8002be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	69db      	ldr	r3, [r3, #28]
 8002bee:	f003 0303 	and.w	r3, r3, #3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f7fd fb94 	bl	8000324 <HAL_TIM_IC_CaptureCallback>
 8002bfc:	e005      	b.n	8002c0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 faa2 	bl	8003148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 faa9 	bl	800315c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	2b10      	cmp	r3, #16
 8002c1c:	d122      	bne.n	8002c64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	f003 0310 	and.w	r3, r3, #16
 8002c28:	2b10      	cmp	r3, #16
 8002c2a:	d11b      	bne.n	8002c64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f06f 0210 	mvn.w	r2, #16
 8002c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2208      	movs	r2, #8
 8002c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	69db      	ldr	r3, [r3, #28]
 8002c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7fd fb6a 	bl	8000324 <HAL_TIM_IC_CaptureCallback>
 8002c50:	e005      	b.n	8002c5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 fa78 	bl	8003148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 fa7f 	bl	800315c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d10e      	bne.n	8002c90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d107      	bne.n	8002c90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f06f 0201 	mvn.w	r2, #1
 8002c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 fa52 	bl	8003134 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c9a:	2b80      	cmp	r3, #128	; 0x80
 8002c9c:	d10e      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca8:	2b80      	cmp	r3, #128	; 0x80
 8002caa:	d107      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 ffb0 	bl	8003c1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cca:	d10e      	bne.n	8002cea <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cd6:	2b80      	cmp	r3, #128	; 0x80
 8002cd8:	d107      	bne.n	8002cea <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002ce2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 ffa3 	bl	8003c30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	691b      	ldr	r3, [r3, #16]
 8002cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cf4:	2b40      	cmp	r3, #64	; 0x40
 8002cf6:	d10e      	bne.n	8002d16 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d02:	2b40      	cmp	r3, #64	; 0x40
 8002d04:	d107      	bne.n	8002d16 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 fa2d 	bl	8003170 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	f003 0320 	and.w	r3, r3, #32
 8002d20:	2b20      	cmp	r3, #32
 8002d22:	d10e      	bne.n	8002d42 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	f003 0320 	and.w	r3, r3, #32
 8002d2e:	2b20      	cmp	r3, #32
 8002d30:	d107      	bne.n	8002d42 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f06f 0220 	mvn.w	r2, #32
 8002d3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 ff63 	bl	8003c08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d42:	bf00      	nop
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b086      	sub	sp, #24
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d56:	2300      	movs	r3, #0
 8002d58:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e088      	b.n	8002e7a <HAL_TIM_IC_ConfigChannel+0x130>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d11b      	bne.n	8002dae <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6818      	ldr	r0, [r3, #0]
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	6819      	ldr	r1, [r3, #0]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	f000 fd6d 	bl	8003864 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	699a      	ldr	r2, [r3, #24]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f022 020c 	bic.w	r2, r2, #12
 8002d98:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6999      	ldr	r1, [r3, #24]
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	619a      	str	r2, [r3, #24]
 8002dac:	e060      	b.n	8002e70 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b04      	cmp	r3, #4
 8002db2:	d11c      	bne.n	8002dee <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	6819      	ldr	r1, [r3, #0]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	f000 fdbc 	bl	8003940 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	699a      	ldr	r2, [r3, #24]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002dd6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6999      	ldr	r1, [r3, #24]
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	021a      	lsls	r2, r3, #8
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	430a      	orrs	r2, r1
 8002dea:	619a      	str	r2, [r3, #24]
 8002dec:	e040      	b.n	8002e70 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b08      	cmp	r3, #8
 8002df2:	d11b      	bne.n	8002e2c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6818      	ldr	r0, [r3, #0]
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	6819      	ldr	r1, [r3, #0]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	f000 fdd9 	bl	80039ba <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	69da      	ldr	r2, [r3, #28]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f022 020c 	bic.w	r2, r2, #12
 8002e16:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	69d9      	ldr	r1, [r3, #28]
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	61da      	str	r2, [r3, #28]
 8002e2a:	e021      	b.n	8002e70 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b0c      	cmp	r3, #12
 8002e30:	d11c      	bne.n	8002e6c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6818      	ldr	r0, [r3, #0]
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	6819      	ldr	r1, [r3, #0]
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	685a      	ldr	r2, [r3, #4]
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f000 fdf6 	bl	8003a32 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	69da      	ldr	r2, [r3, #28]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002e54:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	69d9      	ldr	r1, [r3, #28]
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	021a      	lsls	r2, r3, #8
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	430a      	orrs	r2, r1
 8002e68:	61da      	str	r2, [r3, #28]
 8002e6a:	e001      	b.n	8002e70 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002e78:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3718      	adds	r7, #24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
	...

08002e84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e90:	2300      	movs	r3, #0
 8002e92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e0ff      	b.n	80030a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b14      	cmp	r3, #20
 8002eae:	f200 80f0 	bhi.w	8003092 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002eb2:	a201      	add	r2, pc, #4	; (adr r2, 8002eb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eb8:	08002f0d 	.word	0x08002f0d
 8002ebc:	08003093 	.word	0x08003093
 8002ec0:	08003093 	.word	0x08003093
 8002ec4:	08003093 	.word	0x08003093
 8002ec8:	08002f4d 	.word	0x08002f4d
 8002ecc:	08003093 	.word	0x08003093
 8002ed0:	08003093 	.word	0x08003093
 8002ed4:	08003093 	.word	0x08003093
 8002ed8:	08002f8f 	.word	0x08002f8f
 8002edc:	08003093 	.word	0x08003093
 8002ee0:	08003093 	.word	0x08003093
 8002ee4:	08003093 	.word	0x08003093
 8002ee8:	08002fcf 	.word	0x08002fcf
 8002eec:	08003093 	.word	0x08003093
 8002ef0:	08003093 	.word	0x08003093
 8002ef4:	08003093 	.word	0x08003093
 8002ef8:	08003011 	.word	0x08003011
 8002efc:	08003093 	.word	0x08003093
 8002f00:	08003093 	.word	0x08003093
 8002f04:	08003093 	.word	0x08003093
 8002f08:	08003051 	.word	0x08003051
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68b9      	ldr	r1, [r7, #8]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f000 f9d0 	bl	80032b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	699a      	ldr	r2, [r3, #24]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0208 	orr.w	r2, r2, #8
 8002f26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	699a      	ldr	r2, [r3, #24]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 0204 	bic.w	r2, r2, #4
 8002f36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6999      	ldr	r1, [r3, #24]
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	691a      	ldr	r2, [r3, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	619a      	str	r2, [r3, #24]
      break;
 8002f4a:	e0a5      	b.n	8003098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68b9      	ldr	r1, [r7, #8]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 fa40 	bl	80033d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	699a      	ldr	r2, [r3, #24]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	699a      	ldr	r2, [r3, #24]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6999      	ldr	r1, [r3, #24]
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	021a      	lsls	r2, r3, #8
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	619a      	str	r2, [r3, #24]
      break;
 8002f8c:	e084      	b.n	8003098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68b9      	ldr	r1, [r7, #8]
 8002f94:	4618      	mov	r0, r3
 8002f96:	f000 faa9 	bl	80034ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	69da      	ldr	r2, [r3, #28]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f042 0208 	orr.w	r2, r2, #8
 8002fa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	69da      	ldr	r2, [r3, #28]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0204 	bic.w	r2, r2, #4
 8002fb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	69d9      	ldr	r1, [r3, #28]
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	691a      	ldr	r2, [r3, #16]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	61da      	str	r2, [r3, #28]
      break;
 8002fcc:	e064      	b.n	8003098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68b9      	ldr	r1, [r7, #8]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f000 fb11 	bl	80035fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69da      	ldr	r2, [r3, #28]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	69da      	ldr	r2, [r3, #28]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ff8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	69d9      	ldr	r1, [r3, #28]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	021a      	lsls	r2, r3, #8
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	430a      	orrs	r2, r1
 800300c:	61da      	str	r2, [r3, #28]
      break;
 800300e:	e043      	b.n	8003098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68b9      	ldr	r1, [r7, #8]
 8003016:	4618      	mov	r0, r3
 8003018:	f000 fb5a 	bl	80036d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f042 0208 	orr.w	r2, r2, #8
 800302a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f022 0204 	bic.w	r2, r2, #4
 800303a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	691a      	ldr	r2, [r3, #16]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	430a      	orrs	r2, r1
 800304c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800304e:	e023      	b.n	8003098 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68b9      	ldr	r1, [r7, #8]
 8003056:	4618      	mov	r0, r3
 8003058:	f000 fb9e 	bl	8003798 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800306a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800307a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	021a      	lsls	r2, r3, #8
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	430a      	orrs	r2, r1
 800308e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003090:	e002      	b.n	8003098 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	75fb      	strb	r3, [r7, #23]
      break;
 8003096:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3718      	adds	r7, #24
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop

080030ac <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80030b6:	2300      	movs	r3, #0
 80030b8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b0c      	cmp	r3, #12
 80030be:	d831      	bhi.n	8003124 <HAL_TIM_ReadCapturedValue+0x78>
 80030c0:	a201      	add	r2, pc, #4	; (adr r2, 80030c8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80030c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c6:	bf00      	nop
 80030c8:	080030fd 	.word	0x080030fd
 80030cc:	08003125 	.word	0x08003125
 80030d0:	08003125 	.word	0x08003125
 80030d4:	08003125 	.word	0x08003125
 80030d8:	08003107 	.word	0x08003107
 80030dc:	08003125 	.word	0x08003125
 80030e0:	08003125 	.word	0x08003125
 80030e4:	08003125 	.word	0x08003125
 80030e8:	08003111 	.word	0x08003111
 80030ec:	08003125 	.word	0x08003125
 80030f0:	08003125 	.word	0x08003125
 80030f4:	08003125 	.word	0x08003125
 80030f8:	0800311b 	.word	0x0800311b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003102:	60fb      	str	r3, [r7, #12]

      break;
 8003104:	e00f      	b.n	8003126 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800310c:	60fb      	str	r3, [r7, #12]

      break;
 800310e:	e00a      	b.n	8003126 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003116:	60fb      	str	r3, [r7, #12]

      break;
 8003118:	e005      	b.n	8003126 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	60fb      	str	r3, [r7, #12]

      break;
 8003122:	e000      	b.n	8003126 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003124:	bf00      	nop
  }

  return tmpreg;
 8003126:	68fb      	ldr	r3, [r7, #12]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a40      	ldr	r2, [pc, #256]	; (8003298 <TIM_Base_SetConfig+0x114>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d013      	beq.n	80031c4 <TIM_Base_SetConfig+0x40>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031a2:	d00f      	beq.n	80031c4 <TIM_Base_SetConfig+0x40>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a3d      	ldr	r2, [pc, #244]	; (800329c <TIM_Base_SetConfig+0x118>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d00b      	beq.n	80031c4 <TIM_Base_SetConfig+0x40>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a3c      	ldr	r2, [pc, #240]	; (80032a0 <TIM_Base_SetConfig+0x11c>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d007      	beq.n	80031c4 <TIM_Base_SetConfig+0x40>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a3b      	ldr	r2, [pc, #236]	; (80032a4 <TIM_Base_SetConfig+0x120>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d003      	beq.n	80031c4 <TIM_Base_SetConfig+0x40>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a3a      	ldr	r2, [pc, #232]	; (80032a8 <TIM_Base_SetConfig+0x124>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d108      	bne.n	80031d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a2f      	ldr	r2, [pc, #188]	; (8003298 <TIM_Base_SetConfig+0x114>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d01f      	beq.n	800321e <TIM_Base_SetConfig+0x9a>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031e4:	d01b      	beq.n	800321e <TIM_Base_SetConfig+0x9a>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a2c      	ldr	r2, [pc, #176]	; (800329c <TIM_Base_SetConfig+0x118>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d017      	beq.n	800321e <TIM_Base_SetConfig+0x9a>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a2b      	ldr	r2, [pc, #172]	; (80032a0 <TIM_Base_SetConfig+0x11c>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d013      	beq.n	800321e <TIM_Base_SetConfig+0x9a>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a2a      	ldr	r2, [pc, #168]	; (80032a4 <TIM_Base_SetConfig+0x120>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d00f      	beq.n	800321e <TIM_Base_SetConfig+0x9a>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a29      	ldr	r2, [pc, #164]	; (80032a8 <TIM_Base_SetConfig+0x124>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d00b      	beq.n	800321e <TIM_Base_SetConfig+0x9a>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a28      	ldr	r2, [pc, #160]	; (80032ac <TIM_Base_SetConfig+0x128>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d007      	beq.n	800321e <TIM_Base_SetConfig+0x9a>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a27      	ldr	r2, [pc, #156]	; (80032b0 <TIM_Base_SetConfig+0x12c>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d003      	beq.n	800321e <TIM_Base_SetConfig+0x9a>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a26      	ldr	r2, [pc, #152]	; (80032b4 <TIM_Base_SetConfig+0x130>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d108      	bne.n	8003230 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003224:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	4313      	orrs	r3, r2
 800322e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	4313      	orrs	r3, r2
 800323c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a10      	ldr	r2, [pc, #64]	; (8003298 <TIM_Base_SetConfig+0x114>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d00f      	beq.n	800327c <TIM_Base_SetConfig+0xf8>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a12      	ldr	r2, [pc, #72]	; (80032a8 <TIM_Base_SetConfig+0x124>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d00b      	beq.n	800327c <TIM_Base_SetConfig+0xf8>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a11      	ldr	r2, [pc, #68]	; (80032ac <TIM_Base_SetConfig+0x128>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d007      	beq.n	800327c <TIM_Base_SetConfig+0xf8>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a10      	ldr	r2, [pc, #64]	; (80032b0 <TIM_Base_SetConfig+0x12c>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d003      	beq.n	800327c <TIM_Base_SetConfig+0xf8>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4a0f      	ldr	r2, [pc, #60]	; (80032b4 <TIM_Base_SetConfig+0x130>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d103      	bne.n	8003284 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	691a      	ldr	r2, [r3, #16]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	615a      	str	r2, [r3, #20]
}
 800328a:	bf00      	nop
 800328c:	3714      	adds	r7, #20
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	40012c00 	.word	0x40012c00
 800329c:	40000400 	.word	0x40000400
 80032a0:	40000800 	.word	0x40000800
 80032a4:	40000c00 	.word	0x40000c00
 80032a8:	40013400 	.word	0x40013400
 80032ac:	40014000 	.word	0x40014000
 80032b0:	40014400 	.word	0x40014400
 80032b4:	40014800 	.word	0x40014800

080032b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b087      	sub	sp, #28
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	f023 0201 	bic.w	r2, r3, #1
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f023 0303 	bic.w	r3, r3, #3
 80032f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	f023 0302 	bic.w	r3, r3, #2
 8003304:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	4313      	orrs	r3, r2
 800330e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a2c      	ldr	r2, [pc, #176]	; (80033c4 <TIM_OC1_SetConfig+0x10c>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d00f      	beq.n	8003338 <TIM_OC1_SetConfig+0x80>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a2b      	ldr	r2, [pc, #172]	; (80033c8 <TIM_OC1_SetConfig+0x110>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d00b      	beq.n	8003338 <TIM_OC1_SetConfig+0x80>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a2a      	ldr	r2, [pc, #168]	; (80033cc <TIM_OC1_SetConfig+0x114>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d007      	beq.n	8003338 <TIM_OC1_SetConfig+0x80>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a29      	ldr	r2, [pc, #164]	; (80033d0 <TIM_OC1_SetConfig+0x118>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d003      	beq.n	8003338 <TIM_OC1_SetConfig+0x80>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a28      	ldr	r2, [pc, #160]	; (80033d4 <TIM_OC1_SetConfig+0x11c>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d10c      	bne.n	8003352 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	f023 0308 	bic.w	r3, r3, #8
 800333e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	4313      	orrs	r3, r2
 8003348:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	f023 0304 	bic.w	r3, r3, #4
 8003350:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a1b      	ldr	r2, [pc, #108]	; (80033c4 <TIM_OC1_SetConfig+0x10c>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d00f      	beq.n	800337a <TIM_OC1_SetConfig+0xc2>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a1a      	ldr	r2, [pc, #104]	; (80033c8 <TIM_OC1_SetConfig+0x110>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d00b      	beq.n	800337a <TIM_OC1_SetConfig+0xc2>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a19      	ldr	r2, [pc, #100]	; (80033cc <TIM_OC1_SetConfig+0x114>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d007      	beq.n	800337a <TIM_OC1_SetConfig+0xc2>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a18      	ldr	r2, [pc, #96]	; (80033d0 <TIM_OC1_SetConfig+0x118>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d003      	beq.n	800337a <TIM_OC1_SetConfig+0xc2>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a17      	ldr	r2, [pc, #92]	; (80033d4 <TIM_OC1_SetConfig+0x11c>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d111      	bne.n	800339e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003380:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003388:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	4313      	orrs	r3, r2
 800339c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	621a      	str	r2, [r3, #32]
}
 80033b8:	bf00      	nop
 80033ba:	371c      	adds	r7, #28
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	40012c00 	.word	0x40012c00
 80033c8:	40013400 	.word	0x40013400
 80033cc:	40014000 	.word	0x40014000
 80033d0:	40014400 	.word	0x40014400
 80033d4:	40014800 	.word	0x40014800

080033d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033d8:	b480      	push	{r7}
 80033da:	b087      	sub	sp, #28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	f023 0210 	bic.w	r2, r3, #16
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003406:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800340a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003412:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	021b      	lsls	r3, r3, #8
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	4313      	orrs	r3, r2
 800341e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	f023 0320 	bic.w	r3, r3, #32
 8003426:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	697a      	ldr	r2, [r7, #20]
 8003430:	4313      	orrs	r3, r2
 8003432:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a28      	ldr	r2, [pc, #160]	; (80034d8 <TIM_OC2_SetConfig+0x100>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d003      	beq.n	8003444 <TIM_OC2_SetConfig+0x6c>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a27      	ldr	r2, [pc, #156]	; (80034dc <TIM_OC2_SetConfig+0x104>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d10d      	bne.n	8003460 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800344a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	011b      	lsls	r3, r3, #4
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	4313      	orrs	r3, r2
 8003456:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800345e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a1d      	ldr	r2, [pc, #116]	; (80034d8 <TIM_OC2_SetConfig+0x100>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d00f      	beq.n	8003488 <TIM_OC2_SetConfig+0xb0>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a1c      	ldr	r2, [pc, #112]	; (80034dc <TIM_OC2_SetConfig+0x104>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d00b      	beq.n	8003488 <TIM_OC2_SetConfig+0xb0>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4a1b      	ldr	r2, [pc, #108]	; (80034e0 <TIM_OC2_SetConfig+0x108>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d007      	beq.n	8003488 <TIM_OC2_SetConfig+0xb0>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a1a      	ldr	r2, [pc, #104]	; (80034e4 <TIM_OC2_SetConfig+0x10c>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d003      	beq.n	8003488 <TIM_OC2_SetConfig+0xb0>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a19      	ldr	r2, [pc, #100]	; (80034e8 <TIM_OC2_SetConfig+0x110>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d113      	bne.n	80034b0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800348e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003496:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68fa      	ldr	r2, [r7, #12]
 80034ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	621a      	str	r2, [r3, #32]
}
 80034ca:	bf00      	nop
 80034cc:	371c      	adds	r7, #28
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	40012c00 	.word	0x40012c00
 80034dc:	40013400 	.word	0x40013400
 80034e0:	40014000 	.word	0x40014000
 80034e4:	40014400 	.word	0x40014400
 80034e8:	40014800 	.word	0x40014800

080034ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b087      	sub	sp, #28
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69db      	ldr	r3, [r3, #28]
 8003512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800351a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800351e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f023 0303 	bic.w	r3, r3, #3
 8003526:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	4313      	orrs	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003538:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	021b      	lsls	r3, r3, #8
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	4313      	orrs	r3, r2
 8003544:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a27      	ldr	r2, [pc, #156]	; (80035e8 <TIM_OC3_SetConfig+0xfc>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d003      	beq.n	8003556 <TIM_OC3_SetConfig+0x6a>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a26      	ldr	r2, [pc, #152]	; (80035ec <TIM_OC3_SetConfig+0x100>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d10d      	bne.n	8003572 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800355c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	021b      	lsls	r3, r3, #8
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	4313      	orrs	r3, r2
 8003568:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a1c      	ldr	r2, [pc, #112]	; (80035e8 <TIM_OC3_SetConfig+0xfc>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d00f      	beq.n	800359a <TIM_OC3_SetConfig+0xae>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a1b      	ldr	r2, [pc, #108]	; (80035ec <TIM_OC3_SetConfig+0x100>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d00b      	beq.n	800359a <TIM_OC3_SetConfig+0xae>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a1a      	ldr	r2, [pc, #104]	; (80035f0 <TIM_OC3_SetConfig+0x104>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d007      	beq.n	800359a <TIM_OC3_SetConfig+0xae>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a19      	ldr	r2, [pc, #100]	; (80035f4 <TIM_OC3_SetConfig+0x108>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d003      	beq.n	800359a <TIM_OC3_SetConfig+0xae>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a18      	ldr	r2, [pc, #96]	; (80035f8 <TIM_OC3_SetConfig+0x10c>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d113      	bne.n	80035c2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	011b      	lsls	r3, r3, #4
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	4313      	orrs	r3, r2
 80035c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	697a      	ldr	r2, [r7, #20]
 80035da:	621a      	str	r2, [r3, #32]
}
 80035dc:	bf00      	nop
 80035de:	371c      	adds	r7, #28
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr
 80035e8:	40012c00 	.word	0x40012c00
 80035ec:	40013400 	.word	0x40013400
 80035f0:	40014000 	.word	0x40014000
 80035f4:	40014400 	.word	0x40014400
 80035f8:	40014800 	.word	0x40014800

080035fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800362a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800362e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003636:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	021b      	lsls	r3, r3, #8
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	4313      	orrs	r3, r2
 8003642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800364a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	031b      	lsls	r3, r3, #12
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	4313      	orrs	r3, r2
 8003656:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a18      	ldr	r2, [pc, #96]	; (80036bc <TIM_OC4_SetConfig+0xc0>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d00f      	beq.n	8003680 <TIM_OC4_SetConfig+0x84>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a17      	ldr	r2, [pc, #92]	; (80036c0 <TIM_OC4_SetConfig+0xc4>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d00b      	beq.n	8003680 <TIM_OC4_SetConfig+0x84>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a16      	ldr	r2, [pc, #88]	; (80036c4 <TIM_OC4_SetConfig+0xc8>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d007      	beq.n	8003680 <TIM_OC4_SetConfig+0x84>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a15      	ldr	r2, [pc, #84]	; (80036c8 <TIM_OC4_SetConfig+0xcc>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d003      	beq.n	8003680 <TIM_OC4_SetConfig+0x84>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a14      	ldr	r2, [pc, #80]	; (80036cc <TIM_OC4_SetConfig+0xd0>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d109      	bne.n	8003694 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003686:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	019b      	lsls	r3, r3, #6
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	4313      	orrs	r3, r2
 8003692:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	621a      	str	r2, [r3, #32]
}
 80036ae:	bf00      	nop
 80036b0:	371c      	adds	r7, #28
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	40012c00 	.word	0x40012c00
 80036c0:	40013400 	.word	0x40013400
 80036c4:	40014000 	.word	0x40014000
 80036c8:	40014400 	.word	0x40014400
 80036cc:	40014800 	.word	0x40014800

080036d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b087      	sub	sp, #28
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68fa      	ldr	r2, [r7, #12]
 800370a:	4313      	orrs	r3, r2
 800370c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003714:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	041b      	lsls	r3, r3, #16
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	4313      	orrs	r3, r2
 8003720:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a17      	ldr	r2, [pc, #92]	; (8003784 <TIM_OC5_SetConfig+0xb4>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d00f      	beq.n	800374a <TIM_OC5_SetConfig+0x7a>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a16      	ldr	r2, [pc, #88]	; (8003788 <TIM_OC5_SetConfig+0xb8>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d00b      	beq.n	800374a <TIM_OC5_SetConfig+0x7a>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a15      	ldr	r2, [pc, #84]	; (800378c <TIM_OC5_SetConfig+0xbc>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d007      	beq.n	800374a <TIM_OC5_SetConfig+0x7a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a14      	ldr	r2, [pc, #80]	; (8003790 <TIM_OC5_SetConfig+0xc0>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d003      	beq.n	800374a <TIM_OC5_SetConfig+0x7a>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a13      	ldr	r2, [pc, #76]	; (8003794 <TIM_OC5_SetConfig+0xc4>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d109      	bne.n	800375e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003750:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	021b      	lsls	r3, r3, #8
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	4313      	orrs	r3, r2
 800375c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	621a      	str	r2, [r3, #32]
}
 8003778:	bf00      	nop
 800377a:	371c      	adds	r7, #28
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	40012c00 	.word	0x40012c00
 8003788:	40013400 	.word	0x40013400
 800378c:	40014000 	.word	0x40014000
 8003790:	40014400 	.word	0x40014400
 8003794:	40014800 	.word	0x40014800

08003798 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003798:	b480      	push	{r7}
 800379a:	b087      	sub	sp, #28
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	021b      	lsls	r3, r3, #8
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80037de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	051b      	lsls	r3, r3, #20
 80037e6:	693a      	ldr	r2, [r7, #16]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4a18      	ldr	r2, [pc, #96]	; (8003850 <TIM_OC6_SetConfig+0xb8>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d00f      	beq.n	8003814 <TIM_OC6_SetConfig+0x7c>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a17      	ldr	r2, [pc, #92]	; (8003854 <TIM_OC6_SetConfig+0xbc>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d00b      	beq.n	8003814 <TIM_OC6_SetConfig+0x7c>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a16      	ldr	r2, [pc, #88]	; (8003858 <TIM_OC6_SetConfig+0xc0>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d007      	beq.n	8003814 <TIM_OC6_SetConfig+0x7c>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a15      	ldr	r2, [pc, #84]	; (800385c <TIM_OC6_SetConfig+0xc4>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d003      	beq.n	8003814 <TIM_OC6_SetConfig+0x7c>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a14      	ldr	r2, [pc, #80]	; (8003860 <TIM_OC6_SetConfig+0xc8>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d109      	bne.n	8003828 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800381a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	695b      	ldr	r3, [r3, #20]
 8003820:	029b      	lsls	r3, r3, #10
 8003822:	697a      	ldr	r2, [r7, #20]
 8003824:	4313      	orrs	r3, r2
 8003826:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	621a      	str	r2, [r3, #32]
}
 8003842:	bf00      	nop
 8003844:	371c      	adds	r7, #28
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	40012c00 	.word	0x40012c00
 8003854:	40013400 	.word	0x40013400
 8003858:	40014000 	.word	0x40014000
 800385c:	40014400 	.word	0x40014400
 8003860:	40014800 	.word	0x40014800

08003864 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003864:	b480      	push	{r7}
 8003866:	b087      	sub	sp, #28
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
 8003870:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	f023 0201 	bic.w	r2, r3, #1
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	4a26      	ldr	r2, [pc, #152]	; (8003928 <TIM_TI1_SetConfig+0xc4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d017      	beq.n	80038c2 <TIM_TI1_SetConfig+0x5e>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003898:	d013      	beq.n	80038c2 <TIM_TI1_SetConfig+0x5e>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4a23      	ldr	r2, [pc, #140]	; (800392c <TIM_TI1_SetConfig+0xc8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00f      	beq.n	80038c2 <TIM_TI1_SetConfig+0x5e>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	4a22      	ldr	r2, [pc, #136]	; (8003930 <TIM_TI1_SetConfig+0xcc>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00b      	beq.n	80038c2 <TIM_TI1_SetConfig+0x5e>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	4a21      	ldr	r2, [pc, #132]	; (8003934 <TIM_TI1_SetConfig+0xd0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <TIM_TI1_SetConfig+0x5e>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	4a20      	ldr	r2, [pc, #128]	; (8003938 <TIM_TI1_SetConfig+0xd4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d003      	beq.n	80038c2 <TIM_TI1_SetConfig+0x5e>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	4a1f      	ldr	r2, [pc, #124]	; (800393c <TIM_TI1_SetConfig+0xd8>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d101      	bne.n	80038c6 <TIM_TI1_SetConfig+0x62>
 80038c2:	2301      	movs	r3, #1
 80038c4:	e000      	b.n	80038c8 <TIM_TI1_SetConfig+0x64>
 80038c6:	2300      	movs	r3, #0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d008      	beq.n	80038de <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	f023 0303 	bic.w	r3, r3, #3
 80038d2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4313      	orrs	r3, r2
 80038da:	617b      	str	r3, [r7, #20]
 80038dc:	e003      	b.n	80038e6 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f043 0301 	orr.w	r3, r3, #1
 80038e4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	011b      	lsls	r3, r3, #4
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	697a      	ldr	r2, [r7, #20]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	f023 030a 	bic.w	r3, r3, #10
 8003900:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	f003 030a 	and.w	r3, r3, #10
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	4313      	orrs	r3, r2
 800390c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	621a      	str	r2, [r3, #32]
}
 800391a:	bf00      	nop
 800391c:	371c      	adds	r7, #28
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	40012c00 	.word	0x40012c00
 800392c:	40000400 	.word	0x40000400
 8003930:	40000800 	.word	0x40000800
 8003934:	40000c00 	.word	0x40000c00
 8003938:	40013400 	.word	0x40013400
 800393c:	40014000 	.word	0x40014000

08003940 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003940:	b480      	push	{r7}
 8003942:	b087      	sub	sp, #28
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	607a      	str	r2, [r7, #4]
 800394c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	f023 0210 	bic.w	r2, r3, #16
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800396c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	021b      	lsls	r3, r3, #8
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	4313      	orrs	r3, r2
 8003976:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800397e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	031b      	lsls	r3, r3, #12
 8003984:	b29b      	uxth	r3, r3
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	4313      	orrs	r3, r2
 800398a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003992:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	011b      	lsls	r3, r3, #4
 8003998:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	4313      	orrs	r3, r2
 80039a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	621a      	str	r2, [r3, #32]
}
 80039ae:	bf00      	nop
 80039b0:	371c      	adds	r7, #28
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr

080039ba <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b087      	sub	sp, #28
 80039be:	af00      	add	r7, sp, #0
 80039c0:	60f8      	str	r0, [r7, #12]
 80039c2:	60b9      	str	r1, [r7, #8]
 80039c4:	607a      	str	r2, [r7, #4]
 80039c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	69db      	ldr	r3, [r3, #28]
 80039d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	f023 0303 	bic.w	r3, r3, #3
 80039e6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039f6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	011b      	lsls	r3, r3, #4
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003a0a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	021b      	lsls	r3, r3, #8
 8003a10:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	621a      	str	r2, [r3, #32]
}
 8003a26:	bf00      	nop
 8003a28:	371c      	adds	r7, #28
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr

08003a32 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a32:	b480      	push	{r7}
 8003a34:	b087      	sub	sp, #28
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	60f8      	str	r0, [r7, #12]
 8003a3a:	60b9      	str	r1, [r7, #8]
 8003a3c:	607a      	str	r2, [r7, #4]
 8003a3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a5e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	021b      	lsls	r3, r3, #8
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a70:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	031b      	lsls	r3, r3, #12
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003a84:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	031b      	lsls	r3, r3, #12
 8003a8a:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	697a      	ldr	r2, [r7, #20]
 8003a98:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	621a      	str	r2, [r3, #32]
}
 8003aa0:	bf00      	nop
 8003aa2:	371c      	adds	r7, #28
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b087      	sub	sp, #28
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	f003 031f 	and.w	r3, r3, #31
 8003abe:	2201      	movs	r2, #1
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6a1a      	ldr	r2, [r3, #32]
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	43db      	mvns	r3, r3
 8003ace:	401a      	ands	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6a1a      	ldr	r2, [r3, #32]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	f003 031f 	and.w	r3, r3, #31
 8003ade:	6879      	ldr	r1, [r7, #4]
 8003ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	621a      	str	r2, [r3, #32]
}
 8003aea:	bf00      	nop
 8003aec:	371c      	adds	r7, #28
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
	...

08003af8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b085      	sub	sp, #20
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d101      	bne.n	8003b10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	e068      	b.n	8003be2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a2e      	ldr	r2, [pc, #184]	; (8003bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d004      	beq.n	8003b44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a2d      	ldr	r2, [pc, #180]	; (8003bf4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d108      	bne.n	8003b56 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003b4a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	68fa      	ldr	r2, [r7, #12]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b5c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a1e      	ldr	r2, [pc, #120]	; (8003bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d01d      	beq.n	8003bb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b82:	d018      	beq.n	8003bb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a1b      	ldr	r2, [pc, #108]	; (8003bf8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d013      	beq.n	8003bb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a1a      	ldr	r2, [pc, #104]	; (8003bfc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d00e      	beq.n	8003bb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a18      	ldr	r2, [pc, #96]	; (8003c00 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d009      	beq.n	8003bb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a13      	ldr	r2, [pc, #76]	; (8003bf4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d004      	beq.n	8003bb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a14      	ldr	r2, [pc, #80]	; (8003c04 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3714      	adds	r7, #20
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	40012c00 	.word	0x40012c00
 8003bf4:	40013400 	.word	0x40013400
 8003bf8:	40000400 	.word	0x40000400
 8003bfc:	40000800 	.word	0x40000800
 8003c00:	40000c00 	.word	0x40000c00
 8003c04:	40014000 	.word	0x40014000

08003c08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <__errno>:
 8003c44:	4b01      	ldr	r3, [pc, #4]	; (8003c4c <__errno+0x8>)
 8003c46:	6818      	ldr	r0, [r3, #0]
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	20000028 	.word	0x20000028

08003c50 <__libc_init_array>:
 8003c50:	b570      	push	{r4, r5, r6, lr}
 8003c52:	4d0d      	ldr	r5, [pc, #52]	; (8003c88 <__libc_init_array+0x38>)
 8003c54:	4c0d      	ldr	r4, [pc, #52]	; (8003c8c <__libc_init_array+0x3c>)
 8003c56:	1b64      	subs	r4, r4, r5
 8003c58:	10a4      	asrs	r4, r4, #2
 8003c5a:	2600      	movs	r6, #0
 8003c5c:	42a6      	cmp	r6, r4
 8003c5e:	d109      	bne.n	8003c74 <__libc_init_array+0x24>
 8003c60:	4d0b      	ldr	r5, [pc, #44]	; (8003c90 <__libc_init_array+0x40>)
 8003c62:	4c0c      	ldr	r4, [pc, #48]	; (8003c94 <__libc_init_array+0x44>)
 8003c64:	f000 ffae 	bl	8004bc4 <_init>
 8003c68:	1b64      	subs	r4, r4, r5
 8003c6a:	10a4      	asrs	r4, r4, #2
 8003c6c:	2600      	movs	r6, #0
 8003c6e:	42a6      	cmp	r6, r4
 8003c70:	d105      	bne.n	8003c7e <__libc_init_array+0x2e>
 8003c72:	bd70      	pop	{r4, r5, r6, pc}
 8003c74:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c78:	4798      	blx	r3
 8003c7a:	3601      	adds	r6, #1
 8003c7c:	e7ee      	b.n	8003c5c <__libc_init_array+0xc>
 8003c7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c82:	4798      	blx	r3
 8003c84:	3601      	adds	r6, #1
 8003c86:	e7f2      	b.n	8003c6e <__libc_init_array+0x1e>
 8003c88:	08004cc4 	.word	0x08004cc4
 8003c8c:	08004cc4 	.word	0x08004cc4
 8003c90:	08004cc4 	.word	0x08004cc4
 8003c94:	08004cc8 	.word	0x08004cc8

08003c98 <memset>:
 8003c98:	4402      	add	r2, r0
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d100      	bne.n	8003ca2 <memset+0xa>
 8003ca0:	4770      	bx	lr
 8003ca2:	f803 1b01 	strb.w	r1, [r3], #1
 8003ca6:	e7f9      	b.n	8003c9c <memset+0x4>

08003ca8 <__sfputc_r>:
 8003ca8:	6893      	ldr	r3, [r2, #8]
 8003caa:	3b01      	subs	r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	b410      	push	{r4}
 8003cb0:	6093      	str	r3, [r2, #8]
 8003cb2:	da08      	bge.n	8003cc6 <__sfputc_r+0x1e>
 8003cb4:	6994      	ldr	r4, [r2, #24]
 8003cb6:	42a3      	cmp	r3, r4
 8003cb8:	db01      	blt.n	8003cbe <__sfputc_r+0x16>
 8003cba:	290a      	cmp	r1, #10
 8003cbc:	d103      	bne.n	8003cc6 <__sfputc_r+0x1e>
 8003cbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cc2:	f000 baf7 	b.w	80042b4 <__swbuf_r>
 8003cc6:	6813      	ldr	r3, [r2, #0]
 8003cc8:	1c58      	adds	r0, r3, #1
 8003cca:	6010      	str	r0, [r2, #0]
 8003ccc:	7019      	strb	r1, [r3, #0]
 8003cce:	4608      	mov	r0, r1
 8003cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <__sfputs_r>:
 8003cd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cd8:	4606      	mov	r6, r0
 8003cda:	460f      	mov	r7, r1
 8003cdc:	4614      	mov	r4, r2
 8003cde:	18d5      	adds	r5, r2, r3
 8003ce0:	42ac      	cmp	r4, r5
 8003ce2:	d101      	bne.n	8003ce8 <__sfputs_r+0x12>
 8003ce4:	2000      	movs	r0, #0
 8003ce6:	e007      	b.n	8003cf8 <__sfputs_r+0x22>
 8003ce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cec:	463a      	mov	r2, r7
 8003cee:	4630      	mov	r0, r6
 8003cf0:	f7ff ffda 	bl	8003ca8 <__sfputc_r>
 8003cf4:	1c43      	adds	r3, r0, #1
 8003cf6:	d1f3      	bne.n	8003ce0 <__sfputs_r+0xa>
 8003cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003cfc <_vfiprintf_r>:
 8003cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d00:	460d      	mov	r5, r1
 8003d02:	b09d      	sub	sp, #116	; 0x74
 8003d04:	4614      	mov	r4, r2
 8003d06:	4698      	mov	r8, r3
 8003d08:	4606      	mov	r6, r0
 8003d0a:	b118      	cbz	r0, 8003d14 <_vfiprintf_r+0x18>
 8003d0c:	6983      	ldr	r3, [r0, #24]
 8003d0e:	b90b      	cbnz	r3, 8003d14 <_vfiprintf_r+0x18>
 8003d10:	f000 fcaa 	bl	8004668 <__sinit>
 8003d14:	4b89      	ldr	r3, [pc, #548]	; (8003f3c <_vfiprintf_r+0x240>)
 8003d16:	429d      	cmp	r5, r3
 8003d18:	d11b      	bne.n	8003d52 <_vfiprintf_r+0x56>
 8003d1a:	6875      	ldr	r5, [r6, #4]
 8003d1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003d1e:	07d9      	lsls	r1, r3, #31
 8003d20:	d405      	bmi.n	8003d2e <_vfiprintf_r+0x32>
 8003d22:	89ab      	ldrh	r3, [r5, #12]
 8003d24:	059a      	lsls	r2, r3, #22
 8003d26:	d402      	bmi.n	8003d2e <_vfiprintf_r+0x32>
 8003d28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d2a:	f000 fd3b 	bl	80047a4 <__retarget_lock_acquire_recursive>
 8003d2e:	89ab      	ldrh	r3, [r5, #12]
 8003d30:	071b      	lsls	r3, r3, #28
 8003d32:	d501      	bpl.n	8003d38 <_vfiprintf_r+0x3c>
 8003d34:	692b      	ldr	r3, [r5, #16]
 8003d36:	b9eb      	cbnz	r3, 8003d74 <_vfiprintf_r+0x78>
 8003d38:	4629      	mov	r1, r5
 8003d3a:	4630      	mov	r0, r6
 8003d3c:	f000 fb0c 	bl	8004358 <__swsetup_r>
 8003d40:	b1c0      	cbz	r0, 8003d74 <_vfiprintf_r+0x78>
 8003d42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003d44:	07dc      	lsls	r4, r3, #31
 8003d46:	d50e      	bpl.n	8003d66 <_vfiprintf_r+0x6a>
 8003d48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d4c:	b01d      	add	sp, #116	; 0x74
 8003d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d52:	4b7b      	ldr	r3, [pc, #492]	; (8003f40 <_vfiprintf_r+0x244>)
 8003d54:	429d      	cmp	r5, r3
 8003d56:	d101      	bne.n	8003d5c <_vfiprintf_r+0x60>
 8003d58:	68b5      	ldr	r5, [r6, #8]
 8003d5a:	e7df      	b.n	8003d1c <_vfiprintf_r+0x20>
 8003d5c:	4b79      	ldr	r3, [pc, #484]	; (8003f44 <_vfiprintf_r+0x248>)
 8003d5e:	429d      	cmp	r5, r3
 8003d60:	bf08      	it	eq
 8003d62:	68f5      	ldreq	r5, [r6, #12]
 8003d64:	e7da      	b.n	8003d1c <_vfiprintf_r+0x20>
 8003d66:	89ab      	ldrh	r3, [r5, #12]
 8003d68:	0598      	lsls	r0, r3, #22
 8003d6a:	d4ed      	bmi.n	8003d48 <_vfiprintf_r+0x4c>
 8003d6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d6e:	f000 fd1a 	bl	80047a6 <__retarget_lock_release_recursive>
 8003d72:	e7e9      	b.n	8003d48 <_vfiprintf_r+0x4c>
 8003d74:	2300      	movs	r3, #0
 8003d76:	9309      	str	r3, [sp, #36]	; 0x24
 8003d78:	2320      	movs	r3, #32
 8003d7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d82:	2330      	movs	r3, #48	; 0x30
 8003d84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003f48 <_vfiprintf_r+0x24c>
 8003d88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d8c:	f04f 0901 	mov.w	r9, #1
 8003d90:	4623      	mov	r3, r4
 8003d92:	469a      	mov	sl, r3
 8003d94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d98:	b10a      	cbz	r2, 8003d9e <_vfiprintf_r+0xa2>
 8003d9a:	2a25      	cmp	r2, #37	; 0x25
 8003d9c:	d1f9      	bne.n	8003d92 <_vfiprintf_r+0x96>
 8003d9e:	ebba 0b04 	subs.w	fp, sl, r4
 8003da2:	d00b      	beq.n	8003dbc <_vfiprintf_r+0xc0>
 8003da4:	465b      	mov	r3, fp
 8003da6:	4622      	mov	r2, r4
 8003da8:	4629      	mov	r1, r5
 8003daa:	4630      	mov	r0, r6
 8003dac:	f7ff ff93 	bl	8003cd6 <__sfputs_r>
 8003db0:	3001      	adds	r0, #1
 8003db2:	f000 80aa 	beq.w	8003f0a <_vfiprintf_r+0x20e>
 8003db6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003db8:	445a      	add	r2, fp
 8003dba:	9209      	str	r2, [sp, #36]	; 0x24
 8003dbc:	f89a 3000 	ldrb.w	r3, [sl]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 80a2 	beq.w	8003f0a <_vfiprintf_r+0x20e>
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003dcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003dd0:	f10a 0a01 	add.w	sl, sl, #1
 8003dd4:	9304      	str	r3, [sp, #16]
 8003dd6:	9307      	str	r3, [sp, #28]
 8003dd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ddc:	931a      	str	r3, [sp, #104]	; 0x68
 8003dde:	4654      	mov	r4, sl
 8003de0:	2205      	movs	r2, #5
 8003de2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003de6:	4858      	ldr	r0, [pc, #352]	; (8003f48 <_vfiprintf_r+0x24c>)
 8003de8:	f7fc f9f2 	bl	80001d0 <memchr>
 8003dec:	9a04      	ldr	r2, [sp, #16]
 8003dee:	b9d8      	cbnz	r0, 8003e28 <_vfiprintf_r+0x12c>
 8003df0:	06d1      	lsls	r1, r2, #27
 8003df2:	bf44      	itt	mi
 8003df4:	2320      	movmi	r3, #32
 8003df6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003dfa:	0713      	lsls	r3, r2, #28
 8003dfc:	bf44      	itt	mi
 8003dfe:	232b      	movmi	r3, #43	; 0x2b
 8003e00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e04:	f89a 3000 	ldrb.w	r3, [sl]
 8003e08:	2b2a      	cmp	r3, #42	; 0x2a
 8003e0a:	d015      	beq.n	8003e38 <_vfiprintf_r+0x13c>
 8003e0c:	9a07      	ldr	r2, [sp, #28]
 8003e0e:	4654      	mov	r4, sl
 8003e10:	2000      	movs	r0, #0
 8003e12:	f04f 0c0a 	mov.w	ip, #10
 8003e16:	4621      	mov	r1, r4
 8003e18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e1c:	3b30      	subs	r3, #48	; 0x30
 8003e1e:	2b09      	cmp	r3, #9
 8003e20:	d94e      	bls.n	8003ec0 <_vfiprintf_r+0x1c4>
 8003e22:	b1b0      	cbz	r0, 8003e52 <_vfiprintf_r+0x156>
 8003e24:	9207      	str	r2, [sp, #28]
 8003e26:	e014      	b.n	8003e52 <_vfiprintf_r+0x156>
 8003e28:	eba0 0308 	sub.w	r3, r0, r8
 8003e2c:	fa09 f303 	lsl.w	r3, r9, r3
 8003e30:	4313      	orrs	r3, r2
 8003e32:	9304      	str	r3, [sp, #16]
 8003e34:	46a2      	mov	sl, r4
 8003e36:	e7d2      	b.n	8003dde <_vfiprintf_r+0xe2>
 8003e38:	9b03      	ldr	r3, [sp, #12]
 8003e3a:	1d19      	adds	r1, r3, #4
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	9103      	str	r1, [sp, #12]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	bfbb      	ittet	lt
 8003e44:	425b      	neglt	r3, r3
 8003e46:	f042 0202 	orrlt.w	r2, r2, #2
 8003e4a:	9307      	strge	r3, [sp, #28]
 8003e4c:	9307      	strlt	r3, [sp, #28]
 8003e4e:	bfb8      	it	lt
 8003e50:	9204      	strlt	r2, [sp, #16]
 8003e52:	7823      	ldrb	r3, [r4, #0]
 8003e54:	2b2e      	cmp	r3, #46	; 0x2e
 8003e56:	d10c      	bne.n	8003e72 <_vfiprintf_r+0x176>
 8003e58:	7863      	ldrb	r3, [r4, #1]
 8003e5a:	2b2a      	cmp	r3, #42	; 0x2a
 8003e5c:	d135      	bne.n	8003eca <_vfiprintf_r+0x1ce>
 8003e5e:	9b03      	ldr	r3, [sp, #12]
 8003e60:	1d1a      	adds	r2, r3, #4
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	9203      	str	r2, [sp, #12]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	bfb8      	it	lt
 8003e6a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003e6e:	3402      	adds	r4, #2
 8003e70:	9305      	str	r3, [sp, #20]
 8003e72:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003f58 <_vfiprintf_r+0x25c>
 8003e76:	7821      	ldrb	r1, [r4, #0]
 8003e78:	2203      	movs	r2, #3
 8003e7a:	4650      	mov	r0, sl
 8003e7c:	f7fc f9a8 	bl	80001d0 <memchr>
 8003e80:	b140      	cbz	r0, 8003e94 <_vfiprintf_r+0x198>
 8003e82:	2340      	movs	r3, #64	; 0x40
 8003e84:	eba0 000a 	sub.w	r0, r0, sl
 8003e88:	fa03 f000 	lsl.w	r0, r3, r0
 8003e8c:	9b04      	ldr	r3, [sp, #16]
 8003e8e:	4303      	orrs	r3, r0
 8003e90:	3401      	adds	r4, #1
 8003e92:	9304      	str	r3, [sp, #16]
 8003e94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e98:	482c      	ldr	r0, [pc, #176]	; (8003f4c <_vfiprintf_r+0x250>)
 8003e9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e9e:	2206      	movs	r2, #6
 8003ea0:	f7fc f996 	bl	80001d0 <memchr>
 8003ea4:	2800      	cmp	r0, #0
 8003ea6:	d03f      	beq.n	8003f28 <_vfiprintf_r+0x22c>
 8003ea8:	4b29      	ldr	r3, [pc, #164]	; (8003f50 <_vfiprintf_r+0x254>)
 8003eaa:	bb1b      	cbnz	r3, 8003ef4 <_vfiprintf_r+0x1f8>
 8003eac:	9b03      	ldr	r3, [sp, #12]
 8003eae:	3307      	adds	r3, #7
 8003eb0:	f023 0307 	bic.w	r3, r3, #7
 8003eb4:	3308      	adds	r3, #8
 8003eb6:	9303      	str	r3, [sp, #12]
 8003eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003eba:	443b      	add	r3, r7
 8003ebc:	9309      	str	r3, [sp, #36]	; 0x24
 8003ebe:	e767      	b.n	8003d90 <_vfiprintf_r+0x94>
 8003ec0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ec4:	460c      	mov	r4, r1
 8003ec6:	2001      	movs	r0, #1
 8003ec8:	e7a5      	b.n	8003e16 <_vfiprintf_r+0x11a>
 8003eca:	2300      	movs	r3, #0
 8003ecc:	3401      	adds	r4, #1
 8003ece:	9305      	str	r3, [sp, #20]
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	f04f 0c0a 	mov.w	ip, #10
 8003ed6:	4620      	mov	r0, r4
 8003ed8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003edc:	3a30      	subs	r2, #48	; 0x30
 8003ede:	2a09      	cmp	r2, #9
 8003ee0:	d903      	bls.n	8003eea <_vfiprintf_r+0x1ee>
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d0c5      	beq.n	8003e72 <_vfiprintf_r+0x176>
 8003ee6:	9105      	str	r1, [sp, #20]
 8003ee8:	e7c3      	b.n	8003e72 <_vfiprintf_r+0x176>
 8003eea:	fb0c 2101 	mla	r1, ip, r1, r2
 8003eee:	4604      	mov	r4, r0
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e7f0      	b.n	8003ed6 <_vfiprintf_r+0x1da>
 8003ef4:	ab03      	add	r3, sp, #12
 8003ef6:	9300      	str	r3, [sp, #0]
 8003ef8:	462a      	mov	r2, r5
 8003efa:	4b16      	ldr	r3, [pc, #88]	; (8003f54 <_vfiprintf_r+0x258>)
 8003efc:	a904      	add	r1, sp, #16
 8003efe:	4630      	mov	r0, r6
 8003f00:	f3af 8000 	nop.w
 8003f04:	4607      	mov	r7, r0
 8003f06:	1c78      	adds	r0, r7, #1
 8003f08:	d1d6      	bne.n	8003eb8 <_vfiprintf_r+0x1bc>
 8003f0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f0c:	07d9      	lsls	r1, r3, #31
 8003f0e:	d405      	bmi.n	8003f1c <_vfiprintf_r+0x220>
 8003f10:	89ab      	ldrh	r3, [r5, #12]
 8003f12:	059a      	lsls	r2, r3, #22
 8003f14:	d402      	bmi.n	8003f1c <_vfiprintf_r+0x220>
 8003f16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f18:	f000 fc45 	bl	80047a6 <__retarget_lock_release_recursive>
 8003f1c:	89ab      	ldrh	r3, [r5, #12]
 8003f1e:	065b      	lsls	r3, r3, #25
 8003f20:	f53f af12 	bmi.w	8003d48 <_vfiprintf_r+0x4c>
 8003f24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f26:	e711      	b.n	8003d4c <_vfiprintf_r+0x50>
 8003f28:	ab03      	add	r3, sp, #12
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	462a      	mov	r2, r5
 8003f2e:	4b09      	ldr	r3, [pc, #36]	; (8003f54 <_vfiprintf_r+0x258>)
 8003f30:	a904      	add	r1, sp, #16
 8003f32:	4630      	mov	r0, r6
 8003f34:	f000 f880 	bl	8004038 <_printf_i>
 8003f38:	e7e4      	b.n	8003f04 <_vfiprintf_r+0x208>
 8003f3a:	bf00      	nop
 8003f3c:	08004c84 	.word	0x08004c84
 8003f40:	08004ca4 	.word	0x08004ca4
 8003f44:	08004c64 	.word	0x08004c64
 8003f48:	08004c30 	.word	0x08004c30
 8003f4c:	08004c3a 	.word	0x08004c3a
 8003f50:	00000000 	.word	0x00000000
 8003f54:	08003cd7 	.word	0x08003cd7
 8003f58:	08004c36 	.word	0x08004c36

08003f5c <_printf_common>:
 8003f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f60:	4616      	mov	r6, r2
 8003f62:	4699      	mov	r9, r3
 8003f64:	688a      	ldr	r2, [r1, #8]
 8003f66:	690b      	ldr	r3, [r1, #16]
 8003f68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	bfb8      	it	lt
 8003f70:	4613      	movlt	r3, r2
 8003f72:	6033      	str	r3, [r6, #0]
 8003f74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f78:	4607      	mov	r7, r0
 8003f7a:	460c      	mov	r4, r1
 8003f7c:	b10a      	cbz	r2, 8003f82 <_printf_common+0x26>
 8003f7e:	3301      	adds	r3, #1
 8003f80:	6033      	str	r3, [r6, #0]
 8003f82:	6823      	ldr	r3, [r4, #0]
 8003f84:	0699      	lsls	r1, r3, #26
 8003f86:	bf42      	ittt	mi
 8003f88:	6833      	ldrmi	r3, [r6, #0]
 8003f8a:	3302      	addmi	r3, #2
 8003f8c:	6033      	strmi	r3, [r6, #0]
 8003f8e:	6825      	ldr	r5, [r4, #0]
 8003f90:	f015 0506 	ands.w	r5, r5, #6
 8003f94:	d106      	bne.n	8003fa4 <_printf_common+0x48>
 8003f96:	f104 0a19 	add.w	sl, r4, #25
 8003f9a:	68e3      	ldr	r3, [r4, #12]
 8003f9c:	6832      	ldr	r2, [r6, #0]
 8003f9e:	1a9b      	subs	r3, r3, r2
 8003fa0:	42ab      	cmp	r3, r5
 8003fa2:	dc26      	bgt.n	8003ff2 <_printf_common+0x96>
 8003fa4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003fa8:	1e13      	subs	r3, r2, #0
 8003faa:	6822      	ldr	r2, [r4, #0]
 8003fac:	bf18      	it	ne
 8003fae:	2301      	movne	r3, #1
 8003fb0:	0692      	lsls	r2, r2, #26
 8003fb2:	d42b      	bmi.n	800400c <_printf_common+0xb0>
 8003fb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fb8:	4649      	mov	r1, r9
 8003fba:	4638      	mov	r0, r7
 8003fbc:	47c0      	blx	r8
 8003fbe:	3001      	adds	r0, #1
 8003fc0:	d01e      	beq.n	8004000 <_printf_common+0xa4>
 8003fc2:	6823      	ldr	r3, [r4, #0]
 8003fc4:	68e5      	ldr	r5, [r4, #12]
 8003fc6:	6832      	ldr	r2, [r6, #0]
 8003fc8:	f003 0306 	and.w	r3, r3, #6
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	bf08      	it	eq
 8003fd0:	1aad      	subeq	r5, r5, r2
 8003fd2:	68a3      	ldr	r3, [r4, #8]
 8003fd4:	6922      	ldr	r2, [r4, #16]
 8003fd6:	bf0c      	ite	eq
 8003fd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fdc:	2500      	movne	r5, #0
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	bfc4      	itt	gt
 8003fe2:	1a9b      	subgt	r3, r3, r2
 8003fe4:	18ed      	addgt	r5, r5, r3
 8003fe6:	2600      	movs	r6, #0
 8003fe8:	341a      	adds	r4, #26
 8003fea:	42b5      	cmp	r5, r6
 8003fec:	d11a      	bne.n	8004024 <_printf_common+0xc8>
 8003fee:	2000      	movs	r0, #0
 8003ff0:	e008      	b.n	8004004 <_printf_common+0xa8>
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	4652      	mov	r2, sl
 8003ff6:	4649      	mov	r1, r9
 8003ff8:	4638      	mov	r0, r7
 8003ffa:	47c0      	blx	r8
 8003ffc:	3001      	adds	r0, #1
 8003ffe:	d103      	bne.n	8004008 <_printf_common+0xac>
 8004000:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004008:	3501      	adds	r5, #1
 800400a:	e7c6      	b.n	8003f9a <_printf_common+0x3e>
 800400c:	18e1      	adds	r1, r4, r3
 800400e:	1c5a      	adds	r2, r3, #1
 8004010:	2030      	movs	r0, #48	; 0x30
 8004012:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004016:	4422      	add	r2, r4
 8004018:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800401c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004020:	3302      	adds	r3, #2
 8004022:	e7c7      	b.n	8003fb4 <_printf_common+0x58>
 8004024:	2301      	movs	r3, #1
 8004026:	4622      	mov	r2, r4
 8004028:	4649      	mov	r1, r9
 800402a:	4638      	mov	r0, r7
 800402c:	47c0      	blx	r8
 800402e:	3001      	adds	r0, #1
 8004030:	d0e6      	beq.n	8004000 <_printf_common+0xa4>
 8004032:	3601      	adds	r6, #1
 8004034:	e7d9      	b.n	8003fea <_printf_common+0x8e>
	...

08004038 <_printf_i>:
 8004038:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800403c:	7e0f      	ldrb	r7, [r1, #24]
 800403e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004040:	2f78      	cmp	r7, #120	; 0x78
 8004042:	4691      	mov	r9, r2
 8004044:	4680      	mov	r8, r0
 8004046:	460c      	mov	r4, r1
 8004048:	469a      	mov	sl, r3
 800404a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800404e:	d807      	bhi.n	8004060 <_printf_i+0x28>
 8004050:	2f62      	cmp	r7, #98	; 0x62
 8004052:	d80a      	bhi.n	800406a <_printf_i+0x32>
 8004054:	2f00      	cmp	r7, #0
 8004056:	f000 80d8 	beq.w	800420a <_printf_i+0x1d2>
 800405a:	2f58      	cmp	r7, #88	; 0x58
 800405c:	f000 80a3 	beq.w	80041a6 <_printf_i+0x16e>
 8004060:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004064:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004068:	e03a      	b.n	80040e0 <_printf_i+0xa8>
 800406a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800406e:	2b15      	cmp	r3, #21
 8004070:	d8f6      	bhi.n	8004060 <_printf_i+0x28>
 8004072:	a101      	add	r1, pc, #4	; (adr r1, 8004078 <_printf_i+0x40>)
 8004074:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004078:	080040d1 	.word	0x080040d1
 800407c:	080040e5 	.word	0x080040e5
 8004080:	08004061 	.word	0x08004061
 8004084:	08004061 	.word	0x08004061
 8004088:	08004061 	.word	0x08004061
 800408c:	08004061 	.word	0x08004061
 8004090:	080040e5 	.word	0x080040e5
 8004094:	08004061 	.word	0x08004061
 8004098:	08004061 	.word	0x08004061
 800409c:	08004061 	.word	0x08004061
 80040a0:	08004061 	.word	0x08004061
 80040a4:	080041f1 	.word	0x080041f1
 80040a8:	08004115 	.word	0x08004115
 80040ac:	080041d3 	.word	0x080041d3
 80040b0:	08004061 	.word	0x08004061
 80040b4:	08004061 	.word	0x08004061
 80040b8:	08004213 	.word	0x08004213
 80040bc:	08004061 	.word	0x08004061
 80040c0:	08004115 	.word	0x08004115
 80040c4:	08004061 	.word	0x08004061
 80040c8:	08004061 	.word	0x08004061
 80040cc:	080041db 	.word	0x080041db
 80040d0:	682b      	ldr	r3, [r5, #0]
 80040d2:	1d1a      	adds	r2, r3, #4
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	602a      	str	r2, [r5, #0]
 80040d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040e0:	2301      	movs	r3, #1
 80040e2:	e0a3      	b.n	800422c <_printf_i+0x1f4>
 80040e4:	6820      	ldr	r0, [r4, #0]
 80040e6:	6829      	ldr	r1, [r5, #0]
 80040e8:	0606      	lsls	r6, r0, #24
 80040ea:	f101 0304 	add.w	r3, r1, #4
 80040ee:	d50a      	bpl.n	8004106 <_printf_i+0xce>
 80040f0:	680e      	ldr	r6, [r1, #0]
 80040f2:	602b      	str	r3, [r5, #0]
 80040f4:	2e00      	cmp	r6, #0
 80040f6:	da03      	bge.n	8004100 <_printf_i+0xc8>
 80040f8:	232d      	movs	r3, #45	; 0x2d
 80040fa:	4276      	negs	r6, r6
 80040fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004100:	485e      	ldr	r0, [pc, #376]	; (800427c <_printf_i+0x244>)
 8004102:	230a      	movs	r3, #10
 8004104:	e019      	b.n	800413a <_printf_i+0x102>
 8004106:	680e      	ldr	r6, [r1, #0]
 8004108:	602b      	str	r3, [r5, #0]
 800410a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800410e:	bf18      	it	ne
 8004110:	b236      	sxthne	r6, r6
 8004112:	e7ef      	b.n	80040f4 <_printf_i+0xbc>
 8004114:	682b      	ldr	r3, [r5, #0]
 8004116:	6820      	ldr	r0, [r4, #0]
 8004118:	1d19      	adds	r1, r3, #4
 800411a:	6029      	str	r1, [r5, #0]
 800411c:	0601      	lsls	r1, r0, #24
 800411e:	d501      	bpl.n	8004124 <_printf_i+0xec>
 8004120:	681e      	ldr	r6, [r3, #0]
 8004122:	e002      	b.n	800412a <_printf_i+0xf2>
 8004124:	0646      	lsls	r6, r0, #25
 8004126:	d5fb      	bpl.n	8004120 <_printf_i+0xe8>
 8004128:	881e      	ldrh	r6, [r3, #0]
 800412a:	4854      	ldr	r0, [pc, #336]	; (800427c <_printf_i+0x244>)
 800412c:	2f6f      	cmp	r7, #111	; 0x6f
 800412e:	bf0c      	ite	eq
 8004130:	2308      	moveq	r3, #8
 8004132:	230a      	movne	r3, #10
 8004134:	2100      	movs	r1, #0
 8004136:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800413a:	6865      	ldr	r5, [r4, #4]
 800413c:	60a5      	str	r5, [r4, #8]
 800413e:	2d00      	cmp	r5, #0
 8004140:	bfa2      	ittt	ge
 8004142:	6821      	ldrge	r1, [r4, #0]
 8004144:	f021 0104 	bicge.w	r1, r1, #4
 8004148:	6021      	strge	r1, [r4, #0]
 800414a:	b90e      	cbnz	r6, 8004150 <_printf_i+0x118>
 800414c:	2d00      	cmp	r5, #0
 800414e:	d04d      	beq.n	80041ec <_printf_i+0x1b4>
 8004150:	4615      	mov	r5, r2
 8004152:	fbb6 f1f3 	udiv	r1, r6, r3
 8004156:	fb03 6711 	mls	r7, r3, r1, r6
 800415a:	5dc7      	ldrb	r7, [r0, r7]
 800415c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004160:	4637      	mov	r7, r6
 8004162:	42bb      	cmp	r3, r7
 8004164:	460e      	mov	r6, r1
 8004166:	d9f4      	bls.n	8004152 <_printf_i+0x11a>
 8004168:	2b08      	cmp	r3, #8
 800416a:	d10b      	bne.n	8004184 <_printf_i+0x14c>
 800416c:	6823      	ldr	r3, [r4, #0]
 800416e:	07de      	lsls	r6, r3, #31
 8004170:	d508      	bpl.n	8004184 <_printf_i+0x14c>
 8004172:	6923      	ldr	r3, [r4, #16]
 8004174:	6861      	ldr	r1, [r4, #4]
 8004176:	4299      	cmp	r1, r3
 8004178:	bfde      	ittt	le
 800417a:	2330      	movle	r3, #48	; 0x30
 800417c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004180:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004184:	1b52      	subs	r2, r2, r5
 8004186:	6122      	str	r2, [r4, #16]
 8004188:	f8cd a000 	str.w	sl, [sp]
 800418c:	464b      	mov	r3, r9
 800418e:	aa03      	add	r2, sp, #12
 8004190:	4621      	mov	r1, r4
 8004192:	4640      	mov	r0, r8
 8004194:	f7ff fee2 	bl	8003f5c <_printf_common>
 8004198:	3001      	adds	r0, #1
 800419a:	d14c      	bne.n	8004236 <_printf_i+0x1fe>
 800419c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041a0:	b004      	add	sp, #16
 80041a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041a6:	4835      	ldr	r0, [pc, #212]	; (800427c <_printf_i+0x244>)
 80041a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80041ac:	6829      	ldr	r1, [r5, #0]
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80041b4:	6029      	str	r1, [r5, #0]
 80041b6:	061d      	lsls	r5, r3, #24
 80041b8:	d514      	bpl.n	80041e4 <_printf_i+0x1ac>
 80041ba:	07df      	lsls	r7, r3, #31
 80041bc:	bf44      	itt	mi
 80041be:	f043 0320 	orrmi.w	r3, r3, #32
 80041c2:	6023      	strmi	r3, [r4, #0]
 80041c4:	b91e      	cbnz	r6, 80041ce <_printf_i+0x196>
 80041c6:	6823      	ldr	r3, [r4, #0]
 80041c8:	f023 0320 	bic.w	r3, r3, #32
 80041cc:	6023      	str	r3, [r4, #0]
 80041ce:	2310      	movs	r3, #16
 80041d0:	e7b0      	b.n	8004134 <_printf_i+0xfc>
 80041d2:	6823      	ldr	r3, [r4, #0]
 80041d4:	f043 0320 	orr.w	r3, r3, #32
 80041d8:	6023      	str	r3, [r4, #0]
 80041da:	2378      	movs	r3, #120	; 0x78
 80041dc:	4828      	ldr	r0, [pc, #160]	; (8004280 <_printf_i+0x248>)
 80041de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041e2:	e7e3      	b.n	80041ac <_printf_i+0x174>
 80041e4:	0659      	lsls	r1, r3, #25
 80041e6:	bf48      	it	mi
 80041e8:	b2b6      	uxthmi	r6, r6
 80041ea:	e7e6      	b.n	80041ba <_printf_i+0x182>
 80041ec:	4615      	mov	r5, r2
 80041ee:	e7bb      	b.n	8004168 <_printf_i+0x130>
 80041f0:	682b      	ldr	r3, [r5, #0]
 80041f2:	6826      	ldr	r6, [r4, #0]
 80041f4:	6961      	ldr	r1, [r4, #20]
 80041f6:	1d18      	adds	r0, r3, #4
 80041f8:	6028      	str	r0, [r5, #0]
 80041fa:	0635      	lsls	r5, r6, #24
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	d501      	bpl.n	8004204 <_printf_i+0x1cc>
 8004200:	6019      	str	r1, [r3, #0]
 8004202:	e002      	b.n	800420a <_printf_i+0x1d2>
 8004204:	0670      	lsls	r0, r6, #25
 8004206:	d5fb      	bpl.n	8004200 <_printf_i+0x1c8>
 8004208:	8019      	strh	r1, [r3, #0]
 800420a:	2300      	movs	r3, #0
 800420c:	6123      	str	r3, [r4, #16]
 800420e:	4615      	mov	r5, r2
 8004210:	e7ba      	b.n	8004188 <_printf_i+0x150>
 8004212:	682b      	ldr	r3, [r5, #0]
 8004214:	1d1a      	adds	r2, r3, #4
 8004216:	602a      	str	r2, [r5, #0]
 8004218:	681d      	ldr	r5, [r3, #0]
 800421a:	6862      	ldr	r2, [r4, #4]
 800421c:	2100      	movs	r1, #0
 800421e:	4628      	mov	r0, r5
 8004220:	f7fb ffd6 	bl	80001d0 <memchr>
 8004224:	b108      	cbz	r0, 800422a <_printf_i+0x1f2>
 8004226:	1b40      	subs	r0, r0, r5
 8004228:	6060      	str	r0, [r4, #4]
 800422a:	6863      	ldr	r3, [r4, #4]
 800422c:	6123      	str	r3, [r4, #16]
 800422e:	2300      	movs	r3, #0
 8004230:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004234:	e7a8      	b.n	8004188 <_printf_i+0x150>
 8004236:	6923      	ldr	r3, [r4, #16]
 8004238:	462a      	mov	r2, r5
 800423a:	4649      	mov	r1, r9
 800423c:	4640      	mov	r0, r8
 800423e:	47d0      	blx	sl
 8004240:	3001      	adds	r0, #1
 8004242:	d0ab      	beq.n	800419c <_printf_i+0x164>
 8004244:	6823      	ldr	r3, [r4, #0]
 8004246:	079b      	lsls	r3, r3, #30
 8004248:	d413      	bmi.n	8004272 <_printf_i+0x23a>
 800424a:	68e0      	ldr	r0, [r4, #12]
 800424c:	9b03      	ldr	r3, [sp, #12]
 800424e:	4298      	cmp	r0, r3
 8004250:	bfb8      	it	lt
 8004252:	4618      	movlt	r0, r3
 8004254:	e7a4      	b.n	80041a0 <_printf_i+0x168>
 8004256:	2301      	movs	r3, #1
 8004258:	4632      	mov	r2, r6
 800425a:	4649      	mov	r1, r9
 800425c:	4640      	mov	r0, r8
 800425e:	47d0      	blx	sl
 8004260:	3001      	adds	r0, #1
 8004262:	d09b      	beq.n	800419c <_printf_i+0x164>
 8004264:	3501      	adds	r5, #1
 8004266:	68e3      	ldr	r3, [r4, #12]
 8004268:	9903      	ldr	r1, [sp, #12]
 800426a:	1a5b      	subs	r3, r3, r1
 800426c:	42ab      	cmp	r3, r5
 800426e:	dcf2      	bgt.n	8004256 <_printf_i+0x21e>
 8004270:	e7eb      	b.n	800424a <_printf_i+0x212>
 8004272:	2500      	movs	r5, #0
 8004274:	f104 0619 	add.w	r6, r4, #25
 8004278:	e7f5      	b.n	8004266 <_printf_i+0x22e>
 800427a:	bf00      	nop
 800427c:	08004c41 	.word	0x08004c41
 8004280:	08004c52 	.word	0x08004c52

08004284 <iprintf>:
 8004284:	b40f      	push	{r0, r1, r2, r3}
 8004286:	4b0a      	ldr	r3, [pc, #40]	; (80042b0 <iprintf+0x2c>)
 8004288:	b513      	push	{r0, r1, r4, lr}
 800428a:	681c      	ldr	r4, [r3, #0]
 800428c:	b124      	cbz	r4, 8004298 <iprintf+0x14>
 800428e:	69a3      	ldr	r3, [r4, #24]
 8004290:	b913      	cbnz	r3, 8004298 <iprintf+0x14>
 8004292:	4620      	mov	r0, r4
 8004294:	f000 f9e8 	bl	8004668 <__sinit>
 8004298:	ab05      	add	r3, sp, #20
 800429a:	9a04      	ldr	r2, [sp, #16]
 800429c:	68a1      	ldr	r1, [r4, #8]
 800429e:	9301      	str	r3, [sp, #4]
 80042a0:	4620      	mov	r0, r4
 80042a2:	f7ff fd2b 	bl	8003cfc <_vfiprintf_r>
 80042a6:	b002      	add	sp, #8
 80042a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042ac:	b004      	add	sp, #16
 80042ae:	4770      	bx	lr
 80042b0:	20000028 	.word	0x20000028

080042b4 <__swbuf_r>:
 80042b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b6:	460e      	mov	r6, r1
 80042b8:	4614      	mov	r4, r2
 80042ba:	4605      	mov	r5, r0
 80042bc:	b118      	cbz	r0, 80042c6 <__swbuf_r+0x12>
 80042be:	6983      	ldr	r3, [r0, #24]
 80042c0:	b90b      	cbnz	r3, 80042c6 <__swbuf_r+0x12>
 80042c2:	f000 f9d1 	bl	8004668 <__sinit>
 80042c6:	4b21      	ldr	r3, [pc, #132]	; (800434c <__swbuf_r+0x98>)
 80042c8:	429c      	cmp	r4, r3
 80042ca:	d12b      	bne.n	8004324 <__swbuf_r+0x70>
 80042cc:	686c      	ldr	r4, [r5, #4]
 80042ce:	69a3      	ldr	r3, [r4, #24]
 80042d0:	60a3      	str	r3, [r4, #8]
 80042d2:	89a3      	ldrh	r3, [r4, #12]
 80042d4:	071a      	lsls	r2, r3, #28
 80042d6:	d52f      	bpl.n	8004338 <__swbuf_r+0x84>
 80042d8:	6923      	ldr	r3, [r4, #16]
 80042da:	b36b      	cbz	r3, 8004338 <__swbuf_r+0x84>
 80042dc:	6923      	ldr	r3, [r4, #16]
 80042de:	6820      	ldr	r0, [r4, #0]
 80042e0:	1ac0      	subs	r0, r0, r3
 80042e2:	6963      	ldr	r3, [r4, #20]
 80042e4:	b2f6      	uxtb	r6, r6
 80042e6:	4283      	cmp	r3, r0
 80042e8:	4637      	mov	r7, r6
 80042ea:	dc04      	bgt.n	80042f6 <__swbuf_r+0x42>
 80042ec:	4621      	mov	r1, r4
 80042ee:	4628      	mov	r0, r5
 80042f0:	f000 f926 	bl	8004540 <_fflush_r>
 80042f4:	bb30      	cbnz	r0, 8004344 <__swbuf_r+0x90>
 80042f6:	68a3      	ldr	r3, [r4, #8]
 80042f8:	3b01      	subs	r3, #1
 80042fa:	60a3      	str	r3, [r4, #8]
 80042fc:	6823      	ldr	r3, [r4, #0]
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	6022      	str	r2, [r4, #0]
 8004302:	701e      	strb	r6, [r3, #0]
 8004304:	6963      	ldr	r3, [r4, #20]
 8004306:	3001      	adds	r0, #1
 8004308:	4283      	cmp	r3, r0
 800430a:	d004      	beq.n	8004316 <__swbuf_r+0x62>
 800430c:	89a3      	ldrh	r3, [r4, #12]
 800430e:	07db      	lsls	r3, r3, #31
 8004310:	d506      	bpl.n	8004320 <__swbuf_r+0x6c>
 8004312:	2e0a      	cmp	r6, #10
 8004314:	d104      	bne.n	8004320 <__swbuf_r+0x6c>
 8004316:	4621      	mov	r1, r4
 8004318:	4628      	mov	r0, r5
 800431a:	f000 f911 	bl	8004540 <_fflush_r>
 800431e:	b988      	cbnz	r0, 8004344 <__swbuf_r+0x90>
 8004320:	4638      	mov	r0, r7
 8004322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004324:	4b0a      	ldr	r3, [pc, #40]	; (8004350 <__swbuf_r+0x9c>)
 8004326:	429c      	cmp	r4, r3
 8004328:	d101      	bne.n	800432e <__swbuf_r+0x7a>
 800432a:	68ac      	ldr	r4, [r5, #8]
 800432c:	e7cf      	b.n	80042ce <__swbuf_r+0x1a>
 800432e:	4b09      	ldr	r3, [pc, #36]	; (8004354 <__swbuf_r+0xa0>)
 8004330:	429c      	cmp	r4, r3
 8004332:	bf08      	it	eq
 8004334:	68ec      	ldreq	r4, [r5, #12]
 8004336:	e7ca      	b.n	80042ce <__swbuf_r+0x1a>
 8004338:	4621      	mov	r1, r4
 800433a:	4628      	mov	r0, r5
 800433c:	f000 f80c 	bl	8004358 <__swsetup_r>
 8004340:	2800      	cmp	r0, #0
 8004342:	d0cb      	beq.n	80042dc <__swbuf_r+0x28>
 8004344:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004348:	e7ea      	b.n	8004320 <__swbuf_r+0x6c>
 800434a:	bf00      	nop
 800434c:	08004c84 	.word	0x08004c84
 8004350:	08004ca4 	.word	0x08004ca4
 8004354:	08004c64 	.word	0x08004c64

08004358 <__swsetup_r>:
 8004358:	4b32      	ldr	r3, [pc, #200]	; (8004424 <__swsetup_r+0xcc>)
 800435a:	b570      	push	{r4, r5, r6, lr}
 800435c:	681d      	ldr	r5, [r3, #0]
 800435e:	4606      	mov	r6, r0
 8004360:	460c      	mov	r4, r1
 8004362:	b125      	cbz	r5, 800436e <__swsetup_r+0x16>
 8004364:	69ab      	ldr	r3, [r5, #24]
 8004366:	b913      	cbnz	r3, 800436e <__swsetup_r+0x16>
 8004368:	4628      	mov	r0, r5
 800436a:	f000 f97d 	bl	8004668 <__sinit>
 800436e:	4b2e      	ldr	r3, [pc, #184]	; (8004428 <__swsetup_r+0xd0>)
 8004370:	429c      	cmp	r4, r3
 8004372:	d10f      	bne.n	8004394 <__swsetup_r+0x3c>
 8004374:	686c      	ldr	r4, [r5, #4]
 8004376:	89a3      	ldrh	r3, [r4, #12]
 8004378:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800437c:	0719      	lsls	r1, r3, #28
 800437e:	d42c      	bmi.n	80043da <__swsetup_r+0x82>
 8004380:	06dd      	lsls	r5, r3, #27
 8004382:	d411      	bmi.n	80043a8 <__swsetup_r+0x50>
 8004384:	2309      	movs	r3, #9
 8004386:	6033      	str	r3, [r6, #0]
 8004388:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800438c:	81a3      	strh	r3, [r4, #12]
 800438e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004392:	e03e      	b.n	8004412 <__swsetup_r+0xba>
 8004394:	4b25      	ldr	r3, [pc, #148]	; (800442c <__swsetup_r+0xd4>)
 8004396:	429c      	cmp	r4, r3
 8004398:	d101      	bne.n	800439e <__swsetup_r+0x46>
 800439a:	68ac      	ldr	r4, [r5, #8]
 800439c:	e7eb      	b.n	8004376 <__swsetup_r+0x1e>
 800439e:	4b24      	ldr	r3, [pc, #144]	; (8004430 <__swsetup_r+0xd8>)
 80043a0:	429c      	cmp	r4, r3
 80043a2:	bf08      	it	eq
 80043a4:	68ec      	ldreq	r4, [r5, #12]
 80043a6:	e7e6      	b.n	8004376 <__swsetup_r+0x1e>
 80043a8:	0758      	lsls	r0, r3, #29
 80043aa:	d512      	bpl.n	80043d2 <__swsetup_r+0x7a>
 80043ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80043ae:	b141      	cbz	r1, 80043c2 <__swsetup_r+0x6a>
 80043b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80043b4:	4299      	cmp	r1, r3
 80043b6:	d002      	beq.n	80043be <__swsetup_r+0x66>
 80043b8:	4630      	mov	r0, r6
 80043ba:	f000 fa5b 	bl	8004874 <_free_r>
 80043be:	2300      	movs	r3, #0
 80043c0:	6363      	str	r3, [r4, #52]	; 0x34
 80043c2:	89a3      	ldrh	r3, [r4, #12]
 80043c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80043c8:	81a3      	strh	r3, [r4, #12]
 80043ca:	2300      	movs	r3, #0
 80043cc:	6063      	str	r3, [r4, #4]
 80043ce:	6923      	ldr	r3, [r4, #16]
 80043d0:	6023      	str	r3, [r4, #0]
 80043d2:	89a3      	ldrh	r3, [r4, #12]
 80043d4:	f043 0308 	orr.w	r3, r3, #8
 80043d8:	81a3      	strh	r3, [r4, #12]
 80043da:	6923      	ldr	r3, [r4, #16]
 80043dc:	b94b      	cbnz	r3, 80043f2 <__swsetup_r+0x9a>
 80043de:	89a3      	ldrh	r3, [r4, #12]
 80043e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80043e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043e8:	d003      	beq.n	80043f2 <__swsetup_r+0x9a>
 80043ea:	4621      	mov	r1, r4
 80043ec:	4630      	mov	r0, r6
 80043ee:	f000 fa01 	bl	80047f4 <__smakebuf_r>
 80043f2:	89a0      	ldrh	r0, [r4, #12]
 80043f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80043f8:	f010 0301 	ands.w	r3, r0, #1
 80043fc:	d00a      	beq.n	8004414 <__swsetup_r+0xbc>
 80043fe:	2300      	movs	r3, #0
 8004400:	60a3      	str	r3, [r4, #8]
 8004402:	6963      	ldr	r3, [r4, #20]
 8004404:	425b      	negs	r3, r3
 8004406:	61a3      	str	r3, [r4, #24]
 8004408:	6923      	ldr	r3, [r4, #16]
 800440a:	b943      	cbnz	r3, 800441e <__swsetup_r+0xc6>
 800440c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004410:	d1ba      	bne.n	8004388 <__swsetup_r+0x30>
 8004412:	bd70      	pop	{r4, r5, r6, pc}
 8004414:	0781      	lsls	r1, r0, #30
 8004416:	bf58      	it	pl
 8004418:	6963      	ldrpl	r3, [r4, #20]
 800441a:	60a3      	str	r3, [r4, #8]
 800441c:	e7f4      	b.n	8004408 <__swsetup_r+0xb0>
 800441e:	2000      	movs	r0, #0
 8004420:	e7f7      	b.n	8004412 <__swsetup_r+0xba>
 8004422:	bf00      	nop
 8004424:	20000028 	.word	0x20000028
 8004428:	08004c84 	.word	0x08004c84
 800442c:	08004ca4 	.word	0x08004ca4
 8004430:	08004c64 	.word	0x08004c64

08004434 <__sflush_r>:
 8004434:	898a      	ldrh	r2, [r1, #12]
 8004436:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800443a:	4605      	mov	r5, r0
 800443c:	0710      	lsls	r0, r2, #28
 800443e:	460c      	mov	r4, r1
 8004440:	d458      	bmi.n	80044f4 <__sflush_r+0xc0>
 8004442:	684b      	ldr	r3, [r1, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	dc05      	bgt.n	8004454 <__sflush_r+0x20>
 8004448:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800444a:	2b00      	cmp	r3, #0
 800444c:	dc02      	bgt.n	8004454 <__sflush_r+0x20>
 800444e:	2000      	movs	r0, #0
 8004450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004454:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004456:	2e00      	cmp	r6, #0
 8004458:	d0f9      	beq.n	800444e <__sflush_r+0x1a>
 800445a:	2300      	movs	r3, #0
 800445c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004460:	682f      	ldr	r7, [r5, #0]
 8004462:	602b      	str	r3, [r5, #0]
 8004464:	d032      	beq.n	80044cc <__sflush_r+0x98>
 8004466:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004468:	89a3      	ldrh	r3, [r4, #12]
 800446a:	075a      	lsls	r2, r3, #29
 800446c:	d505      	bpl.n	800447a <__sflush_r+0x46>
 800446e:	6863      	ldr	r3, [r4, #4]
 8004470:	1ac0      	subs	r0, r0, r3
 8004472:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004474:	b10b      	cbz	r3, 800447a <__sflush_r+0x46>
 8004476:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004478:	1ac0      	subs	r0, r0, r3
 800447a:	2300      	movs	r3, #0
 800447c:	4602      	mov	r2, r0
 800447e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004480:	6a21      	ldr	r1, [r4, #32]
 8004482:	4628      	mov	r0, r5
 8004484:	47b0      	blx	r6
 8004486:	1c43      	adds	r3, r0, #1
 8004488:	89a3      	ldrh	r3, [r4, #12]
 800448a:	d106      	bne.n	800449a <__sflush_r+0x66>
 800448c:	6829      	ldr	r1, [r5, #0]
 800448e:	291d      	cmp	r1, #29
 8004490:	d82c      	bhi.n	80044ec <__sflush_r+0xb8>
 8004492:	4a2a      	ldr	r2, [pc, #168]	; (800453c <__sflush_r+0x108>)
 8004494:	40ca      	lsrs	r2, r1
 8004496:	07d6      	lsls	r6, r2, #31
 8004498:	d528      	bpl.n	80044ec <__sflush_r+0xb8>
 800449a:	2200      	movs	r2, #0
 800449c:	6062      	str	r2, [r4, #4]
 800449e:	04d9      	lsls	r1, r3, #19
 80044a0:	6922      	ldr	r2, [r4, #16]
 80044a2:	6022      	str	r2, [r4, #0]
 80044a4:	d504      	bpl.n	80044b0 <__sflush_r+0x7c>
 80044a6:	1c42      	adds	r2, r0, #1
 80044a8:	d101      	bne.n	80044ae <__sflush_r+0x7a>
 80044aa:	682b      	ldr	r3, [r5, #0]
 80044ac:	b903      	cbnz	r3, 80044b0 <__sflush_r+0x7c>
 80044ae:	6560      	str	r0, [r4, #84]	; 0x54
 80044b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044b2:	602f      	str	r7, [r5, #0]
 80044b4:	2900      	cmp	r1, #0
 80044b6:	d0ca      	beq.n	800444e <__sflush_r+0x1a>
 80044b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044bc:	4299      	cmp	r1, r3
 80044be:	d002      	beq.n	80044c6 <__sflush_r+0x92>
 80044c0:	4628      	mov	r0, r5
 80044c2:	f000 f9d7 	bl	8004874 <_free_r>
 80044c6:	2000      	movs	r0, #0
 80044c8:	6360      	str	r0, [r4, #52]	; 0x34
 80044ca:	e7c1      	b.n	8004450 <__sflush_r+0x1c>
 80044cc:	6a21      	ldr	r1, [r4, #32]
 80044ce:	2301      	movs	r3, #1
 80044d0:	4628      	mov	r0, r5
 80044d2:	47b0      	blx	r6
 80044d4:	1c41      	adds	r1, r0, #1
 80044d6:	d1c7      	bne.n	8004468 <__sflush_r+0x34>
 80044d8:	682b      	ldr	r3, [r5, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d0c4      	beq.n	8004468 <__sflush_r+0x34>
 80044de:	2b1d      	cmp	r3, #29
 80044e0:	d001      	beq.n	80044e6 <__sflush_r+0xb2>
 80044e2:	2b16      	cmp	r3, #22
 80044e4:	d101      	bne.n	80044ea <__sflush_r+0xb6>
 80044e6:	602f      	str	r7, [r5, #0]
 80044e8:	e7b1      	b.n	800444e <__sflush_r+0x1a>
 80044ea:	89a3      	ldrh	r3, [r4, #12]
 80044ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044f0:	81a3      	strh	r3, [r4, #12]
 80044f2:	e7ad      	b.n	8004450 <__sflush_r+0x1c>
 80044f4:	690f      	ldr	r7, [r1, #16]
 80044f6:	2f00      	cmp	r7, #0
 80044f8:	d0a9      	beq.n	800444e <__sflush_r+0x1a>
 80044fa:	0793      	lsls	r3, r2, #30
 80044fc:	680e      	ldr	r6, [r1, #0]
 80044fe:	bf08      	it	eq
 8004500:	694b      	ldreq	r3, [r1, #20]
 8004502:	600f      	str	r7, [r1, #0]
 8004504:	bf18      	it	ne
 8004506:	2300      	movne	r3, #0
 8004508:	eba6 0807 	sub.w	r8, r6, r7
 800450c:	608b      	str	r3, [r1, #8]
 800450e:	f1b8 0f00 	cmp.w	r8, #0
 8004512:	dd9c      	ble.n	800444e <__sflush_r+0x1a>
 8004514:	6a21      	ldr	r1, [r4, #32]
 8004516:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004518:	4643      	mov	r3, r8
 800451a:	463a      	mov	r2, r7
 800451c:	4628      	mov	r0, r5
 800451e:	47b0      	blx	r6
 8004520:	2800      	cmp	r0, #0
 8004522:	dc06      	bgt.n	8004532 <__sflush_r+0xfe>
 8004524:	89a3      	ldrh	r3, [r4, #12]
 8004526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800452a:	81a3      	strh	r3, [r4, #12]
 800452c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004530:	e78e      	b.n	8004450 <__sflush_r+0x1c>
 8004532:	4407      	add	r7, r0
 8004534:	eba8 0800 	sub.w	r8, r8, r0
 8004538:	e7e9      	b.n	800450e <__sflush_r+0xda>
 800453a:	bf00      	nop
 800453c:	20400001 	.word	0x20400001

08004540 <_fflush_r>:
 8004540:	b538      	push	{r3, r4, r5, lr}
 8004542:	690b      	ldr	r3, [r1, #16]
 8004544:	4605      	mov	r5, r0
 8004546:	460c      	mov	r4, r1
 8004548:	b913      	cbnz	r3, 8004550 <_fflush_r+0x10>
 800454a:	2500      	movs	r5, #0
 800454c:	4628      	mov	r0, r5
 800454e:	bd38      	pop	{r3, r4, r5, pc}
 8004550:	b118      	cbz	r0, 800455a <_fflush_r+0x1a>
 8004552:	6983      	ldr	r3, [r0, #24]
 8004554:	b90b      	cbnz	r3, 800455a <_fflush_r+0x1a>
 8004556:	f000 f887 	bl	8004668 <__sinit>
 800455a:	4b14      	ldr	r3, [pc, #80]	; (80045ac <_fflush_r+0x6c>)
 800455c:	429c      	cmp	r4, r3
 800455e:	d11b      	bne.n	8004598 <_fflush_r+0x58>
 8004560:	686c      	ldr	r4, [r5, #4]
 8004562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0ef      	beq.n	800454a <_fflush_r+0xa>
 800456a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800456c:	07d0      	lsls	r0, r2, #31
 800456e:	d404      	bmi.n	800457a <_fflush_r+0x3a>
 8004570:	0599      	lsls	r1, r3, #22
 8004572:	d402      	bmi.n	800457a <_fflush_r+0x3a>
 8004574:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004576:	f000 f915 	bl	80047a4 <__retarget_lock_acquire_recursive>
 800457a:	4628      	mov	r0, r5
 800457c:	4621      	mov	r1, r4
 800457e:	f7ff ff59 	bl	8004434 <__sflush_r>
 8004582:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004584:	07da      	lsls	r2, r3, #31
 8004586:	4605      	mov	r5, r0
 8004588:	d4e0      	bmi.n	800454c <_fflush_r+0xc>
 800458a:	89a3      	ldrh	r3, [r4, #12]
 800458c:	059b      	lsls	r3, r3, #22
 800458e:	d4dd      	bmi.n	800454c <_fflush_r+0xc>
 8004590:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004592:	f000 f908 	bl	80047a6 <__retarget_lock_release_recursive>
 8004596:	e7d9      	b.n	800454c <_fflush_r+0xc>
 8004598:	4b05      	ldr	r3, [pc, #20]	; (80045b0 <_fflush_r+0x70>)
 800459a:	429c      	cmp	r4, r3
 800459c:	d101      	bne.n	80045a2 <_fflush_r+0x62>
 800459e:	68ac      	ldr	r4, [r5, #8]
 80045a0:	e7df      	b.n	8004562 <_fflush_r+0x22>
 80045a2:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <_fflush_r+0x74>)
 80045a4:	429c      	cmp	r4, r3
 80045a6:	bf08      	it	eq
 80045a8:	68ec      	ldreq	r4, [r5, #12]
 80045aa:	e7da      	b.n	8004562 <_fflush_r+0x22>
 80045ac:	08004c84 	.word	0x08004c84
 80045b0:	08004ca4 	.word	0x08004ca4
 80045b4:	08004c64 	.word	0x08004c64

080045b8 <std>:
 80045b8:	2300      	movs	r3, #0
 80045ba:	b510      	push	{r4, lr}
 80045bc:	4604      	mov	r4, r0
 80045be:	e9c0 3300 	strd	r3, r3, [r0]
 80045c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045c6:	6083      	str	r3, [r0, #8]
 80045c8:	8181      	strh	r1, [r0, #12]
 80045ca:	6643      	str	r3, [r0, #100]	; 0x64
 80045cc:	81c2      	strh	r2, [r0, #14]
 80045ce:	6183      	str	r3, [r0, #24]
 80045d0:	4619      	mov	r1, r3
 80045d2:	2208      	movs	r2, #8
 80045d4:	305c      	adds	r0, #92	; 0x5c
 80045d6:	f7ff fb5f 	bl	8003c98 <memset>
 80045da:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <std+0x38>)
 80045dc:	6263      	str	r3, [r4, #36]	; 0x24
 80045de:	4b05      	ldr	r3, [pc, #20]	; (80045f4 <std+0x3c>)
 80045e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80045e2:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <std+0x40>)
 80045e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80045e6:	4b05      	ldr	r3, [pc, #20]	; (80045fc <std+0x44>)
 80045e8:	6224      	str	r4, [r4, #32]
 80045ea:	6323      	str	r3, [r4, #48]	; 0x30
 80045ec:	bd10      	pop	{r4, pc}
 80045ee:	bf00      	nop
 80045f0:	08004a55 	.word	0x08004a55
 80045f4:	08004a77 	.word	0x08004a77
 80045f8:	08004aaf 	.word	0x08004aaf
 80045fc:	08004ad3 	.word	0x08004ad3

08004600 <_cleanup_r>:
 8004600:	4901      	ldr	r1, [pc, #4]	; (8004608 <_cleanup_r+0x8>)
 8004602:	f000 b8af 	b.w	8004764 <_fwalk_reent>
 8004606:	bf00      	nop
 8004608:	08004541 	.word	0x08004541

0800460c <__sfmoreglue>:
 800460c:	b570      	push	{r4, r5, r6, lr}
 800460e:	2268      	movs	r2, #104	; 0x68
 8004610:	1e4d      	subs	r5, r1, #1
 8004612:	4355      	muls	r5, r2
 8004614:	460e      	mov	r6, r1
 8004616:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800461a:	f000 f997 	bl	800494c <_malloc_r>
 800461e:	4604      	mov	r4, r0
 8004620:	b140      	cbz	r0, 8004634 <__sfmoreglue+0x28>
 8004622:	2100      	movs	r1, #0
 8004624:	e9c0 1600 	strd	r1, r6, [r0]
 8004628:	300c      	adds	r0, #12
 800462a:	60a0      	str	r0, [r4, #8]
 800462c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004630:	f7ff fb32 	bl	8003c98 <memset>
 8004634:	4620      	mov	r0, r4
 8004636:	bd70      	pop	{r4, r5, r6, pc}

08004638 <__sfp_lock_acquire>:
 8004638:	4801      	ldr	r0, [pc, #4]	; (8004640 <__sfp_lock_acquire+0x8>)
 800463a:	f000 b8b3 	b.w	80047a4 <__retarget_lock_acquire_recursive>
 800463e:	bf00      	nop
 8004640:	20000171 	.word	0x20000171

08004644 <__sfp_lock_release>:
 8004644:	4801      	ldr	r0, [pc, #4]	; (800464c <__sfp_lock_release+0x8>)
 8004646:	f000 b8ae 	b.w	80047a6 <__retarget_lock_release_recursive>
 800464a:	bf00      	nop
 800464c:	20000171 	.word	0x20000171

08004650 <__sinit_lock_acquire>:
 8004650:	4801      	ldr	r0, [pc, #4]	; (8004658 <__sinit_lock_acquire+0x8>)
 8004652:	f000 b8a7 	b.w	80047a4 <__retarget_lock_acquire_recursive>
 8004656:	bf00      	nop
 8004658:	20000172 	.word	0x20000172

0800465c <__sinit_lock_release>:
 800465c:	4801      	ldr	r0, [pc, #4]	; (8004664 <__sinit_lock_release+0x8>)
 800465e:	f000 b8a2 	b.w	80047a6 <__retarget_lock_release_recursive>
 8004662:	bf00      	nop
 8004664:	20000172 	.word	0x20000172

08004668 <__sinit>:
 8004668:	b510      	push	{r4, lr}
 800466a:	4604      	mov	r4, r0
 800466c:	f7ff fff0 	bl	8004650 <__sinit_lock_acquire>
 8004670:	69a3      	ldr	r3, [r4, #24]
 8004672:	b11b      	cbz	r3, 800467c <__sinit+0x14>
 8004674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004678:	f7ff bff0 	b.w	800465c <__sinit_lock_release>
 800467c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004680:	6523      	str	r3, [r4, #80]	; 0x50
 8004682:	4b13      	ldr	r3, [pc, #76]	; (80046d0 <__sinit+0x68>)
 8004684:	4a13      	ldr	r2, [pc, #76]	; (80046d4 <__sinit+0x6c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	62a2      	str	r2, [r4, #40]	; 0x28
 800468a:	42a3      	cmp	r3, r4
 800468c:	bf04      	itt	eq
 800468e:	2301      	moveq	r3, #1
 8004690:	61a3      	streq	r3, [r4, #24]
 8004692:	4620      	mov	r0, r4
 8004694:	f000 f820 	bl	80046d8 <__sfp>
 8004698:	6060      	str	r0, [r4, #4]
 800469a:	4620      	mov	r0, r4
 800469c:	f000 f81c 	bl	80046d8 <__sfp>
 80046a0:	60a0      	str	r0, [r4, #8]
 80046a2:	4620      	mov	r0, r4
 80046a4:	f000 f818 	bl	80046d8 <__sfp>
 80046a8:	2200      	movs	r2, #0
 80046aa:	60e0      	str	r0, [r4, #12]
 80046ac:	2104      	movs	r1, #4
 80046ae:	6860      	ldr	r0, [r4, #4]
 80046b0:	f7ff ff82 	bl	80045b8 <std>
 80046b4:	68a0      	ldr	r0, [r4, #8]
 80046b6:	2201      	movs	r2, #1
 80046b8:	2109      	movs	r1, #9
 80046ba:	f7ff ff7d 	bl	80045b8 <std>
 80046be:	68e0      	ldr	r0, [r4, #12]
 80046c0:	2202      	movs	r2, #2
 80046c2:	2112      	movs	r1, #18
 80046c4:	f7ff ff78 	bl	80045b8 <std>
 80046c8:	2301      	movs	r3, #1
 80046ca:	61a3      	str	r3, [r4, #24]
 80046cc:	e7d2      	b.n	8004674 <__sinit+0xc>
 80046ce:	bf00      	nop
 80046d0:	08004c2c 	.word	0x08004c2c
 80046d4:	08004601 	.word	0x08004601

080046d8 <__sfp>:
 80046d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046da:	4607      	mov	r7, r0
 80046dc:	f7ff ffac 	bl	8004638 <__sfp_lock_acquire>
 80046e0:	4b1e      	ldr	r3, [pc, #120]	; (800475c <__sfp+0x84>)
 80046e2:	681e      	ldr	r6, [r3, #0]
 80046e4:	69b3      	ldr	r3, [r6, #24]
 80046e6:	b913      	cbnz	r3, 80046ee <__sfp+0x16>
 80046e8:	4630      	mov	r0, r6
 80046ea:	f7ff ffbd 	bl	8004668 <__sinit>
 80046ee:	3648      	adds	r6, #72	; 0x48
 80046f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80046f4:	3b01      	subs	r3, #1
 80046f6:	d503      	bpl.n	8004700 <__sfp+0x28>
 80046f8:	6833      	ldr	r3, [r6, #0]
 80046fa:	b30b      	cbz	r3, 8004740 <__sfp+0x68>
 80046fc:	6836      	ldr	r6, [r6, #0]
 80046fe:	e7f7      	b.n	80046f0 <__sfp+0x18>
 8004700:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004704:	b9d5      	cbnz	r5, 800473c <__sfp+0x64>
 8004706:	4b16      	ldr	r3, [pc, #88]	; (8004760 <__sfp+0x88>)
 8004708:	60e3      	str	r3, [r4, #12]
 800470a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800470e:	6665      	str	r5, [r4, #100]	; 0x64
 8004710:	f000 f847 	bl	80047a2 <__retarget_lock_init_recursive>
 8004714:	f7ff ff96 	bl	8004644 <__sfp_lock_release>
 8004718:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800471c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004720:	6025      	str	r5, [r4, #0]
 8004722:	61a5      	str	r5, [r4, #24]
 8004724:	2208      	movs	r2, #8
 8004726:	4629      	mov	r1, r5
 8004728:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800472c:	f7ff fab4 	bl	8003c98 <memset>
 8004730:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004734:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004738:	4620      	mov	r0, r4
 800473a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800473c:	3468      	adds	r4, #104	; 0x68
 800473e:	e7d9      	b.n	80046f4 <__sfp+0x1c>
 8004740:	2104      	movs	r1, #4
 8004742:	4638      	mov	r0, r7
 8004744:	f7ff ff62 	bl	800460c <__sfmoreglue>
 8004748:	4604      	mov	r4, r0
 800474a:	6030      	str	r0, [r6, #0]
 800474c:	2800      	cmp	r0, #0
 800474e:	d1d5      	bne.n	80046fc <__sfp+0x24>
 8004750:	f7ff ff78 	bl	8004644 <__sfp_lock_release>
 8004754:	230c      	movs	r3, #12
 8004756:	603b      	str	r3, [r7, #0]
 8004758:	e7ee      	b.n	8004738 <__sfp+0x60>
 800475a:	bf00      	nop
 800475c:	08004c2c 	.word	0x08004c2c
 8004760:	ffff0001 	.word	0xffff0001

08004764 <_fwalk_reent>:
 8004764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004768:	4606      	mov	r6, r0
 800476a:	4688      	mov	r8, r1
 800476c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004770:	2700      	movs	r7, #0
 8004772:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004776:	f1b9 0901 	subs.w	r9, r9, #1
 800477a:	d505      	bpl.n	8004788 <_fwalk_reent+0x24>
 800477c:	6824      	ldr	r4, [r4, #0]
 800477e:	2c00      	cmp	r4, #0
 8004780:	d1f7      	bne.n	8004772 <_fwalk_reent+0xe>
 8004782:	4638      	mov	r0, r7
 8004784:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004788:	89ab      	ldrh	r3, [r5, #12]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d907      	bls.n	800479e <_fwalk_reent+0x3a>
 800478e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004792:	3301      	adds	r3, #1
 8004794:	d003      	beq.n	800479e <_fwalk_reent+0x3a>
 8004796:	4629      	mov	r1, r5
 8004798:	4630      	mov	r0, r6
 800479a:	47c0      	blx	r8
 800479c:	4307      	orrs	r7, r0
 800479e:	3568      	adds	r5, #104	; 0x68
 80047a0:	e7e9      	b.n	8004776 <_fwalk_reent+0x12>

080047a2 <__retarget_lock_init_recursive>:
 80047a2:	4770      	bx	lr

080047a4 <__retarget_lock_acquire_recursive>:
 80047a4:	4770      	bx	lr

080047a6 <__retarget_lock_release_recursive>:
 80047a6:	4770      	bx	lr

080047a8 <__swhatbuf_r>:
 80047a8:	b570      	push	{r4, r5, r6, lr}
 80047aa:	460e      	mov	r6, r1
 80047ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047b0:	2900      	cmp	r1, #0
 80047b2:	b096      	sub	sp, #88	; 0x58
 80047b4:	4614      	mov	r4, r2
 80047b6:	461d      	mov	r5, r3
 80047b8:	da08      	bge.n	80047cc <__swhatbuf_r+0x24>
 80047ba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	602a      	str	r2, [r5, #0]
 80047c2:	061a      	lsls	r2, r3, #24
 80047c4:	d410      	bmi.n	80047e8 <__swhatbuf_r+0x40>
 80047c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047ca:	e00e      	b.n	80047ea <__swhatbuf_r+0x42>
 80047cc:	466a      	mov	r2, sp
 80047ce:	f000 f9a7 	bl	8004b20 <_fstat_r>
 80047d2:	2800      	cmp	r0, #0
 80047d4:	dbf1      	blt.n	80047ba <__swhatbuf_r+0x12>
 80047d6:	9a01      	ldr	r2, [sp, #4]
 80047d8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80047dc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80047e0:	425a      	negs	r2, r3
 80047e2:	415a      	adcs	r2, r3
 80047e4:	602a      	str	r2, [r5, #0]
 80047e6:	e7ee      	b.n	80047c6 <__swhatbuf_r+0x1e>
 80047e8:	2340      	movs	r3, #64	; 0x40
 80047ea:	2000      	movs	r0, #0
 80047ec:	6023      	str	r3, [r4, #0]
 80047ee:	b016      	add	sp, #88	; 0x58
 80047f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080047f4 <__smakebuf_r>:
 80047f4:	898b      	ldrh	r3, [r1, #12]
 80047f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80047f8:	079d      	lsls	r5, r3, #30
 80047fa:	4606      	mov	r6, r0
 80047fc:	460c      	mov	r4, r1
 80047fe:	d507      	bpl.n	8004810 <__smakebuf_r+0x1c>
 8004800:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004804:	6023      	str	r3, [r4, #0]
 8004806:	6123      	str	r3, [r4, #16]
 8004808:	2301      	movs	r3, #1
 800480a:	6163      	str	r3, [r4, #20]
 800480c:	b002      	add	sp, #8
 800480e:	bd70      	pop	{r4, r5, r6, pc}
 8004810:	ab01      	add	r3, sp, #4
 8004812:	466a      	mov	r2, sp
 8004814:	f7ff ffc8 	bl	80047a8 <__swhatbuf_r>
 8004818:	9900      	ldr	r1, [sp, #0]
 800481a:	4605      	mov	r5, r0
 800481c:	4630      	mov	r0, r6
 800481e:	f000 f895 	bl	800494c <_malloc_r>
 8004822:	b948      	cbnz	r0, 8004838 <__smakebuf_r+0x44>
 8004824:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004828:	059a      	lsls	r2, r3, #22
 800482a:	d4ef      	bmi.n	800480c <__smakebuf_r+0x18>
 800482c:	f023 0303 	bic.w	r3, r3, #3
 8004830:	f043 0302 	orr.w	r3, r3, #2
 8004834:	81a3      	strh	r3, [r4, #12]
 8004836:	e7e3      	b.n	8004800 <__smakebuf_r+0xc>
 8004838:	4b0d      	ldr	r3, [pc, #52]	; (8004870 <__smakebuf_r+0x7c>)
 800483a:	62b3      	str	r3, [r6, #40]	; 0x28
 800483c:	89a3      	ldrh	r3, [r4, #12]
 800483e:	6020      	str	r0, [r4, #0]
 8004840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004844:	81a3      	strh	r3, [r4, #12]
 8004846:	9b00      	ldr	r3, [sp, #0]
 8004848:	6163      	str	r3, [r4, #20]
 800484a:	9b01      	ldr	r3, [sp, #4]
 800484c:	6120      	str	r0, [r4, #16]
 800484e:	b15b      	cbz	r3, 8004868 <__smakebuf_r+0x74>
 8004850:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004854:	4630      	mov	r0, r6
 8004856:	f000 f975 	bl	8004b44 <_isatty_r>
 800485a:	b128      	cbz	r0, 8004868 <__smakebuf_r+0x74>
 800485c:	89a3      	ldrh	r3, [r4, #12]
 800485e:	f023 0303 	bic.w	r3, r3, #3
 8004862:	f043 0301 	orr.w	r3, r3, #1
 8004866:	81a3      	strh	r3, [r4, #12]
 8004868:	89a0      	ldrh	r0, [r4, #12]
 800486a:	4305      	orrs	r5, r0
 800486c:	81a5      	strh	r5, [r4, #12]
 800486e:	e7cd      	b.n	800480c <__smakebuf_r+0x18>
 8004870:	08004601 	.word	0x08004601

08004874 <_free_r>:
 8004874:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004876:	2900      	cmp	r1, #0
 8004878:	d044      	beq.n	8004904 <_free_r+0x90>
 800487a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800487e:	9001      	str	r0, [sp, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	f1a1 0404 	sub.w	r4, r1, #4
 8004886:	bfb8      	it	lt
 8004888:	18e4      	addlt	r4, r4, r3
 800488a:	f000 f97d 	bl	8004b88 <__malloc_lock>
 800488e:	4a1e      	ldr	r2, [pc, #120]	; (8004908 <_free_r+0x94>)
 8004890:	9801      	ldr	r0, [sp, #4]
 8004892:	6813      	ldr	r3, [r2, #0]
 8004894:	b933      	cbnz	r3, 80048a4 <_free_r+0x30>
 8004896:	6063      	str	r3, [r4, #4]
 8004898:	6014      	str	r4, [r2, #0]
 800489a:	b003      	add	sp, #12
 800489c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80048a0:	f000 b978 	b.w	8004b94 <__malloc_unlock>
 80048a4:	42a3      	cmp	r3, r4
 80048a6:	d908      	bls.n	80048ba <_free_r+0x46>
 80048a8:	6825      	ldr	r5, [r4, #0]
 80048aa:	1961      	adds	r1, r4, r5
 80048ac:	428b      	cmp	r3, r1
 80048ae:	bf01      	itttt	eq
 80048b0:	6819      	ldreq	r1, [r3, #0]
 80048b2:	685b      	ldreq	r3, [r3, #4]
 80048b4:	1949      	addeq	r1, r1, r5
 80048b6:	6021      	streq	r1, [r4, #0]
 80048b8:	e7ed      	b.n	8004896 <_free_r+0x22>
 80048ba:	461a      	mov	r2, r3
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	b10b      	cbz	r3, 80048c4 <_free_r+0x50>
 80048c0:	42a3      	cmp	r3, r4
 80048c2:	d9fa      	bls.n	80048ba <_free_r+0x46>
 80048c4:	6811      	ldr	r1, [r2, #0]
 80048c6:	1855      	adds	r5, r2, r1
 80048c8:	42a5      	cmp	r5, r4
 80048ca:	d10b      	bne.n	80048e4 <_free_r+0x70>
 80048cc:	6824      	ldr	r4, [r4, #0]
 80048ce:	4421      	add	r1, r4
 80048d0:	1854      	adds	r4, r2, r1
 80048d2:	42a3      	cmp	r3, r4
 80048d4:	6011      	str	r1, [r2, #0]
 80048d6:	d1e0      	bne.n	800489a <_free_r+0x26>
 80048d8:	681c      	ldr	r4, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	6053      	str	r3, [r2, #4]
 80048de:	4421      	add	r1, r4
 80048e0:	6011      	str	r1, [r2, #0]
 80048e2:	e7da      	b.n	800489a <_free_r+0x26>
 80048e4:	d902      	bls.n	80048ec <_free_r+0x78>
 80048e6:	230c      	movs	r3, #12
 80048e8:	6003      	str	r3, [r0, #0]
 80048ea:	e7d6      	b.n	800489a <_free_r+0x26>
 80048ec:	6825      	ldr	r5, [r4, #0]
 80048ee:	1961      	adds	r1, r4, r5
 80048f0:	428b      	cmp	r3, r1
 80048f2:	bf04      	itt	eq
 80048f4:	6819      	ldreq	r1, [r3, #0]
 80048f6:	685b      	ldreq	r3, [r3, #4]
 80048f8:	6063      	str	r3, [r4, #4]
 80048fa:	bf04      	itt	eq
 80048fc:	1949      	addeq	r1, r1, r5
 80048fe:	6021      	streq	r1, [r4, #0]
 8004900:	6054      	str	r4, [r2, #4]
 8004902:	e7ca      	b.n	800489a <_free_r+0x26>
 8004904:	b003      	add	sp, #12
 8004906:	bd30      	pop	{r4, r5, pc}
 8004908:	20000174 	.word	0x20000174

0800490c <sbrk_aligned>:
 800490c:	b570      	push	{r4, r5, r6, lr}
 800490e:	4e0e      	ldr	r6, [pc, #56]	; (8004948 <sbrk_aligned+0x3c>)
 8004910:	460c      	mov	r4, r1
 8004912:	6831      	ldr	r1, [r6, #0]
 8004914:	4605      	mov	r5, r0
 8004916:	b911      	cbnz	r1, 800491e <sbrk_aligned+0x12>
 8004918:	f000 f88c 	bl	8004a34 <_sbrk_r>
 800491c:	6030      	str	r0, [r6, #0]
 800491e:	4621      	mov	r1, r4
 8004920:	4628      	mov	r0, r5
 8004922:	f000 f887 	bl	8004a34 <_sbrk_r>
 8004926:	1c43      	adds	r3, r0, #1
 8004928:	d00a      	beq.n	8004940 <sbrk_aligned+0x34>
 800492a:	1cc4      	adds	r4, r0, #3
 800492c:	f024 0403 	bic.w	r4, r4, #3
 8004930:	42a0      	cmp	r0, r4
 8004932:	d007      	beq.n	8004944 <sbrk_aligned+0x38>
 8004934:	1a21      	subs	r1, r4, r0
 8004936:	4628      	mov	r0, r5
 8004938:	f000 f87c 	bl	8004a34 <_sbrk_r>
 800493c:	3001      	adds	r0, #1
 800493e:	d101      	bne.n	8004944 <sbrk_aligned+0x38>
 8004940:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004944:	4620      	mov	r0, r4
 8004946:	bd70      	pop	{r4, r5, r6, pc}
 8004948:	20000178 	.word	0x20000178

0800494c <_malloc_r>:
 800494c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004950:	1ccd      	adds	r5, r1, #3
 8004952:	f025 0503 	bic.w	r5, r5, #3
 8004956:	3508      	adds	r5, #8
 8004958:	2d0c      	cmp	r5, #12
 800495a:	bf38      	it	cc
 800495c:	250c      	movcc	r5, #12
 800495e:	2d00      	cmp	r5, #0
 8004960:	4607      	mov	r7, r0
 8004962:	db01      	blt.n	8004968 <_malloc_r+0x1c>
 8004964:	42a9      	cmp	r1, r5
 8004966:	d905      	bls.n	8004974 <_malloc_r+0x28>
 8004968:	230c      	movs	r3, #12
 800496a:	603b      	str	r3, [r7, #0]
 800496c:	2600      	movs	r6, #0
 800496e:	4630      	mov	r0, r6
 8004970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004974:	4e2e      	ldr	r6, [pc, #184]	; (8004a30 <_malloc_r+0xe4>)
 8004976:	f000 f907 	bl	8004b88 <__malloc_lock>
 800497a:	6833      	ldr	r3, [r6, #0]
 800497c:	461c      	mov	r4, r3
 800497e:	bb34      	cbnz	r4, 80049ce <_malloc_r+0x82>
 8004980:	4629      	mov	r1, r5
 8004982:	4638      	mov	r0, r7
 8004984:	f7ff ffc2 	bl	800490c <sbrk_aligned>
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	4604      	mov	r4, r0
 800498c:	d14d      	bne.n	8004a2a <_malloc_r+0xde>
 800498e:	6834      	ldr	r4, [r6, #0]
 8004990:	4626      	mov	r6, r4
 8004992:	2e00      	cmp	r6, #0
 8004994:	d140      	bne.n	8004a18 <_malloc_r+0xcc>
 8004996:	6823      	ldr	r3, [r4, #0]
 8004998:	4631      	mov	r1, r6
 800499a:	4638      	mov	r0, r7
 800499c:	eb04 0803 	add.w	r8, r4, r3
 80049a0:	f000 f848 	bl	8004a34 <_sbrk_r>
 80049a4:	4580      	cmp	r8, r0
 80049a6:	d13a      	bne.n	8004a1e <_malloc_r+0xd2>
 80049a8:	6821      	ldr	r1, [r4, #0]
 80049aa:	3503      	adds	r5, #3
 80049ac:	1a6d      	subs	r5, r5, r1
 80049ae:	f025 0503 	bic.w	r5, r5, #3
 80049b2:	3508      	adds	r5, #8
 80049b4:	2d0c      	cmp	r5, #12
 80049b6:	bf38      	it	cc
 80049b8:	250c      	movcc	r5, #12
 80049ba:	4629      	mov	r1, r5
 80049bc:	4638      	mov	r0, r7
 80049be:	f7ff ffa5 	bl	800490c <sbrk_aligned>
 80049c2:	3001      	adds	r0, #1
 80049c4:	d02b      	beq.n	8004a1e <_malloc_r+0xd2>
 80049c6:	6823      	ldr	r3, [r4, #0]
 80049c8:	442b      	add	r3, r5
 80049ca:	6023      	str	r3, [r4, #0]
 80049cc:	e00e      	b.n	80049ec <_malloc_r+0xa0>
 80049ce:	6822      	ldr	r2, [r4, #0]
 80049d0:	1b52      	subs	r2, r2, r5
 80049d2:	d41e      	bmi.n	8004a12 <_malloc_r+0xc6>
 80049d4:	2a0b      	cmp	r2, #11
 80049d6:	d916      	bls.n	8004a06 <_malloc_r+0xba>
 80049d8:	1961      	adds	r1, r4, r5
 80049da:	42a3      	cmp	r3, r4
 80049dc:	6025      	str	r5, [r4, #0]
 80049de:	bf18      	it	ne
 80049e0:	6059      	strne	r1, [r3, #4]
 80049e2:	6863      	ldr	r3, [r4, #4]
 80049e4:	bf08      	it	eq
 80049e6:	6031      	streq	r1, [r6, #0]
 80049e8:	5162      	str	r2, [r4, r5]
 80049ea:	604b      	str	r3, [r1, #4]
 80049ec:	4638      	mov	r0, r7
 80049ee:	f104 060b 	add.w	r6, r4, #11
 80049f2:	f000 f8cf 	bl	8004b94 <__malloc_unlock>
 80049f6:	f026 0607 	bic.w	r6, r6, #7
 80049fa:	1d23      	adds	r3, r4, #4
 80049fc:	1af2      	subs	r2, r6, r3
 80049fe:	d0b6      	beq.n	800496e <_malloc_r+0x22>
 8004a00:	1b9b      	subs	r3, r3, r6
 8004a02:	50a3      	str	r3, [r4, r2]
 8004a04:	e7b3      	b.n	800496e <_malloc_r+0x22>
 8004a06:	6862      	ldr	r2, [r4, #4]
 8004a08:	42a3      	cmp	r3, r4
 8004a0a:	bf0c      	ite	eq
 8004a0c:	6032      	streq	r2, [r6, #0]
 8004a0e:	605a      	strne	r2, [r3, #4]
 8004a10:	e7ec      	b.n	80049ec <_malloc_r+0xa0>
 8004a12:	4623      	mov	r3, r4
 8004a14:	6864      	ldr	r4, [r4, #4]
 8004a16:	e7b2      	b.n	800497e <_malloc_r+0x32>
 8004a18:	4634      	mov	r4, r6
 8004a1a:	6876      	ldr	r6, [r6, #4]
 8004a1c:	e7b9      	b.n	8004992 <_malloc_r+0x46>
 8004a1e:	230c      	movs	r3, #12
 8004a20:	603b      	str	r3, [r7, #0]
 8004a22:	4638      	mov	r0, r7
 8004a24:	f000 f8b6 	bl	8004b94 <__malloc_unlock>
 8004a28:	e7a1      	b.n	800496e <_malloc_r+0x22>
 8004a2a:	6025      	str	r5, [r4, #0]
 8004a2c:	e7de      	b.n	80049ec <_malloc_r+0xa0>
 8004a2e:	bf00      	nop
 8004a30:	20000174 	.word	0x20000174

08004a34 <_sbrk_r>:
 8004a34:	b538      	push	{r3, r4, r5, lr}
 8004a36:	4d06      	ldr	r5, [pc, #24]	; (8004a50 <_sbrk_r+0x1c>)
 8004a38:	2300      	movs	r3, #0
 8004a3a:	4604      	mov	r4, r0
 8004a3c:	4608      	mov	r0, r1
 8004a3e:	602b      	str	r3, [r5, #0]
 8004a40:	f7fc fa08 	bl	8000e54 <_sbrk>
 8004a44:	1c43      	adds	r3, r0, #1
 8004a46:	d102      	bne.n	8004a4e <_sbrk_r+0x1a>
 8004a48:	682b      	ldr	r3, [r5, #0]
 8004a4a:	b103      	cbz	r3, 8004a4e <_sbrk_r+0x1a>
 8004a4c:	6023      	str	r3, [r4, #0]
 8004a4e:	bd38      	pop	{r3, r4, r5, pc}
 8004a50:	2000017c 	.word	0x2000017c

08004a54 <__sread>:
 8004a54:	b510      	push	{r4, lr}
 8004a56:	460c      	mov	r4, r1
 8004a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a5c:	f000 f8a0 	bl	8004ba0 <_read_r>
 8004a60:	2800      	cmp	r0, #0
 8004a62:	bfab      	itete	ge
 8004a64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a66:	89a3      	ldrhlt	r3, [r4, #12]
 8004a68:	181b      	addge	r3, r3, r0
 8004a6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004a6e:	bfac      	ite	ge
 8004a70:	6563      	strge	r3, [r4, #84]	; 0x54
 8004a72:	81a3      	strhlt	r3, [r4, #12]
 8004a74:	bd10      	pop	{r4, pc}

08004a76 <__swrite>:
 8004a76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a7a:	461f      	mov	r7, r3
 8004a7c:	898b      	ldrh	r3, [r1, #12]
 8004a7e:	05db      	lsls	r3, r3, #23
 8004a80:	4605      	mov	r5, r0
 8004a82:	460c      	mov	r4, r1
 8004a84:	4616      	mov	r6, r2
 8004a86:	d505      	bpl.n	8004a94 <__swrite+0x1e>
 8004a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f000 f868 	bl	8004b64 <_lseek_r>
 8004a94:	89a3      	ldrh	r3, [r4, #12]
 8004a96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a9e:	81a3      	strh	r3, [r4, #12]
 8004aa0:	4632      	mov	r2, r6
 8004aa2:	463b      	mov	r3, r7
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004aaa:	f000 b817 	b.w	8004adc <_write_r>

08004aae <__sseek>:
 8004aae:	b510      	push	{r4, lr}
 8004ab0:	460c      	mov	r4, r1
 8004ab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ab6:	f000 f855 	bl	8004b64 <_lseek_r>
 8004aba:	1c43      	adds	r3, r0, #1
 8004abc:	89a3      	ldrh	r3, [r4, #12]
 8004abe:	bf15      	itete	ne
 8004ac0:	6560      	strne	r0, [r4, #84]	; 0x54
 8004ac2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004ac6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004aca:	81a3      	strheq	r3, [r4, #12]
 8004acc:	bf18      	it	ne
 8004ace:	81a3      	strhne	r3, [r4, #12]
 8004ad0:	bd10      	pop	{r4, pc}

08004ad2 <__sclose>:
 8004ad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad6:	f000 b813 	b.w	8004b00 <_close_r>
	...

08004adc <_write_r>:
 8004adc:	b538      	push	{r3, r4, r5, lr}
 8004ade:	4d07      	ldr	r5, [pc, #28]	; (8004afc <_write_r+0x20>)
 8004ae0:	4604      	mov	r4, r0
 8004ae2:	4608      	mov	r0, r1
 8004ae4:	4611      	mov	r1, r2
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	602a      	str	r2, [r5, #0]
 8004aea:	461a      	mov	r2, r3
 8004aec:	f7fc f961 	bl	8000db2 <_write>
 8004af0:	1c43      	adds	r3, r0, #1
 8004af2:	d102      	bne.n	8004afa <_write_r+0x1e>
 8004af4:	682b      	ldr	r3, [r5, #0]
 8004af6:	b103      	cbz	r3, 8004afa <_write_r+0x1e>
 8004af8:	6023      	str	r3, [r4, #0]
 8004afa:	bd38      	pop	{r3, r4, r5, pc}
 8004afc:	2000017c 	.word	0x2000017c

08004b00 <_close_r>:
 8004b00:	b538      	push	{r3, r4, r5, lr}
 8004b02:	4d06      	ldr	r5, [pc, #24]	; (8004b1c <_close_r+0x1c>)
 8004b04:	2300      	movs	r3, #0
 8004b06:	4604      	mov	r4, r0
 8004b08:	4608      	mov	r0, r1
 8004b0a:	602b      	str	r3, [r5, #0]
 8004b0c:	f7fc f96d 	bl	8000dea <_close>
 8004b10:	1c43      	adds	r3, r0, #1
 8004b12:	d102      	bne.n	8004b1a <_close_r+0x1a>
 8004b14:	682b      	ldr	r3, [r5, #0]
 8004b16:	b103      	cbz	r3, 8004b1a <_close_r+0x1a>
 8004b18:	6023      	str	r3, [r4, #0]
 8004b1a:	bd38      	pop	{r3, r4, r5, pc}
 8004b1c:	2000017c 	.word	0x2000017c

08004b20 <_fstat_r>:
 8004b20:	b538      	push	{r3, r4, r5, lr}
 8004b22:	4d07      	ldr	r5, [pc, #28]	; (8004b40 <_fstat_r+0x20>)
 8004b24:	2300      	movs	r3, #0
 8004b26:	4604      	mov	r4, r0
 8004b28:	4608      	mov	r0, r1
 8004b2a:	4611      	mov	r1, r2
 8004b2c:	602b      	str	r3, [r5, #0]
 8004b2e:	f7fc f968 	bl	8000e02 <_fstat>
 8004b32:	1c43      	adds	r3, r0, #1
 8004b34:	d102      	bne.n	8004b3c <_fstat_r+0x1c>
 8004b36:	682b      	ldr	r3, [r5, #0]
 8004b38:	b103      	cbz	r3, 8004b3c <_fstat_r+0x1c>
 8004b3a:	6023      	str	r3, [r4, #0]
 8004b3c:	bd38      	pop	{r3, r4, r5, pc}
 8004b3e:	bf00      	nop
 8004b40:	2000017c 	.word	0x2000017c

08004b44 <_isatty_r>:
 8004b44:	b538      	push	{r3, r4, r5, lr}
 8004b46:	4d06      	ldr	r5, [pc, #24]	; (8004b60 <_isatty_r+0x1c>)
 8004b48:	2300      	movs	r3, #0
 8004b4a:	4604      	mov	r4, r0
 8004b4c:	4608      	mov	r0, r1
 8004b4e:	602b      	str	r3, [r5, #0]
 8004b50:	f7fc f967 	bl	8000e22 <_isatty>
 8004b54:	1c43      	adds	r3, r0, #1
 8004b56:	d102      	bne.n	8004b5e <_isatty_r+0x1a>
 8004b58:	682b      	ldr	r3, [r5, #0]
 8004b5a:	b103      	cbz	r3, 8004b5e <_isatty_r+0x1a>
 8004b5c:	6023      	str	r3, [r4, #0]
 8004b5e:	bd38      	pop	{r3, r4, r5, pc}
 8004b60:	2000017c 	.word	0x2000017c

08004b64 <_lseek_r>:
 8004b64:	b538      	push	{r3, r4, r5, lr}
 8004b66:	4d07      	ldr	r5, [pc, #28]	; (8004b84 <_lseek_r+0x20>)
 8004b68:	4604      	mov	r4, r0
 8004b6a:	4608      	mov	r0, r1
 8004b6c:	4611      	mov	r1, r2
 8004b6e:	2200      	movs	r2, #0
 8004b70:	602a      	str	r2, [r5, #0]
 8004b72:	461a      	mov	r2, r3
 8004b74:	f7fc f960 	bl	8000e38 <_lseek>
 8004b78:	1c43      	adds	r3, r0, #1
 8004b7a:	d102      	bne.n	8004b82 <_lseek_r+0x1e>
 8004b7c:	682b      	ldr	r3, [r5, #0]
 8004b7e:	b103      	cbz	r3, 8004b82 <_lseek_r+0x1e>
 8004b80:	6023      	str	r3, [r4, #0]
 8004b82:	bd38      	pop	{r3, r4, r5, pc}
 8004b84:	2000017c 	.word	0x2000017c

08004b88 <__malloc_lock>:
 8004b88:	4801      	ldr	r0, [pc, #4]	; (8004b90 <__malloc_lock+0x8>)
 8004b8a:	f7ff be0b 	b.w	80047a4 <__retarget_lock_acquire_recursive>
 8004b8e:	bf00      	nop
 8004b90:	20000170 	.word	0x20000170

08004b94 <__malloc_unlock>:
 8004b94:	4801      	ldr	r0, [pc, #4]	; (8004b9c <__malloc_unlock+0x8>)
 8004b96:	f7ff be06 	b.w	80047a6 <__retarget_lock_release_recursive>
 8004b9a:	bf00      	nop
 8004b9c:	20000170 	.word	0x20000170

08004ba0 <_read_r>:
 8004ba0:	b538      	push	{r3, r4, r5, lr}
 8004ba2:	4d07      	ldr	r5, [pc, #28]	; (8004bc0 <_read_r+0x20>)
 8004ba4:	4604      	mov	r4, r0
 8004ba6:	4608      	mov	r0, r1
 8004ba8:	4611      	mov	r1, r2
 8004baa:	2200      	movs	r2, #0
 8004bac:	602a      	str	r2, [r5, #0]
 8004bae:	461a      	mov	r2, r3
 8004bb0:	f7fc f8e2 	bl	8000d78 <_read>
 8004bb4:	1c43      	adds	r3, r0, #1
 8004bb6:	d102      	bne.n	8004bbe <_read_r+0x1e>
 8004bb8:	682b      	ldr	r3, [r5, #0]
 8004bba:	b103      	cbz	r3, 8004bbe <_read_r+0x1e>
 8004bbc:	6023      	str	r3, [r4, #0]
 8004bbe:	bd38      	pop	{r3, r4, r5, pc}
 8004bc0:	2000017c 	.word	0x2000017c

08004bc4 <_init>:
 8004bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bc6:	bf00      	nop
 8004bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bca:	bc08      	pop	{r3}
 8004bcc:	469e      	mov	lr, r3
 8004bce:	4770      	bx	lr

08004bd0 <_fini>:
 8004bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd2:	bf00      	nop
 8004bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bd6:	bc08      	pop	{r3}
 8004bd8:	469e      	mov	lr, r3
 8004bda:	4770      	bx	lr
