Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Aug 25 07:52:14 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (13104)
8. checking generated_clocks (0)
9. checking loops (39)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13104)
----------------------------------
 There are 13104 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (39)
----------------------
 There are 39 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.521       -1.521                      1                29925        0.051        0.000                      0                29909        3.000        0.000                       0                 13112  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         15.350        0.000                      0                18554        0.195        0.000                      0                18554       18.822        0.000                       0                  9335  
  o_clk_5mhz_clk_wiz_0          27.918        0.000                      0                10777        0.059        0.000                      0                10777       28.211        0.000                       0                  3773  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       15.355        0.000                      0                18554        0.195        0.000                      0                18554       18.822        0.000                       0                  9335  
  o_clk_5mhz_clk_wiz_0_1        27.927        0.000                      0                10777        0.068        0.000                      0                10777       28.211        0.000                       0                  3773  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.597        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         15.350        0.000                      0                18554        0.057        0.000                      0                18554  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.597        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.521       -1.521                      1                    9        0.135        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.521       -1.521                      1                    9        0.135        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          27.918        0.000                      0                10777        0.051        0.000                      0                10777  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       15.350        0.000                      0                18554        0.057        0.000                      0                18554  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.597        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.597        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.512       -1.512                      1                    9        0.144        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        27.918        0.000                      0                10777        0.051        0.000                      0                10777  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.512       -1.512                      1                    9        0.144        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         34.402        0.000                      0                   74        0.593        0.000                      0                   74  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         34.402        0.000                      0                   74        0.455        0.000                      0                   74  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       34.402        0.000                      0                   74        0.455        0.000                      0                   74  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       34.408        0.000                      0                   74        0.593        0.000                      0                   74  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          84.092        0.000                      0                  503        2.384        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          84.092        0.000                      0                  503        2.201        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        84.092        0.000                      0                  503        2.201        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        84.101        0.000                      0                  503        2.384        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[31][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.852ns  (logic 2.950ns (12.368%)  route 20.902ns (87.632%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.166    20.668    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X67Y126        LUT6 (Prop_lut6_I5_O)        0.124    20.792 r  debuggerTop/video_fifo/r_linebuffer0[31][23]_i_1/O
                         net (fo=12, routed)          2.173    22.965    debuggerTop/video_output/r_linebuffer0_reg[31][4]_0[0]
    SLICE_X70Y124        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y124        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][12]/C
                         clock pessimism              0.560    38.622    
                         clock uncertainty           -0.138    38.484    
    SLICE_X70Y124        FDCE (Setup_fdce_C_CE)      -0.169    38.315    debuggerTop/video_output/r_linebuffer0_reg[31][12]
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                         -22.965    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[51][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.059ns  (logic 2.454ns (10.200%)  route 21.605ns (89.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.259 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.605    23.172    debuggerTop/video_output/D[6]
    SLICE_X41Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[51][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.676    38.259    debuggerTop/video_output/o_clk_25mhz
    SLICE_X41Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[51][14]/C
                         clock pessimism              0.488    38.748    
                         clock uncertainty           -0.138    38.610    
    SLICE_X41Y154        FDCE (Setup_fdce_C_D)       -0.081    38.529    debuggerTop/video_output/r_linebuffer1_reg[51][14]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                         -23.172    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             15.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[60][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.030ns  (logic 2.454ns (10.212%)  route 21.576ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.259 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.576    23.144    debuggerTop/video_output/D[6]
    SLICE_X40Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.676    38.259    debuggerTop/video_output/o_clk_25mhz
    SLICE_X40Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][14]/C
                         clock pessimism              0.488    38.748    
                         clock uncertainty           -0.138    38.610    
    SLICE_X40Y154        FDCE (Setup_fdce_C_D)       -0.095    38.515    debuggerTop/video_output/r_linebuffer1_reg[60][14]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                         -23.144    
  -------------------------------------------------------------------
                         slack                                 15.371    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[59][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.932ns  (logic 2.454ns (10.254%)  route 21.478ns (89.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.478    23.046    debuggerTop/video_output/D[6]
    SLICE_X43Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X43Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X43Y155        FDCE (Setup_fdce_C_D)       -0.081    38.526    debuggerTop/video_output/r_linebuffer1_reg[59][14]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                         -23.046    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             15.533ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[58][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.866ns  (logic 2.454ns (10.282%)  route 21.412ns (89.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.412    22.980    debuggerTop/video_output/D[6]
    SLICE_X43Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X43Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X43Y154        FDCE (Setup_fdce_C_D)       -0.095    38.512    debuggerTop/video_output/r_linebuffer1_reg[58][14]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                         -22.980    
  -------------------------------------------------------------------
                         slack                                 15.533    

Slack (MET) :             15.551ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[61][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.876ns  (logic 2.454ns (10.278%)  route 21.422ns (89.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.422    22.989    debuggerTop/video_output/D[6]
    SLICE_X45Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[61][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[61][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X45Y154        FDCE (Setup_fdce_C_D)       -0.067    38.540    debuggerTop/video_output/r_linebuffer1_reg[61][14]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                         -22.989    
  -------------------------------------------------------------------
                         slack                                 15.551    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][22]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][22]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][23]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][23]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][4]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][4]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][5]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][5]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.123%)  route 0.152ns (44.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.152    -0.313    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X58Y111        LUT2 (Prop_lut2_I1_O)        0.046    -0.267 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.131    -0.462    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.638    -0.526    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y160        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=11, routed)          0.121    -0.264    debuggerTop/vga_generator/r_y_reg[10]_0[0]
    SLICE_X53Y160        LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X53Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.912    -0.761    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.248    -0.513    
    SLICE_X53Y160        FDCE (Hold_fdce_C_D)         0.092    -0.421    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.152    -0.313    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X58Y111        LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.120    -0.473    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.325    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.066    -0.540    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.479%)  route 0.086ns (27.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.639    -0.525    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=8, routed)           0.086    -0.311    debuggerTop/vga_generator/Q[9]
    SLICE_X53Y158        LUT4 (Prop_lut4_I0_O)        0.099    -0.212 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    debuggerTop/vga_generator/r_x[10]
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.235    -0.525    
    SLICE_X53Y158        FDCE (Hold_fdce_C_D)         0.092    -0.433    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.202%)  route 0.100ns (28.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=4, routed)           0.100    -0.358    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X60Y110        LUT4 (Prop_lut4_I3_O)        0.099    -0.259 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[4]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X60Y110        FDRE (Hold_fdre_C_D)         0.121    -0.485    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.977%)  route 0.172ns (55.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y110        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.293    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.070    -0.520    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.357    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X45Y111        FDRE (Hold_fdre_C_D)         0.017    -0.587    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.130    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X58Y110        FDRE (Hold_fdre_C_D)         0.063    -0.543    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X61Y111        LUT3 (Prop_lut3_I2_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X61Y111        FDRE (Hold_fdre_C_D)         0.092    -0.514    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y44     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X58Y158    debuggerTop/video_output/r_linebuffer0_reg[223][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X59Y155    debuggerTop/video_output/r_linebuffer0_reg[223][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X64Y156    debuggerTop/video_output/r_linebuffer0_reg[223][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X59Y155    debuggerTop/video_output/r_linebuffer0_reg[223][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X50Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X50Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X71Y125    debuggerTop/video_output/r_linebuffer0_reg[22][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[22][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X66Y124    debuggerTop/video_output/r_linebuffer0_reg[24][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer0_reg[24][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer0_reg[24][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer0_reg[24][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer0_reg[24][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X67Y124    debuggerTop/video_output/r_linebuffer0_reg[25][12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X50Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X50Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y158    debuggerTop/video_output/r_linebuffer0_reg[223][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y155    debuggerTop/video_output/r_linebuffer0_reg[223][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y156    debuggerTop/video_output/r_linebuffer0_reg[223][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y155    debuggerTop/video_output/r_linebuffer0_reg[223][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y157    debuggerTop/video_output/r_linebuffer0_reg[223][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.918ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.644ns  (logic 10.746ns (16.884%)  route 52.898ns (83.115%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.457   155.491    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.549   183.677    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.409    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -155.491    
  -------------------------------------------------------------------
                         slack                                 27.918    

Slack (MET) :             28.257ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.306ns  (logic 10.746ns (16.975%)  route 52.560ns (83.025%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.119   155.153    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.550   183.678    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.410    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -155.153    
  -------------------------------------------------------------------
                         slack                                 28.257    

Slack (MET) :             28.391ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.195ns  (logic 10.746ns (17.004%)  route 52.449ns (82.996%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.008   155.042    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.567   183.695    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.183   183.999    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.433    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.433    
                         arrival time                        -155.042    
  -------------------------------------------------------------------
                         slack                                 28.391    

Slack (MET) :             28.480ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.104ns  (logic 10.746ns (17.029%)  route 52.358ns (82.971%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 183.692 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.916   154.950    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.564   183.692    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.179    
                         clock uncertainty           -0.183   183.996    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.430    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.430    
                         arrival time                        -154.951    
  -------------------------------------------------------------------
                         slack                                 28.480    

Slack (MET) :             28.640ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.948ns  (logic 10.746ns (17.071%)  route 52.202ns (82.929%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 183.696 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.760   154.795    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.568   183.696    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.183    
                         clock uncertainty           -0.183   184.000    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.434    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.434    
                         arrival time                        -154.795    
  -------------------------------------------------------------------
                         slack                                 28.640    

Slack (MET) :             28.876ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.704ns  (logic 10.746ns (17.138%)  route 51.958ns (82.862%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 183.688 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.516   154.551    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.560   183.688    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.175    
                         clock uncertainty           -0.183   183.992    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.426    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.426    
                         arrival time                        -154.551    
  -------------------------------------------------------------------
                         slack                                 28.876    

Slack (MET) :             28.938ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.637ns  (logic 10.746ns (17.156%)  route 51.891ns (82.844%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.449   154.483    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.555   183.683    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.421    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -154.483    
  -------------------------------------------------------------------
                         slack                                 28.938    

Slack (MET) :             29.052ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.519ns  (logic 10.746ns (17.188%)  route 51.773ns (82.812%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 183.680 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.332   154.366    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.552   183.680    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.167    
                         clock uncertainty           -0.183   183.984    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.418    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -154.366    
  -------------------------------------------------------------------
                         slack                                 29.052    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.478ns  (logic 10.622ns (17.001%)  route 51.856ns (82.999%))
  Logic Levels:           67  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=32)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.627   151.426    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124   151.550 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_14/O
                         net (fo=16, routed)          2.774   154.324    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.183   184.079    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -154.324    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.253ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.323ns  (logic 10.746ns (17.242%)  route 51.577ns (82.758%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.136   154.170    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.557   183.685    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.423    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -154.170    
  -------------------------------------------------------------------
                         slack                                 29.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.824ns  (logic 0.116ns (6.361%)  route 1.708ns (93.639%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.710    92.121    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.045    92.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.498    92.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.045    92.709 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.000    92.709    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0[4]
    SLICE_X45Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.910    91.811    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X45Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.368    
                         clock uncertainty            0.183    92.551    
    SLICE_X45Y48         FDCE (Hold_fdce_C_D)         0.099    92.650    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.650    
                         arrival time                          92.709    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.116ns (6.539%)  route 1.658ns (93.461%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.789    -0.374    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.123    -0.206    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.161 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.247     0.085    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X44Y52         FDCE (Hold_fdce_C_D)         0.070    -0.025    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.116ns (6.101%)  route 1.785ns (93.899%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.789    -0.374    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.257    -0.073    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_2/O
                         net (fo=5, routed)           0.240     0.212    debuggerTop/nes/cpu2A03/cpu6502/dor/D[3]
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.183    -0.026    
    SLICE_X47Y48         FDCE (Hold_fdce_C_D)         0.070     0.044    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.206ns (10.499%)  route 1.756ns (89.501%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.790    -0.374    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[3]_i_15/O
                         net (fo=1, routed)           0.082    -0.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_5
    SLICE_X49Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_10/O
                         net (fo=2, routed)           0.329     0.127    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_2
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.172 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_4/O
                         net (fo=1, routed)           0.056     0.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_4_n_2
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.273 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.273    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]_1[1]
    SLICE_X50Y46         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.905    -0.768    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X50Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.183    -0.029    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     0.091    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.945ns  (logic 0.161ns (8.279%)  route 1.784ns (91.721%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.869    92.280    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.045    92.325 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_26/O
                         net (fo=1, routed)           0.150    92.475    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.045    92.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2/O
                         net (fo=11, routed)          0.265    92.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.045    92.830 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           0.000    92.830    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[7]
    SLICE_X49Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    91.809    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X49Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.366    
                         clock uncertainty            0.183    92.549    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.099    92.648    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.648    
                         arrival time                          92.830    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.954ns  (logic 0.161ns (8.240%)  route 1.793ns (91.760%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.855    92.265    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.045    92.310 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_5/O
                         net (fo=1, routed)           0.298    92.608    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_5_n_2
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.045    92.653 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_2/O
                         net (fo=1, routed)           0.142    92.794    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I3_O)        0.045    92.839 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_1/O
                         net (fo=1, routed)           0.000    92.839    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X47Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X47Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.183    92.548    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)         0.098    92.646    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                        -92.646    
                         arrival time                          92.839    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.973ns  (logic 0.161ns (8.161%)  route 1.812ns (91.839%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.756    92.167    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.045    92.212 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_16/O
                         net (fo=2, routed)           0.272    92.483    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_reg_1
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.045    92.528 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_5/O
                         net (fo=2, routed)           0.285    92.813    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.045    92.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_1/O
                         net (fo=1, routed)           0.000    92.858    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X49Y45         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y45         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.183    92.548    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.098    92.646    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                        -92.646    
                         arrival time                          92.858    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        2.011ns  (logic 0.161ns (8.007%)  route 1.850ns (91.993%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.720    92.130    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.045    92.175 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_z_i_9/O
                         net (fo=2, routed)           0.280    92.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_5
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.045    92.500 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=1, routed)           0.351    92.851    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2_n_2
    SLICE_X46Y48         LUT6 (Prop_lut6_I4_O)        0.045    92.896 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.896    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_2
    SLICE_X46Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    91.809    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X46Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.366    
                         clock uncertainty            0.183    92.549    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.124    92.673    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.673    
                         arrival time                          92.896    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.161ns (8.215%)  route 1.799ns (91.785%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.710    -0.453    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.408 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.180    -0.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.183 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_6/O
                         net (fo=1, routed)           0.203     0.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_6_n_2
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.064 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1/O
                         net (fo=4, routed)           0.207     0.271    debuggerTop/nes/cpu2A03/cpu6502/dor/D[4]
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.183    -0.026    
    SLICE_X47Y48         FDCE (Hold_fdce_C_D)         0.066     0.040    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.729%)  route 0.180ns (55.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 91.731 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.605ns = ( 91.969 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.559    91.969    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y68         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.146    92.115 r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/Q
                         net (fo=3, routed)           0.180    92.295    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[11]
    SLICE_X48Y66         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.830    91.731    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y66         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.985    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.077    92.062    debuggerTop/nes/ppu/r_video_address_reg[13]
  -------------------------------------------------------------------
                         required time                        -92.062    
                         arrival time                          92.295    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y12     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y4      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y8      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y2      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y2      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y19     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y9      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y9      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y9      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y69     debuggerTop/profiler/r_sample_write_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X42Y82     debuggerTop/nes/ppu/r_oam_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X45Y82     debuggerTop/nes/ppu/r_oam_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X42Y82     debuggerTop/nes/ppu/r_oam_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X45Y82     debuggerTop/nes/ppu/r_oam_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X45Y82     debuggerTop/nes/ppu/r_oam_reg[0][4]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y69     debuggerTop/profiler/r_sample_write_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.355ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[31][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.852ns  (logic 2.950ns (12.368%)  route 20.902ns (87.632%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.166    20.668    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X67Y126        LUT6 (Prop_lut6_I5_O)        0.124    20.792 r  debuggerTop/video_fifo/r_linebuffer0[31][23]_i_1/O
                         net (fo=12, routed)          2.173    22.965    debuggerTop/video_output/r_linebuffer0_reg[31][4]_0[0]
    SLICE_X70Y124        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y124        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][12]/C
                         clock pessimism              0.560    38.622    
                         clock uncertainty           -0.132    38.490    
    SLICE_X70Y124        FDCE (Setup_fdce_C_CE)      -0.169    38.321    debuggerTop/video_output/r_linebuffer0_reg[31][12]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                         -22.965    
  -------------------------------------------------------------------
                         slack                                 15.355    

Slack (MET) :             15.362ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[51][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.059ns  (logic 2.454ns (10.200%)  route 21.605ns (89.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.259 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.605    23.172    debuggerTop/video_output/D[6]
    SLICE_X41Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[51][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.676    38.259    debuggerTop/video_output/o_clk_25mhz
    SLICE_X41Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[51][14]/C
                         clock pessimism              0.488    38.748    
                         clock uncertainty           -0.132    38.616    
    SLICE_X41Y154        FDCE (Setup_fdce_C_D)       -0.081    38.535    debuggerTop/video_output/r_linebuffer1_reg[51][14]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -23.172    
  -------------------------------------------------------------------
                         slack                                 15.362    

Slack (MET) :             15.377ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[60][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.030ns  (logic 2.454ns (10.212%)  route 21.576ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.259 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.576    23.144    debuggerTop/video_output/D[6]
    SLICE_X40Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.676    38.259    debuggerTop/video_output/o_clk_25mhz
    SLICE_X40Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][14]/C
                         clock pessimism              0.488    38.748    
                         clock uncertainty           -0.132    38.616    
    SLICE_X40Y154        FDCE (Setup_fdce_C_D)       -0.095    38.521    debuggerTop/video_output/r_linebuffer1_reg[60][14]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                         -23.144    
  -------------------------------------------------------------------
                         slack                                 15.377    

Slack (MET) :             15.486ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[59][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.932ns  (logic 2.454ns (10.254%)  route 21.478ns (89.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.478    23.046    debuggerTop/video_output/D[6]
    SLICE_X43Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X43Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.132    38.613    
    SLICE_X43Y155        FDCE (Setup_fdce_C_D)       -0.081    38.532    debuggerTop/video_output/r_linebuffer1_reg[59][14]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -23.046    
  -------------------------------------------------------------------
                         slack                                 15.486    

Slack (MET) :             15.538ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[58][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.866ns  (logic 2.454ns (10.282%)  route 21.412ns (89.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.412    22.980    debuggerTop/video_output/D[6]
    SLICE_X43Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X43Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.132    38.613    
    SLICE_X43Y154        FDCE (Setup_fdce_C_D)       -0.095    38.518    debuggerTop/video_output/r_linebuffer1_reg[58][14]
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                         -22.980    
  -------------------------------------------------------------------
                         slack                                 15.538    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[61][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.876ns  (logic 2.454ns (10.278%)  route 21.422ns (89.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.422    22.989    debuggerTop/video_output/D[6]
    SLICE_X45Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[61][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[61][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.132    38.613    
    SLICE_X45Y154        FDCE (Setup_fdce_C_D)       -0.067    38.546    debuggerTop/video_output/r_linebuffer1_reg[61][14]
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                         -22.989    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.565ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][22]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.132    38.485    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.280    debuggerTop/video_output/r_linebuffer0_reg[95][22]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.565    

Slack (MET) :             15.565ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][23]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.132    38.485    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.280    debuggerTop/video_output/r_linebuffer0_reg[95][23]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.565    

Slack (MET) :             15.565ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][4]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.132    38.485    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.280    debuggerTop/video_output/r_linebuffer0_reg[95][4]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.565    

Slack (MET) :             15.565ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][5]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.132    38.485    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.280    debuggerTop/video_output/r_linebuffer0_reg[95][5]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.123%)  route 0.152ns (44.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.152    -0.313    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X58Y111        LUT2 (Prop_lut2_I1_O)        0.046    -0.267 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.131    -0.462    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.638    -0.526    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y160        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=11, routed)          0.121    -0.264    debuggerTop/vga_generator/r_y_reg[10]_0[0]
    SLICE_X53Y160        LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X53Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.912    -0.761    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.248    -0.513    
    SLICE_X53Y160        FDCE (Hold_fdce_C_D)         0.092    -0.421    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.152    -0.313    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X58Y111        LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.120    -0.473    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.325    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.066    -0.540    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.479%)  route 0.086ns (27.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.639    -0.525    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=8, routed)           0.086    -0.311    debuggerTop/vga_generator/Q[9]
    SLICE_X53Y158        LUT4 (Prop_lut4_I0_O)        0.099    -0.212 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    debuggerTop/vga_generator/r_x[10]
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.235    -0.525    
    SLICE_X53Y158        FDCE (Hold_fdce_C_D)         0.092    -0.433    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.202%)  route 0.100ns (28.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=4, routed)           0.100    -0.358    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X60Y110        LUT4 (Prop_lut4_I3_O)        0.099    -0.259 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[4]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X60Y110        FDRE (Hold_fdre_C_D)         0.121    -0.485    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.977%)  route 0.172ns (55.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y110        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.293    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.070    -0.520    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.357    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X45Y111        FDRE (Hold_fdre_C_D)         0.017    -0.587    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.130    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X58Y110        FDRE (Hold_fdre_C_D)         0.063    -0.543    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X61Y111        LUT3 (Prop_lut3_I2_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X61Y111        FDRE (Hold_fdre_C_D)         0.092    -0.514    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y44     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X58Y158    debuggerTop/video_output/r_linebuffer0_reg[223][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X59Y155    debuggerTop/video_output/r_linebuffer0_reg[223][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X64Y156    debuggerTop/video_output/r_linebuffer0_reg[223][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X59Y155    debuggerTop/video_output/r_linebuffer0_reg[223][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X50Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X50Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X71Y125    debuggerTop/video_output/r_linebuffer0_reg[22][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[22][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X66Y124    debuggerTop/video_output/r_linebuffer0_reg[24][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer0_reg[24][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer0_reg[24][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer0_reg[24][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y125    debuggerTop/video_output/r_linebuffer0_reg[24][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X67Y124    debuggerTop/video_output/r_linebuffer0_reg[25][12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X50Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X50Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X58Y158    debuggerTop/video_output/r_linebuffer0_reg[223][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y155    debuggerTop/video_output/r_linebuffer0_reg[223][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X64Y156    debuggerTop/video_output/r_linebuffer0_reg[223][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X59Y155    debuggerTop/video_output/r_linebuffer0_reg[223][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y154    debuggerTop/video_output/r_linebuffer0_reg[223][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X60Y157    debuggerTop/video_output/r_linebuffer0_reg[223][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.927ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.644ns  (logic 10.746ns (16.884%)  route 52.898ns (83.115%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.457   155.491    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.549   183.677    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.174   183.984    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.418    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -155.491    
  -------------------------------------------------------------------
                         slack                                 27.927    

Slack (MET) :             28.266ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.306ns  (logic 10.746ns (16.975%)  route 52.560ns (83.025%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.119   155.153    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.550   183.678    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.174   183.985    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.419    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -155.153    
  -------------------------------------------------------------------
                         slack                                 28.266    

Slack (MET) :             28.400ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.195ns  (logic 10.746ns (17.004%)  route 52.449ns (82.996%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.008   155.042    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.567   183.695    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.174   184.008    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.442    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.442    
                         arrival time                        -155.042    
  -------------------------------------------------------------------
                         slack                                 28.400    

Slack (MET) :             28.489ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.104ns  (logic 10.746ns (17.029%)  route 52.358ns (82.971%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 183.692 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.916   154.950    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.564   183.692    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.179    
                         clock uncertainty           -0.174   184.005    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.439    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.439    
                         arrival time                        -154.951    
  -------------------------------------------------------------------
                         slack                                 28.489    

Slack (MET) :             28.649ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.948ns  (logic 10.746ns (17.071%)  route 52.202ns (82.929%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 183.696 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.760   154.795    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.568   183.696    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.183    
                         clock uncertainty           -0.174   184.009    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.443    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.443    
                         arrival time                        -154.795    
  -------------------------------------------------------------------
                         slack                                 28.649    

Slack (MET) :             28.885ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.704ns  (logic 10.746ns (17.138%)  route 51.958ns (82.862%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 183.688 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.516   154.551    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.560   183.688    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.175    
                         clock uncertainty           -0.174   184.001    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.435    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.435    
                         arrival time                        -154.551    
  -------------------------------------------------------------------
                         slack                                 28.885    

Slack (MET) :             28.947ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.637ns  (logic 10.746ns (17.156%)  route 51.891ns (82.844%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.449   154.483    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.555   183.683    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.174   183.996    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.430    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.430    
                         arrival time                        -154.483    
  -------------------------------------------------------------------
                         slack                                 28.947    

Slack (MET) :             29.061ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.519ns  (logic 10.746ns (17.188%)  route 51.773ns (82.812%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 183.680 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.332   154.366    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.552   183.680    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.167    
                         clock uncertainty           -0.174   183.993    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.427    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.427    
                         arrival time                        -154.366    
  -------------------------------------------------------------------
                         slack                                 29.061    

Slack (MET) :             29.198ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.478ns  (logic 10.622ns (17.001%)  route 51.856ns (82.999%))
  Logic Levels:           67  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=32)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.627   151.426    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124   151.550 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_14/O
                         net (fo=16, routed)          2.774   154.324    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.174   184.088    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.522    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.522    
                         arrival time                        -154.324    
  -------------------------------------------------------------------
                         slack                                 29.198    

Slack (MET) :             29.262ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.323ns  (logic 10.746ns (17.242%)  route 51.577ns (82.758%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.136   154.170    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.557   183.685    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.174   183.998    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.432    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -154.170    
  -------------------------------------------------------------------
                         slack                                 29.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.824ns  (logic 0.116ns (6.361%)  route 1.708ns (93.639%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.710    92.121    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.045    92.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.498    92.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.045    92.709 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.000    92.709    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0[4]
    SLICE_X45Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.910    91.811    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X45Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.368    
                         clock uncertainty            0.174    92.542    
    SLICE_X45Y48         FDCE (Hold_fdce_C_D)         0.099    92.641    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.641    
                         arrival time                          92.709    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.116ns (6.539%)  route 1.658ns (93.461%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.789    -0.374    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.123    -0.206    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.161 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.247     0.085    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.174    -0.104    
    SLICE_X44Y52         FDCE (Hold_fdce_C_D)         0.070    -0.034    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.116ns (6.101%)  route 1.785ns (93.899%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.789    -0.374    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.257    -0.073    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_2/O
                         net (fo=5, routed)           0.240     0.212    debuggerTop/nes/cpu2A03/cpu6502/dor/D[3]
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.174    -0.035    
    SLICE_X47Y48         FDCE (Hold_fdce_C_D)         0.070     0.035    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.206ns (10.499%)  route 1.756ns (89.501%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.790    -0.374    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[3]_i_15/O
                         net (fo=1, routed)           0.082    -0.247    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_5
    SLICE_X49Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[3]_i_10/O
                         net (fo=2, routed)           0.329     0.127    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_2
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.172 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_4/O
                         net (fo=1, routed)           0.056     0.228    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_4_n_2
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.273 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.273    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]_1[1]
    SLICE_X50Y46         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.905    -0.768    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X50Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.174    -0.038    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     0.082    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.945ns  (logic 0.161ns (8.279%)  route 1.784ns (91.721%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.869    92.280    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.045    92.325 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_26/O
                         net (fo=1, routed)           0.150    92.475    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.045    92.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2/O
                         net (fo=11, routed)          0.265    92.785    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I2_O)        0.045    92.830 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           0.000    92.830    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[7]
    SLICE_X49Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    91.809    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X49Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.366    
                         clock uncertainty            0.174    92.540    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.099    92.639    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.639    
                         arrival time                          92.830    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.954ns  (logic 0.161ns (8.240%)  route 1.793ns (91.760%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.855    92.265    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.045    92.310 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_5/O
                         net (fo=1, routed)           0.298    92.608    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_5_n_2
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.045    92.653 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_v_i_2/O
                         net (fo=1, routed)           0.142    92.794    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_reg_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I3_O)        0.045    92.839 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_1/O
                         net (fo=1, routed)           0.000    92.839    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X47Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X47Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.174    92.539    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)         0.098    92.637    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                        -92.637    
                         arrival time                          92.839    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.973ns  (logic 0.161ns (8.161%)  route 1.812ns (91.839%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.756    92.167    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.045    92.212 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_16/O
                         net (fo=2, routed)           0.272    92.483    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_reg_1
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.045    92.528 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_5/O
                         net (fo=2, routed)           0.285    92.813    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]_4
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.045    92.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_c_i_1/O
                         net (fo=1, routed)           0.000    92.858    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X49Y45         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y45         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.174    92.539    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.098    92.637    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                        -92.637    
                         arrival time                          92.858    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        2.011ns  (logic 0.161ns (8.007%)  route 1.850ns (91.993%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.720    92.130    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.045    92.175 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_z_i_9/O
                         net (fo=2, routed)           0.280    92.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_5
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.045    92.500 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=1, routed)           0.351    92.851    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2_n_2
    SLICE_X46Y48         LUT6 (Prop_lut6_I4_O)        0.045    92.896 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.896    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_2
    SLICE_X46Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    91.809    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X46Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.366    
                         clock uncertainty            0.174    92.540    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.124    92.664    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.664    
                         arrival time                          92.896    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.729%)  route 0.180ns (55.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 91.731 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.605ns = ( 91.969 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.559    91.969    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y68         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.146    92.115 r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/Q
                         net (fo=3, routed)           0.180    92.295    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[11]
    SLICE_X48Y66         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.830    91.731    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y66         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.985    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.077    92.062    debuggerTop/nes/ppu/r_video_address_reg[13]
  -------------------------------------------------------------------
                         required time                        -92.062    
                         arrival time                          92.295    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_profiler_sample_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.148ns (35.249%)  route 0.272ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  debuggerTop/values/r_profiler_sample_index_reg[6]/Q
                         net (fo=4, routed)           0.272    -0.180    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.874    -0.799    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.129    -0.416    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y12     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y4      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y8      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y2      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y2      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y19     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y9      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y9      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y9      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y69     debuggerTop/profiler/r_sample_write_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X42Y82     debuggerTop/nes/ppu/r_oam_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X45Y82     debuggerTop/nes/ppu/r_oam_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X42Y82     debuggerTop/nes/ppu/r_oam_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X45Y82     debuggerTop/nes/ppu/r_oam_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X45Y82     debuggerTop/nes/ppu/r_oam_reg[0][4]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X46Y110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y69     debuggerTop/profiler/r_sample_write_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y63     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.597ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.597ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.332ns  (logic 0.419ns (31.447%)  route 0.913ns (68.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.913     1.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.220   184.929    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.929    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                183.597    

Slack (MET) :             183.878ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.674%)  route 0.637ns (60.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.215   184.934    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.934    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                183.878    

Slack (MET) :             183.879ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.054ns  (logic 0.419ns (39.752%)  route 0.635ns (60.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.635     1.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.216   184.933    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.933    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                183.879    

Slack (MET) :             183.888ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.571%)  route 0.758ns (62.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.758     1.214    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X60Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y109        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                183.888    

Slack (MET) :             184.014ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                184.014    

Slack (MET) :             184.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.093%)  route 0.578ns (55.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.578     1.034    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                184.020    

Slack (MET) :             184.059ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.723%)  route 0.587ns (56.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.587     1.043    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X60Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                184.059    

Slack (MET) :             184.142ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.960ns  (logic 0.456ns (47.476%)  route 0.504ns (52.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.504     0.960    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                184.142    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[31][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.852ns  (logic 2.950ns (12.368%)  route 20.902ns (87.632%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.166    20.668    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X67Y126        LUT6 (Prop_lut6_I5_O)        0.124    20.792 r  debuggerTop/video_fifo/r_linebuffer0[31][23]_i_1/O
                         net (fo=12, routed)          2.173    22.965    debuggerTop/video_output/r_linebuffer0_reg[31][4]_0[0]
    SLICE_X70Y124        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y124        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][12]/C
                         clock pessimism              0.560    38.622    
                         clock uncertainty           -0.138    38.484    
    SLICE_X70Y124        FDCE (Setup_fdce_C_CE)      -0.169    38.315    debuggerTop/video_output/r_linebuffer0_reg[31][12]
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                         -22.965    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[51][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.059ns  (logic 2.454ns (10.200%)  route 21.605ns (89.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.259 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.605    23.172    debuggerTop/video_output/D[6]
    SLICE_X41Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[51][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.676    38.259    debuggerTop/video_output/o_clk_25mhz
    SLICE_X41Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[51][14]/C
                         clock pessimism              0.488    38.748    
                         clock uncertainty           -0.138    38.610    
    SLICE_X41Y154        FDCE (Setup_fdce_C_D)       -0.081    38.529    debuggerTop/video_output/r_linebuffer1_reg[51][14]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                         -23.172    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             15.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[60][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.030ns  (logic 2.454ns (10.212%)  route 21.576ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.259 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.576    23.144    debuggerTop/video_output/D[6]
    SLICE_X40Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.676    38.259    debuggerTop/video_output/o_clk_25mhz
    SLICE_X40Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][14]/C
                         clock pessimism              0.488    38.748    
                         clock uncertainty           -0.138    38.610    
    SLICE_X40Y154        FDCE (Setup_fdce_C_D)       -0.095    38.515    debuggerTop/video_output/r_linebuffer1_reg[60][14]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                         -23.144    
  -------------------------------------------------------------------
                         slack                                 15.371    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[59][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.932ns  (logic 2.454ns (10.254%)  route 21.478ns (89.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.478    23.046    debuggerTop/video_output/D[6]
    SLICE_X43Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X43Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X43Y155        FDCE (Setup_fdce_C_D)       -0.081    38.526    debuggerTop/video_output/r_linebuffer1_reg[59][14]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                         -23.046    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             15.533ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[58][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.866ns  (logic 2.454ns (10.282%)  route 21.412ns (89.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.412    22.980    debuggerTop/video_output/D[6]
    SLICE_X43Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X43Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X43Y154        FDCE (Setup_fdce_C_D)       -0.095    38.512    debuggerTop/video_output/r_linebuffer1_reg[58][14]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                         -22.980    
  -------------------------------------------------------------------
                         slack                                 15.533    

Slack (MET) :             15.551ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[61][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.876ns  (logic 2.454ns (10.278%)  route 21.422ns (89.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.422    22.989    debuggerTop/video_output/D[6]
    SLICE_X45Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[61][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[61][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X45Y154        FDCE (Setup_fdce_C_D)       -0.067    38.540    debuggerTop/video_output/r_linebuffer1_reg[61][14]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                         -22.989    
  -------------------------------------------------------------------
                         slack                                 15.551    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][22]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][22]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][23]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][23]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][4]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][4]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][5]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][5]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.123%)  route 0.152ns (44.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.152    -0.313    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X58Y111        LUT2 (Prop_lut2_I1_O)        0.046    -0.267 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.138    -0.455    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.131    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.638    -0.526    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y160        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=11, routed)          0.121    -0.264    debuggerTop/vga_generator/r_y_reg[10]_0[0]
    SLICE_X53Y160        LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X53Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.912    -0.761    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.248    -0.513    
                         clock uncertainty            0.138    -0.375    
    SLICE_X53Y160        FDCE (Hold_fdce_C_D)         0.092    -0.283    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.152    -0.313    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X58Y111        LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.138    -0.455    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.120    -0.335    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.325    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.066    -0.402    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.479%)  route 0.086ns (27.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.639    -0.525    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=8, routed)           0.086    -0.311    debuggerTop/vga_generator/Q[9]
    SLICE_X53Y158        LUT4 (Prop_lut4_I0_O)        0.099    -0.212 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    debuggerTop/vga_generator/r_x[10]
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.235    -0.525    
                         clock uncertainty            0.138    -0.387    
    SLICE_X53Y158        FDCE (Hold_fdce_C_D)         0.092    -0.295    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.202%)  route 0.100ns (28.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=4, routed)           0.100    -0.358    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X60Y110        LUT4 (Prop_lut4_I3_O)        0.099    -0.259 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[4]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X60Y110        FDRE (Hold_fdre_C_D)         0.121    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.977%)  route 0.172ns (55.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y110        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.293    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.138    -0.452    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.070    -0.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.357    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.138    -0.466    
    SLICE_X45Y111        FDRE (Hold_fdre_C_D)         0.017    -0.449    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.130    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X58Y110        FDRE (Hold_fdre_C_D)         0.063    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X61Y111        LUT3 (Prop_lut3_I2_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X61Y111        FDRE (Hold_fdre_C_D)         0.092    -0.376    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.597ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.597ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.332ns  (logic 0.419ns (31.447%)  route 0.913ns (68.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.913     1.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.220   184.929    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.929    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                183.597    

Slack (MET) :             183.878ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.674%)  route 0.637ns (60.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.215   184.934    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.934    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                183.878    

Slack (MET) :             183.879ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.054ns  (logic 0.419ns (39.752%)  route 0.635ns (60.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.635     1.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.216   184.933    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.933    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                183.879    

Slack (MET) :             183.888ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.571%)  route 0.758ns (62.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.758     1.214    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X60Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y109        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                183.888    

Slack (MET) :             184.014ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                184.014    

Slack (MET) :             184.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.093%)  route 0.578ns (55.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.578     1.034    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                184.020    

Slack (MET) :             184.059ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.723%)  route 0.587ns (56.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.587     1.043    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X60Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                184.059    

Slack (MET) :             184.142ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.960ns  (logic 0.456ns (47.476%)  route 0.504ns (52.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.504     0.960    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                184.142    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.521ns,  Total Violation       -1.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.962ns  (logic 0.456ns (23.239%)  route 1.506ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 553.909 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 553.519 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.604   553.519    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X55Y113        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456   553.975 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.506   555.482    debuggerTop/video_output_sync/r_data_0
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.484   553.909    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.304    
                         clock uncertainty           -0.303   554.001    
    SLICE_X53Y112        FDCE (Setup_fdce_C_D)       -0.040   553.961    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.961    
                         arrival time                        -555.482    
  -------------------------------------------------------------------
                         slack                                 -1.521    

Slack (MET) :             38.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.011    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.222    39.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 38.371    

Slack (MET) :             38.397ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.943ns  (logic 0.478ns (50.701%)  route 0.465ns (49.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.465     0.943    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 38.397    

Slack (MET) :             38.423ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.515%)  route 0.544ns (56.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.544     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 38.423    

Slack (MET) :             38.428ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.794%)  route 0.613ns (54.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.613     1.131    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.045    39.559    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                 38.428    

Slack (MET) :             38.442ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.948ns  (logic 0.478ns (50.432%)  route 0.470ns (49.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.470     0.948    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 38.442    

Slack (MET) :             38.456ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.419%)  route 0.645ns (58.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.645     1.101    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 38.456    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.325%)  route 0.597ns (56.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.597     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.345%)  route 0.472ns (47.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.472     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.923%)  route 0.692ns (83.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.554    -0.610    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X55Y113        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.692     0.223    debuggerTop/video_output_sync/r_data_0
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.823    -0.849    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.303     0.010    
    SLICE_X53Y112        FDCE (Hold_fdce_C_D)         0.078     0.088    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.521ns,  Total Violation       -1.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.962ns  (logic 0.456ns (23.239%)  route 1.506ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 553.909 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 553.519 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.604   553.519    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X55Y113        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456   553.975 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.506   555.482    debuggerTop/video_output_sync/r_data_0
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.484   553.909    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.304    
                         clock uncertainty           -0.303   554.001    
    SLICE_X53Y112        FDCE (Setup_fdce_C_D)       -0.040   553.961    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.961    
                         arrival time                        -555.482    
  -------------------------------------------------------------------
                         slack                                 -1.521    

Slack (MET) :             38.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.011    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.222    39.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 38.371    

Slack (MET) :             38.397ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.943ns  (logic 0.478ns (50.701%)  route 0.465ns (49.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.465     0.943    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 38.397    

Slack (MET) :             38.423ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.515%)  route 0.544ns (56.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.544     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 38.423    

Slack (MET) :             38.428ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.794%)  route 0.613ns (54.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.613     1.131    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.045    39.559    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                 38.428    

Slack (MET) :             38.442ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.948ns  (logic 0.478ns (50.432%)  route 0.470ns (49.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.470     0.948    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 38.442    

Slack (MET) :             38.456ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.419%)  route 0.645ns (58.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.645     1.101    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 38.456    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.325%)  route 0.597ns (56.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.597     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.345%)  route 0.472ns (47.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.472     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.923%)  route 0.692ns (83.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.554    -0.610    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X55Y113        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.692     0.223    debuggerTop/video_output_sync/r_data_0
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.823    -0.849    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.303     0.010    
    SLICE_X53Y112        FDCE (Hold_fdce_C_D)         0.078     0.088    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.918ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.644ns  (logic 10.746ns (16.884%)  route 52.898ns (83.115%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.457   155.491    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.549   183.677    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.409    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -155.491    
  -------------------------------------------------------------------
                         slack                                 27.918    

Slack (MET) :             28.257ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.306ns  (logic 10.746ns (16.975%)  route 52.560ns (83.025%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.119   155.153    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.550   183.678    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.410    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -155.153    
  -------------------------------------------------------------------
                         slack                                 28.257    

Slack (MET) :             28.391ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.195ns  (logic 10.746ns (17.004%)  route 52.449ns (82.996%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.008   155.042    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.567   183.695    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.183   183.999    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.433    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.433    
                         arrival time                        -155.042    
  -------------------------------------------------------------------
                         slack                                 28.391    

Slack (MET) :             28.480ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.104ns  (logic 10.746ns (17.029%)  route 52.358ns (82.971%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 183.692 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.916   154.950    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.564   183.692    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.179    
                         clock uncertainty           -0.183   183.996    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.430    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.430    
                         arrival time                        -154.951    
  -------------------------------------------------------------------
                         slack                                 28.480    

Slack (MET) :             28.640ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.948ns  (logic 10.746ns (17.071%)  route 52.202ns (82.929%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 183.696 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.760   154.795    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.568   183.696    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.183    
                         clock uncertainty           -0.183   184.000    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.434    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.434    
                         arrival time                        -154.795    
  -------------------------------------------------------------------
                         slack                                 28.640    

Slack (MET) :             28.876ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.704ns  (logic 10.746ns (17.138%)  route 51.958ns (82.862%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 183.688 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.516   154.551    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.560   183.688    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.175    
                         clock uncertainty           -0.183   183.992    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.426    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.426    
                         arrival time                        -154.551    
  -------------------------------------------------------------------
                         slack                                 28.876    

Slack (MET) :             28.938ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.637ns  (logic 10.746ns (17.156%)  route 51.891ns (82.844%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.449   154.483    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.555   183.683    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.421    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -154.483    
  -------------------------------------------------------------------
                         slack                                 28.938    

Slack (MET) :             29.052ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.519ns  (logic 10.746ns (17.188%)  route 51.773ns (82.812%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 183.680 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.332   154.366    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.552   183.680    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.167    
                         clock uncertainty           -0.183   183.984    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.418    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -154.366    
  -------------------------------------------------------------------
                         slack                                 29.052    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.478ns  (logic 10.622ns (17.001%)  route 51.856ns (82.999%))
  Logic Levels:           67  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=32)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.627   151.426    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124   151.550 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_14/O
                         net (fo=16, routed)          2.774   154.324    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.183   184.079    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -154.324    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.253ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.323ns  (logic 10.746ns (17.242%)  route 51.577ns (82.758%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.136   154.170    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.557   183.685    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.423    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -154.170    
  -------------------------------------------------------------------
                         slack                                 29.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.729%)  route 0.180ns (55.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 91.731 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.605ns = ( 91.969 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.559    91.969    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y68         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.146    92.115 r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/Q
                         net (fo=3, routed)           0.180    92.295    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[11]
    SLICE_X48Y66         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.830    91.731    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y66         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.985    
                         clock uncertainty            0.183    92.168    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.077    92.245    debuggerTop/nes/ppu/r_video_address_reg[13]
  -------------------------------------------------------------------
                         required time                        -92.245    
                         arrival time                          92.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_profiler_sample_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.148ns (35.249%)  route 0.272ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  debuggerTop/values/r_profiler_sample_index_reg[6]/Q
                         net (fo=4, routed)           0.272    -0.180    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.874    -0.799    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.183    -0.362    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.129    -0.233    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.315ns  (logic 0.146ns (46.406%)  route 0.169ns (53.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 91.733 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 91.972 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    91.972    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y65         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.146    92.118 r  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/Q
                         net (fo=94, routed)          0.169    92.287    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[0]
    SLICE_X46Y64         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.832    91.733    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y64         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.987    
                         clock uncertainty            0.183    92.170    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.063    92.233    debuggerTop/nes/ppu/r_video_address_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.233    
                         arrival time                          92.287    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_profiler_sample_index_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.148ns (34.792%)  route 0.277ns (65.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  debuggerTop/values/r_profiler_sample_index_reg[9]/Q
                         net (fo=4, routed)           0.277    -0.175    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.874    -0.799    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.183    -0.362    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.232    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.824ns  (logic 0.116ns (6.361%)  route 1.708ns (93.639%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.710    92.121    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.045    92.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.498    92.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.045    92.709 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.000    92.709    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0[4]
    SLICE_X45Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.910    91.811    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X45Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.368    
                         clock uncertainty            0.183    92.551    
    SLICE_X45Y48         FDCE (Hold_fdce_C_D)         0.099    92.650    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.650    
                         arrival time                          92.709    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.329ns  (logic 0.146ns (44.373%)  route 0.183ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 91.735 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 91.975 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.565    91.975    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X40Y62         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.146    92.121 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/Q
                         net (fo=2, routed)           0.183    92.304    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/data9
    SLICE_X40Y65         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.834    91.735    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X40Y65         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.253    91.988    
                         clock uncertainty            0.183    92.171    
    SLICE_X40Y65         FDCE (Hold_fdce_C_D)         0.073    92.244    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[9]
  -------------------------------------------------------------------
                         required time                        -92.244    
                         arrival time                          92.304    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][2]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.371ns  (logic 0.253ns (68.144%)  route 0.118ns (31.854%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 91.730 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 91.968 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.558    91.968    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X40Y71         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.146    92.114 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][2]/Q
                         net (fo=3, routed)           0.118    92.232    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1]_765[2]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.045    92.277 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[2]_i_2/O
                         net (fo=1, routed)           0.000    92.277    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[2]_i_2_n_2
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I0_O)      0.062    92.339 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    92.339    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]_i_1_n_2
    SLICE_X39Y70         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.829    91.730    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X39Y70         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253    91.983    
                         clock uncertainty            0.183    92.166    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.112    92.278    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.278    
                         arrival time                          92.339    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.695%)  route 0.166ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.561    -0.603    debuggerTop/debugger/o_clk_5mhz
    SLICE_X60Y66         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/debugger/r_value_data_reg[13]/Q
                         net (fo=2, routed)           0.166    -0.273    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[13]
    SLICE_X59Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.831    -0.842    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[13]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.183    -0.405    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.070    -0.335    debuggerTop/values/r_profiler_sample_data_index_reg[13]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_profiler_sample_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.913%)  route 0.320ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  debuggerTop/values/r_profiler_sample_index_reg[11]/Q
                         net (fo=4, routed)           0.320    -0.117    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.874    -0.799    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.183    -0.362    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.179    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_reg/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.381ns  (logic 0.191ns (50.084%)  route 0.190ns (49.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 91.741 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 91.978 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.568    91.978    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X44Y54         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDPE (Prop_fdpe_C_Q)         0.146    92.124 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/Q
                         net (fo=2, routed)           0.190    92.314    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.045    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_i_1/O
                         net (fo=1, routed)           0.000    92.359    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_i_1_n_2
    SLICE_X40Y53         FDRE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.840    91.741    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X40Y53         FDRE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    92.016    
                         clock uncertainty            0.183    92.199    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.098    92.297    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_reg
  -------------------------------------------------------------------
                         required time                        -92.297    
                         arrival time                          92.359    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[31][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.852ns  (logic 2.950ns (12.368%)  route 20.902ns (87.632%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.166    20.668    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X67Y126        LUT6 (Prop_lut6_I5_O)        0.124    20.792 r  debuggerTop/video_fifo/r_linebuffer0[31][23]_i_1/O
                         net (fo=12, routed)          2.173    22.965    debuggerTop/video_output/r_linebuffer0_reg[31][4]_0[0]
    SLICE_X70Y124        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y124        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[31][12]/C
                         clock pessimism              0.560    38.622    
                         clock uncertainty           -0.138    38.484    
    SLICE_X70Y124        FDCE (Setup_fdce_C_CE)      -0.169    38.315    debuggerTop/video_output/r_linebuffer0_reg[31][12]
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                         -22.965    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[51][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.059ns  (logic 2.454ns (10.200%)  route 21.605ns (89.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.259 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.605    23.172    debuggerTop/video_output/D[6]
    SLICE_X41Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[51][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.676    38.259    debuggerTop/video_output/o_clk_25mhz
    SLICE_X41Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[51][14]/C
                         clock pessimism              0.488    38.748    
                         clock uncertainty           -0.138    38.610    
    SLICE_X41Y154        FDCE (Setup_fdce_C_D)       -0.081    38.529    debuggerTop/video_output/r_linebuffer1_reg[51][14]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                         -23.172    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             15.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[60][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.030ns  (logic 2.454ns (10.212%)  route 21.576ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.259 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.576    23.144    debuggerTop/video_output/D[6]
    SLICE_X40Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.676    38.259    debuggerTop/video_output/o_clk_25mhz
    SLICE_X40Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][14]/C
                         clock pessimism              0.488    38.748    
                         clock uncertainty           -0.138    38.610    
    SLICE_X40Y154        FDCE (Setup_fdce_C_D)       -0.095    38.515    debuggerTop/video_output/r_linebuffer1_reg[60][14]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                         -23.144    
  -------------------------------------------------------------------
                         slack                                 15.371    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[59][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.932ns  (logic 2.454ns (10.254%)  route 21.478ns (89.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.478    23.046    debuggerTop/video_output/D[6]
    SLICE_X43Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X43Y155        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X43Y155        FDCE (Setup_fdce_C_D)       -0.081    38.526    debuggerTop/video_output/r_linebuffer1_reg[59][14]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                         -23.046    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             15.533ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[58][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.866ns  (logic 2.454ns (10.282%)  route 21.412ns (89.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.412    22.980    debuggerTop/video_output/D[6]
    SLICE_X43Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X43Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X43Y154        FDCE (Setup_fdce_C_D)       -0.095    38.512    debuggerTop/video_output/r_linebuffer1_reg[58][14]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                         -22.980    
  -------------------------------------------------------------------
                         slack                                 15.533    

Slack (MET) :             15.551ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[61][14]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.876ns  (logic 2.454ns (10.278%)  route 21.422ns (89.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.567 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=765, routed)        21.422    22.989    debuggerTop/video_output/D[6]
    SLICE_X45Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[61][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y154        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[61][14]/C
                         clock pessimism              0.488    38.745    
                         clock uncertainty           -0.138    38.607    
    SLICE_X45Y154        FDCE (Setup_fdce_C_D)       -0.067    38.540    debuggerTop/video_output/r_linebuffer1_reg[61][14]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                         -22.989    
  -------------------------------------------------------------------
                         slack                                 15.551    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][22]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][22]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][22]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][23]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][23]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][23]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][4]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][4]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[95][5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 2.950ns (12.499%)  route 20.651ns (87.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.057 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.653    -0.887    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      2.454     1.567 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=384, routed)        10.393    11.960    debuggerTop/video_fifo/w_fifo_pixel_x[7]
    SLICE_X47Y154        LUT2 (Prop_lut2_I0_O)        0.124    12.084 f  debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2/O
                         net (fo=9, routed)           1.210    13.294    debuggerTop/video_fifo/r_linebuffer1[189][23]_i_2_n_2
    SLICE_X46Y165        LUT6 (Prop_lut6_I5_O)        0.124    13.418 f  debuggerTop/video_fifo/r_linebuffer1[254][23]_i_4/O
                         net (fo=8, routed)           0.960    14.378    debuggerTop/video_output/r_linebuffer0_reg[193][4]_0
    SLICE_X47Y149        LUT3 (Prop_lut3_I0_O)        0.124    14.502 f  debuggerTop/video_output/r_linebuffer0[127][23]_i_2/O
                         net (fo=116, routed)         6.890    21.392    debuggerTop/video_fifo/r_linebuffer0_reg[48][4]
    SLICE_X66Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.516 r  debuggerTop/video_fifo/r_linebuffer0[95][23]_i_1/O
                         net (fo=12, routed)          1.199    22.715    debuggerTop/video_output/r_linebuffer0_reg[95][4]_0[0]
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.474    38.057    debuggerTop/video_output/o_clk_25mhz
    SLICE_X53Y122        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[95][5]/C
                         clock pessimism              0.560    38.617    
                         clock uncertainty           -0.138    38.479    
    SLICE_X53Y122        FDCE (Setup_fdce_C_CE)      -0.205    38.274    debuggerTop/video_output/r_linebuffer0_reg[95][5]
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 15.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.123%)  route 0.152ns (44.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.152    -0.313    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X58Y111        LUT2 (Prop_lut2_I1_O)        0.046    -0.267 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[1]
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.138    -0.455    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.131    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.638    -0.526    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y160        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=11, routed)          0.121    -0.264    debuggerTop/vga_generator/r_y_reg[10]_0[0]
    SLICE_X53Y160        LUT6 (Prop_lut6_I5_O)        0.045    -0.219 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X53Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.912    -0.761    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y160        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.248    -0.513    
                         clock uncertainty            0.138    -0.375    
    SLICE_X53Y160        FDCE (Hold_fdce_C_D)         0.092    -0.283    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.152    -0.313    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[1]
    SLICE_X58Y111        LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.138    -0.455    
    SLICE_X58Y111        FDRE (Hold_fdre_C_D)         0.120    -0.335    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.140    -0.325    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.066    -0.402    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.479%)  route 0.086ns (27.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.639    -0.525    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=8, routed)           0.086    -0.311    debuggerTop/vga_generator/Q[9]
    SLICE_X53Y158        LUT4 (Prop_lut4_I0_O)        0.099    -0.212 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    debuggerTop/vga_generator/r_x[10]
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.235    -0.525    
                         clock uncertainty            0.138    -0.387    
    SLICE_X53Y158        FDCE (Hold_fdce_C_D)         0.092    -0.295    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.202%)  route 0.100ns (28.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=4, routed)           0.100    -0.358    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X60Y110        LUT4 (Prop_lut4_I3_O)        0.099    -0.259 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[4]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X60Y110        FDRE (Hold_fdre_C_D)         0.121    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.977%)  route 0.172ns (55.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y110        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.172    -0.293    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.138    -0.452    
    SLICE_X59Y111        FDRE (Hold_fdre_C_D)         0.070    -0.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.357    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X45Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.138    -0.466    
    SLICE_X45Y111        FDRE (Hold_fdre_C_D)         0.017    -0.449    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.130    -0.312    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X58Y110        FDRE (Hold_fdre_C_D)         0.063    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X61Y111        LUT3 (Prop_lut3_I2_O)        0.098    -0.280 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.138    -0.468    
    SLICE_X61Y111        FDRE (Hold_fdre_C_D)         0.092    -0.376    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.597ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.597ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.332ns  (logic 0.419ns (31.447%)  route 0.913ns (68.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.913     1.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.220   184.929    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.929    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                183.597    

Slack (MET) :             183.878ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.674%)  route 0.637ns (60.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.215   184.934    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.934    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                183.878    

Slack (MET) :             183.879ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.054ns  (logic 0.419ns (39.752%)  route 0.635ns (60.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.635     1.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.216   184.933    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.933    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                183.879    

Slack (MET) :             183.888ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.571%)  route 0.758ns (62.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.758     1.214    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X60Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y109        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                183.888    

Slack (MET) :             184.014ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                184.014    

Slack (MET) :             184.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.093%)  route 0.578ns (55.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.578     1.034    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                184.020    

Slack (MET) :             184.059ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.723%)  route 0.587ns (56.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.587     1.043    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X60Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                184.059    

Slack (MET) :             184.142ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.960ns  (logic 0.456ns (47.476%)  route 0.504ns (52.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.504     0.960    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                184.142    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.597ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.597ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.332ns  (logic 0.419ns (31.447%)  route 0.913ns (68.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.913     1.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.220   184.929    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.929    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                183.597    

Slack (MET) :             183.878ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.674%)  route 0.637ns (60.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.215   184.934    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.934    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                183.878    

Slack (MET) :             183.879ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.054ns  (logic 0.419ns (39.752%)  route 0.635ns (60.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.635     1.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.216   184.933    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.933    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                183.879    

Slack (MET) :             183.888ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.571%)  route 0.758ns (62.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.758     1.214    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X60Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y109        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                183.888    

Slack (MET) :             184.014ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                184.014    

Slack (MET) :             184.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.093%)  route 0.578ns (55.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.578     1.034    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                184.020    

Slack (MET) :             184.059ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.723%)  route 0.587ns (56.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.587     1.043    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X60Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                184.059    

Slack (MET) :             184.142ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.960ns  (logic 0.456ns (47.476%)  route 0.504ns (52.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.504     0.960    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X60Y110        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                184.142    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.512ns,  Total Violation       -1.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.962ns  (logic 0.456ns (23.239%)  route 1.506ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 553.909 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 553.519 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.604   553.519    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X55Y113        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456   553.975 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.506   555.482    debuggerTop/video_output_sync/r_data_0
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.484   553.909    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.304    
                         clock uncertainty           -0.294   554.010    
    SLICE_X53Y112        FDCE (Setup_fdce_C_D)       -0.040   553.970    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.970    
                         arrival time                        -555.482    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (MET) :             38.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.011    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.222    39.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 38.371    

Slack (MET) :             38.397ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.943ns  (logic 0.478ns (50.701%)  route 0.465ns (49.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.465     0.943    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 38.397    

Slack (MET) :             38.423ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.515%)  route 0.544ns (56.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.544     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 38.423    

Slack (MET) :             38.428ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.794%)  route 0.613ns (54.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.613     1.131    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.045    39.559    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                 38.428    

Slack (MET) :             38.442ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.948ns  (logic 0.478ns (50.432%)  route 0.470ns (49.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.470     0.948    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 38.442    

Slack (MET) :             38.456ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.419%)  route 0.645ns (58.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.645     1.101    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 38.456    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.325%)  route 0.597ns (56.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.597     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.345%)  route 0.472ns (47.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.472     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.923%)  route 0.692ns (83.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.554    -0.610    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X55Y113        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.692     0.223    debuggerTop/video_output_sync/r_data_0
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.823    -0.849    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.294     0.001    
    SLICE_X53Y112        FDCE (Hold_fdce_C_D)         0.078     0.079    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.918ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.644ns  (logic 10.746ns (16.884%)  route 52.898ns (83.115%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.457   155.491    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.549   183.677    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.409    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -155.491    
  -------------------------------------------------------------------
                         slack                                 27.918    

Slack (MET) :             28.257ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.306ns  (logic 10.746ns (16.975%)  route 52.560ns (83.025%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.119   155.153    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.550   183.678    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.410    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -155.153    
  -------------------------------------------------------------------
                         slack                                 28.257    

Slack (MET) :             28.391ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.195ns  (logic 10.746ns (17.004%)  route 52.449ns (82.996%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 183.695 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          3.008   155.042    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.567   183.695    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.182    
                         clock uncertainty           -0.183   183.999    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.433    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.433    
                         arrival time                        -155.042    
  -------------------------------------------------------------------
                         slack                                 28.391    

Slack (MET) :             28.480ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.104ns  (logic 10.746ns (17.029%)  route 52.358ns (82.971%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 183.692 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.916   154.950    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.564   183.692    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.179    
                         clock uncertainty           -0.183   183.996    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.430    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.430    
                         arrival time                        -154.951    
  -------------------------------------------------------------------
                         slack                                 28.480    

Slack (MET) :             28.640ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.948ns  (logic 10.746ns (17.071%)  route 52.202ns (82.929%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 183.696 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.760   154.795    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.568   183.696    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.183    
                         clock uncertainty           -0.183   184.000    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.434    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.434    
                         arrival time                        -154.795    
  -------------------------------------------------------------------
                         slack                                 28.640    

Slack (MET) :             28.876ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.704ns  (logic 10.746ns (17.138%)  route 51.958ns (82.862%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 183.688 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.516   154.551    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.560   183.688    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.175    
                         clock uncertainty           -0.183   183.992    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.426    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.426    
                         arrival time                        -154.551    
  -------------------------------------------------------------------
                         slack                                 28.876    

Slack (MET) :             28.938ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.637ns  (logic 10.746ns (17.156%)  route 51.891ns (82.844%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 183.683 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.449   154.483    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.555   183.683    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.170    
                         clock uncertainty           -0.183   183.987    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.421    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.421    
                         arrival time                        -154.483    
  -------------------------------------------------------------------
                         slack                                 28.938    

Slack (MET) :             29.052ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.519ns  (logic 10.746ns (17.188%)  route 51.773ns (82.812%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 183.680 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.332   154.366    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.552   183.680    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.167    
                         clock uncertainty           -0.183   183.984    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.418    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -154.366    
  -------------------------------------------------------------------
                         slack                                 29.052    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.478ns  (logic 10.622ns (17.001%)  route 51.856ns (82.999%))
  Logic Levels:           67  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=32)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.627   151.426    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124   151.550 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_14/O
                         net (fo=16, routed)          2.774   154.324    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.183   184.079    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -154.324    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.253ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.323ns  (logic 10.746ns (17.242%)  route 51.577ns (82.758%))
  Logic Levels:           68  (LUT2=3 LUT3=8 LUT4=14 LUT5=10 LUT6=33)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X41Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.422    92.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]/Q
                         net (fo=155, routed)         2.100    94.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[6]
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.325    94.694 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_5__0/O
                         net (fo=11, routed)          1.118    95.812    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_7
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326    96.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.933    97.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_8_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    97.195 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5/O
                         net (fo=1, routed)           0.866    98.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_5_n_2
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    98.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[7]_i_4/O
                         net (fo=48, routed)          0.707    98.892    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124    99.016 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           0.760    99.776    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_12_n_2
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124    99.900 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][7]_i_6/O
                         net (fo=3, routed)           0.464   100.364    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][7]_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.124   100.488 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.863   101.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   101.475 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.904   102.379    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124   102.503 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=1, routed)           0.264   102.767    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.124   102.891 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2__0/O
                         net (fo=9, routed)           1.359   104.250    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.152   104.402 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3/O
                         net (fo=3, routed)           0.572   104.974    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_3_n_2
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.332   105.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data[7]_i_2/O
                         net (fo=40, routed)          0.808   106.114    debuggerTop/nes/clockEnable/r_nes_read_data_reg[7]_0
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.118   106.232 r  debuggerTop/nes/clockEnable/r_oam[255][4]_i_2/O
                         net (fo=14, routed)          0.743   106.975    debuggerTop/values/i_nes_en0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.326   107.301 r  debuggerTop/values/r_oam[255][6]_i_3/O
                         net (fo=3, routed)           0.473   107.774    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_prg_data_rd[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124   107.898 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.062   108.961    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.124   109.085 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.462   109.547    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124   109.671 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.643   110.314    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   110.438 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.604   111.042    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.124   111.166 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.840   112.006    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124   112.130 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.425   112.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.116   112.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.325   113.996    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.328   114.324 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          0.981   115.305    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.124   115.429 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.736   116.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124   116.288 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.580   116.868    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124   116.992 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.778   117.770    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124   117.894 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.801   118.695    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.124   118.819 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_3/O
                         net (fo=4, routed)           0.824   119.643    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[127][0]
    SLICE_X47Y62         LUT6 (Prop_lut6_I2_O)        0.124   119.767 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[127][0]_i_1/O
                         net (fo=67, routed)          0.810   120.577    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124   120.701 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3__0/O
                         net (fo=5, routed)           0.673   121.374    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[0]_4
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124   121.498 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=1, routed)           0.431   121.929    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124   122.053 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1/O
                         net (fo=8, routed)           0.649   122.702    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124   122.826 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=7, routed)           0.729   123.555    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_0
    SLICE_X46Y56         LUT4 (Prop_lut4_I3_O)        0.124   123.679 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=2, routed)           0.467   124.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_t_reg[7]_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124   124.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.156   125.426    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124   125.550 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.037   126.587    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124   126.711 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.428   127.139    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.263 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.522   127.785    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124   127.909 f  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.909   128.818    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.124   128.942 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.591   129.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.124   129.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.312   129.969    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   130.093 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.920   131.014    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124   131.138 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.624   131.762    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.124   131.886 f  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.357   132.243    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.124   132.367 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.673   133.040    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I1_O)        0.124   133.164 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_27__0/O
                         net (fo=30, routed)          0.821   133.985    debuggerTop/mcu_ram/i_nes_en02_out
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124   134.109 f  debuggerTop/mcu_ram/r_oam[255][1]_i_5/O
                         net (fo=1, routed)           0.149   134.258    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_2_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124   134.382 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.616   134.997    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.117   135.114 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.493   135.608    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.332   135.940 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.061   137.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.116   137.117 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.539   137.656    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.328   137.984 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.286   138.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124   138.394 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.931   139.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.150   139.475 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.713   140.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.326   140.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.693   141.207    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.124   141.331 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.228   142.559    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124   142.683 r  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.636   143.319    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124   143.443 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.984   144.427    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124   144.551 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.433   144.984    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.124   145.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.407   145.515    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124   145.639 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.461   146.100    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124   146.224 r  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.066   147.290    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   147.414 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.779   148.192    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X48Y48         LUT6 (Prop_lut6_I2_O)        0.124   148.316 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2__0/O
                         net (fo=1, routed)           0.426   148.743    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X48Y48         LUT3 (Prop_lut3_I2_O)        0.124   148.867 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1__0/O
                         net (fo=6, routed)           0.685   149.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[4]
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.152   149.703 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5/O
                         net (fo=4, routed)           0.764   150.467    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_5_n_2
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.332   150.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=3, routed)           0.572   151.371    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124   151.495 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address[4]_i_1__0/O
                         net (fo=2, routed)           0.415   151.910    debuggerTop/mcu_ram/D[4]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.124   152.034 r  debuggerTop/mcu_ram/blockRam_i_14__0/O
                         net (fo=16, routed)          2.136   154.170    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.557   183.685    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   183.423    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -154.170    
  -------------------------------------------------------------------
                         slack                                 29.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.729%)  route 0.180ns (55.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 91.731 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.605ns = ( 91.969 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.559    91.969    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y68         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.146    92.115 r  debuggerTop/nes/ppu/r_ppuaddr_reg[13]/Q
                         net (fo=3, routed)           0.180    92.295    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[11]
    SLICE_X48Y66         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.830    91.731    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y66         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.985    
                         clock uncertainty            0.183    92.168    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.077    92.245    debuggerTop/nes/ppu/r_video_address_reg[13]
  -------------------------------------------------------------------
                         required time                        -92.245    
                         arrival time                          92.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_profiler_sample_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.148ns (35.249%)  route 0.272ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  debuggerTop/values/r_profiler_sample_index_reg[6]/Q
                         net (fo=4, routed)           0.272    -0.180    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.874    -0.799    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.183    -0.362    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.129    -0.233    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.315ns  (logic 0.146ns (46.406%)  route 0.169ns (53.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 91.733 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 91.972 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    91.972    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y65         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.146    92.118 r  debuggerTop/nes/ppu/r_ppuaddr_reg[1]/Q
                         net (fo=94, routed)          0.169    92.287    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[0]
    SLICE_X46Y64         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.832    91.733    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y64         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.987    
                         clock uncertainty            0.183    92.170    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.063    92.233    debuggerTop/nes/ppu/r_video_address_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.233    
                         arrival time                          92.287    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_profiler_sample_index_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.148ns (34.792%)  route 0.277ns (65.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  debuggerTop/values/r_profiler_sample_index_reg[9]/Q
                         net (fo=4, routed)           0.277    -0.175    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.874    -0.799    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.183    -0.362    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.232    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.824ns  (logic 0.116ns (6.361%)  route 1.708ns (93.639%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.710    92.121    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.045    92.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.498    92.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.045    92.709 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.000    92.709    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0[4]
    SLICE_X45Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.910    91.811    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X45Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.368    
                         clock uncertainty            0.183    92.551    
    SLICE_X45Y48         FDCE (Hold_fdce_C_D)         0.099    92.650    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.650    
                         arrival time                          92.709    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.329ns  (logic 0.146ns (44.373%)  route 0.183ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 91.735 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 91.975 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.565    91.975    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X40Y62         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.146    92.121 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/Q
                         net (fo=2, routed)           0.183    92.304    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/data9
    SLICE_X40Y65         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.834    91.735    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X40Y65         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.253    91.988    
                         clock uncertainty            0.183    92.171    
    SLICE_X40Y65         FDCE (Hold_fdce_C_D)         0.073    92.244    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[9]
  -------------------------------------------------------------------
                         required time                        -92.244    
                         arrival time                          92.304    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][2]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.371ns  (logic 0.253ns (68.144%)  route 0.118ns (31.854%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 91.730 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 91.968 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.558    91.968    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X40Y71         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.146    92.114 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1][2]/Q
                         net (fo=3, routed)           0.118    92.232    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[1]_765[2]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.045    92.277 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[2]_i_2/O
                         net (fo=1, routed)           0.000    92.277    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[2]_i_2_n_2
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I0_O)      0.062    92.339 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    92.339    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]_i_1_n_2
    SLICE_X39Y70         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.829    91.730    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X39Y70         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253    91.983    
                         clock uncertainty            0.183    92.166    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.112    92.278    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.278    
                         arrival time                          92.339    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_data_index_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.695%)  route 0.166ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.561    -0.603    debuggerTop/debugger/o_clk_5mhz
    SLICE_X60Y66         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/debugger/r_value_data_reg[13]/Q
                         net (fo=2, routed)           0.166    -0.273    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[13]
    SLICE_X59Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.831    -0.842    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_data_index_reg[13]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.183    -0.405    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.070    -0.335    debuggerTop/values/r_profiler_sample_data_index_reg[13]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_profiler_sample_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.913%)  route 0.320ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.564    -0.600    debuggerTop/values/o_clk_5mhz
    SLICE_X62Y65         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  debuggerTop/values/r_profiler_sample_index_reg[11]/Q
                         net (fo=4, routed)           0.320    -0.117    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.874    -0.799    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.183    -0.362    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.179    debuggerTop/profiler/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_reg/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.381ns  (logic 0.191ns (50.084%)  route 0.190ns (49.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 91.741 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 91.978 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.568    91.978    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X44Y54         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDPE (Prop_fdpe_C_Q)         0.146    92.124 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/Q
                         net (fo=2, routed)           0.190    92.314    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.045    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_i_1/O
                         net (fo=1, routed)           0.000    92.359    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_i_1_n_2
    SLICE_X40Y53         FDRE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.840    91.741    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X40Y53         FDRE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    92.016    
                         clock uncertainty            0.183    92.199    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.098    92.297    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_last_reg
  -------------------------------------------------------------------
                         required time                        -92.297    
                         arrival time                          92.359    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.512ns,  Total Violation       -1.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.962ns  (logic 0.456ns (23.239%)  route 1.506ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 553.909 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 553.519 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.604   553.519    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X55Y113        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456   553.975 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.506   555.482    debuggerTop/video_output_sync/r_data_0
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.484   553.909    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.304    
                         clock uncertainty           -0.294   554.010    
    SLICE_X53Y112        FDCE (Setup_fdce_C_D)       -0.040   553.970    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.970    
                         arrival time                        -555.482    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (MET) :             38.371ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.011    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.222    39.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 38.371    

Slack (MET) :             38.397ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.943ns  (logic 0.478ns (50.701%)  route 0.465ns (49.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.465     0.943    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 38.397    

Slack (MET) :             38.423ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.515%)  route 0.544ns (56.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.544     0.963    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 38.423    

Slack (MET) :             38.428ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.794%)  route 0.613ns (54.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.613     1.131    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X56Y111        FDRE (Setup_fdre_C_D)       -0.045    39.559    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.559    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                 38.428    

Slack (MET) :             38.442ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.948ns  (logic 0.478ns (50.432%)  route 0.470ns (49.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.470     0.948    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 38.442    

Slack (MET) :             38.456ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.419%)  route 0.645ns (58.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.645     1.101    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X54Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 38.456    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.325%)  route 0.597ns (56.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.597     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X54Y112        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.345%)  route 0.472ns (47.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.472     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.923%)  route 0.692ns (83.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.554    -0.610    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X55Y113        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.692     0.223    debuggerTop/video_output_sync/r_data_0
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.823    -0.849    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X53Y112        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.294     0.001    
    SLICE_X53Y112        FDCE (Hold_fdce_C_D)         0.078     0.079    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.580ns (12.574%)  route 4.033ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.375     3.874    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y170        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.580ns (12.574%)  route 4.033ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.375     3.874    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__4/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y170        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.499ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.361    38.234    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.499    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__7/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.189    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.617    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.189    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.617    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.189    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.656    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.580ns (12.574%)  route 4.033ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.375     3.874    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y170        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.580ns (12.574%)  route 4.033ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.375     3.874    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__4/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y170        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.499ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.361    38.234    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.499    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__7/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.189    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.617    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.189    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.617    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.189    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.580ns (12.574%)  route 4.033ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.375     3.874    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y170        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.580ns (12.574%)  route 4.033ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.375     3.874    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__4/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y170        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 34.402    

Slack (MET) :             34.499ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.361    38.234    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.499    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__7/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.276    debuggerTop/vga_generator/r_x_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.189    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.617    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.189    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.617    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.138    38.594    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.189    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.500    -0.260    
                         clock uncertainty            0.138    -0.122    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.214    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.408ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.580ns (12.574%)  route 4.033ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.375     3.874    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X56Y170        FDCE (Recov_fdce_C_CLR)     -0.319    38.282    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 34.408    

Slack (MET) :             34.408ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.580ns (12.574%)  route 4.033ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.375     3.874    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y170        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y170        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__4/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X56Y170        FDCE (Recov_fdce_C_CLR)     -0.319    38.282    debuggerTop/vga_generator/r_x_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 34.408    

Slack (MET) :             34.504ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.361    38.240    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.240    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.504    

Slack (MET) :             34.546ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.282    debuggerTop/vga_generator/r_x_reg[0]
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.546    

Slack (MET) :             34.546ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.282    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.546    

Slack (MET) :             34.546ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.282    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.546    

Slack (MET) :             34.546ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.580ns (12.963%)  route 3.894ns (87.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 38.235 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.237     3.736    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.652    38.235    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__7/C
                         clock pessimism              0.497    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X56Y169        FDCE (Recov_fdce_C_CLR)     -0.319    38.282    debuggerTop/vga_generator/r_x_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 34.546    

Slack (MET) :             34.622ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.132    38.600    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.195    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.195    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.622    

Slack (MET) :             34.622ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.132    38.600    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.195    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.195    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.622    

Slack (MET) :             34.622ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.454%)  route 3.731ns (86.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 38.234 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.801    -0.739    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.658     0.375    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.124     0.499 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          3.073     3.572    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.651    38.234    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.497    38.732    
                         clock uncertainty           -0.132    38.600    
    SLICE_X52Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.195    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.195    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 34.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.399%)  route 0.576ns (75.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.347     0.241    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.351     0.245    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y157        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y157        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.500    -0.260    
    SLICE_X52Y157        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.642    -0.522    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y155        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.230    -0.151    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y155        LUT1 (Prop_lut1_I0_O)        0.045    -0.106 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.410     0.304    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X53Y158        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.913    -0.760    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X53Y158        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.500    -0.260    
    SLICE_X53Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.656    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       84.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.092ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X51Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X51Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.402    91.133    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]
  -------------------------------------------------------------------
                         required time                         91.133    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.092    

Slack (MET) :             84.092ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X51Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X51Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.402    91.133    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]
  -------------------------------------------------------------------
                         required time                         91.133    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.092    

Slack (MET) :             84.180ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X50Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X50Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X50Y49         FDCE (Recov_fdce_C_CLR)     -0.314    91.221    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]
  -------------------------------------------------------------------
                         required time                         91.221    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.180    

Slack (MET) :             84.221ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.356    91.015    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.221    

Slack (MET) :             84.238ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 0.642ns (8.220%)  route 7.168ns (91.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.262     6.895    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]_0
    SLICE_X51Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X51Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X51Y48         FDCE (Recov_fdce_C_CLR)     -0.402    91.133    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.133    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 84.238    

Slack (MET) :             84.263ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[0]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/pch/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.263    

Slack (MET) :             84.263ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.263    

Slack (MET) :             84.725ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 0.642ns (8.766%)  route 6.682ns (91.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 91.232 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.775     6.409    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X49Y45         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.678    91.232    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y45         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.719    
                         clock uncertainty           -0.183    91.536    
    SLICE_X49Y45         FDCE (Recov_fdce_C_CLR)     -0.402    91.134    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                         91.134    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 84.725    

Slack (MET) :             84.740ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.642ns (8.977%)  route 6.509ns (91.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 91.074 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.603     6.237    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[0]_2
    SLICE_X32Y56         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.520    91.074    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/o_clk_5mhz
    SLICE_X32Y56         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.562    
                         clock uncertainty           -0.183    91.379    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.402    90.977    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.977    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 84.740    

Slack (MET) :             84.740ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.642ns (8.977%)  route 6.509ns (91.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 91.074 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.603     6.237    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[0]_2
    SLICE_X32Y56         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.520    91.074    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/o_clk_5mhz
    SLICE_X32Y56         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.562    
                         clock uncertainty           -0.183    91.379    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.402    90.977    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         90.977    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 84.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.420ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.832%)  route 2.460ns (92.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.110     2.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X47Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.504    -0.261    
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.832%)  route 2.460ns (92.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.110     2.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X47Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.504    -0.261    
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.424ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.209ns (7.817%)  route 2.465ns (92.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.115     2.071    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X45Y46         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.909    -0.764    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X45Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.504    -0.260    
    SLICE_X45Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.209ns (7.997%)  route 2.404ns (92.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.055     2.011    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X45Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X45Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.209ns (7.997%)  route 2.404ns (92.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.055     2.011    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X45Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X45Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.504    -0.331    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.435ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.209ns (7.924%)  route 2.429ns (92.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.079     2.035    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X46Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X46Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.209ns (7.924%)  route 2.429ns (92.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.079     2.035    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X46Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X46Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  2.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       84.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.092ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X51Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X51Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.402    91.133    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]
  -------------------------------------------------------------------
                         required time                         91.133    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.092    

Slack (MET) :             84.092ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X51Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X51Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.402    91.133    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]
  -------------------------------------------------------------------
                         required time                         91.133    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.092    

Slack (MET) :             84.180ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X50Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X50Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X50Y49         FDCE (Recov_fdce_C_CLR)     -0.314    91.221    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]
  -------------------------------------------------------------------
                         required time                         91.221    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.180    

Slack (MET) :             84.221ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.356    91.015    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.221    

Slack (MET) :             84.238ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 0.642ns (8.220%)  route 7.168ns (91.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.262     6.895    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]_0
    SLICE_X51Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X51Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X51Y48         FDCE (Recov_fdce_C_CLR)     -0.402    91.133    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.133    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 84.238    

Slack (MET) :             84.263ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[0]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/pch/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.263    

Slack (MET) :             84.263ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.263    

Slack (MET) :             84.725ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 0.642ns (8.766%)  route 6.682ns (91.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 91.232 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.775     6.409    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X49Y45         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.678    91.232    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y45         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.719    
                         clock uncertainty           -0.183    91.536    
    SLICE_X49Y45         FDCE (Recov_fdce_C_CLR)     -0.402    91.134    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                         91.134    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 84.725    

Slack (MET) :             84.740ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.642ns (8.977%)  route 6.509ns (91.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 91.074 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.603     6.237    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[0]_2
    SLICE_X32Y56         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.520    91.074    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/o_clk_5mhz
    SLICE_X32Y56         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.562    
                         clock uncertainty           -0.183    91.379    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.402    90.977    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.977    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 84.740    

Slack (MET) :             84.740ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.642ns (8.977%)  route 6.509ns (91.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 91.074 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.603     6.237    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[0]_2
    SLICE_X32Y56         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.520    91.074    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/o_clk_5mhz
    SLICE_X32Y56         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.562    
                         clock uncertainty           -0.183    91.379    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.402    90.977    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         90.977    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 84.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.183    -0.147    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.239    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.183    -0.147    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.239    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.183    -0.147    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.239    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.237ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.832%)  route 2.460ns (92.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.110     2.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X47Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.504    -0.261    
                         clock uncertainty            0.183    -0.078    
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.170    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.832%)  route 2.460ns (92.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.110     2.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X47Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.504    -0.261    
                         clock uncertainty            0.183    -0.078    
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.170    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.209ns (7.817%)  route 2.465ns (92.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.115     2.071    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X45Y46         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.909    -0.764    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X45Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.504    -0.260    
                         clock uncertainty            0.183    -0.077    
    SLICE_X45Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.169    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.251ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.209ns (7.997%)  route 2.404ns (92.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.055     2.011    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X45Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X45Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.240    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.209ns (7.997%)  route 2.404ns (92.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.055     2.011    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X45Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X45Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.240    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.252ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.209ns (7.924%)  route 2.429ns (92.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.079     2.035    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X46Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X46Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.216    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.209ns (7.924%)  route 2.429ns (92.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.079     2.035    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X46Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X46Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.216    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  2.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       84.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.092ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X51Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X51Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.402    91.133    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]
  -------------------------------------------------------------------
                         required time                         91.133    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.092    

Slack (MET) :             84.092ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X51Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X51Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.402    91.133    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]
  -------------------------------------------------------------------
                         required time                         91.133    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.092    

Slack (MET) :             84.180ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X50Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X50Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X50Y49         FDCE (Recov_fdce_C_CLR)     -0.314    91.221    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]
  -------------------------------------------------------------------
                         required time                         91.221    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.180    

Slack (MET) :             84.221ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.356    91.015    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.221    

Slack (MET) :             84.238ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 0.642ns (8.220%)  route 7.168ns (91.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.262     6.895    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]_0
    SLICE_X51Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X51Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.183    91.535    
    SLICE_X51Y48         FDCE (Recov_fdce_C_CLR)     -0.402    91.133    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.133    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 84.238    

Slack (MET) :             84.263ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[0]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/pch/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.263    

Slack (MET) :             84.263ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.314    91.057    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]
  -------------------------------------------------------------------
                         required time                         91.057    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.263    

Slack (MET) :             84.725ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 0.642ns (8.766%)  route 6.682ns (91.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 91.232 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.775     6.409    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X49Y45         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.678    91.232    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y45         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.719    
                         clock uncertainty           -0.183    91.536    
    SLICE_X49Y45         FDCE (Recov_fdce_C_CLR)     -0.402    91.134    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                         91.134    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 84.725    

Slack (MET) :             84.740ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.642ns (8.977%)  route 6.509ns (91.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 91.074 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.603     6.237    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[0]_2
    SLICE_X32Y56         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.520    91.074    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/o_clk_5mhz
    SLICE_X32Y56         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.562    
                         clock uncertainty           -0.183    91.379    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.402    90.977    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.977    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 84.740    

Slack (MET) :             84.740ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.642ns (8.977%)  route 6.509ns (91.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 91.074 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.603     6.237    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[0]_2
    SLICE_X32Y56         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.520    91.074    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/o_clk_5mhz
    SLICE_X32Y56         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.562    
                         clock uncertainty           -0.183    91.379    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.402    90.977    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         90.977    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 84.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.183    -0.147    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.239    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.183    -0.147    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.239    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.183    -0.147    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.239    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.237ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.832%)  route 2.460ns (92.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.110     2.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X47Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.504    -0.261    
                         clock uncertainty            0.183    -0.078    
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.170    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.832%)  route 2.460ns (92.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.110     2.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X47Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.504    -0.261    
                         clock uncertainty            0.183    -0.078    
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.170    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.209ns (7.817%)  route 2.465ns (92.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.115     2.071    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X45Y46         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.909    -0.764    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X45Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.504    -0.260    
                         clock uncertainty            0.183    -0.077    
    SLICE_X45Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.169    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.251ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.209ns (7.997%)  route 2.404ns (92.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.055     2.011    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X45Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X45Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.240    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.209ns (7.997%)  route 2.404ns (92.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.055     2.011    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X45Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X45Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.183    -0.148    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.240    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.252ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.209ns (7.924%)  route 2.429ns (92.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.079     2.035    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X46Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X46Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.216    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.209ns (7.924%)  route 2.429ns (92.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.079     2.035    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X46Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X46Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.504    -0.332    
                         clock uncertainty            0.183    -0.149    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.216    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  2.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       84.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.101ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X51Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X51Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.174    91.544    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.402    91.142    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[6]
  -------------------------------------------------------------------
                         required time                         91.142    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.101    

Slack (MET) :             84.101ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X51Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X51Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.174    91.544    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.402    91.142    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[7]
  -------------------------------------------------------------------
                         required time                         91.142    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.101    

Slack (MET) :             84.189ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 0.642ns (8.070%)  route 7.314ns (91.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.407     7.041    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X50Y49         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X50Y49         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.174    91.544    
    SLICE_X50Y49         FDCE (Recov_fdce_C_CLR)     -0.314    91.230    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[5]
  -------------------------------------------------------------------
                         required time                         91.230    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 84.189    

Slack (MET) :             84.229ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.356    91.024    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.024    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.229    

Slack (MET) :             84.247ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 0.642ns (8.220%)  route 7.168ns (91.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.262     6.895    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]_0
    SLICE_X51Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X51Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.718    
                         clock uncertainty           -0.174    91.544    
    SLICE_X51Y48         FDCE (Recov_fdce_C_CLR)     -0.402    91.142    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.142    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 84.247    

Slack (MET) :             84.271ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[0]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/pch/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.314    91.066    debuggerTop/nes/cpu2A03/cpu6502/pch/r_pch_reg[1]
  -------------------------------------------------------------------
                         required time                         91.066    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.271    

Slack (MET) :             84.271ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 0.642ns (8.328%)  route 7.067ns (91.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.160     6.794    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_0
    SLICE_X50Y50         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X50Y50         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X50Y50         FDCE (Recov_fdce_C_CLR)     -0.314    91.066    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[2]
  -------------------------------------------------------------------
                         required time                         91.066    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 84.271    

Slack (MET) :             84.734ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 0.642ns (8.766%)  route 6.682ns (91.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 91.232 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.775     6.409    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X49Y45         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.678    91.232    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y45         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.719    
                         clock uncertainty           -0.174    91.545    
    SLICE_X49Y45         FDCE (Recov_fdce_C_CLR)     -0.402    91.143    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                         91.143    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 84.734    

Slack (MET) :             84.749ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.642ns (8.977%)  route 6.509ns (91.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 91.074 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.603     6.237    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[0]_2
    SLICE_X32Y56         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.520    91.074    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/o_clk_5mhz
    SLICE_X32Y56         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.562    
                         clock uncertainty           -0.174    91.388    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.402    90.986    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.986    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 84.749    

Slack (MET) :             84.749ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.642ns (8.977%)  route 6.509ns (91.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 91.074 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.625    -0.915    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.906     0.510    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     0.634 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.603     6.237    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[0]_2
    SLICE_X32Y56         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.520    91.074    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/o_clk_5mhz
    SLICE_X32Y56         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.562    
                         clock uncertainty           -0.174    91.388    
    SLICE_X32Y56         FDCE (Recov_fdce_C_CLR)     -0.402    90.986    debuggerTop/nes/ppu/sprites/genblk1[4].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         90.986    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 84.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.209ns (8.150%)  route 2.355ns (91.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.006     1.962    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X44Y52         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X44Y52         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X44Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.420ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.832%)  route 2.460ns (92.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.110     2.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X47Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.504    -0.261    
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.832%)  route 2.460ns (92.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.110     2.066    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X47Y48         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X47Y48         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.504    -0.261    
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.424ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.209ns (7.817%)  route 2.465ns (92.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.115     2.071    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg_0
    SLICE_X45Y46         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.909    -0.764    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X45Y46         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.504    -0.260    
    SLICE_X45Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.209ns (7.997%)  route 2.404ns (92.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.055     2.011    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X45Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X45Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.209ns (7.997%)  route 2.404ns (92.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.055     2.011    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X45Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X45Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.504    -0.331    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.435ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.209ns (7.924%)  route 2.429ns (92.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.079     2.035    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X46Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X46Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.209ns (7.924%)  route 2.429ns (92.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.562    -0.602    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y63         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.349    -0.089    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.044 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         2.079     2.035    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X46Y53         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.837    -0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X46Y53         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X46Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  2.435    





