#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562b8c7dbad0 .scope module, "tb_karatsuba_16" "tb_karatsuba_16" 2 1;
 .timescale 0 0;
P_0x562b8af59cc0 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000010000>;
v0x562b8d0d6db0_0 .var "X", 15 0;
v0x562b8d0d6e70_0 .var "Y", 15 0;
v0x562b8d0d6f10_0 .net "Z", 31 0, L_0x562b8d342950;  1 drivers
v0x562b8d0d6fe0_0 .var/i "i", 31 0;
v0x562b8d0d7080_0 .var/i "j", 31 0;
S_0x562b8cd41230 .scope module, "uut" "karatsuba_16" 2 10, 3 148 0, S_0x562b8c7dbad0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "X";
    .port_info 1 /INPUT 16 "Y";
    .port_info 2 /OUTPUT 32 "Z";
L_0x562b8d3177e0 .functor XOR 1, L_0x562b8d252d00, L_0x562b8d25ac70, C4<0>, C4<0>;
L_0x562b8d326450 .functor AND 1, L_0x562b8d342790, L_0x562b8d342830, C4<1>, C4<1>;
v0x562b8d0d4bf0_0 .net "X", 15 0, v0x562b8d0d6db0_0;  1 drivers
v0x562b8d0d4cf0_0 .net "Y", 15 0, v0x562b8d0d6e70_0;  1 drivers
v0x562b8d0d4dd0_0 .net "Z", 31 0, L_0x562b8d342950;  alias, 1 drivers
v0x562b8d0d4e90_0 .net *"_ivl_20", 0 0, L_0x562b8d3177e0;  1 drivers
L_0x7f38f70e5d18 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562b8d0d4f70_0 .net/2u *"_ivl_26", 15 0, L_0x7f38f70e5d18;  1 drivers
L_0x7f38f70e5d60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8d0d50a0_0 .net/2u *"_ivl_30", 7 0, L_0x7f38f70e5d60;  1 drivers
L_0x7f38f70e5da8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8d0d5180_0 .net/2u *"_ivl_32", 7 0, L_0x7f38f70e5da8;  1 drivers
L_0x7f38f70e5df0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562b8d0d5260_0 .net/2u *"_ivl_36", 15 0, L_0x7f38f70e5df0;  1 drivers
L_0x7f38f70e5e80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x562b8d0d5340_0 .net/2u *"_ivl_42", 15 0, L_0x7f38f70e5e80;  1 drivers
v0x562b8d0d5420_0 .net *"_ivl_44", 0 0, L_0x562b8d342790;  1 drivers
L_0x7f38f70e5ec8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x562b8d0d54e0_0 .net/2u *"_ivl_46", 15 0, L_0x7f38f70e5ec8;  1 drivers
v0x562b8d0d55c0_0 .net *"_ivl_48", 0 0, L_0x562b8d342830;  1 drivers
v0x562b8d0d5680_0 .net *"_ivl_51", 0 0, L_0x562b8d326450;  1 drivers
L_0x7f38f70e5f10 .functor BUFT 1, C4<11111111111111100000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562b8d0d5740_0 .net/2u *"_ivl_52", 31 0, L_0x7f38f70e5f10;  1 drivers
v0x562b8d0d5820_0 .net "a", 7 0, L_0x562b8d252730;  1 drivers
v0x562b8d0d58e0_0 .net "a_abs", 7 0, L_0x562b8d256480;  1 drivers
v0x562b8d0d59f0_0 .net "b", 7 0, L_0x562b8d25a6a0;  1 drivers
v0x562b8d0d5c10_0 .net "b_abs", 7 0, L_0x562b8d25ebe0;  1 drivers
v0x562b8d0d5d20_0 .net "c1", 0 0, L_0x562b8d31e7f0;  1 drivers
v0x562b8d0d5e10_0 .net "c2", 0 0, L_0x562b8d326070;  1 drivers
v0x562b8d0d5eb0_0 .net "c3", 0 0, L_0x562b8d334ac0;  1 drivers
v0x562b8d0d5fa0_0 .net "c4", 0 0, L_0x562b8d342720;  1 drivers
v0x562b8d0d6040_0 .net "neg_a", 0 0, L_0x562b8d252d00;  1 drivers
v0x562b8d0d60e0_0 .net "neg_b", 0 0, L_0x562b8d25ac70;  1 drivers
v0x562b8d0d6180_0 .net "temp", 31 0, L_0x562b8d3349b0;  1 drivers
v0x562b8d0d6270_0 .net "term1", 31 0, L_0x562b8d3260e0;  1 drivers
v0x562b8d0d6310_0 .net "term2", 31 0, L_0x562b8d3261d0;  1 drivers
v0x562b8d0d63b0_0 .net "term3", 31 0, L_0x562b8d326310;  1 drivers
v0x562b8d0d6450_0 .net "z0", 15 0, L_0x562b8d24e9c0;  1 drivers
v0x562b8d0d6540_0 .net "z1", 15 0, L_0x562b8d325700;  1 drivers
v0x562b8d0d65e0_0 .net "z1_1", 15 0, L_0x562b8d317850;  1 drivers
v0x562b8d0d6680_0 .net "z1_2", 15 0, L_0x562b8d31df10;  1 drivers
v0x562b8d0d6770_0 .net "z1_3", 15 0, L_0x562b8d310f30;  1 drivers
v0x562b8d0d6a70_0 .net "z1_4", 15 0, L_0x562b8d3175d0;  1 drivers
v0x562b8d0d6b80_0 .net "z2", 15 0, L_0x562b8c869130;  1 drivers
v0x562b8d0d6c90_0 .net "z_og", 31 0, L_0x562b8d342580;  1 drivers
L_0x562b8d19e2b0 .part v0x562b8d0d6db0_0, 8, 8;
L_0x562b8d19e350 .part v0x562b8d0d6e70_0, 8, 8;
L_0x562b8d24ea60 .part v0x562b8d0d6db0_0, 0, 8;
L_0x562b8d24eb00 .part v0x562b8d0d6e70_0, 0, 8;
L_0x562b8d256610 .part v0x562b8d0d6db0_0, 0, 8;
L_0x562b8d256740 .part v0x562b8d0d6db0_0, 8, 8;
L_0x562b8d25ed90 .part v0x562b8d0d6e70_0, 8, 8;
L_0x562b8d25eec0 .part v0x562b8d0d6e70_0, 0, 8;
L_0x562b8d317850 .functor MUXZ 16, L_0x562b8d310f30, L_0x562b8d3175d0, L_0x562b8d3177e0, C4<>;
L_0x562b8d3260e0 .concat [ 16 16 0 0], L_0x562b8d24e9c0, L_0x7f38f70e5d18;
L_0x562b8d3261d0 .concat [ 8 16 8 0], L_0x7f38f70e5da8, L_0x562b8d325700, L_0x7f38f70e5d60;
L_0x562b8d326310 .concat [ 16 16 0 0], L_0x7f38f70e5df0, L_0x562b8c869130;
L_0x562b8d342790 .cmp/eq 16, v0x562b8d0d6db0_0, L_0x7f38f70e5e80;
L_0x562b8d342830 .cmp/eq 16, v0x562b8d0d6e70_0, L_0x7f38f70e5ec8;
L_0x562b8d342950 .functor MUXZ 32, L_0x562b8d342580, L_0x7f38f70e5f10, L_0x562b8d326450, C4<>;
S_0x562b8cd43960 .scope module, "ins1" "subtractor_Nbit" 3 154, 3 35 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "D";
    .port_info 4 /OUTPUT 8 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c603fa0 .param/l "N" 0 3 35, +C4<00000000000000000000000000001000>;
L_0x562b8d2527d0 .functor NOT 8, L_0x562b8d256740, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f38f70e1cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d252ba0 .functor BUFZ 1, L_0x7f38f70e1cf8, C4<0>, C4<0>, C4<0>;
L_0x562b8d252d00 .functor NOT 1, L_0x562b8d252c60, C4<0>, C4<0>, C4<0>;
v0x562b8c01c560_0 .net "D", 7 0, L_0x562b8d252730;  alias, 1 drivers
v0x562b8c01cf00_0 .net *"_ivl_63", 0 0, L_0x562b8d252ba0;  1 drivers
v0x562b8c01d820_0 .net "a", 7 0, L_0x562b8d256610;  1 drivers
v0x562b8c020450_0 .net "abs_D", 7 0, L_0x562b8d256480;  alias, 1 drivers
v0x562b8c020d70_0 .net "b", 7 0, L_0x562b8d256740;  1 drivers
v0x562b8c021ad0_0 .net "b_comp", 7 0, L_0x562b8d2527d0;  1 drivers
v0x562b8c0222a0_0 .net "carry", 8 0, L_0x562b8d252840;  1 drivers
v0x562b8c022c40_0 .net "cin", 0 0, L_0x7f38f70e1cf8;  1 drivers
v0x562b8c023560_0 .net "is_pos", 0 0, L_0x562b8d252c60;  1 drivers
v0x562b8c027920_0 .net "negative", 0 0, L_0x562b8d252d00;  alias, 1 drivers
v0x562b8c028240_0 .net "twos", 7 0, L_0x562b8d2562b0;  1 drivers
L_0x562b8d24ee60 .part L_0x562b8d256610, 0, 1;
L_0x562b8d24ef90 .part L_0x562b8d2527d0, 0, 1;
L_0x562b8d24f0c0 .part L_0x562b8d252840, 0, 1;
L_0x562b8d24f4b0 .part L_0x562b8d256610, 1, 1;
L_0x562b8d24f5e0 .part L_0x562b8d2527d0, 1, 1;
L_0x562b8d24f710 .part L_0x562b8d252840, 1, 1;
L_0x562b8d24fb00 .part L_0x562b8d256610, 2, 1;
L_0x562b8d24fc30 .part L_0x562b8d2527d0, 2, 1;
L_0x562b8d24fdb0 .part L_0x562b8d252840, 2, 1;
L_0x562b8d250380 .part L_0x562b8d256610, 3, 1;
L_0x562b8d250540 .part L_0x562b8d2527d0, 3, 1;
L_0x562b8d250700 .part L_0x562b8d252840, 3, 1;
L_0x562b8d250c90 .part L_0x562b8d256610, 4, 1;
L_0x562b8d250dc0 .part L_0x562b8d2527d0, 4, 1;
L_0x562b8d250f70 .part L_0x562b8d252840, 4, 1;
L_0x562b8d251390 .part L_0x562b8d256610, 5, 1;
L_0x562b8d251550 .part L_0x562b8d2527d0, 5, 1;
L_0x562b8d251680 .part L_0x562b8d252840, 5, 1;
L_0x562b8d251b20 .part L_0x562b8d256610, 6, 1;
L_0x562b8d251c50 .part L_0x562b8d2527d0, 6, 1;
L_0x562b8d2517b0 .part L_0x562b8d252840, 6, 1;
L_0x562b8d252220 .part L_0x562b8d256610, 7, 1;
L_0x562b8d252410 .part L_0x562b8d2527d0, 7, 1;
L_0x562b8d2524b0 .part L_0x562b8d252840, 7, 1;
LS_0x562b8d252730_0_0 .concat8 [ 1 1 1 1], L_0x562b8d24ec80, L_0x562b8d24f2d0, L_0x562b8d24f920, L_0x562b8d2500b0;
LS_0x562b8d252730_0_4 .concat8 [ 1 1 1 1], L_0x562b8d250a10, L_0x562b8d251110, L_0x562b8d251930, L_0x562b8d251fa0;
L_0x562b8d252730 .concat8 [ 4 4 0 0], LS_0x562b8d252730_0_0, LS_0x562b8d252730_0_4;
LS_0x562b8d252840_0_0 .concat8 [ 1 1 1 1], L_0x562b8d252ba0, L_0x562b8d24edf0, L_0x562b8d24f440, L_0x562b8d24fa90;
LS_0x562b8d252840_0_4 .concat8 [ 1 1 1 1], L_0x562b8d250310, L_0x562b8d250c20, L_0x562b8d251320, L_0x562b8d251ab0;
LS_0x562b8d252840_0_8 .concat8 [ 1 0 0 0], L_0x562b8d2521b0;
L_0x562b8d252840 .concat8 [ 4 4 1 0], LS_0x562b8d252840_0_0, LS_0x562b8d252840_0_4, LS_0x562b8d252840_0_8;
L_0x562b8d252c60 .part L_0x562b8d252840, 8, 1;
L_0x562b8d256480 .functor MUXZ 8, L_0x562b8d2562b0, L_0x562b8d252730, L_0x562b8d252c60, C4<>;
S_0x562b8cd46090 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cd43960;
 .timescale 0 0;
P_0x562b8cbe8fa0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cd487c0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd46090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24edf0 .functor OR 1, L_0x562b8d24ec10, L_0x562b8d24ed80, C4<0>, C4<0>;
v0x562b8cc8c9b0_0 .net "S", 0 0, L_0x562b8d24ec80;  1 drivers
v0x562b8ca99800_0 .net "a", 0 0, L_0x562b8d24ee60;  1 drivers
v0x562b8c8d0f70_0 .net "b", 0 0, L_0x562b8d24ef90;  1 drivers
v0x562b8c951930_0 .net "cin", 0 0, L_0x562b8d24f0c0;  1 drivers
v0x562b8c958f80_0 .net "cout", 0 0, L_0x562b8d24edf0;  1 drivers
v0x562b8c98d3d0_0 .net "cout1", 0 0, L_0x562b8d24ec10;  1 drivers
v0x562b8c994a20_0 .net "cout2", 0 0, L_0x562b8d24ed80;  1 drivers
v0x562b8c9e38b0_0 .net "s1", 0 0, L_0x562b8d24eba0;  1 drivers
S_0x562b8cd4aef0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd487c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24eba0 .functor XOR 1, L_0x562b8d24ee60, L_0x562b8d24ef90, C4<0>, C4<0>;
L_0x562b8d24ec10 .functor AND 1, L_0x562b8d24ee60, L_0x562b8d24ef90, C4<1>, C4<1>;
v0x562b8cd04a40_0 .net "S", 0 0, L_0x562b8d24eba0;  alias, 1 drivers
v0x562b8cd05dd0_0 .net "a", 0 0, L_0x562b8d24ee60;  alias, 1 drivers
v0x562b8caa0e50_0 .net "b", 0 0, L_0x562b8d24ef90;  alias, 1 drivers
v0x562b8cad52a0_0 .net "cout", 0 0, L_0x562b8d24ec10;  alias, 1 drivers
S_0x562b8cd4d620 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd487c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24ec80 .functor XOR 1, L_0x562b8d24f0c0, L_0x562b8d24eba0, C4<0>, C4<0>;
L_0x562b8d24ed80 .functor AND 1, L_0x562b8d24f0c0, L_0x562b8d24eba0, C4<1>, C4<1>;
v0x562b8cadc8f0_0 .net "S", 0 0, L_0x562b8d24ec80;  alias, 1 drivers
v0x562b8cb2b780_0 .net "a", 0 0, L_0x562b8d24f0c0;  alias, 1 drivers
v0x562b8cb32dd0_0 .net "b", 0 0, L_0x562b8d24eba0;  alias, 1 drivers
v0x562b8cc13c70_0 .net "cout", 0 0, L_0x562b8d24ed80;  alias, 1 drivers
S_0x562b8cd4fd50 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cd43960;
 .timescale 0 0;
P_0x562b8cb544e0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cd3eb00 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd4fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24f440 .functor OR 1, L_0x562b8d24f260, L_0x562b8d24f3d0, C4<0>, C4<0>;
v0x562b8c87aa90_0 .net "S", 0 0, L_0x562b8d24f2d0;  1 drivers
v0x562b8c67c840_0 .net "a", 0 0, L_0x562b8d24f4b0;  1 drivers
v0x562b8c52d320_0 .net "b", 0 0, L_0x562b8d24f5e0;  1 drivers
v0x562b8c534970_0 .net "cin", 0 0, L_0x562b8d24f710;  1 drivers
v0x562b8c583800_0 .net "cout", 0 0, L_0x562b8d24f440;  1 drivers
v0x562b8c58ae50_0 .net "cout1", 0 0, L_0x562b8d24f260;  1 drivers
v0x562b8c639750_0 .net "cout2", 0 0, L_0x562b8d24f3d0;  1 drivers
v0x562b8c640da0_0 .net "s1", 0 0, L_0x562b8d24f1f0;  1 drivers
S_0x562b8cd2d8b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd3eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24f1f0 .functor XOR 1, L_0x562b8d24f4b0, L_0x562b8d24f5e0, C4<0>, C4<0>;
L_0x562b8d24f260 .functor AND 1, L_0x562b8d24f4b0, L_0x562b8d24f5e0, C4<1>, C4<1>;
v0x562b8c9eaf00_0 .net "S", 0 0, L_0x562b8d24f1f0;  alias, 1 drivers
v0x562b8c8c9920_0 .net "a", 0 0, L_0x562b8d24f4b0;  alias, 1 drivers
v0x562b8c6cb6d0_0 .net "b", 0 0, L_0x562b8d24f5e0;  alias, 1 drivers
v0x562b8c6d2d20_0 .net "cout", 0 0, L_0x562b8d24f260;  alias, 1 drivers
S_0x562b8cd2ffe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd3eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24f2d0 .functor XOR 1, L_0x562b8d24f710, L_0x562b8d24f1f0, C4<0>, C4<0>;
L_0x562b8d24f3d0 .functor AND 1, L_0x562b8d24f710, L_0x562b8d24f1f0, C4<1>, C4<1>;
v0x562b8c7b3bc0_0 .net "S", 0 0, L_0x562b8d24f2d0;  alias, 1 drivers
v0x562b8c8379a0_0 .net "a", 0 0, L_0x562b8d24f710;  alias, 1 drivers
v0x562b8c83eff0_0 .net "b", 0 0, L_0x562b8d24f1f0;  alias, 1 drivers
v0x562b8c873440_0 .net "cout", 0 0, L_0x562b8d24f3d0;  alias, 1 drivers
S_0x562b8cd32710 .scope generate, "genblk1[2]" "genblk1[2]" 3 49, 3 49 0, S_0x562b8cd43960;
 .timescale 0 0;
P_0x562b8ca4da40 .param/l "i" 0 3 49, +C4<010>;
S_0x562b8cd34e40 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd32710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24fa90 .functor OR 1, L_0x562b8d24f8b0, L_0x562b8d24fa20, C4<0>, C4<0>;
v0x562b8c4f1880_0 .net "S", 0 0, L_0x562b8d24f920;  1 drivers
v0x562b8c3a84b0_0 .net "a", 0 0, L_0x562b8d24fb00;  1 drivers
v0x562b8c17f800_0 .net "b", 0 0, L_0x562b8d24fc30;  1 drivers
v0x562b8c22e030_0 .net "cin", 0 0, L_0x562b8d24fdb0;  1 drivers
v0x562b8c235680_0 .net "cout", 0 0, L_0x562b8d24fa90;  1 drivers
v0x562b8c269ad0_0 .net "cout1", 0 0, L_0x562b8d24f8b0;  1 drivers
v0x562b8c271120_0 .net "cout2", 0 0, L_0x562b8d24fa20;  1 drivers
v0x562b8c2bffb0_0 .net "s1", 0 0, L_0x562b8d24f840;  1 drivers
S_0x562b8cd37570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd34e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24f840 .functor XOR 1, L_0x562b8d24fb00, L_0x562b8d24fc30, C4<0>, C4<0>;
L_0x562b8d24f8b0 .functor AND 1, L_0x562b8d24fb00, L_0x562b8d24fc30, C4<1>, C4<1>;
v0x562b8c6751f0_0 .net "S", 0 0, L_0x562b8d24f840;  alias, 1 drivers
v0x562b8c4f8ed0_0 .net "a", 0 0, L_0x562b8d24fb00;  alias, 1 drivers
v0x562b8c3d78f0_0 .net "b", 0 0, L_0x562b8d24fc30;  alias, 1 drivers
v0x562b8c3def40_0 .net "cout", 0 0, L_0x562b8d24f8b0;  alias, 1 drivers
S_0x562b8cd39ca0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd34e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24f920 .functor XOR 1, L_0x562b8d24fdb0, L_0x562b8d24f840, C4<0>, C4<0>;
L_0x562b8d24fa20 .functor AND 1, L_0x562b8d24fdb0, L_0x562b8d24f840, C4<1>, C4<1>;
v0x562b8c413390_0 .net "S", 0 0, L_0x562b8d24f920;  alias, 1 drivers
v0x562b8c41a9e0_0 .net "a", 0 0, L_0x562b8d24fdb0;  alias, 1 drivers
v0x562b8c469870_0 .net "b", 0 0, L_0x562b8d24f840;  alias, 1 drivers
v0x562b8c470ec0_0 .net "cout", 0 0, L_0x562b8d24fa20;  alias, 1 drivers
S_0x562b8cd3c3d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 49, 3 49 0, S_0x562b8cd43960;
 .timescale 0 0;
P_0x562b8c97a690 .param/l "i" 0 3 49, +C4<011>;
S_0x562b8cd2b180 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd3c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d250310 .functor OR 1, L_0x562b8d24fff0, L_0x562b8d250250, C4<0>, C4<0>;
v0x562b8c129320_0 .net "S", 0 0, L_0x562b8d2500b0;  1 drivers
v0x562b8c007d40_0 .net "a", 0 0, L_0x562b8d250380;  1 drivers
v0x562b8af982e0_0 .net "b", 0 0, L_0x562b8d250540;  1 drivers
v0x562b8afc33a0_0 .net "cin", 0 0, L_0x562b8d250700;  1 drivers
v0x562b8af9e360_0 .net "cout", 0 0, L_0x562b8d250310;  1 drivers
v0x562b8af9da20_0 .net "cout1", 0 0, L_0x562b8d24fff0;  1 drivers
v0x562b8af9d510_0 .net "cout2", 0 0, L_0x562b8d250250;  1 drivers
v0x562b8bfcc2a0_0 .net "s1", 0 0, L_0x562b8d24fee0;  1 drivers
S_0x562b8cd19f30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd2b180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24fee0 .functor XOR 1, L_0x562b8d250380, L_0x562b8d250540, C4<0>, C4<0>;
L_0x562b8d24fff0 .functor AND 1, L_0x562b8d250380, L_0x562b8d250540, C4<1>, C4<1>;
v0x562b8c2c7600_0 .net "S", 0 0, L_0x562b8d24fee0;  alias, 1 drivers
v0x562b8c1781b0_0 .net "a", 0 0, L_0x562b8d250380;  alias, 1 drivers
v0x562b8c00f390_0 .net "b", 0 0, L_0x562b8d250540;  alias, 1 drivers
v0x562b8c05e220_0 .net "cout", 0 0, L_0x562b8d24fff0;  alias, 1 drivers
S_0x562b8cd1c660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd2b180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2500b0 .functor XOR 1, L_0x562b8d250700, L_0x562b8d24fee0, C4<0>, C4<0>;
L_0x562b8d250250 .functor AND 1, L_0x562b8d250700, L_0x562b8d24fee0, C4<1>, C4<1>;
v0x562b8c065870_0 .net "S", 0 0, L_0x562b8d2500b0;  alias, 1 drivers
v0x562b8c0e6230_0 .net "a", 0 0, L_0x562b8d250700;  alias, 1 drivers
v0x562b8c0ed880_0 .net "b", 0 0, L_0x562b8d24fee0;  alias, 1 drivers
v0x562b8c121cd0_0 .net "cout", 0 0, L_0x562b8d250250;  alias, 1 drivers
S_0x562b8cd1ed90 .scope generate, "genblk1[4]" "genblk1[4]" 3 49, 3 49 0, S_0x562b8cd43960;
 .timescale 0 0;
P_0x562b8c89c1a0 .param/l "i" 0 3 49, +C4<0100>;
S_0x562b8cd214c0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd1ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d250c20 .functor OR 1, L_0x562b8d2509a0, L_0x562b8d250b60, C4<0>, C4<0>;
v0x562b8c9ce2f0_0 .net "S", 0 0, L_0x562b8d250a10;  1 drivers
v0x562b8c8c18b0_0 .net "a", 0 0, L_0x562b8d250c90;  1 drivers
v0x562b8c8b4360_0 .net "b", 0 0, L_0x562b8d250dc0;  1 drivers
v0x562b8ca7a8a0_0 .net "cin", 0 0, L_0x562b8d250f70;  1 drivers
v0x562b8c82fb90_0 .net "cout", 0 0, L_0x562b8d250c20;  1 drivers
v0x562b8c6c3660_0 .net "cout1", 0 0, L_0x562b8d2509a0;  1 drivers
v0x562b8c6b6110_0 .net "cout2", 0 0, L_0x562b8d250b60;  1 drivers
v0x562b8c6317c0_0 .net "s1", 0 0, L_0x562b8d250930;  1 drivers
S_0x562b8cd23bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd214c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d250930 .functor XOR 1, L_0x562b8d250c90, L_0x562b8d250dc0, C4<0>, C4<0>;
L_0x562b8d2509a0 .functor AND 1, L_0x562b8d250c90, L_0x562b8d250dc0, C4<1>, C4<1>;
v0x562b8bfd38f0_0 .net "S", 0 0, L_0x562b8d250930;  alias, 1 drivers
v0x562b8af9a2d0_0 .net "a", 0 0, L_0x562b8d250c90;  alias, 1 drivers
v0x562b8afabb80_0 .net "b", 0 0, L_0x562b8d250dc0;  alias, 1 drivers
v0x562b8af94cf0_0 .net "cout", 0 0, L_0x562b8d2509a0;  alias, 1 drivers
S_0x562b8cd26320 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd214c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d250a10 .functor XOR 1, L_0x562b8d250f70, L_0x562b8d250930, C4<0>, C4<0>;
L_0x562b8d250b60 .functor AND 1, L_0x562b8d250f70, L_0x562b8d250930, C4<1>, C4<1>;
v0x562b8cb23710_0 .net "S", 0 0, L_0x562b8d250a10;  alias, 1 drivers
v0x562b8cb161c0_0 .net "a", 0 0, L_0x562b8d250f70;  alias, 1 drivers
v0x562b8ca91870_0 .net "b", 0 0, L_0x562b8d250930;  alias, 1 drivers
v0x562b8c9db840_0 .net "cout", 0 0, L_0x562b8d250b60;  alias, 1 drivers
S_0x562b8cd28a50 .scope generate, "genblk1[5]" "genblk1[5]" 3 49, 3 49 0, S_0x562b8cd43960;
 .timescale 0 0;
P_0x562b8c774b70 .param/l "i" 0 3 49, +C4<0101>;
S_0x562b8cd17800 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd28a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d251320 .functor OR 1, L_0x562b8d2510a0, L_0x562b8d2512b0, C4<0>, C4<0>;
v0x562b8c170140_0 .net "S", 0 0, L_0x562b8d251110;  1 drivers
v0x562b8c162bf0_0 .net "a", 0 0, L_0x562b8d251390;  1 drivers
v0x562b8c0561b0_0 .net "b", 0 0, L_0x562b8d251550;  1 drivers
v0x562b8c048c60_0 .net "cin", 0 0, L_0x562b8d251680;  1 drivers
v0x562b8c20f0d0_0 .net "cout", 0 0, L_0x562b8d251320;  1 drivers
v0x562b8c8056e0_0 .net "cout1", 0 0, L_0x562b8d2510a0;  1 drivers
v0x562b8af59c00_0 .net "cout2", 0 0, L_0x562b8d2512b0;  1 drivers
v0x562b8c7df280_0 .net "s1", 0 0, L_0x562b8d2508c0;  1 drivers
S_0x562b8cd065b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd17800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2508c0 .functor XOR 1, L_0x562b8d251390, L_0x562b8d251550, C4<0>, C4<0>;
L_0x562b8d2510a0 .functor AND 1, L_0x562b8d251390, L_0x562b8d251550, C4<1>, C4<1>;
v0x562b8c57b790_0 .net "S", 0 0, L_0x562b8d2508c0;  alias, 1 drivers
v0x562b8c56e240_0 .net "a", 0 0, L_0x562b8d251390;  alias, 1 drivers
v0x562b8c461800_0 .net "b", 0 0, L_0x562b8d251550;  alias, 1 drivers
v0x562b8c4542b0_0 .net "cout", 0 0, L_0x562b8d2510a0;  alias, 1 drivers
S_0x562b8cd08ce0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd17800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d251110 .functor XOR 1, L_0x562b8d251680, L_0x562b8d2508c0, C4<0>, C4<0>;
L_0x562b8d2512b0 .functor AND 1, L_0x562b8d251680, L_0x562b8d2508c0, C4<1>, C4<1>;
v0x562b8c61a7f0_0 .net "S", 0 0, L_0x562b8d251110;  alias, 1 drivers
v0x562b8c2b7f40_0 .net "a", 0 0, L_0x562b8d251680;  alias, 1 drivers
v0x562b8c2aa9f0_0 .net "b", 0 0, L_0x562b8d2508c0;  alias, 1 drivers
v0x562b8c2260a0_0 .net "cout", 0 0, L_0x562b8d2512b0;  alias, 1 drivers
S_0x562b8cd0b410 .scope generate, "genblk1[6]" "genblk1[6]" 3 49, 3 49 0, S_0x562b8cd43960;
 .timescale 0 0;
P_0x562b8c6f4430 .param/l "i" 0 3 49, +C4<0110>;
S_0x562b8cd0db40 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd0b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d251ab0 .functor OR 1, L_0x562b8d2518c0, L_0x562b8d251a40, C4<0>, C4<0>;
v0x562b8c7e6c00_0 .net "S", 0 0, L_0x562b8d251930;  1 drivers
v0x562b8c7e7520_0 .net "a", 0 0, L_0x562b8d251b20;  1 drivers
v0x562b8c7e8b00_0 .net "b", 0 0, L_0x562b8d251c50;  1 drivers
v0x562b8c7e9480_0 .net "cin", 0 0, L_0x562b8d2517b0;  1 drivers
v0x562b8c7e9da0_0 .net "cout", 0 0, L_0x562b8d251ab0;  1 drivers
v0x562b8c7eb380_0 .net "cout1", 0 0, L_0x562b8d2518c0;  1 drivers
v0x562b8c7ebd00_0 .net "cout2", 0 0, L_0x562b8d251a40;  1 drivers
v0x562b8c7ec620_0 .net "s1", 0 0, L_0x562b8d251850;  1 drivers
S_0x562b8cd10270 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd0db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d251850 .functor XOR 1, L_0x562b8d251b20, L_0x562b8d251c50, C4<0>, C4<0>;
L_0x562b8d2518c0 .functor AND 1, L_0x562b8d251b20, L_0x562b8d251c50, C4<1>, C4<1>;
v0x562b8c7dfba0_0 .net "S", 0 0, L_0x562b8d251850;  alias, 1 drivers
v0x562b8c7e1180_0 .net "a", 0 0, L_0x562b8d251b20;  alias, 1 drivers
v0x562b8c7e1b00_0 .net "b", 0 0, L_0x562b8d251c50;  alias, 1 drivers
v0x562b8c7e2420_0 .net "cout", 0 0, L_0x562b8d2518c0;  alias, 1 drivers
S_0x562b8cd129a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd0db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d251930 .functor XOR 1, L_0x562b8d2517b0, L_0x562b8d251850, C4<0>, C4<0>;
L_0x562b8d251a40 .functor AND 1, L_0x562b8d2517b0, L_0x562b8d251850, C4<1>, C4<1>;
v0x562b8c7e3a00_0 .net "S", 0 0, L_0x562b8d251930;  alias, 1 drivers
v0x562b8c7e4380_0 .net "a", 0 0, L_0x562b8d2517b0;  alias, 1 drivers
v0x562b8c7e4ca0_0 .net "b", 0 0, L_0x562b8d251850;  alias, 1 drivers
v0x562b8c7e6280_0 .net "cout", 0 0, L_0x562b8d251a40;  alias, 1 drivers
S_0x562b8cd150d0 .scope generate, "genblk1[7]" "genblk1[7]" 3 49, 3 49 0, S_0x562b8cd43960;
 .timescale 0 0;
P_0x562b8c6304c0 .param/l "i" 0 3 49, +C4<0111>;
S_0x562b8cc5fc10 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd150d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2521b0 .functor OR 1, L_0x562b8d251f30, L_0x562b8d252140, C4<0>, C4<0>;
v0x562b8c7f47b0_0 .net "S", 0 0, L_0x562b8d251fa0;  1 drivers
v0x562b8c7f5c20_0 .net "a", 0 0, L_0x562b8d252220;  1 drivers
v0x562b8c7f65c0_0 .net "b", 0 0, L_0x562b8d252410;  1 drivers
v0x562b8c7f6ee0_0 .net "cin", 0 0, L_0x562b8d2524b0;  1 drivers
v0x562b8c7f8350_0 .net "cout", 0 0, L_0x562b8d2521b0;  1 drivers
v0x562b8c7f8cf0_0 .net "cout1", 0 0, L_0x562b8d251f30;  1 drivers
v0x562b8c7f9610_0 .net "cout2", 0 0, L_0x562b8d252140;  1 drivers
v0x562b8c7faa80_0 .net "s1", 0 0, L_0x562b8d251ec0;  1 drivers
S_0x562b8cc4e9c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc5fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d251ec0 .functor XOR 1, L_0x562b8d252220, L_0x562b8d252410, C4<0>, C4<0>;
L_0x562b8d251f30 .functor AND 1, L_0x562b8d252220, L_0x562b8d252410, C4<1>, C4<1>;
v0x562b8c7edc00_0 .net "S", 0 0, L_0x562b8d251ec0;  alias, 1 drivers
v0x562b8c7ee580_0 .net "a", 0 0, L_0x562b8d252220;  alias, 1 drivers
v0x562b8c7eeea0_0 .net "b", 0 0, L_0x562b8d252410;  alias, 1 drivers
v0x562b8c7f17e0_0 .net "cout", 0 0, L_0x562b8d251f30;  alias, 1 drivers
S_0x562b8cc510f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc5fc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d251fa0 .functor XOR 1, L_0x562b8d2524b0, L_0x562b8d251ec0, C4<0>, C4<0>;
L_0x562b8d252140 .functor AND 1, L_0x562b8d2524b0, L_0x562b8d251ec0, C4<1>, C4<1>;
v0x562b8c7f1fc0_0 .net "S", 0 0, L_0x562b8d251fa0;  alias, 1 drivers
v0x562b8c7f2d20_0 .net "a", 0 0, L_0x562b8d2524b0;  alias, 1 drivers
v0x562b8c7f34f0_0 .net "b", 0 0, L_0x562b8d251ec0;  alias, 1 drivers
v0x562b8c7f3e90_0 .net "cout", 0 0, L_0x562b8d252140;  alias, 1 drivers
S_0x562b8cc53820 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cd43960;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i";
    .port_info 1 /OUTPUT 8 "o";
P_0x562b8c5cd0e0 .param/l "N" 0 3 60, +C4<00000000000000000000000000001000>;
L_0x562b8d252e10 .functor NOT 8, L_0x562b8d252730, C4<00000000>, C4<00000000>, C4<00000000>;
v0x562b8c00cc60_0 .net "cout", 0 0, L_0x562b8d2563c0;  1 drivers
v0x562b8c01a710_0 .net "i", 7 0, L_0x562b8d252730;  alias, 1 drivers
v0x562b8c01b030_0 .net "o", 7 0, L_0x562b8d2562b0;  alias, 1 drivers
v0x562b8c01bd90_0 .net "temp2", 7 0, L_0x562b8d252e10;  1 drivers
S_0x562b8cc55f50 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cc53820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c560a80 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e1cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d256350 .functor BUFZ 1, L_0x7f38f70e1cb0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2563c0 .functor BUFZ 1, L_0x562b8d255df0, C4<0>, C4<0>, C4<0>;
v0x562b8c00bfd0_0 .net "S", 7 0, L_0x562b8d2562b0;  alias, 1 drivers
v0x562b8c00ebd0_0 .net "a", 7 0, L_0x562b8d252e10;  alias, 1 drivers
L_0x7f38f70e1c68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8c00f4f0_0 .net "b", 7 0, L_0x7f38f70e1c68;  1 drivers
v0x562b8c00ca10 .array "carry", 0 8;
v0x562b8c00ca10_0 .net v0x562b8c00ca10 0, 0 0, L_0x562b8d256350; 1 drivers
v0x562b8c00ca10_1 .net v0x562b8c00ca10 1, 0 0, L_0x562b8d2532a0; 1 drivers
v0x562b8c00ca10_2 .net v0x562b8c00ca10 2, 0 0, L_0x562b8d2538a0; 1 drivers
v0x562b8c00ca10_3 .net v0x562b8c00ca10 3, 0 0, L_0x562b8d253f30; 1 drivers
v0x562b8c00ca10_4 .net v0x562b8c00ca10 4, 0 0, L_0x562b8d254530; 1 drivers
v0x562b8c00ca10_5 .net v0x562b8c00ca10 5, 0 0, L_0x562b8d254bc0; 1 drivers
v0x562b8c00ca10_6 .net v0x562b8c00ca10 6, 0 0, L_0x562b8d255170; 1 drivers
v0x562b8c00ca10_7 .net v0x562b8c00ca10 7, 0 0, L_0x562b8d255860; 1 drivers
v0x562b8c00ca10_8 .net v0x562b8c00ca10 8, 0 0, L_0x562b8d255df0; 1 drivers
v0x562b8c00cfd0_0 .net "cin", 0 0, L_0x7f38f70e1cb0;  1 drivers
v0x562b8c0113b0_0 .net "cout", 0 0, L_0x562b8d2563c0;  alias, 1 drivers
L_0x562b8d2533a0 .part L_0x562b8d252e10, 0, 1;
L_0x562b8d2534d0 .part L_0x7f38f70e1c68, 0, 1;
L_0x562b8d2539a0 .part L_0x562b8d252e10, 1, 1;
L_0x562b8d253b60 .part L_0x7f38f70e1c68, 1, 1;
L_0x562b8d254030 .part L_0x562b8d252e10, 2, 1;
L_0x562b8d254160 .part L_0x7f38f70e1c68, 2, 1;
L_0x562b8d254630 .part L_0x562b8d252e10, 3, 1;
L_0x562b8d254760 .part L_0x7f38f70e1c68, 3, 1;
L_0x562b8d254cc0 .part L_0x562b8d252e10, 4, 1;
L_0x562b8d254df0 .part L_0x7f38f70e1c68, 4, 1;
L_0x562b8d255270 .part L_0x562b8d252e10, 5, 1;
L_0x562b8d2554b0 .part L_0x7f38f70e1c68, 5, 1;
L_0x562b8d255960 .part L_0x562b8d252e10, 6, 1;
L_0x562b8d255a90 .part L_0x7f38f70e1c68, 6, 1;
L_0x562b8d255eb0 .part L_0x562b8d252e10, 7, 1;
L_0x562b8d255fe0 .part L_0x7f38f70e1c68, 7, 1;
LS_0x562b8d2562b0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d253050, L_0x562b8d2536e0, L_0x562b8d253d70, L_0x562b8d254370;
LS_0x562b8d2562b0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d254a50, L_0x562b8d255000, L_0x562b8d2556a0, L_0x562b8d255c30;
L_0x562b8d2562b0 .concat8 [ 4 4 0 0], LS_0x562b8d2562b0_0_0, LS_0x562b8d2562b0_0_4;
S_0x562b8cc58680 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc55f50;
 .timescale 0 0;
P_0x562b8c51a5e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc5adb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc58680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2532a0 .functor OR 1, L_0x562b8d252f90, L_0x562b8d2531a0, C4<0>, C4<0>;
v0x562b8c802010_0 .net "S", 0 0, L_0x562b8d253050;  1 drivers
v0x562b8c8029b0_0 .net "a", 0 0, L_0x562b8d2533a0;  1 drivers
v0x562b8c8032d0_0 .net "b", 0 0, L_0x562b8d2534d0;  1 drivers
v0x562b8c8052d0_0 .net "cin", 0 0, L_0x562b8d256350;  alias, 1 drivers
v0x562b8c7f0570_0 .net "cout", 0 0, L_0x562b8d2532a0;  alias, 1 drivers
v0x562b8c7f0900_0 .net "cout1", 0 0, L_0x562b8d252f90;  1 drivers
v0x562b8c805890_0 .net "cout2", 0 0, L_0x562b8d2531a0;  1 drivers
v0x562b8c1f9b60_0 .net "s1", 0 0, L_0x562b8d252ed0;  1 drivers
S_0x562b8cc5d4e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc5adb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d252ed0 .functor XOR 1, L_0x562b8d2533a0, L_0x562b8d2534d0, C4<0>, C4<0>;
L_0x562b8d252f90 .functor AND 1, L_0x562b8d2533a0, L_0x562b8d2534d0, C4<1>, C4<1>;
v0x562b8c7fb420_0 .net "S", 0 0, L_0x562b8d252ed0;  alias, 1 drivers
v0x562b8c7fbd40_0 .net "a", 0 0, L_0x562b8d2533a0;  alias, 1 drivers
v0x562b8c7fd1b0_0 .net "b", 0 0, L_0x562b8d2534d0;  alias, 1 drivers
v0x562b8c7fdb50_0 .net "cout", 0 0, L_0x562b8d252f90;  alias, 1 drivers
S_0x562b8cc4c290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc5adb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d253050 .functor XOR 1, L_0x562b8d256350, L_0x562b8d252ed0, C4<0>, C4<0>;
L_0x562b8d2531a0 .functor AND 1, L_0x562b8d256350, L_0x562b8d252ed0, C4<1>, C4<1>;
v0x562b8c7fe470_0 .net "S", 0 0, L_0x562b8d253050;  alias, 1 drivers
v0x562b8c7ff8e0_0 .net "a", 0 0, L_0x562b8d256350;  alias, 1 drivers
v0x562b8c800280_0 .net "b", 0 0, L_0x562b8d252ed0;  alias, 1 drivers
v0x562b8c800ba0_0 .net "cout", 0 0, L_0x562b8d2531a0;  alias, 1 drivers
S_0x562b8ccff900 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cc55f50;
 .timescale 0 0;
P_0x562b8c4b3150 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cd02030 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccff900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2538a0 .functor OR 1, L_0x562b8d253670, L_0x562b8d253830, C4<0>, C4<0>;
v0x562b8c2015a0_0 .net "S", 0 0, L_0x562b8d2536e0;  1 drivers
v0x562b8c201ec0_0 .net "a", 0 0, L_0x562b8d2539a0;  1 drivers
v0x562b8c204d80_0 .net "b", 0 0, L_0x562b8d253b60;  1 drivers
v0x562b8c205600_0 .net "cin", 0 0, L_0x562b8d2532a0;  alias, 1 drivers
v0x562b8c206360_0 .net "cout", 0 0, L_0x562b8d2538a0;  alias, 1 drivers
v0x562b8c206b30_0 .net "cout1", 0 0, L_0x562b8d253670;  1 drivers
v0x562b8c2074d0_0 .net "cout2", 0 0, L_0x562b8d253830;  1 drivers
v0x562b8c207df0_0 .net "s1", 0 0, L_0x562b8d253600;  1 drivers
S_0x562b8cc3fea0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd02030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d253600 .functor XOR 1, L_0x562b8d2539a0, L_0x562b8d253b60, C4<0>, C4<0>;
L_0x562b8d253670 .functor AND 1, L_0x562b8d2539a0, L_0x562b8d253b60, C4<1>, C4<1>;
v0x562b8c1fa480_0 .net "S", 0 0, L_0x562b8d253600;  alias, 1 drivers
v0x562b8c1fbb20_0 .net "a", 0 0, L_0x562b8d2539a0;  alias, 1 drivers
v0x562b8c1fc4a0_0 .net "b", 0 0, L_0x562b8d253b60;  alias, 1 drivers
v0x562b8c1fcdc0_0 .net "cout", 0 0, L_0x562b8d253670;  alias, 1 drivers
S_0x562b8cc425d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd02030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2536e0 .functor XOR 1, L_0x562b8d2532a0, L_0x562b8d253600, C4<0>, C4<0>;
L_0x562b8d253830 .functor AND 1, L_0x562b8d2532a0, L_0x562b8d253600, C4<1>, C4<1>;
v0x562b8c1fe3a0_0 .net "S", 0 0, L_0x562b8d2536e0;  alias, 1 drivers
v0x562b8c1fed20_0 .net "a", 0 0, L_0x562b8d2532a0;  alias, 1 drivers
v0x562b8c1ff640_0 .net "b", 0 0, L_0x562b8d253600;  alias, 1 drivers
v0x562b8c200c20_0 .net "cout", 0 0, L_0x562b8d253830;  alias, 1 drivers
S_0x562b8cc44d00 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cc55f50;
 .timescale 0 0;
P_0x562b8c40b050 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cc47430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc44d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d253f30 .functor OR 1, L_0x562b8d253d00, L_0x562b8d253ec0, C4<0>, C4<0>;
v0x562b8c2035b0_0 .net "S", 0 0, L_0x562b8d253d70;  1 drivers
v0x562b8c20f2d0_0 .net "a", 0 0, L_0x562b8d254030;  1 drivers
v0x562b8c03d1e0_0 .net "b", 0 0, L_0x562b8d254160;  1 drivers
v0x562b8c03db00_0 .net "cin", 0 0, L_0x562b8d2538a0;  alias, 1 drivers
v0x562b8c03f1a0_0 .net "cout", 0 0, L_0x562b8d253f30;  alias, 1 drivers
v0x562b8c03fb20_0 .net "cout1", 0 0, L_0x562b8d253d00;  1 drivers
v0x562b8c040440_0 .net "cout2", 0 0, L_0x562b8d253ec0;  1 drivers
v0x562b8c043670_0 .net "s1", 0 0, L_0x562b8d253c90;  1 drivers
S_0x562b8cc49b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc47430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d253c90 .functor XOR 1, L_0x562b8d254030, L_0x562b8d254160, C4<0>, C4<0>;
L_0x562b8d253d00 .functor AND 1, L_0x562b8d254030, L_0x562b8d254160, C4<1>, C4<1>;
v0x562b8c209260_0 .net "S", 0 0, L_0x562b8d253c90;  alias, 1 drivers
v0x562b8c209c00_0 .net "a", 0 0, L_0x562b8d254030;  alias, 1 drivers
v0x562b8c20a520_0 .net "b", 0 0, L_0x562b8d254160;  alias, 1 drivers
v0x562b8c20b990_0 .net "cout", 0 0, L_0x562b8d253d00;  alias, 1 drivers
S_0x562b8ccfd1d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc47430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d253d70 .functor XOR 1, L_0x562b8d2538a0, L_0x562b8d253c90, C4<0>, C4<0>;
L_0x562b8d253ec0 .functor AND 1, L_0x562b8d2538a0, L_0x562b8d253c90, C4<1>, C4<1>;
v0x562b8c20c330_0 .net "S", 0 0, L_0x562b8d253d70;  alias, 1 drivers
v0x562b8c20cc50_0 .net "a", 0 0, L_0x562b8d2538a0;  alias, 1 drivers
v0x562b8c20ecc0_0 .net "b", 0 0, L_0x562b8d253c90;  alias, 1 drivers
v0x562b8c203230_0 .net "cout", 0 0, L_0x562b8d253ec0;  alias, 1 drivers
S_0x562b8ccebf80 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cc55f50;
 .timescale 0 0;
P_0x562b8c369450 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ccee6b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccebf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d254530 .functor OR 1, L_0x562b8d254300, L_0x562b8d2544c0, C4<0>, C4<0>;
v0x562b8bfc85c0_0 .net "S", 0 0, L_0x562b8d254370;  1 drivers
v0x562b8bfc8ee0_0 .net "a", 0 0, L_0x562b8d254630;  1 drivers
v0x562b8bfcbae0_0 .net "b", 0 0, L_0x562b8d254760;  1 drivers
v0x562b8bfcc400_0 .net "cin", 0 0, L_0x562b8d253f30;  alias, 1 drivers
v0x562b8bfcdb70_0 .net "cout", 0 0, L_0x562b8d254530;  alias, 1 drivers
v0x562b8bfc9920_0 .net "cout1", 0 0, L_0x562b8d254300;  1 drivers
v0x562b8bfc9ee0_0 .net "cout2", 0 0, L_0x562b8d2544c0;  1 drivers
v0x562b8bfce2c0_0 .net "s1", 0 0, L_0x562b8d254290;  1 drivers
S_0x562b8ccf0de0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccee6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d254290 .functor XOR 1, L_0x562b8d254630, L_0x562b8d254760, C4<0>, C4<0>;
L_0x562b8d254300 .functor AND 1, L_0x562b8d254630, L_0x562b8d254760, C4<1>, C4<1>;
v0x562b8c043f90_0 .net "S", 0 0, L_0x562b8d254290;  alias, 1 drivers
v0x562b8c044cf0_0 .net "a", 0 0, L_0x562b8d254630;  alias, 1 drivers
v0x562b8c0454c0_0 .net "b", 0 0, L_0x562b8d254760;  alias, 1 drivers
v0x562b8c045e60_0 .net "cout", 0 0, L_0x562b8d254300;  alias, 1 drivers
S_0x562b8ccf3510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccee6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d254370 .functor XOR 1, L_0x562b8d253f30, L_0x562b8d254290, C4<0>, C4<0>;
L_0x562b8d2544c0 .functor AND 1, L_0x562b8d253f30, L_0x562b8d254290, C4<1>, C4<1>;
v0x562b8c046780_0 .net "S", 0 0, L_0x562b8d254370;  alias, 1 drivers
v0x562b8c048850_0 .net "a", 0 0, L_0x562b8d253f30;  alias, 1 drivers
v0x562b8c041b40_0 .net "b", 0 0, L_0x562b8d254290;  alias, 1 drivers
v0x562b8c048e60_0 .net "cout", 0 0, L_0x562b8d2544c0;  alias, 1 drivers
S_0x562b8ccf5c40 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cc55f50;
 .timescale 0 0;
P_0x562b8c2f3710 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8ccf8370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccf5c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d254bc0 .functor OR 1, L_0x562b8d2549e0, L_0x562b8d254b50, C4<0>, C4<0>;
v0x562b8bfd5910_0 .net "S", 0 0, L_0x562b8d254a50;  1 drivers
v0x562b8bfd11c0_0 .net "a", 0 0, L_0x562b8d254cc0;  1 drivers
v0x562b8bfdec70_0 .net "b", 0 0, L_0x562b8d254df0;  1 drivers
v0x562b8bfdf590_0 .net "cin", 0 0, L_0x562b8d254530;  alias, 1 drivers
v0x562b8bfe02f0_0 .net "cout", 0 0, L_0x562b8d254bc0;  alias, 1 drivers
v0x562b8bfe0ac0_0 .net "cout1", 0 0, L_0x562b8d2549e0;  1 drivers
v0x562b8bfe1460_0 .net "cout2", 0 0, L_0x562b8d254b50;  1 drivers
v0x562b8bfe1d80_0 .net "s1", 0 0, L_0x562b8d254970;  1 drivers
S_0x562b8ccfaaa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccf8370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d254970 .functor XOR 1, L_0x562b8d254cc0, L_0x562b8d254df0, C4<0>, C4<0>;
L_0x562b8d2549e0 .functor AND 1, L_0x562b8d254cc0, L_0x562b8d254df0, C4<1>, C4<1>;
v0x562b8bfc9b70_0 .net "S", 0 0, L_0x562b8d254970;  alias, 1 drivers
v0x562b8bfc6880_0 .net "a", 0 0, L_0x562b8d254cc0;  alias, 1 drivers
v0x562b8bfcfc10_0 .net "b", 0 0, L_0x562b8d254df0;  alias, 1 drivers
v0x562b8bfd0530_0 .net "cout", 0 0, L_0x562b8d2549e0;  alias, 1 drivers
S_0x562b8cce9850 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccf8370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d254a50 .functor XOR 1, L_0x562b8d254530, L_0x562b8d254970, C4<0>, C4<0>;
L_0x562b8d254b50 .functor AND 1, L_0x562b8d254530, L_0x562b8d254970, C4<1>, C4<1>;
v0x562b8bfd3130_0 .net "S", 0 0, L_0x562b8d254a50;  alias, 1 drivers
v0x562b8bfd3a50_0 .net "a", 0 0, L_0x562b8d254530;  alias, 1 drivers
v0x562b8bfd0f70_0 .net "b", 0 0, L_0x562b8d254970;  alias, 1 drivers
v0x562b8bfd1530_0 .net "cout", 0 0, L_0x562b8d254b50;  alias, 1 drivers
S_0x562b8ccd8600 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cc55f50;
 .timescale 0 0;
P_0x562b8c256d90 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8ccdad30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccd8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d255170 .functor OR 1, L_0x562b8d254f90, L_0x562b8d255100, C4<0>, C4<0>;
v0x562b8bfedcd0_0 .net "S", 0 0, L_0x562b8d255000;  1 drivers
v0x562b8bfee670_0 .net "a", 0 0, L_0x562b8d255270;  1 drivers
v0x562b8bfeef90_0 .net "b", 0 0, L_0x562b8d2554b0;  1 drivers
v0x562b8bff0400_0 .net "cin", 0 0, L_0x562b8d254bc0;  alias, 1 drivers
v0x562b8bff0da0_0 .net "cout", 0 0, L_0x562b8d255170;  alias, 1 drivers
v0x562b8bff16c0_0 .net "cout1", 0 0, L_0x562b8d254f90;  1 drivers
v0x562b8bff2b30_0 .net "cout2", 0 0, L_0x562b8d255100;  1 drivers
v0x562b8bff34d0_0 .net "s1", 0 0, L_0x562b8d254f20;  1 drivers
S_0x562b8ccdd460 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccdad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d254f20 .functor XOR 1, L_0x562b8d255270, L_0x562b8d2554b0, C4<0>, C4<0>;
L_0x562b8d254f90 .functor AND 1, L_0x562b8d255270, L_0x562b8d2554b0, C4<1>, C4<1>;
v0x562b8bfe49b0_0 .net "S", 0 0, L_0x562b8d254f20;  alias, 1 drivers
v0x562b8bfe52d0_0 .net "a", 0 0, L_0x562b8d255270;  alias, 1 drivers
v0x562b8bfe6030_0 .net "b", 0 0, L_0x562b8d2554b0;  alias, 1 drivers
v0x562b8bfe6800_0 .net "cout", 0 0, L_0x562b8d254f90;  alias, 1 drivers
S_0x562b8ccdfb90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccdad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d255000 .functor XOR 1, L_0x562b8d254bc0, L_0x562b8d254f20, C4<0>, C4<0>;
L_0x562b8d255100 .functor AND 1, L_0x562b8d254bc0, L_0x562b8d254f20, C4<1>, C4<1>;
v0x562b8bfe71a0_0 .net "S", 0 0, L_0x562b8d255000;  alias, 1 drivers
v0x562b8bfe7ac0_0 .net "a", 0 0, L_0x562b8d254bc0;  alias, 1 drivers
v0x562b8bfebe80_0 .net "b", 0 0, L_0x562b8d254f20;  alias, 1 drivers
v0x562b8bfec7a0_0 .net "cout", 0 0, L_0x562b8d255100;  alias, 1 drivers
S_0x562b8cce22c0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cc55f50;
 .timescale 0 0;
P_0x562b8c1cc490 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cce49f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cce22c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d255860 .functor OR 1, L_0x562b8d255630, L_0x562b8d2557f0, C4<0>, C4<0>;
v0x562b8bff6920_0 .net "S", 0 0, L_0x562b8d2556a0;  1 drivers
v0x562b8bff71a0_0 .net "a", 0 0, L_0x562b8d255960;  1 drivers
v0x562b8bff7f00_0 .net "b", 0 0, L_0x562b8d255a90;  1 drivers
v0x562b8bff86d0_0 .net "cin", 0 0, L_0x562b8d255170;  alias, 1 drivers
v0x562b8bff9070_0 .net "cout", 0 0, L_0x562b8d255860;  alias, 1 drivers
v0x562b8bff9990_0 .net "cout1", 0 0, L_0x562b8d255630;  1 drivers
v0x562b8bffae00_0 .net "cout2", 0 0, L_0x562b8d2557f0;  1 drivers
v0x562b8bffb7a0_0 .net "s1", 0 0, L_0x562b8d2555c0;  1 drivers
S_0x562b8cce7120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cce49f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2555c0 .functor XOR 1, L_0x562b8d255960, L_0x562b8d255a90, C4<0>, C4<0>;
L_0x562b8d255630 .functor AND 1, L_0x562b8d255960, L_0x562b8d255a90, C4<1>, C4<1>;
v0x562b8bff3df0_0 .net "S", 0 0, L_0x562b8d2555c0;  alias, 1 drivers
v0x562b8bfd8290_0 .net "a", 0 0, L_0x562b8d255960;  alias, 1 drivers
v0x562b8bfd8bb0_0 .net "b", 0 0, L_0x562b8d255a90;  alias, 1 drivers
v0x562b8bfd9910_0 .net "cout", 0 0, L_0x562b8d255630;  alias, 1 drivers
S_0x562b8ccd5ed0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cce49f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2556a0 .functor XOR 1, L_0x562b8d255170, L_0x562b8d2555c0, C4<0>, C4<0>;
L_0x562b8d2557f0 .functor AND 1, L_0x562b8d255170, L_0x562b8d2555c0, C4<1>, C4<1>;
v0x562b8bfda0e0_0 .net "S", 0 0, L_0x562b8d2556a0;  alias, 1 drivers
v0x562b8bfdaa80_0 .net "a", 0 0, L_0x562b8d255170;  alias, 1 drivers
v0x562b8bfdb3a0_0 .net "b", 0 0, L_0x562b8d2555c0;  alias, 1 drivers
v0x562b8bfdd500_0 .net "cout", 0 0, L_0x562b8d2557f0;  alias, 1 drivers
S_0x562b8ccc4c80 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cc55f50;
 .timescale 0 0;
P_0x562b8c14aa30 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8ccc73b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccc4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d255df0 .functor OR 1, L_0x562b8d255bc0, L_0x562b8d255d80, C4<0>, C4<0>;
v0x562b8c007ea0_0 .net "S", 0 0, L_0x562b8d255c30;  1 drivers
v0x562b8c009610_0 .net "a", 0 0, L_0x562b8d255eb0;  1 drivers
v0x562b8c0053c0_0 .net "b", 0 0, L_0x562b8d255fe0;  1 drivers
v0x562b8c005980_0 .net "cin", 0 0, L_0x562b8d255860;  alias, 1 drivers
v0x562b8c009d60_0 .net "cout", 0 0, L_0x562b8d255df0;  alias, 1 drivers
v0x562b8c005610_0 .net "cout1", 0 0, L_0x562b8d255bc0;  1 drivers
v0x562b8c002170_0 .net "cout2", 0 0, L_0x562b8d255d80;  1 drivers
v0x562b8c00b6b0_0 .net "s1", 0 0, L_0x562b8d255550;  1 drivers
S_0x562b8ccc9ae0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccc73b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d255550 .functor XOR 1, L_0x562b8d255eb0, L_0x562b8d255fe0, C4<0>, C4<0>;
L_0x562b8d255bc0 .functor AND 1, L_0x562b8d255eb0, L_0x562b8d255fe0, C4<1>, C4<1>;
v0x562b8bffc0c0_0 .net "S", 0 0, L_0x562b8d255550;  alias, 1 drivers
v0x562b8bffd530_0 .net "a", 0 0, L_0x562b8d255eb0;  alias, 1 drivers
v0x562b8bffded0_0 .net "b", 0 0, L_0x562b8d255fe0;  alias, 1 drivers
v0x562b8bffe7f0_0 .net "cout", 0 0, L_0x562b8d255bc0;  alias, 1 drivers
S_0x562b8cccc210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccc73b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d255c30 .functor XOR 1, L_0x562b8d255860, L_0x562b8d255550, C4<0>, C4<0>;
L_0x562b8d255d80 .functor AND 1, L_0x562b8d255860, L_0x562b8d255550, C4<1>, C4<1>;
v0x562b8bfdddd0_0 .net "S", 0 0, L_0x562b8d255c30;  alias, 1 drivers
v0x562b8c004060_0 .net "a", 0 0, L_0x562b8d255860;  alias, 1 drivers
v0x562b8c004980_0 .net "b", 0 0, L_0x562b8d255550;  alias, 1 drivers
v0x562b8c007580_0 .net "cout", 0 0, L_0x562b8d255d80;  alias, 1 drivers
S_0x562b8ccce940 .scope module, "ins11" "karatsuba_8" 3 150, 3 122 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /OUTPUT 16 "Z";
L_0x562b8d179640 .functor XOR 1, L_0x562b8d13e5d0, L_0x562b8d142980, C4<0>, C4<0>;
L_0x562b8d17fd20 .functor AND 1, L_0x562b8d18e070, L_0x562b8d18e110, C4<1>, C4<1>;
v0x562b8c8486d0_0 .net "X", 7 0, L_0x562b8d19e2b0;  1 drivers
v0x562b8c8465c0_0 .net "Y", 7 0, L_0x562b8d19e350;  1 drivers
v0x562b8c845c40_0 .net "Z", 15 0, L_0x562b8c869130;  alias, 1 drivers
v0x562b8c844d50_0 .net *"_ivl_20", 0 0, L_0x562b8d179640;  1 drivers
L_0x7f38f70ddc00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8c8449a0_0 .net/2u *"_ivl_26", 7 0, L_0x7f38f70ddc00;  1 drivers
L_0x7f38f70ddc48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c843dd0_0 .net/2u *"_ivl_30", 3 0, L_0x7f38f70ddc48;  1 drivers
L_0x7f38f70ddc90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c843450_0 .net/2u *"_ivl_32", 3 0, L_0x7f38f70ddc90;  1 drivers
L_0x7f38f70ddcd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8c842fb0_0 .net/2u *"_ivl_36", 7 0, L_0x7f38f70ddcd8;  1 drivers
L_0x7f38f70ddd68 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x562b8c8610c0_0 .net/2u *"_ivl_42", 7 0, L_0x7f38f70ddd68;  1 drivers
v0x562b8c85f010_0 .net *"_ivl_44", 0 0, L_0x562b8d18e070;  1 drivers
L_0x7f38f70dddb0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x562b8c85f0d0_0 .net/2u *"_ivl_46", 7 0, L_0x7f38f70dddb0;  1 drivers
v0x562b8c85e690_0 .net *"_ivl_48", 0 0, L_0x562b8d18e110;  1 drivers
v0x562b8c85e730_0 .net *"_ivl_51", 0 0, L_0x562b8d17fd20;  1 drivers
L_0x7f38f70dddf8 .functor BUFT 1, C4<1111111000000001>, C4<0>, C4<0>, C4<0>;
v0x562b8c85c8e0_0 .net/2u *"_ivl_52", 15 0, L_0x7f38f70dddf8;  1 drivers
v0x562b8c85bf60_0 .net "a", 3 0, L_0x562b8d13e300;  1 drivers
v0x562b8c85c020_0 .net "a_abs", 3 0, L_0x562b8d140320;  1 drivers
v0x562b8c85a1b0_0 .net "b", 3 0, L_0x562b8d1426b0;  1 drivers
v0x562b8c859830_0 .net "b_abs", 3 0, L_0x562b8d1447c0;  1 drivers
v0x562b8c858940_0 .net "c1", 0 0, L_0x562b8d17c890;  1 drivers
v0x562b8c8589e0_0 .net "c2", 0 0, L_0x562b8d17fad0;  1 drivers
v0x562b8c858590_0 .net "c3", 0 0, L_0x562b8d186480;  1 drivers
v0x562b8c8579c0_0 .net "c4", 0 0, L_0x562b8d18dfe0;  1 drivers
v0x562b8c857a60_0 .net "neg_a", 0 0, L_0x562b8d13e5d0;  1 drivers
v0x562b8c857040_0 .net "neg_b", 0 0, L_0x562b8d142980;  1 drivers
v0x562b8c8570e0_0 .net "temp", 15 0, L_0x562b8d1862e0;  1 drivers
v0x562b8c856ba0_0 .net "term1", 15 0, L_0x562b8d17fb40;  1 drivers
v0x562b8c856c40_0 .net "term2", 15 0, L_0x562b8d17fbe0;  1 drivers
v0x562b8c854df0_0 .net "term3", 15 0, L_0x562b8d17fc80;  1 drivers
v0x562b8c854e90_0 .net "z0", 7 0, L_0x562b8d13bfd0;  1 drivers
v0x562b8c852ce0_0 .net "z1", 7 0, L_0x562b8d17f930;  1 drivers
v0x562b8c852d80_0 .net "z1_1", 7 0, L_0x562b8d1796b0;  1 drivers
v0x562b8c852360_0 .net "z1_2", 7 0, L_0x562b8d17c780;  1 drivers
v0x562b8c851470_0 .net "z1_3", 7 0, L_0x562b8d175fb0;  1 drivers
v0x562b8c851510_0 .net "z1_4", 7 0, L_0x562b8d1794c0;  1 drivers
v0x562b8c8510c0_0 .net "z2", 7 0, L_0x562b8d109b70;  1 drivers
v0x562b8c8504f0_0 .net "z_og", 15 0, L_0x562b8d18dd70;  1 drivers
L_0x562b8d109cb0 .part L_0x562b8d19e2b0, 4, 4;
L_0x562b8d109d50 .part L_0x562b8d19e350, 4, 4;
L_0x562b8d13c110 .part L_0x562b8d19e2b0, 0, 4;
L_0x562b8d13c200 .part L_0x562b8d19e350, 0, 4;
L_0x562b8d1404e0 .part L_0x562b8d19e2b0, 0, 4;
L_0x562b8d140580 .part L_0x562b8d19e2b0, 4, 4;
L_0x562b8d144980 .part L_0x562b8d19e350, 4, 4;
L_0x562b8d144a20 .part L_0x562b8d19e350, 0, 4;
L_0x562b8d1796b0 .functor MUXZ 8, L_0x562b8d175fb0, L_0x562b8d1794c0, L_0x562b8d179640, C4<>;
L_0x562b8d17fb40 .concat [ 8 8 0 0], L_0x562b8d13bfd0, L_0x7f38f70ddc00;
L_0x562b8d17fbe0 .concat [ 4 8 4 0], L_0x7f38f70ddc90, L_0x562b8d17f930, L_0x7f38f70ddc48;
L_0x562b8d17fc80 .concat [ 8 8 0 0], L_0x7f38f70ddcd8, L_0x562b8d109b70;
L_0x562b8d18e070 .cmp/eq 8, L_0x562b8d19e2b0, L_0x7f38f70ddd68;
L_0x562b8d18e110 .cmp/eq 8, L_0x562b8d19e350, L_0x7f38f70dddb0;
L_0x562b8c869130 .functor MUXZ 16, L_0x562b8d18dd70, L_0x7f38f70dddf8, L_0x562b8d17fd20, C4<>;
S_0x562b8ccd1070 .scope module, "ins1" "subtractor_Nbit" 3 128, 3 35 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c0a7b00 .param/l "N" 0 3 35, +C4<00000000000000000000000000000100>;
L_0x562b8d13e3a0 .functor NOT 4, L_0x562b8d140580, C4<0000>, C4<0000>, C4<0000>;
L_0x7f38f70dc6e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d13e290 .functor BUFZ 1, L_0x7f38f70dc6e8, C4<0>, C4<0>, C4<0>;
L_0x562b8d13e5d0 .functor NOT 1, L_0x562b8d13e530, C4<0>, C4<0>, C4<0>;
v0x562b8c0bcb60_0 .net "D", 3 0, L_0x562b8d13e300;  alias, 1 drivers
v0x562b8c0bd480_0 .net *"_ivl_35", 0 0, L_0x562b8d13e290;  1 drivers
v0x562b8c0be8f0_0 .net "a", 3 0, L_0x562b8d1404e0;  1 drivers
v0x562b8c0bf290_0 .net "abs_D", 3 0, L_0x562b8d140320;  alias, 1 drivers
v0x562b8c0bfbb0_0 .net "b", 3 0, L_0x562b8d140580;  1 drivers
v0x562b8c0c1020_0 .net "b_comp", 3 0, L_0x562b8d13e3a0;  1 drivers
v0x562b8c0c19c0_0 .net "carry", 4 0, L_0x562b8d13e410;  1 drivers
v0x562b8c0c22e0_0 .net "cin", 0 0, L_0x7f38f70dc6e8;  1 drivers
v0x562b8c0c3750_0 .net "is_pos", 0 0, L_0x562b8d13e530;  1 drivers
v0x562b8c0c40f0_0 .net "negative", 0 0, L_0x562b8d13e5d0;  alias, 1 drivers
v0x562b8c0c4a10_0 .net "twos", 3 0, L_0x562b8d1401a0;  1 drivers
L_0x562b8d13c740 .part L_0x562b8d1404e0, 0, 1;
L_0x562b8d13c870 .part L_0x562b8d13e3a0, 0, 1;
L_0x562b8d13c9a0 .part L_0x562b8d13e410, 0, 1;
L_0x562b8d13ce30 .part L_0x562b8d1404e0, 1, 1;
L_0x562b8d13cf60 .part L_0x562b8d13e3a0, 1, 1;
L_0x562b8d13d090 .part L_0x562b8d13e410, 1, 1;
L_0x562b8d13d610 .part L_0x562b8d1404e0, 2, 1;
L_0x562b8d13d740 .part L_0x562b8d13e3a0, 2, 1;
L_0x562b8d13d8c0 .part L_0x562b8d13e410, 2, 1;
L_0x562b8d13dd50 .part L_0x562b8d1404e0, 3, 1;
L_0x562b8d13df10 .part L_0x562b8d13e3a0, 3, 1;
L_0x562b8d13e0d0 .part L_0x562b8d13e410, 3, 1;
L_0x562b8d13e300 .concat8 [ 1 1 1 1], L_0x562b8d13c4c0, L_0x562b8d13cbb0, L_0x562b8d13d390, L_0x562b8d13dad0;
LS_0x562b8d13e410_0_0 .concat8 [ 1 1 1 1], L_0x562b8d13e290, L_0x562b8d13c6d0, L_0x562b8d13cdc0, L_0x562b8d13d5a0;
LS_0x562b8d13e410_0_4 .concat8 [ 1 0 0 0], L_0x562b8d13dce0;
L_0x562b8d13e410 .concat8 [ 4 1 0 0], LS_0x562b8d13e410_0_0, LS_0x562b8d13e410_0_4;
L_0x562b8d13e530 .part L_0x562b8d13e410, 4, 1;
L_0x562b8d140320 .functor MUXZ 4, L_0x562b8d1401a0, L_0x562b8d13e300, L_0x562b8d13e530, C4<>;
S_0x562b8ccd37a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ccd1070;
 .timescale 0 0;
P_0x562b8c086f80 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ccc2550 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ccd37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13c6d0 .functor OR 1, L_0x562b8d13c400, L_0x562b8d13c660, C4<0>, C4<0>;
v0x562b8c02f890_0 .net "S", 0 0, L_0x562b8d13c4c0;  1 drivers
v0x562b8c013d30_0 .net "a", 0 0, L_0x562b8d13c740;  1 drivers
v0x562b8c014650_0 .net "b", 0 0, L_0x562b8d13c870;  1 drivers
v0x562b8c0153b0_0 .net "cin", 0 0, L_0x562b8d13c9a0;  1 drivers
v0x562b8c015b80_0 .net "cout", 0 0, L_0x562b8d13c6d0;  1 drivers
v0x562b8c016520_0 .net "cout1", 0 0, L_0x562b8d13c400;  1 drivers
v0x562b8c016e40_0 .net "cout2", 0 0, L_0x562b8d13c660;  1 drivers
v0x562b8c018fa0_0 .net "s1", 0 0, L_0x562b8d13c2f0;  1 drivers
S_0x562b8ccaa7e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccc2550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13c2f0 .functor XOR 1, L_0x562b8d13c740, L_0x562b8d13c870, C4<0>, C4<0>;
L_0x562b8d13c400 .functor AND 1, L_0x562b8d13c740, L_0x562b8d13c870, C4<1>, C4<1>;
v0x562b8c029770_0 .net "S", 0 0, L_0x562b8d13c2f0;  alias, 1 drivers
v0x562b8c02a110_0 .net "a", 0 0, L_0x562b8d13c740;  alias, 1 drivers
v0x562b8c02aa30_0 .net "b", 0 0, L_0x562b8d13c870;  alias, 1 drivers
v0x562b8c02bea0_0 .net "cout", 0 0, L_0x562b8d13c400;  alias, 1 drivers
S_0x562b8ccacf10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccc2550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13c4c0 .functor XOR 1, L_0x562b8d13c9a0, L_0x562b8d13c2f0, C4<0>, C4<0>;
L_0x562b8d13c660 .functor AND 1, L_0x562b8d13c9a0, L_0x562b8d13c2f0, C4<1>, C4<1>;
v0x562b8c02c840_0 .net "S", 0 0, L_0x562b8d13c4c0;  alias, 1 drivers
v0x562b8c02d160_0 .net "a", 0 0, L_0x562b8d13c9a0;  alias, 1 drivers
v0x562b8c02e5d0_0 .net "b", 0 0, L_0x562b8d13c2f0;  alias, 1 drivers
v0x562b8c02ef70_0 .net "cout", 0 0, L_0x562b8d13c660;  alias, 1 drivers
S_0x562b8ccaf640 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8ccd1070;
 .timescale 0 0;
P_0x562b8bfc52a0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8ccb8890 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ccaf640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13cdc0 .functor OR 1, L_0x562b8d13cb40, L_0x562b8d13cd50, C4<0>, C4<0>;
v0x562b8c037b60_0 .net "S", 0 0, L_0x562b8d13cbb0;  1 drivers
v0x562b8c038fd0_0 .net "a", 0 0, L_0x562b8d13ce30;  1 drivers
v0x562b8c039970_0 .net "b", 0 0, L_0x562b8d13cf60;  1 drivers
v0x562b8c03a290_0 .net "cin", 0 0, L_0x562b8d13d090;  1 drivers
v0x562b8c019870_0 .net "cout", 0 0, L_0x562b8d13cdc0;  1 drivers
v0x562b8c04a730_0 .net "cout1", 0 0, L_0x562b8d13cb40;  1 drivers
v0x562b8c04b050_0 .net "cout2", 0 0, L_0x562b8d13cd50;  1 drivers
v0x562b8c04c6f0_0 .net "s1", 0 0, L_0x562b8d13cad0;  1 drivers
S_0x562b8ccbafc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccb8890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13cad0 .functor XOR 1, L_0x562b8d13ce30, L_0x562b8d13cf60, C4<0>, C4<0>;
L_0x562b8d13cb40 .functor AND 1, L_0x562b8d13ce30, L_0x562b8d13cf60, C4<1>, C4<1>;
v0x562b8c0323c0_0 .net "S", 0 0, L_0x562b8d13cad0;  alias, 1 drivers
v0x562b8c032c40_0 .net "a", 0 0, L_0x562b8d13ce30;  alias, 1 drivers
v0x562b8c0339a0_0 .net "b", 0 0, L_0x562b8d13cf60;  alias, 1 drivers
v0x562b8c034170_0 .net "cout", 0 0, L_0x562b8d13cb40;  alias, 1 drivers
S_0x562b8ccbd6f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccb8890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13cbb0 .functor XOR 1, L_0x562b8d13d090, L_0x562b8d13cad0, C4<0>, C4<0>;
L_0x562b8d13cd50 .functor AND 1, L_0x562b8d13d090, L_0x562b8d13cad0, C4<1>, C4<1>;
v0x562b8c034b10_0 .net "S", 0 0, L_0x562b8d13cbb0;  alias, 1 drivers
v0x562b8c035430_0 .net "a", 0 0, L_0x562b8d13d090;  alias, 1 drivers
v0x562b8c0368a0_0 .net "b", 0 0, L_0x562b8d13cad0;  alias, 1 drivers
v0x562b8c037240_0 .net "cout", 0 0, L_0x562b8d13cd50;  alias, 1 drivers
S_0x562b8ccbfe20 .scope generate, "genblk1[2]" "genblk1[2]" 3 49, 3 49 0, S_0x562b8ccd1070;
 .timescale 0 0;
P_0x562b8ccb64d0 .param/l "i" 0 3 49, +C4<010>;
S_0x562b8cca80b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ccbfe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13d5a0 .functor OR 1, L_0x562b8d13d2d0, L_0x562b8d13d530, C4<0>, C4<0>;
v0x562b8c04f090_0 .net "S", 0 0, L_0x562b8d13d390;  1 drivers
v0x562b8c0563b0_0 .net "a", 0 0, L_0x562b8d13d610;  1 drivers
v0x562b8c05a540_0 .net "b", 0 0, L_0x562b8d13d740;  1 drivers
v0x562b8c05ae60_0 .net "cin", 0 0, L_0x562b8d13d8c0;  1 drivers
v0x562b8c05da60_0 .net "cout", 0 0, L_0x562b8d13d5a0;  1 drivers
v0x562b8c05e380_0 .net "cout1", 0 0, L_0x562b8d13d2d0;  1 drivers
v0x562b8c05faf0_0 .net "cout2", 0 0, L_0x562b8d13d530;  1 drivers
v0x562b8c05b8a0_0 .net "s1", 0 0, L_0x562b8d13d1c0;  1 drivers
S_0x562b8cc96e60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cca80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13d1c0 .functor XOR 1, L_0x562b8d13d610, L_0x562b8d13d740, C4<0>, C4<0>;
L_0x562b8d13d2d0 .functor AND 1, L_0x562b8d13d610, L_0x562b8d13d740, C4<1>, C4<1>;
v0x562b8c04d070_0 .net "S", 0 0, L_0x562b8d13d1c0;  alias, 1 drivers
v0x562b8c04d990_0 .net "a", 0 0, L_0x562b8d13d610;  alias, 1 drivers
v0x562b8c050bc0_0 .net "b", 0 0, L_0x562b8d13d740;  alias, 1 drivers
v0x562b8c0514e0_0 .net "cout", 0 0, L_0x562b8d13d2d0;  alias, 1 drivers
S_0x562b8cc99590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cca80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13d390 .functor XOR 1, L_0x562b8d13d8c0, L_0x562b8d13d1c0, C4<0>, C4<0>;
L_0x562b8d13d530 .functor AND 1, L_0x562b8d13d8c0, L_0x562b8d13d1c0, C4<1>, C4<1>;
v0x562b8c052240_0 .net "S", 0 0, L_0x562b8d13d390;  alias, 1 drivers
v0x562b8c052a10_0 .net "a", 0 0, L_0x562b8d13d8c0;  alias, 1 drivers
v0x562b8c0533b0_0 .net "b", 0 0, L_0x562b8d13d1c0;  alias, 1 drivers
v0x562b8c053cd0_0 .net "cout", 0 0, L_0x562b8d13d530;  alias, 1 drivers
S_0x562b8cc9bcc0 .scope generate, "genblk1[3]" "genblk1[3]" 3 49, 3 49 0, S_0x562b8ccd1070;
 .timescale 0 0;
P_0x562b8cbed1a0 .param/l "i" 0 3 49, +C4<011>;
S_0x562b8cc9e3f0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cc9bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13dce0 .functor OR 1, L_0x562b8d13da60, L_0x562b8d13dc70, C4<0>, C4<0>;
v0x562b8c062ef0_0 .net "S", 0 0, L_0x562b8d13dad0;  1 drivers
v0x562b8c0634b0_0 .net "a", 0 0, L_0x562b8d13dd50;  1 drivers
v0x562b8c067890_0 .net "b", 0 0, L_0x562b8d13df10;  1 drivers
v0x562b8c063140_0 .net "cin", 0 0, L_0x562b8d13e0d0;  1 drivers
v0x562b8c070bf0_0 .net "cout", 0 0, L_0x562b8d13dce0;  1 drivers
v0x562b8c071510_0 .net "cout1", 0 0, L_0x562b8d13da60;  1 drivers
v0x562b8c072270_0 .net "cout2", 0 0, L_0x562b8d13dc70;  1 drivers
v0x562b8c072a40_0 .net "s1", 0 0, L_0x562b8d13d9f0;  1 drivers
S_0x562b8cca0b20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc9e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13d9f0 .functor XOR 1, L_0x562b8d13dd50, L_0x562b8d13df10, C4<0>, C4<0>;
L_0x562b8d13da60 .functor AND 1, L_0x562b8d13dd50, L_0x562b8d13df10, C4<1>, C4<1>;
v0x562b8c05be60_0 .net "S", 0 0, L_0x562b8d13d9f0;  alias, 1 drivers
v0x562b8c060240_0 .net "a", 0 0, L_0x562b8d13dd50;  alias, 1 drivers
v0x562b8c05baf0_0 .net "b", 0 0, L_0x562b8d13df10;  alias, 1 drivers
v0x562b8c058650_0 .net "cout", 0 0, L_0x562b8d13da60;  alias, 1 drivers
S_0x562b8cca3250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc9e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13dad0 .functor XOR 1, L_0x562b8d13e0d0, L_0x562b8d13d9f0, C4<0>, C4<0>;
L_0x562b8d13dc70 .functor AND 1, L_0x562b8d13e0d0, L_0x562b8d13d9f0, C4<1>, C4<1>;
v0x562b8c061b90_0 .net "S", 0 0, L_0x562b8d13dad0;  alias, 1 drivers
v0x562b8c0624b0_0 .net "a", 0 0, L_0x562b8d13e0d0;  alias, 1 drivers
v0x562b8c0650b0_0 .net "b", 0 0, L_0x562b8d13d9f0;  alias, 1 drivers
v0x562b8c0659d0_0 .net "cout", 0 0, L_0x562b8d13dc70;  alias, 1 drivers
S_0x562b8cca5980 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ccd1070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8cb77e30 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d13e640 .functor NOT 4, L_0x562b8d13e300, C4<0000>, C4<0000>, C4<0000>;
v0x562b8c0b9a90_0 .net "cout", 0 0, L_0x562b8d1402b0;  1 drivers
v0x562b8c0ba430_0 .net "i", 3 0, L_0x562b8d13e300;  alias, 1 drivers
v0x562b8c0bad50_0 .net "o", 3 0, L_0x562b8d1401a0;  alias, 1 drivers
v0x562b8c0bc1c0_0 .net "temp2", 3 0, L_0x562b8d13e640;  1 drivers
S_0x562b8cc94730 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cca5980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb38cc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dc6a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d140240 .functor BUFZ 1, L_0x7f38f70dc6a0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1402b0 .functor BUFZ 1, L_0x562b8d13fda0, C4<0>, C4<0>, C4<0>;
v0x562b8c0b5510_0 .net "S", 3 0, L_0x562b8d1401a0;  alias, 1 drivers
v0x562b8c0b5e30_0 .net "a", 3 0, L_0x562b8d13e640;  alias, 1 drivers
L_0x7f38f70dc658 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c0b6b90_0 .net "b", 3 0, L_0x7f38f70dc658;  1 drivers
v0x562b8c0b7360 .array "carry", 0 4;
v0x562b8c0b7360_0 .net v0x562b8c0b7360 0, 0 0, L_0x562b8d140240; 1 drivers
v0x562b8c0b7360_1 .net v0x562b8c0b7360 1, 0 0, L_0x562b8d13eb60; 1 drivers
v0x562b8c0b7360_2 .net v0x562b8c0b7360 2, 0 0, L_0x562b8d13f110; 1 drivers
v0x562b8c0b7360_3 .net v0x562b8c0b7360 3, 0 0, L_0x562b8d13f7a0; 1 drivers
v0x562b8c0b7360_4 .net v0x562b8c0b7360 4, 0 0, L_0x562b8d13fda0; 1 drivers
v0x562b8c0b7d00_0 .net "cin", 0 0, L_0x7f38f70dc6a0;  1 drivers
v0x562b8c0b8620_0 .net "cout", 0 0, L_0x562b8d1402b0;  alias, 1 drivers
L_0x562b8d13ec60 .part L_0x562b8d13e640, 0, 1;
L_0x562b8d13ed90 .part L_0x7f38f70dc658, 0, 1;
L_0x562b8d13f210 .part L_0x562b8d13e640, 1, 1;
L_0x562b8d13f3d0 .part L_0x7f38f70dc658, 1, 1;
L_0x562b8d13f8a0 .part L_0x562b8d13e640, 2, 1;
L_0x562b8d13f9d0 .part L_0x7f38f70dc658, 2, 1;
L_0x562b8d13fe60 .part L_0x562b8d13e640, 3, 1;
L_0x562b8d13ff90 .part L_0x7f38f70dc658, 3, 1;
L_0x562b8d1401a0 .concat8 [ 1 1 1 1], L_0x562b8d13e910, L_0x562b8d13efa0, L_0x562b8d13f5e0, L_0x562b8d13fbe0;
S_0x562b8cc7e2d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc94730;
 .timescale 0 0;
P_0x562b8cb3f6a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc80a00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc7e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13eb60 .functor OR 1, L_0x562b8d13e850, L_0x562b8d13ea60, C4<0>, C4<0>;
v0x562b8c07de00_0 .net "S", 0 0, L_0x562b8d13e910;  1 drivers
v0x562b8c07e720_0 .net "a", 0 0, L_0x562b8d13ec60;  1 drivers
v0x562b8c07f480_0 .net "b", 0 0, L_0x562b8d13ed90;  1 drivers
v0x562b8c07fc50_0 .net "cin", 0 0, L_0x562b8d140240;  alias, 1 drivers
v0x562b8c0805f0_0 .net "cout", 0 0, L_0x562b8d13eb60;  alias, 1 drivers
v0x562b8c080f10_0 .net "cout1", 0 0, L_0x562b8d13e850;  1 drivers
v0x562b8c082380_0 .net "cout2", 0 0, L_0x562b8d13ea60;  1 drivers
v0x562b8c082d20_0 .net "s1", 0 0, L_0x562b8d13e790;  1 drivers
S_0x562b8cc83130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc80a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13e790 .functor XOR 1, L_0x562b8d13ec60, L_0x562b8d13ed90, C4<0>, C4<0>;
L_0x562b8d13e850 .functor AND 1, L_0x562b8d13ec60, L_0x562b8d13ed90, C4<1>, C4<1>;
v0x562b8c0733e0_0 .net "S", 0 0, L_0x562b8d13e790;  alias, 1 drivers
v0x562b8c073d00_0 .net "a", 0 0, L_0x562b8d13ec60;  alias, 1 drivers
v0x562b8c076930_0 .net "b", 0 0, L_0x562b8d13ed90;  alias, 1 drivers
v0x562b8c077250_0 .net "cout", 0 0, L_0x562b8d13e850;  alias, 1 drivers
S_0x562b8cc85860 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc80a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13e910 .functor XOR 1, L_0x562b8d140240, L_0x562b8d13e790, C4<0>, C4<0>;
L_0x562b8d13ea60 .functor AND 1, L_0x562b8d140240, L_0x562b8d13e790, C4<1>, C4<1>;
v0x562b8c077fb0_0 .net "S", 0 0, L_0x562b8d13e910;  alias, 1 drivers
v0x562b8c078780_0 .net "a", 0 0, L_0x562b8d140240;  alias, 1 drivers
v0x562b8c079120_0 .net "b", 0 0, L_0x562b8d13e790;  alias, 1 drivers
v0x562b8c079a40_0 .net "cout", 0 0, L_0x562b8d13ea60;  alias, 1 drivers
S_0x562b8cc87f90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cc94730;
 .timescale 0 0;
P_0x562b8cae27e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cc8f8d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc87f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13f110 .functor OR 1, L_0x562b8d13ef30, L_0x562b8d13f0a0, C4<0>, C4<0>;
v0x562b8c06ca00_0 .net "S", 0 0, L_0x562b8d13efa0;  1 drivers
v0x562b8c06d320_0 .net "a", 0 0, L_0x562b8d13f210;  1 drivers
v0x562b8c06f480_0 .net "b", 0 0, L_0x562b8d13f3d0;  1 drivers
v0x562b8c0888a0_0 .net "cin", 0 0, L_0x562b8d13eb60;  alias, 1 drivers
v0x562b8c089120_0 .net "cout", 0 0, L_0x562b8d13f110;  alias, 1 drivers
v0x562b8c089e80_0 .net "cout1", 0 0, L_0x562b8d13ef30;  1 drivers
v0x562b8c08a650_0 .net "cout2", 0 0, L_0x562b8d13f0a0;  1 drivers
v0x562b8c08aff0_0 .net "s1", 0 0, L_0x562b8d13eec0;  1 drivers
S_0x562b8cc92000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc8f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13eec0 .functor XOR 1, L_0x562b8d13f210, L_0x562b8d13f3d0, C4<0>, C4<0>;
L_0x562b8d13ef30 .functor AND 1, L_0x562b8d13f210, L_0x562b8d13f3d0, C4<1>, C4<1>;
v0x562b8c083640_0 .net "S", 0 0, L_0x562b8d13eec0;  alias, 1 drivers
v0x562b8c084ab0_0 .net "a", 0 0, L_0x562b8d13f210;  alias, 1 drivers
v0x562b8c085450_0 .net "b", 0 0, L_0x562b8d13f3d0;  alias, 1 drivers
v0x562b8c085d70_0 .net "cout", 0 0, L_0x562b8d13ef30;  alias, 1 drivers
S_0x562b8cc7bba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc8f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13efa0 .functor XOR 1, L_0x562b8d13eb60, L_0x562b8d13eec0, C4<0>, C4<0>;
L_0x562b8d13f0a0 .functor AND 1, L_0x562b8d13eb60, L_0x562b8d13eec0, C4<1>, C4<1>;
v0x562b8c06a210_0 .net "S", 0 0, L_0x562b8d13efa0;  alias, 1 drivers
v0x562b8c06ab30_0 .net "a", 0 0, L_0x562b8d13eb60;  alias, 1 drivers
v0x562b8c06b890_0 .net "b", 0 0, L_0x562b8d13eec0;  alias, 1 drivers
v0x562b8c06c060_0 .net "cout", 0 0, L_0x562b8d13f0a0;  alias, 1 drivers
S_0x562b8cc6a950 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cc94730;
 .timescale 0 0;
P_0x562b8cac5330 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cc6d080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc6a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13f7a0 .functor OR 1, L_0x562b8d13f570, L_0x562b8d13f730, C4<0>, C4<0>;
v0x562b8c09e980_0 .net "S", 0 0, L_0x562b8d13f5e0;  1 drivers
v0x562b8c09f2a0_0 .net "a", 0 0, L_0x562b8d13f8a0;  1 drivers
v0x562b8c0a0000_0 .net "b", 0 0, L_0x562b8d13f9d0;  1 drivers
v0x562b8c0a07d0_0 .net "cin", 0 0, L_0x562b8d13f110;  alias, 1 drivers
v0x562b8c0a1170_0 .net "cout", 0 0, L_0x562b8d13f7a0;  alias, 1 drivers
v0x562b8c0a1a90_0 .net "cout1", 0 0, L_0x562b8d13f570;  1 drivers
v0x562b8c0a2f00_0 .net "cout2", 0 0, L_0x562b8d13f730;  1 drivers
v0x562b8c0a38a0_0 .net "s1", 0 0, L_0x562b8d13f500;  1 drivers
S_0x562b8cc6f7b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc6d080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13f500 .functor XOR 1, L_0x562b8d13f8a0, L_0x562b8d13f9d0, C4<0>, C4<0>;
L_0x562b8d13f570 .functor AND 1, L_0x562b8d13f8a0, L_0x562b8d13f9d0, C4<1>, C4<1>;
v0x562b8c08b910_0 .net "S", 0 0, L_0x562b8d13f500;  alias, 1 drivers
v0x562b8c08cd80_0 .net "a", 0 0, L_0x562b8d13f8a0;  alias, 1 drivers
v0x562b8c08d720_0 .net "b", 0 0, L_0x562b8d13f9d0;  alias, 1 drivers
v0x562b8c08e040_0 .net "cout", 0 0, L_0x562b8d13f570;  alias, 1 drivers
S_0x562b8cc71ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc6d080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13f5e0 .functor XOR 1, L_0x562b8d13f110, L_0x562b8d13f500, C4<0>, C4<0>;
L_0x562b8d13f730 .functor AND 1, L_0x562b8d13f110, L_0x562b8d13f500, C4<1>, C4<1>;
v0x562b8c08f4b0_0 .net "S", 0 0, L_0x562b8d13f5e0;  alias, 1 drivers
v0x562b8c08fe50_0 .net "a", 0 0, L_0x562b8d13f110;  alias, 1 drivers
v0x562b8c090770_0 .net "b", 0 0, L_0x562b8d13f500;  alias, 1 drivers
v0x562b8c06fd50_0 .net "cout", 0 0, L_0x562b8d13f730;  alias, 1 drivers
S_0x562b8cc74610 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cc94730;
 .timescale 0 0;
P_0x562b8caa3c40 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cc76d40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc74610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13fda0 .functor OR 1, L_0x562b8d13fb70, L_0x562b8d13fd30, C4<0>, C4<0>;
v0x562b8c0abb70_0 .net "S", 0 0, L_0x562b8d13fbe0;  1 drivers
v0x562b8c0ac490_0 .net "a", 0 0, L_0x562b8d13fe60;  1 drivers
v0x562b8c0ad900_0 .net "b", 0 0, L_0x562b8d13ff90;  1 drivers
v0x562b8c0ae2a0_0 .net "cin", 0 0, L_0x562b8d13f7a0;  alias, 1 drivers
v0x562b8c0aebc0_0 .net "cout", 0 0, L_0x562b8d13fda0;  alias, 1 drivers
v0x562b8c0b0030_0 .net "cout1", 0 0, L_0x562b8d13fb70;  1 drivers
v0x562b8c0b09d0_0 .net "cout2", 0 0, L_0x562b8d13fd30;  1 drivers
v0x562b8c0b12f0_0 .net "s1", 0 0, L_0x562b8d13fb00;  1 drivers
S_0x562b8cc79470 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc76d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13fb00 .functor XOR 1, L_0x562b8d13fe60, L_0x562b8d13ff90, C4<0>, C4<0>;
L_0x562b8d13fb70 .functor AND 1, L_0x562b8d13fe60, L_0x562b8d13ff90, C4<1>, C4<1>;
v0x562b8c0a41c0_0 .net "S", 0 0, L_0x562b8d13fb00;  alias, 1 drivers
v0x562b8c0a5630_0 .net "a", 0 0, L_0x562b8d13fe60;  alias, 1 drivers
v0x562b8c0a5fd0_0 .net "b", 0 0, L_0x562b8d13ff90;  alias, 1 drivers
v0x562b8c0a68f0_0 .net "cout", 0 0, L_0x562b8d13fb70;  alias, 1 drivers
S_0x562b8cc68220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc76d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13fbe0 .functor XOR 1, L_0x562b8d13f7a0, L_0x562b8d13fb00, C4<0>, C4<0>;
L_0x562b8d13fd30 .functor AND 1, L_0x562b8d13f7a0, L_0x562b8d13fb00, C4<1>, C4<1>;
v0x562b8c0a9420_0 .net "S", 0 0, L_0x562b8d13fbe0;  alias, 1 drivers
v0x562b8c0a9ca0_0 .net "a", 0 0, L_0x562b8d13f7a0;  alias, 1 drivers
v0x562b8c0aaa00_0 .net "b", 0 0, L_0x562b8d13fb00;  alias, 1 drivers
v0x562b8c0ab1d0_0 .net "cout", 0 0, L_0x562b8d13fd30;  alias, 1 drivers
S_0x562b8cc2a510 .scope module, "ins11" "karatsuba_4" 3 124, 3 98 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x562b8d0fe150 .functor XOR 1, L_0x562b8d0ee8a0, L_0x562b8d0f1410, C4<0>, C4<0>;
L_0x562b8d1023e0 .functor AND 1, L_0x562b8d109870, L_0x562b8d109960, C4<1>, C4<1>;
v0x562b8c7542f0_0 .net "X", 3 0, L_0x562b8d109cb0;  1 drivers
v0x562b8c754c10_0 .net "Y", 3 0, L_0x562b8d109d50;  1 drivers
v0x562b8c756080_0 .net "Z", 7 0, L_0x562b8d109b70;  alias, 1 drivers
v0x562b8c756a20_0 .net *"_ivl_20", 0 0, L_0x562b8d0fe150;  1 drivers
L_0x7f38f70db0f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c757340_0 .net/2u *"_ivl_26", 3 0, L_0x7f38f70db0f8;  1 drivers
L_0x7f38f70db140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c7587b0_0 .net/2u *"_ivl_30", 1 0, L_0x7f38f70db140;  1 drivers
L_0x7f38f70db188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c759150_0 .net/2u *"_ivl_32", 1 0, L_0x7f38f70db188;  1 drivers
L_0x7f38f70db1d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c759a70_0 .net/2u *"_ivl_36", 3 0, L_0x7f38f70db1d0;  1 drivers
L_0x7f38f70db260 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8c75aee0_0 .net/2u *"_ivl_42", 3 0, L_0x7f38f70db260;  1 drivers
v0x562b8c75b880_0 .net *"_ivl_44", 0 0, L_0x562b8d109870;  1 drivers
L_0x7f38f70db2a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8c75c1a0_0 .net/2u *"_ivl_46", 3 0, L_0x7f38f70db2a8;  1 drivers
v0x562b8c75d610_0 .net *"_ivl_48", 0 0, L_0x562b8d109960;  1 drivers
v0x562b8c75dfb0_0 .net *"_ivl_51", 0 0, L_0x562b8d1023e0;  1 drivers
L_0x7f38f70db2f0 .functor BUFT 1, C4<11100001>, C4<0>, C4<0>, C4<0>;
v0x562b8c75e8d0_0 .net/2u *"_ivl_52", 7 0, L_0x7f38f70db2f0;  1 drivers
v0x562b8c7608d0_0 .net "a", 1 0, L_0x562b8d0ee3f0;  1 drivers
v0x562b8c7b35c0_0 .net "a_abs", 1 0, L_0x562b8d0efbc0;  1 drivers
v0x562b8c7b3cb0_0 .net "b", 1 0, L_0x562b8d0f0f60;  1 drivers
v0x562b8c7b5130_0 .net "b_abs", 1 0, L_0x562b8d0f2780;  1 drivers
v0x562b8c7b5ad0_0 .net "c1", 0 0, L_0x562b8d100070;  1 drivers
v0x562b8c7b63f0_0 .net "c2", 0 0, L_0x562b8d101fc0;  1 drivers
v0x562b8c7b7860_0 .net "c3", 0 0, L_0x562b8d106110;  1 drivers
v0x562b8c7b8200_0 .net "c4", 0 0, L_0x562b8d109800;  1 drivers
v0x562b8c7b8b20_0 .net "neg_a", 0 0, L_0x562b8d0ee8a0;  1 drivers
v0x562b8c7b9f90_0 .net "neg_b", 0 0, L_0x562b8d0f1410;  1 drivers
v0x562b8c7ba930_0 .net "temp", 7 0, L_0x562b8d105fe0;  1 drivers
v0x562b8c7bb250_0 .net "term1", 7 0, L_0x562b8d102050;  1 drivers
v0x562b8c7bc6c0_0 .net "term2", 7 0, L_0x562b8d102160;  1 drivers
v0x562b8c7bd060_0 .net "term3", 7 0, L_0x562b8d1022a0;  1 drivers
v0x562b8c7bd980_0 .net "z0", 3 0, L_0x562b8d0ecf40;  1 drivers
v0x562b8c7bedf0_0 .net "z1", 3 0, L_0x562b8d101de0;  1 drivers
v0x562b8c7bf790_0 .net "z1_1", 3 0, L_0x562b8d0fe1c0;  1 drivers
v0x562b8c7c00b0_0 .net "z1_2", 3 0, L_0x562b8d0fff40;  1 drivers
v0x562b8c7c1520_0 .net "z1_3", 3 0, L_0x562b8d0fc300;  1 drivers
v0x562b8c7c1ec0_0 .net "z1_4", 3 0, L_0x562b8d0fdfd0;  1 drivers
v0x562b8c7c27e0_0 .net "z2", 3 0, L_0x562b8d0e1e40;  1 drivers
v0x562b8c7c3c50_0 .net "z_og", 7 0, L_0x562b8d109660;  1 drivers
L_0x562b8d0e2140 .part L_0x562b8d109cb0, 2, 2;
L_0x562b8d0e2200 .part L_0x562b8d109d50, 2, 2;
L_0x562b8d0ed240 .part L_0x562b8d109cb0, 0, 2;
L_0x562b8d0ed2e0 .part L_0x562b8d109d50, 0, 2;
L_0x562b8d0efd10 .part L_0x562b8d109cb0, 0, 2;
L_0x562b8d0efdb0 .part L_0x562b8d109cb0, 2, 2;
L_0x562b8d0f28d0 .part L_0x562b8d109d50, 2, 2;
L_0x562b8d0f2970 .part L_0x562b8d109d50, 0, 2;
L_0x562b8d0fe1c0 .functor MUXZ 4, L_0x562b8d0fc300, L_0x562b8d0fdfd0, L_0x562b8d0fe150, C4<>;
L_0x562b8d102050 .concat [ 4 4 0 0], L_0x562b8d0ecf40, L_0x7f38f70db0f8;
L_0x562b8d102160 .concat [ 2 4 2 0], L_0x7f38f70db188, L_0x562b8d101de0, L_0x7f38f70db140;
L_0x562b8d1022a0 .concat [ 4 4 0 0], L_0x7f38f70db1d0, L_0x562b8d0e1e40;
L_0x562b8d109870 .cmp/eq 4, L_0x562b8d109cb0, L_0x7f38f70db260;
L_0x562b8d109960 .cmp/eq 4, L_0x562b8d109d50, L_0x7f38f70db2a8;
L_0x562b8d109b70 .functor MUXZ 8, L_0x562b8d109660, L_0x7f38f70db2f0, L_0x562b8d1023e0, C4<>;
S_0x562b8cc2cc40 .scope module, "ins1" "subtractor_Nbit" 3 106, 3 35 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ca3c0f0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d0ee490 .functor NOT 2, L_0x562b8d0efdb0, C4<00>, C4<00>, C4<00>;
L_0x7f38f70daa38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0ee6b0 .functor BUFZ 1, L_0x7f38f70daa38, C4<0>, C4<0>, C4<0>;
L_0x562b8d0ee8a0 .functor NOT 1, L_0x562b8d0ee770, C4<0>, C4<0>, C4<0>;
v0x562b8c0fa280_0 .net "D", 1 0, L_0x562b8d0ee3f0;  alias, 1 drivers
v0x562b8c0faa50_0 .net *"_ivl_21", 0 0, L_0x562b8d0ee6b0;  1 drivers
v0x562b8c0fb3f0_0 .net "a", 1 0, L_0x562b8d0efd10;  1 drivers
v0x562b8c0fbd10_0 .net "abs_D", 1 0, L_0x562b8d0efbc0;  alias, 1 drivers
v0x562b8c0fe940_0 .net "b", 1 0, L_0x562b8d0efdb0;  1 drivers
v0x562b8c0ff260_0 .net "b_comp", 1 0, L_0x562b8d0ee490;  1 drivers
v0x562b8c0fffc0_0 .net "carry", 2 0, L_0x562b8d0ee520;  1 drivers
v0x562b8c100790_0 .net "cin", 0 0, L_0x7f38f70daa38;  1 drivers
v0x562b8c101130_0 .net "is_pos", 0 0, L_0x562b8d0ee770;  1 drivers
v0x562b8c101a50_0 .net "negative", 0 0, L_0x562b8d0ee8a0;  alias, 1 drivers
v0x562b8c105e10_0 .net "twos", 1 0, L_0x562b8d0efa00;  1 drivers
L_0x562b8d0ed890 .part L_0x562b8d0efd10, 0, 1;
L_0x562b8d0ed9c0 .part L_0x562b8d0ee490, 0, 1;
L_0x562b8d0edaf0 .part L_0x562b8d0ee520, 0, 1;
L_0x562b8d0ee020 .part L_0x562b8d0efd10, 1, 1;
L_0x562b8d0ee150 .part L_0x562b8d0ee490, 1, 1;
L_0x562b8d0ee280 .part L_0x562b8d0ee520, 1, 1;
L_0x562b8d0ee3f0 .concat8 [ 1 1 0 0], L_0x562b8d0ed590, L_0x562b8d0edd20;
L_0x562b8d0ee520 .concat8 [ 1 1 1 0], L_0x562b8d0ee6b0, L_0x562b8d0ed800, L_0x562b8d0edf90;
L_0x562b8d0ee770 .part L_0x562b8d0ee520, 2, 1;
L_0x562b8d0efbc0 .functor MUXZ 2, L_0x562b8d0efa00, L_0x562b8d0ee3f0, L_0x562b8d0ee770, C4<>;
S_0x562b8cc2f370 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cc2cc40;
 .timescale 0 0;
P_0x562b8ca25560 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cc31aa0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cc2f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0ed800 .functor OR 1, L_0x562b8d0ed4b0, L_0x562b8d0ed770, C4<0>, C4<0>;
v0x562b8c097860_0 .net "S", 0 0, L_0x562b8d0ed590;  1 drivers
v0x562b8c098200_0 .net "a", 0 0, L_0x562b8d0ed890;  1 drivers
v0x562b8c098b20_0 .net "b", 0 0, L_0x562b8d0ed9c0;  1 drivers
v0x562b8c099f90_0 .net "cin", 0 0, L_0x562b8d0edaf0;  1 drivers
v0x562b8c09a930_0 .net "cout", 0 0, L_0x562b8d0ed800;  1 drivers
v0x562b8c09b250_0 .net "cout1", 0 0, L_0x562b8d0ed4b0;  1 drivers
v0x562b8c092740_0 .net "cout2", 0 0, L_0x562b8d0ed770;  1 drivers
v0x562b8c09d350_0 .net "s1", 0 0, L_0x562b8d0ed380;  1 drivers
S_0x562b8cc341d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc31aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ed380 .functor XOR 1, L_0x562b8d0ed890, L_0x562b8d0ed9c0, C4<0>, C4<0>;
L_0x562b8d0ed4b0 .functor AND 1, L_0x562b8d0ed890, L_0x562b8d0ed9c0, C4<1>, C4<1>;
v0x562b8c0c6820_0 .net "S", 0 0, L_0x562b8d0ed380;  alias, 1 drivers
v0x562b8c0c7140_0 .net "a", 0 0, L_0x562b8d0ed890;  alias, 1 drivers
v0x562b8c093380_0 .net "b", 0 0, L_0x562b8d0ed9c0;  alias, 1 drivers
v0x562b8c093c00_0 .net "cout", 0 0, L_0x562b8d0ed4b0;  alias, 1 drivers
S_0x562b8cc36900 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc31aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ed590 .functor XOR 1, L_0x562b8d0edaf0, L_0x562b8d0ed380, C4<0>, C4<0>;
L_0x562b8d0ed770 .functor AND 1, L_0x562b8d0edaf0, L_0x562b8d0ed380, C4<1>, C4<1>;
v0x562b8c094960_0 .net "S", 0 0, L_0x562b8d0ed590;  alias, 1 drivers
v0x562b8c095130_0 .net "a", 0 0, L_0x562b8d0edaf0;  alias, 1 drivers
v0x562b8c095ad0_0 .net "b", 0 0, L_0x562b8d0ed380;  alias, 1 drivers
v0x562b8c0963f0_0 .net "cout", 0 0, L_0x562b8d0ed770;  alias, 1 drivers
S_0x562b8ca643f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cc2cc40;
 .timescale 0 0;
P_0x562b8c9f77d0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cc27de0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ca643f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0edf90 .functor OR 1, L_0x562b8d0edc90, L_0x562b8d0edf00, C4<0>, C4<0>;
v0x562b8c0cf0d0_0 .net "S", 0 0, L_0x562b8d0edd20;  1 drivers
v0x562b8c0d0540_0 .net "a", 0 0, L_0x562b8d0ee020;  1 drivers
v0x562b8c0d0ee0_0 .net "b", 0 0, L_0x562b8d0ee150;  1 drivers
v0x562b8c0d1800_0 .net "cin", 0 0, L_0x562b8d0ee280;  1 drivers
v0x562b8c0d2c70_0 .net "cout", 0 0, L_0x562b8d0edf90;  1 drivers
v0x562b8c0d3610_0 .net "cout1", 0 0, L_0x562b8d0edc90;  1 drivers
v0x562b8c0d3f30_0 .net "cout2", 0 0, L_0x562b8d0edf00;  1 drivers
v0x562b8c0d53a0_0 .net "s1", 0 0, L_0x562b8d0edc20;  1 drivers
S_0x562b8cc16b90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc27de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0edc20 .functor XOR 1, L_0x562b8d0ee020, L_0x562b8d0ee150, C4<0>, C4<0>;
L_0x562b8d0edc90 .functor AND 1, L_0x562b8d0ee020, L_0x562b8d0ee150, C4<1>, C4<1>;
v0x562b8c0c9b10_0 .net "S", 0 0, L_0x562b8d0edc20;  alias, 1 drivers
v0x562b8c0ca2f0_0 .net "a", 0 0, L_0x562b8d0ee020;  alias, 1 drivers
v0x562b8c0caf10_0 .net "b", 0 0, L_0x562b8d0ee150;  alias, 1 drivers
v0x562b8c0cb6e0_0 .net "cout", 0 0, L_0x562b8d0edc90;  alias, 1 drivers
S_0x562b8cc192c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc27de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0edd20 .functor XOR 1, L_0x562b8d0ee280, L_0x562b8d0edc20, C4<0>, C4<0>;
L_0x562b8d0edf00 .functor AND 1, L_0x562b8d0ee280, L_0x562b8d0edc20, C4<1>, C4<1>;
v0x562b8c0cc080_0 .net "S", 0 0, L_0x562b8d0edd20;  alias, 1 drivers
v0x562b8c0cc9a0_0 .net "a", 0 0, L_0x562b8d0ee280;  alias, 1 drivers
v0x562b8c0cde10_0 .net "b", 0 0, L_0x562b8d0edc20;  alias, 1 drivers
v0x562b8c0ce7b0_0 .net "cout", 0 0, L_0x562b8d0edf00;  alias, 1 drivers
S_0x562b8cc1b9f0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cc2cc40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c99a910 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d0ee960 .functor NOT 2, L_0x562b8d0ee3f0, C4<00>, C4<00>, C4<00>;
v0x562b8c0ef8a0_0 .net "cout", 0 0, L_0x562b8d0efb30;  1 drivers
v0x562b8c0eb150_0 .net "i", 1 0, L_0x562b8d0ee3f0;  alias, 1 drivers
v0x562b8c0f8c00_0 .net "o", 1 0, L_0x562b8d0efa00;  alias, 1 drivers
v0x562b8c0f9520_0 .net "temp2", 1 0, L_0x562b8d0ee960;  1 drivers
S_0x562b8cc1e120 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cc1b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c9a12f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70da9f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0efaa0 .functor BUFZ 1, L_0x7f38f70da9f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d0efb30 .functor BUFZ 1, L_0x562b8d0ef610, C4<0>, C4<0>, C4<0>;
v0x562b8c0e9ba0_0 .net "S", 1 0, L_0x562b8d0efa00;  alias, 1 drivers
v0x562b8c0ea4c0_0 .net "a", 1 0, L_0x562b8d0ee960;  alias, 1 drivers
L_0x7f38f70da9a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c0ed0c0_0 .net "b", 1 0, L_0x7f38f70da9a8;  1 drivers
v0x562b8c0ed9e0 .array "carry", 0 2;
v0x562b8c0ed9e0_0 .net v0x562b8c0ed9e0 0, 0 0, L_0x562b8d0efaa0; 1 drivers
v0x562b8c0ed9e0_1 .net v0x562b8c0ed9e0 1, 0 0, L_0x562b8d0eef60; 1 drivers
v0x562b8c0ed9e0_2 .net v0x562b8c0ed9e0 2, 0 0, L_0x562b8d0ef610; 1 drivers
v0x562b8c0eaf00_0 .net "cin", 0 0, L_0x7f38f70da9f0;  1 drivers
v0x562b8c0eb4c0_0 .net "cout", 0 0, L_0x562b8d0efb30;  alias, 1 drivers
L_0x562b8d0ef0a0 .part L_0x562b8d0ee960, 0, 1;
L_0x562b8d0ef1f0 .part L_0x7f38f70da9a8, 0, 1;
L_0x562b8d0ef710 .part L_0x562b8d0ee960, 1, 1;
L_0x562b8d0ef8d0 .part L_0x7f38f70da9a8, 1, 1;
L_0x562b8d0efa00 .concat8 [ 1 1 0 0], L_0x562b8d0eecb0, L_0x562b8d0ef440;
S_0x562b8cc20850 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc1e120;
 .timescale 0 0;
P_0x562b8c95ee70 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc22f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc20850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0eef60 .functor OR 1, L_0x562b8d0eebd0, L_0x562b8d0eee40, C4<0>, C4<0>;
v0x562b8c157170_0 .net "S", 0 0, L_0x562b8d0eecb0;  1 drivers
v0x562b8c157a90_0 .net "a", 0 0, L_0x562b8d0ef0a0;  1 drivers
v0x562b8c159130_0 .net "b", 0 0, L_0x562b8d0ef1f0;  1 drivers
v0x562b8c159ab0_0 .net "cin", 0 0, L_0x562b8d0efaa0;  alias, 1 drivers
v0x562b8c15a3d0_0 .net "cout", 0 0, L_0x562b8d0eef60;  alias, 1 drivers
v0x562b8c15d600_0 .net "cout1", 0 0, L_0x562b8d0eebd0;  1 drivers
v0x562b8c15df20_0 .net "cout2", 0 0, L_0x562b8d0eee40;  1 drivers
v0x562b8c15ec80_0 .net "s1", 0 0, L_0x562b8d0eead0;  1 drivers
S_0x562b8cc256b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc22f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0eead0 .functor XOR 1, L_0x562b8d0ef0a0, L_0x562b8d0ef1f0, C4<0>, C4<0>;
L_0x562b8d0eebd0 .functor AND 1, L_0x562b8d0ef0a0, L_0x562b8d0ef1f0, C4<1>, C4<1>;
v0x562b8c0d5d40_0 .net "S", 0 0, L_0x562b8d0eead0;  alias, 1 drivers
v0x562b8c0d6660_0 .net "a", 0 0, L_0x562b8d0ef0a0;  alias, 1 drivers
v0x562b8c0d7ad0_0 .net "b", 0 0, L_0x562b8d0ef1f0;  alias, 1 drivers
v0x562b8c0d8470_0 .net "cout", 0 0, L_0x562b8d0eebd0;  alias, 1 drivers
S_0x562b8cbbc940 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc22f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0eecb0 .functor XOR 1, L_0x562b8d0efaa0, L_0x562b8d0eead0, C4<0>, C4<0>;
L_0x562b8d0eee40 .functor AND 1, L_0x562b8d0efaa0, L_0x562b8d0eead0, C4<1>, C4<1>;
v0x562b8c0d8d90_0 .net "S", 0 0, L_0x562b8d0eecb0;  alias, 1 drivers
v0x562b8c0da200_0 .net "a", 0 0, L_0x562b8d0efaa0;  alias, 1 drivers
v0x562b8c0daba0_0 .net "b", 0 0, L_0x562b8d0eead0;  alias, 1 drivers
v0x562b8c0db4c0_0 .net "cout", 0 0, L_0x562b8d0eee40;  alias, 1 drivers
S_0x562b8cc0cb20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cc1e120;
 .timescale 0 0;
P_0x562b8c9ca250 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cc0f250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc0cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0ef610 .functor OR 1, L_0x562b8d0ef3b0, L_0x562b8d0ef580, C4<0>, C4<0>;
v0x562b8c0e5a70_0 .net "S", 0 0, L_0x562b8d0ef440;  1 drivers
v0x562b8c0e6390_0 .net "a", 0 0, L_0x562b8d0ef710;  1 drivers
v0x562b8c0e7b00_0 .net "b", 0 0, L_0x562b8d0ef8d0;  1 drivers
v0x562b8c0e38b0_0 .net "cin", 0 0, L_0x562b8d0eef60;  alias, 1 drivers
v0x562b8c0e3e70_0 .net "cout", 0 0, L_0x562b8d0ef610;  alias, 1 drivers
v0x562b8c0e8250_0 .net "cout1", 0 0, L_0x562b8d0ef3b0;  1 drivers
v0x562b8c0e3b00_0 .net "cout2", 0 0, L_0x562b8d0ef580;  1 drivers
v0x562b8c0e0660_0 .net "s1", 0 0, L_0x562b8d0ef320;  1 drivers
S_0x562b8cbb0550 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc0f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ef320 .functor XOR 1, L_0x562b8d0ef710, L_0x562b8d0ef8d0, C4<0>, C4<0>;
L_0x562b8d0ef3b0 .functor AND 1, L_0x562b8d0ef710, L_0x562b8d0ef8d0, C4<1>, C4<1>;
v0x562b8c15f450_0 .net "S", 0 0, L_0x562b8d0ef320;  alias, 1 drivers
v0x562b8c15fdf0_0 .net "a", 0 0, L_0x562b8d0ef710;  alias, 1 drivers
v0x562b8c160710_0 .net "b", 0 0, L_0x562b8d0ef8d0;  alias, 1 drivers
v0x562b8c1627e0_0 .net "cout", 0 0, L_0x562b8d0ef3b0;  alias, 1 drivers
S_0x562b8cbb2c80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc0f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ef440 .functor XOR 1, L_0x562b8d0eef60, L_0x562b8d0ef320, C4<0>, C4<0>;
L_0x562b8d0ef580 .functor AND 1, L_0x562b8d0eef60, L_0x562b8d0ef320, C4<1>, C4<1>;
v0x562b8c15bad0_0 .net "S", 0 0, L_0x562b8d0ef440;  alias, 1 drivers
v0x562b8c162df0_0 .net "a", 0 0, L_0x562b8d0eef60;  alias, 1 drivers
v0x562b8c0e2550_0 .net "b", 0 0, L_0x562b8d0ef320;  alias, 1 drivers
v0x562b8c0e2e70_0 .net "cout", 0 0, L_0x562b8d0ef580;  alias, 1 drivers
S_0x562b8cbb53b0 .scope module, "ins11" "karatsuba_2" 3 104, 3 73 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d0db830 .functor XOR 1, L_0x562b8d0d82d0, L_0x562b8d0d9770, C4<0>, C4<0>;
v0x562b8c284030_0 .net "X", 1 0, L_0x562b8d0e2140;  1 drivers
v0x562b8c2849d0_0 .net "Y", 1 0, L_0x562b8d0e2200;  1 drivers
v0x562b8c2852f0_0 .net "Z", 3 0, L_0x562b8d0e1e40;  alias, 1 drivers
v0x562b8c2896b0_0 .net *"_ivl_20", 0 0, L_0x562b8d0db830;  1 drivers
L_0x7f38f70da378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c289fd0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70da378;  1 drivers
L_0x7f38f70da3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c28ad30_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70da3c0;  1 drivers
L_0x7f38f70da408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c28b500_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70da408;  1 drivers
L_0x7f38f70da450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c28bea0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70da450;  1 drivers
v0x562b8c28c7c0_0 .net "a", 0 0, L_0x562b8d0d7c90;  1 drivers
v0x562b8c28dc30_0 .net "a_abs", 0 0, L_0x562b8d0d8b50;  1 drivers
v0x562b8c28e5d0_0 .net "b", 0 0, L_0x562b8d0d9130;  1 drivers
v0x562b8c28eef0_0 .net "b_abs", 0 0, L_0x562b8d0d9ff0;  1 drivers
v0x562b8c290360_0 .net "c1", 0 0, L_0x562b8d0dcb70;  1 drivers
v0x562b8c290d00_0 .net "c2", 0 0, L_0x562b8d0ddd20;  1 drivers
v0x562b8c291620_0 .net "c3", 0 0, L_0x562b8d0e0090;  1 drivers
v0x562b8c275ac0_0 .net "c4", 0 0, L_0x562b8d0e20b0;  1 drivers
v0x562b8c2763e0_0 .net "neg_a", 0 0, L_0x562b8d0d82d0;  1 drivers
v0x562b8c277140_0 .net "neg_b", 0 0, L_0x562b8d0d9770;  1 drivers
v0x562b8c277910_0 .net "temp", 3 0, L_0x562b8d0dff60;  1 drivers
v0x562b8c2782b0_0 .net "term1", 3 0, L_0x562b8d0dddb0;  1 drivers
v0x562b8c278bd0_0 .net "term2", 3 0, L_0x562b8d0ddeb0;  1 drivers
v0x562b8c27ad30_0 .net "term3", 3 0, L_0x562b8d0ddff0;  1 drivers
v0x562b8c294150_0 .net "z0", 1 0, L_0x562b8d0d76c0;  1 drivers
v0x562b8c2949d0_0 .net "z1", 1 0, L_0x562b8d0ddb40;  1 drivers
v0x562b8c295730_0 .net "z1_1", 1 0, L_0x562b8d0db8c0;  1 drivers
v0x562b8c295f00_0 .net "z1_2", 1 0, L_0x562b8d0dca40;  1 drivers
v0x562b8c2968a0_0 .net "z1_3", 1 0, L_0x562b8d0da540;  1 drivers
v0x562b8c2971c0_0 .net "z1_4", 1 0, L_0x562b8d0db670;  1 drivers
v0x562b8c298630_0 .net "z2", 1 0, L_0x562b8d0d72d0;  1 drivers
L_0x562b8d0d7410 .part L_0x562b8d0e2140, 1, 1;
L_0x562b8d0d7500 .part L_0x562b8d0e2200, 1, 1;
L_0x562b8d0d7800 .part L_0x562b8d0e2140, 0, 1;
L_0x562b8d0d7940 .part L_0x562b8d0e2200, 0, 1;
L_0x562b8d0d8bf0 .part L_0x562b8d0e2140, 0, 1;
L_0x562b8d0d8c90 .part L_0x562b8d0e2140, 1, 1;
L_0x562b8d0da090 .part L_0x562b8d0e2200, 1, 1;
L_0x562b8d0da130 .part L_0x562b8d0e2200, 0, 1;
L_0x562b8d0db8c0 .functor MUXZ 2, L_0x562b8d0da540, L_0x562b8d0db670, L_0x562b8d0db830, C4<>;
L_0x562b8d0dddb0 .concat [ 2 2 0 0], L_0x562b8d0d76c0, L_0x7f38f70da378;
L_0x562b8d0ddeb0 .concat [ 1 2 1 0], L_0x7f38f70da408, L_0x562b8d0ddb40, L_0x7f38f70da3c0;
L_0x562b8d0ddff0 .concat [ 2 2 0 0], L_0x7f38f70da450, L_0x562b8d0d72d0;
S_0x562b8cbb7ae0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c8f5450 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d0d8020 .functor NOT 1, L_0x562b8d0d8c90, C4<0>, C4<0>, C4<0>;
L_0x7f38f70da138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0d8170 .functor BUFZ 1, L_0x7f38f70da138, C4<0>, C4<0>, C4<0>;
L_0x562b8d0d82d0 .functor NOT 1, L_0x562b8d0d8230, C4<0>, C4<0>, C4<0>;
v0x562b8c129480_0 .net "D", 0 0, L_0x562b8d0d7c90;  alias, 1 drivers
v0x562b8c1269a0_0 .net *"_ivl_9", 0 0, L_0x562b8d0d8170;  1 drivers
v0x562b8c126f60_0 .net "a", 0 0, L_0x562b8d0d8bf0;  1 drivers
v0x562b8c12b340_0 .net "abs_D", 0 0, L_0x562b8d0d8b50;  alias, 1 drivers
v0x562b8c126bf0_0 .net "b", 0 0, L_0x562b8d0d8c90;  1 drivers
v0x562b8c1346a0_0 .net "b_comp", 0 0, L_0x562b8d0d8020;  1 drivers
v0x562b8c134fc0_0 .net "carry", 1 0, L_0x562b8d0d80b0;  1 drivers
v0x562b8c135d20_0 .net "cin", 0 0, L_0x7f38f70da138;  1 drivers
v0x562b8c1364f0_0 .net "is_pos", 0 0, L_0x562b8d0d8230;  1 drivers
v0x562b8c136e90_0 .net "negative", 0 0, L_0x562b8d0d82d0;  alias, 1 drivers
v0x562b8c1377b0_0 .net "twos", 0 0, L_0x562b8d0d86d0;  1 drivers
L_0x562b8d0d7ef0 .part L_0x562b8d0d80b0, 0, 1;
L_0x562b8d0d80b0 .concat8 [ 1 1 0 0], L_0x562b8d0d8170, L_0x562b8d0d7e60;
L_0x562b8d0d8230 .part L_0x562b8d0d80b0, 1, 1;
L_0x562b8d0d8b50 .functor MUXZ 1, L_0x562b8d0d86d0, L_0x562b8d0d7c90, L_0x562b8d0d8230, C4<>;
S_0x562b8cbba210 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cbb7ae0;
 .timescale 0 0;
P_0x562b8c8eaa50 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cc0a3f0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cbba210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0d7e60 .functor OR 1, L_0x562b8d0d7b20, L_0x562b8d0d7dd0, C4<0>, C4<0>;
v0x562b8c10dd80_0 .net "S", 0 0, L_0x562b8d0d7c90;  alias, 1 drivers
v0x562b8c0f2220_0 .net "a", 0 0, L_0x562b8d0d8bf0;  alias, 1 drivers
v0x562b8c0f2b40_0 .net "b", 0 0, L_0x562b8d0d8020;  alias, 1 drivers
v0x562b8c0f38a0_0 .net "cin", 0 0, L_0x562b8d0d7ef0;  1 drivers
v0x562b8c0f4070_0 .net "cout", 0 0, L_0x562b8d0d7e60;  1 drivers
v0x562b8c0f4a10_0 .net "cout1", 0 0, L_0x562b8d0d7b20;  1 drivers
v0x562b8c0f5330_0 .net "cout2", 0 0, L_0x562b8d0d7dd0;  1 drivers
v0x562b8c0f7490_0 .net "s1", 0 0, L_0x562b8d0d7ab0;  1 drivers
S_0x562b8cbf91a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc0a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0d7ab0 .functor XOR 1, L_0x562b8d0d8bf0, L_0x562b8d0d8020, C4<0>, C4<0>;
L_0x562b8d0d7b20 .functor AND 1, L_0x562b8d0d8bf0, L_0x562b8d0d8020, C4<1>, C4<1>;
v0x562b8c107c60_0 .net "S", 0 0, L_0x562b8d0d7ab0;  alias, 1 drivers
v0x562b8c108600_0 .net "a", 0 0, L_0x562b8d0d8bf0;  alias, 1 drivers
v0x562b8c108f20_0 .net "b", 0 0, L_0x562b8d0d8020;  alias, 1 drivers
v0x562b8c10a390_0 .net "cout", 0 0, L_0x562b8d0d7b20;  alias, 1 drivers
S_0x562b8cbfb8d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc0a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0d7c90 .functor XOR 1, L_0x562b8d0d7ef0, L_0x562b8d0d7ab0, C4<0>, C4<0>;
L_0x562b8d0d7dd0 .functor AND 1, L_0x562b8d0d7ef0, L_0x562b8d0d7ab0, C4<1>, C4<1>;
v0x562b8c10ad30_0 .net "S", 0 0, L_0x562b8d0d7c90;  alias, 1 drivers
v0x562b8c10b650_0 .net "a", 0 0, L_0x562b8d0d7ef0;  alias, 1 drivers
v0x562b8c10cac0_0 .net "b", 0 0, L_0x562b8d0d7ab0;  alias, 1 drivers
v0x562b8c10d460_0 .net "cout", 0 0, L_0x562b8d0d7dd0;  alias, 1 drivers
S_0x562b8cbfe000 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cbb7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c8bd810 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d0d83e0 .functor NOT 1, L_0x562b8d0d7c90, C4<0>, C4<0>, C4<0>;
v0x562b8c11c100_0 .net "cout", 0 0, L_0x562b8d0d8a70;  1 drivers
v0x562b8c125640_0 .net "i", 0 0, L_0x562b8d0d7c90;  alias, 1 drivers
v0x562b8c125f60_0 .net "o", 0 0, L_0x562b8d0d86d0;  alias, 1 drivers
v0x562b8c128b60_0 .net "temp2", 0 0, L_0x562b8d0d83e0;  1 drivers
S_0x562b8cc00730 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cbfe000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c894570 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70da0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0d89e0 .functor BUFZ 1, L_0x7f38f70da0f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d0d8a70 .functor BUFZ 1, L_0x562b8d0d8930, C4<0>, C4<0>, C4<0>;
v0x562b8c121e30_0 .net "S", 0 0, L_0x562b8d0d86d0;  alias, 1 drivers
v0x562b8c1235a0_0 .net "a", 0 0, L_0x562b8d0d83e0;  alias, 1 drivers
L_0x7f38f70da0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c11f350_0 .net "b", 0 0, L_0x7f38f70da0a8;  1 drivers
v0x562b8c11f910 .array "carry", 0 1;
v0x562b8c11f910_0 .net v0x562b8c11f910 0, 0 0, L_0x562b8d0d89e0; 1 drivers
v0x562b8c11f910_1 .net v0x562b8c11f910 1, 0 0, L_0x562b8d0d8930; 1 drivers
v0x562b8c123cf0_0 .net "cin", 0 0, L_0x7f38f70da0f0;  1 drivers
v0x562b8c11f5a0_0 .net "cout", 0 0, L_0x562b8d0d8a70;  alias, 1 drivers
S_0x562b8cc02e60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc00730;
 .timescale 0 0;
P_0x562b8c87d880 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc05590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc02e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0d8930 .functor OR 1, L_0x562b8d0d85b0, L_0x562b8d0d8810, C4<0>, C4<0>;
v0x562b8c116050_0 .net "S", 0 0, L_0x562b8d0d86d0;  alias, 1 drivers
v0x562b8c1174c0_0 .net "a", 0 0, L_0x562b8d0d83e0;  alias, 1 drivers
v0x562b8c117e60_0 .net "b", 0 0, L_0x7f38f70da0a8;  alias, 1 drivers
v0x562b8c118780_0 .net "cin", 0 0, L_0x562b8d0d89e0;  alias, 1 drivers
v0x562b8c0f7d60_0 .net "cout", 0 0, L_0x562b8d0d8930;  alias, 1 drivers
v0x562b8c11dff0_0 .net "cout1", 0 0, L_0x562b8d0d85b0;  1 drivers
v0x562b8c11e910_0 .net "cout2", 0 0, L_0x562b8d0d8810;  1 drivers
v0x562b8c121510_0 .net "s1", 0 0, L_0x562b8d0d8500;  1 drivers
S_0x562b8cc07cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc05590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0d8500 .functor XOR 1, L_0x562b8d0d83e0, L_0x7f38f70da0a8, C4<0>, C4<0>;
L_0x562b8d0d85b0 .functor AND 1, L_0x562b8d0d83e0, L_0x7f38f70da0a8, C4<1>, C4<1>;
v0x562b8c1108b0_0 .net "S", 0 0, L_0x562b8d0d8500;  alias, 1 drivers
v0x562b8c111130_0 .net "a", 0 0, L_0x562b8d0d83e0;  alias, 1 drivers
v0x562b8c111e90_0 .net "b", 0 0, L_0x7f38f70da0a8;  alias, 1 drivers
v0x562b8c112660_0 .net "cout", 0 0, L_0x562b8d0d85b0;  alias, 1 drivers
S_0x562b8cbf6a70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc05590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0d86d0 .functor XOR 1, L_0x562b8d0d89e0, L_0x562b8d0d8500, C4<0>, C4<0>;
L_0x562b8d0d8810 .functor AND 1, L_0x562b8d0d89e0, L_0x562b8d0d8500, C4<1>, C4<1>;
v0x562b8c113000_0 .net "S", 0 0, L_0x562b8d0d86d0;  alias, 1 drivers
v0x562b8c113920_0 .net "a", 0 0, L_0x562b8d0d89e0;  alias, 1 drivers
v0x562b8c114d90_0 .net "b", 0 0, L_0x562b8d0d8500;  alias, 1 drivers
v0x562b8c115730_0 .net "cout", 0 0, L_0x562b8d0d8810;  alias, 1 drivers
S_0x562b8cbde760 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d0d71b0 .functor AND 1, L_0x562b8d0d7410, L_0x562b8d0d7500, C4<1>, C4<1>;
v0x562b8c13a3e0_0 .net "X", 0 0, L_0x562b8d0d7410;  1 drivers
v0x562b8c13ad00_0 .net "Y", 0 0, L_0x562b8d0d7500;  1 drivers
v0x562b8c13ba60_0 .net "Z", 1 0, L_0x562b8d0d72d0;  alias, 1 drivers
L_0x7f38f70da018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c13c230_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70da018;  1 drivers
v0x562b8c13cbd0_0 .net "z", 0 0, L_0x562b8d0d71b0;  1 drivers
L_0x562b8d0d72d0 .concat [ 1 1 0 0], L_0x562b8d0d71b0, L_0x7f38f70da018;
S_0x562b8cbe0e90 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d0d75f0 .functor AND 1, L_0x562b8d0d7800, L_0x562b8d0d7940, C4<1>, C4<1>;
v0x562b8c13d4f0_0 .net "X", 0 0, L_0x562b8d0d7800;  1 drivers
v0x562b8c1418b0_0 .net "Y", 0 0, L_0x562b8d0d7940;  1 drivers
v0x562b8c1421d0_0 .net "Z", 1 0, L_0x562b8d0d76c0;  alias, 1 drivers
L_0x7f38f70da060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c142f30_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70da060;  1 drivers
v0x562b8c143700_0 .net "z", 0 0, L_0x562b8d0d75f0;  1 drivers
L_0x562b8d0d76c0 .concat [ 1 1 0 0], L_0x562b8d0d75f0, L_0x7f38f70da060;
S_0x562b8cbe35c0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c8307c0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d0d94c0 .functor NOT 1, L_0x562b8d0da130, C4<0>, C4<0>, C4<0>;
L_0x7f38f70da210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0d9610 .functor BUFZ 1, L_0x7f38f70da210, C4<0>, C4<0>, C4<0>;
L_0x562b8d0d9770 .functor NOT 1, L_0x562b8d0d96d0, C4<0>, C4<0>, C4<0>;
v0x562b8c1779f0_0 .net "D", 0 0, L_0x562b8d0d9130;  alias, 1 drivers
v0x562b8c178310_0 .net *"_ivl_9", 0 0, L_0x562b8d0d9610;  1 drivers
v0x562b8c179a80_0 .net "a", 0 0, L_0x562b8d0da090;  1 drivers
v0x562b8c175830_0 .net "abs_D", 0 0, L_0x562b8d0d9ff0;  alias, 1 drivers
v0x562b8c175df0_0 .net "b", 0 0, L_0x562b8d0da130;  1 drivers
v0x562b8c17a1d0_0 .net "b_comp", 0 0, L_0x562b8d0d94c0;  1 drivers
v0x562b8c175a80_0 .net "carry", 1 0, L_0x562b8d0d9550;  1 drivers
v0x562b8c1725e0_0 .net "cin", 0 0, L_0x7f38f70da210;  1 drivers
v0x562b8c17bb20_0 .net "is_pos", 0 0, L_0x562b8d0d96d0;  1 drivers
v0x562b8c17c440_0 .net "negative", 0 0, L_0x562b8d0d9770;  alias, 1 drivers
v0x562b8c17f040_0 .net "twos", 0 0, L_0x562b8d0d9b70;  1 drivers
L_0x562b8d0d9390 .part L_0x562b8d0d9550, 0, 1;
L_0x562b8d0d9550 .concat8 [ 1 1 0 0], L_0x562b8d0d9610, L_0x562b8d0d9300;
L_0x562b8d0d96d0 .part L_0x562b8d0d9550, 1, 1;
L_0x562b8d0d9ff0 .functor MUXZ 1, L_0x562b8d0d9b70, L_0x562b8d0d9130, L_0x562b8d0d96d0, C4<>;
S_0x562b8cbe5cf0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cbe35c0;
 .timescale 0 0;
P_0x562b8ca71a00 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cbef4e0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cbe5cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0d9300 .functor OR 1, L_0x562b8d0d8f30, L_0x562b8d0d9270, C4<0>, C4<0>;
v0x562b8c12e5e0_0 .net "S", 0 0, L_0x562b8d0d9130;  alias, 1 drivers
v0x562b8c12f340_0 .net "a", 0 0, L_0x562b8d0da090;  alias, 1 drivers
v0x562b8c12fb10_0 .net "b", 0 0, L_0x562b8d0d94c0;  alias, 1 drivers
v0x562b8c1304b0_0 .net "cin", 0 0, L_0x562b8d0d9390;  1 drivers
v0x562b8c130dd0_0 .net "cout", 0 0, L_0x562b8d0d9300;  1 drivers
v0x562b8c132f30_0 .net "cout1", 0 0, L_0x562b8d0d8f30;  1 drivers
v0x562b8c14c350_0 .net "cout2", 0 0, L_0x562b8d0d9270;  1 drivers
v0x562b8c14cbd0_0 .net "s1", 0 0, L_0x562b8d0d8ea0;  1 drivers
S_0x562b8cbf1c10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbef4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0d8ea0 .functor XOR 1, L_0x562b8d0da090, L_0x562b8d0d94c0, C4<0>, C4<0>;
L_0x562b8d0d8f30 .functor AND 1, L_0x562b8d0da090, L_0x562b8d0d94c0, C4<1>, C4<1>;
v0x562b8c1449c0_0 .net "S", 0 0, L_0x562b8d0d8ea0;  alias, 1 drivers
v0x562b8c145e30_0 .net "a", 0 0, L_0x562b8d0da090;  alias, 1 drivers
v0x562b8c1467d0_0 .net "b", 0 0, L_0x562b8d0d94c0;  alias, 1 drivers
v0x562b8c1470f0_0 .net "cout", 0 0, L_0x562b8d0d8f30;  alias, 1 drivers
S_0x562b8cbf4340 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbef4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0d9130 .functor XOR 1, L_0x562b8d0d9390, L_0x562b8d0d8ea0, C4<0>, C4<0>;
L_0x562b8d0d9270 .functor AND 1, L_0x562b8d0d9390, L_0x562b8d0d8ea0, C4<1>, C4<1>;
v0x562b8c148560_0 .net "S", 0 0, L_0x562b8d0d9130;  alias, 1 drivers
v0x562b8c148f00_0 .net "a", 0 0, L_0x562b8d0d9390;  alias, 1 drivers
v0x562b8c149820_0 .net "b", 0 0, L_0x562b8d0d8ea0;  alias, 1 drivers
v0x562b8c12dcc0_0 .net "cout", 0 0, L_0x562b8d0d9270;  alias, 1 drivers
S_0x562b8cbdc030 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cbe35c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c7775a0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d0d9880 .functor NOT 1, L_0x562b8d0d9130, C4<0>, C4<0>, C4<0>;
v0x562b8c169020_0 .net "cout", 0 0, L_0x562b8d0d9f10;  1 drivers
v0x562b8c170340_0 .net "i", 0 0, L_0x562b8d0d9130;  alias, 1 drivers
v0x562b8c1744d0_0 .net "o", 0 0, L_0x562b8d0d9b70;  alias, 1 drivers
v0x562b8c174df0_0 .net "temp2", 0 0, L_0x562b8d0d9880;  1 drivers
S_0x562b8cbc5580 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cbdc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c701ce0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70da1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0d9e80 .functor BUFZ 1, L_0x7f38f70da1c8, C4<0>, C4<0>, C4<0>;
L_0x562b8d0d9f10 .functor BUFZ 1, L_0x562b8d0d9dd0, C4<0>, C4<0>, C4<0>;
v0x562b8c16ab50_0 .net "S", 0 0, L_0x562b8d0d9b70;  alias, 1 drivers
v0x562b8c16b470_0 .net "a", 0 0, L_0x562b8d0d9880;  alias, 1 drivers
L_0x7f38f70da180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c16c1d0_0 .net "b", 0 0, L_0x7f38f70da180;  1 drivers
v0x562b8c16c9a0 .array "carry", 0 1;
v0x562b8c16c9a0_0 .net v0x562b8c16c9a0 0, 0 0, L_0x562b8d0d9e80; 1 drivers
v0x562b8c16c9a0_1 .net v0x562b8c16c9a0 1, 0 0, L_0x562b8d0d9dd0; 1 drivers
v0x562b8c16d340_0 .net "cin", 0 0, L_0x7f38f70da1c8;  1 drivers
v0x562b8c16dc60_0 .net "cout", 0 0, L_0x562b8d0d9f10;  alias, 1 drivers
S_0x562b8cbc7cb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cbc5580;
 .timescale 0 0;
P_0x562b8c70d380 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cbca3e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbc7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0d9dd0 .functor OR 1, L_0x562b8d0d9a50, L_0x562b8d0d9cb0, C4<0>, C4<0>;
v0x562b8c153900_0 .net "S", 0 0, L_0x562b8d0d9b70;  alias, 1 drivers
v0x562b8c154220_0 .net "a", 0 0, L_0x562b8d0d9880;  alias, 1 drivers
v0x562b8c133800_0 .net "b", 0 0, L_0x7f38f70da180;  alias, 1 drivers
v0x562b8c1646c0_0 .net "cin", 0 0, L_0x562b8d0d9e80;  alias, 1 drivers
v0x562b8c164fe0_0 .net "cout", 0 0, L_0x562b8d0d9dd0;  alias, 1 drivers
v0x562b8c166680_0 .net "cout1", 0 0, L_0x562b8d0d9a50;  1 drivers
v0x562b8c167000_0 .net "cout2", 0 0, L_0x562b8d0d9cb0;  1 drivers
v0x562b8c167920_0 .net "s1", 0 0, L_0x562b8d0d99a0;  1 drivers
S_0x562b8cbccb10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbca3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0d99a0 .functor XOR 1, L_0x562b8d0d9880, L_0x7f38f70da180, C4<0>, C4<0>;
L_0x562b8d0d9a50 .functor AND 1, L_0x562b8d0d9880, L_0x7f38f70da180, C4<1>, C4<1>;
v0x562b8c14d930_0 .net "S", 0 0, L_0x562b8d0d99a0;  alias, 1 drivers
v0x562b8c14e100_0 .net "a", 0 0, L_0x562b8d0d9880;  alias, 1 drivers
v0x562b8c14eaa0_0 .net "b", 0 0, L_0x7f38f70da180;  alias, 1 drivers
v0x562b8c14f3c0_0 .net "cout", 0 0, L_0x562b8d0d9a50;  alias, 1 drivers
S_0x562b8cbcf240 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbca3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0d9b70 .functor XOR 1, L_0x562b8d0d9e80, L_0x562b8d0d99a0, C4<0>, C4<0>;
L_0x562b8d0d9cb0 .functor AND 1, L_0x562b8d0d9e80, L_0x562b8d0d99a0, C4<1>, C4<1>;
v0x562b8c150830_0 .net "S", 0 0, L_0x562b8d0d9b70;  alias, 1 drivers
v0x562b8c1511d0_0 .net "a", 0 0, L_0x562b8d0d9e80;  alias, 1 drivers
v0x562b8c151af0_0 .net "b", 0 0, L_0x562b8d0d99a0;  alias, 1 drivers
v0x562b8c152f60_0 .net "cout", 0 0, L_0x562b8d0d9cb0;  alias, 1 drivers
S_0x562b8cbd1970 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d0da300 .functor AND 1, L_0x562b8d0d8b50, L_0x562b8d0d9ff0, C4<1>, C4<1>;
v0x562b8c17f960_0 .net "X", 0 0, L_0x562b8d0d8b50;  alias, 1 drivers
v0x562b8c17ce80_0 .net "Y", 0 0, L_0x562b8d0d9ff0;  alias, 1 drivers
v0x562b8c17d440_0 .net "Z", 1 0, L_0x562b8d0da540;  alias, 1 drivers
L_0x7f38f70da258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c181820_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70da258;  1 drivers
v0x562b8c17d0d0_0 .net "z", 0 0, L_0x562b8d0da300;  1 drivers
L_0x562b8d0da540 .concat [ 1 1 0 0], L_0x562b8d0da300, L_0x7f38f70da258;
S_0x562b8cbd9900 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6df5f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70da330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0dcae0 .functor BUFZ 1, L_0x7f38f70da330, C4<0>, C4<0>, C4<0>;
L_0x562b8d0dcb70 .functor BUFZ 1, L_0x562b8d0dc730, C4<0>, C4<0>, C4<0>;
v0x562b8c1a30b0_0 .net "S", 1 0, L_0x562b8d0dca40;  alias, 1 drivers
v0x562b8c1a3e10_0 .net "a", 1 0, L_0x562b8d0d76c0;  alias, 1 drivers
v0x562b8c1a45e0_0 .net "b", 1 0, L_0x562b8d0d72d0;  alias, 1 drivers
v0x562b8c1a4f80 .array "carry", 0 2;
v0x562b8c1a4f80_0 .net v0x562b8c1a4f80 0, 0 0, L_0x562b8d0dcae0; 1 drivers
v0x562b8c1a4f80_1 .net v0x562b8c1a4f80 1, 0 0, L_0x562b8d0dbf40; 1 drivers
v0x562b8c1a4f80_2 .net v0x562b8c1a4f80 2, 0 0, L_0x562b8d0dc730; 1 drivers
v0x562b8c1a58a0_0 .net "cin", 0 0, L_0x7f38f70da330;  1 drivers
v0x562b8c1a6d10_0 .net "cout", 0 0, L_0x562b8d0dcb70;  alias, 1 drivers
L_0x562b8d0dc080 .part L_0x562b8d0d76c0, 0, 1;
L_0x562b8d0dc260 .part L_0x562b8d0d72d0, 0, 1;
L_0x562b8d0dc7e0 .part L_0x562b8d0d76c0, 1, 1;
L_0x562b8d0dc910 .part L_0x562b8d0d72d0, 1, 1;
L_0x562b8d0dca40 .concat8 [ 1 1 0 0], L_0x562b8d0dbc90, L_0x562b8d0dc560;
S_0x562b8cb09a10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cbd9900;
 .timescale 0 0;
P_0x562b8c6bf5c0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cb9a5f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb09a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0dbf40 .functor OR 1, L_0x562b8d0dbbb0, L_0x562b8d0dbe20, C4<0>, C4<0>;
v0x562b8c191f40_0 .net "S", 0 0, L_0x562b8d0dbc90;  1 drivers
v0x562b8c192710_0 .net "a", 0 0, L_0x562b8d0dc080;  1 drivers
v0x562b8c1930b0_0 .net "b", 0 0, L_0x562b8d0dc260;  1 drivers
v0x562b8c1939d0_0 .net "cin", 0 0, L_0x562b8d0dcae0;  alias, 1 drivers
v0x562b8c197d90_0 .net "cout", 0 0, L_0x562b8d0dbf40;  alias, 1 drivers
v0x562b8c1986b0_0 .net "cout1", 0 0, L_0x562b8d0dbbb0;  1 drivers
v0x562b8c199410_0 .net "cout2", 0 0, L_0x562b8d0dbe20;  1 drivers
v0x562b8c199be0_0 .net "s1", 0 0, L_0x562b8d0dbab0;  1 drivers
S_0x562b8cb9cd20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb9a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0dbab0 .functor XOR 1, L_0x562b8d0dc080, L_0x562b8d0dc260, C4<0>, C4<0>;
L_0x562b8d0dbbb0 .functor AND 1, L_0x562b8d0dc080, L_0x562b8d0dc260, C4<1>, C4<1>;
v0x562b8c18ab80_0 .net "S", 0 0, L_0x562b8d0dbab0;  alias, 1 drivers
v0x562b8c18b4a0_0 .net "a", 0 0, L_0x562b8d0dc080;  alias, 1 drivers
v0x562b8c18c200_0 .net "b", 0 0, L_0x562b8d0dc260;  alias, 1 drivers
v0x562b8c18c9d0_0 .net "cout", 0 0, L_0x562b8d0dbbb0;  alias, 1 drivers
S_0x562b8cb9f450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb9a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0dbc90 .functor XOR 1, L_0x562b8d0dcae0, L_0x562b8d0dbab0, C4<0>, C4<0>;
L_0x562b8d0dbe20 .functor AND 1, L_0x562b8d0dcae0, L_0x562b8d0dbab0, C4<1>, C4<1>;
v0x562b8c18d370_0 .net "S", 0 0, L_0x562b8d0dbc90;  alias, 1 drivers
v0x562b8c18dc90_0 .net "a", 0 0, L_0x562b8d0dcae0;  alias, 1 drivers
v0x562b8c1908c0_0 .net "b", 0 0, L_0x562b8d0dbab0;  alias, 1 drivers
v0x562b8c1911e0_0 .net "cout", 0 0, L_0x562b8d0dbe20;  alias, 1 drivers
S_0x562b8cba1b80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cbd9900;
 .timescale 0 0;
P_0x562b8c689110 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cba42b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cba1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0dc730 .functor OR 1, L_0x562b8d0dc4d0, L_0x562b8d0dc6a0, C4<0>, C4<0>;
v0x562b8c1841a0_0 .net "S", 0 0, L_0x562b8d0dc560;  1 drivers
v0x562b8c184ac0_0 .net "a", 0 0, L_0x562b8d0dc7e0;  1 drivers
v0x562b8c185820_0 .net "b", 0 0, L_0x562b8d0dc910;  1 drivers
v0x562b8c185ff0_0 .net "cin", 0 0, L_0x562b8d0dbf40;  alias, 1 drivers
v0x562b8c186990_0 .net "cout", 0 0, L_0x562b8d0dc730;  alias, 1 drivers
v0x562b8c1872b0_0 .net "cout1", 0 0, L_0x562b8d0dc4d0;  1 drivers
v0x562b8c189410_0 .net "cout2", 0 0, L_0x562b8d0dc6a0;  1 drivers
v0x562b8c1a2830_0 .net "s1", 0 0, L_0x562b8d0dc420;  1 drivers
S_0x562b8cba69e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cba42b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0dc420 .functor XOR 1, L_0x562b8d0dc7e0, L_0x562b8d0dc910, C4<0>, C4<0>;
L_0x562b8d0dc4d0 .functor AND 1, L_0x562b8d0dc7e0, L_0x562b8d0dc910, C4<1>, C4<1>;
v0x562b8c19a580_0 .net "S", 0 0, L_0x562b8d0dc420;  alias, 1 drivers
v0x562b8c19aea0_0 .net "a", 0 0, L_0x562b8d0dc7e0;  alias, 1 drivers
v0x562b8c19c310_0 .net "b", 0 0, L_0x562b8d0dc910;  alias, 1 drivers
v0x562b8c19ccb0_0 .net "cout", 0 0, L_0x562b8d0dc4d0;  alias, 1 drivers
S_0x562b8cafe9c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cba42b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0dc560 .functor XOR 1, L_0x562b8d0dbf40, L_0x562b8d0dc420, C4<0>, C4<0>;
L_0x562b8d0dc6a0 .functor AND 1, L_0x562b8d0dbf40, L_0x562b8d0dc420, C4<1>, C4<1>;
v0x562b8c19d5d0_0 .net "S", 0 0, L_0x562b8d0dc560;  alias, 1 drivers
v0x562b8c19ea40_0 .net "a", 0 0, L_0x562b8d0dbf40;  alias, 1 drivers
v0x562b8c19f3e0_0 .net "b", 0 0, L_0x562b8d0dc420;  alias, 1 drivers
v0x562b8c19fd00_0 .net "cout", 0 0, L_0x562b8d0dc6a0;  alias, 1 drivers
S_0x562b8cb68ea0 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c65a880 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d0ddbe0 .functor BUFZ 1, L_0x562b8d0dcb70, C4<0>, C4<0>, C4<0>;
L_0x562b8d0ddd20 .functor BUFZ 1, L_0x562b8d0dd7a0, C4<0>, C4<0>, C4<0>;
v0x562b8c1d0b20_0 .net "S", 1 0, L_0x562b8d0ddb40;  alias, 1 drivers
v0x562b8c1d12f0_0 .net "a", 1 0, L_0x562b8d0dca40;  alias, 1 drivers
v0x562b8c1d1c90_0 .net "b", 1 0, L_0x562b8d0db8c0;  alias, 1 drivers
v0x562b8c1d25b0 .array "carry", 0 2;
v0x562b8c1d25b0_0 .net v0x562b8c1d25b0 0, 0 0, L_0x562b8d0ddbe0; 1 drivers
v0x562b8c1d25b0_1 .net v0x562b8c1d25b0 1, 0 0, L_0x562b8d0dd040; 1 drivers
v0x562b8c1d25b0_2 .net v0x562b8c1d25b0 2, 0 0, L_0x562b8d0dd7a0; 1 drivers
v0x562b8c1d3a20_0 .net "cin", 0 0, L_0x562b8d0dcb70;  alias, 1 drivers
v0x562b8c1d43c0_0 .net "cout", 0 0, L_0x562b8d0ddd20;  alias, 1 drivers
L_0x562b8d0dd180 .part L_0x562b8d0dca40, 0, 1;
L_0x562b8d0dd360 .part L_0x562b8d0db8c0, 0, 1;
L_0x562b8d0dd850 .part L_0x562b8d0dca40, 1, 1;
L_0x562b8d0dd980 .part L_0x562b8d0db8c0, 1, 1;
L_0x562b8d0ddb40 .concat8 [ 1 1 0 0], L_0x562b8d0dcd90, L_0x562b8d0dd5d0;
S_0x562b8cb889a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cb68ea0;
 .timescale 0 0;
P_0x562b8c643b90 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cb8b0d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb889a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0dd040 .functor OR 1, L_0x562b8d0dccb0, L_0x562b8d0dcf20, C4<0>, C4<0>;
v0x562b8c1b9f90_0 .net "S", 0 0, L_0x562b8d0dcd90;  1 drivers
v0x562b8c1ba760_0 .net "a", 0 0, L_0x562b8d0dd180;  1 drivers
v0x562b8c1bb100_0 .net "b", 0 0, L_0x562b8d0dd360;  1 drivers
v0x562b8c1bba20_0 .net "cin", 0 0, L_0x562b8d0ddbe0;  alias, 1 drivers
v0x562b8c1bce90_0 .net "cout", 0 0, L_0x562b8d0dd040;  alias, 1 drivers
v0x562b8c1bd830_0 .net "cout1", 0 0, L_0x562b8d0dccb0;  1 drivers
v0x562b8c1be150_0 .net "cout2", 0 0, L_0x562b8d0dcf20;  1 drivers
v0x562b8c1bf5c0_0 .net "s1", 0 0, L_0x562b8d0dcc00;  1 drivers
S_0x562b8cb8d800 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb8b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0dcc00 .functor XOR 1, L_0x562b8d0dd180, L_0x562b8d0dd360, C4<0>, C4<0>;
L_0x562b8d0dccb0 .functor AND 1, L_0x562b8d0dd180, L_0x562b8d0dd360, C4<1>, C4<1>;
v0x562b8c1a76b0_0 .net "S", 0 0, L_0x562b8d0dcc00;  alias, 1 drivers
v0x562b8c1a7fd0_0 .net "a", 0 0, L_0x562b8d0dd180;  alias, 1 drivers
v0x562b8c1a9440_0 .net "b", 0 0, L_0x562b8d0dd360;  alias, 1 drivers
v0x562b8c1a9de0_0 .net "cout", 0 0, L_0x562b8d0dccb0;  alias, 1 drivers
S_0x562b8cb8ff30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb8b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0dcd90 .functor XOR 1, L_0x562b8d0ddbe0, L_0x562b8d0dcc00, C4<0>, C4<0>;
L_0x562b8d0dcf20 .functor AND 1, L_0x562b8d0ddbe0, L_0x562b8d0dcc00, C4<1>, C4<1>;
v0x562b8c1aa700_0 .net "S", 0 0, L_0x562b8d0dcd90;  alias, 1 drivers
v0x562b8c189ce0_0 .net "a", 0 0, L_0x562b8d0ddbe0;  alias, 1 drivers
v0x562b8c1b8910_0 .net "b", 0 0, L_0x562b8d0dcc00;  alias, 1 drivers
v0x562b8c1b9230_0 .net "cout", 0 0, L_0x562b8d0dcf20;  alias, 1 drivers
S_0x562b8cb92660 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cb68ea0;
 .timescale 0 0;
P_0x562b8c5b9e10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cb64040 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb92660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0dd7a0 .functor OR 1, L_0x562b8d0dd540, L_0x562b8d0dd710, C4<0>, C4<0>;
v0x562b8c1c7890_0 .net "S", 0 0, L_0x562b8d0dd5d0;  1 drivers
v0x562b8c1c8230_0 .net "a", 0 0, L_0x562b8d0dd850;  1 drivers
v0x562b8c1c8b50_0 .net "b", 0 0, L_0x562b8d0dd980;  1 drivers
v0x562b8c1c9fc0_0 .net "cin", 0 0, L_0x562b8d0dd040;  alias, 1 drivers
v0x562b8c1ca960_0 .net "cout", 0 0, L_0x562b8d0dd7a0;  alias, 1 drivers
v0x562b8c1cb280_0 .net "cout1", 0 0, L_0x562b8d0dd540;  1 drivers
v0x562b8c1cf4a0_0 .net "cout2", 0 0, L_0x562b8d0dd710;  1 drivers
v0x562b8c1cfdc0_0 .net "s1", 0 0, L_0x562b8d0dd490;  1 drivers
S_0x562b8cb66770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb64040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0dd490 .functor XOR 1, L_0x562b8d0dd850, L_0x562b8d0dd980, C4<0>, C4<0>;
L_0x562b8d0dd540 .functor AND 1, L_0x562b8d0dd850, L_0x562b8d0dd980, C4<1>, C4<1>;
v0x562b8c1bff60_0 .net "S", 0 0, L_0x562b8d0dd490;  alias, 1 drivers
v0x562b8c1c0880_0 .net "a", 0 0, L_0x562b8d0dd850;  alias, 1 drivers
v0x562b8c1c33b0_0 .net "b", 0 0, L_0x562b8d0dd980;  alias, 1 drivers
v0x562b8c1c3c30_0 .net "cout", 0 0, L_0x562b8d0dd540;  alias, 1 drivers
S_0x562b8cb86270 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb64040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0dd5d0 .functor XOR 1, L_0x562b8d0dd040, L_0x562b8d0dd490, C4<0>, C4<0>;
L_0x562b8d0dd710 .functor AND 1, L_0x562b8d0dd040, L_0x562b8d0dd490, C4<1>, C4<1>;
v0x562b8c1c4990_0 .net "S", 0 0, L_0x562b8d0dd5d0;  alias, 1 drivers
v0x562b8c1c5160_0 .net "a", 0 0, L_0x562b8d0dd040;  alias, 1 drivers
v0x562b8c1c5b00_0 .net "b", 0 0, L_0x562b8d0dd490;  alias, 1 drivers
v0x562b8c1c6420_0 .net "cout", 0 0, L_0x562b8d0dd710;  alias, 1 drivers
S_0x562b8cb5e3c0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c5af330 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70da498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e0000 .functor BUFZ 1, L_0x7f38f70da498, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e0090 .functor BUFZ 1, L_0x562b8d0dfbb0, C4<0>, C4<0>, C4<0>;
v0x562b8c218dc0_0 .net "S", 3 0, L_0x562b8d0dff60;  alias, 1 drivers
v0x562b8c21bd50_0 .net "a", 3 0, L_0x562b8d0dddb0;  alias, 1 drivers
v0x562b8c21c5d0_0 .net "b", 3 0, L_0x562b8d0ddeb0;  alias, 1 drivers
v0x562b8c21d330 .array "carry", 0 4;
v0x562b8c21d330_0 .net v0x562b8c21d330 0, 0 0, L_0x562b8d0e0000; 1 drivers
v0x562b8c21d330_1 .net v0x562b8c21d330 1, 0 0, L_0x562b8d0de640; 1 drivers
v0x562b8c21d330_2 .net v0x562b8c21d330 2, 0 0, L_0x562b8d0ded10; 1 drivers
v0x562b8c21d330_3 .net v0x562b8c21d330 3, 0 0, L_0x562b8d0df4c0; 1 drivers
v0x562b8c21d330_4 .net v0x562b8c21d330 4, 0 0, L_0x562b8d0dfbb0; 1 drivers
v0x562b8c21db00_0 .net "cin", 0 0, L_0x7f38f70da498;  1 drivers
v0x562b8c21e4a0_0 .net "cout", 0 0, L_0x562b8d0e0090;  alias, 1 drivers
L_0x562b8d0de780 .part L_0x562b8d0dddb0, 0, 1;
L_0x562b8d0de8d0 .part L_0x562b8d0ddeb0, 0, 1;
L_0x562b8d0dee50 .part L_0x562b8d0dddb0, 1, 1;
L_0x562b8d0df010 .part L_0x562b8d0ddeb0, 1, 1;
L_0x562b8d0df600 .part L_0x562b8d0dddb0, 2, 1;
L_0x562b8d0df730 .part L_0x562b8d0ddeb0, 2, 1;
L_0x562b8d0dfcb0 .part L_0x562b8d0dddb0, 3, 1;
L_0x562b8d0dfde0 .part L_0x562b8d0ddeb0, 3, 1;
L_0x562b8d0dff60 .concat8 [ 1 1 1 1], L_0x562b8d0de390, L_0x562b8d0deb40, L_0x562b8d0df2f0, L_0x562b8d0df9e0;
S_0x562b8cb6f6e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cb5e3c0;
 .timescale 0 0;
P_0x562b8c59d460 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cb71e10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb6f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0de640 .functor OR 1, L_0x562b8d0de2b0, L_0x562b8d0de520, C4<0>, C4<0>;
v0x562b8c1db950_0 .net "S", 0 0, L_0x562b8d0de390;  1 drivers
v0x562b8c1dc270_0 .net "a", 0 0, L_0x562b8d0de780;  1 drivers
v0x562b8c1dd6e0_0 .net "b", 0 0, L_0x562b8d0de8d0;  1 drivers
v0x562b8c1de080_0 .net "cin", 0 0, L_0x562b8d0e0000;  alias, 1 drivers
v0x562b8c1de9a0_0 .net "cout", 0 0, L_0x562b8d0de640;  alias, 1 drivers
v0x562b8c1dfe10_0 .net "cout1", 0 0, L_0x562b8d0de2b0;  1 drivers
v0x562b8c1e07b0_0 .net "cout2", 0 0, L_0x562b8d0de520;  1 drivers
v0x562b8c1e10d0_0 .net "s1", 0 0, L_0x562b8d0de1a0;  1 drivers
S_0x562b8cb74540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb71e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0de1a0 .functor XOR 1, L_0x562b8d0de780, L_0x562b8d0de8d0, C4<0>, C4<0>;
L_0x562b8d0de2b0 .functor AND 1, L_0x562b8d0de780, L_0x562b8d0de8d0, C4<1>, C4<1>;
v0x562b8c1d4ce0_0 .net "S", 0 0, L_0x562b8d0de1a0;  alias, 1 drivers
v0x562b8c1d6150_0 .net "a", 0 0, L_0x562b8d0de780;  alias, 1 drivers
v0x562b8c1d6af0_0 .net "b", 0 0, L_0x562b8d0de8d0;  alias, 1 drivers
v0x562b8c1d7410_0 .net "cout", 0 0, L_0x562b8d0de2b0;  alias, 1 drivers
S_0x562b8cb7a0e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb71e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0de390 .functor XOR 1, L_0x562b8d0e0000, L_0x562b8d0de1a0, C4<0>, C4<0>;
L_0x562b8d0de520 .functor AND 1, L_0x562b8d0e0000, L_0x562b8d0de1a0, C4<1>, C4<1>;
v0x562b8c1d8880_0 .net "S", 0 0, L_0x562b8d0de390;  alias, 1 drivers
v0x562b8c1d9220_0 .net "a", 0 0, L_0x562b8d0e0000;  alias, 1 drivers
v0x562b8c1d9b40_0 .net "b", 0 0, L_0x562b8d0de1a0;  alias, 1 drivers
v0x562b8c1dafb0_0 .net "cout", 0 0, L_0x562b8d0de520;  alias, 1 drivers
S_0x562b8cb7c810 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cb5e3c0;
 .timescale 0 0;
P_0x562b8c558e50 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cb7ef40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb7c810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0ded10 .functor OR 1, L_0x562b8d0deab0, L_0x562b8d0dec80, C4<0>, C4<0>;
v0x562b8c1b2ab0_0 .net "S", 0 0, L_0x562b8d0deb40;  1 drivers
v0x562b8c1b3f20_0 .net "a", 0 0, L_0x562b8d0dee50;  1 drivers
v0x562b8c1b48c0_0 .net "b", 0 0, L_0x562b8d0df010;  1 drivers
v0x562b8c1b51e0_0 .net "cin", 0 0, L_0x562b8d0de640;  alias, 1 drivers
v0x562b8c1ac6d0_0 .net "cout", 0 0, L_0x562b8d0ded10;  alias, 1 drivers
v0x562b8c1b72e0_0 .net "cout1", 0 0, L_0x562b8d0deab0;  1 drivers
v0x562b8c1e3aa0_0 .net "cout2", 0 0, L_0x562b8d0dec80;  1 drivers
v0x562b8c1e4280_0 .net "s1", 0 0, L_0x562b8d0dea00;  1 drivers
S_0x562b8cb5bc90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb7ef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0dea00 .functor XOR 1, L_0x562b8d0dee50, L_0x562b8d0df010, C4<0>, C4<0>;
L_0x562b8d0deab0 .functor AND 1, L_0x562b8d0dee50, L_0x562b8d0df010, C4<1>, C4<1>;
v0x562b8c1ad310_0 .net "S", 0 0, L_0x562b8d0dea00;  alias, 1 drivers
v0x562b8c1adb90_0 .net "a", 0 0, L_0x562b8d0dee50;  alias, 1 drivers
v0x562b8c1ae8f0_0 .net "b", 0 0, L_0x562b8d0df010;  alias, 1 drivers
v0x562b8c1af0c0_0 .net "cout", 0 0, L_0x562b8d0deab0;  alias, 1 drivers
S_0x562b8cb41950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb7ef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0deb40 .functor XOR 1, L_0x562b8d0de640, L_0x562b8d0dea00, C4<0>, C4<0>;
L_0x562b8d0dec80 .functor AND 1, L_0x562b8d0de640, L_0x562b8d0dea00, C4<1>, C4<1>;
v0x562b8c1afa60_0 .net "S", 0 0, L_0x562b8d0deb40;  alias, 1 drivers
v0x562b8c1b0380_0 .net "a", 0 0, L_0x562b8d0de640;  alias, 1 drivers
v0x562b8c1b17f0_0 .net "b", 0 0, L_0x562b8d0dea00;  alias, 1 drivers
v0x562b8c1b2190_0 .net "cout", 0 0, L_0x562b8d0dec80;  alias, 1 drivers
S_0x562b8cb47690 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cb5e3c0;
 .timescale 0 0;
P_0x562b8c537760 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cb4eb60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb47690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0df4c0 .functor OR 1, L_0x562b8d0df260, L_0x562b8d0df430, C4<0>, C4<0>;
v0x562b8c1eae70_0 .net "S", 0 0, L_0x562b8d0df2f0;  1 drivers
v0x562b8c1eb790_0 .net "a", 0 0, L_0x562b8d0df600;  1 drivers
v0x562b8c1ecc00_0 .net "b", 0 0, L_0x562b8d0df730;  1 drivers
v0x562b8c1ed5a0_0 .net "cin", 0 0, L_0x562b8d0ded10;  alias, 1 drivers
v0x562b8c1edec0_0 .net "cout", 0 0, L_0x562b8d0df4c0;  alias, 1 drivers
v0x562b8c1ef330_0 .net "cout1", 0 0, L_0x562b8d0df260;  1 drivers
v0x562b8c1efcd0_0 .net "cout2", 0 0, L_0x562b8d0df430;  1 drivers
v0x562b8c1f05f0_0 .net "s1", 0 0, L_0x562b8d0df1d0;  1 drivers
S_0x562b8cb51290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb4eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0df1d0 .functor XOR 1, L_0x562b8d0df600, L_0x562b8d0df730, C4<0>, C4<0>;
L_0x562b8d0df260 .functor AND 1, L_0x562b8d0df600, L_0x562b8d0df730, C4<1>, C4<1>;
v0x562b8c1e4ea0_0 .net "S", 0 0, L_0x562b8d0df1d0;  alias, 1 drivers
v0x562b8c1e5670_0 .net "a", 0 0, L_0x562b8d0df600;  alias, 1 drivers
v0x562b8c1e6010_0 .net "b", 0 0, L_0x562b8d0df730;  alias, 1 drivers
v0x562b8c1e6930_0 .net "cout", 0 0, L_0x562b8d0df260;  alias, 1 drivers
S_0x562b8cb539c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb4eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0df2f0 .functor XOR 1, L_0x562b8d0ded10, L_0x562b8d0df1d0, C4<0>, C4<0>;
L_0x562b8d0df430 .functor AND 1, L_0x562b8d0ded10, L_0x562b8d0df1d0, C4<1>, C4<1>;
v0x562b8c1e7da0_0 .net "S", 0 0, L_0x562b8d0df2f0;  alias, 1 drivers
v0x562b8c1e8740_0 .net "a", 0 0, L_0x562b8d0ded10;  alias, 1 drivers
v0x562b8c1e9060_0 .net "b", 0 0, L_0x562b8d0df1d0;  alias, 1 drivers
v0x562b8c1ea4d0_0 .net "cout", 0 0, L_0x562b8d0df430;  alias, 1 drivers
S_0x562b8cb3af70 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cb5e3c0;
 .timescale 0 0;
P_0x562b8c5057a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cb59560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb3af70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0dfbb0 .functor OR 1, L_0x562b8d0df950, L_0x562b8d0dfb20, C4<0>, C4<0>;
v0x562b8c212a20_0 .net "S", 0 0, L_0x562b8d0df9e0;  1 drivers
v0x562b8c2133a0_0 .net "a", 0 0, L_0x562b8d0dfcb0;  1 drivers
v0x562b8c213cc0_0 .net "b", 0 0, L_0x562b8d0dfde0;  1 drivers
v0x562b8c2152a0_0 .net "cin", 0 0, L_0x562b8d0df4c0;  alias, 1 drivers
v0x562b8c215c20_0 .net "cout", 0 0, L_0x562b8d0dfbb0;  alias, 1 drivers
v0x562b8c216540_0 .net "cout1", 0 0, L_0x562b8d0df950;  1 drivers
v0x562b8c217b20_0 .net "cout2", 0 0, L_0x562b8d0dfb20;  1 drivers
v0x562b8c2184a0_0 .net "s1", 0 0, L_0x562b8d0df8a0;  1 drivers
S_0x562b8cb19410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb59560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0df8a0 .functor XOR 1, L_0x562b8d0dfcb0, L_0x562b8d0dfde0, C4<0>, C4<0>;
L_0x562b8d0df950 .functor AND 1, L_0x562b8d0dfcb0, L_0x562b8d0dfde0, C4<1>, C4<1>;
v0x562b8c1f1a60_0 .net "S", 0 0, L_0x562b8d0df8a0;  alias, 1 drivers
v0x562b8c1f2400_0 .net "a", 0 0, L_0x562b8d0dfcb0;  alias, 1 drivers
v0x562b8c1f2d20_0 .net "b", 0 0, L_0x562b8d0dfde0;  alias, 1 drivers
v0x562b8c1f4190_0 .net "cout", 0 0, L_0x562b8d0df950;  alias, 1 drivers
S_0x562b8cafd4e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb59560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0df9e0 .functor XOR 1, L_0x562b8d0df4c0, L_0x562b8d0df8a0, C4<0>, C4<0>;
L_0x562b8d0dfb20 .functor AND 1, L_0x562b8d0df4c0, L_0x562b8d0df8a0, C4<1>, C4<1>;
v0x562b8c1f4b30_0 .net "S", 0 0, L_0x562b8d0df9e0;  alias, 1 drivers
v0x562b8c1f5450_0 .net "a", 0 0, L_0x562b8d0df4c0;  alias, 1 drivers
v0x562b8c210a60_0 .net "b", 0 0, L_0x562b8d0df8a0;  alias, 1 drivers
v0x562b8c211380_0 .net "cout", 0 0, L_0x562b8d0dfb20;  alias, 1 drivers
S_0x562b8cae4a90 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c175e90 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d0da600 .functor NOT 2, L_0x562b8d0da540, C4<00>, C4<00>, C4<00>;
v0x562b8c232d00_0 .net "cout", 0 0, L_0x562b8d0db7a0;  1 drivers
v0x562b8c2332c0_0 .net "i", 1 0, L_0x562b8d0da540;  alias, 1 drivers
v0x562b8c2376a0_0 .net "o", 1 0, L_0x562b8d0db670;  alias, 1 drivers
v0x562b8c232f50_0 .net "temp2", 1 0, L_0x562b8d0da600;  1 drivers
S_0x562b8cb03080 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cae4a90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4b5f20 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70da2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0db710 .functor BUFZ 1, L_0x7f38f70da2e8, C4<0>, C4<0>, C4<0>;
L_0x562b8d0db7a0 .functor BUFZ 1, L_0x562b8d0db280, C4<0>, C4<0>, C4<0>;
v0x562b8c22b900_0 .net "S", 1 0, L_0x562b8d0db670;  alias, 1 drivers
v0x562b8c228460_0 .net "a", 1 0, L_0x562b8d0da600;  alias, 1 drivers
L_0x7f38f70da2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c2319a0_0 .net "b", 1 0, L_0x7f38f70da2a0;  1 drivers
v0x562b8c2322c0 .array "carry", 0 2;
v0x562b8c2322c0_0 .net v0x562b8c2322c0 0, 0 0, L_0x562b8d0db710; 1 drivers
v0x562b8c2322c0_1 .net v0x562b8c2322c0 1, 0 0, L_0x562b8d0dabd0; 1 drivers
v0x562b8c2322c0_2 .net v0x562b8c2322c0 2, 0 0, L_0x562b8d0db280; 1 drivers
v0x562b8c234ec0_0 .net "cin", 0 0, L_0x7f38f70da2e8;  1 drivers
v0x562b8c2357e0_0 .net "cout", 0 0, L_0x562b8d0db7a0;  alias, 1 drivers
L_0x562b8d0dad10 .part L_0x562b8d0da600, 0, 1;
L_0x562b8d0dae60 .part L_0x7f38f70da2a0, 0, 1;
L_0x562b8d0db380 .part L_0x562b8d0da600, 1, 1;
L_0x562b8d0db540 .part L_0x7f38f70da2a0, 1, 1;
L_0x562b8d0db670 .concat8 [ 1 1 0 0], L_0x562b8d0da920, L_0x562b8d0db0b0;
S_0x562b8cb057b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cb03080;
 .timescale 0 0;
P_0x562b8c476db0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cb07ee0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb057b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0dabd0 .functor OR 1, L_0x562b8d0da840, L_0x562b8d0daab0, C4<0>, C4<0>;
v0x562b8c21a4b0_0 .net "S", 0 0, L_0x562b8d0da920;  1 drivers
v0x562b8c2262a0_0 .net "a", 0 0, L_0x562b8d0dad10;  1 drivers
v0x562b8c29ef70_0 .net "b", 0 0, L_0x562b8d0dae60;  1 drivers
v0x562b8c29f890_0 .net "cin", 0 0, L_0x562b8d0db710;  alias, 1 drivers
v0x562b8c2a0f30_0 .net "cout", 0 0, L_0x562b8d0dabd0;  alias, 1 drivers
v0x562b8c2a18b0_0 .net "cout1", 0 0, L_0x562b8d0da840;  1 drivers
v0x562b8c2a21d0_0 .net "cout2", 0 0, L_0x562b8d0daab0;  1 drivers
v0x562b8c2a5400_0 .net "s1", 0 0, L_0x562b8d0da740;  1 drivers
S_0x562b8cb1b5e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb07ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0da740 .functor XOR 1, L_0x562b8d0dad10, L_0x562b8d0dae60, C4<0>, C4<0>;
L_0x562b8d0da840 .functor AND 1, L_0x562b8d0dad10, L_0x562b8d0dae60, C4<1>, C4<1>;
v0x562b8c21edc0_0 .net "S", 0 0, L_0x562b8d0da740;  alias, 1 drivers
v0x562b8c220230_0 .net "a", 0 0, L_0x562b8d0dad10;  alias, 1 drivers
v0x562b8c220bd0_0 .net "b", 0 0, L_0x562b8d0dae60;  alias, 1 drivers
v0x562b8c2214f0_0 .net "cout", 0 0, L_0x562b8d0da840;  alias, 1 drivers
S_0x562b8cb21920 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb07ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0da920 .functor XOR 1, L_0x562b8d0db710, L_0x562b8d0da740, C4<0>, C4<0>;
L_0x562b8d0daab0 .functor AND 1, L_0x562b8d0db710, L_0x562b8d0da740, C4<1>, C4<1>;
v0x562b8c222960_0 .net "S", 0 0, L_0x562b8d0da920;  alias, 1 drivers
v0x562b8c223300_0 .net "a", 0 0, L_0x562b8d0db710;  alias, 1 drivers
v0x562b8c223c20_0 .net "b", 0 0, L_0x562b8d0da740;  alias, 1 drivers
v0x562b8c21a130_0 .net "cout", 0 0, L_0x562b8d0daab0;  alias, 1 drivers
S_0x562b8cafadb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cb03080;
 .timescale 0 0;
P_0x562b8c462750 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8caa8ff0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cafadb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0db280 .functor OR 1, L_0x562b8d0db020, L_0x562b8d0db1f0, C4<0>, C4<0>;
v0x562b8c22a350_0 .net "S", 0 0, L_0x562b8d0db0b0;  1 drivers
v0x562b8c22ac70_0 .net "a", 0 0, L_0x562b8d0db380;  1 drivers
v0x562b8c22d870_0 .net "b", 0 0, L_0x562b8d0db540;  1 drivers
v0x562b8c22e190_0 .net "cin", 0 0, L_0x562b8d0dabd0;  alias, 1 drivers
v0x562b8c22f900_0 .net "cout", 0 0, L_0x562b8d0db280;  alias, 1 drivers
v0x562b8c22b6b0_0 .net "cout1", 0 0, L_0x562b8d0db020;  1 drivers
v0x562b8c22bc70_0 .net "cout2", 0 0, L_0x562b8d0db1f0;  1 drivers
v0x562b8c230050_0 .net "s1", 0 0, L_0x562b8d0daf90;  1 drivers
S_0x562b8cac75e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8caa8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0daf90 .functor XOR 1, L_0x562b8d0db380, L_0x562b8d0db540, C4<0>, C4<0>;
L_0x562b8d0db020 .functor AND 1, L_0x562b8d0db380, L_0x562b8d0db540, C4<1>, C4<1>;
v0x562b8c2a5d20_0 .net "S", 0 0, L_0x562b8d0daf90;  alias, 1 drivers
v0x562b8c2a6a80_0 .net "a", 0 0, L_0x562b8d0db380;  alias, 1 drivers
v0x562b8c2a7250_0 .net "b", 0 0, L_0x562b8d0db540;  alias, 1 drivers
v0x562b8c2a7bf0_0 .net "cout", 0 0, L_0x562b8d0db020;  alias, 1 drivers
S_0x562b8cac9d10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8caa8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0db0b0 .functor XOR 1, L_0x562b8d0dabd0, L_0x562b8d0daf90, C4<0>, C4<0>;
L_0x562b8d0db1f0 .functor AND 1, L_0x562b8d0dabd0, L_0x562b8d0daf90, C4<1>, C4<1>;
v0x562b8c2a8510_0 .net "S", 0 0, L_0x562b8d0db0b0;  alias, 1 drivers
v0x562b8c2aa5e0_0 .net "a", 0 0, L_0x562b8d0dabd0;  alias, 1 drivers
v0x562b8c2a38d0_0 .net "b", 0 0, L_0x562b8d0daf90;  alias, 1 drivers
v0x562b8c2aabf0_0 .net "cout", 0 0, L_0x562b8d0db1f0;  alias, 1 drivers
S_0x562b8cacc440 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cbb53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4344c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d0e1f70 .functor BUFZ 1, L_0x562b8d0e0090, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e20b0 .functor BUFZ 1, L_0x562b8d0e1a90, C4<0>, C4<0>, C4<0>;
v0x562b8c27e2f0_0 .net "S", 3 0, L_0x562b8d0e1e40;  alias, 1 drivers
v0x562b8c27ec90_0 .net "a", 3 0, L_0x562b8d0dff60;  alias, 1 drivers
v0x562b8c27f5b0_0 .net "b", 3 0, L_0x562b8d0ddff0;  alias, 1 drivers
v0x562b8c2821e0 .array "carry", 0 4;
v0x562b8c2821e0_0 .net v0x562b8c2821e0 0, 0 0, L_0x562b8d0e1f70; 1 drivers
v0x562b8c2821e0_1 .net v0x562b8c2821e0 1, 0 0, L_0x562b8d0e0520; 1 drivers
v0x562b8c2821e0_2 .net v0x562b8c2821e0 2, 0 0, L_0x562b8d0e0c80; 1 drivers
v0x562b8c2821e0_3 .net v0x562b8c2821e0 3, 0 0, L_0x562b8d0e13a0; 1 drivers
v0x562b8c2821e0_4 .net v0x562b8c2821e0 4, 0 0, L_0x562b8d0e1a90; 1 drivers
v0x562b8c282b00_0 .net "cin", 0 0, L_0x562b8d0e0090;  alias, 1 drivers
v0x562b8c283860_0 .net "cout", 0 0, L_0x562b8d0e20b0;  alias, 1 drivers
L_0x562b8d0e0660 .part L_0x562b8d0dff60, 0, 1;
L_0x562b8d0e0840 .part L_0x562b8d0ddff0, 0, 1;
L_0x562b8d0e0dc0 .part L_0x562b8d0dff60, 1, 1;
L_0x562b8d0e0ef0 .part L_0x562b8d0ddff0, 1, 1;
L_0x562b8d0e14e0 .part L_0x562b8d0dff60, 2, 1;
L_0x562b8d0e1610 .part L_0x562b8d0ddff0, 2, 1;
L_0x562b8d0e1b90 .part L_0x562b8d0dff60, 3, 1;
L_0x562b8d0e1cc0 .part L_0x562b8d0ddff0, 3, 1;
L_0x562b8d0e1e40 .concat8 [ 1 1 1 1], L_0x562b8d0e0300, L_0x562b8d0e0ab0, L_0x562b8d0e11d0, L_0x562b8d0e18c0;
S_0x562b8caeb470 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cacc440;
 .timescale 0 0;
P_0x562b8c41d7d0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8caf11b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8caeb470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e0520 .functor OR 1, L_0x562b8d0e0220, L_0x562b8d0e0400, C4<0>, C4<0>;
v0x562b8c247dc0_0 .net "S", 0 0, L_0x562b8d0e0300;  1 drivers
v0x562b8c248590_0 .net "a", 0 0, L_0x562b8d0e0660;  1 drivers
v0x562b8c248f30_0 .net "b", 0 0, L_0x562b8d0e0840;  1 drivers
v0x562b8c249850_0 .net "cin", 0 0, L_0x562b8d0e1f70;  alias, 1 drivers
v0x562b8c24dc10_0 .net "cout", 0 0, L_0x562b8d0e0520;  alias, 1 drivers
v0x562b8c24e530_0 .net "cout1", 0 0, L_0x562b8d0e0220;  1 drivers
v0x562b8c24fa60_0 .net "cout2", 0 0, L_0x562b8d0e0400;  1 drivers
v0x562b8c250400_0 .net "s1", 0 0, L_0x562b8d0e0120;  1 drivers
S_0x562b8caf8680 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8caf11b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e0120 .functor XOR 1, L_0x562b8d0e0660, L_0x562b8d0e0840, C4<0>, C4<0>;
L_0x562b8d0e0220 .functor AND 1, L_0x562b8d0e0660, L_0x562b8d0e0840, C4<1>, C4<1>;
v0x562b8c240a00_0 .net "S", 0 0, L_0x562b8d0e0120;  alias, 1 drivers
v0x562b8c241320_0 .net "a", 0 0, L_0x562b8d0e0660;  alias, 1 drivers
v0x562b8c242080_0 .net "b", 0 0, L_0x562b8d0e0840;  alias, 1 drivers
v0x562b8c242850_0 .net "cout", 0 0, L_0x562b8d0e0220;  alias, 1 drivers
S_0x562b8cac1a40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8caf11b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e0300 .functor XOR 1, L_0x562b8d0e1f70, L_0x562b8d0e0120, C4<0>, C4<0>;
L_0x562b8d0e0400 .functor AND 1, L_0x562b8d0e1f70, L_0x562b8d0e0120, C4<1>, C4<1>;
v0x562b8c2431f0_0 .net "S", 0 0, L_0x562b8d0e0300;  alias, 1 drivers
v0x562b8c243b10_0 .net "a", 0 0, L_0x562b8d0e1f70;  alias, 1 drivers
v0x562b8c246740_0 .net "b", 0 0, L_0x562b8d0e0120;  alias, 1 drivers
v0x562b8c247060_0 .net "cout", 0 0, L_0x562b8d0e0400;  alias, 1 drivers
S_0x562b8cb0e090 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cacc440;
 .timescale 0 0;
P_0x562b8c3eb810 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cb143d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb0e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e0c80 .functor OR 1, L_0x562b8d0e0a20, L_0x562b8d0e0bf0, C4<0>, C4<0>;
v0x562b8c23a940_0 .net "S", 0 0, L_0x562b8d0e0ab0;  1 drivers
v0x562b8c23b6a0_0 .net "a", 0 0, L_0x562b8d0e0dc0;  1 drivers
v0x562b8c23be70_0 .net "b", 0 0, L_0x562b8d0e0ef0;  1 drivers
v0x562b8c23c810_0 .net "cin", 0 0, L_0x562b8d0e0520;  alias, 1 drivers
v0x562b8c23d130_0 .net "cout", 0 0, L_0x562b8d0e0c80;  alias, 1 drivers
v0x562b8c23f290_0 .net "cout1", 0 0, L_0x562b8d0e0a20;  1 drivers
v0x562b8c2586b0_0 .net "cout2", 0 0, L_0x562b8d0e0bf0;  1 drivers
v0x562b8c258f30_0 .net "s1", 0 0, L_0x562b8d0e0970;  1 drivers
S_0x562b8cb0bec0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb143d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e0970 .functor XOR 1, L_0x562b8d0e0dc0, L_0x562b8d0e0ef0, C4<0>, C4<0>;
L_0x562b8d0e0a20 .functor AND 1, L_0x562b8d0e0dc0, L_0x562b8d0e0ef0, C4<1>, C4<1>;
v0x562b8c250d20_0 .net "S", 0 0, L_0x562b8d0e0970;  alias, 1 drivers
v0x562b8c252190_0 .net "a", 0 0, L_0x562b8d0e0dc0;  alias, 1 drivers
v0x562b8c252b30_0 .net "b", 0 0, L_0x562b8d0e0ef0;  alias, 1 drivers
v0x562b8c253450_0 .net "cout", 0 0, L_0x562b8d0e0a20;  alias, 1 drivers
S_0x562b8caaf9d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb143d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e0ab0 .functor XOR 1, L_0x562b8d0e0520, L_0x562b8d0e0970, C4<0>, C4<0>;
L_0x562b8d0e0bf0 .functor AND 1, L_0x562b8d0e0520, L_0x562b8d0e0970, C4<1>, C4<1>;
v0x562b8c2548c0_0 .net "S", 0 0, L_0x562b8d0e0ab0;  alias, 1 drivers
v0x562b8c255260_0 .net "a", 0 0, L_0x562b8d0e0520;  alias, 1 drivers
v0x562b8c255b80_0 .net "b", 0 0, L_0x562b8d0e0970;  alias, 1 drivers
v0x562b8c23a020_0 .net "cout", 0 0, L_0x562b8d0e0bf0;  alias, 1 drivers
S_0x562b8cab5710 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cacc440;
 .timescale 0 0;
P_0x562b8c342ad0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cabcbe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cab5710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e13a0 .functor OR 1, L_0x562b8d0e1140, L_0x562b8d0e1310, C4<0>, C4<0>;
v0x562b8c25fc60_0 .net "S", 0 0, L_0x562b8d0e11d0;  1 drivers
v0x562b8c260580_0 .net "a", 0 0, L_0x562b8d0e14e0;  1 drivers
v0x562b8c23fb60_0 .net "b", 0 0, L_0x562b8d0e1610;  1 drivers
v0x562b8c265df0_0 .net "cin", 0 0, L_0x562b8d0e0c80;  alias, 1 drivers
v0x562b8c266710_0 .net "cout", 0 0, L_0x562b8d0e13a0;  alias, 1 drivers
v0x562b8c269310_0 .net "cout1", 0 0, L_0x562b8d0e1140;  1 drivers
v0x562b8c269c30_0 .net "cout2", 0 0, L_0x562b8d0e1310;  1 drivers
v0x562b8c26b3a0_0 .net "s1", 0 0, L_0x562b8d0e10b0;  1 drivers
S_0x562b8cabf310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cabcbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e10b0 .functor XOR 1, L_0x562b8d0e14e0, L_0x562b8d0e1610, C4<0>, C4<0>;
L_0x562b8d0e1140 .functor AND 1, L_0x562b8d0e14e0, L_0x562b8d0e1610, C4<1>, C4<1>;
v0x562b8c259c90_0 .net "S", 0 0, L_0x562b8d0e10b0;  alias, 1 drivers
v0x562b8c25a460_0 .net "a", 0 0, L_0x562b8d0e14e0;  alias, 1 drivers
v0x562b8c25ae00_0 .net "b", 0 0, L_0x562b8d0e1610;  alias, 1 drivers
v0x562b8c25b720_0 .net "cout", 0 0, L_0x562b8d0e1140;  alias, 1 drivers
S_0x562b8ca7d9b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cabcbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e11d0 .functor XOR 1, L_0x562b8d0e0c80, L_0x562b8d0e10b0, C4<0>, C4<0>;
L_0x562b8d0e1310 .functor AND 1, L_0x562b8d0e0c80, L_0x562b8d0e10b0, C4<1>, C4<1>;
v0x562b8c25cb90_0 .net "S", 0 0, L_0x562b8d0e11d0;  alias, 1 drivers
v0x562b8c25d530_0 .net "a", 0 0, L_0x562b8d0e0c80;  alias, 1 drivers
v0x562b8c25de50_0 .net "b", 0 0, L_0x562b8d0e10b0;  alias, 1 drivers
v0x562b8c25f2c0_0 .net "cout", 0 0, L_0x562b8d0e1310;  alias, 1 drivers
S_0x562b8c9c1b40 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cacc440;
 .timescale 0 0;
P_0x562b8c2f65c0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ca7fb80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9c1b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e1a90 .functor OR 1, L_0x562b8d0e1830, L_0x562b8d0e1a00, C4<0>, C4<0>;
v0x562b8c271280_0 .net "S", 0 0, L_0x562b8d0e18c0;  1 drivers
v0x562b8c26e7a0_0 .net "a", 0 0, L_0x562b8d0e1b90;  1 drivers
v0x562b8c26ed60_0 .net "b", 0 0, L_0x562b8d0e1cc0;  1 drivers
v0x562b8c273140_0 .net "cin", 0 0, L_0x562b8d0e13a0;  alias, 1 drivers
v0x562b8c26e9f0_0 .net "cout", 0 0, L_0x562b8d0e1a90;  alias, 1 drivers
v0x562b8c27c4a0_0 .net "cout1", 0 0, L_0x562b8d0e1830;  1 drivers
v0x562b8c27cdc0_0 .net "cout2", 0 0, L_0x562b8d0e1a00;  1 drivers
v0x562b8c27db20_0 .net "s1", 0 0, L_0x562b8d0e1780;  1 drivers
S_0x562b8ca82400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca7fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e1780 .functor XOR 1, L_0x562b8d0e1b90, L_0x562b8d0e1cc0, C4<0>, C4<0>;
L_0x562b8d0e1830 .functor AND 1, L_0x562b8d0e1b90, L_0x562b8d0e1cc0, C4<1>, C4<1>;
v0x562b8c267150_0 .net "S", 0 0, L_0x562b8d0e1780;  alias, 1 drivers
v0x562b8c267710_0 .net "a", 0 0, L_0x562b8d0e1b90;  alias, 1 drivers
v0x562b8c26baf0_0 .net "b", 0 0, L_0x562b8d0e1cc0;  alias, 1 drivers
v0x562b8c2673a0_0 .net "cout", 0 0, L_0x562b8d0e1830;  alias, 1 drivers
S_0x562b8ca84c80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca7fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e18c0 .functor XOR 1, L_0x562b8d0e13a0, L_0x562b8d0e1780, C4<0>, C4<0>;
L_0x562b8d0e1a00 .functor AND 1, L_0x562b8d0e13a0, L_0x562b8d0e1780, C4<1>, C4<1>;
v0x562b8c263f00_0 .net "S", 0 0, L_0x562b8d0e18c0;  alias, 1 drivers
v0x562b8c26d440_0 .net "a", 0 0, L_0x562b8d0e13a0;  alias, 1 drivers
v0x562b8c26dd60_0 .net "b", 0 0, L_0x562b8d0e1780;  alias, 1 drivers
v0x562b8c270960_0 .net "cout", 0 0, L_0x562b8d0e1a00;  alias, 1 drivers
S_0x562b8ca8ac80 .scope module, "ins12" "karatsuba_2" 3 105, 3 73 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d0e66f0 .functor XOR 1, L_0x562b8d0e3200, L_0x562b8d0e4670, C4<0>, C4<0>;
v0x562b8c3d91c0_0 .net "X", 1 0, L_0x562b8d0ed240;  1 drivers
v0x562b8c3d4f70_0 .net "Y", 1 0, L_0x562b8d0ed2e0;  1 drivers
v0x562b8c3d5530_0 .net "Z", 3 0, L_0x562b8d0ecf40;  alias, 1 drivers
v0x562b8c3d9910_0 .net *"_ivl_20", 0 0, L_0x562b8d0e66f0;  1 drivers
L_0x7f38f70da840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c3d51c0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70da840;  1 drivers
L_0x7f38f70da888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c3d1d20_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70da888;  1 drivers
L_0x7f38f70da8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c3db260_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70da8d0;  1 drivers
L_0x7f38f70da918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c3dbb80_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70da918;  1 drivers
v0x562b8c3de780_0 .net "a", 0 0, L_0x562b8d0e2bc0;  1 drivers
v0x562b8c3df0a0_0 .net "a_abs", 0 0, L_0x562b8d0e3a80;  1 drivers
v0x562b8c3dc5c0_0 .net "b", 0 0, L_0x562b8d0e4030;  1 drivers
v0x562b8c3dcb80_0 .net "b_abs", 0 0, L_0x562b8d0e4ef0;  1 drivers
v0x562b8c3e0f60_0 .net "c1", 0 0, L_0x562b8d0e7a30;  1 drivers
v0x562b8c3dc810_0 .net "c2", 0 0, L_0x562b8d0e8be0;  1 drivers
v0x562b8c3ea2c0_0 .net "c3", 0 0, L_0x562b8d0eb100;  1 drivers
v0x562b8c3eabe0_0 .net "c4", 0 0, L_0x562b8d0ed1b0;  1 drivers
v0x562b8c3eb940_0 .net "neg_a", 0 0, L_0x562b8d0e3200;  1 drivers
v0x562b8c3ec110_0 .net "neg_b", 0 0, L_0x562b8d0e4670;  1 drivers
v0x562b8c3ecab0_0 .net "temp", 3 0, L_0x562b8d0eafd0;  1 drivers
v0x562b8c3ed3d0_0 .net "term1", 3 0, L_0x562b8d0e8c70;  1 drivers
v0x562b8c3f0000_0 .net "term2", 3 0, L_0x562b8d0e8d10;  1 drivers
v0x562b8c3f0920_0 .net "term3", 3 0, L_0x562b8d0e9060;  1 drivers
v0x562b8c3f1680_0 .net "z0", 1 0, L_0x562b8d0e25b0;  1 drivers
v0x562b8c3f1e50_0 .net "z1", 1 0, L_0x562b8d0e8a00;  1 drivers
v0x562b8c3f27f0_0 .net "z1_1", 1 0, L_0x562b8d0e6780;  1 drivers
v0x562b8c3f3110_0 .net "z1_2", 1 0, L_0x562b8d0e7900;  1 drivers
v0x562b8c3f74d0_0 .net "z1_3", 1 0, L_0x562b8d0e53b0;  1 drivers
v0x562b8c3f7df0_0 .net "z1_4", 1 0, L_0x562b8d0e6530;  1 drivers
v0x562b8c3f9320_0 .net "z2", 1 0, L_0x562b8d0e2310;  1 drivers
L_0x562b8d0e23b0 .part L_0x562b8d0ed240, 1, 1;
L_0x562b8d0e2450 .part L_0x562b8d0ed2e0, 1, 1;
L_0x562b8d0e26f0 .part L_0x562b8d0ed240, 0, 1;
L_0x562b8d0e2830 .part L_0x562b8d0ed2e0, 0, 1;
L_0x562b8d0e3b20 .part L_0x562b8d0ed240, 0, 1;
L_0x562b8d0e3bc0 .part L_0x562b8d0ed240, 1, 1;
L_0x562b8d0e4f90 .part L_0x562b8d0ed2e0, 1, 1;
L_0x562b8d0e5030 .part L_0x562b8d0ed2e0, 0, 1;
L_0x562b8d0e6780 .functor MUXZ 2, L_0x562b8d0e53b0, L_0x562b8d0e6530, L_0x562b8d0e66f0, C4<>;
L_0x562b8d0e8c70 .concat [ 2 2 0 0], L_0x562b8d0e25b0, L_0x7f38f70da840;
L_0x562b8d0e8d10 .concat [ 1 2 1 0], L_0x7f38f70da8d0, L_0x562b8d0e8a00, L_0x7f38f70da888;
L_0x562b8d0e9060 .concat [ 2 2 0 0], L_0x7f38f70da918, L_0x562b8d0e2310;
S_0x562b8ca8d3b0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c2d9c10 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d0e2f50 .functor NOT 1, L_0x562b8d0e3bc0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70da600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e30a0 .functor BUFZ 1, L_0x7f38f70da600, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e3200 .functor NOT 1, L_0x562b8d0e3160, C4<0>, C4<0>, C4<0>;
v0x562b8c2d86c0_0 .net "D", 0 0, L_0x562b8d0e2bc0;  alias, 1 drivers
v0x562b8c2d8fe0_0 .net *"_ivl_9", 0 0, L_0x562b8d0e30a0;  1 drivers
v0x562b8c2d9d40_0 .net "a", 0 0, L_0x562b8d0e3b20;  1 drivers
v0x562b8c2da510_0 .net "abs_D", 0 0, L_0x562b8d0e3a80;  alias, 1 drivers
v0x562b8c2daeb0_0 .net "b", 0 0, L_0x562b8d0e3bc0;  1 drivers
v0x562b8c2db7d0_0 .net "b_comp", 0 0, L_0x562b8d0e2f50;  1 drivers
v0x562b8c2dfb90_0 .net "carry", 1 0, L_0x562b8d0e2fe0;  1 drivers
v0x562b8c2e04b0_0 .net "cin", 0 0, L_0x7f38f70da600;  1 drivers
v0x562b8c2e1210_0 .net "is_pos", 0 0, L_0x562b8d0e3160;  1 drivers
v0x562b8c2e19e0_0 .net "negative", 0 0, L_0x562b8d0e3200;  alias, 1 drivers
v0x562b8c2e2380_0 .net "twos", 0 0, L_0x562b8d0e3600;  1 drivers
L_0x562b8d0e2e20 .part L_0x562b8d0e2fe0, 0, 1;
L_0x562b8d0e2fe0 .concat8 [ 1 1 0 0], L_0x562b8d0e30a0, L_0x562b8d0e2d90;
L_0x562b8d0e3160 .part L_0x562b8d0e2fe0, 1, 1;
L_0x562b8d0e3a80 .functor MUXZ 1, L_0x562b8d0e3600, L_0x562b8d0e2bc0, L_0x562b8d0e3160, C4<>;
S_0x562b8ca8fae0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ca8d3b0;
 .timescale 0 0;
P_0x562b8c2ca3f0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c9b6af0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ca8fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e2d90 .functor OR 1, L_0x562b8d0e29e0, L_0x562b8d0e2d00, C4<0>, C4<0>;
v0x562b8c2aee00_0 .net "S", 0 0, L_0x562b8d0e2bc0;  alias, 1 drivers
v0x562b8c2af720_0 .net "a", 0 0, L_0x562b8d0e3b20;  alias, 1 drivers
v0x562b8c2b2950_0 .net "b", 0 0, L_0x562b8d0e2f50;  alias, 1 drivers
v0x562b8c2b3270_0 .net "cin", 0 0, L_0x562b8d0e2e20;  1 drivers
v0x562b8c2b3fd0_0 .net "cout", 0 0, L_0x562b8d0e2d90;  1 drivers
v0x562b8c2b47a0_0 .net "cout1", 0 0, L_0x562b8d0e29e0;  1 drivers
v0x562b8c2b5140_0 .net "cout2", 0 0, L_0x562b8d0e2d00;  1 drivers
v0x562b8c2b5a60_0 .net "s1", 0 0, L_0x562b8d0e2970;  1 drivers
S_0x562b8ca20fd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9b6af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e2970 .functor XOR 1, L_0x562b8d0e3b20, L_0x562b8d0e2f50, C4<0>, C4<0>;
L_0x562b8d0e29e0 .functor AND 1, L_0x562b8d0e3b20, L_0x562b8d0e2f50, C4<1>, C4<1>;
v0x562b8c2998f0_0 .net "S", 0 0, L_0x562b8d0e2970;  alias, 1 drivers
v0x562b8c29ad60_0 .net "a", 0 0, L_0x562b8d0e3b20;  alias, 1 drivers
v0x562b8c29b700_0 .net "b", 0 0, L_0x562b8d0e2f50;  alias, 1 drivers
v0x562b8c29c020_0 .net "cout", 0 0, L_0x562b8d0e29e0;  alias, 1 drivers
S_0x562b8ca52720 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9b6af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e2bc0 .functor XOR 1, L_0x562b8d0e2e20, L_0x562b8d0e2970, C4<0>, C4<0>;
L_0x562b8d0e2d00 .functor AND 1, L_0x562b8d0e2e20, L_0x562b8d0e2970, C4<1>, C4<1>;
v0x562b8c27b600_0 .net "S", 0 0, L_0x562b8d0e2bc0;  alias, 1 drivers
v0x562b8c2ac4c0_0 .net "a", 0 0, L_0x562b8d0e2e20;  alias, 1 drivers
v0x562b8c2acde0_0 .net "b", 0 0, L_0x562b8d0e2970;  alias, 1 drivers
v0x562b8c2ae480_0 .net "cout", 0 0, L_0x562b8d0e2d00;  alias, 1 drivers
S_0x562b8ca54e50 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ca8d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c28ac00 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d0e3310 .functor NOT 1, L_0x562b8d0e2bc0, C4<0>, C4<0>, C4<0>;
v0x562b8c2d4000_0 .net "cout", 0 0, L_0x562b8d0e39a0;  1 drivers
v0x562b8c2d47d0_0 .net "i", 0 0, L_0x562b8d0e2bc0;  alias, 1 drivers
v0x562b8c2d5170_0 .net "o", 0 0, L_0x562b8d0e3600;  alias, 1 drivers
v0x562b8c2d5a90_0 .net "temp2", 0 0, L_0x562b8d0e3310;  1 drivers
S_0x562b8ca57580 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ca54e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c273f10 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70da5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e3910 .functor BUFZ 1, L_0x7f38f70da5b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e39a0 .functor BUFZ 1, L_0x562b8d0e3860, C4<0>, C4<0>, C4<0>;
v0x562b8c2c4c80_0 .net "S", 0 0, L_0x562b8d0e3600;  alias, 1 drivers
v0x562b8c2c5240_0 .net "a", 0 0, L_0x562b8d0e3310;  alias, 1 drivers
L_0x7f38f70da570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2c9620_0 .net "b", 0 0, L_0x7f38f70da570;  1 drivers
v0x562b8c2c4ed0 .array "carry", 0 1;
v0x562b8c2c4ed0_0 .net v0x562b8c2c4ed0 0, 0 0, L_0x562b8d0e3910; 1 drivers
v0x562b8c2c4ed0_1 .net v0x562b8c2c4ed0 1, 0 0, L_0x562b8d0e3860; 1 drivers
v0x562b8c2d2980_0 .net "cin", 0 0, L_0x7f38f70da5b8;  1 drivers
v0x562b8c2d32a0_0 .net "cout", 0 0, L_0x562b8d0e39a0;  alias, 1 drivers
S_0x562b8ca59cb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca57580;
 .timescale 0 0;
P_0x562b8c24f160 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca5c3e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca59cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e3860 .functor OR 1, L_0x562b8d0e34e0, L_0x562b8d0e3740, C4<0>, C4<0>;
v0x562b8c2bdbf0_0 .net "S", 0 0, L_0x562b8d0e3600;  alias, 1 drivers
v0x562b8c2c1fd0_0 .net "a", 0 0, L_0x562b8d0e3310;  alias, 1 drivers
v0x562b8c2bd880_0 .net "b", 0 0, L_0x7f38f70da570;  alias, 1 drivers
v0x562b8c2ba3e0_0 .net "cin", 0 0, L_0x562b8d0e3910;  alias, 1 drivers
v0x562b8c2c3920_0 .net "cout", 0 0, L_0x562b8d0e3860;  alias, 1 drivers
v0x562b8c2c4240_0 .net "cout1", 0 0, L_0x562b8d0e34e0;  1 drivers
v0x562b8c2c6e40_0 .net "cout2", 0 0, L_0x562b8d0e3740;  1 drivers
v0x562b8c2c7760_0 .net "s1", 0 0, L_0x562b8d0e3430;  1 drivers
S_0x562b8ca5eb10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca5c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e3430 .functor XOR 1, L_0x562b8d0e3310, L_0x7f38f70da570, C4<0>, C4<0>;
L_0x562b8d0e34e0 .functor AND 1, L_0x562b8d0e3310, L_0x7f38f70da570, C4<1>, C4<1>;
v0x562b8c2b0e20_0 .net "S", 0 0, L_0x562b8d0e3430;  alias, 1 drivers
v0x562b8c2b8140_0 .net "a", 0 0, L_0x562b8d0e3310;  alias, 1 drivers
v0x562b8c2bc2d0_0 .net "b", 0 0, L_0x7f38f70da570;  alias, 1 drivers
v0x562b8c2bcbf0_0 .net "cout", 0 0, L_0x562b8d0e34e0;  alias, 1 drivers
S_0x562b8ca1e8a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca5c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e3600 .functor XOR 1, L_0x562b8d0e3910, L_0x562b8d0e3430, C4<0>, C4<0>;
L_0x562b8d0e3740 .functor AND 1, L_0x562b8d0e3910, L_0x562b8d0e3430, C4<1>, C4<1>;
v0x562b8c2bf7f0_0 .net "S", 0 0, L_0x562b8d0e3600;  alias, 1 drivers
v0x562b8c2c0110_0 .net "a", 0 0, L_0x562b8d0e3910;  alias, 1 drivers
v0x562b8c2c1880_0 .net "b", 0 0, L_0x562b8d0e3430;  alias, 1 drivers
v0x562b8c2bd630_0 .net "cout", 0 0, L_0x562b8d0e3740;  alias, 1 drivers
S_0x562b8ca3e3a0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d0e22a0 .functor AND 1, L_0x562b8d0e23b0, L_0x562b8d0e2450, C4<1>, C4<1>;
v0x562b8c2e2ca0_0 .net "X", 0 0, L_0x562b8d0e23b0;  1 drivers
v0x562b8c2e4110_0 .net "Y", 0 0, L_0x562b8d0e2450;  1 drivers
v0x562b8c2e4ab0_0 .net "Z", 1 0, L_0x562b8d0e2310;  alias, 1 drivers
L_0x7f38f70da4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2e53d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70da4e0;  1 drivers
v0x562b8c2e6840_0 .net "z", 0 0, L_0x562b8d0e22a0;  1 drivers
L_0x562b8d0e2310 .concat [ 1 1 0 0], L_0x562b8d0e22a0, L_0x7f38f70da4e0;
S_0x562b8ca40ad0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d0e2540 .functor AND 1, L_0x562b8d0e26f0, L_0x562b8d0e2830, C4<1>, C4<1>;
v0x562b8c2e71e0_0 .net "X", 0 0, L_0x562b8d0e26f0;  1 drivers
v0x562b8c2e7b00_0 .net "Y", 0 0, L_0x562b8d0e2830;  1 drivers
v0x562b8c2cbfa0_0 .net "Z", 1 0, L_0x562b8d0e25b0;  alias, 1 drivers
L_0x7f38f70da528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2cc8c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70da528;  1 drivers
v0x562b8c2cd620_0 .net "z", 0 0, L_0x562b8d0e2540;  1 drivers
L_0x562b8d0e25b0 .concat [ 1 1 0 0], L_0x562b8d0e2540, L_0x7f38f70da528;
S_0x562b8ca43200 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c1e4d70 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d0e43c0 .functor NOT 1, L_0x562b8d0e5030, C4<0>, C4<0>, C4<0>;
L_0x7f38f70da6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e4510 .functor BUFZ 1, L_0x7f38f70da6d8, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e4670 .functor NOT 1, L_0x562b8d0e45d0, C4<0>, C4<0>, C4<0>;
v0x562b8c318920_0 .net "D", 0 0, L_0x562b8d0e4030;  alias, 1 drivers
v0x562b8c3190f0_0 .net *"_ivl_9", 0 0, L_0x562b8d0e4510;  1 drivers
v0x562b8c319a90_0 .net "a", 0 0, L_0x562b8d0e4f90;  1 drivers
v0x562b8c31a3b0_0 .net "abs_D", 0 0, L_0x562b8d0e4ef0;  alias, 1 drivers
v0x562b8c31b820_0 .net "b", 0 0, L_0x562b8d0e5030;  1 drivers
v0x562b8c31c1c0_0 .net "b_comp", 0 0, L_0x562b8d0e43c0;  1 drivers
v0x562b8c31cae0_0 .net "carry", 1 0, L_0x562b8d0e4450;  1 drivers
v0x562b8c31df50_0 .net "cin", 0 0, L_0x7f38f70da6d8;  1 drivers
v0x562b8c31e8f0_0 .net "is_pos", 0 0, L_0x562b8d0e45d0;  1 drivers
v0x562b8c31f210_0 .net "negative", 0 0, L_0x562b8d0e4670;  alias, 1 drivers
v0x562b8c320680_0 .net "twos", 0 0, L_0x562b8d0e4a70;  1 drivers
L_0x562b8d0e4290 .part L_0x562b8d0e4450, 0, 1;
L_0x562b8d0e4450 .concat8 [ 1 1 0 0], L_0x562b8d0e4510, L_0x562b8d0e4200;
L_0x562b8d0e45d0 .part L_0x562b8d0e4450, 1, 1;
L_0x562b8d0e4ef0 .functor MUXZ 1, L_0x562b8d0e4a70, L_0x562b8d0e4030, L_0x562b8d0e45d0, C4<>;
S_0x562b8ca45930 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ca43200;
 .timescale 0 0;
P_0x562b8c1d09f0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ca48060 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ca45930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e4200 .functor OR 1, L_0x562b8d0e3e30, L_0x562b8d0e4170, C4<0>, C4<0>;
v0x562b8c2ed6a0_0 .net "S", 0 0, L_0x562b8d0e4030;  alias, 1 drivers
v0x562b8c2eeb10_0 .net "a", 0 0, L_0x562b8d0e4f90;  alias, 1 drivers
v0x562b8c2ef4b0_0 .net "b", 0 0, L_0x562b8d0e43c0;  alias, 1 drivers
v0x562b8c2efdd0_0 .net "cin", 0 0, L_0x562b8d0e4290;  1 drivers
v0x562b8c2f1240_0 .net "cout", 0 0, L_0x562b8d0e4200;  1 drivers
v0x562b8c2f1be0_0 .net "cout1", 0 0, L_0x562b8d0e3e30;  1 drivers
v0x562b8c2f2500_0 .net "cout2", 0 0, L_0x562b8d0e4170;  1 drivers
v0x562b8c2d1ae0_0 .net "s1", 0 0, L_0x562b8d0e3d80;  1 drivers
S_0x562b8ca4a790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca48060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e3d80 .functor XOR 1, L_0x562b8d0e4f90, L_0x562b8d0e43c0, C4<0>, C4<0>;
L_0x562b8d0e3e30 .functor AND 1, L_0x562b8d0e4f90, L_0x562b8d0e43c0, C4<1>, C4<1>;
v0x562b8c2ce790_0 .net "S", 0 0, L_0x562b8d0e3d80;  alias, 1 drivers
v0x562b8c2cf0b0_0 .net "a", 0 0, L_0x562b8d0e4f90;  alias, 1 drivers
v0x562b8c2d1210_0 .net "b", 0 0, L_0x562b8d0e43c0;  alias, 1 drivers
v0x562b8c2ea630_0 .net "cout", 0 0, L_0x562b8d0e3e30;  alias, 1 drivers
S_0x562b8ca1c170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca48060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e4030 .functor XOR 1, L_0x562b8d0e4290, L_0x562b8d0e3d80, C4<0>, C4<0>;
L_0x562b8d0e4170 .functor AND 1, L_0x562b8d0e4290, L_0x562b8d0e3d80, C4<1>, C4<1>;
v0x562b8c2eaeb0_0 .net "S", 0 0, L_0x562b8d0e4030;  alias, 1 drivers
v0x562b8c2ebc10_0 .net "a", 0 0, L_0x562b8d0e4290;  alias, 1 drivers
v0x562b8c2ec3e0_0 .net "b", 0 0, L_0x562b8d0e3d80;  alias, 1 drivers
v0x562b8c2ecd80_0 .net "cout", 0 0, L_0x562b8d0e4170;  alias, 1 drivers
S_0x562b8ca37070 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ca43200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c1992e0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d0e4780 .functor NOT 1, L_0x562b8d0e4030, C4<0>, C4<0>, C4<0>;
v0x562b8c312760_0 .net "cout", 0 0, L_0x562b8d0e4e10;  1 drivers
v0x562b8c313080_0 .net "i", 0 0, L_0x562b8d0e4030;  alias, 1 drivers
v0x562b8c3172a0_0 .net "o", 0 0, L_0x562b8d0e4a70;  alias, 1 drivers
v0x562b8c317bc0_0 .net "temp2", 0 0, L_0x562b8d0e4780;  1 drivers
S_0x562b8ca13dc0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ca37070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c1825f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70da690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e4d80 .functor BUFZ 1, L_0x7f38f70da690, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e4e10 .functor BUFZ 1, L_0x562b8d0e4cd0, C4<0>, C4<0>, C4<0>;
v0x562b8c30d900_0 .net "S", 0 0, L_0x562b8d0e4a70;  alias, 1 drivers
v0x562b8c30e220_0 .net "a", 0 0, L_0x562b8d0e4780;  alias, 1 drivers
L_0x7f38f70da648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c30f690_0 .net "b", 0 0, L_0x7f38f70da648;  1 drivers
v0x562b8c310030 .array "carry", 0 1;
v0x562b8c310030_0 .net v0x562b8c310030 0, 0 0, L_0x562b8d0e4d80; 1 drivers
v0x562b8c310030_1 .net v0x562b8c310030 1, 0 0, L_0x562b8d0e4cd0; 1 drivers
v0x562b8c310950_0 .net "cin", 0 0, L_0x7f38f70da690;  1 drivers
v0x562b8c311dc0_0 .net "cout", 0 0, L_0x562b8d0e4e10;  alias, 1 drivers
S_0x562b8ca164f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca13dc0;
 .timescale 0 0;
P_0x562b8c14d800 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca27810 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca164f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e4cd0 .functor OR 1, L_0x562b8d0e4950, L_0x562b8d0e4bb0, C4<0>, C4<0>;
v0x562b8c305f50_0 .net "S", 0 0, L_0x562b8d0e4a70;  alias, 1 drivers
v0x562b8c3073c0_0 .net "a", 0 0, L_0x562b8d0e4780;  alias, 1 drivers
v0x562b8c307d60_0 .net "b", 0 0, L_0x7f38f70da648;  alias, 1 drivers
v0x562b8c308680_0 .net "cin", 0 0, L_0x562b8d0e4d80;  alias, 1 drivers
v0x562b8c30b1b0_0 .net "cout", 0 0, L_0x562b8d0e4cd0;  alias, 1 drivers
v0x562b8c30ba30_0 .net "cout1", 0 0, L_0x562b8d0e4950;  1 drivers
v0x562b8c30c790_0 .net "cout2", 0 0, L_0x562b8d0e4bb0;  1 drivers
v0x562b8c30cf60_0 .net "s1", 0 0, L_0x562b8d0e48a0;  1 drivers
S_0x562b8ca29f40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca27810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e48a0 .functor XOR 1, L_0x562b8d0e4780, L_0x7f38f70da648, C4<0>, C4<0>;
L_0x562b8d0e4950 .functor AND 1, L_0x562b8d0e4780, L_0x7f38f70da648, C4<1>, C4<1>;
v0x562b8c300710_0 .net "S", 0 0, L_0x562b8d0e48a0;  alias, 1 drivers
v0x562b8c301030_0 .net "a", 0 0, L_0x562b8d0e4780;  alias, 1 drivers
v0x562b8c301d90_0 .net "b", 0 0, L_0x7f38f70da648;  alias, 1 drivers
v0x562b8c302560_0 .net "cout", 0 0, L_0x562b8d0e4950;  alias, 1 drivers
S_0x562b8ca2c670 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca27810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e4a70 .functor XOR 1, L_0x562b8d0e4d80, L_0x562b8d0e48a0, C4<0>, C4<0>;
L_0x562b8d0e4bb0 .functor AND 1, L_0x562b8d0e4d80, L_0x562b8d0e48a0, C4<1>, C4<1>;
v0x562b8c302f00_0 .net "S", 0 0, L_0x562b8d0e4a70;  alias, 1 drivers
v0x562b8c303820_0 .net "a", 0 0, L_0x562b8d0e4d80;  alias, 1 drivers
v0x562b8c304c90_0 .net "b", 0 0, L_0x562b8d0e48a0;  alias, 1 drivers
v0x562b8c305630_0 .net "cout", 0 0, L_0x562b8d0e4bb0;  alias, 1 drivers
S_0x562b8ca32210 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d0e5200 .functor AND 1, L_0x562b8d0e3a80, L_0x562b8d0e4ef0, C4<1>, C4<1>;
v0x562b8c321020_0 .net "X", 0 0, L_0x562b8d0e3a80;  alias, 1 drivers
v0x562b8c321940_0 .net "Y", 0 0, L_0x562b8d0e4ef0;  alias, 1 drivers
v0x562b8c322db0_0 .net "Z", 1 0, L_0x562b8d0e53b0;  alias, 1 drivers
L_0x7f38f70da720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c323750_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70da720;  1 drivers
v0x562b8c324070_0 .net "z", 0 0, L_0x562b8d0e5200;  1 drivers
L_0x562b8d0e53b0 .concat [ 1 1 0 0], L_0x562b8d0e5200, L_0x7f38f70da720;
S_0x562b8ca34940 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c12c110 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70da7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e79a0 .functor BUFZ 1, L_0x7f38f70da7f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e7a30 .functor BUFZ 1, L_0x562b8d0e75f0, C4<0>, C4<0>, C4<0>;
v0x562b8c334a00_0 .net "S", 1 0, L_0x562b8d0e7900;  alias, 1 drivers
v0x562b8c3353a0_0 .net "a", 1 0, L_0x562b8d0e25b0;  alias, 1 drivers
v0x562b8c335cc0_0 .net "b", 1 0, L_0x562b8d0e2310;  alias, 1 drivers
v0x562b8c337130 .array "carry", 0 2;
v0x562b8c337130_0 .net v0x562b8c337130 0, 0 0, L_0x562b8d0e79a0; 1 drivers
v0x562b8c337130_1 .net v0x562b8c337130 1, 0 0, L_0x562b8d0e6e00; 1 drivers
v0x562b8c337130_2 .net v0x562b8c337130 2, 0 0, L_0x562b8d0e75f0; 1 drivers
v0x562b8c337ad0_0 .net "cin", 0 0, L_0x7f38f70da7f8;  1 drivers
v0x562b8c3383f0_0 .net "cout", 0 0, L_0x562b8d0e7a30;  alias, 1 drivers
L_0x562b8d0e6f40 .part L_0x562b8d0e25b0, 0, 1;
L_0x562b8d0e7120 .part L_0x562b8d0e2310, 0, 1;
L_0x562b8d0e76a0 .part L_0x562b8d0e25b0, 1, 1;
L_0x562b8d0e77d0 .part L_0x562b8d0e2310, 1, 1;
L_0x562b8d0e7900 .concat8 [ 1 1 0 0], L_0x562b8d0e6b50, L_0x562b8d0e7420;
S_0x562b8ca11690 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca34940;
 .timescale 0 0;
P_0x562b8c107360 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c9d1540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca11690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e6e00 .functor OR 1, L_0x562b8d0e6a70, L_0x562b8d0e6ce0, C4<0>, C4<0>;
v0x562b8c2f66f0_0 .net "S", 0 0, L_0x562b8d0e6b50;  1 drivers
v0x562b8c2f6ec0_0 .net "a", 0 0, L_0x562b8d0e6f40;  1 drivers
v0x562b8c2f7860_0 .net "b", 0 0, L_0x562b8d0e7120;  1 drivers
v0x562b8c2f8180_0 .net "cin", 0 0, L_0x562b8d0e79a0;  alias, 1 drivers
v0x562b8c2f95f0_0 .net "cout", 0 0, L_0x562b8d0e6e00;  alias, 1 drivers
v0x562b8c2f9f90_0 .net "cout1", 0 0, L_0x562b8d0e6a70;  1 drivers
v0x562b8c2fa8b0_0 .net "cout2", 0 0, L_0x562b8d0e6ce0;  1 drivers
v0x562b8c2fbd20_0 .net "s1", 0 0, L_0x562b8d0e6970;  1 drivers
S_0x562b8c9f9a80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9d1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e6970 .functor XOR 1, L_0x562b8d0e6f40, L_0x562b8d0e7120, C4<0>, C4<0>;
L_0x562b8d0e6a70 .functor AND 1, L_0x562b8d0e6f40, L_0x562b8d0e7120, C4<1>, C4<1>;
v0x562b8c3254e0_0 .net "S", 0 0, L_0x562b8d0e6970;  alias, 1 drivers
v0x562b8c325e80_0 .net "a", 0 0, L_0x562b8d0e6f40;  alias, 1 drivers
v0x562b8c3267a0_0 .net "b", 0 0, L_0x562b8d0e7120;  alias, 1 drivers
v0x562b8c327c10_0 .net "cout", 0 0, L_0x562b8d0e6a70;  alias, 1 drivers
S_0x562b8c9ff7c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9d1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e6b50 .functor XOR 1, L_0x562b8d0e79a0, L_0x562b8d0e6970, C4<0>, C4<0>;
L_0x562b8d0e6ce0 .functor AND 1, L_0x562b8d0e79a0, L_0x562b8d0e6970, C4<1>, C4<1>;
v0x562b8c3285b0_0 .net "S", 0 0, L_0x562b8d0e6b50;  alias, 1 drivers
v0x562b8c328ed0_0 .net "a", 0 0, L_0x562b8d0e79a0;  alias, 1 drivers
v0x562b8c2f5110_0 .net "b", 0 0, L_0x562b8d0e6970;  alias, 1 drivers
v0x562b8c2f5990_0 .net "cout", 0 0, L_0x562b8d0e6ce0;  alias, 1 drivers
S_0x562b8ca06c90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ca34940;
 .timescale 0 0;
P_0x562b8c0cade0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ca093c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca06c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e75f0 .functor OR 1, L_0x562b8d0e7390, L_0x562b8d0e7560, C4<0>, C4<0>;
v0x562b8c32de10_0 .net "S", 0 0, L_0x562b8d0e7420;  1 drivers
v0x562b8c32e730_0 .net "a", 0 0, L_0x562b8d0e76a0;  1 drivers
v0x562b8c32fba0_0 .net "b", 0 0, L_0x562b8d0e77d0;  1 drivers
v0x562b8c330540_0 .net "cin", 0 0, L_0x562b8d0e6e00;  alias, 1 drivers
v0x562b8c330e60_0 .net "cout", 0 0, L_0x562b8d0e75f0;  alias, 1 drivers
v0x562b8c3322d0_0 .net "cout1", 0 0, L_0x562b8d0e7390;  1 drivers
v0x562b8c332c70_0 .net "cout2", 0 0, L_0x562b8d0e7560;  1 drivers
v0x562b8c333590_0 .net "s1", 0 0, L_0x562b8d0e72e0;  1 drivers
S_0x562b8ca0baf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca093c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e72e0 .functor XOR 1, L_0x562b8d0e76a0, L_0x562b8d0e77d0, C4<0>, C4<0>;
L_0x562b8d0e7390 .functor AND 1, L_0x562b8d0e76a0, L_0x562b8d0e77d0, C4<1>, C4<1>;
v0x562b8c2fc6c0_0 .net "S", 0 0, L_0x562b8d0e72e0;  alias, 1 drivers
v0x562b8c2fcfe0_0 .net "a", 0 0, L_0x562b8d0e76a0;  alias, 1 drivers
v0x562b8c2f44d0_0 .net "b", 0 0, L_0x562b8d0e77d0;  alias, 1 drivers
v0x562b8c2ff0e0_0 .net "cout", 0 0, L_0x562b8d0e7390;  alias, 1 drivers
S_0x562b8c9f30a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca093c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e7420 .functor XOR 1, L_0x562b8d0e6e00, L_0x562b8d0e72e0, C4<0>, C4<0>;
L_0x562b8d0e7560 .functor AND 1, L_0x562b8d0e6e00, L_0x562b8d0e72e0, C4<1>, C4<1>;
v0x562b8c32b8a0_0 .net "S", 0 0, L_0x562b8d0e7420;  alias, 1 drivers
v0x562b8c32c080_0 .net "a", 0 0, L_0x562b8d0e6e00;  alias, 1 drivers
v0x562b8c32cca0_0 .net "b", 0 0, L_0x562b8d0e72e0;  alias, 1 drivers
v0x562b8c32d470_0 .net "cout", 0 0, L_0x562b8d0e7560;  alias, 1 drivers
S_0x562b8c9d9a50 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c09fed0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d0e8aa0 .functor BUFZ 1, L_0x562b8d0e7a30, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e8be0 .functor BUFZ 1, L_0x562b8d0e8660, C4<0>, C4<0>, C4<0>;
v0x562b8c36bfc0_0 .net "S", 1 0, L_0x562b8d0e8a00;  alias, 1 drivers
v0x562b8c36c790_0 .net "a", 1 0, L_0x562b8d0e7900;  alias, 1 drivers
v0x562b8c36d130_0 .net "b", 1 0, L_0x562b8d0e6780;  alias, 1 drivers
v0x562b8c36da50 .array "carry", 0 2;
v0x562b8c36da50_0 .net v0x562b8c36da50 0, 0 0, L_0x562b8d0e8aa0; 1 drivers
v0x562b8c36da50_1 .net v0x562b8c36da50 1, 0 0, L_0x562b8d0e7f00; 1 drivers
v0x562b8c36da50_2 .net v0x562b8c36da50 2, 0 0, L_0x562b8d0e8660; 1 drivers
v0x562b8c36eec0_0 .net "cin", 0 0, L_0x562b8d0e7a30;  alias, 1 drivers
v0x562b8c36f860_0 .net "cout", 0 0, L_0x562b8d0e8be0;  alias, 1 drivers
L_0x562b8d0e8040 .part L_0x562b8d0e7900, 0, 1;
L_0x562b8d0e8220 .part L_0x562b8d0e6780, 0, 1;
L_0x562b8d0e8710 .part L_0x562b8d0e7900, 1, 1;
L_0x562b8d0e8840 .part L_0x562b8d0e6780, 1, 1;
L_0x562b8d0e8a00 .concat8 [ 1 1 0 0], L_0x562b8d0e7c50, L_0x562b8d0e8490;
S_0x562b8c9b2ee0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c9d9a50;
 .timescale 0 0;
P_0x562b8c07f350 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c9b5610 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9b2ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e7f00 .functor OR 1, L_0x562b8d0e7b70, L_0x562b8d0e7de0, C4<0>, C4<0>;
v0x562b8c357c30_0 .net "S", 0 0, L_0x562b8d0e7c50;  1 drivers
v0x562b8c358400_0 .net "a", 0 0, L_0x562b8d0e8040;  1 drivers
v0x562b8c358da0_0 .net "b", 0 0, L_0x562b8d0e8220;  1 drivers
v0x562b8c3596c0_0 .net "cin", 0 0, L_0x562b8d0e8aa0;  alias, 1 drivers
v0x562b8c35ab30_0 .net "cout", 0 0, L_0x562b8d0e7f00;  alias, 1 drivers
v0x562b8c35b4d0_0 .net "cout1", 0 0, L_0x562b8d0e7b70;  1 drivers
v0x562b8c35bdf0_0 .net "cout2", 0 0, L_0x562b8d0e7de0;  1 drivers
v0x562b8c35d260_0 .net "s1", 0 0, L_0x562b8d0e7ac0;  1 drivers
S_0x562b8c99cbc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9b5610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e7ac0 .functor XOR 1, L_0x562b8d0e8040, L_0x562b8d0e8220, C4<0>, C4<0>;
L_0x562b8d0e7b70 .functor AND 1, L_0x562b8d0e8040, L_0x562b8d0e8220, C4<1>, C4<1>;
v0x562b8c339860_0 .net "S", 0 0, L_0x562b8d0e7ac0;  alias, 1 drivers
v0x562b8c33a200_0 .net "a", 0 0, L_0x562b8d0e8040;  alias, 1 drivers
v0x562b8c33ab20_0 .net "b", 0 0, L_0x562b8d0e8220;  alias, 1 drivers
v0x562b8c33bf90_0 .net "cout", 0 0, L_0x562b8d0e7b70;  alias, 1 drivers
S_0x562b8c9bb1b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9b5610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e7c50 .functor XOR 1, L_0x562b8d0e8aa0, L_0x562b8d0e7ac0, C4<0>, C4<0>;
L_0x562b8d0e7de0 .functor AND 1, L_0x562b8d0e8aa0, L_0x562b8d0e7ac0, C4<1>, C4<1>;
v0x562b8c33c930_0 .net "S", 0 0, L_0x562b8d0e7c50;  alias, 1 drivers
v0x562b8c33d250_0 .net "a", 0 0, L_0x562b8d0e8aa0;  alias, 1 drivers
v0x562b8c356650_0 .net "b", 0 0, L_0x562b8d0e7ac0;  alias, 1 drivers
v0x562b8c356ed0_0 .net "cout", 0 0, L_0x562b8d0e7de0;  alias, 1 drivers
S_0x562b8c9bd8e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c9d9a50;
 .timescale 0 0;
P_0x562b8c052110 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c9c0010 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9bd8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e8660 .functor OR 1, L_0x562b8d0e8400, L_0x562b8d0e85d0, C4<0>, C4<0>;
v0x562b8c3647f0_0 .net "S", 0 0, L_0x562b8d0e8490;  1 drivers
v0x562b8c365190_0 .net "a", 0 0, L_0x562b8d0e8710;  1 drivers
v0x562b8c365ab0_0 .net "b", 0 0, L_0x562b8d0e8840;  1 drivers
v0x562b8c366f20_0 .net "cin", 0 0, L_0x562b8d0e7f00;  alias, 1 drivers
v0x562b8c3678c0_0 .net "cout", 0 0, L_0x562b8d0e8660;  alias, 1 drivers
v0x562b8c3681e0_0 .net "cout1", 0 0, L_0x562b8d0e8400;  1 drivers
v0x562b8c36abc0_0 .net "cout2", 0 0, L_0x562b8d0e85d0;  1 drivers
v0x562b8c36b3a0_0 .net "s1", 0 0, L_0x562b8d0e8350;  1 drivers
S_0x562b8c9d3710 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9c0010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e8350 .functor XOR 1, L_0x562b8d0e8710, L_0x562b8d0e8840, C4<0>, C4<0>;
L_0x562b8d0e8400 .functor AND 1, L_0x562b8d0e8710, L_0x562b8d0e8840, C4<1>, C4<1>;
v0x562b8c35dc00_0 .net "S", 0 0, L_0x562b8d0e8350;  alias, 1 drivers
v0x562b8c35e520_0 .net "a", 0 0, L_0x562b8d0e8710;  alias, 1 drivers
v0x562b8c35f990_0 .net "b", 0 0, L_0x562b8d0e8840;  alias, 1 drivers
v0x562b8c360330_0 .net "cout", 0 0, L_0x562b8d0e8400;  alias, 1 drivers
S_0x562b8c9b07b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9c0010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e8490 .functor XOR 1, L_0x562b8d0e7f00, L_0x562b8d0e8350, C4<0>, C4<0>;
L_0x562b8d0e85d0 .functor AND 1, L_0x562b8d0e7f00, L_0x562b8d0e8350, C4<1>, C4<1>;
v0x562b8c360c50_0 .net "S", 0 0, L_0x562b8d0e8490;  alias, 1 drivers
v0x562b8c3620c0_0 .net "a", 0 0, L_0x562b8d0e7f00;  alias, 1 drivers
v0x562b8c362a60_0 .net "b", 0 0, L_0x562b8d0e8350;  alias, 1 drivers
v0x562b8c363380_0 .net "cout", 0 0, L_0x562b8d0e85d0;  alias, 1 drivers
S_0x562b8c979b70 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c0219a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70da960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0eb070 .functor BUFZ 1, L_0x7f38f70da960, C4<0>, C4<0>, C4<0>;
L_0x562b8d0eb100 .functor BUFZ 1, L_0x562b8d0eac20, C4<0>, C4<0>, C4<0>;
v0x562b8c341580_0 .net "S", 3 0, L_0x562b8d0eafd0;  alias, 1 drivers
v0x562b8c341ea0_0 .net "a", 3 0, L_0x562b8d0e8c70;  alias, 1 drivers
v0x562b8c342c00_0 .net "b", 3 0, L_0x562b8d0e8d10;  alias, 1 drivers
v0x562b8c3433d0 .array "carry", 0 4;
v0x562b8c3433d0_0 .net v0x562b8c3433d0 0, 0 0, L_0x562b8d0eb070; 1 drivers
v0x562b8c3433d0_1 .net v0x562b8c3433d0 1, 0 0, L_0x562b8d0e96b0; 1 drivers
v0x562b8c3433d0_2 .net v0x562b8c3433d0 2, 0 0, L_0x562b8d0e9d80; 1 drivers
v0x562b8c3433d0_3 .net v0x562b8c3433d0 3, 0 0, L_0x562b8d0ea530; 1 drivers
v0x562b8c3433d0_4 .net v0x562b8c3433d0 4, 0 0, L_0x562b8d0eac20; 1 drivers
v0x562b8c343d70_0 .net "cin", 0 0, L_0x7f38f70da960;  1 drivers
v0x562b8c344690_0 .net "cout", 0 0, L_0x562b8d0eb100;  alias, 1 drivers
L_0x562b8d0e97f0 .part L_0x562b8d0e8c70, 0, 1;
L_0x562b8d0e9940 .part L_0x562b8d0e8d10, 0, 1;
L_0x562b8d0e9ec0 .part L_0x562b8d0e8c70, 1, 1;
L_0x562b8d0ea080 .part L_0x562b8d0e8d10, 1, 1;
L_0x562b8d0ea670 .part L_0x562b8d0e8c70, 2, 1;
L_0x562b8d0ea7a0 .part L_0x562b8d0e8d10, 2, 1;
L_0x562b8d0ead20 .part L_0x562b8d0e8c70, 3, 1;
L_0x562b8d0eae50 .part L_0x562b8d0e8d10, 3, 1;
L_0x562b8d0eafd0 .concat8 [ 1 1 1 1], L_0x562b8d0e9400, L_0x562b8d0e9bb0, L_0x562b8d0ea360, L_0x562b8d0eaa50;
S_0x562b8c961120 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c979b70;
 .timescale 0 0;
P_0x562b8bff7dd0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c97f710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c961120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e96b0 .functor OR 1, L_0x562b8d0e9320, L_0x562b8d0e9590, C4<0>, C4<0>;
v0x562b8c376df0_0 .net "S", 0 0, L_0x562b8d0e9400;  1 drivers
v0x562b8c377710_0 .net "a", 0 0, L_0x562b8d0e97f0;  1 drivers
v0x562b8c378b80_0 .net "b", 0 0, L_0x562b8d0e9940;  1 drivers
v0x562b8c379520_0 .net "cin", 0 0, L_0x562b8d0eb070;  alias, 1 drivers
v0x562b8c379e40_0 .net "cout", 0 0, L_0x562b8d0e96b0;  alias, 1 drivers
v0x562b8c37b2b0_0 .net "cout1", 0 0, L_0x562b8d0e9320;  1 drivers
v0x562b8c37bc50_0 .net "cout2", 0 0, L_0x562b8d0e9590;  1 drivers
v0x562b8c37c570_0 .net "s1", 0 0, L_0x562b8d0e9210;  1 drivers
S_0x562b8c981e40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c97f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e9210 .functor XOR 1, L_0x562b8d0e97f0, L_0x562b8d0e9940, C4<0>, C4<0>;
L_0x562b8d0e9320 .functor AND 1, L_0x562b8d0e97f0, L_0x562b8d0e9940, C4<1>, C4<1>;
v0x562b8c370180_0 .net "S", 0 0, L_0x562b8d0e9210;  alias, 1 drivers
v0x562b8c3715f0_0 .net "a", 0 0, L_0x562b8d0e97f0;  alias, 1 drivers
v0x562b8c371f90_0 .net "b", 0 0, L_0x562b8d0e9940;  alias, 1 drivers
v0x562b8c3728b0_0 .net "cout", 0 0, L_0x562b8d0e9320;  alias, 1 drivers
S_0x562b8c984570 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c97f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e9400 .functor XOR 1, L_0x562b8d0eb070, L_0x562b8d0e9210, C4<0>, C4<0>;
L_0x562b8d0e9590 .functor AND 1, L_0x562b8d0eb070, L_0x562b8d0e9210, C4<1>, C4<1>;
v0x562b8c373d20_0 .net "S", 0 0, L_0x562b8d0e9400;  alias, 1 drivers
v0x562b8c3746c0_0 .net "a", 0 0, L_0x562b8d0eb070;  alias, 1 drivers
v0x562b8c374fe0_0 .net "b", 0 0, L_0x562b8d0e9210;  alias, 1 drivers
v0x562b8c376450_0 .net "cout", 0 0, L_0x562b8d0e9590;  alias, 1 drivers
S_0x562b8c9a35a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c979b70;
 .timescale 0 0;
P_0x562b8bfd66e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c9a92e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9a35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e9d80 .functor OR 1, L_0x562b8d0e9b20, L_0x562b8d0e9cf0, C4<0>, C4<0>;
v0x562b8c385d60_0 .net "S", 0 0, L_0x562b8d0e9bb0;  1 drivers
v0x562b8c3871d0_0 .net "a", 0 0, L_0x562b8d0e9ec0;  1 drivers
v0x562b8c387b70_0 .net "b", 0 0, L_0x562b8d0ea080;  1 drivers
v0x562b8c388490_0 .net "cin", 0 0, L_0x562b8d0e96b0;  alias, 1 drivers
v0x562b8c389900_0 .net "cout", 0 0, L_0x562b8d0e9d80;  alias, 1 drivers
v0x562b8c38a2a0_0 .net "cout1", 0 0, L_0x562b8d0e9b20;  1 drivers
v0x562b8c38abc0_0 .net "cout2", 0 0, L_0x562b8d0e9cf0;  1 drivers
v0x562b8c38c030_0 .net "s1", 0 0, L_0x562b8d0e9a70;  1 drivers
S_0x562b8c977440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9a92e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e9a70 .functor XOR 1, L_0x562b8d0e9ec0, L_0x562b8d0ea080, C4<0>, C4<0>;
L_0x562b8d0e9b20 .functor AND 1, L_0x562b8d0e9ec0, L_0x562b8d0ea080, C4<1>, C4<1>;
v0x562b8c380530_0 .net "S", 0 0, L_0x562b8d0e9a70;  alias, 1 drivers
v0x562b8c380db0_0 .net "a", 0 0, L_0x562b8d0e9ec0;  alias, 1 drivers
v0x562b8c381b10_0 .net "b", 0 0, L_0x562b8d0ea080;  alias, 1 drivers
v0x562b8c382370_0 .net "cout", 0 0, L_0x562b8d0e9b20;  alias, 1 drivers
S_0x562b8c8a7bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9a92e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e9bb0 .functor XOR 1, L_0x562b8d0e96b0, L_0x562b8d0e9a70, C4<0>, C4<0>;
L_0x562b8d0e9cf0 .functor AND 1, L_0x562b8d0e96b0, L_0x562b8d0e9a70, C4<1>, C4<1>;
v0x562b8c382d10_0 .net "S", 0 0, L_0x562b8d0e9bb0;  alias, 1 drivers
v0x562b8c383630_0 .net "a", 0 0, L_0x562b8d0e96b0;  alias, 1 drivers
v0x562b8c384aa0_0 .net "b", 0 0, L_0x562b8d0e9a70;  alias, 1 drivers
v0x562b8c385440_0 .net "cout", 0 0, L_0x562b8d0e9cf0;  alias, 1 drivers
S_0x562b8c9c61c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c979b70;
 .timescale 0 0;
P_0x562b8cd3c590 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c9cc500 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9c61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0ea530 .functor OR 1, L_0x562b8d0ea2d0, L_0x562b8d0ea4a0, C4<0>, C4<0>;
v0x562b8c3935c0_0 .net "S", 0 0, L_0x562b8d0ea360;  1 drivers
v0x562b8c393f60_0 .net "a", 0 0, L_0x562b8d0ea670;  1 drivers
v0x562b8c394880_0 .net "b", 0 0, L_0x562b8d0ea7a0;  1 drivers
v0x562b8c395cf0_0 .net "cin", 0 0, L_0x562b8d0e9d80;  alias, 1 drivers
v0x562b8c396690_0 .net "cout", 0 0, L_0x562b8d0ea530;  alias, 1 drivers
v0x562b8c396fb0_0 .net "cout1", 0 0, L_0x562b8d0ea2d0;  1 drivers
v0x562b8c398420_0 .net "cout2", 0 0, L_0x562b8d0ea4a0;  1 drivers
v0x562b8c398dc0_0 .net "s1", 0 0, L_0x562b8d0ea240;  1 drivers
S_0x562b8c9c3ff0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9cc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ea240 .functor XOR 1, L_0x562b8d0ea670, L_0x562b8d0ea7a0, C4<0>, C4<0>;
L_0x562b8d0ea2d0 .functor AND 1, L_0x562b8d0ea670, L_0x562b8d0ea7a0, C4<1>, C4<1>;
v0x562b8c38c9d0_0 .net "S", 0 0, L_0x562b8d0ea240;  alias, 1 drivers
v0x562b8c38d2f0_0 .net "a", 0 0, L_0x562b8d0ea670;  alias, 1 drivers
v0x562b8c38e760_0 .net "b", 0 0, L_0x562b8d0ea7a0;  alias, 1 drivers
v0x562b8c38f100_0 .net "cout", 0 0, L_0x562b8d0ea2d0;  alias, 1 drivers
S_0x562b8c967b00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9cc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ea360 .functor XOR 1, L_0x562b8d0e9d80, L_0x562b8d0ea240, C4<0>, C4<0>;
L_0x562b8d0ea4a0 .functor AND 1, L_0x562b8d0e9d80, L_0x562b8d0ea240, C4<1>, C4<1>;
v0x562b8c38fa20_0 .net "S", 0 0, L_0x562b8d0ea360;  alias, 1 drivers
v0x562b8c390e90_0 .net "a", 0 0, L_0x562b8d0e9d80;  alias, 1 drivers
v0x562b8c391830_0 .net "b", 0 0, L_0x562b8d0ea240;  alias, 1 drivers
v0x562b8c392150_0 .net "cout", 0 0, L_0x562b8d0ea4a0;  alias, 1 drivers
S_0x562b8c96d840 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c979b70;
 .timescale 0 0;
P_0x562b8cd301a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c974d10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c96d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0eac20 .functor OR 1, L_0x562b8d0ea9c0, L_0x562b8d0eab90, C4<0>, C4<0>;
v0x562b8c3a0350_0 .net "S", 0 0, L_0x562b8d0eaa50;  1 drivers
v0x562b8c3a0c70_0 .net "a", 0 0, L_0x562b8d0ead20;  1 drivers
v0x562b8c3a20e0_0 .net "b", 0 0, L_0x562b8d0eae50;  1 drivers
v0x562b8c3a2a80_0 .net "cin", 0 0, L_0x562b8d0ea530;  alias, 1 drivers
v0x562b8c3a33a0_0 .net "cout", 0 0, L_0x562b8d0eac20;  alias, 1 drivers
v0x562b8c3a4810_0 .net "cout1", 0 0, L_0x562b8d0ea9c0;  1 drivers
v0x562b8c3a51b0_0 .net "cout2", 0 0, L_0x562b8d0eab90;  1 drivers
v0x562b8c3a5ad0_0 .net "s1", 0 0, L_0x562b8d0ea910;  1 drivers
S_0x562b8c89cb60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c974d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ea910 .functor XOR 1, L_0x562b8d0ead20, L_0x562b8d0eae50, C4<0>, C4<0>;
L_0x562b8d0ea9c0 .functor AND 1, L_0x562b8d0ead20, L_0x562b8d0eae50, C4<1>, C4<1>;
v0x562b8c3996e0_0 .net "S", 0 0, L_0x562b8d0ea910;  alias, 1 drivers
v0x562b8c39ab50_0 .net "a", 0 0, L_0x562b8d0ead20;  alias, 1 drivers
v0x562b8c39b4f0_0 .net "b", 0 0, L_0x562b8d0eae50;  alias, 1 drivers
v0x562b8c39be10_0 .net "cout", 0 0, L_0x562b8d0ea9c0;  alias, 1 drivers
S_0x562b8c907040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c974d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0eaa50 .functor XOR 1, L_0x562b8d0ea530, L_0x562b8d0ea910, C4<0>, C4<0>;
L_0x562b8d0eab90 .functor AND 1, L_0x562b8d0ea530, L_0x562b8d0ea910, C4<1>, C4<1>;
v0x562b8c39d280_0 .net "S", 0 0, L_0x562b8d0eaa50;  alias, 1 drivers
v0x562b8c39dc20_0 .net "a", 0 0, L_0x562b8d0ea530;  alias, 1 drivers
v0x562b8c39e540_0 .net "b", 0 0, L_0x562b8d0ea910;  alias, 1 drivers
v0x562b8c39f9b0_0 .net "cout", 0 0, L_0x562b8d0eab90;  alias, 1 drivers
S_0x562b8c938790 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c31b8c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d0e5470 .functor NOT 2, L_0x562b8d0e53b0, C4<00>, C4<00>, C4<00>;
v0x562b8c3b67b0_0 .net "cout", 0 0, L_0x562b8d0e6660;  1 drivers
v0x562b8c3b70d0_0 .net "i", 1 0, L_0x562b8d0e53b0;  alias, 1 drivers
v0x562b8c3b8540_0 .net "o", 1 0, L_0x562b8d0e6530;  alias, 1 drivers
v0x562b8c3b8ee0_0 .net "temp2", 1 0, L_0x562b8d0e5470;  1 drivers
S_0x562b8c93aec0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c938790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cd23db0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70da7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e65d0 .functor BUFZ 1, L_0x7f38f70da7b0, C4<0>, C4<0>, C4<0>;
L_0x562b8d0e6660 .functor BUFZ 1, L_0x562b8d0e6140, C4<0>, C4<0>, C4<0>;
v0x562b8c3b1950_0 .net "S", 1 0, L_0x562b8d0e6530;  alias, 1 drivers
v0x562b8c3b2270_0 .net "a", 1 0, L_0x562b8d0e5470;  alias, 1 drivers
L_0x7f38f70da768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c3b36e0_0 .net "b", 1 0, L_0x7f38f70da768;  1 drivers
v0x562b8c3b4080 .array "carry", 0 2;
v0x562b8c3b4080_0 .net v0x562b8c3b4080 0, 0 0, L_0x562b8d0e65d0; 1 drivers
v0x562b8c3b4080_1 .net v0x562b8c3b4080 1, 0 0, L_0x562b8d0e5a90; 1 drivers
v0x562b8c3b4080_2 .net v0x562b8c3b4080 2, 0 0, L_0x562b8d0e6140; 1 drivers
v0x562b8c3b49a0_0 .net "cin", 0 0, L_0x7f38f70da7b0;  1 drivers
v0x562b8c3b5e10_0 .net "cout", 0 0, L_0x562b8d0e6660;  alias, 1 drivers
L_0x562b8d0e5bd0 .part L_0x562b8d0e5470, 0, 1;
L_0x562b8d0e5d20 .part L_0x7f38f70da768, 0, 1;
L_0x562b8d0e6240 .part L_0x562b8d0e5470, 1, 1;
L_0x562b8d0e6400 .part L_0x7f38f70da768, 1, 1;
L_0x562b8d0e6530 .concat8 [ 1 1 0 0], L_0x562b8d0e57e0, L_0x562b8d0e5f70;
S_0x562b8c93d5f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c93aec0;
 .timescale 0 0;
P_0x562b8cd1c820 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c93fd20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c93d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e5a90 .functor OR 1, L_0x562b8d0e5700, L_0x562b8d0e5970, C4<0>, C4<0>;
v0x562b8c34bc20_0 .net "S", 0 0, L_0x562b8d0e57e0;  1 drivers
v0x562b8c34d090_0 .net "a", 0 0, L_0x562b8d0e5bd0;  1 drivers
v0x562b8c34da30_0 .net "b", 0 0, L_0x562b8d0e5d20;  1 drivers
v0x562b8c34e350_0 .net "cin", 0 0, L_0x562b8d0e65d0;  alias, 1 drivers
v0x562b8c34f7c0_0 .net "cout", 0 0, L_0x562b8d0e5a90;  alias, 1 drivers
v0x562b8c350160_0 .net "cout1", 0 0, L_0x562b8d0e5700;  1 drivers
v0x562b8c350a80_0 .net "cout2", 0 0, L_0x562b8d0e5970;  1 drivers
v0x562b8c351ef0_0 .net "s1", 0 0, L_0x562b8d0e5600;  1 drivers
S_0x562b8c942450 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c93fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e5600 .functor XOR 1, L_0x562b8d0e5bd0, L_0x562b8d0e5d20, C4<0>, C4<0>;
L_0x562b8d0e5700 .functor AND 1, L_0x562b8d0e5bd0, L_0x562b8d0e5d20, C4<1>, C4<1>;
v0x562b8c345b00_0 .net "S", 0 0, L_0x562b8d0e5600;  alias, 1 drivers
v0x562b8c3464a0_0 .net "a", 0 0, L_0x562b8d0e5bd0;  alias, 1 drivers
v0x562b8c346dc0_0 .net "b", 0 0, L_0x562b8d0e5d20;  alias, 1 drivers
v0x562b8c348230_0 .net "cout", 0 0, L_0x562b8d0e5700;  alias, 1 drivers
S_0x562b8c944b80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c93fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e57e0 .functor XOR 1, L_0x562b8d0e65d0, L_0x562b8d0e5600, C4<0>, C4<0>;
L_0x562b8d0e5970 .functor AND 1, L_0x562b8d0e65d0, L_0x562b8d0e5600, C4<1>, C4<1>;
v0x562b8c348bd0_0 .net "S", 0 0, L_0x562b8d0e57e0;  alias, 1 drivers
v0x562b8c3494f0_0 .net "a", 0 0, L_0x562b8d0e65d0;  alias, 1 drivers
v0x562b8c34a960_0 .net "b", 0 0, L_0x562b8d0e5600;  alias, 1 drivers
v0x562b8c34b300_0 .net "cout", 0 0, L_0x562b8d0e5970;  alias, 1 drivers
S_0x562b8c904910 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c93aec0;
 .timescale 0 0;
P_0x562b8cd10430 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c924410 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c904910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0e6140 .functor OR 1, L_0x562b8d0e5ee0, L_0x562b8d0e60b0, C4<0>, C4<0>;
v0x562b8c3aace0_0 .net "S", 0 0, L_0x562b8d0e5f70;  1 drivers
v0x562b8c3ac150_0 .net "a", 0 0, L_0x562b8d0e6240;  1 drivers
v0x562b8c3acaf0_0 .net "b", 0 0, L_0x562b8d0e6400;  1 drivers
v0x562b8c3ad410_0 .net "cin", 0 0, L_0x562b8d0e5a90;  alias, 1 drivers
v0x562b8c3ae880_0 .net "cout", 0 0, L_0x562b8d0e6140;  alias, 1 drivers
v0x562b8c3af220_0 .net "cout1", 0 0, L_0x562b8d0e5ee0;  1 drivers
v0x562b8c3afb40_0 .net "cout2", 0 0, L_0x562b8d0e60b0;  1 drivers
v0x562b8c3b0fb0_0 .net "s1", 0 0, L_0x562b8d0e5e50;  1 drivers
S_0x562b8c926b40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c924410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e5e50 .functor XOR 1, L_0x562b8d0e6240, L_0x562b8d0e6400, C4<0>, C4<0>;
L_0x562b8d0e5ee0 .functor AND 1, L_0x562b8d0e6240, L_0x562b8d0e6400, C4<1>, C4<1>;
v0x562b8c352890_0 .net "S", 0 0, L_0x562b8d0e5e50;  alias, 1 drivers
v0x562b8c3531b0_0 .net "a", 0 0, L_0x562b8d0e6240;  alias, 1 drivers
v0x562b8c3551b0_0 .net "b", 0 0, L_0x562b8d0e6400;  alias, 1 drivers
v0x562b8c3a7eb0_0 .net "cout", 0 0, L_0x562b8d0e5ee0;  alias, 1 drivers
S_0x562b8c929270 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c924410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0e5f70 .functor XOR 1, L_0x562b8d0e5a90, L_0x562b8d0e5e50, C4<0>, C4<0>;
L_0x562b8d0e60b0 .functor AND 1, L_0x562b8d0e5a90, L_0x562b8d0e5e50, C4<1>, C4<1>;
v0x562b8c3a85a0_0 .net "S", 0 0, L_0x562b8d0e5f70;  alias, 1 drivers
v0x562b8c3a91c0_0 .net "a", 0 0, L_0x562b8d0e5a90;  alias, 1 drivers
v0x562b8c3a9a20_0 .net "b", 0 0, L_0x562b8d0e5e50;  alias, 1 drivers
v0x562b8c3aa3c0_0 .net "cout", 0 0, L_0x562b8d0e60b0;  alias, 1 drivers
S_0x562b8c92b9a0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8ca8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cd4ff10 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d0ed070 .functor BUFZ 1, L_0x562b8d0eb100, C4<0>, C4<0>, C4<0>;
L_0x562b8d0ed1b0 .functor BUFZ 1, L_0x562b8d0ecb90, C4<0>, C4<0>, C4<0>;
v0x562b8c44d190_0 .net "S", 3 0, L_0x562b8d0ecf40;  alias, 1 drivers
v0x562b8c4544b0_0 .net "a", 3 0, L_0x562b8d0eafd0;  alias, 1 drivers
v0x562b8c3d3c10_0 .net "b", 3 0, L_0x562b8d0e9060;  alias, 1 drivers
v0x562b8c3d4530 .array "carry", 0 4;
v0x562b8c3d4530_0 .net v0x562b8c3d4530 0, 0 0, L_0x562b8d0ed070; 1 drivers
v0x562b8c3d4530_1 .net v0x562b8c3d4530 1, 0 0, L_0x562b8d0eb620; 1 drivers
v0x562b8c3d4530_2 .net v0x562b8c3d4530 2, 0 0, L_0x562b8d0ebd80; 1 drivers
v0x562b8c3d4530_3 .net v0x562b8c3d4530 3, 0 0, L_0x562b8d0ec4a0; 1 drivers
v0x562b8c3d4530_4 .net v0x562b8c3d4530 4, 0 0, L_0x562b8d0ecb90; 1 drivers
v0x562b8c3d7130_0 .net "cin", 0 0, L_0x562b8d0eb100;  alias, 1 drivers
v0x562b8c3d7a50_0 .net "cout", 0 0, L_0x562b8d0ed1b0;  alias, 1 drivers
L_0x562b8d0eb760 .part L_0x562b8d0eafd0, 0, 1;
L_0x562b8d0eb940 .part L_0x562b8d0e9060, 0, 1;
L_0x562b8d0ebec0 .part L_0x562b8d0eafd0, 1, 1;
L_0x562b8d0ebff0 .part L_0x562b8d0e9060, 1, 1;
L_0x562b8d0ec5e0 .part L_0x562b8d0eafd0, 2, 1;
L_0x562b8d0ec710 .part L_0x562b8d0e9060, 2, 1;
L_0x562b8d0ecc90 .part L_0x562b8d0eafd0, 3, 1;
L_0x562b8d0ecdc0 .part L_0x562b8d0e9060, 3, 1;
L_0x562b8d0ecf40 .concat8 [ 1 1 1 1], L_0x562b8d0eb370, L_0x562b8d0ebbb0, L_0x562b8d0ec2d0, L_0x562b8d0ec9c0;
S_0x562b8c92e0d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c92b9a0;
 .timescale 0 0;
P_0x562b8cd48980 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c930800 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c92e0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0eb620 .functor OR 1, L_0x562b8d0eb290, L_0x562b8d0eb500, C4<0>, C4<0>;
v0x562b8c3c0470_0 .net "S", 0 0, L_0x562b8d0eb370;  1 drivers
v0x562b8c3c0d90_0 .net "a", 0 0, L_0x562b8d0eb760;  1 drivers
v0x562b8c3c2200_0 .net "b", 0 0, L_0x562b8d0eb940;  1 drivers
v0x562b8c3c2ba0_0 .net "cin", 0 0, L_0x562b8d0ed070;  alias, 1 drivers
v0x562b8c3c34c0_0 .net "cout", 0 0, L_0x562b8d0eb620;  alias, 1 drivers
v0x562b8c3c4930_0 .net "cout1", 0 0, L_0x562b8d0eb290;  1 drivers
v0x562b8c3c52d0_0 .net "cout2", 0 0, L_0x562b8d0eb500;  1 drivers
v0x562b8c3c5bf0_0 .net "s1", 0 0, L_0x562b8d0eb190;  1 drivers
S_0x562b8c9021e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c930800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0eb190 .functor XOR 1, L_0x562b8d0eb760, L_0x562b8d0eb940, C4<0>, C4<0>;
L_0x562b8d0eb290 .functor AND 1, L_0x562b8d0eb760, L_0x562b8d0eb940, C4<1>, C4<1>;
v0x562b8c3b9800_0 .net "S", 0 0, L_0x562b8d0eb190;  alias, 1 drivers
v0x562b8c3bac70_0 .net "a", 0 0, L_0x562b8d0eb760;  alias, 1 drivers
v0x562b8c3bb610_0 .net "b", 0 0, L_0x562b8d0eb940;  alias, 1 drivers
v0x562b8c3bbf30_0 .net "cout", 0 0, L_0x562b8d0eb290;  alias, 1 drivers
S_0x562b8c91d0e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c930800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0eb370 .functor XOR 1, L_0x562b8d0ed070, L_0x562b8d0eb190, C4<0>, C4<0>;
L_0x562b8d0eb500 .functor AND 1, L_0x562b8d0ed070, L_0x562b8d0eb190, C4<1>, C4<1>;
v0x562b8c3bd3a0_0 .net "S", 0 0, L_0x562b8d0eb370;  alias, 1 drivers
v0x562b8c3bdd40_0 .net "a", 0 0, L_0x562b8d0ed070;  alias, 1 drivers
v0x562b8c3be660_0 .net "b", 0 0, L_0x562b8d0eb190;  alias, 1 drivers
v0x562b8c3bfad0_0 .net "cout", 0 0, L_0x562b8d0eb500;  alias, 1 drivers
S_0x562b8c8f9e30 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c92b9a0;
 .timescale 0 0;
P_0x562b8cc54110 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c8fc560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8f9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0ebd80 .functor OR 1, L_0x562b8d0ebb20, L_0x562b8d0ebcf0, C4<0>, C4<0>;
v0x562b8c3cd180_0 .net "S", 0 0, L_0x562b8d0ebbb0;  1 drivers
v0x562b8c6051b0_0 .net "a", 0 0, L_0x562b8d0ebec0;  1 drivers
v0x562b8c605ad0_0 .net "b", 0 0, L_0x562b8d0ebff0;  1 drivers
v0x562b8c607170_0 .net "cin", 0 0, L_0x562b8d0eb620;  alias, 1 drivers
v0x562b8c607af0_0 .net "cout", 0 0, L_0x562b8d0ebd80;  alias, 1 drivers
v0x562b8c608410_0 .net "cout1", 0 0, L_0x562b8d0ebb20;  1 drivers
v0x562b8c6099f0_0 .net "cout2", 0 0, L_0x562b8d0ebcf0;  1 drivers
v0x562b8c60a370_0 .net "s1", 0 0, L_0x562b8d0eba70;  1 drivers
S_0x562b8c90d880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0eba70 .functor XOR 1, L_0x562b8d0ebec0, L_0x562b8d0ebff0, C4<0>, C4<0>;
L_0x562b8d0ebb20 .functor AND 1, L_0x562b8d0ebec0, L_0x562b8d0ebff0, C4<1>, C4<1>;
v0x562b8c3c7060_0 .net "S", 0 0, L_0x562b8d0eba70;  alias, 1 drivers
v0x562b8c3c7a00_0 .net "a", 0 0, L_0x562b8d0ebec0;  alias, 1 drivers
v0x562b8c3c8320_0 .net "b", 0 0, L_0x562b8d0ebff0;  alias, 1 drivers
v0x562b8c3c9790_0 .net "cout", 0 0, L_0x562b8d0ebb20;  alias, 1 drivers
S_0x562b8c90ffb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8fc560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ebbb0 .functor XOR 1, L_0x562b8d0eb620, L_0x562b8d0eba70, C4<0>, C4<0>;
L_0x562b8d0ebcf0 .functor AND 1, L_0x562b8d0eb620, L_0x562b8d0eba70, C4<1>, C4<1>;
v0x562b8c3ca130_0 .net "S", 0 0, L_0x562b8d0ebbb0;  alias, 1 drivers
v0x562b8c3caa50_0 .net "a", 0 0, L_0x562b8d0eb620;  alias, 1 drivers
v0x562b8c3cbec0_0 .net "b", 0 0, L_0x562b8d0eba70;  alias, 1 drivers
v0x562b8c3cc860_0 .net "cout", 0 0, L_0x562b8d0ebcf0;  alias, 1 drivers
S_0x562b8c9126e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c92b9a0;
 .timescale 0 0;
P_0x562b8cc58840 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c918280 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9126e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0ec4a0 .functor OR 1, L_0x562b8d0ec240, L_0x562b8d0ec410, C4<0>, C4<0>;
v0x562b8c612bf0_0 .net "S", 0 0, L_0x562b8d0ec2d0;  1 drivers
v0x562b8c613510_0 .net "a", 0 0, L_0x562b8d0ec5e0;  1 drivers
v0x562b8c614980_0 .net "b", 0 0, L_0x562b8d0ec710;  1 drivers
v0x562b8c615320_0 .net "cin", 0 0, L_0x562b8d0ebd80;  alias, 1 drivers
v0x562b8c615c40_0 .net "cout", 0 0, L_0x562b8d0ec4a0;  alias, 1 drivers
v0x562b8c6170b0_0 .net "cout1", 0 0, L_0x562b8d0ec240;  1 drivers
v0x562b8c617a50_0 .net "cout2", 0 0, L_0x562b8d0ec410;  1 drivers
v0x562b8c618370_0 .net "s1", 0 0, L_0x562b8d0ec1b0;  1 drivers
S_0x562b8c91a9b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c918280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ec1b0 .functor XOR 1, L_0x562b8d0ec5e0, L_0x562b8d0ec710, C4<0>, C4<0>;
L_0x562b8d0ec240 .functor AND 1, L_0x562b8d0ec5e0, L_0x562b8d0ec710, C4<1>, C4<1>;
v0x562b8c60ac90_0 .net "S", 0 0, L_0x562b8d0ec1b0;  alias, 1 drivers
v0x562b8c60c270_0 .net "a", 0 0, L_0x562b8d0ec5e0;  alias, 1 drivers
v0x562b8c60cbf0_0 .net "b", 0 0, L_0x562b8d0ec710;  alias, 1 drivers
v0x562b8c60d510_0 .net "cout", 0 0, L_0x562b8d0ec240;  alias, 1 drivers
S_0x562b8c8f7700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c918280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ec2d0 .functor XOR 1, L_0x562b8d0ebd80, L_0x562b8d0ec1b0, C4<0>, C4<0>;
L_0x562b8d0ec410 .functor AND 1, L_0x562b8d0ebd80, L_0x562b8d0ec1b0, C4<1>, C4<1>;
v0x562b8c6104a0_0 .net "S", 0 0, L_0x562b8d0ec2d0;  alias, 1 drivers
v0x562b8c610d20_0 .net "a", 0 0, L_0x562b8d0ebd80;  alias, 1 drivers
v0x562b8c611a80_0 .net "b", 0 0, L_0x562b8d0ec1b0;  alias, 1 drivers
v0x562b8c612250_0 .net "cout", 0 0, L_0x562b8d0ec410;  alias, 1 drivers
S_0x562b8c8b75b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c92b9a0;
 .timescale 0 0;
P_0x562b8cc4c450 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c8dfaf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8b75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0ecb90 .functor OR 1, L_0x562b8d0ec930, L_0x562b8d0ecb00, C4<0>, C4<0>;
v0x562b8c44ba90_0 .net "S", 0 0, L_0x562b8d0ec9c0;  1 drivers
v0x562b8c44ecc0_0 .net "a", 0 0, L_0x562b8d0ecc90;  1 drivers
v0x562b8c44f5e0_0 .net "b", 0 0, L_0x562b8d0ecdc0;  1 drivers
v0x562b8c450340_0 .net "cin", 0 0, L_0x562b8d0ec4a0;  alias, 1 drivers
v0x562b8c450b10_0 .net "cout", 0 0, L_0x562b8d0ecb90;  alias, 1 drivers
v0x562b8c4514b0_0 .net "cout1", 0 0, L_0x562b8d0ec930;  1 drivers
v0x562b8c451dd0_0 .net "cout2", 0 0, L_0x562b8d0ecb00;  1 drivers
v0x562b8c453ea0_0 .net "s1", 0 0, L_0x562b8d0ec880;  1 drivers
S_0x562b8c8e5830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8dfaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ec880 .functor XOR 1, L_0x562b8d0ecc90, L_0x562b8d0ecdc0, C4<0>, C4<0>;
L_0x562b8d0ec930 .functor AND 1, L_0x562b8d0ecc90, L_0x562b8d0ecdc0, C4<1>, C4<1>;
v0x562b8c61a3e0_0 .net "S", 0 0, L_0x562b8d0ec880;  alias, 1 drivers
v0x562b8c60e880_0 .net "a", 0 0, L_0x562b8d0ecc90;  alias, 1 drivers
v0x562b8c60ec00_0 .net "b", 0 0, L_0x562b8d0ecdc0;  alias, 1 drivers
v0x562b8c61a9f0_0 .net "cout", 0 0, L_0x562b8d0ec930;  alias, 1 drivers
S_0x562b8c8ecd00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8dfaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ec9c0 .functor XOR 1, L_0x562b8d0ec4a0, L_0x562b8d0ec880, C4<0>, C4<0>;
L_0x562b8d0ecb00 .functor AND 1, L_0x562b8d0ec4a0, L_0x562b8d0ec880, C4<1>, C4<1>;
v0x562b8c448830_0 .net "S", 0 0, L_0x562b8d0ec9c0;  alias, 1 drivers
v0x562b8c449150_0 .net "a", 0 0, L_0x562b8d0ec4a0;  alias, 1 drivers
v0x562b8c44a7f0_0 .net "b", 0 0, L_0x562b8d0ec880;  alias, 1 drivers
v0x562b8c44b170_0 .net "cout", 0 0, L_0x562b8d0ecb00;  alias, 1 drivers
S_0x562b8c8ef430 .scope module, "ins2" "subtractor_Nbit" 3 107, 3 35 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cc3bb40 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d0f1000 .functor NOT 2, L_0x562b8d0f2970, C4<00>, C4<00>, C4<00>;
L_0x7f38f70dab10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f1220 .functor BUFZ 1, L_0x7f38f70dab10, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f1410 .functor NOT 1, L_0x562b8d0f12e0, C4<0>, C4<0>, C4<0>;
v0x562b8c422490_0 .net "D", 1 0, L_0x562b8d0f0f60;  alias, 1 drivers
v0x562b8c4245f0_0 .net *"_ivl_21", 0 0, L_0x562b8d0f1220;  1 drivers
v0x562b8c43da10_0 .net "a", 1 0, L_0x562b8d0f28d0;  1 drivers
v0x562b8c43e290_0 .net "abs_D", 1 0, L_0x562b8d0f2780;  alias, 1 drivers
v0x562b8c43eff0_0 .net "b", 1 0, L_0x562b8d0f2970;  1 drivers
v0x562b8c43f7c0_0 .net "b_comp", 1 0, L_0x562b8d0f1000;  1 drivers
v0x562b8c440160_0 .net "carry", 2 0, L_0x562b8d0f1090;  1 drivers
v0x562b8c440a80_0 .net "cin", 0 0, L_0x7f38f70dab10;  1 drivers
v0x562b8c441ef0_0 .net "is_pos", 0 0, L_0x562b8d0f12e0;  1 drivers
v0x562b8c442890_0 .net "negative", 0 0, L_0x562b8d0f1410;  alias, 1 drivers
v0x562b8c4431b0_0 .net "twos", 1 0, L_0x562b8d0f25c0;  1 drivers
L_0x562b8d0f0400 .part L_0x562b8d0f28d0, 0, 1;
L_0x562b8d0f0530 .part L_0x562b8d0f1000, 0, 1;
L_0x562b8d0f0660 .part L_0x562b8d0f1090, 0, 1;
L_0x562b8d0f0b90 .part L_0x562b8d0f28d0, 1, 1;
L_0x562b8d0f0cc0 .part L_0x562b8d0f1000, 1, 1;
L_0x562b8d0f0df0 .part L_0x562b8d0f1090, 1, 1;
L_0x562b8d0f0f60 .concat8 [ 1 1 0 0], L_0x562b8d0f0100, L_0x562b8d0f0890;
L_0x562b8d0f1090 .concat8 [ 1 1 1 0], L_0x562b8d0f1220, L_0x562b8d0f0370, L_0x562b8d0f0b00;
L_0x562b8d0f12e0 .part L_0x562b8d0f1090, 2, 1;
L_0x562b8d0f2780 .functor MUXZ 2, L_0x562b8d0f25c0, L_0x562b8d0f0f60, L_0x562b8d0f12e0, C4<>;
S_0x562b8c8f1b60 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c8ef430;
 .timescale 0 0;
P_0x562b8ccee870 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c8d9110 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c8f1b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f0370 .functor OR 1, L_0x562b8d0f0020, L_0x562b8d0f02e0, C4<0>, C4<0>;
v0x562b8c3e4200_0 .net "S", 0 0, L_0x562b8d0f0100;  1 drivers
v0x562b8c3e4f60_0 .net "a", 0 0, L_0x562b8d0f0400;  1 drivers
v0x562b8c3e5730_0 .net "b", 0 0, L_0x562b8d0f0530;  1 drivers
v0x562b8c3e60d0_0 .net "cin", 0 0, L_0x562b8d0f0660;  1 drivers
v0x562b8c3e69f0_0 .net "cout", 0 0, L_0x562b8d0f0370;  1 drivers
v0x562b8c3e8b50_0 .net "cout1", 0 0, L_0x562b8d0f0020;  1 drivers
v0x562b8c401f70_0 .net "cout2", 0 0, L_0x562b8d0f02e0;  1 drivers
v0x562b8c4027f0_0 .net "s1", 0 0, L_0x562b8d0eff20;  1 drivers
S_0x562b8c8bfac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8d9110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0eff20 .functor XOR 1, L_0x562b8d0f0400, L_0x562b8d0f0530, C4<0>, C4<0>;
L_0x562b8d0f0020 .functor AND 1, L_0x562b8d0f0400, L_0x562b8d0f0530, C4<1>, C4<1>;
v0x562b8c3fa5e0_0 .net "S", 0 0, L_0x562b8d0eff20;  alias, 1 drivers
v0x562b8c3fba50_0 .net "a", 0 0, L_0x562b8d0f0400;  alias, 1 drivers
v0x562b8c3fc3f0_0 .net "b", 0 0, L_0x562b8d0f0530;  alias, 1 drivers
v0x562b8c3fcd10_0 .net "cout", 0 0, L_0x562b8d0f0020;  alias, 1 drivers
S_0x562b8c898f50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8d9110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f0100 .functor XOR 1, L_0x562b8d0f0660, L_0x562b8d0eff20, C4<0>, C4<0>;
L_0x562b8d0f02e0 .functor AND 1, L_0x562b8d0f0660, L_0x562b8d0eff20, C4<1>, C4<1>;
v0x562b8c3fe180_0 .net "S", 0 0, L_0x562b8d0f0100;  alias, 1 drivers
v0x562b8c3feb20_0 .net "a", 0 0, L_0x562b8d0f0660;  alias, 1 drivers
v0x562b8c3ff440_0 .net "b", 0 0, L_0x562b8d0eff20;  alias, 1 drivers
v0x562b8c3e38e0_0 .net "cout", 0 0, L_0x562b8d0f02e0;  alias, 1 drivers
S_0x562b8c89b680 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c8ef430;
 .timescale 0 0;
P_0x562b8cce2480 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8c882c30 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c89b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f0b00 .functor OR 1, L_0x562b8d0f0800, L_0x562b8d0f0a70, C4<0>, C4<0>;
v0x562b8c409520_0 .net "S", 0 0, L_0x562b8d0f0890;  1 drivers
v0x562b8c409e40_0 .net "a", 0 0, L_0x562b8d0f0b90;  1 drivers
v0x562b8c3e9420_0 .net "b", 0 0, L_0x562b8d0f0cc0;  1 drivers
v0x562b8c40f6b0_0 .net "cin", 0 0, L_0x562b8d0f0df0;  1 drivers
v0x562b8c40ffd0_0 .net "cout", 0 0, L_0x562b8d0f0b00;  1 drivers
v0x562b8c412bd0_0 .net "cout1", 0 0, L_0x562b8d0f0800;  1 drivers
v0x562b8c4134f0_0 .net "cout2", 0 0, L_0x562b8d0f0a70;  1 drivers
v0x562b8c414c60_0 .net "s1", 0 0, L_0x562b8d0f0790;  1 drivers
S_0x562b8c8a1220 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c882c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f0790 .functor XOR 1, L_0x562b8d0f0b90, L_0x562b8d0f0cc0, C4<0>, C4<0>;
L_0x562b8d0f0800 .functor AND 1, L_0x562b8d0f0b90, L_0x562b8d0f0cc0, C4<1>, C4<1>;
v0x562b8c403550_0 .net "S", 0 0, L_0x562b8d0f0790;  alias, 1 drivers
v0x562b8c403d20_0 .net "a", 0 0, L_0x562b8d0f0b90;  alias, 1 drivers
v0x562b8c4046c0_0 .net "b", 0 0, L_0x562b8d0f0cc0;  alias, 1 drivers
v0x562b8c404fe0_0 .net "cout", 0 0, L_0x562b8d0f0800;  alias, 1 drivers
S_0x562b8c8a3950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c882c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f0890 .functor XOR 1, L_0x562b8d0f0df0, L_0x562b8d0f0790, C4<0>, C4<0>;
L_0x562b8d0f0a70 .functor AND 1, L_0x562b8d0f0df0, L_0x562b8d0f0790, C4<1>, C4<1>;
v0x562b8c406450_0 .net "S", 0 0, L_0x562b8d0f0890;  alias, 1 drivers
v0x562b8c406df0_0 .net "a", 0 0, L_0x562b8d0f0df0;  alias, 1 drivers
v0x562b8c407710_0 .net "b", 0 0, L_0x562b8d0f0790;  alias, 1 drivers
v0x562b8c408b80_0 .net "cout", 0 0, L_0x562b8d0f0a70;  alias, 1 drivers
S_0x562b8c8a6080 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c8ef430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8ccd87c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d0f14d0 .functor NOT 2, L_0x562b8d0f0f60, C4<00>, C4<00>, C4<00>;
v0x562b8c41fca0_0 .net "cout", 0 0, L_0x562b8d0f26f0;  1 drivers
v0x562b8c420a00_0 .net "i", 1 0, L_0x562b8d0f0f60;  alias, 1 drivers
v0x562b8c4211d0_0 .net "o", 1 0, L_0x562b8d0f25c0;  alias, 1 drivers
v0x562b8c421b70_0 .net "temp2", 1 0, L_0x562b8d0f14d0;  1 drivers
S_0x562b8c8b9780 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c8a6080;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ccd1230 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70daac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f2660 .functor BUFZ 1, L_0x7f38f70daac8, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f26f0 .functor BUFZ 1, L_0x562b8d0f21d0, C4<0>, C4<0>, C4<0>;
v0x562b8c437e90_0 .net "S", 1 0, L_0x562b8d0f25c0;  alias, 1 drivers
v0x562b8c4387b0_0 .net "a", 1 0, L_0x562b8d0f14d0;  alias, 1 drivers
L_0x7f38f70daa80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c439c20_0 .net "b", 1 0, L_0x7f38f70daa80;  1 drivers
v0x562b8c43a5c0 .array "carry", 0 2;
v0x562b8c43a5c0_0 .net v0x562b8c43a5c0 0, 0 0, L_0x562b8d0f2660; 1 drivers
v0x562b8c43a5c0_1 .net v0x562b8c43a5c0 1, 0 0, L_0x562b8d0f1b20; 1 drivers
v0x562b8c43a5c0_2 .net v0x562b8c43a5c0 2, 0 0, L_0x562b8d0f21d0; 1 drivers
v0x562b8c43aee0_0 .net "cin", 0 0, L_0x7f38f70daac8;  1 drivers
v0x562b8c41f380_0 .net "cout", 0 0, L_0x562b8d0f26f0;  alias, 1 drivers
L_0x562b8d0f1c60 .part L_0x562b8d0f14d0, 0, 1;
L_0x562b8d0f1db0 .part L_0x7f38f70daa80, 0, 1;
L_0x562b8d0f22d0 .part L_0x562b8d0f14d0, 1, 1;
L_0x562b8d0f2490 .part L_0x7f38f70daa80, 1, 1;
L_0x562b8d0f25c0 .concat8 [ 1 1 0 0], L_0x562b8d0f1870, L_0x562b8d0f2000;
S_0x562b8c896820 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c8b9780;
 .timescale 0 0;
P_0x562b8ccc9ca0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c85fbe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c896820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f1b20 .functor OR 1, L_0x562b8d0f1790, L_0x562b8d0f1a00, C4<0>, C4<0>;
v0x562b8c41ab40_0 .net "S", 0 0, L_0x562b8d0f1870;  1 drivers
v0x562b8c418060_0 .net "a", 0 0, L_0x562b8d0f1c60;  1 drivers
v0x562b8c418620_0 .net "b", 0 0, L_0x562b8d0f1db0;  1 drivers
v0x562b8c41ca00_0 .net "cin", 0 0, L_0x562b8d0f2660;  alias, 1 drivers
v0x562b8c4182b0_0 .net "cout", 0 0, L_0x562b8d0f1b20;  alias, 1 drivers
v0x562b8c425d60_0 .net "cout1", 0 0, L_0x562b8d0f1790;  1 drivers
v0x562b8c426680_0 .net "cout2", 0 0, L_0x562b8d0f1a00;  1 drivers
v0x562b8c4273e0_0 .net "s1", 0 0, L_0x562b8d0f1640;  1 drivers
S_0x562b8c847190 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c85fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f1640 .functor XOR 1, L_0x562b8d0f1c60, L_0x562b8d0f1db0, C4<0>, C4<0>;
L_0x562b8d0f1790 .functor AND 1, L_0x562b8d0f1c60, L_0x562b8d0f1db0, C4<1>, C4<1>;
v0x562b8c410a10_0 .net "S", 0 0, L_0x562b8d0f1640;  alias, 1 drivers
v0x562b8c410fd0_0 .net "a", 0 0, L_0x562b8d0f1c60;  alias, 1 drivers
v0x562b8c4153b0_0 .net "b", 0 0, L_0x562b8d0f1db0;  alias, 1 drivers
v0x562b8c410c60_0 .net "cout", 0 0, L_0x562b8d0f1790;  alias, 1 drivers
S_0x562b8c865780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c85fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f1870 .functor XOR 1, L_0x562b8d0f2660, L_0x562b8d0f1640, C4<0>, C4<0>;
L_0x562b8d0f1a00 .functor AND 1, L_0x562b8d0f2660, L_0x562b8d0f1640, C4<1>, C4<1>;
v0x562b8c40d7c0_0 .net "S", 0 0, L_0x562b8d0f1870;  alias, 1 drivers
v0x562b8c416d00_0 .net "a", 0 0, L_0x562b8d0f2660;  alias, 1 drivers
v0x562b8c417620_0 .net "b", 0 0, L_0x562b8d0f1640;  alias, 1 drivers
v0x562b8c41a220_0 .net "cout", 0 0, L_0x562b8d0f1a00;  alias, 1 drivers
S_0x562b8c867eb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c8b9780;
 .timescale 0 0;
P_0x562b8ccbd8b0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c86a5e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c867eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f21d0 .functor OR 1, L_0x562b8d0f1f70, L_0x562b8d0f2140, C4<0>, C4<0>;
v0x562b8c42ebb0_0 .net "S", 0 0, L_0x562b8d0f2000;  1 drivers
v0x562b8c432f70_0 .net "a", 0 0, L_0x562b8d0f22d0;  1 drivers
v0x562b8c433890_0 .net "b", 0 0, L_0x562b8d0f2490;  1 drivers
v0x562b8c4345f0_0 .net "cin", 0 0, L_0x562b8d0f1b20;  alias, 1 drivers
v0x562b8c434dc0_0 .net "cout", 0 0, L_0x562b8d0f21d0;  alias, 1 drivers
v0x562b8c435760_0 .net "cout1", 0 0, L_0x562b8d0f1f70;  1 drivers
v0x562b8c436080_0 .net "cout2", 0 0, L_0x562b8d0f2140;  1 drivers
v0x562b8c4374f0_0 .net "s1", 0 0, L_0x562b8d0f1ee0;  1 drivers
S_0x562b8c889610 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c86a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f1ee0 .functor XOR 1, L_0x562b8d0f22d0, L_0x562b8d0f2490, C4<0>, C4<0>;
L_0x562b8d0f1f70 .functor AND 1, L_0x562b8d0f22d0, L_0x562b8d0f2490, C4<1>, C4<1>;
v0x562b8c427bb0_0 .net "S", 0 0, L_0x562b8d0f1ee0;  alias, 1 drivers
v0x562b8c428550_0 .net "a", 0 0, L_0x562b8d0f22d0;  alias, 1 drivers
v0x562b8c428e70_0 .net "b", 0 0, L_0x562b8d0f2490;  alias, 1 drivers
v0x562b8c42baa0_0 .net "cout", 0 0, L_0x562b8d0f1f70;  alias, 1 drivers
S_0x562b8c88f350 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c86a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f2000 .functor XOR 1, L_0x562b8d0f1b20, L_0x562b8d0f1ee0, C4<0>, C4<0>;
L_0x562b8d0f2140 .functor AND 1, L_0x562b8d0f1b20, L_0x562b8d0f1ee0, C4<1>, C4<1>;
v0x562b8c42c3c0_0 .net "S", 0 0, L_0x562b8d0f2000;  alias, 1 drivers
v0x562b8c42d120_0 .net "a", 0 0, L_0x562b8d0f1b20;  alias, 1 drivers
v0x562b8c42d8f0_0 .net "b", 0 0, L_0x562b8d0f1ee0;  alias, 1 drivers
v0x562b8c42e290_0 .net "cout", 0 0, L_0x562b8d0f2140;  alias, 1 drivers
S_0x562b8c85d4b0 .scope module, "ins3" "karatsuba_2" 3 108, 3 73 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d0f6970 .functor XOR 1, L_0x562b8d0f39b0, L_0x562b8d0f4c10, C4<0>, C4<0>;
v0x562b8c5c6750_0 .net "X", 1 0, L_0x562b8d0efbc0;  alias, 1 drivers
v0x562b8c5c7070_0 .net "Y", 1 0, L_0x562b8d0f2780;  alias, 1 drivers
v0x562b8c5c84e0_0 .net "Z", 3 0, L_0x562b8d0fc300;  alias, 1 drivers
v0x562b8c5c8e80_0 .net *"_ivl_20", 0 0, L_0x562b8d0f6970;  1 drivers
L_0x7f38f70daeb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c5c97a0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70daeb8;  1 drivers
L_0x7f38f70daf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c5cac10_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70daf00;  1 drivers
L_0x7f38f70daf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c5cb5b0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70daf48;  1 drivers
L_0x7f38f70daf90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c5cbed0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70daf90;  1 drivers
v0x562b8c5cea00_0 .net "a", 0 0, L_0x562b8d0f33e0;  1 drivers
v0x562b8c5cf280_0 .net "a_abs", 0 0, L_0x562b8d0f4170;  1 drivers
v0x562b8c5cffe0_0 .net "b", 0 0, L_0x562b8d0f4640;  1 drivers
v0x562b8c5d07b0_0 .net "b_abs", 0 0, L_0x562b8d0f53d0;  1 drivers
v0x562b8c5d1150_0 .net "c1", 0 0, L_0x562b8d0f7a80;  1 drivers
v0x562b8c5d1a70_0 .net "c2", 0 0, L_0x562b8d0f8a50;  1 drivers
v0x562b8c5d2ee0_0 .net "c3", 0 0, L_0x562b8d0fa920;  1 drivers
v0x562b8c5d3880_0 .net "c4", 0 0, L_0x562b8d0fc530;  1 drivers
v0x562b8c5d41a0_0 .net "neg_a", 0 0, L_0x562b8d0f39b0;  1 drivers
v0x562b8c5d5fb0_0 .net "neg_b", 0 0, L_0x562b8d0f4c10;  1 drivers
v0x562b8c5d68d0_0 .net "temp", 3 0, L_0x562b8d0fa810;  1 drivers
v0x562b8c5daaf0_0 .net "term1", 3 0, L_0x562b8d0f8ac0;  1 drivers
v0x562b8c5db410_0 .net "term2", 3 0, L_0x562b8d0f8b60;  1 drivers
v0x562b8c5dc170_0 .net "term3", 3 0, L_0x562b8d0f8ca0;  1 drivers
v0x562b8c5dc940_0 .net "z0", 1 0, L_0x562b8d0f3000;  1 drivers
v0x562b8c5dd2e0_0 .net "z1", 1 0, L_0x562b8d0f88b0;  1 drivers
v0x562b8c5ddc00_0 .net "z1_1", 1 0, L_0x562b8d0f69e0;  1 drivers
v0x562b8c5df070_0 .net "z1_2", 1 0, L_0x562b8d0f7970;  1 drivers
v0x562b8c5dfa10_0 .net "z1_3", 1 0, L_0x562b8d0f5830;  1 drivers
v0x562b8c5e0330_0 .net "z1_4", 1 0, L_0x562b8d0f67f0;  1 drivers
v0x562b8c5e17a0_0 .net "z2", 1 0, L_0x562b8d0f2b80;  1 drivers
L_0x562b8d0f2c70 .part L_0x562b8d0efbc0, 1, 1;
L_0x562b8d0f2e10 .part L_0x562b8d0f2780, 1, 1;
L_0x562b8d0f30a0 .part L_0x562b8d0efbc0, 0, 1;
L_0x562b8d0f3140 .part L_0x562b8d0f2780, 0, 1;
L_0x562b8d0f4210 .part L_0x562b8d0efbc0, 0, 1;
L_0x562b8d0f42b0 .part L_0x562b8d0efbc0, 1, 1;
L_0x562b8d0f5470 .part L_0x562b8d0f2780, 1, 1;
L_0x562b8d0f5510 .part L_0x562b8d0f2780, 0, 1;
L_0x562b8d0f69e0 .functor MUXZ 2, L_0x562b8d0f5830, L_0x562b8d0f67f0, L_0x562b8d0f6970, C4<>;
L_0x562b8d0f8ac0 .concat [ 2 2 0 0], L_0x562b8d0f3000, L_0x7f38f70daeb8;
L_0x562b8d0f8b60 .concat [ 1 2 1 0], L_0x7f38f70daf48, L_0x562b8d0f88b0, L_0x7f38f70daf00;
L_0x562b8d0f8ca0 .concat [ 2 2 0 0], L_0x7f38f70daf90, L_0x562b8d0f2b80;
S_0x562b8ca669e0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ccf5e00 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d0f36f0 .functor NOT 1, L_0x562b8d0f42b0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dac78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f3850 .functor BUFZ 1, L_0x7f38f70dac78, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f39b0 .functor NOT 1, L_0x562b8d0f3910, C4<0>, C4<0>, C4<0>;
v0x562b8c483600_0 .net "D", 0 0, L_0x562b8d0f33e0;  alias, 1 drivers
v0x562b8c483dd0_0 .net *"_ivl_9", 0 0, L_0x562b8d0f3850;  1 drivers
v0x562b8c484770_0 .net "a", 0 0, L_0x562b8d0f4210;  1 drivers
v0x562b8c485090_0 .net "abs_D", 0 0, L_0x562b8d0f4170;  alias, 1 drivers
v0x562b8c489450_0 .net "b", 0 0, L_0x562b8d0f42b0;  1 drivers
v0x562b8c489d70_0 .net "b_comp", 0 0, L_0x562b8d0f36f0;  1 drivers
v0x562b8c48aad0_0 .net "carry", 1 0, L_0x562b8d0f3760;  1 drivers
v0x562b8c48b2a0_0 .net "cin", 0 0, L_0x7f38f70dac78;  1 drivers
v0x562b8c48bc40_0 .net "is_pos", 0 0, L_0x562b8d0f3910;  1 drivers
v0x562b8c48c560_0 .net "negative", 0 0, L_0x562b8d0f39b0;  alias, 1 drivers
v0x562b8c48d9d0_0 .net "twos", 0 0, L_0x562b8d0f3d80;  1 drivers
L_0x562b8d0f35c0 .part L_0x562b8d0f3760, 0, 1;
L_0x562b8d0f3760 .concat8 [ 1 1 0 0], L_0x562b8d0f3850, L_0x562b8d0f3550;
L_0x562b8d0f3910 .part L_0x562b8d0f3760, 1, 1;
L_0x562b8d0f4170 .functor MUXZ 1, L_0x562b8d0f3d80, L_0x562b8d0f33e0, L_0x562b8d0f3910, C4<>;
S_0x562b8c8ac230 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ca669e0;
 .timescale 0 0;
P_0x562b8ccbb180 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c8b2570 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c8ac230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f3550 .functor OR 1, L_0x562b8d0f3250, L_0x562b8d0f34e0, C4<0>, C4<0>;
v0x562b8c45c210_0 .net "S", 0 0, L_0x562b8d0f33e0;  alias, 1 drivers
v0x562b8c45cb30_0 .net "a", 0 0, L_0x562b8d0f4210;  alias, 1 drivers
v0x562b8c45d890_0 .net "b", 0 0, L_0x562b8d0f36f0;  alias, 1 drivers
v0x562b8c45e060_0 .net "cin", 0 0, L_0x562b8d0f35c0;  1 drivers
v0x562b8c45ea00_0 .net "cout", 0 0, L_0x562b8d0f3550;  1 drivers
v0x562b8c45f320_0 .net "cout1", 0 0, L_0x562b8d0f3250;  1 drivers
v0x562b8c45a6e0_0 .net "cout2", 0 0, L_0x562b8d0f34e0;  1 drivers
v0x562b8c461a00_0 .net "s1", 0 0, L_0x562b8d0f31e0;  1 drivers
S_0x562b8c8aa060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8b2570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f31e0 .functor XOR 1, L_0x562b8d0f4210, L_0x562b8d0f36f0, C4<0>, C4<0>;
L_0x562b8d0f3250 .functor AND 1, L_0x562b8d0f4210, L_0x562b8d0f36f0, C4<1>, C4<1>;
v0x562b8c444fc0_0 .net "S", 0 0, L_0x562b8d0f31e0;  alias, 1 drivers
v0x562b8c4458e0_0 .net "a", 0 0, L_0x562b8d0f4210;  alias, 1 drivers
v0x562b8c424ec0_0 .net "b", 0 0, L_0x562b8d0f36f0;  alias, 1 drivers
v0x562b8c455d80_0 .net "cout", 0 0, L_0x562b8d0f3250;  alias, 1 drivers
S_0x562b8c84db70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8b2570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f33e0 .functor XOR 1, L_0x562b8d0f35c0, L_0x562b8d0f31e0, C4<0>, C4<0>;
L_0x562b8d0f34e0 .functor AND 1, L_0x562b8d0f35c0, L_0x562b8d0f31e0, C4<1>, C4<1>;
v0x562b8c4566a0_0 .net "S", 0 0, L_0x562b8d0f33e0;  alias, 1 drivers
v0x562b8c457d40_0 .net "a", 0 0, L_0x562b8d0f35c0;  alias, 1 drivers
v0x562b8c4586c0_0 .net "b", 0 0, L_0x562b8d0f31e0;  alias, 1 drivers
v0x562b8c458fe0_0 .net "cout", 0 0, L_0x562b8d0f34e0;  alias, 1 drivers
S_0x562b8c8538b0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ca669e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8ccaa9a0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d0f3ac0 .functor NOT 1, L_0x562b8d0f33e0, C4<0>, C4<0>, C4<0>;
v0x562b8c47ea30_0 .net "cout", 0 0, L_0x562b8d0f4060;  1 drivers
v0x562b8c47f350_0 .net "i", 0 0, L_0x562b8d0f33e0;  alias, 1 drivers
v0x562b8c481f80_0 .net "o", 0 0, L_0x562b8d0f3d80;  alias, 1 drivers
v0x562b8c4828a0_0 .net "temp2", 0 0, L_0x562b8d0f3ac0;  1 drivers
S_0x562b8c85ad80 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c8538b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cca3410 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dac30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f3ff0 .functor BUFZ 1, L_0x7f38f70dac30, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f4060 .functor BUFZ 1, L_0x562b8d0f3f80, C4<0>, C4<0>, C4<0>;
v0x562b8c472ee0_0 .net "S", 0 0, L_0x562b8d0f3d80;  alias, 1 drivers
v0x562b8c46e790_0 .net "a", 0 0, L_0x562b8d0f3ac0;  alias, 1 drivers
L_0x7f38f70dabe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c47c240_0 .net "b", 0 0, L_0x7f38f70dabe8;  1 drivers
v0x562b8c47cb60 .array "carry", 0 1;
v0x562b8c47cb60_0 .net v0x562b8c47cb60 0, 0 0, L_0x562b8d0f3ff0; 1 drivers
v0x562b8c47cb60_1 .net v0x562b8c47cb60 1, 0 0, L_0x562b8d0f3f80; 1 drivers
v0x562b8c47d8c0_0 .net "cin", 0 0, L_0x7f38f70dac30;  1 drivers
v0x562b8c47e090_0 .net "cout", 0 0, L_0x562b8d0f4060;  alias, 1 drivers
S_0x562b8ca78b10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c85ad80;
 .timescale 0 0;
P_0x562b8cc9be80 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c81b080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca78b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f3f80 .functor OR 1, L_0x562b8d0f3c30, L_0x562b8d0f3e80, C4<0>, C4<0>;
v0x562b8c467140_0 .net "S", 0 0, L_0x562b8d0f3d80;  alias, 1 drivers
v0x562b8c463ca0_0 .net "a", 0 0, L_0x562b8d0f3ac0;  alias, 1 drivers
v0x562b8c46d1e0_0 .net "b", 0 0, L_0x7f38f70dabe8;  alias, 1 drivers
v0x562b8c46db00_0 .net "cin", 0 0, L_0x562b8d0f3ff0;  alias, 1 drivers
v0x562b8c470700_0 .net "cout", 0 0, L_0x562b8d0f3f80;  alias, 1 drivers
v0x562b8c471020_0 .net "cout1", 0 0, L_0x562b8d0f3c30;  1 drivers
v0x562b8c46e540_0 .net "cout2", 0 0, L_0x562b8d0f3e80;  1 drivers
v0x562b8c46eb00_0 .net "s1", 0 0, L_0x562b8d0f3bc0;  1 drivers
S_0x562b8c8085c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c81b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f3bc0 .functor XOR 1, L_0x562b8d0f3ac0, L_0x7f38f70dabe8, C4<0>, C4<0>;
L_0x562b8d0f3c30 .functor AND 1, L_0x562b8d0f3ac0, L_0x7f38f70dabe8, C4<1>, C4<1>;
v0x562b8c465b90_0 .net "S", 0 0, L_0x562b8d0f3bc0;  alias, 1 drivers
v0x562b8c4664b0_0 .net "a", 0 0, L_0x562b8d0f3ac0;  alias, 1 drivers
v0x562b8c4690b0_0 .net "b", 0 0, L_0x7f38f70dabe8;  alias, 1 drivers
v0x562b8c4699d0_0 .net "cout", 0 0, L_0x562b8d0f3c30;  alias, 1 drivers
S_0x562b8ca68bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c81b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f3d80 .functor XOR 1, L_0x562b8d0f3ff0, L_0x562b8d0f3bc0, C4<0>, C4<0>;
L_0x562b8d0f3e80 .functor AND 1, L_0x562b8d0f3ff0, L_0x562b8d0f3bc0, C4<1>, C4<1>;
v0x562b8c46b140_0 .net "S", 0 0, L_0x562b8d0f3d80;  alias, 1 drivers
v0x562b8c466ef0_0 .net "a", 0 0, L_0x562b8d0f3ff0;  alias, 1 drivers
v0x562b8c4674b0_0 .net "b", 0 0, L_0x562b8d0f3bc0;  alias, 1 drivers
v0x562b8c46b890_0 .net "cout", 0 0, L_0x562b8d0f3e80;  alias, 1 drivers
S_0x562b8ca6b430 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d0f2af0 .functor AND 1, L_0x562b8d0f2c70, L_0x562b8d0f2e10, C4<1>, C4<1>;
v0x562b8c48e370_0 .net "X", 0 0, L_0x562b8d0f2c70;  1 drivers
v0x562b8c48ec90_0 .net "Y", 0 0, L_0x562b8d0f2e10;  1 drivers
v0x562b8c490100_0 .net "Z", 1 0, L_0x562b8d0f2b80;  alias, 1 drivers
L_0x7f38f70dab58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c490aa0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dab58;  1 drivers
v0x562b8c4913c0_0 .net "z", 0 0, L_0x562b8d0f2af0;  1 drivers
L_0x562b8d0f2b80 .concat [ 1 1 0 0], L_0x562b8d0f2af0, L_0x7f38f70dab58;
S_0x562b8ca6dcb0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d0f2f90 .functor AND 1, L_0x562b8d0f30a0, L_0x562b8d0f3140, C4<1>, C4<1>;
v0x562b8c475860_0 .net "X", 0 0, L_0x562b8d0f30a0;  1 drivers
v0x562b8c476180_0 .net "Y", 0 0, L_0x562b8d0f3140;  1 drivers
v0x562b8c476ee0_0 .net "Z", 1 0, L_0x562b8d0f3000;  alias, 1 drivers
L_0x7f38f70daba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c4776b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70daba0;  1 drivers
v0x562b8c478050_0 .net "z", 0 0, L_0x562b8d0f2f90;  1 drivers
L_0x562b8d0f3000 .concat [ 1 1 0 0], L_0x562b8d0f2f90, L_0x7f38f70daba0;
S_0x562b8ca73cb0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cc7bd60 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d0f4950 .functor NOT 1, L_0x562b8d0f5510, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dad50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f4ab0 .functor BUFZ 1, L_0x7f38f70dad50, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f4c10 .functor NOT 1, L_0x562b8d0f4b70, C4<0>, C4<0>, C4<0>;
v0x562b8c4c3350_0 .net "D", 0 0, L_0x562b8d0f4640;  alias, 1 drivers
v0x562b8c4c3c70_0 .net *"_ivl_9", 0 0, L_0x562b8d0f4ab0;  1 drivers
v0x562b8c4c50e0_0 .net "a", 0 0, L_0x562b8d0f5470;  1 drivers
v0x562b8c4c5a80_0 .net "abs_D", 0 0, L_0x562b8d0f53d0;  alias, 1 drivers
v0x562b8c4c63a0_0 .net "b", 0 0, L_0x562b8d0f5510;  1 drivers
v0x562b8c4c7810_0 .net "b_comp", 0 0, L_0x562b8d0f4950;  1 drivers
v0x562b8c4c81b0_0 .net "carry", 1 0, L_0x562b8d0f49c0;  1 drivers
v0x562b8c4c8ad0_0 .net "cin", 0 0, L_0x7f38f70dad50;  1 drivers
v0x562b8c4c9f40_0 .net "is_pos", 0 0, L_0x562b8d0f4b70;  1 drivers
v0x562b8c4ca8e0_0 .net "negative", 0 0, L_0x562b8d0f4c10;  alias, 1 drivers
v0x562b8c4cb200_0 .net "twos", 0 0, L_0x562b8d0f4fe0;  1 drivers
L_0x562b8d0f4820 .part L_0x562b8d0f49c0, 0, 1;
L_0x562b8d0f49c0 .concat8 [ 1 1 0 0], L_0x562b8d0f4ab0, L_0x562b8d0f47b0;
L_0x562b8d0f4b70 .part L_0x562b8d0f49c0, 1, 1;
L_0x562b8d0f53d0 .functor MUXZ 1, L_0x562b8d0f4fe0, L_0x562b8d0f4640, L_0x562b8d0f4b70, C4<>;
S_0x562b8ca763e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ca73cb0;
 .timescale 0 0;
P_0x562b8cc76f00 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c82b790 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ca763e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f47b0 .functor OR 1, L_0x562b8d0f4460, L_0x562b8d0f4740, C4<0>, C4<0>;
v0x562b8c498d70_0 .net "S", 0 0, L_0x562b8d0f4640;  alias, 1 drivers
v0x562b8c499690_0 .net "a", 0 0, L_0x562b8d0f5470;  alias, 1 drivers
v0x562b8c49ab00_0 .net "b", 0 0, L_0x562b8d0f4950;  alias, 1 drivers
v0x562b8c49b4a0_0 .net "cin", 0 0, L_0x562b8d0f4820;  1 drivers
v0x562b8c49bdc0_0 .net "cout", 0 0, L_0x562b8d0f47b0;  1 drivers
v0x562b8c47b3a0_0 .net "cout1", 0 0, L_0x562b8d0f4460;  1 drivers
v0x562b8c4a9fd0_0 .net "cout2", 0 0, L_0x562b8d0f4740;  1 drivers
v0x562b8c4aa8f0_0 .net "s1", 0 0, L_0x562b8d0f43f0;  1 drivers
S_0x562b8c814990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c82b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f43f0 .functor XOR 1, L_0x562b8d0f5470, L_0x562b8d0f4950, C4<0>, C4<0>;
L_0x562b8d0f4460 .functor AND 1, L_0x562b8d0f5470, L_0x562b8d0f4950, C4<1>, C4<1>;
v0x562b8c47aad0_0 .net "S", 0 0, L_0x562b8d0f43f0;  alias, 1 drivers
v0x562b8c493ef0_0 .net "a", 0 0, L_0x562b8d0f5470;  alias, 1 drivers
v0x562b8c494770_0 .net "b", 0 0, L_0x562b8d0f4950;  alias, 1 drivers
v0x562b8c4954d0_0 .net "cout", 0 0, L_0x562b8d0f4460;  alias, 1 drivers
S_0x562b8c817210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c82b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f4640 .functor XOR 1, L_0x562b8d0f4820, L_0x562b8d0f43f0, C4<0>, C4<0>;
L_0x562b8d0f4740 .functor AND 1, L_0x562b8d0f4820, L_0x562b8d0f43f0, C4<1>, C4<1>;
v0x562b8c495ca0_0 .net "S", 0 0, L_0x562b8d0f4640;  alias, 1 drivers
v0x562b8c496640_0 .net "a", 0 0, L_0x562b8d0f4820;  alias, 1 drivers
v0x562b8c496f60_0 .net "b", 0 0, L_0x562b8d0f43f0;  alias, 1 drivers
v0x562b8c4983d0_0 .net "cout", 0 0, L_0x562b8d0f4740;  alias, 1 drivers
S_0x562b8c81f3a0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ca73cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cc640a0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d0f4d20 .functor NOT 1, L_0x562b8d0f4640, C4<0>, C4<0>, C4<0>;
v0x562b8c4c0b60_0 .net "cout", 0 0, L_0x562b8d0f52c0;  1 drivers
v0x562b8c4c1480_0 .net "i", 0 0, L_0x562b8d0f4640;  alias, 1 drivers
v0x562b8c4c21e0_0 .net "o", 0 0, L_0x562b8d0f4fe0;  alias, 1 drivers
v0x562b8c4c29b0_0 .net "temp2", 0 0, L_0x562b8d0f4d20;  1 drivers
S_0x562b8c821ad0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c81f3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cc16d50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dad08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f5250 .functor BUFZ 1, L_0x7f38f70dad08, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f52c0 .functor BUFZ 1, L_0x562b8d0f51e0, C4<0>, C4<0>, C4<0>;
v0x562b8c4b8f50_0 .net "S", 0 0, L_0x562b8d0f4fe0;  alias, 1 drivers
v0x562b8c4b98f0_0 .net "a", 0 0, L_0x562b8d0f4d20;  alias, 1 drivers
L_0x7f38f70dacc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c4ba210_0 .net "b", 0 0, L_0x7f38f70dacc0;  1 drivers
v0x562b8c4bb680 .array "carry", 0 1;
v0x562b8c4bb680_0 .net v0x562b8c4bb680 0, 0 0, L_0x562b8d0f5250; 1 drivers
v0x562b8c4bb680_1 .net v0x562b8c4bb680 1, 0 0, L_0x562b8d0f51e0; 1 drivers
v0x562b8c4bc020_0 .net "cin", 0 0, L_0x7f38f70dad08;  1 drivers
v0x562b8c4bc940_0 .net "cout", 0 0, L_0x562b8d0f52c0;  alias, 1 drivers
S_0x562b8c824200 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c821ad0;
 .timescale 0 0;
P_0x562b8cc31c60 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c826930 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c824200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f51e0 .functor OR 1, L_0x562b8d0f4e90, L_0x562b8d0f50e0, C4<0>, C4<0>;
v0x562b8c4b1620_0 .net "S", 0 0, L_0x562b8d0f4fe0;  alias, 1 drivers
v0x562b8c4b1f40_0 .net "a", 0 0, L_0x562b8d0f4d20;  alias, 1 drivers
v0x562b8c4b4a70_0 .net "b", 0 0, L_0x7f38f70dacc0;  alias, 1 drivers
v0x562b8c4b52f0_0 .net "cin", 0 0, L_0x562b8d0f5250;  alias, 1 drivers
v0x562b8c4b6050_0 .net "cout", 0 0, L_0x562b8d0f51e0;  alias, 1 drivers
v0x562b8c4b6820_0 .net "cout1", 0 0, L_0x562b8d0f4e90;  1 drivers
v0x562b8c4b71c0_0 .net "cout2", 0 0, L_0x562b8d0f50e0;  1 drivers
v0x562b8c4b7ae0_0 .net "s1", 0 0, L_0x562b8d0f4e20;  1 drivers
S_0x562b8c829060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c826930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f4e20 .functor XOR 1, L_0x562b8d0f4d20, L_0x7f38f70dacc0, C4<0>, C4<0>;
L_0x562b8d0f4e90 .functor AND 1, L_0x562b8d0f4d20, L_0x7f38f70dacc0, C4<1>, C4<1>;
v0x562b8c4ab650_0 .net "S", 0 0, L_0x562b8d0f4e20;  alias, 1 drivers
v0x562b8c4abe20_0 .net "a", 0 0, L_0x562b8d0f4d20;  alias, 1 drivers
v0x562b8c4ac7c0_0 .net "b", 0 0, L_0x7f38f70dacc0;  alias, 1 drivers
v0x562b8c4ad0e0_0 .net "cout", 0 0, L_0x562b8d0f4e90;  alias, 1 drivers
S_0x562b8c812110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c826930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f4fe0 .functor XOR 1, L_0x562b8d0f5250, L_0x562b8d0f4e20, C4<0>, C4<0>;
L_0x562b8d0f50e0 .functor AND 1, L_0x562b8d0f5250, L_0x562b8d0f4e20, C4<1>, C4<1>;
v0x562b8c4ae550_0 .net "S", 0 0, L_0x562b8d0f4fe0;  alias, 1 drivers
v0x562b8c4aeef0_0 .net "a", 0 0, L_0x562b8d0f5250;  alias, 1 drivers
v0x562b8c4af810_0 .net "b", 0 0, L_0x562b8d0f4e20;  alias, 1 drivers
v0x562b8c4b0c80_0 .net "cout", 0 0, L_0x562b8d0f50e0;  alias, 1 drivers
S_0x562b8c7d19f0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d0f56a0 .functor AND 1, L_0x562b8d0f4170, L_0x562b8d0f53d0, C4<1>, C4<1>;
v0x562b8c4cc670_0 .net "X", 0 0, L_0x562b8d0f4170;  alias, 1 drivers
v0x562b8c4cd010_0 .net "Y", 0 0, L_0x562b8d0f53d0;  alias, 1 drivers
v0x562b8c4cd930_0 .net "Z", 1 0, L_0x562b8d0f5830;  alias, 1 drivers
L_0x7f38f70dad98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c4ceda0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dad98;  1 drivers
v0x562b8c4cf740_0 .net "z", 0 0, L_0x562b8d0f56a0;  1 drivers
L_0x562b8d0f5830 .concat [ 1 1 0 0], L_0x562b8d0f56a0, L_0x7f38f70dad98;
S_0x562b8c7d4120 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cbbcb00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dae70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f7a10 .functor BUFZ 1, L_0x7f38f70dae70, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f7a80 .functor BUFZ 1, L_0x562b8d0f76a0, C4<0>, C4<0>, C4<0>;
v0x562b8c4df580_0 .net "S", 1 0, L_0x562b8d0f7970;  alias, 1 drivers
v0x562b8c4e09f0_0 .net "a", 1 0, L_0x562b8d0f3000;  alias, 1 drivers
v0x562b8c4e1390_0 .net "b", 1 0, L_0x562b8d0f2b80;  alias, 1 drivers
v0x562b8c4e1cb0 .array "carry", 0 2;
v0x562b8c4e1cb0_0 .net v0x562b8c4e1cb0 0, 0 0, L_0x562b8d0f7a10; 1 drivers
v0x562b8c4e1cb0_1 .net v0x562b8c4e1cb0 1, 0 0, L_0x562b8d0f6fd0; 1 drivers
v0x562b8c4e1cb0_2 .net v0x562b8c4e1cb0 2, 0 0, L_0x562b8d0f76a0; 1 drivers
v0x562b8c4e3120_0 .net "cin", 0 0, L_0x7f38f70dae70;  1 drivers
v0x562b8c4e3ac0_0 .net "cout", 0 0, L_0x562b8d0f7a80;  alias, 1 drivers
L_0x562b8d0f70d0 .part L_0x562b8d0f3000, 0, 1;
L_0x562b8d0f7290 .part L_0x562b8d0f2b80, 0, 1;
L_0x562b8d0f7710 .part L_0x562b8d0f3000, 1, 1;
L_0x562b8d0f7840 .part L_0x562b8d0f2b80, 1, 1;
L_0x562b8d0f7970 .concat8 [ 1 1 0 0], L_0x562b8d0f6d80, L_0x562b8d0f7530;
S_0x562b8c7d6850 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c7d4120;
 .timescale 0 0;
P_0x562b8cbb5570 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c604340 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7d6850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f6fd0 .functor OR 1, L_0x562b8d0f6cc0, L_0x562b8d0f6ed0, C4<0>, C4<0>;
v0x562b8c4a1120_0 .net "S", 0 0, L_0x562b8d0f6d80;  1 drivers
v0x562b8c4a1a40_0 .net "a", 0 0, L_0x562b8d0f70d0;  1 drivers
v0x562b8c4a2eb0_0 .net "b", 0 0, L_0x562b8d0f7290;  1 drivers
v0x562b8c4a3850_0 .net "cin", 0 0, L_0x562b8d0f7a10;  alias, 1 drivers
v0x562b8c4a4170_0 .net "cout", 0 0, L_0x562b8d0f6fd0;  alias, 1 drivers
v0x562b8c4a55e0_0 .net "cout1", 0 0, L_0x562b8d0f6cc0;  1 drivers
v0x562b8c4a5f80_0 .net "cout2", 0 0, L_0x562b8d0f6ed0;  1 drivers
v0x562b8c4a68a0_0 .net "s1", 0 0, L_0x562b8d0f6bb0;  1 drivers
S_0x562b8c80a790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c604340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f6bb0 .functor XOR 1, L_0x562b8d0f70d0, L_0x562b8d0f7290, C4<0>, C4<0>;
L_0x562b8d0f6cc0 .functor AND 1, L_0x562b8d0f70d0, L_0x562b8d0f7290, C4<1>, C4<1>;
v0x562b8c4d0060_0 .net "S", 0 0, L_0x562b8d0f6bb0;  alias, 1 drivers
v0x562b8c4d14d0_0 .net "a", 0 0, L_0x562b8d0f70d0;  alias, 1 drivers
v0x562b8c4d1e70_0 .net "b", 0 0, L_0x562b8d0f7290;  alias, 1 drivers
v0x562b8c4d2790_0 .net "cout", 0 0, L_0x562b8d0f6cc0;  alias, 1 drivers
S_0x562b8c80d010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c604340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f6d80 .functor XOR 1, L_0x562b8d0f7a10, L_0x562b8d0f6bb0, C4<0>, C4<0>;
L_0x562b8d0f6ed0 .functor AND 1, L_0x562b8d0f7a10, L_0x562b8d0f6bb0, C4<1>, C4<1>;
v0x562b8c49e9d0_0 .net "S", 0 0, L_0x562b8d0f6d80;  alias, 1 drivers
v0x562b8c49f250_0 .net "a", 0 0, L_0x562b8d0f7a10;  alias, 1 drivers
v0x562b8c49ffb0_0 .net "b", 0 0, L_0x562b8d0f6bb0;  alias, 1 drivers
v0x562b8c4a0780_0 .net "cout", 0 0, L_0x562b8d0f6ed0;  alias, 1 drivers
S_0x562b8c80f890 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c7d4120;
 .timescale 0 0;
P_0x562b8cc0cce0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c7cf2c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c80f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f76a0 .functor OR 1, L_0x562b8d0f74c0, L_0x562b8d0f7630, C4<0>, C4<0>;
v0x562b8c4d9460_0 .net "S", 0 0, L_0x562b8d0f7530;  1 drivers
v0x562b8c4d9e00_0 .net "a", 0 0, L_0x562b8d0f7710;  1 drivers
v0x562b8c4da720_0 .net "b", 0 0, L_0x562b8d0f7840;  1 drivers
v0x562b8c4dbb90_0 .net "cin", 0 0, L_0x562b8d0f6fd0;  alias, 1 drivers
v0x562b8c4dc530_0 .net "cout", 0 0, L_0x562b8d0f76a0;  alias, 1 drivers
v0x562b8c4dce50_0 .net "cout1", 0 0, L_0x562b8d0f74c0;  1 drivers
v0x562b8c4de2c0_0 .net "cout2", 0 0, L_0x562b8d0f7630;  1 drivers
v0x562b8c4dec60_0 .net "s1", 0 0, L_0x562b8d0f7450;  1 drivers
S_0x562b8c7be070 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7cf2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f7450 .functor XOR 1, L_0x562b8d0f7710, L_0x562b8d0f7840, C4<0>, C4<0>;
L_0x562b8d0f74c0 .functor AND 1, L_0x562b8d0f7710, L_0x562b8d0f7840, C4<1>, C4<1>;
v0x562b8c49dd90_0 .net "S", 0 0, L_0x562b8d0f7450;  alias, 1 drivers
v0x562b8c4a89a0_0 .net "a", 0 0, L_0x562b8d0f7710;  alias, 1 drivers
v0x562b8c4d5160_0 .net "b", 0 0, L_0x562b8d0f7840;  alias, 1 drivers
v0x562b8c4d5940_0 .net "cout", 0 0, L_0x562b8d0f74c0;  alias, 1 drivers
S_0x562b8c7c07a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7cf2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f7530 .functor XOR 1, L_0x562b8d0f6fd0, L_0x562b8d0f7450, C4<0>, C4<0>;
L_0x562b8d0f7630 .functor AND 1, L_0x562b8d0f6fd0, L_0x562b8d0f7450, C4<1>, C4<1>;
v0x562b8c4d6560_0 .net "S", 0 0, L_0x562b8d0f7530;  alias, 1 drivers
v0x562b8c4d6d30_0 .net "a", 0 0, L_0x562b8d0f6fd0;  alias, 1 drivers
v0x562b8c4d76d0_0 .net "b", 0 0, L_0x562b8d0f7450;  alias, 1 drivers
v0x562b8c4d7ff0_0 .net "cout", 0 0, L_0x562b8d0f7630;  alias, 1 drivers
S_0x562b8c7c2ed0 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cbfe1c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d0f8950 .functor BUFZ 1, L_0x562b8d0f7a80, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f8a50 .functor BUFZ 1, L_0x562b8d0f8500, C4<0>, C4<0>, C4<0>;
v0x562b8c4f6550_0 .net "S", 1 0, L_0x562b8d0f88b0;  alias, 1 drivers
v0x562b8c4f6b10_0 .net "a", 1 0, L_0x562b8d0f7970;  alias, 1 drivers
v0x562b8c4faef0_0 .net "b", 1 0, L_0x562b8d0f69e0;  alias, 1 drivers
v0x562b8c4f67a0 .array "carry", 0 2;
v0x562b8c4f67a0_0 .net v0x562b8c4f67a0 0, 0 0, L_0x562b8d0f8950; 1 drivers
v0x562b8c4f67a0_1 .net v0x562b8c4f67a0 1, 0 0, L_0x562b8d0f7ec0; 1 drivers
v0x562b8c4f67a0_2 .net v0x562b8c4f67a0 2, 0 0, L_0x562b8d0f8500; 1 drivers
v0x562b8c504250_0 .net "cin", 0 0, L_0x562b8d0f7a80;  alias, 1 drivers
v0x562b8c504b70_0 .net "cout", 0 0, L_0x562b8d0f8a50;  alias, 1 drivers
L_0x562b8d0f7fc0 .part L_0x562b8d0f7970, 0, 1;
L_0x562b8d0f8180 .part L_0x562b8d0f69e0, 0, 1;
L_0x562b8d0f85c0 .part L_0x562b8d0f7970, 1, 1;
L_0x562b8d0f86f0 .part L_0x562b8d0f69e0, 1, 1;
L_0x562b8d0f88b0 .concat8 [ 1 1 0 0], L_0x562b8d0f7c70, L_0x562b8d0f8390;
S_0x562b8c7c5600 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c7c2ed0;
 .timescale 0 0;
P_0x562b8cbf6c30 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c7c7d30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7c5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f7ec0 .functor OR 1, L_0x562b8d0f7bb0, L_0x562b8d0f7dc0, C4<0>, C4<0>;
v0x562b8c565a20_0 .net "S", 0 0, L_0x562b8d0f7c70;  1 drivers
v0x562b8c568c50_0 .net "a", 0 0, L_0x562b8d0f7fc0;  1 drivers
v0x562b8c569570_0 .net "b", 0 0, L_0x562b8d0f8180;  1 drivers
v0x562b8c56a2d0_0 .net "cin", 0 0, L_0x562b8d0f8950;  alias, 1 drivers
v0x562b8c56aaa0_0 .net "cout", 0 0, L_0x562b8d0f7ec0;  alias, 1 drivers
v0x562b8c56b440_0 .net "cout1", 0 0, L_0x562b8d0f7bb0;  1 drivers
v0x562b8c56bd60_0 .net "cout2", 0 0, L_0x562b8d0f7dc0;  1 drivers
v0x562b8c56de30_0 .net "s1", 0 0, L_0x562b8d0f7af0;  1 drivers
S_0x562b8c7ca460 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7c7d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f7af0 .functor XOR 1, L_0x562b8d0f7fc0, L_0x562b8d0f8180, C4<0>, C4<0>;
L_0x562b8d0f7bb0 .functor AND 1, L_0x562b8d0f7fc0, L_0x562b8d0f8180, C4<1>, C4<1>;
v0x562b8c4e43e0_0 .net "S", 0 0, L_0x562b8d0f7af0;  alias, 1 drivers
v0x562b8c4e5850_0 .net "a", 0 0, L_0x562b8d0f7fc0;  alias, 1 drivers
v0x562b8c4e61f0_0 .net "b", 0 0, L_0x562b8d0f8180;  alias, 1 drivers
v0x562b8c4e6b10_0 .net "cout", 0 0, L_0x562b8d0f7bb0;  alias, 1 drivers
S_0x562b8c7ccb90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7c7d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f7c70 .functor XOR 1, L_0x562b8d0f8950, L_0x562b8d0f7af0, C4<0>, C4<0>;
L_0x562b8d0f7dc0 .functor AND 1, L_0x562b8d0f8950, L_0x562b8d0f7af0, C4<1>, C4<1>;
v0x562b8c5627c0_0 .net "S", 0 0, L_0x562b8d0f7c70;  alias, 1 drivers
v0x562b8c5630e0_0 .net "a", 0 0, L_0x562b8d0f8950;  alias, 1 drivers
v0x562b8c564780_0 .net "b", 0 0, L_0x562b8d0f7af0;  alias, 1 drivers
v0x562b8c565100_0 .net "cout", 0 0, L_0x562b8d0f7dc0;  alias, 1 drivers
S_0x562b8c7bb940 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c7c2ed0;
 .timescale 0 0;
P_0x562b8cbe1050 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c752bd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7bb940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f8500 .functor OR 1, L_0x562b8d0f8320, L_0x562b8d0f8490, C4<0>, C4<0>;
v0x562b8c4ef4c0_0 .net "S", 0 0, L_0x562b8d0f8390;  1 drivers
v0x562b8c4f38a0_0 .net "a", 0 0, L_0x562b8d0f85c0;  1 drivers
v0x562b8c4ef150_0 .net "b", 0 0, L_0x562b8d0f86f0;  1 drivers
v0x562b8c4ebcb0_0 .net "cin", 0 0, L_0x562b8d0f7ec0;  alias, 1 drivers
v0x562b8c4f51f0_0 .net "cout", 0 0, L_0x562b8d0f8500;  alias, 1 drivers
v0x562b8c4f5b10_0 .net "cout1", 0 0, L_0x562b8d0f8320;  1 drivers
v0x562b8c4f8710_0 .net "cout2", 0 0, L_0x562b8d0f8490;  1 drivers
v0x562b8c4f9030_0 .net "s1", 0 0, L_0x562b8d0f82b0;  1 drivers
S_0x562b8c755300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c752bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f82b0 .functor XOR 1, L_0x562b8d0f85c0, L_0x562b8d0f86f0, C4<0>, C4<0>;
L_0x562b8d0f8320 .functor AND 1, L_0x562b8d0f85c0, L_0x562b8d0f86f0, C4<1>, C4<1>;
v0x562b8c567120_0 .net "S", 0 0, L_0x562b8d0f82b0;  alias, 1 drivers
v0x562b8c56e440_0 .net "a", 0 0, L_0x562b8d0f85c0;  alias, 1 drivers
v0x562b8c4edba0_0 .net "b", 0 0, L_0x562b8d0f86f0;  alias, 1 drivers
v0x562b8c4ee4c0_0 .net "cout", 0 0, L_0x562b8d0f8320;  alias, 1 drivers
S_0x562b8c757a30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c752bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f8390 .functor XOR 1, L_0x562b8d0f7ec0, L_0x562b8d0f82b0, C4<0>, C4<0>;
L_0x562b8d0f8490 .functor AND 1, L_0x562b8d0f7ec0, L_0x562b8d0f82b0, C4<1>, C4<1>;
v0x562b8c4f10c0_0 .net "S", 0 0, L_0x562b8d0f8390;  alias, 1 drivers
v0x562b8c4f19e0_0 .net "a", 0 0, L_0x562b8d0f7ec0;  alias, 1 drivers
v0x562b8c4f3150_0 .net "b", 0 0, L_0x562b8d0f82b0;  alias, 1 drivers
v0x562b8c4eef00_0 .net "cout", 0 0, L_0x562b8d0f8490;  alias, 1 drivers
S_0x562b8c75a160 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cbca5a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dafd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0fa8b0 .functor BUFZ 1, L_0x7f38f70dafd8, C4<0>, C4<0>, C4<0>;
L_0x562b8d0fa920 .functor BUFZ 1, L_0x562b8d0fa4a0, C4<0>, C4<0>, C4<0>;
v0x562b8c542e00_0 .net "S", 3 0, L_0x562b8d0fa810;  alias, 1 drivers
v0x562b8c545a30_0 .net "a", 3 0, L_0x562b8d0f8ac0;  alias, 1 drivers
v0x562b8c546350_0 .net "b", 3 0, L_0x562b8d0f8b60;  alias, 1 drivers
v0x562b8c5470b0 .array "carry", 0 4;
v0x562b8c5470b0_0 .net v0x562b8c5470b0 0, 0 0, L_0x562b8d0fa8b0; 1 drivers
v0x562b8c5470b0_1 .net v0x562b8c5470b0 1, 0 0, L_0x562b8d0f9270; 1 drivers
v0x562b8c5470b0_2 .net v0x562b8c5470b0 2, 0 0, L_0x562b8d0f9820; 1 drivers
v0x562b8c5470b0_3 .net v0x562b8c5470b0 3, 0 0, L_0x562b8d0f9ef0; 1 drivers
v0x562b8c5470b0_4 .net v0x562b8c5470b0 4, 0 0, L_0x562b8d0fa4a0; 1 drivers
v0x562b8c547880_0 .net "cin", 0 0, L_0x7f38f70dafd8;  1 drivers
v0x562b8c548220_0 .net "cout", 0 0, L_0x562b8d0fa920;  alias, 1 drivers
L_0x562b8d0f9370 .part L_0x562b8d0f8ac0, 0, 1;
L_0x562b8d0f94a0 .part L_0x562b8d0f8b60, 0, 1;
L_0x562b8d0f9920 .part L_0x562b8d0f8ac0, 1, 1;
L_0x562b8d0f9ae0 .part L_0x562b8d0f8b60, 1, 1;
L_0x562b8d0f9ff0 .part L_0x562b8d0f8ac0, 2, 1;
L_0x562b8d0fa120 .part L_0x562b8d0f8b60, 2, 1;
L_0x562b8d0fa560 .part L_0x562b8d0f8ac0, 3, 1;
L_0x562b8d0fa690 .part L_0x562b8d0f8b60, 3, 1;
L_0x562b8d0fa810 .concat8 [ 1 1 1 1], L_0x562b8d0f9020, L_0x562b8d0f96b0, L_0x562b8d0f9d80, L_0x562b8d0fa330;
S_0x562b8c75c890 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c75a160;
 .timescale 0 0;
P_0x562b8cb9a7b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c7b6ae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c75c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f9270 .functor OR 1, L_0x562b8d0f8f60, L_0x562b8d0f9170, C4<0>, C4<0>;
v0x562b8c50c780_0 .net "S", 0 0, L_0x562b8d0f9020;  1 drivers
v0x562b8c50d0a0_0 .net "a", 0 0, L_0x562b8d0f9370;  1 drivers
v0x562b8c511460_0 .net "b", 0 0, L_0x562b8d0f94a0;  1 drivers
v0x562b8c511d80_0 .net "cin", 0 0, L_0x562b8d0fa8b0;  alias, 1 drivers
v0x562b8c5132b0_0 .net "cout", 0 0, L_0x562b8d0f9270;  alias, 1 drivers
v0x562b8c513c50_0 .net "cout1", 0 0, L_0x562b8d0f8f60;  1 drivers
v0x562b8c514570_0 .net "cout2", 0 0, L_0x562b8d0f9170;  1 drivers
v0x562b8c5159e0_0 .net "s1", 0 0, L_0x562b8d0f8e50;  1 drivers
S_0x562b8c7b9210 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7b6ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f8e50 .functor XOR 1, L_0x562b8d0f9370, L_0x562b8d0f94a0, C4<0>, C4<0>;
L_0x562b8d0f8f60 .functor AND 1, L_0x562b8d0f9370, L_0x562b8d0f94a0, C4<1>, C4<1>;
v0x562b8c5058d0_0 .net "S", 0 0, L_0x562b8d0f8e50;  alias, 1 drivers
v0x562b8c5060a0_0 .net "a", 0 0, L_0x562b8d0f9370;  alias, 1 drivers
v0x562b8c506a40_0 .net "b", 0 0, L_0x562b8d0f94a0;  alias, 1 drivers
v0x562b8c507360_0 .net "cout", 0 0, L_0x562b8d0f8f60;  alias, 1 drivers
S_0x562b8c7504a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7b6ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f9020 .functor XOR 1, L_0x562b8d0fa8b0, L_0x562b8d0f8e50, C4<0>, C4<0>;
L_0x562b8d0f9170 .functor AND 1, L_0x562b8d0fa8b0, L_0x562b8d0f8e50, C4<1>, C4<1>;
v0x562b8c509f90_0 .net "S", 0 0, L_0x562b8d0f9020;  alias, 1 drivers
v0x562b8c50a8b0_0 .net "a", 0 0, L_0x562b8d0fa8b0;  alias, 1 drivers
v0x562b8c50b610_0 .net "b", 0 0, L_0x562b8d0f8e50;  alias, 1 drivers
v0x562b8c50bde0_0 .net "cout", 0 0, L_0x562b8d0f9170;  alias, 1 drivers
S_0x562b8c7a0680 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c75a160;
 .timescale 0 0;
P_0x562b8cb64200 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c7a2db0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7a0680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f9820 .functor OR 1, L_0x562b8d0f9640, L_0x562b8d0f97b0, C4<0>, C4<0>;
v0x562b8c4ff6c0_0 .net "S", 0 0, L_0x562b8d0f96b0;  1 drivers
v0x562b8c500060_0 .net "a", 0 0, L_0x562b8d0f9920;  1 drivers
v0x562b8c500980_0 .net "b", 0 0, L_0x562b8d0f9ae0;  1 drivers
v0x562b8c502ae0_0 .net "cin", 0 0, L_0x562b8d0f9270;  alias, 1 drivers
v0x562b8c51bf00_0 .net "cout", 0 0, L_0x562b8d0f9820;  alias, 1 drivers
v0x562b8c51c780_0 .net "cout1", 0 0, L_0x562b8d0f9640;  1 drivers
v0x562b8c51d4e0_0 .net "cout2", 0 0, L_0x562b8d0f97b0;  1 drivers
v0x562b8c51dcb0_0 .net "s1", 0 0, L_0x562b8d0f95d0;  1 drivers
S_0x562b8c7a54e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7a2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f95d0 .functor XOR 1, L_0x562b8d0f9920, L_0x562b8d0f9ae0, C4<0>, C4<0>;
L_0x562b8d0f9640 .functor AND 1, L_0x562b8d0f9920, L_0x562b8d0f9ae0, C4<1>, C4<1>;
v0x562b8c516380_0 .net "S", 0 0, L_0x562b8d0f95d0;  alias, 1 drivers
v0x562b8c516ca0_0 .net "a", 0 0, L_0x562b8d0f9920;  alias, 1 drivers
v0x562b8c518110_0 .net "b", 0 0, L_0x562b8d0f9ae0;  alias, 1 drivers
v0x562b8c518ab0_0 .net "cout", 0 0, L_0x562b8d0f9640;  alias, 1 drivers
S_0x562b8c7a7c10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7a2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f96b0 .functor XOR 1, L_0x562b8d0f9270, L_0x562b8d0f95d0, C4<0>, C4<0>;
L_0x562b8d0f97b0 .functor AND 1, L_0x562b8d0f9270, L_0x562b8d0f95d0, C4<1>, C4<1>;
v0x562b8c5193d0_0 .net "S", 0 0, L_0x562b8d0f96b0;  alias, 1 drivers
v0x562b8c4fd870_0 .net "a", 0 0, L_0x562b8d0f9270;  alias, 1 drivers
v0x562b8c4fe190_0 .net "b", 0 0, L_0x562b8d0f95d0;  alias, 1 drivers
v0x562b8c4feef0_0 .net "cout", 0 0, L_0x562b8d0f97b0;  alias, 1 drivers
S_0x562b8c7aa340 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c75a160;
 .timescale 0 0;
P_0x562b8cb900f0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c7aca70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7aa340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f9ef0 .functor OR 1, L_0x562b8d0f9d10, L_0x562b8d0f9e80, C4<0>, C4<0>;
v0x562b8c5033b0_0 .net "S", 0 0, L_0x562b8d0f9d80;  1 drivers
v0x562b8c529640_0 .net "a", 0 0, L_0x562b8d0f9ff0;  1 drivers
v0x562b8c529f60_0 .net "b", 0 0, L_0x562b8d0fa120;  1 drivers
v0x562b8c52cb60_0 .net "cin", 0 0, L_0x562b8d0f9820;  alias, 1 drivers
v0x562b8c52d480_0 .net "cout", 0 0, L_0x562b8d0f9ef0;  alias, 1 drivers
v0x562b8c52ebf0_0 .net "cout1", 0 0, L_0x562b8d0f9d10;  1 drivers
v0x562b8c52a9a0_0 .net "cout2", 0 0, L_0x562b8d0f9e80;  1 drivers
v0x562b8c52af60_0 .net "s1", 0 0, L_0x562b8d0f9ca0;  1 drivers
S_0x562b8c7af1a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7aca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f9ca0 .functor XOR 1, L_0x562b8d0f9ff0, L_0x562b8d0fa120, C4<0>, C4<0>;
L_0x562b8d0f9d10 .functor AND 1, L_0x562b8d0f9ff0, L_0x562b8d0fa120, C4<1>, C4<1>;
v0x562b8c51e650_0 .net "S", 0 0, L_0x562b8d0f9ca0;  alias, 1 drivers
v0x562b8c51ef70_0 .net "a", 0 0, L_0x562b8d0f9ff0;  alias, 1 drivers
v0x562b8c5203e0_0 .net "b", 0 0, L_0x562b8d0fa120;  alias, 1 drivers
v0x562b8c520d80_0 .net "cout", 0 0, L_0x562b8d0f9d10;  alias, 1 drivers
S_0x562b8c79df50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7aca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f9d80 .functor XOR 1, L_0x562b8d0f9820, L_0x562b8d0f9ca0, C4<0>, C4<0>;
L_0x562b8d0f9e80 .functor AND 1, L_0x562b8d0f9820, L_0x562b8d0f9ca0, C4<1>, C4<1>;
v0x562b8c5216a0_0 .net "S", 0 0, L_0x562b8d0f9d80;  alias, 1 drivers
v0x562b8c522b10_0 .net "a", 0 0, L_0x562b8d0f9820;  alias, 1 drivers
v0x562b8c5234b0_0 .net "b", 0 0, L_0x562b8d0f9ca0;  alias, 1 drivers
v0x562b8c523dd0_0 .net "cout", 0 0, L_0x562b8d0f9e80;  alias, 1 drivers
S_0x562b8c785c40 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c75a160;
 .timescale 0 0;
P_0x562b8cb7c9d0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c78f430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c785c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fa4a0 .functor OR 1, L_0x562b8d0fa2c0, L_0x562b8d0fa430, C4<0>, C4<0>;
v0x562b8c5325b0_0 .net "S", 0 0, L_0x562b8d0fa330;  1 drivers
v0x562b8c536990_0 .net "a", 0 0, L_0x562b8d0fa560;  1 drivers
v0x562b8c532240_0 .net "b", 0 0, L_0x562b8d0fa690;  1 drivers
v0x562b8c53fcf0_0 .net "cin", 0 0, L_0x562b8d0f9ef0;  alias, 1 drivers
v0x562b8c540610_0 .net "cout", 0 0, L_0x562b8d0fa4a0;  alias, 1 drivers
v0x562b8c541370_0 .net "cout1", 0 0, L_0x562b8d0fa2c0;  1 drivers
v0x562b8c541b40_0 .net "cout2", 0 0, L_0x562b8d0fa430;  1 drivers
v0x562b8c5424e0_0 .net "s1", 0 0, L_0x562b8d0fa250;  1 drivers
S_0x562b8c791b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c78f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fa250 .functor XOR 1, L_0x562b8d0fa560, L_0x562b8d0fa690, C4<0>, C4<0>;
L_0x562b8d0fa2c0 .functor AND 1, L_0x562b8d0fa560, L_0x562b8d0fa690, C4<1>, C4<1>;
v0x562b8c52f340_0 .net "S", 0 0, L_0x562b8d0fa250;  alias, 1 drivers
v0x562b8c52abf0_0 .net "a", 0 0, L_0x562b8d0fa560;  alias, 1 drivers
v0x562b8c527750_0 .net "b", 0 0, L_0x562b8d0fa690;  alias, 1 drivers
v0x562b8c530c90_0 .net "cout", 0 0, L_0x562b8d0fa2c0;  alias, 1 drivers
S_0x562b8c794290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c78f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fa330 .functor XOR 1, L_0x562b8d0f9ef0, L_0x562b8d0fa250, C4<0>, C4<0>;
L_0x562b8d0fa430 .functor AND 1, L_0x562b8d0f9ef0, L_0x562b8d0fa250, C4<1>, C4<1>;
v0x562b8c5315b0_0 .net "S", 0 0, L_0x562b8d0fa330;  alias, 1 drivers
v0x562b8c5341b0_0 .net "a", 0 0, L_0x562b8d0f9ef0;  alias, 1 drivers
v0x562b8c534ad0_0 .net "b", 0 0, L_0x562b8d0fa250;  alias, 1 drivers
v0x562b8c531ff0_0 .net "cout", 0 0, L_0x562b8d0fa430;  alias, 1 drivers
S_0x562b8c7969c0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8cb5e580 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d0f58d0 .functor NOT 2, L_0x562b8d0f5830, C4<00>, C4<00>, C4<00>;
v0x562b8c5761a0_0 .net "cout", 0 0, L_0x562b8d0f6900;  1 drivers
v0x562b8c576ac0_0 .net "i", 1 0, L_0x562b8d0f5830;  alias, 1 drivers
v0x562b8c577820_0 .net "o", 1 0, L_0x562b8d0f67f0;  alias, 1 drivers
v0x562b8c577ff0_0 .net "temp2", 1 0, L_0x562b8d0f58d0;  1 drivers
S_0x562b8c7990f0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c7969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb36c00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f6890 .functor BUFZ 1, L_0x7f38f70dae28, C4<0>, C4<0>, C4<0>;
L_0x562b8d0f6900 .functor BUFZ 1, L_0x562b8d0f6440, C4<0>, C4<0>, C4<0>;
v0x562b8c53ee50_0 .net "S", 1 0, L_0x562b8d0f67f0;  alias, 1 drivers
v0x562b8c56fd10_0 .net "a", 1 0, L_0x562b8d0f58d0;  alias, 1 drivers
L_0x7f38f70dade0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c570630_0 .net "b", 1 0, L_0x7f38f70dade0;  1 drivers
v0x562b8c571cd0 .array "carry", 0 2;
v0x562b8c571cd0_0 .net v0x562b8c571cd0 0, 0 0, L_0x562b8d0f6890; 1 drivers
v0x562b8c571cd0_1 .net v0x562b8c571cd0 1, 0 0, L_0x562b8d0f5e40; 1 drivers
v0x562b8c571cd0_2 .net v0x562b8c571cd0 2, 0 0, L_0x562b8d0f6440; 1 drivers
v0x562b8c572650_0 .net "cin", 0 0, L_0x7f38f70dae28;  1 drivers
v0x562b8c572f70_0 .net "cout", 0 0, L_0x562b8d0f6900;  alias, 1 drivers
L_0x562b8d0f5f40 .part L_0x562b8d0f58d0, 0, 1;
L_0x562b8d0f6070 .part L_0x7f38f70dade0, 0, 1;
L_0x562b8d0f6500 .part L_0x562b8d0f58d0, 1, 1;
L_0x562b8d0f66c0 .part L_0x7f38f70dade0, 1, 1;
L_0x562b8d0f67f0 .concat8 [ 1 1 0 0], L_0x562b8d0f5bf0, L_0x562b8d0f6280;
S_0x562b8c79b820 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c7990f0;
 .timescale 0 0;
P_0x562b8cb51450 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c783510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c79b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f5e40 .functor OR 1, L_0x562b8d0f5b30, L_0x562b8d0f5d40, C4<0>, C4<0>;
v0x562b8c551e20_0 .net "S", 0 0, L_0x562b8d0f5bf0;  1 drivers
v0x562b8c552740_0 .net "a", 0 0, L_0x562b8d0f5f40;  1 drivers
v0x562b8c553bb0_0 .net "b", 0 0, L_0x562b8d0f6070;  1 drivers
v0x562b8c554550_0 .net "cin", 0 0, L_0x562b8d0f6890;  alias, 1 drivers
v0x562b8c554e70_0 .net "cout", 0 0, L_0x562b8d0f5e40;  alias, 1 drivers
v0x562b8c539310_0 .net "cout1", 0 0, L_0x562b8d0f5b30;  1 drivers
v0x562b8c539c30_0 .net "cout2", 0 0, L_0x562b8d0f5d40;  1 drivers
v0x562b8c53a990_0 .net "s1", 0 0, L_0x562b8d0f5a20;  1 drivers
S_0x562b8c76ca60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c783510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f5a20 .functor XOR 1, L_0x562b8d0f5f40, L_0x562b8d0f6070, C4<0>, C4<0>;
L_0x562b8d0f5b30 .functor AND 1, L_0x562b8d0f5f40, L_0x562b8d0f6070, C4<1>, C4<1>;
v0x562b8c548b40_0 .net "S", 0 0, L_0x562b8d0f5a20;  alias, 1 drivers
v0x562b8c54cf00_0 .net "a", 0 0, L_0x562b8d0f5f40;  alias, 1 drivers
v0x562b8c54d820_0 .net "b", 0 0, L_0x562b8d0f6070;  alias, 1 drivers
v0x562b8c54e580_0 .net "cout", 0 0, L_0x562b8d0f5b30;  alias, 1 drivers
S_0x562b8c76f190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c783510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f5bf0 .functor XOR 1, L_0x562b8d0f6890, L_0x562b8d0f5a20, C4<0>, C4<0>;
L_0x562b8d0f5d40 .functor AND 1, L_0x562b8d0f6890, L_0x562b8d0f5a20, C4<1>, C4<1>;
v0x562b8c54ed50_0 .net "S", 0 0, L_0x562b8d0f5bf0;  alias, 1 drivers
v0x562b8c54f6f0_0 .net "a", 0 0, L_0x562b8d0f6890;  alias, 1 drivers
v0x562b8c550010_0 .net "b", 0 0, L_0x562b8d0f5a20;  alias, 1 drivers
v0x562b8c551480_0 .net "cout", 0 0, L_0x562b8d0f5d40;  alias, 1 drivers
S_0x562b8c7718c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c7990f0;
 .timescale 0 0;
P_0x562b8cb2a450 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c779850 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7718c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0f6440 .functor OR 1, L_0x562b8d0f6210, L_0x562b8d0f63d0, C4<0>, C4<0>;
v0x562b8c55a0f0_0 .net "S", 0 0, L_0x562b8d0f6280;  1 drivers
v0x562b8c55aa10_0 .net "a", 0 0, L_0x562b8d0f6500;  1 drivers
v0x562b8c55be80_0 .net "b", 0 0, L_0x562b8d0f66c0;  1 drivers
v0x562b8c55c820_0 .net "cin", 0 0, L_0x562b8d0f5e40;  alias, 1 drivers
v0x562b8c55d140_0 .net "cout", 0 0, L_0x562b8d0f6440;  alias, 1 drivers
v0x562b8c55e5b0_0 .net "cout1", 0 0, L_0x562b8d0f6210;  1 drivers
v0x562b8c55ef50_0 .net "cout2", 0 0, L_0x562b8d0f63d0;  1 drivers
v0x562b8c55f870_0 .net "s1", 0 0, L_0x562b8d0f61a0;  1 drivers
S_0x562b8c77bf80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c779850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f61a0 .functor XOR 1, L_0x562b8d0f6500, L_0x562b8d0f66c0, C4<0>, C4<0>;
L_0x562b8d0f6210 .functor AND 1, L_0x562b8d0f6500, L_0x562b8d0f66c0, C4<1>, C4<1>;
v0x562b8c53b160_0 .net "S", 0 0, L_0x562b8d0f61a0;  alias, 1 drivers
v0x562b8c53bb00_0 .net "a", 0 0, L_0x562b8d0f6500;  alias, 1 drivers
v0x562b8c53c420_0 .net "b", 0 0, L_0x562b8d0f66c0;  alias, 1 drivers
v0x562b8c53e580_0 .net "cout", 0 0, L_0x562b8d0f6210;  alias, 1 drivers
S_0x562b8c77e6b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c779850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0f6280 .functor XOR 1, L_0x562b8d0f5e40, L_0x562b8d0f61a0, C4<0>, C4<0>;
L_0x562b8d0f63d0 .functor AND 1, L_0x562b8d0f5e40, L_0x562b8d0f61a0, C4<1>, C4<1>;
v0x562b8c5579a0_0 .net "S", 0 0, L_0x562b8d0f6280;  alias, 1 drivers
v0x562b8c558220_0 .net "a", 0 0, L_0x562b8d0f5e40;  alias, 1 drivers
v0x562b8c558f80_0 .net "b", 0 0, L_0x562b8d0f61a0;  alias, 1 drivers
v0x562b8c559750_0 .net "cout", 0 0, L_0x562b8d0f63d0;  alias, 1 drivers
S_0x562b8c780de0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c85d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb080a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d0fc430 .functor BUFZ 1, L_0x562b8d0fa920, C4<0>, C4<0>, C4<0>;
L_0x562b8d0fc530 .functor BUFZ 1, L_0x562b8d0fbf90, C4<0>, C4<0>, C4<0>;
v0x562b8c5b5d50_0 .net "S", 3 0, L_0x562b8d0fc300;  alias, 1 drivers
v0x562b8c595330_0 .net "a", 3 0, L_0x562b8d0fa810;  alias, 1 drivers
v0x562b8c5c3f60_0 .net "b", 3 0, L_0x562b8d0f8ca0;  alias, 1 drivers
v0x562b8c5c4880 .array "carry", 0 4;
v0x562b8c5c4880_0 .net v0x562b8c5c4880 0, 0 0, L_0x562b8d0fc430; 1 drivers
v0x562b8c5c4880_1 .net v0x562b8c5c4880 1, 0 0, L_0x562b8d0fad60; 1 drivers
v0x562b8c5c4880_2 .net v0x562b8c5c4880 2, 0 0, L_0x562b8d0fb3a0; 1 drivers
v0x562b8c5c4880_3 .net v0x562b8c5c4880 3, 0 0, L_0x562b8d0fb9e0; 1 drivers
v0x562b8c5c4880_4 .net v0x562b8c5c4880 4, 0 0, L_0x562b8d0fbf90; 1 drivers
v0x562b8c5c55e0_0 .net "cin", 0 0, L_0x562b8d0fa920;  alias, 1 drivers
v0x562b8c5c5db0_0 .net "cout", 0 0, L_0x562b8d0fc530;  alias, 1 drivers
L_0x562b8d0fae60 .part L_0x562b8d0fa810, 0, 1;
L_0x562b8d0fb020 .part L_0x562b8d0f8ca0, 0, 1;
L_0x562b8d0fb4a0 .part L_0x562b8d0fa810, 1, 1;
L_0x562b8d0fb5d0 .part L_0x562b8d0f8ca0, 1, 1;
L_0x562b8d0fbae0 .part L_0x562b8d0fa810, 2, 1;
L_0x562b8d0fbc10 .part L_0x562b8d0f8ca0, 2, 1;
L_0x562b8d0fc050 .part L_0x562b8d0fa810, 3, 1;
L_0x562b8d0fc180 .part L_0x562b8d0f8ca0, 3, 1;
L_0x562b8d0fc300 .concat8 [ 1 1 1 1], L_0x562b8d0fab10, L_0x562b8d0fb230, L_0x562b8d0fb870, L_0x562b8d0fbe20;
S_0x562b8c76a330 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c780de0;
 .timescale 0 0;
P_0x562b8cae0720 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c741ad0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c76a330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fad60 .functor OR 1, L_0x562b8d0faa50, L_0x562b8d0fac60, C4<0>, C4<0>;
v0x562b8c5850d0_0 .net "S", 0 0, L_0x562b8d0fab10;  1 drivers
v0x562b8c580e80_0 .net "a", 0 0, L_0x562b8d0fae60;  1 drivers
v0x562b8c581440_0 .net "b", 0 0, L_0x562b8d0fb020;  1 drivers
v0x562b8c585820_0 .net "cin", 0 0, L_0x562b8d0fc430;  alias, 1 drivers
v0x562b8c5810d0_0 .net "cout", 0 0, L_0x562b8d0fad60;  alias, 1 drivers
v0x562b8c57dc30_0 .net "cout1", 0 0, L_0x562b8d0faa50;  1 drivers
v0x562b8c587170_0 .net "cout2", 0 0, L_0x562b8d0fac60;  1 drivers
v0x562b8c587a90_0 .net "s1", 0 0, L_0x562b8d0fa990;  1 drivers
S_0x562b8c744200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c741ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fa990 .functor XOR 1, L_0x562b8d0fae60, L_0x562b8d0fb020, C4<0>, C4<0>;
L_0x562b8d0faa50 .functor AND 1, L_0x562b8d0fae60, L_0x562b8d0fb020, C4<1>, C4<1>;
v0x562b8c578990_0 .net "S", 0 0, L_0x562b8d0fa990;  alias, 1 drivers
v0x562b8c5792b0_0 .net "a", 0 0, L_0x562b8d0fae60;  alias, 1 drivers
v0x562b8c574670_0 .net "b", 0 0, L_0x562b8d0fb020;  alias, 1 drivers
v0x562b8c57b990_0 .net "cout", 0 0, L_0x562b8d0faa50;  alias, 1 drivers
S_0x562b8c746930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c741ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fab10 .functor XOR 1, L_0x562b8d0fc430, L_0x562b8d0fa990, C4<0>, C4<0>;
L_0x562b8d0fac60 .functor AND 1, L_0x562b8d0fc430, L_0x562b8d0fa990, C4<1>, C4<1>;
v0x562b8c57fb20_0 .net "S", 0 0, L_0x562b8d0fab10;  alias, 1 drivers
v0x562b8c580440_0 .net "a", 0 0, L_0x562b8d0fc430;  alias, 1 drivers
v0x562b8c583040_0 .net "b", 0 0, L_0x562b8d0fa990;  alias, 1 drivers
v0x562b8c583960_0 .net "cout", 0 0, L_0x562b8d0fac60;  alias, 1 drivers
S_0x562b8c69e910 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c780de0;
 .timescale 0 0;
P_0x562b8cae7100 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c6a9960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c69e910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fb3a0 .functor OR 1, L_0x562b8d0fb1c0, L_0x562b8d0fb330, C4<0>, C4<0>;
v0x562b8c597850_0 .net "S", 0 0, L_0x562b8d0fb230;  1 drivers
v0x562b8c598020_0 .net "a", 0 0, L_0x562b8d0fb4a0;  1 drivers
v0x562b8c5989c0_0 .net "b", 0 0, L_0x562b8d0fb5d0;  1 drivers
v0x562b8c5992e0_0 .net "cin", 0 0, L_0x562b8d0fad60;  alias, 1 drivers
v0x562b8c59bf10_0 .net "cout", 0 0, L_0x562b8d0fb3a0;  alias, 1 drivers
v0x562b8c59c830_0 .net "cout1", 0 0, L_0x562b8d0fb1c0;  1 drivers
v0x562b8c59d590_0 .net "cout2", 0 0, L_0x562b8d0fb330;  1 drivers
v0x562b8c59dd60_0 .net "s1", 0 0, L_0x562b8d0fb150;  1 drivers
S_0x562b8c7654d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6a9960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fb150 .functor XOR 1, L_0x562b8d0fb4a0, L_0x562b8d0fb5d0, C4<0>, C4<0>;
L_0x562b8d0fb1c0 .functor AND 1, L_0x562b8d0fb4a0, L_0x562b8d0fb5d0, C4<1>, C4<1>;
v0x562b8c58a690_0 .net "S", 0 0, L_0x562b8d0fb150;  alias, 1 drivers
v0x562b8c58afb0_0 .net "a", 0 0, L_0x562b8d0fb4a0;  alias, 1 drivers
v0x562b8c5884d0_0 .net "b", 0 0, L_0x562b8d0fb5d0;  alias, 1 drivers
v0x562b8c588a90_0 .net "cout", 0 0, L_0x562b8d0fb1c0;  alias, 1 drivers
S_0x562b8c767c00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6a9960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fb230 .functor XOR 1, L_0x562b8d0fad60, L_0x562b8d0fb150, C4<0>, C4<0>;
L_0x562b8d0fb330 .functor AND 1, L_0x562b8d0fad60, L_0x562b8d0fb150, C4<1>, C4<1>;
v0x562b8c58ce70_0 .net "S", 0 0, L_0x562b8d0fb230;  alias, 1 drivers
v0x562b8c588720_0 .net "a", 0 0, L_0x562b8d0fad60;  alias, 1 drivers
v0x562b8c5961d0_0 .net "b", 0 0, L_0x562b8d0fb150;  alias, 1 drivers
v0x562b8c596af0_0 .net "cout", 0 0, L_0x562b8d0fb330;  alias, 1 drivers
S_0x562b8c73f3a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c780de0;
 .timescale 0 0;
P_0x562b8cac9ed0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c72fe80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c73f3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fb9e0 .functor OR 1, L_0x562b8d0fb800, L_0x562b8d0fb970, C4<0>, C4<0>;
v0x562b8c5a7960_0 .net "S", 0 0, L_0x562b8d0fb870;  1 drivers
v0x562b8c5a8300_0 .net "a", 0 0, L_0x562b8d0fbae0;  1 drivers
v0x562b8c5a8c20_0 .net "b", 0 0, L_0x562b8d0fbc10;  1 drivers
v0x562b8c5aa090_0 .net "cin", 0 0, L_0x562b8d0fb3a0;  alias, 1 drivers
v0x562b8c5aaa30_0 .net "cout", 0 0, L_0x562b8d0fb9e0;  alias, 1 drivers
v0x562b8c5ab350_0 .net "cout1", 0 0, L_0x562b8d0fb800;  1 drivers
v0x562b8c58f7f0_0 .net "cout2", 0 0, L_0x562b8d0fb970;  1 drivers
v0x562b8c590110_0 .net "s1", 0 0, L_0x562b8d0fb790;  1 drivers
S_0x562b8c7325b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c72fe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fb790 .functor XOR 1, L_0x562b8d0fbae0, L_0x562b8d0fbc10, C4<0>, C4<0>;
L_0x562b8d0fb800 .functor AND 1, L_0x562b8d0fbae0, L_0x562b8d0fbc10, C4<1>, C4<1>;
v0x562b8c59e700_0 .net "S", 0 0, L_0x562b8d0fb790;  alias, 1 drivers
v0x562b8c59f020_0 .net "a", 0 0, L_0x562b8d0fbae0;  alias, 1 drivers
v0x562b8c5a33e0_0 .net "b", 0 0, L_0x562b8d0fbc10;  alias, 1 drivers
v0x562b8c5a3d00_0 .net "cout", 0 0, L_0x562b8d0fb800;  alias, 1 drivers
S_0x562b8c703f90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c72fe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fb870 .functor XOR 1, L_0x562b8d0fb3a0, L_0x562b8d0fb790, C4<0>, C4<0>;
L_0x562b8d0fb970 .functor AND 1, L_0x562b8d0fb3a0, L_0x562b8d0fb790, C4<1>, C4<1>;
v0x562b8c5a4a60_0 .net "S", 0 0, L_0x562b8d0fb870;  alias, 1 drivers
v0x562b8c5a5230_0 .net "a", 0 0, L_0x562b8d0fb3a0;  alias, 1 drivers
v0x562b8c5a5bd0_0 .net "b", 0 0, L_0x562b8d0fb790;  alias, 1 drivers
v0x562b8c5a64f0_0 .net "cout", 0 0, L_0x562b8d0fb970;  alias, 1 drivers
S_0x562b8c7066c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c780de0;
 .timescale 0 0;
P_0x562b8cab58d0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c708df0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7066c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fbf90 .functor OR 1, L_0x562b8d0fbdb0, L_0x562b8d0fbf20, C4<0>, C4<0>;
v0x562b8c5afc30_0 .net "S", 0 0, L_0x562b8d0fbe20;  1 drivers
v0x562b8c5b05d0_0 .net "a", 0 0, L_0x562b8d0fc050;  1 drivers
v0x562b8c5b0ef0_0 .net "b", 0 0, L_0x562b8d0fc180;  1 drivers
v0x562b8c5b2360_0 .net "cin", 0 0, L_0x562b8d0fb9e0;  alias, 1 drivers
v0x562b8c5b2d00_0 .net "cout", 0 0, L_0x562b8d0fbf90;  alias, 1 drivers
v0x562b8c5b3620_0 .net "cout1", 0 0, L_0x562b8d0fbdb0;  1 drivers
v0x562b8c5b4a90_0 .net "cout2", 0 0, L_0x562b8d0fbf20;  1 drivers
v0x562b8c5b5430_0 .net "s1", 0 0, L_0x562b8d0fbd40;  1 drivers
S_0x562b8c73a540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c708df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fbd40 .functor XOR 1, L_0x562b8d0fc050, L_0x562b8d0fc180, C4<0>, C4<0>;
L_0x562b8d0fbdb0 .functor AND 1, L_0x562b8d0fc050, L_0x562b8d0fc180, C4<1>, C4<1>;
v0x562b8c590e70_0 .net "S", 0 0, L_0x562b8d0fbd40;  alias, 1 drivers
v0x562b8c591640_0 .net "a", 0 0, L_0x562b8d0fc050;  alias, 1 drivers
v0x562b8c591fe0_0 .net "b", 0 0, L_0x562b8d0fc180;  alias, 1 drivers
v0x562b8c592900_0 .net "cout", 0 0, L_0x562b8d0fbdb0;  alias, 1 drivers
S_0x562b8c73cc70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c708df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fbe20 .functor XOR 1, L_0x562b8d0fb9e0, L_0x562b8d0fbd40, C4<0>, C4<0>;
L_0x562b8d0fbf20 .functor AND 1, L_0x562b8d0fb9e0, L_0x562b8d0fbd40, C4<1>, C4<1>;
v0x562b8c594a60_0 .net "S", 0 0, L_0x562b8d0fbe20;  alias, 1 drivers
v0x562b8c5ade80_0 .net "a", 0 0, L_0x562b8d0fb9e0;  alias, 1 drivers
v0x562b8c5ae700_0 .net "b", 0 0, L_0x562b8d0fbd40;  alias, 1 drivers
v0x562b8c5af460_0 .net "cout", 0 0, L_0x562b8d0fbf20;  alias, 1 drivers
S_0x562b8c72d750 .scope module, "ins4" "rca_Nbit" 3 111, 3 18 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb10060 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70db0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0fffe0 .functor BUFZ 1, L_0x7f38f70db0b0, C4<0>, C4<0>, C4<0>;
L_0x562b8d100070 .functor BUFZ 1, L_0x562b8d0ffb10, C4<0>, C4<0>, C4<0>;
v0x562b8c627cf0_0 .net "S", 3 0, L_0x562b8d0fff40;  alias, 1 drivers
v0x562b8c628a50_0 .net "a", 3 0, L_0x562b8d0ecf40;  alias, 1 drivers
v0x562b8c629220_0 .net "b", 3 0, L_0x562b8d0e1e40;  alias, 1 drivers
v0x562b8c629bc0 .array "carry", 0 4;
v0x562b8c629bc0_0 .net v0x562b8c629bc0 0, 0 0, L_0x562b8d0fffe0; 1 drivers
v0x562b8c629bc0_1 .net v0x562b8c629bc0 1, 0 0, L_0x562b8d0fe760; 1 drivers
v0x562b8c629bc0_2 .net v0x562b8c629bc0 2, 0 0, L_0x562b8d0fed10; 1 drivers
v0x562b8c629bc0_3 .net v0x562b8c629bc0 3, 0 0, L_0x562b8d0ff410; 1 drivers
v0x562b8c629bc0_4 .net v0x562b8c629bc0 4, 0 0, L_0x562b8d0ffb10; 1 drivers
v0x562b8c62a4e0_0 .net "cin", 0 0, L_0x7f38f70db0b0;  1 drivers
v0x562b8c62b950_0 .net "cout", 0 0, L_0x562b8d100070;  alias, 1 drivers
L_0x562b8d0fe860 .part L_0x562b8d0ecf40, 0, 1;
L_0x562b8d0fe990 .part L_0x562b8d0e1e40, 0, 1;
L_0x562b8d0fee50 .part L_0x562b8d0ecf40, 1, 1;
L_0x562b8d0fef80 .part L_0x562b8d0e1e40, 1, 1;
L_0x562b8d0ff550 .part L_0x562b8d0ecf40, 2, 1;
L_0x562b8d0ff680 .part L_0x562b8d0e1e40, 2, 1;
L_0x562b8d0ffc10 .part L_0x562b8d0ecf40, 3, 1;
L_0x562b8d0ffd40 .part L_0x562b8d0e1e40, 3, 1;
L_0x562b8d0fff40 .concat8 [ 1 1 1 1], L_0x562b8d0fe510, L_0x562b8d0feba0, L_0x562b8d0ff1f0, L_0x562b8d0ff8f0;
S_0x562b8c714490 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c72d750;
 .timescale 0 0;
P_0x562b8ca821b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c71a030 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c714490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fe760 .functor OR 1, L_0x562b8d0fe450, L_0x562b8d0fe660, C4<0>, C4<0>;
v0x562b8c5e8d30_0 .net "S", 0 0, L_0x562b8d0fe510;  1 drivers
v0x562b8c5e96d0_0 .net "a", 0 0, L_0x562b8d0fe860;  1 drivers
v0x562b8c5e9ff0_0 .net "b", 0 0, L_0x562b8d0fe990;  1 drivers
v0x562b8c5eb460_0 .net "cin", 0 0, L_0x562b8d0fffe0;  alias, 1 drivers
v0x562b8c5ebe00_0 .net "cout", 0 0, L_0x562b8d0fe760;  alias, 1 drivers
v0x562b8c5ec720_0 .net "cout1", 0 0, L_0x562b8d0fe450;  1 drivers
v0x562b8c5b8960_0 .net "cout2", 0 0, L_0x562b8d0fe660;  1 drivers
v0x562b8c5b91e0_0 .net "s1", 0 0, L_0x562b8d0fe340;  1 drivers
S_0x562b8c71c760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c71a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fe340 .functor XOR 1, L_0x562b8d0fe860, L_0x562b8d0fe990, C4<0>, C4<0>;
L_0x562b8d0fe450 .functor AND 1, L_0x562b8d0fe860, L_0x562b8d0fe990, C4<1>, C4<1>;
v0x562b8c5e2140_0 .net "S", 0 0, L_0x562b8d0fe340;  alias, 1 drivers
v0x562b8c5e2a60_0 .net "a", 0 0, L_0x562b8d0fe860;  alias, 1 drivers
v0x562b8c5e3ed0_0 .net "b", 0 0, L_0x562b8d0fe990;  alias, 1 drivers
v0x562b8c5e4870_0 .net "cout", 0 0, L_0x562b8d0fe450;  alias, 1 drivers
S_0x562b8c71ee90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c71a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fe510 .functor XOR 1, L_0x562b8d0fffe0, L_0x562b8d0fe340, C4<0>, C4<0>;
L_0x562b8d0fe660 .functor AND 1, L_0x562b8d0fffe0, L_0x562b8d0fe340, C4<1>, C4<1>;
v0x562b8c5e5190_0 .net "S", 0 0, L_0x562b8d0fe510;  alias, 1 drivers
v0x562b8c5e6600_0 .net "a", 0 0, L_0x562b8d0fffe0;  alias, 1 drivers
v0x562b8c5e6fa0_0 .net "b", 0 0, L_0x562b8d0fe340;  alias, 1 drivers
v0x562b8c5e78c0_0 .net "cout", 0 0, L_0x562b8d0fe660;  alias, 1 drivers
S_0x562b8c7261c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c72d750;
 .timescale 0 0;
P_0x562b8ca7b710 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c7288f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7261c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fed10 .functor OR 1, L_0x562b8d0feb30, L_0x562b8d0feca0, C4<0>, C4<0>;
v0x562b8c5bff10_0 .net "S", 0 0, L_0x562b8d0feba0;  1 drivers
v0x562b8c5c0830_0 .net "a", 0 0, L_0x562b8d0fee50;  1 drivers
v0x562b8c5b7d20_0 .net "b", 0 0, L_0x562b8d0fef80;  1 drivers
v0x562b8c5c2930_0 .net "cin", 0 0, L_0x562b8d0fe760;  alias, 1 drivers
v0x562b8c5ef0f0_0 .net "cout", 0 0, L_0x562b8d0fed10;  alias, 1 drivers
v0x562b8c5ef8d0_0 .net "cout1", 0 0, L_0x562b8d0feb30;  1 drivers
v0x562b8c5f04f0_0 .net "cout2", 0 0, L_0x562b8d0feca0;  1 drivers
v0x562b8c5f0cc0_0 .net "s1", 0 0, L_0x562b8d0feac0;  1 drivers
S_0x562b8c72b020 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7288f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0feac0 .functor XOR 1, L_0x562b8d0fee50, L_0x562b8d0fef80, C4<0>, C4<0>;
L_0x562b8d0feb30 .functor AND 1, L_0x562b8d0fee50, L_0x562b8d0fef80, C4<1>, C4<1>;
v0x562b8c5b9f40_0 .net "S", 0 0, L_0x562b8d0feac0;  alias, 1 drivers
v0x562b8c5ba710_0 .net "a", 0 0, L_0x562b8d0fee50;  alias, 1 drivers
v0x562b8c5bb0b0_0 .net "b", 0 0, L_0x562b8d0fef80;  alias, 1 drivers
v0x562b8c5bb9d0_0 .net "cout", 0 0, L_0x562b8d0feb30;  alias, 1 drivers
S_0x562b8c711d60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7288f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0feba0 .functor XOR 1, L_0x562b8d0fe760, L_0x562b8d0feac0, C4<0>, C4<0>;
L_0x562b8d0feca0 .functor AND 1, L_0x562b8d0fe760, L_0x562b8d0feac0, C4<1>, C4<1>;
v0x562b8c5bce40_0 .net "S", 0 0, L_0x562b8d0feba0;  alias, 1 drivers
v0x562b8c5bd7e0_0 .net "a", 0 0, L_0x562b8d0fe760;  alias, 1 drivers
v0x562b8c5be100_0 .net "b", 0 0, L_0x562b8d0feac0;  alias, 1 drivers
v0x562b8c5bf570_0 .net "cout", 0 0, L_0x562b8d0feca0;  alias, 1 drivers
S_0x562b8c6f11e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c72d750;
 .timescale 0 0;
P_0x562b8ca55010 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c6f3910 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6f11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0ff410 .functor OR 1, L_0x562b8d0ff160, L_0x562b8d0ff380, C4<0>, C4<0>;
v0x562b8c5f8250_0 .net "S", 0 0, L_0x562b8d0ff1f0;  1 drivers
v0x562b8c5f8bf0_0 .net "a", 0 0, L_0x562b8d0ff550;  1 drivers
v0x562b8c5f9510_0 .net "b", 0 0, L_0x562b8d0ff680;  1 drivers
v0x562b8c5fa980_0 .net "cin", 0 0, L_0x562b8d0fed10;  alias, 1 drivers
v0x562b8c5fb320_0 .net "cout", 0 0, L_0x562b8d0ff410;  alias, 1 drivers
v0x562b8c5fbc40_0 .net "cout1", 0 0, L_0x562b8d0ff160;  1 drivers
v0x562b8c5fd0b0_0 .net "cout2", 0 0, L_0x562b8d0ff380;  1 drivers
v0x562b8c5fda50_0 .net "s1", 0 0, L_0x562b8d0ff0b0;  1 drivers
S_0x562b8c6daec0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6f3910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ff0b0 .functor XOR 1, L_0x562b8d0ff550, L_0x562b8d0ff680, C4<0>, C4<0>;
L_0x562b8d0ff160 .functor AND 1, L_0x562b8d0ff550, L_0x562b8d0ff680, C4<1>, C4<1>;
v0x562b8c5f1660_0 .net "S", 0 0, L_0x562b8d0ff0b0;  alias, 1 drivers
v0x562b8c5f1f80_0 .net "a", 0 0, L_0x562b8d0ff550;  alias, 1 drivers
v0x562b8c5f33f0_0 .net "b", 0 0, L_0x562b8d0ff680;  alias, 1 drivers
v0x562b8c5f3d90_0 .net "cout", 0 0, L_0x562b8d0ff160;  alias, 1 drivers
S_0x562b8c6f94b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6f3910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ff1f0 .functor XOR 1, L_0x562b8d0fed10, L_0x562b8d0ff0b0, C4<0>, C4<0>;
L_0x562b8d0ff380 .functor AND 1, L_0x562b8d0fed10, L_0x562b8d0ff0b0, C4<1>, C4<1>;
v0x562b8c5f46b0_0 .net "S", 0 0, L_0x562b8d0ff1f0;  alias, 1 drivers
v0x562b8c5f5b20_0 .net "a", 0 0, L_0x562b8d0fed10;  alias, 1 drivers
v0x562b8c5f64c0_0 .net "b", 0 0, L_0x562b8d0ff0b0;  alias, 1 drivers
v0x562b8c5f6de0_0 .net "cout", 0 0, L_0x562b8d0ff380;  alias, 1 drivers
S_0x562b8c6fbbe0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c72d750;
 .timescale 0 0;
P_0x562b8ca4a950 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c6fe310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6fbbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0ffb10 .functor OR 1, L_0x562b8d0ff860, L_0x562b8d0ffa80, C4<0>, C4<0>;
v0x562b8c61f3e0_0 .net "S", 0 0, L_0x562b8d0ff8f0;  1 drivers
v0x562b8c6209c0_0 .net "a", 0 0, L_0x562b8d0ffc10;  1 drivers
v0x562b8c621340_0 .net "b", 0 0, L_0x562b8d0ffd40;  1 drivers
v0x562b8c621c60_0 .net "cin", 0 0, L_0x562b8d0ff410;  alias, 1 drivers
v0x562b8c623240_0 .net "cout", 0 0, L_0x562b8d0ffb10;  alias, 1 drivers
v0x562b8c623bc0_0 .net "cout1", 0 0, L_0x562b8d0ff860;  1 drivers
v0x562b8c6244e0_0 .net "cout2", 0 0, L_0x562b8d0ffa80;  1 drivers
v0x562b8c627470_0 .net "s1", 0 0, L_0x562b8d0ff7b0;  1 drivers
S_0x562b8c70f630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6fe310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ff7b0 .functor XOR 1, L_0x562b8d0ffc10, L_0x562b8d0ffd40, C4<0>, C4<0>;
L_0x562b8d0ff860 .functor AND 1, L_0x562b8d0ffc10, L_0x562b8d0ffd40, C4<1>, C4<1>;
v0x562b8c5fe370_0 .net "S", 0 0, L_0x562b8d0ff7b0;  alias, 1 drivers
v0x562b8c5ff7e0_0 .net "a", 0 0, L_0x562b8d0ffc10;  alias, 1 drivers
v0x562b8c600180_0 .net "b", 0 0, L_0x562b8d0ffd40;  alias, 1 drivers
v0x562b8c600aa0_0 .net "cout", 0 0, L_0x562b8d0ff860;  alias, 1 drivers
S_0x562b8c6eeab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6fe310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0ff8f0 .functor XOR 1, L_0x562b8d0ff410, L_0x562b8d0ff7b0, C4<0>, C4<0>;
L_0x562b8d0ffa80 .functor AND 1, L_0x562b8d0ff410, L_0x562b8d0ff7b0, C4<1>, C4<1>;
v0x562b8c61c180_0 .net "S", 0 0, L_0x562b8d0ff8f0;  alias, 1 drivers
v0x562b8c61caa0_0 .net "a", 0 0, L_0x562b8d0ff410;  alias, 1 drivers
v0x562b8c61e140_0 .net "b", 0 0, L_0x562b8d0ff7b0;  alias, 1 drivers
v0x562b8c61eac0_0 .net "cout", 0 0, L_0x562b8d0ffa80;  alias, 1 drivers
S_0x562b8c6a5700 .scope module, "ins5" "rca_Nbit" 3 112, 3 18 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ca34b00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d101e80 .functor BUFZ 1, L_0x562b8d100070, C4<0>, C4<0>, C4<0>;
L_0x562b8d101fc0 .functor BUFZ 1, L_0x562b8d101a30, C4<0>, C4<0>, C4<0>;
v0x562b8c646060_0 .net "S", 3 0, L_0x562b8d101de0;  alias, 1 drivers
v0x562b8c646dc0_0 .net "a", 3 0, L_0x562b8d0fff40;  alias, 1 drivers
v0x562b8c647590_0 .net "b", 3 0, L_0x562b8d0fe1c0;  alias, 1 drivers
v0x562b8c647f30 .array "carry", 0 4;
v0x562b8c647f30_0 .net v0x562b8c647f30 0, 0 0, L_0x562b8d101e80; 1 drivers
v0x562b8c647f30_1 .net v0x562b8c647f30 1, 0 0, L_0x562b8d100500; 1 drivers
v0x562b8c647f30_2 .net v0x562b8c647f30 2, 0 0, L_0x562b8d100c60; 1 drivers
v0x562b8c647f30_3 .net v0x562b8c647f30 3, 0 0, L_0x562b8d101380; 1 drivers
v0x562b8c647f30_4 .net v0x562b8c647f30 4, 0 0, L_0x562b8d101a30; 1 drivers
v0x562b8c648850_0 .net "cin", 0 0, L_0x562b8d100070;  alias, 1 drivers
v0x562b8c64a9b0_0 .net "cout", 0 0, L_0x562b8d101fc0;  alias, 1 drivers
L_0x562b8d100640 .part L_0x562b8d0fff40, 0, 1;
L_0x562b8d100820 .part L_0x562b8d0fe1c0, 0, 1;
L_0x562b8d100da0 .part L_0x562b8d0fff40, 1, 1;
L_0x562b8d100ed0 .part L_0x562b8d0fe1c0, 1, 1;
L_0x562b8d1014c0 .part L_0x562b8d0fff40, 2, 1;
L_0x562b8d1015f0 .part L_0x562b8d0fe1c0, 2, 1;
L_0x562b8d101b30 .part L_0x562b8d0fff40, 3, 1;
L_0x562b8d101c60 .part L_0x562b8d0fe1c0, 3, 1;
L_0x562b8d101de0 .concat8 [ 1 1 1 1], L_0x562b8d1002e0, L_0x562b8d100a90, L_0x562b8d1011b0, L_0x562b8d101860;
S_0x562b8c6a7e30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c6a5700;
 .timescale 0 0;
P_0x562b8ca2a100 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c6bb530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6a7e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d100500 .functor OR 1, L_0x562b8d100200, L_0x562b8d1003e0, C4<0>, C4<0>;
v0x562b8c6aa690_0 .net "S", 0 0, L_0x562b8d1002e0;  1 drivers
v0x562b8c6aafb0_0 .net "a", 0 0, L_0x562b8d100640;  1 drivers
v0x562b8c6ac650_0 .net "b", 0 0, L_0x562b8d100820;  1 drivers
v0x562b8c6acfd0_0 .net "cin", 0 0, L_0x562b8d101e80;  alias, 1 drivers
v0x562b8c6ad8f0_0 .net "cout", 0 0, L_0x562b8d100500;  alias, 1 drivers
v0x562b8c6b0b20_0 .net "cout1", 0 0, L_0x562b8d100200;  1 drivers
v0x562b8c6b1440_0 .net "cout2", 0 0, L_0x562b8d1003e0;  1 drivers
v0x562b8c6b21a0_0 .net "s1", 0 0, L_0x562b8d100100;  1 drivers
S_0x562b8c6c1870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6bb530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d100100 .functor XOR 1, L_0x562b8d100640, L_0x562b8d100820, C4<0>, C4<0>;
L_0x562b8d100200 .functor AND 1, L_0x562b8d100640, L_0x562b8d100820, C4<1>, C4<1>;
v0x562b8c62c2f0_0 .net "S", 0 0, L_0x562b8d100100;  alias, 1 drivers
v0x562b8c62cc10_0 .net "a", 0 0, L_0x562b8d100640;  alias, 1 drivers
v0x562b8c62e080_0 .net "b", 0 0, L_0x562b8d100820;  alias, 1 drivers
v0x562b8c62ea20_0 .net "cout", 0 0, L_0x562b8d100200;  alias, 1 drivers
S_0x562b8c6b9360 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6bb530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1002e0 .functor XOR 1, L_0x562b8d101e80, L_0x562b8d100100, C4<0>, C4<0>;
L_0x562b8d1003e0 .functor AND 1, L_0x562b8d101e80, L_0x562b8d100100, C4<1>, C4<1>;
v0x562b8c62f340_0 .net "S", 0 0, L_0x562b8d1002e0;  alias, 1 drivers
v0x562b8c625850_0 .net "a", 0 0, L_0x562b8d101e80;  alias, 1 drivers
v0x562b8c625bd0_0 .net "b", 0 0, L_0x562b8d100100;  alias, 1 drivers
v0x562b8c6319c0_0 .net "cout", 0 0, L_0x562b8d1003e0;  alias, 1 drivers
S_0x562b8c6e18a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c6a5700;
 .timescale 0 0;
P_0x562b8c9eed30 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c6e75e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6e18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d100c60 .functor OR 1, L_0x562b8d100a00, L_0x562b8d100bd0, C4<0>, C4<0>;
v0x562b8c638f90_0 .net "S", 0 0, L_0x562b8d100a90;  1 drivers
v0x562b8c6398b0_0 .net "a", 0 0, L_0x562b8d100da0;  1 drivers
v0x562b8c63b020_0 .net "b", 0 0, L_0x562b8d100ed0;  1 drivers
v0x562b8c636dd0_0 .net "cin", 0 0, L_0x562b8d100500;  alias, 1 drivers
v0x562b8c637390_0 .net "cout", 0 0, L_0x562b8d100c60;  alias, 1 drivers
v0x562b8c63b770_0 .net "cout1", 0 0, L_0x562b8d100a00;  1 drivers
v0x562b8c637020_0 .net "cout2", 0 0, L_0x562b8d100bd0;  1 drivers
v0x562b8c633b80_0 .net "s1", 0 0, L_0x562b8d100950;  1 drivers
S_0x562b8c6a2fd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6e75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d100950 .functor XOR 1, L_0x562b8d100da0, L_0x562b8d100ed0, C4<0>, C4<0>;
L_0x562b8d100a00 .functor AND 1, L_0x562b8d100da0, L_0x562b8d100ed0, C4<1>, C4<1>;
v0x562b8c6b2970_0 .net "S", 0 0, L_0x562b8d100950;  alias, 1 drivers
v0x562b8c6b3310_0 .net "a", 0 0, L_0x562b8d100da0;  alias, 1 drivers
v0x562b8c6b3c30_0 .net "b", 0 0, L_0x562b8d100ed0;  alias, 1 drivers
v0x562b8c6b5d00_0 .net "cout", 0 0, L_0x562b8d100a00;  alias, 1 drivers
S_0x562b8c66c390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6e75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d100a90 .functor XOR 1, L_0x562b8d100500, L_0x562b8d100950, C4<0>, C4<0>;
L_0x562b8d100bd0 .functor AND 1, L_0x562b8d100500, L_0x562b8d100950, C4<1>, C4<1>;
v0x562b8c6aeff0_0 .net "S", 0 0, L_0x562b8d100a90;  alias, 1 drivers
v0x562b8c6b6310_0 .net "a", 0 0, L_0x562b8d100500;  alias, 1 drivers
v0x562b8c635a70_0 .net "b", 0 0, L_0x562b8d100950;  alias, 1 drivers
v0x562b8c636390_0 .net "cout", 0 0, L_0x562b8d100bd0;  alias, 1 drivers
S_0x562b8c68b3c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c6a5700;
 .timescale 0 0;
P_0x562b8c9f5710 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c691100 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c68b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d101380 .functor OR 1, L_0x562b8d101120, L_0x562b8d1012f0, C4<0>, C4<0>;
v0x562b8c64c120_0 .net "S", 0 0, L_0x562b8d1011b0;  1 drivers
v0x562b8c64ca40_0 .net "a", 0 0, L_0x562b8d1014c0;  1 drivers
v0x562b8c64d7a0_0 .net "b", 0 0, L_0x562b8d1015f0;  1 drivers
v0x562b8c64df70_0 .net "cin", 0 0, L_0x562b8d100c60;  alias, 1 drivers
v0x562b8c64e910_0 .net "cout", 0 0, L_0x562b8d101380;  alias, 1 drivers
v0x562b8c64f230_0 .net "cout1", 0 0, L_0x562b8d101120;  1 drivers
v0x562b8c651e60_0 .net "cout2", 0 0, L_0x562b8d1012f0;  1 drivers
v0x562b8c652780_0 .net "s1", 0 0, L_0x562b8d101090;  1 drivers
S_0x562b8c6985d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c691100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d101090 .functor XOR 1, L_0x562b8d1014c0, L_0x562b8d1015f0, C4<0>, C4<0>;
L_0x562b8d101120 .functor AND 1, L_0x562b8d1014c0, L_0x562b8d1015f0, C4<1>, C4<1>;
v0x562b8c63d0c0_0 .net "S", 0 0, L_0x562b8d101090;  alias, 1 drivers
v0x562b8c63d9e0_0 .net "a", 0 0, L_0x562b8d1014c0;  alias, 1 drivers
v0x562b8c6405e0_0 .net "b", 0 0, L_0x562b8d1015f0;  alias, 1 drivers
v0x562b8c640f00_0 .net "cout", 0 0, L_0x562b8d101120;  alias, 1 drivers
S_0x562b8c69ad00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c691100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1011b0 .functor XOR 1, L_0x562b8d100c60, L_0x562b8d101090, C4<0>, C4<0>;
L_0x562b8d1012f0 .functor AND 1, L_0x562b8d100c60, L_0x562b8d101090, C4<1>, C4<1>;
v0x562b8c63e420_0 .net "S", 0 0, L_0x562b8d1011b0;  alias, 1 drivers
v0x562b8c63e9e0_0 .net "a", 0 0, L_0x562b8d100c60;  alias, 1 drivers
v0x562b8c642dc0_0 .net "b", 0 0, L_0x562b8d101090;  alias, 1 drivers
v0x562b8c63e670_0 .net "cout", 0 0, L_0x562b8d1012f0;  alias, 1 drivers
S_0x562b8c69d430 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c6a5700;
 .timescale 0 0;
P_0x562b8c9d9c10 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c6849e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c69d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d101a30 .functor OR 1, L_0x562b8d1017d0, L_0x562b8d1019a0, C4<0>, C4<0>;
v0x562b8c65c440_0 .net "S", 0 0, L_0x562b8d101860;  1 drivers
v0x562b8c65d8b0_0 .net "a", 0 0, L_0x562b8d101b30;  1 drivers
v0x562b8c65e250_0 .net "b", 0 0, L_0x562b8d101c60;  1 drivers
v0x562b8c65eb70_0 .net "cin", 0 0, L_0x562b8d101380;  alias, 1 drivers
v0x562b8c65ffe0_0 .net "cout", 0 0, L_0x562b8d101a30;  alias, 1 drivers
v0x562b8c660980_0 .net "cout1", 0 0, L_0x562b8d1017d0;  1 drivers
v0x562b8c6612a0_0 .net "cout2", 0 0, L_0x562b8d1019a0;  1 drivers
v0x562b8c645740_0 .net "s1", 0 0, L_0x562b8d101720;  1 drivers
S_0x562b8c669c60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6849e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d101720 .functor XOR 1, L_0x562b8d101b30, L_0x562b8d101c60, C4<0>, C4<0>;
L_0x562b8d1017d0 .functor AND 1, L_0x562b8d101b30, L_0x562b8d101c60, C4<1>, C4<1>;
v0x562b8c6534e0_0 .net "S", 0 0, L_0x562b8d101720;  alias, 1 drivers
v0x562b8c653cb0_0 .net "a", 0 0, L_0x562b8d101b30;  alias, 1 drivers
v0x562b8c654650_0 .net "b", 0 0, L_0x562b8d101c60;  alias, 1 drivers
v0x562b8c654f70_0 .net "cout", 0 0, L_0x562b8d1017d0;  alias, 1 drivers
S_0x562b8c64f920 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6849e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d101860 .functor XOR 1, L_0x562b8d101380, L_0x562b8d101720, C4<0>, C4<0>;
L_0x562b8d1019a0 .functor AND 1, L_0x562b8d101380, L_0x562b8d101720, C4<1>, C4<1>;
v0x562b8c659330_0 .net "S", 0 0, L_0x562b8d101860;  alias, 1 drivers
v0x562b8c659c50_0 .net "a", 0 0, L_0x562b8d101380;  alias, 1 drivers
v0x562b8c65b180_0 .net "b", 0 0, L_0x562b8d101720;  alias, 1 drivers
v0x562b8c65bb20_0 .net "cout", 0 0, L_0x562b8d1019a0;  alias, 1 drivers
S_0x562b8c655660 .scope module, "ins6" "rca_Nbit" 3 116, 3 18 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c99cd80 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70db218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d106080 .functor BUFZ 1, L_0x7f38f70db218, C4<0>, C4<0>, C4<0>;
L_0x562b8d106110 .functor BUFZ 1, L_0x562b8d105bf0, C4<0>, C4<0>, C4<0>;
v0x562b8c6f2900_0 .net "S", 7 0, L_0x562b8d105fe0;  alias, 1 drivers
v0x562b8c6f3220_0 .net "a", 7 0, L_0x562b8d102050;  alias, 1 drivers
v0x562b8c6d76c0_0 .net "b", 7 0, L_0x562b8d102160;  alias, 1 drivers
v0x562b8c6d7fe0 .array "carry", 0 8;
v0x562b8c6d7fe0_0 .net v0x562b8c6d7fe0 0, 0 0, L_0x562b8d106080; 1 drivers
v0x562b8c6d7fe0_1 .net v0x562b8c6d7fe0 1, 0 0, L_0x562b8d1028f0; 1 drivers
v0x562b8c6d7fe0_2 .net v0x562b8c6d7fe0 2, 0 0, L_0x562b8d103010; 1 drivers
v0x562b8c6d7fe0_3 .net v0x562b8c6d7fe0 3, 0 0, L_0x562b8d1037c0; 1 drivers
v0x562b8c6d7fe0_4 .net v0x562b8c6d7fe0 4, 0 0, L_0x562b8d103e70; 1 drivers
v0x562b8c6d7fe0_5 .net v0x562b8c6d7fe0 5, 0 0, L_0x562b8d1045c0; 1 drivers
v0x562b8c6d7fe0_6 .net v0x562b8c6d7fe0 6, 0 0, L_0x562b8d104c70; 1 drivers
v0x562b8c6d7fe0_7 .net v0x562b8c6d7fe0 7, 0 0, L_0x562b8d1054e0; 1 drivers
v0x562b8c6d7fe0_8 .net v0x562b8c6d7fe0 8, 0 0, L_0x562b8d105bf0; 1 drivers
v0x562b8c6d8d40_0 .net "cin", 0 0, L_0x7f38f70db218;  1 drivers
v0x562b8c6d9510_0 .net "cout", 0 0, L_0x562b8d106110;  alias, 1 drivers
L_0x562b8d102a30 .part L_0x562b8d102050, 0, 1;
L_0x562b8d102b80 .part L_0x562b8d102160, 0, 1;
L_0x562b8d103150 .part L_0x562b8d102050, 1, 1;
L_0x562b8d103310 .part L_0x562b8d102160, 1, 1;
L_0x562b8d103900 .part L_0x562b8d102050, 2, 1;
L_0x562b8d103a30 .part L_0x562b8d102160, 2, 1;
L_0x562b8d103fb0 .part L_0x562b8d102050, 3, 1;
L_0x562b8d1040e0 .part L_0x562b8d102160, 3, 1;
L_0x562b8d104700 .part L_0x562b8d102050, 4, 1;
L_0x562b8d104830 .part L_0x562b8d102160, 4, 1;
L_0x562b8d104db0 .part L_0x562b8d102050, 5, 1;
L_0x562b8d104ff0 .part L_0x562b8d102160, 5, 1;
L_0x562b8d105620 .part L_0x562b8d102050, 6, 1;
L_0x562b8d105750 .part L_0x562b8d102160, 6, 1;
L_0x562b8d105cf0 .part L_0x562b8d102050, 7, 1;
L_0x562b8d105e20 .part L_0x562b8d102160, 7, 1;
LS_0x562b8d105fe0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d102640, L_0x562b8d102df0, L_0x562b8d1035f0, L_0x562b8d103ca0;
LS_0x562b8d105fe0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d1043a0, L_0x562b8d104aa0, L_0x562b8d105350, L_0x562b8d1059d0;
L_0x562b8d105fe0 .concat8 [ 4 4 0 0], LS_0x562b8d105fe0_0_0, LS_0x562b8d105fe0_0_4;
S_0x562b8c65cb30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c655660;
 .timescale 0 0;
P_0x562b8c9b57d0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c65f260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c65cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1028f0 .functor OR 1, L_0x562b8d102560, L_0x562b8d1027d0, C4<0>, C4<0>;
v0x562b8c669570_0 .net "S", 0 0, L_0x562b8d102640;  1 drivers
v0x562b8c66a9e0_0 .net "a", 0 0, L_0x562b8d102a30;  1 drivers
v0x562b8c66b380_0 .net "b", 0 0, L_0x562b8d102b80;  1 drivers
v0x562b8c66bca0_0 .net "cin", 0 0, L_0x562b8d106080;  alias, 1 drivers
v0x562b8c64b280_0 .net "cout", 0 0, L_0x562b8d1028f0;  alias, 1 drivers
v0x562b8c671510_0 .net "cout1", 0 0, L_0x562b8d102560;  1 drivers
v0x562b8c671e30_0 .net "cout2", 0 0, L_0x562b8d1027d0;  1 drivers
v0x562b8c674a30_0 .net "s1", 0 0, L_0x562b8d102450;  1 drivers
S_0x562b8c661990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c65f260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d102450 .functor XOR 1, L_0x562b8d102a30, L_0x562b8d102b80, C4<0>, C4<0>;
L_0x562b8d102560 .functor AND 1, L_0x562b8d102a30, L_0x562b8d102b80, C4<1>, C4<1>;
v0x562b8c663dd0_0 .net "S", 0 0, L_0x562b8d102450;  alias, 1 drivers
v0x562b8c664650_0 .net "a", 0 0, L_0x562b8d102a30;  alias, 1 drivers
v0x562b8c6653b0_0 .net "b", 0 0, L_0x562b8d102b80;  alias, 1 drivers
v0x562b8c665b80_0 .net "cout", 0 0, L_0x562b8d102560;  alias, 1 drivers
S_0x562b8c648f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c65f260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d102640 .functor XOR 1, L_0x562b8d106080, L_0x562b8d102450, C4<0>, C4<0>;
L_0x562b8d1027d0 .functor AND 1, L_0x562b8d106080, L_0x562b8d102450, C4<1>, C4<1>;
v0x562b8c666520_0 .net "S", 0 0, L_0x562b8d102640;  alias, 1 drivers
v0x562b8c666e40_0 .net "a", 0 0, L_0x562b8d106080;  alias, 1 drivers
v0x562b8c6682b0_0 .net "b", 0 0, L_0x562b8d102450;  alias, 1 drivers
v0x562b8c668c50_0 .net "cout", 0 0, L_0x562b8d1027d0;  alias, 1 drivers
S_0x562b8c667530 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c655660;
 .timescale 0 0;
P_0x562b8c990220 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c6abe10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c667530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d103010 .functor OR 1, L_0x562b8d102d60, L_0x562b8d102f80, C4<0>, C4<0>;
v0x562b8c679480_0 .net "S", 0 0, L_0x562b8d102df0;  1 drivers
v0x562b8c67c080_0 .net "a", 0 0, L_0x562b8d103150;  1 drivers
v0x562b8c67c9a0_0 .net "b", 0 0, L_0x562b8d103310;  1 drivers
v0x562b8c679ec0_0 .net "cin", 0 0, L_0x562b8d1028f0;  alias, 1 drivers
v0x562b8c67a480_0 .net "cout", 0 0, L_0x562b8d103010;  alias, 1 drivers
v0x562b8c67e860_0 .net "cout1", 0 0, L_0x562b8d102d60;  1 drivers
v0x562b8c67a110_0 .net "cout2", 0 0, L_0x562b8d102f80;  1 drivers
v0x562b8c687bc0_0 .net "s1", 0 0, L_0x562b8d102cb0;  1 drivers
S_0x562b8c624bd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6abe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d102cb0 .functor XOR 1, L_0x562b8d103150, L_0x562b8d103310, C4<0>, C4<0>;
L_0x562b8d102d60 .functor AND 1, L_0x562b8d103150, L_0x562b8d103310, C4<1>, C4<1>;
v0x562b8c675350_0 .net "S", 0 0, L_0x562b8d102cb0;  alias, 1 drivers
v0x562b8c676ac0_0 .net "a", 0 0, L_0x562b8d103150;  alias, 1 drivers
v0x562b8c672870_0 .net "b", 0 0, L_0x562b8d103310;  alias, 1 drivers
v0x562b8c672e30_0 .net "cout", 0 0, L_0x562b8d102d60;  alias, 1 drivers
S_0x562b8c62abd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6abe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d102df0 .functor XOR 1, L_0x562b8d1028f0, L_0x562b8d102cb0, C4<0>, C4<0>;
L_0x562b8d102f80 .functor AND 1, L_0x562b8d1028f0, L_0x562b8d102cb0, C4<1>, C4<1>;
v0x562b8c677210_0 .net "S", 0 0, L_0x562b8d102df0;  alias, 1 drivers
v0x562b8c672ac0_0 .net "a", 0 0, L_0x562b8d1028f0;  alias, 1 drivers
v0x562b8c66f620_0 .net "b", 0 0, L_0x562b8d102cb0;  alias, 1 drivers
v0x562b8c678b60_0 .net "cout", 0 0, L_0x562b8d102f80;  alias, 1 drivers
S_0x562b8c62d300 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c655660;
 .timescale 0 0;
P_0x562b8c95cdb0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c62fa30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c62d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1037c0 .functor OR 1, L_0x562b8d103560, L_0x562b8d103730, C4<0>, C4<0>;
v0x562b8c68f750_0 .net "S", 0 0, L_0x562b8d1035f0;  1 drivers
v0x562b8c6900f0_0 .net "a", 0 0, L_0x562b8d103900;  1 drivers
v0x562b8c690a10_0 .net "b", 0 0, L_0x562b8d103a30;  1 drivers
v0x562b8c694dd0_0 .net "cin", 0 0, L_0x562b8d103010;  alias, 1 drivers
v0x562b8c6956f0_0 .net "cout", 0 0, L_0x562b8d1037c0;  alias, 1 drivers
v0x562b8c696450_0 .net "cout1", 0 0, L_0x562b8d103560;  1 drivers
v0x562b8c696c20_0 .net "cout2", 0 0, L_0x562b8d103730;  1 drivers
v0x562b8c6975c0_0 .net "s1", 0 0, L_0x562b8d1034d0;  1 drivers
S_0x562b8c61d900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c62fa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1034d0 .functor XOR 1, L_0x562b8d103900, L_0x562b8d103a30, C4<0>, C4<0>;
L_0x562b8d103560 .functor AND 1, L_0x562b8d103900, L_0x562b8d103a30, C4<1>, C4<1>;
v0x562b8c6884e0_0 .net "S", 0 0, L_0x562b8d1034d0;  alias, 1 drivers
v0x562b8c689240_0 .net "a", 0 0, L_0x562b8d103900;  alias, 1 drivers
v0x562b8c689a10_0 .net "b", 0 0, L_0x562b8d103a30;  alias, 1 drivers
v0x562b8c68a3b0_0 .net "cout", 0 0, L_0x562b8d103560;  alias, 1 drivers
S_0x562b8c6adfe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c62fa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1035f0 .functor XOR 1, L_0x562b8d103010, L_0x562b8d1034d0, C4<0>, C4<0>;
L_0x562b8d103730 .functor AND 1, L_0x562b8d103010, L_0x562b8d1034d0, C4<1>, C4<1>;
v0x562b8c68acd0_0 .net "S", 0 0, L_0x562b8d1035f0;  alias, 1 drivers
v0x562b8c68d900_0 .net "a", 0 0, L_0x562b8d103010;  alias, 1 drivers
v0x562b8c68e220_0 .net "b", 0 0, L_0x562b8d1034d0;  alias, 1 drivers
v0x562b8c68ef80_0 .net "cout", 0 0, L_0x562b8d103730;  alias, 1 drivers
S_0x562b8c6b4320 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c655660;
 .timescale 0 0;
P_0x562b8c963790 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c622350 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6b4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d103e70 .functor OR 1, L_0x562b8d103c10, L_0x562b8d103de0, C4<0>, C4<0>;
v0x562b8c681b00_0 .net "S", 0 0, L_0x562b8d103ca0;  1 drivers
v0x562b8c682860_0 .net "a", 0 0, L_0x562b8d103fb0;  1 drivers
v0x562b8c683030_0 .net "b", 0 0, L_0x562b8d1040e0;  1 drivers
v0x562b8c6839d0_0 .net "cin", 0 0, L_0x562b8d1037c0;  alias, 1 drivers
v0x562b8c6842f0_0 .net "cout", 0 0, L_0x562b8d103e70;  alias, 1 drivers
v0x562b8c686450_0 .net "cout1", 0 0, L_0x562b8d103c10;  1 drivers
v0x562b8c69f870_0 .net "cout2", 0 0, L_0x562b8d103de0;  1 drivers
v0x562b8c6a00f0_0 .net "s1", 0 0, L_0x562b8d103b60;  1 drivers
S_0x562b8c5f74d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c622350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d103b60 .functor XOR 1, L_0x562b8d103fb0, L_0x562b8d1040e0, C4<0>, C4<0>;
L_0x562b8d103c10 .functor AND 1, L_0x562b8d103fb0, L_0x562b8d1040e0, C4<1>, C4<1>;
v0x562b8c697ee0_0 .net "S", 0 0, L_0x562b8d103b60;  alias, 1 drivers
v0x562b8c699350_0 .net "a", 0 0, L_0x562b8d103fb0;  alias, 1 drivers
v0x562b8c699cf0_0 .net "b", 0 0, L_0x562b8d1040e0;  alias, 1 drivers
v0x562b8c69a610_0 .net "cout", 0 0, L_0x562b8d103c10;  alias, 1 drivers
S_0x562b8c5f9c00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c622350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d103ca0 .functor XOR 1, L_0x562b8d1037c0, L_0x562b8d103b60, C4<0>, C4<0>;
L_0x562b8d103de0 .functor AND 1, L_0x562b8d1037c0, L_0x562b8d103b60, C4<1>, C4<1>;
v0x562b8c69ba80_0 .net "S", 0 0, L_0x562b8d103ca0;  alias, 1 drivers
v0x562b8c69c420_0 .net "a", 0 0, L_0x562b8d1037c0;  alias, 1 drivers
v0x562b8c69cd40_0 .net "b", 0 0, L_0x562b8d103b60;  alias, 1 drivers
v0x562b8c6811e0_0 .net "cout", 0 0, L_0x562b8d103de0;  alias, 1 drivers
S_0x562b8c5fc330 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c655660;
 .timescale 0 0;
P_0x562b8c9c8190 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c5fea60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5fc330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1045c0 .functor OR 1, L_0x562b8d104310, L_0x562b8d104530, C4<0>, C4<0>;
v0x562b8c6a6e20_0 .net "S", 0 0, L_0x562b8d1043a0;  1 drivers
v0x562b8c6a7740_0 .net "a", 0 0, L_0x562b8d104700;  1 drivers
v0x562b8c686d20_0 .net "b", 0 0, L_0x562b8d104830;  1 drivers
v0x562b8c6b7be0_0 .net "cin", 0 0, L_0x562b8d103e70;  alias, 1 drivers
v0x562b8c6b8500_0 .net "cout", 0 0, L_0x562b8d1045c0;  alias, 1 drivers
v0x562b8c6b9ba0_0 .net "cout1", 0 0, L_0x562b8d104310;  1 drivers
v0x562b8c6ba520_0 .net "cout2", 0 0, L_0x562b8d104530;  1 drivers
v0x562b8c6bae40_0 .net "s1", 0 0, L_0x562b8d104260;  1 drivers
S_0x562b8c556a40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5fea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d104260 .functor XOR 1, L_0x562b8d104700, L_0x562b8d104830, C4<0>, C4<0>;
L_0x562b8d104310 .functor AND 1, L_0x562b8d104700, L_0x562b8d104830, C4<1>, C4<1>;
v0x562b8c6a0e50_0 .net "S", 0 0, L_0x562b8d104260;  alias, 1 drivers
v0x562b8c6a1620_0 .net "a", 0 0, L_0x562b8d104700;  alias, 1 drivers
v0x562b8c6a1fc0_0 .net "b", 0 0, L_0x562b8d104830;  alias, 1 drivers
v0x562b8c6a28e0_0 .net "cout", 0 0, L_0x562b8d104310;  alias, 1 drivers
S_0x562b8c561a90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5fea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1043a0 .functor XOR 1, L_0x562b8d103e70, L_0x562b8d104260, C4<0>, C4<0>;
L_0x562b8d104530 .functor AND 1, L_0x562b8d103e70, L_0x562b8d104260, C4<1>, C4<1>;
v0x562b8c6a3d50_0 .net "S", 0 0, L_0x562b8d1043a0;  alias, 1 drivers
v0x562b8c6a46f0_0 .net "a", 0 0, L_0x562b8d103e70;  alias, 1 drivers
v0x562b8c6a5010_0 .net "b", 0 0, L_0x562b8d104260;  alias, 1 drivers
v0x562b8c6a6480_0 .net "cout", 0 0, L_0x562b8d104530;  alias, 1 drivers
S_0x562b8c61fad0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c655660;
 .timescale 0 0;
P_0x562b8c93b080 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c5f4da0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c61fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d104c70 .functor OR 1, L_0x562b8d104a10, L_0x562b8d104be0, C4<0>, C4<0>;
v0x562b8c6c79f0_0 .net "S", 0 0, L_0x562b8d104aa0;  1 drivers
v0x562b8c6c8310_0 .net "a", 0 0, L_0x562b8d104db0;  1 drivers
v0x562b8c6caf10_0 .net "b", 0 0, L_0x562b8d104ff0;  1 drivers
v0x562b8c6cb830_0 .net "cin", 0 0, L_0x562b8d1045c0;  alias, 1 drivers
v0x562b8c6ccfa0_0 .net "cout", 0 0, L_0x562b8d104c70;  alias, 1 drivers
v0x562b8c6c8d50_0 .net "cout1", 0 0, L_0x562b8d104a10;  1 drivers
v0x562b8c6c9310_0 .net "cout2", 0 0, L_0x562b8d104be0;  1 drivers
v0x562b8c6cd6f0_0 .net "s1", 0 0, L_0x562b8d104960;  1 drivers
S_0x562b8c5e5880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5f4da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d104960 .functor XOR 1, L_0x562b8d104db0, L_0x562b8d104ff0, C4<0>, C4<0>;
L_0x562b8d104a10 .functor AND 1, L_0x562b8d104db0, L_0x562b8d104ff0, C4<1>, C4<1>;
v0x562b8c6be070_0 .net "S", 0 0, L_0x562b8d104960;  alias, 1 drivers
v0x562b8c6be990_0 .net "a", 0 0, L_0x562b8d104db0;  alias, 1 drivers
v0x562b8c6bf6f0_0 .net "b", 0 0, L_0x562b8d104ff0;  alias, 1 drivers
v0x562b8c6bfec0_0 .net "cout", 0 0, L_0x562b8d104a10;  alias, 1 drivers
S_0x562b8c5e7fb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5f4da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d104aa0 .functor XOR 1, L_0x562b8d1045c0, L_0x562b8d104960, C4<0>, C4<0>;
L_0x562b8d104be0 .functor AND 1, L_0x562b8d1045c0, L_0x562b8d104960, C4<1>, C4<1>;
v0x562b8c6c0860_0 .net "S", 0 0, L_0x562b8d104aa0;  alias, 1 drivers
v0x562b8c6c1180_0 .net "a", 0 0, L_0x562b8d1045c0;  alias, 1 drivers
v0x562b8c6bc540_0 .net "b", 0 0, L_0x562b8d104960;  alias, 1 drivers
v0x562b8c6c3860_0 .net "cout", 0 0, L_0x562b8d104be0;  alias, 1 drivers
S_0x562b8c5ea6e0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c655660;
 .timescale 0 0;
P_0x562b8c9309c0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c5bc0c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5ea6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1054e0 .functor OR 1, L_0x562b8d1052c0, L_0x562b8d105450, C4<0>, C4<0>;
v0x562b8c6d4d40_0 .net "S", 0 0, L_0x562b8d105350;  1 drivers
v0x562b8c6d05f0_0 .net "a", 0 0, L_0x562b8d105620;  1 drivers
v0x562b8c6de0a0_0 .net "b", 0 0, L_0x562b8d105750;  1 drivers
v0x562b8c6de9c0_0 .net "cin", 0 0, L_0x562b8d104c70;  alias, 1 drivers
v0x562b8c6df720_0 .net "cout", 0 0, L_0x562b8d1054e0;  alias, 1 drivers
v0x562b8c6dfef0_0 .net "cout1", 0 0, L_0x562b8d1052c0;  1 drivers
v0x562b8c6e0890_0 .net "cout2", 0 0, L_0x562b8d105450;  1 drivers
v0x562b8c6e11b0_0 .net "s1", 0 0, L_0x562b8d105210;  1 drivers
S_0x562b8c5be7f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5bc0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d105210 .functor XOR 1, L_0x562b8d105620, L_0x562b8d105750, C4<0>, C4<0>;
L_0x562b8d1052c0 .functor AND 1, L_0x562b8d105620, L_0x562b8d105750, C4<1>, C4<1>;
v0x562b8c6c8fa0_0 .net "S", 0 0, L_0x562b8d105210;  alias, 1 drivers
v0x562b8c6c5b00_0 .net "a", 0 0, L_0x562b8d105620;  alias, 1 drivers
v0x562b8c6cf040_0 .net "b", 0 0, L_0x562b8d105750;  alias, 1 drivers
v0x562b8c6cf960_0 .net "cout", 0 0, L_0x562b8d1052c0;  alias, 1 drivers
S_0x562b8c5c0f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5bc0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d105350 .functor XOR 1, L_0x562b8d104c70, L_0x562b8d105210, C4<0>, C4<0>;
L_0x562b8d105450 .functor AND 1, L_0x562b8d104c70, L_0x562b8d105210, C4<1>, C4<1>;
v0x562b8c6d2560_0 .net "S", 0 0, L_0x562b8d105350;  alias, 1 drivers
v0x562b8c6d2e80_0 .net "a", 0 0, L_0x562b8d104c70;  alias, 1 drivers
v0x562b8c6d03a0_0 .net "b", 0 0, L_0x562b8d105210;  alias, 1 drivers
v0x562b8c6d0960_0 .net "cout", 0 0, L_0x562b8d105450;  alias, 1 drivers
S_0x562b8c5f2670 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c655660;
 .timescale 0 0;
P_0x562b8c91d2a0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c5e3150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5f2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d105bf0 .functor OR 1, L_0x562b8d105940, L_0x562b8d105b60, C4<0>, C4<0>;
v0x562b8c6ec930_0 .net "S", 0 0, L_0x562b8d1059d0;  1 drivers
v0x562b8c6ed100_0 .net "a", 0 0, L_0x562b8d105cf0;  1 drivers
v0x562b8c6edaa0_0 .net "b", 0 0, L_0x562b8d105e20;  1 drivers
v0x562b8c6ee3c0_0 .net "cin", 0 0, L_0x562b8d1054e0;  alias, 1 drivers
v0x562b8c6ef830_0 .net "cout", 0 0, L_0x562b8d105bf0;  alias, 1 drivers
v0x562b8c6f01d0_0 .net "cout1", 0 0, L_0x562b8d105940;  1 drivers
v0x562b8c6f0af0_0 .net "cout2", 0 0, L_0x562b8d105b60;  1 drivers
v0x562b8c6f1f60_0 .net "s1", 0 0, L_0x562b8d1051a0;  1 drivers
S_0x562b8c5c9e90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5e3150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1051a0 .functor XOR 1, L_0x562b8d105cf0, L_0x562b8d105e20, C4<0>, C4<0>;
L_0x562b8d105940 .functor AND 1, L_0x562b8d105cf0, L_0x562b8d105e20, C4<1>, C4<1>;
v0x562b8c6e3de0_0 .net "S", 0 0, L_0x562b8d1051a0;  alias, 1 drivers
v0x562b8c6e4700_0 .net "a", 0 0, L_0x562b8d105cf0;  alias, 1 drivers
v0x562b8c6e5460_0 .net "b", 0 0, L_0x562b8d105e20;  alias, 1 drivers
v0x562b8c6e5c30_0 .net "cout", 0 0, L_0x562b8d105940;  alias, 1 drivers
S_0x562b8c5cc5c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5e3150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1059d0 .functor XOR 1, L_0x562b8d1054e0, L_0x562b8d1051a0, C4<0>, C4<0>;
L_0x562b8d105b60 .functor AND 1, L_0x562b8d1054e0, L_0x562b8d1051a0, C4<1>, C4<1>;
v0x562b8c6e65d0_0 .net "S", 0 0, L_0x562b8d1059d0;  alias, 1 drivers
v0x562b8c6e6ef0_0 .net "a", 0 0, L_0x562b8d1054e0;  alias, 1 drivers
v0x562b8c6eb2b0_0 .net "b", 0 0, L_0x562b8d1051a0;  alias, 1 drivers
v0x562b8c6ebbd0_0 .net "cout", 0 0, L_0x562b8d105b60;  alias, 1 drivers
S_0x562b8c5d2160 .scope module, "ins69" "twos_compliment" 3 109, 3 60 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8c8fc720 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d0fc5a0 .functor NOT 4, L_0x562b8d0fc300, C4<0000>, C4<0000>, C4<0000>;
v0x562b8c704d10_0 .net "cout", 0 0, L_0x562b8d0fe0e0;  1 drivers
v0x562b8c7056b0_0 .net "i", 3 0, L_0x562b8d0fc300;  alias, 1 drivers
v0x562b8c705fd0_0 .net "o", 3 0, L_0x562b8d0fdfd0;  alias, 1 drivers
v0x562b8c707440_0 .net "temp2", 3 0, L_0x562b8d0fc5a0;  1 drivers
S_0x562b8c5d4890 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c5d2160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c8d4da0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70db068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d0fe070 .functor BUFZ 1, L_0x7f38f70db068, C4<0>, C4<0>, C4<0>;
L_0x562b8d0fe0e0 .functor BUFZ 1, L_0x562b8d0fdbd0, C4<0>, C4<0>, C4<0>;
v0x562b8c700830_0 .net "S", 3 0, L_0x562b8d0fdfd0;  alias, 1 drivers
v0x562b8c7010b0_0 .net "a", 3 0, L_0x562b8d0fc5a0;  alias, 1 drivers
L_0x7f38f70db020 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c701e10_0 .net "b", 3 0, L_0x7f38f70db020;  1 drivers
v0x562b8c7025e0 .array "carry", 0 4;
v0x562b8c7025e0_0 .net v0x562b8c7025e0 0, 0 0, L_0x562b8d0fe070; 1 drivers
v0x562b8c7025e0_1 .net v0x562b8c7025e0 1, 0 0, L_0x562b8d0fc990; 1 drivers
v0x562b8c7025e0_2 .net v0x562b8c7025e0 2, 0 0, L_0x562b8d0fcf40; 1 drivers
v0x562b8c7025e0_3 .net v0x562b8c7025e0 3, 0 0, L_0x562b8d0fd5d0; 1 drivers
v0x562b8c7025e0_4 .net v0x562b8c7025e0 4, 0 0, L_0x562b8d0fdbd0; 1 drivers
v0x562b8c702f80_0 .net "cin", 0 0, L_0x7f38f70db068;  1 drivers
v0x562b8c7038a0_0 .net "cout", 0 0, L_0x562b8d0fe0e0;  alias, 1 drivers
L_0x562b8d0fca90 .part L_0x562b8d0fc5a0, 0, 1;
L_0x562b8d0fcbc0 .part L_0x7f38f70db020, 0, 1;
L_0x562b8d0fd040 .part L_0x562b8d0fc5a0, 1, 1;
L_0x562b8d0fd200 .part L_0x7f38f70db020, 1, 1;
L_0x562b8d0fd6d0 .part L_0x562b8d0fc5a0, 2, 1;
L_0x562b8d0fd800 .part L_0x7f38f70db020, 2, 1;
L_0x562b8d0fdc90 .part L_0x562b8d0fc5a0, 3, 1;
L_0x562b8d0fddc0 .part L_0x7f38f70db020, 3, 1;
L_0x562b8d0fdfd0 .concat8 [ 1 1 1 1], L_0x562b8d0fc740, L_0x562b8d0fcdd0, L_0x562b8d0fd410, L_0x562b8d0fda10;
S_0x562b8c5d6fc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c5d4890;
 .timescale 0 0;
P_0x562b8c8ef5f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c5de2f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5d6fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fc990 .functor OR 1, L_0x562b8d0fc680, L_0x562b8d0fc890, C4<0>, C4<0>;
v0x562b8c6f8dc0_0 .net "S", 0 0, L_0x562b8d0fc740;  1 drivers
v0x562b8c6fa230_0 .net "a", 0 0, L_0x562b8d0fca90;  1 drivers
v0x562b8c6fabd0_0 .net "b", 0 0, L_0x562b8d0fcbc0;  1 drivers
v0x562b8c6fb4f0_0 .net "cin", 0 0, L_0x562b8d0fe070;  alias, 1 drivers
v0x562b8c6fc960_0 .net "cout", 0 0, L_0x562b8d0fc990;  alias, 1 drivers
v0x562b8c6fd300_0 .net "cout1", 0 0, L_0x562b8d0fc680;  1 drivers
v0x562b8c6fdc20_0 .net "cout2", 0 0, L_0x562b8d0fc890;  1 drivers
v0x562b8c6dd200_0 .net "s1", 0 0, L_0x562b8d0fc610;  1 drivers
S_0x562b8c5e0a20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5de2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fc610 .functor XOR 1, L_0x562b8d0fca90, L_0x562b8d0fcbc0, C4<0>, C4<0>;
L_0x562b8d0fc680 .functor AND 1, L_0x562b8d0fca90, L_0x562b8d0fcbc0, C4<1>, C4<1>;
v0x562b8c6d9eb0_0 .net "S", 0 0, L_0x562b8d0fc610;  alias, 1 drivers
v0x562b8c6da7d0_0 .net "a", 0 0, L_0x562b8d0fca90;  alias, 1 drivers
v0x562b8c6dc930_0 .net "b", 0 0, L_0x562b8d0fcbc0;  alias, 1 drivers
v0x562b8c6f5d50_0 .net "cout", 0 0, L_0x562b8d0fc680;  alias, 1 drivers
S_0x562b8c5c7760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5de2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fc740 .functor XOR 1, L_0x562b8d0fe070, L_0x562b8d0fc610, C4<0>, C4<0>;
L_0x562b8d0fc890 .functor AND 1, L_0x562b8d0fe070, L_0x562b8d0fc610, C4<1>, C4<1>;
v0x562b8c6f65d0_0 .net "S", 0 0, L_0x562b8d0fc740;  alias, 1 drivers
v0x562b8c6f7330_0 .net "a", 0 0, L_0x562b8d0fe070;  alias, 1 drivers
v0x562b8c6f7b00_0 .net "b", 0 0, L_0x562b8d0fc610;  alias, 1 drivers
v0x562b8c6f84a0_0 .net "cout", 0 0, L_0x562b8d0fc890;  alias, 1 drivers
S_0x562b8c5a6be0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c5d4890;
 .timescale 0 0;
P_0x562b8c8c85f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c5a9310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5a6be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fcf40 .functor OR 1, L_0x562b8d0fcd60, L_0x562b8d0fced0, C4<0>, C4<0>;
v0x562b8c711670_0 .net "S", 0 0, L_0x562b8d0fcdd0;  1 drivers
v0x562b8c712ae0_0 .net "a", 0 0, L_0x562b8d0fd040;  1 drivers
v0x562b8c713480_0 .net "b", 0 0, L_0x562b8d0fd200;  1 drivers
v0x562b8c713da0_0 .net "cin", 0 0, L_0x562b8d0fc990;  alias, 1 drivers
v0x562b8c7168d0_0 .net "cout", 0 0, L_0x562b8d0fcf40;  alias, 1 drivers
v0x562b8c717150_0 .net "cout1", 0 0, L_0x562b8d0fcd60;  1 drivers
v0x562b8c717eb0_0 .net "cout2", 0 0, L_0x562b8d0fced0;  1 drivers
v0x562b8c718680_0 .net "s1", 0 0, L_0x562b8d0fccf0;  1 drivers
S_0x562b8c5aba40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5a9310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fccf0 .functor XOR 1, L_0x562b8d0fd040, L_0x562b8d0fd200, C4<0>, C4<0>;
L_0x562b8d0fcd60 .functor AND 1, L_0x562b8d0fd040, L_0x562b8d0fd200, C4<1>, C4<1>;
v0x562b8c70be30_0 .net "S", 0 0, L_0x562b8d0fccf0;  alias, 1 drivers
v0x562b8c70c750_0 .net "a", 0 0, L_0x562b8d0fd040;  alias, 1 drivers
v0x562b8c70d4b0_0 .net "b", 0 0, L_0x562b8d0fd200;  alias, 1 drivers
v0x562b8c70dc80_0 .net "cout", 0 0, L_0x562b8d0fcd60;  alias, 1 drivers
S_0x562b8c592ff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5a9310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fcdd0 .functor XOR 1, L_0x562b8d0fc990, L_0x562b8d0fccf0, C4<0>, C4<0>;
L_0x562b8d0fced0 .functor AND 1, L_0x562b8d0fc990, L_0x562b8d0fccf0, C4<1>, C4<1>;
v0x562b8c70e620_0 .net "S", 0 0, L_0x562b8d0fcdd0;  alias, 1 drivers
v0x562b8c70ef40_0 .net "a", 0 0, L_0x562b8d0fc990;  alias, 1 drivers
v0x562b8c7103b0_0 .net "b", 0 0, L_0x562b8d0fccf0;  alias, 1 drivers
v0x562b8c710d50_0 .net "cout", 0 0, L_0x562b8d0fced0;  alias, 1 drivers
S_0x562b8c5b15e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c5d4890;
 .timescale 0 0;
P_0x562b8c8a13e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c5b3d10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5b15e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fd5d0 .functor OR 1, L_0x562b8d0fd3a0, L_0x562b8d0fd560, C4<0>, C4<0>;
v0x562b8c7229c0_0 .net "S", 0 0, L_0x562b8d0fd410;  1 drivers
v0x562b8c7232e0_0 .net "a", 0 0, L_0x562b8d0fd6d0;  1 drivers
v0x562b8c724040_0 .net "b", 0 0, L_0x562b8d0fd800;  1 drivers
v0x562b8c724810_0 .net "cin", 0 0, L_0x562b8d0fcf40;  alias, 1 drivers
v0x562b8c7251b0_0 .net "cout", 0 0, L_0x562b8d0fd5d0;  alias, 1 drivers
v0x562b8c725ad0_0 .net "cout1", 0 0, L_0x562b8d0fd3a0;  1 drivers
v0x562b8c726f40_0 .net "cout2", 0 0, L_0x562b8d0fd560;  1 drivers
v0x562b8c7278e0_0 .net "s1", 0 0, L_0x562b8d0fd330;  1 drivers
S_0x562b8c5b6440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5b3d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fd330 .functor XOR 1, L_0x562b8d0fd6d0, L_0x562b8d0fd800, C4<0>, C4<0>;
L_0x562b8d0fd3a0 .functor AND 1, L_0x562b8d0fd6d0, L_0x562b8d0fd800, C4<1>, C4<1>;
v0x562b8c719020_0 .net "S", 0 0, L_0x562b8d0fd330;  alias, 1 drivers
v0x562b8c719940_0 .net "a", 0 0, L_0x562b8d0fd6d0;  alias, 1 drivers
v0x562b8c71adb0_0 .net "b", 0 0, L_0x562b8d0fd800;  alias, 1 drivers
v0x562b8c71b750_0 .net "cout", 0 0, L_0x562b8d0fd3a0;  alias, 1 drivers
S_0x562b8c59f710 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5b3d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fd410 .functor XOR 1, L_0x562b8d0fcf40, L_0x562b8d0fd330, C4<0>, C4<0>;
L_0x562b8d0fd560 .functor AND 1, L_0x562b8d0fcf40, L_0x562b8d0fd330, C4<1>, C4<1>;
v0x562b8c71c070_0 .net "S", 0 0, L_0x562b8d0fd410;  alias, 1 drivers
v0x562b8c71d4e0_0 .net "a", 0 0, L_0x562b8d0fcf40;  alias, 1 drivers
v0x562b8c71de80_0 .net "b", 0 0, L_0x562b8d0fd330;  alias, 1 drivers
v0x562b8c71e7a0_0 .net "cout", 0 0, L_0x562b8d0fd560;  alias, 1 drivers
S_0x562b8c55b100 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c5d4890;
 .timescale 0 0;
P_0x562b8c89b840 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c55d830 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c55b100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d0fdbd0 .functor OR 1, L_0x562b8d0fd9a0, L_0x562b8d0fdb60, C4<0>, C4<0>;
v0x562b8c72ee70_0 .net "S", 0 0, L_0x562b8d0fda10;  1 drivers
v0x562b8c72f790_0 .net "a", 0 0, L_0x562b8d0fdc90;  1 drivers
v0x562b8c730c00_0 .net "b", 0 0, L_0x562b8d0fddc0;  1 drivers
v0x562b8c7315a0_0 .net "cin", 0 0, L_0x562b8d0fd5d0;  alias, 1 drivers
v0x562b8c731ec0_0 .net "cout", 0 0, L_0x562b8d0fdbd0;  alias, 1 drivers
v0x562b8c733330_0 .net "cout1", 0 0, L_0x562b8d0fd9a0;  1 drivers
v0x562b8c733cd0_0 .net "cout2", 0 0, L_0x562b8d0fdb60;  1 drivers
v0x562b8c7345f0_0 .net "s1", 0 0, L_0x562b8d0fd930;  1 drivers
S_0x562b8c55ff60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c55d830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fd930 .functor XOR 1, L_0x562b8d0fdc90, L_0x562b8d0fddc0, C4<0>, C4<0>;
L_0x562b8d0fd9a0 .functor AND 1, L_0x562b8d0fdc90, L_0x562b8d0fddc0, C4<1>, C4<1>;
v0x562b8c728200_0 .net "S", 0 0, L_0x562b8d0fd930;  alias, 1 drivers
v0x562b8c729670_0 .net "a", 0 0, L_0x562b8d0fdc90;  alias, 1 drivers
v0x562b8c72a010_0 .net "b", 0 0, L_0x562b8d0fddc0;  alias, 1 drivers
v0x562b8c72a930_0 .net "cout", 0 0, L_0x562b8d0fd9a0;  alias, 1 drivers
S_0x562b8c573660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c55d830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d0fda10 .functor XOR 1, L_0x562b8d0fd5d0, L_0x562b8d0fd930, C4<0>, C4<0>;
L_0x562b8d0fdb60 .functor AND 1, L_0x562b8d0fd5d0, L_0x562b8d0fd930, C4<1>, C4<1>;
v0x562b8c72bda0_0 .net "S", 0 0, L_0x562b8d0fda10;  alias, 1 drivers
v0x562b8c72c740_0 .net "a", 0 0, L_0x562b8d0fd5d0;  alias, 1 drivers
v0x562b8c72d060_0 .net "b", 0 0, L_0x562b8d0fd930;  alias, 1 drivers
v0x562b8c72e4d0_0 .net "cout", 0 0, L_0x562b8d0fdb60;  alias, 1 drivers
S_0x562b8c5799a0 .scope module, "ins7" "rca_Nbit" 3 117, 3 18 0, S_0x562b8cc2a510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c876290 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d109700 .functor BUFZ 1, L_0x562b8d106110, C4<0>, C4<0>, C4<0>;
L_0x562b8d109800 .functor BUFZ 1, L_0x562b8d109300, C4<0>, C4<0>, C4<0>;
v0x562b8c74f490_0 .net "S", 7 0, L_0x562b8d109660;  alias, 1 drivers
v0x562b8c74fdb0_0 .net "a", 7 0, L_0x562b8d105fe0;  alias, 1 drivers
v0x562b8c751220_0 .net "b", 7 0, L_0x562b8d1022a0;  alias, 1 drivers
v0x562b8c751bc0 .array "carry", 0 8;
v0x562b8c751bc0_0 .net v0x562b8c751bc0 0, 0 0, L_0x562b8d109700; 1 drivers
v0x562b8c751bc0_1 .net v0x562b8c751bc0 1, 0 0, L_0x562b8d106890; 1 drivers
v0x562b8c751bc0_2 .net v0x562b8c751bc0 2, 0 0, L_0x562b8d106ed0; 1 drivers
v0x562b8c751bc0_3 .net v0x562b8c751bc0 3, 0 0, L_0x562b8d107510; 1 drivers
v0x562b8c751bc0_4 .net v0x562b8c751bc0 4, 0 0, L_0x562b8d107ac0; 1 drivers
v0x562b8c751bc0_5 .net v0x562b8c751bc0 5, 0 0, L_0x562b8d108070; 1 drivers
v0x562b8c751bc0_6 .net v0x562b8c751bc0 6, 0 0, L_0x562b8d1086a0; 1 drivers
v0x562b8c751bc0_7 .net v0x562b8c751bc0 7, 0 0, L_0x562b8d108d40; 1 drivers
v0x562b8c751bc0_8 .net v0x562b8c751bc0 8, 0 0, L_0x562b8d109300; 1 drivers
v0x562b8c7524e0_0 .net "cin", 0 0, L_0x562b8d106110;  alias, 1 drivers
v0x562b8c753950_0 .net "cout", 0 0, L_0x562b8d109800;  alias, 1 drivers
L_0x562b8d106990 .part L_0x562b8d105fe0, 0, 1;
L_0x562b8d106b50 .part L_0x562b8d1022a0, 0, 1;
L_0x562b8d106fd0 .part L_0x562b8d105fe0, 1, 1;
L_0x562b8d107100 .part L_0x562b8d1022a0, 1, 1;
L_0x562b8d107610 .part L_0x562b8d105fe0, 2, 1;
L_0x562b8d107740 .part L_0x562b8d1022a0, 2, 1;
L_0x562b8d107bc0 .part L_0x562b8d105fe0, 3, 1;
L_0x562b8d107cf0 .part L_0x562b8d1022a0, 3, 1;
L_0x562b8d108170 .part L_0x562b8d105fe0, 4, 1;
L_0x562b8d1083b0 .part L_0x562b8d1022a0, 4, 1;
L_0x562b8d1087a0 .part L_0x562b8d105fe0, 5, 1;
L_0x562b8d1088d0 .part L_0x562b8d1022a0, 5, 1;
L_0x562b8d108e40 .part L_0x562b8d105fe0, 6, 1;
L_0x562b8d108f70 .part L_0x562b8d1022a0, 6, 1;
L_0x562b8d109370 .part L_0x562b8d105fe0, 7, 1;
L_0x562b8d1094a0 .part L_0x562b8d1022a0, 7, 1;
LS_0x562b8d109660_0_0 .concat8 [ 1 1 1 1], L_0x562b8d106690, L_0x562b8d106d60, L_0x562b8d1073a0, L_0x562b8d107950;
LS_0x562b8d109660_0_4 .concat8 [ 1 1 1 1], L_0x562b8d107f00, L_0x562b8d108530, L_0x562b8d108c60, L_0x562b8d109190;
L_0x562b8d109660 .concat8 [ 4 4 0 0], LS_0x562b8d109660_0_0, LS_0x562b8d109660_0_4;
S_0x562b8c571490 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c5799a0;
 .timescale 0 0;
P_0x562b8c86a7a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c5999d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c571490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d106890 .functor OR 1, L_0x562b8d106620, L_0x562b8d106790, C4<0>, C4<0>;
v0x562b8c739530_0 .net "S", 0 0, L_0x562b8d106690;  1 drivers
v0x562b8c739e50_0 .net "a", 0 0, L_0x562b8d106990;  1 drivers
v0x562b8c73b2c0_0 .net "b", 0 0, L_0x562b8d106b50;  1 drivers
v0x562b8c73bc60_0 .net "cin", 0 0, L_0x562b8d109700;  alias, 1 drivers
v0x562b8c73c580_0 .net "cout", 0 0, L_0x562b8d106890;  alias, 1 drivers
v0x562b8c73d9f0_0 .net "cout1", 0 0, L_0x562b8d106620;  1 drivers
v0x562b8c73e390_0 .net "cout2", 0 0, L_0x562b8d106790;  1 drivers
v0x562b8c73ecb0_0 .net "s1", 0 0, L_0x562b8d1065b0;  1 drivers
S_0x562b8c53cb10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1065b0 .functor XOR 1, L_0x562b8d106990, L_0x562b8d106b50, C4<0>, C4<0>;
L_0x562b8d106620 .functor AND 1, L_0x562b8d106990, L_0x562b8d106b50, C4<1>, C4<1>;
v0x562b8c707de0_0 .net "S", 0 0, L_0x562b8d1065b0;  alias, 1 drivers
v0x562b8c708700_0 .net "a", 0 0, L_0x562b8d106990;  alias, 1 drivers
v0x562b8c6ffbf0_0 .net "b", 0 0, L_0x562b8d106b50;  alias, 1 drivers
v0x562b8c70a800_0 .net "cout", 0 0, L_0x562b8d106620;  alias, 1 drivers
S_0x562b8c521d90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d106690 .functor XOR 1, L_0x562b8d109700, L_0x562b8d1065b0, C4<0>, C4<0>;
L_0x562b8d106790 .functor AND 1, L_0x562b8d109700, L_0x562b8d1065b0, C4<1>, C4<1>;
v0x562b8c736fc0_0 .net "S", 0 0, L_0x562b8d106690;  alias, 1 drivers
v0x562b8c7377a0_0 .net "a", 0 0, L_0x562b8d109700;  alias, 1 drivers
v0x562b8c7383c0_0 .net "b", 0 0, L_0x562b8d1065b0;  alias, 1 drivers
v0x562b8c738b90_0 .net "cout", 0 0, L_0x562b8d106790;  alias, 1 drivers
S_0x562b8c5244c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c5799a0;
 .timescale 0 0;
P_0x562b8c85d670 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c5434f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5244c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d106ed0 .functor OR 1, L_0x562b8d106cf0, L_0x562b8d106e60, C4<0>, C4<0>;
v0x562b8c746240_0 .net "S", 0 0, L_0x562b8d106d60;  1 drivers
v0x562b8c7476b0_0 .net "a", 0 0, L_0x562b8d106fd0;  1 drivers
v0x562b8c748050_0 .net "b", 0 0, L_0x562b8d107100;  1 drivers
v0x562b8c748970_0 .net "cin", 0 0, L_0x562b8d106890;  alias, 1 drivers
v0x562b8c761d70_0 .net "cout", 0 0, L_0x562b8d106ed0;  alias, 1 drivers
v0x562b8c7625f0_0 .net "cout1", 0 0, L_0x562b8d106cf0;  1 drivers
v0x562b8c763350_0 .net "cout2", 0 0, L_0x562b8d106e60;  1 drivers
v0x562b8c763b20_0 .net "s1", 0 0, L_0x562b8d106c80;  1 drivers
S_0x562b8c549230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5434f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d106c80 .functor XOR 1, L_0x562b8d106fd0, L_0x562b8d107100, C4<0>, C4<0>;
L_0x562b8d106cf0 .functor AND 1, L_0x562b8d106fd0, L_0x562b8d107100, C4<1>, C4<1>;
v0x562b8c740120_0 .net "S", 0 0, L_0x562b8d106c80;  alias, 1 drivers
v0x562b8c740ac0_0 .net "a", 0 0, L_0x562b8d106fd0;  alias, 1 drivers
v0x562b8c7413e0_0 .net "b", 0 0, L_0x562b8d107100;  alias, 1 drivers
v0x562b8c742850_0 .net "cout", 0 0, L_0x562b8d106cf0;  alias, 1 drivers
S_0x562b8c550700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5434f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d106d60 .functor XOR 1, L_0x562b8d106890, L_0x562b8d106c80, C4<0>, C4<0>;
L_0x562b8d106e60 .functor AND 1, L_0x562b8d106890, L_0x562b8d106c80, C4<1>, C4<1>;
v0x562b8c7431f0_0 .net "S", 0 0, L_0x562b8d106d60;  alias, 1 drivers
v0x562b8c743b10_0 .net "a", 0 0, L_0x562b8d106890;  alias, 1 drivers
v0x562b8c744f80_0 .net "b", 0 0, L_0x562b8d106c80;  alias, 1 drivers
v0x562b8c745920_0 .net "cout", 0 0, L_0x562b8d106e60;  alias, 1 drivers
S_0x562b8c552e30 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c5799a0;
 .timescale 0 0;
P_0x562b8c836670 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c555560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c552e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d107510 .functor OR 1, L_0x562b8d107330, L_0x562b8d1074a0, C4<0>, C4<0>;
v0x562b8c76b0b0_0 .net "S", 0 0, L_0x562b8d1073a0;  1 drivers
v0x562b8c76ba50_0 .net "a", 0 0, L_0x562b8d107610;  1 drivers
v0x562b8c76c370_0 .net "b", 0 0, L_0x562b8d107740;  1 drivers
v0x562b8c76d7e0_0 .net "cin", 0 0, L_0x562b8d106ed0;  alias, 1 drivers
v0x562b8c76e180_0 .net "cout", 0 0, L_0x562b8d107510;  alias, 1 drivers
v0x562b8c76eaa0_0 .net "cout1", 0 0, L_0x562b8d107330;  1 drivers
v0x562b8c76ff10_0 .net "cout2", 0 0, L_0x562b8d1074a0;  1 drivers
v0x562b8c7708b0_0 .net "s1", 0 0, L_0x562b8d1072c0;  1 drivers
S_0x562b8c51f660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c555560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1072c0 .functor XOR 1, L_0x562b8d107610, L_0x562b8d107740, C4<0>, C4<0>;
L_0x562b8d107330 .functor AND 1, L_0x562b8d107610, L_0x562b8d107740, C4<1>, C4<1>;
v0x562b8c7644c0_0 .net "S", 0 0, L_0x562b8d1072c0;  alias, 1 drivers
v0x562b8c764de0_0 .net "a", 0 0, L_0x562b8d107610;  alias, 1 drivers
v0x562b8c766250_0 .net "b", 0 0, L_0x562b8d107740;  alias, 1 drivers
v0x562b8c766bf0_0 .net "cout", 0 0, L_0x562b8d107330;  alias, 1 drivers
S_0x562b8c563f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c555560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1073a0 .functor XOR 1, L_0x562b8d106ed0, L_0x562b8d1072c0, C4<0>, C4<0>;
L_0x562b8d1074a0 .functor AND 1, L_0x562b8d106ed0, L_0x562b8d1072c0, C4<1>, C4<1>;
v0x562b8c767510_0 .net "S", 0 0, L_0x562b8d1073a0;  alias, 1 drivers
v0x562b8c768980_0 .net "a", 0 0, L_0x562b8d106ed0;  alias, 1 drivers
v0x562b8c769320_0 .net "b", 0 0, L_0x562b8d1072c0;  alias, 1 drivers
v0x562b8c769c40_0 .net "cout", 0 0, L_0x562b8d1074a0;  alias, 1 drivers
S_0x562b8c507a50 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c5799a0;
 .timescale 0 0;
P_0x562b8ca6da60 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c50d790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c507a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d107ac0 .functor OR 1, L_0x562b8d1078e0, L_0x562b8d107a50, C4<0>, C4<0>;
v0x562b8c778840_0 .net "S", 0 0, L_0x562b8d107950;  1 drivers
v0x562b8c779160_0 .net "a", 0 0, L_0x562b8d107bc0;  1 drivers
v0x562b8c77a5d0_0 .net "b", 0 0, L_0x562b8d107cf0;  1 drivers
v0x562b8c77af70_0 .net "cin", 0 0, L_0x562b8d107510;  alias, 1 drivers
v0x562b8c77b890_0 .net "cout", 0 0, L_0x562b8d107ac0;  alias, 1 drivers
v0x562b8c77cd00_0 .net "cout1", 0 0, L_0x562b8d1078e0;  1 drivers
v0x562b8c77d6a0_0 .net "cout2", 0 0, L_0x562b8d107a50;  1 drivers
v0x562b8c77dfc0_0 .net "s1", 0 0, L_0x562b8d107870;  1 drivers
S_0x562b8c514c60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c50d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d107870 .functor XOR 1, L_0x562b8d107bc0, L_0x562b8d107cf0, C4<0>, C4<0>;
L_0x562b8d1078e0 .functor AND 1, L_0x562b8d107bc0, L_0x562b8d107cf0, C4<1>, C4<1>;
v0x562b8c7711d0_0 .net "S", 0 0, L_0x562b8d107870;  alias, 1 drivers
v0x562b8c772640_0 .net "a", 0 0, L_0x562b8d107bc0;  alias, 1 drivers
v0x562b8c772fe0_0 .net "b", 0 0, L_0x562b8d107cf0;  alias, 1 drivers
v0x562b8c773900_0 .net "cout", 0 0, L_0x562b8d1078e0;  alias, 1 drivers
S_0x562b8c517390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c50d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d107950 .functor XOR 1, L_0x562b8d107510, L_0x562b8d107870, C4<0>, C4<0>;
L_0x562b8d107a50 .functor AND 1, L_0x562b8d107510, L_0x562b8d107870, C4<1>, C4<1>;
v0x562b8c7762d0_0 .net "S", 0 0, L_0x562b8d107950;  alias, 1 drivers
v0x562b8c776ab0_0 .net "a", 0 0, L_0x562b8d107510;  alias, 1 drivers
v0x562b8c7776d0_0 .net "b", 0 0, L_0x562b8d107870;  alias, 1 drivers
v0x562b8c777ea0_0 .net "cout", 0 0, L_0x562b8d107a50;  alias, 1 drivers
S_0x562b8c519ac0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c5799a0;
 .timescale 0 0;
P_0x562b8c819840 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c501070 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c519ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d108070 .functor OR 1, L_0x562b8d107e90, L_0x562b8d108000, C4<0>, C4<0>;
v0x562b8c785550_0 .net "S", 0 0, L_0x562b8d107f00;  1 drivers
v0x562b8c7869c0_0 .net "a", 0 0, L_0x562b8d108170;  1 drivers
v0x562b8c787360_0 .net "b", 0 0, L_0x562b8d1083b0;  1 drivers
v0x562b8c787c80_0 .net "cin", 0 0, L_0x562b8d107ac0;  alias, 1 drivers
v0x562b8c78bc40_0 .net "cout", 0 0, L_0x562b8d108070;  alias, 1 drivers
v0x562b8c78c4c0_0 .net "cout1", 0 0, L_0x562b8d107e90;  1 drivers
v0x562b8c78d220_0 .net "cout2", 0 0, L_0x562b8d108000;  1 drivers
v0x562b8c78da80_0 .net "s1", 0 0, L_0x562b8d107e20;  1 drivers
S_0x562b8c56c450 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c501070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d107e20 .functor XOR 1, L_0x562b8d108170, L_0x562b8d1083b0, C4<0>, C4<0>;
L_0x562b8d107e90 .functor AND 1, L_0x562b8d108170, L_0x562b8d1083b0, C4<1>, C4<1>;
v0x562b8c77f430_0 .net "S", 0 0, L_0x562b8d107e20;  alias, 1 drivers
v0x562b8c77fdd0_0 .net "a", 0 0, L_0x562b8d108170;  alias, 1 drivers
v0x562b8c7806f0_0 .net "b", 0 0, L_0x562b8d1083b0;  alias, 1 drivers
v0x562b8c781b60_0 .net "cout", 0 0, L_0x562b8d107e90;  alias, 1 drivers
S_0x562b8c4dd540 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c501070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d107f00 .functor XOR 1, L_0x562b8d107ac0, L_0x562b8d107e20, C4<0>, C4<0>;
L_0x562b8d108000 .functor AND 1, L_0x562b8d107ac0, L_0x562b8d107e20, C4<1>, C4<1>;
v0x562b8c782500_0 .net "S", 0 0, L_0x562b8d107f00;  alias, 1 drivers
v0x562b8c782e20_0 .net "a", 0 0, L_0x562b8d107ac0;  alias, 1 drivers
v0x562b8c784290_0 .net "b", 0 0, L_0x562b8d107e20;  alias, 1 drivers
v0x562b8c784c30_0 .net "cout", 0 0, L_0x562b8d108000;  alias, 1 drivers
S_0x562b8c4dfc70 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c5799a0;
 .timescale 0 0;
P_0x562b8c80cdc0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c4e23a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4dfc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1086a0 .functor OR 1, L_0x562b8d1084c0, L_0x562b8d108630, C4<0>, C4<0>;
v0x562b8c795010_0 .net "S", 0 0, L_0x562b8d108530;  1 drivers
v0x562b8c7959b0_0 .net "a", 0 0, L_0x562b8d1087a0;  1 drivers
v0x562b8c7962d0_0 .net "b", 0 0, L_0x562b8d1088d0;  1 drivers
v0x562b8c797740_0 .net "cin", 0 0, L_0x562b8d108070;  alias, 1 drivers
v0x562b8c7980e0_0 .net "cout", 0 0, L_0x562b8d1086a0;  alias, 1 drivers
v0x562b8c798a00_0 .net "cout1", 0 0, L_0x562b8d1084c0;  1 drivers
v0x562b8c799e70_0 .net "cout2", 0 0, L_0x562b8d108630;  1 drivers
v0x562b8c79a810_0 .net "s1", 0 0, L_0x562b8d108450;  1 drivers
S_0x562b8c4e4ad0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4e23a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d108450 .functor XOR 1, L_0x562b8d1087a0, L_0x562b8d1088d0, C4<0>, C4<0>;
L_0x562b8d1084c0 .functor AND 1, L_0x562b8d1087a0, L_0x562b8d1088d0, C4<1>, C4<1>;
v0x562b8c78e420_0 .net "S", 0 0, L_0x562b8d108450;  alias, 1 drivers
v0x562b8c78ed40_0 .net "a", 0 0, L_0x562b8d1087a0;  alias, 1 drivers
v0x562b8c7901b0_0 .net "b", 0 0, L_0x562b8d1088d0;  alias, 1 drivers
v0x562b8c790b50_0 .net "cout", 0 0, L_0x562b8d1084c0;  alias, 1 drivers
S_0x562b8c43cab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4e23a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d108530 .functor XOR 1, L_0x562b8d108070, L_0x562b8d108450, C4<0>, C4<0>;
L_0x562b8d108630 .functor AND 1, L_0x562b8d108070, L_0x562b8d108450, C4<1>, C4<1>;
v0x562b8c791470_0 .net "S", 0 0, L_0x562b8d108530;  alias, 1 drivers
v0x562b8c7928e0_0 .net "a", 0 0, L_0x562b8d108070;  alias, 1 drivers
v0x562b8c793280_0 .net "b", 0 0, L_0x562b8d108450;  alias, 1 drivers
v0x562b8c793ba0_0 .net "cout", 0 0, L_0x562b8d108630;  alias, 1 drivers
S_0x562b8c447b00 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c5799a0;
 .timescale 0 0;
P_0x562b8c8243c0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c566110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c447b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d108d40 .functor OR 1, L_0x562b8d108bf0, L_0x562b8d108cd0, C4<0>, C4<0>;
v0x562b8c7a1da0_0 .net "S", 0 0, L_0x562b8d108c60;  1 drivers
v0x562b8c7a26c0_0 .net "a", 0 0, L_0x562b8d108e40;  1 drivers
v0x562b8c7a3b30_0 .net "b", 0 0, L_0x562b8d108f70;  1 drivers
v0x562b8c7a44d0_0 .net "cin", 0 0, L_0x562b8d1086a0;  alias, 1 drivers
v0x562b8c7a4df0_0 .net "cout", 0 0, L_0x562b8d108d40;  alias, 1 drivers
v0x562b8c7a6260_0 .net "cout1", 0 0, L_0x562b8d108bf0;  1 drivers
v0x562b8c7a6c00_0 .net "cout2", 0 0, L_0x562b8d108cd0;  1 drivers
v0x562b8c7a7520_0 .net "s1", 0 0, L_0x562b8d108b80;  1 drivers
S_0x562b8c4dae10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c566110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d108b80 .functor XOR 1, L_0x562b8d108e40, L_0x562b8d108f70, C4<0>, C4<0>;
L_0x562b8d108bf0 .functor AND 1, L_0x562b8d108e40, L_0x562b8d108f70, C4<1>, C4<1>;
v0x562b8c79b130_0 .net "S", 0 0, L_0x562b8d108b80;  alias, 1 drivers
v0x562b8c79c5a0_0 .net "a", 0 0, L_0x562b8d108e40;  alias, 1 drivers
v0x562b8c79cf40_0 .net "b", 0 0, L_0x562b8d108f70;  alias, 1 drivers
v0x562b8c79d860_0 .net "cout", 0 0, L_0x562b8d108bf0;  alias, 1 drivers
S_0x562b8c4cb8f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c566110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d108c60 .functor XOR 1, L_0x562b8d1086a0, L_0x562b8d108b80, C4<0>, C4<0>;
L_0x562b8d108cd0 .functor AND 1, L_0x562b8d1086a0, L_0x562b8d108b80, C4<1>, C4<1>;
v0x562b8c79ecd0_0 .net "S", 0 0, L_0x562b8d108c60;  alias, 1 drivers
v0x562b8c79f670_0 .net "a", 0 0, L_0x562b8d1086a0;  alias, 1 drivers
v0x562b8c79ff90_0 .net "b", 0 0, L_0x562b8d108b80;  alias, 1 drivers
v0x562b8c7a1400_0 .net "cout", 0 0, L_0x562b8d108cd0;  alias, 1 drivers
S_0x562b8c4ce020 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c5799a0;
 .timescale 0 0;
P_0x562b8c7b6ca0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c4d0750 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4ce020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d109300 .functor OR 1, L_0x562b8d109120, L_0x562b8d109290, C4<0>, C4<0>;
v0x562b8c7aeab0_0 .net "S", 0 0, L_0x562b8d109190;  1 drivers
v0x562b8c7aff20_0 .net "a", 0 0, L_0x562b8d109370;  1 drivers
v0x562b8c7b08c0_0 .net "b", 0 0, L_0x562b8d1094a0;  1 drivers
v0x562b8c7b11e0_0 .net "cin", 0 0, L_0x562b8d108d40;  alias, 1 drivers
v0x562b8c74cca0_0 .net "cout", 0 0, L_0x562b8d109300;  alias, 1 drivers
v0x562b8c74d5c0_0 .net "cout1", 0 0, L_0x562b8d109120;  1 drivers
v0x562b8c74e320_0 .net "cout2", 0 0, L_0x562b8d109290;  1 drivers
v0x562b8c74eaf0_0 .net "s1", 0 0, L_0x562b8d108b10;  1 drivers
S_0x562b8c4a2130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4d0750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d108b10 .functor XOR 1, L_0x562b8d109370, L_0x562b8d1094a0, C4<0>, C4<0>;
L_0x562b8d109120 .functor AND 1, L_0x562b8d109370, L_0x562b8d1094a0, C4<1>, C4<1>;
v0x562b8c7a8990_0 .net "S", 0 0, L_0x562b8d108b10;  alias, 1 drivers
v0x562b8c7a9330_0 .net "a", 0 0, L_0x562b8d109370;  alias, 1 drivers
v0x562b8c7a9c50_0 .net "b", 0 0, L_0x562b8d1094a0;  alias, 1 drivers
v0x562b8c7ab0c0_0 .net "cout", 0 0, L_0x562b8d109120;  alias, 1 drivers
S_0x562b8c4a4860 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4d0750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d109190 .functor XOR 1, L_0x562b8d108d40, L_0x562b8d108b10, C4<0>, C4<0>;
L_0x562b8d109290 .functor AND 1, L_0x562b8d108d40, L_0x562b8d108b10, C4<1>, C4<1>;
v0x562b8c7aba60_0 .net "S", 0 0, L_0x562b8d109190;  alias, 1 drivers
v0x562b8c7ac380_0 .net "a", 0 0, L_0x562b8d108d40;  alias, 1 drivers
v0x562b8c7ad7f0_0 .net "b", 0 0, L_0x562b8d108b10;  alias, 1 drivers
v0x562b8c7ae190_0 .net "cout", 0 0, L_0x562b8d109290;  alias, 1 drivers
S_0x562b8c4a6f90 .scope module, "ins12" "karatsuba_4" 3 125, 3 98 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x562b8d130670 .functor XOR 1, L_0x562b8d11f0f0, L_0x562b8d121c90, C4<0>, C4<0>;
L_0x562b8d135310 .functor AND 1, L_0x562b8d13bcd0, L_0x562b8d13bdc0, C4<1>, C4<1>;
v0x562b8ca7db70_0 .net "X", 3 0, L_0x562b8d13c110;  1 drivers
v0x562b8ca8b410_0 .net "Y", 3 0, L_0x562b8d13c200;  1 drivers
v0x562b8ca88cb0_0 .net "Z", 7 0, L_0x562b8d13bfd0;  alias, 1 drivers
v0x562b8ca90270_0 .net *"_ivl_20", 0 0, L_0x562b8d130670;  1 drivers
L_0x7f38f70dc418 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8ca8db40_0 .net/2u *"_ivl_26", 3 0, L_0x7f38f70dc418;  1 drivers
L_0x7f38f70dc460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ca52eb0_0 .net/2u *"_ivl_30", 1 0, L_0x7f38f70dc460;  1 drivers
L_0x7f38f70dc4a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ca619d0_0 .net/2u *"_ivl_32", 1 0, L_0x7f38f70dc4a8;  1 drivers
L_0x7f38f70dc4f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8ca5f2a0_0 .net/2u *"_ivl_36", 3 0, L_0x7f38f70dc4f0;  1 drivers
L_0x7f38f70dc580 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8ca5cb70_0 .net/2u *"_ivl_42", 3 0, L_0x7f38f70dc580;  1 drivers
v0x562b8ca50750_0 .net *"_ivl_44", 0 0, L_0x562b8d13bcd0;  1 drivers
L_0x7f38f70dc5c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8ca5a440_0 .net/2u *"_ivl_46", 3 0, L_0x7f38f70dc5c8;  1 drivers
v0x562b8ca57d10_0 .net *"_ivl_48", 0 0, L_0x562b8d13bdc0;  1 drivers
v0x562b8ca555e0_0 .net *"_ivl_51", 0 0, L_0x562b8d135310;  1 drivers
L_0x7f38f70dc610 .functor BUFT 1, C4<11100001>, C4<0>, C4<0>, C4<0>;
v0x562b8ca1c900_0 .net/2u *"_ivl_52", 7 0, L_0x7f38f70dc610;  1 drivers
v0x562b8ca1a1a0_0 .net "a", 1 0, L_0x562b8d11ec20;  1 drivers
v0x562b8ca21760_0 .net "a_abs", 1 0, L_0x562b8d120460;  1 drivers
v0x562b8ca1f030_0 .net "b", 1 0, L_0x562b8d1217c0;  1 drivers
v0x562b8ca1f0d0_0 .net "b_abs", 1 0, L_0x562b8d123050;  1 drivers
v0x562b8ca4d650_0 .net "c1", 0 0, L_0x562b8d132850;  1 drivers
v0x562b8ca4af20_0 .net "c2", 0 0, L_0x562b8d134890;  1 drivers
v0x562b8ca4afc0_0 .net "c3", 0 0, L_0x562b8d138540;  1 drivers
v0x562b8ca487f0_0 .net "c4", 0 0, L_0x562b8d13bc60;  1 drivers
v0x562b8ca48890_0 .net "neg_a", 0 0, L_0x562b8d11f0f0;  1 drivers
v0x562b8ca3c3d0_0 .net "neg_b", 0 0, L_0x562b8d121c90;  1 drivers
v0x562b8ca3c470_0 .net "temp", 7 0, L_0x562b8d138430;  1 drivers
v0x562b8ca460c0_0 .net "term1", 7 0, L_0x562b8d135130;  1 drivers
v0x562b8ca46160_0 .net "term2", 7 0, L_0x562b8d1351d0;  1 drivers
v0x562b8ca43990_0 .net "term3", 7 0, L_0x562b8d135270;  1 drivers
v0x562b8ca43a30_0 .net "z0", 3 0, L_0x562b8d11d7b0;  1 drivers
v0x562b8ca41260_0 .net "z1", 3 0, L_0x562b8d1346b0;  1 drivers
v0x562b8ca41300_0 .net "z1_1", 3 0, L_0x562b8d130700;  1 drivers
v0x562b8ca329a0_0 .net "z1_2", 3 0, L_0x562b8d132720;  1 drivers
v0x562b8ca30240_0 .net "z1_3", 3 0, L_0x562b8d12e270;  1 drivers
v0x562b8ca302e0_0 .net "z1_4", 3 0, L_0x562b8d1304b0;  1 drivers
v0x562b8ca37800_0 .net "z2", 3 0, L_0x562b8d113ae0;  1 drivers
v0x562b8ca350d0_0 .net "z_og", 7 0, L_0x562b8d13bac0;  1 drivers
L_0x562b8d113de0 .part L_0x562b8d13c110, 2, 2;
L_0x562b8d113e80 .part L_0x562b8d13c200, 2, 2;
L_0x562b8d11dab0 .part L_0x562b8d13c110, 0, 2;
L_0x562b8d11db50 .part L_0x562b8d13c200, 0, 2;
L_0x562b8d1205b0 .part L_0x562b8d13c110, 0, 2;
L_0x562b8d120650 .part L_0x562b8d13c110, 2, 2;
L_0x562b8d1231a0 .part L_0x562b8d13c200, 2, 2;
L_0x562b8d123240 .part L_0x562b8d13c200, 0, 2;
L_0x562b8d130700 .functor MUXZ 4, L_0x562b8d12e270, L_0x562b8d1304b0, L_0x562b8d130670, C4<>;
L_0x562b8d135130 .concat [ 4 4 0 0], L_0x562b8d11d7b0, L_0x7f38f70dc418;
L_0x562b8d1351d0 .concat [ 2 4 2 0], L_0x7f38f70dc4a8, L_0x562b8d1346b0, L_0x7f38f70dc460;
L_0x562b8d135270 .concat [ 4 4 0 0], L_0x7f38f70dc4f0, L_0x562b8d113ae0;
L_0x562b8d13bcd0 .cmp/eq 4, L_0x562b8d13c110, L_0x7f38f70dc580;
L_0x562b8d13bdc0 .cmp/eq 4, L_0x562b8d13c200, L_0x7f38f70dc5c8;
L_0x562b8d13bfd0 .functor MUXZ 8, L_0x562b8d13bac0, L_0x7f38f70dc610, L_0x562b8d135310, C4<>;
S_0x562b8c4d86e0 .scope module, "ins1" "subtractor_Nbit" 3 106, 3 35 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c7b93d0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d11ecc0 .functor NOT 2, L_0x562b8d120650, C4<00>, C4<00>, C4<00>;
L_0x7f38f70dbd58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d11ef00 .functor BUFZ 1, L_0x7f38f70dbd58, C4<0>, C4<0>, C4<0>;
L_0x562b8d11f0f0 .functor NOT 1, L_0x562b8d11efc0, C4<0>, C4<0>, C4<0>;
v0x562b8c81ae00_0 .net "D", 1 0, L_0x562b8d11ec20;  alias, 1 drivers
v0x562b8c82fd90_0 .net *"_ivl_21", 0 0, L_0x562b8d11ef00;  1 drivers
v0x562b8ca65260_0 .net "a", 1 0, L_0x562b8d1205b0;  1 drivers
v0x562b8ca65b80_0 .net "abs_D", 1 0, L_0x562b8d120460;  alias, 1 drivers
v0x562b8ca67220_0 .net "b", 1 0, L_0x562b8d120650;  1 drivers
v0x562b8ca67ba0_0 .net "b_comp", 1 0, L_0x562b8d11ecc0;  1 drivers
v0x562b8ca684c0_0 .net "carry", 2 0, L_0x562b8d11ed70;  1 drivers
v0x562b8ca69aa0_0 .net "cin", 0 0, L_0x7f38f70dbd58;  1 drivers
v0x562b8ca6a420_0 .net "is_pos", 0 0, L_0x562b8d11efc0;  1 drivers
v0x562b8ca6ad40_0 .net "negative", 0 0, L_0x562b8d11f0f0;  alias, 1 drivers
v0x562b8ca6c320_0 .net "twos", 1 0, L_0x562b8d1202a0;  1 drivers
L_0x562b8d11e100 .part L_0x562b8d1205b0, 0, 1;
L_0x562b8d11e230 .part L_0x562b8d11ecc0, 0, 1;
L_0x562b8d11e360 .part L_0x562b8d11ed70, 0, 1;
L_0x562b8d11e890 .part L_0x562b8d1205b0, 1, 1;
L_0x562b8d11e9c0 .part L_0x562b8d11ecc0, 1, 1;
L_0x562b8d11eaf0 .part L_0x562b8d11ed70, 1, 1;
L_0x562b8d11ec20 .concat8 [ 1 1 0 0], L_0x562b8d11de00, L_0x562b8d11e590;
L_0x562b8d11ed70 .concat8 [ 1 1 1 0], L_0x562b8d11ef00, L_0x562b8d11e070, L_0x562b8d11e800;
L_0x562b8d11efc0 .part L_0x562b8d11ed70, 2, 1;
L_0x562b8d120460 .functor MUXZ 2, L_0x562b8d1202a0, L_0x562b8d11ec20, L_0x562b8d11efc0, C4<>;
S_0x562b8c4c91c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c4d86e0;
 .timescale 0 0;
P_0x562b8c75ca50 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c4aff00 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c4c91c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11e070 .functor OR 1, L_0x562b8d11dd20, L_0x562b8d11dfe0, C4<0>, C4<0>;
v0x562b8c7cbb80_0 .net "S", 0 0, L_0x562b8d11de00;  1 drivers
v0x562b8c7cc4a0_0 .net "a", 0 0, L_0x562b8d11e100;  1 drivers
v0x562b8c7cd910_0 .net "b", 0 0, L_0x562b8d11e230;  1 drivers
v0x562b8c7ce2b0_0 .net "cin", 0 0, L_0x562b8d11e360;  1 drivers
v0x562b8c7cebd0_0 .net "cout", 0 0, L_0x562b8d11e070;  1 drivers
v0x562b8c7d0040_0 .net "cout1", 0 0, L_0x562b8d11dd20;  1 drivers
v0x562b8c7d09e0_0 .net "cout2", 0 0, L_0x562b8d11dfe0;  1 drivers
v0x562b8c7d1300_0 .net "s1", 0 0, L_0x562b8d11dbf0;  1 drivers
S_0x562b8c4b2630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4aff00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11dbf0 .functor XOR 1, L_0x562b8d11e100, L_0x562b8d11e230, C4<0>, C4<0>;
L_0x562b8d11dd20 .functor AND 1, L_0x562b8d11e100, L_0x562b8d11e230, C4<1>, C4<1>;
v0x562b8c7c4f10_0 .net "S", 0 0, L_0x562b8d11dbf0;  alias, 1 drivers
v0x562b8c7c6380_0 .net "a", 0 0, L_0x562b8d11e100;  alias, 1 drivers
v0x562b8c7c6d20_0 .net "b", 0 0, L_0x562b8d11e230;  alias, 1 drivers
v0x562b8c7c7640_0 .net "cout", 0 0, L_0x562b8d11dd20;  alias, 1 drivers
S_0x562b8c4b81d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4aff00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11de00 .functor XOR 1, L_0x562b8d11e360, L_0x562b8d11dbf0, C4<0>, C4<0>;
L_0x562b8d11dfe0 .functor AND 1, L_0x562b8d11e360, L_0x562b8d11dbf0, C4<1>, C4<1>;
v0x562b8c7c8ab0_0 .net "S", 0 0, L_0x562b8d11de00;  alias, 1 drivers
v0x562b8c7c9450_0 .net "a", 0 0, L_0x562b8d11e360;  alias, 1 drivers
v0x562b8c7c9d70_0 .net "b", 0 0, L_0x562b8d11dbf0;  alias, 1 drivers
v0x562b8c7cb1e0_0 .net "cout", 0 0, L_0x562b8d11dfe0;  alias, 1 drivers
S_0x562b8c4ba900 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c4d86e0;
 .timescale 0 0;
P_0x562b8c7a36a0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8c4bd030 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c4ba900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11e800 .functor OR 1, L_0x562b8d11e500, L_0x562b8d11e770, C4<0>, C4<0>;
v0x562b8c7d8890_0 .net "S", 0 0, L_0x562b8d11e590;  1 drivers
v0x562b8c806e40_0 .net "a", 0 0, L_0x562b8d11e890;  1 drivers
v0x562b8c807760_0 .net "b", 0 0, L_0x562b8d11e9c0;  1 drivers
v0x562b8c808e00_0 .net "cin", 0 0, L_0x562b8d11eaf0;  1 drivers
v0x562b8c809780_0 .net "cout", 0 0, L_0x562b8d11e800;  1 drivers
v0x562b8c80a0a0_0 .net "cout1", 0 0, L_0x562b8d11e500;  1 drivers
v0x562b8c80b680_0 .net "cout2", 0 0, L_0x562b8d11e770;  1 drivers
v0x562b8c80c000_0 .net "s1", 0 0, L_0x562b8d11e490;  1 drivers
S_0x562b8c4c4360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4bd030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11e490 .functor XOR 1, L_0x562b8d11e890, L_0x562b8d11e9c0, C4<0>, C4<0>;
L_0x562b8d11e500 .functor AND 1, L_0x562b8d11e890, L_0x562b8d11e9c0, C4<1>, C4<1>;
v0x562b8c7d2770_0 .net "S", 0 0, L_0x562b8d11e490;  alias, 1 drivers
v0x562b8c7d3110_0 .net "a", 0 0, L_0x562b8d11e890;  alias, 1 drivers
v0x562b8c7d3a30_0 .net "b", 0 0, L_0x562b8d11e9c0;  alias, 1 drivers
v0x562b8c7d4ea0_0 .net "cout", 0 0, L_0x562b8d11e500;  alias, 1 drivers
S_0x562b8c4c6a90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4bd030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11e590 .functor XOR 1, L_0x562b8d11eaf0, L_0x562b8d11e490, C4<0>, C4<0>;
L_0x562b8d11e770 .functor AND 1, L_0x562b8d11eaf0, L_0x562b8d11e490, C4<1>, C4<1>;
v0x562b8c7d5840_0 .net "S", 0 0, L_0x562b8d11e590;  alias, 1 drivers
v0x562b8c7d6160_0 .net "a", 0 0, L_0x562b8d11eaf0;  alias, 1 drivers
v0x562b8c7d75d0_0 .net "b", 0 0, L_0x562b8d11e490;  alias, 1 drivers
v0x562b8c7d7f70_0 .net "cout", 0 0, L_0x562b8d11e770;  alias, 1 drivers
S_0x562b8c4ad7d0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c4d86e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c7a56a0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d11f1b0 .functor NOT 2, L_0x562b8d11ec20, C4<00>, C4<00>, C4<00>;
v0x562b8c82ceb0_0 .net "cout", 0 0, L_0x562b8d1203d0;  1 drivers
v0x562b8c82d7d0_0 .net "i", 1 0, L_0x562b8d11ec20;  alias, 1 drivers
v0x562b8c82f780_0 .net "o", 1 0, L_0x562b8d1202a0;  alias, 1 drivers
v0x562b8c81aa70_0 .net "temp2", 1 0, L_0x562b8d11f1b0;  1 drivers
S_0x562b8c48cc50 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c4ad7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c79e110 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dbd10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d120340 .functor BUFZ 1, L_0x7f38f70dbd10, C4<0>, C4<0>, C4<0>;
L_0x562b8d1203d0 .functor BUFZ 1, L_0x562b8d11feb0, C4<0>, C4<0>, C4<0>;
v0x562b8c828050_0 .net "S", 1 0, L_0x562b8d1202a0;  alias, 1 drivers
v0x562b8c828970_0 .net "a", 1 0, L_0x562b8d11f1b0;  alias, 1 drivers
L_0x7f38f70dbcc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c829de0_0 .net "b", 1 0, L_0x7f38f70dbcc8;  1 drivers
v0x562b8c82a780 .array "carry", 0 2;
v0x562b8c82a780_0 .net v0x562b8c82a780 0, 0 0, L_0x562b8d120340; 1 drivers
v0x562b8c82a780_1 .net v0x562b8c82a780 1, 0 0, L_0x562b8d11f7b0; 1 drivers
v0x562b8c82a780_2 .net v0x562b8c82a780 2, 0 0, L_0x562b8d11feb0; 1 drivers
v0x562b8c82b0a0_0 .net "cin", 0 0, L_0x7f38f70dbd10;  1 drivers
v0x562b8c82c510_0 .net "cout", 0 0, L_0x562b8d1203d0;  alias, 1 drivers
L_0x562b8d11f8f0 .part L_0x562b8d11f1b0, 0, 1;
L_0x562b8d11fa40 .part L_0x7f38f70dbcc8, 0, 1;
L_0x562b8d11ffb0 .part L_0x562b8d11f1b0, 1, 1;
L_0x562b8d120170 .part L_0x7f38f70dbcc8, 1, 1;
L_0x562b8d1202a0 .concat8 [ 1 1 0 0], L_0x562b8d11f500, L_0x562b8d11fc90;
S_0x562b8c48f380 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c48cc50;
 .timescale 0 0;
P_0x562b8c796b80 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c491ab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c48f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11f7b0 .functor OR 1, L_0x562b8d11f420, L_0x562b8d11f690, C4<0>, C4<0>;
v0x562b8c813980_0 .net "S", 0 0, L_0x562b8d11f500;  1 drivers
v0x562b8c8142a0_0 .net "a", 0 0, L_0x562b8d11f8f0;  1 drivers
v0x562b8c815880_0 .net "b", 0 0, L_0x562b8d11fa40;  1 drivers
v0x562b8c816200_0 .net "cin", 0 0, L_0x562b8d120340;  alias, 1 drivers
v0x562b8c816b20_0 .net "cout", 0 0, L_0x562b8d11f7b0;  alias, 1 drivers
v0x562b8c818100_0 .net "cout1", 0 0, L_0x562b8d11f420;  1 drivers
v0x562b8c818a80_0 .net "cout2", 0 0, L_0x562b8d11f690;  1 drivers
v0x562b8c8193a0_0 .net "s1", 0 0, L_0x562b8d11f320;  1 drivers
S_0x562b8c479060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c491ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11f320 .functor XOR 1, L_0x562b8d11f8f0, L_0x562b8d11fa40, C4<0>, C4<0>;
L_0x562b8d11f420 .functor AND 1, L_0x562b8d11f8f0, L_0x562b8d11fa40, C4<1>, C4<1>;
v0x562b8c80c920_0 .net "S", 0 0, L_0x562b8d11f320;  alias, 1 drivers
v0x562b8c80df00_0 .net "a", 0 0, L_0x562b8d11f8f0;  alias, 1 drivers
v0x562b8c80e880_0 .net "b", 0 0, L_0x562b8d11fa40;  alias, 1 drivers
v0x562b8c80f1a0_0 .net "cout", 0 0, L_0x562b8d11f420;  alias, 1 drivers
S_0x562b8c497650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c491ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11f500 .functor XOR 1, L_0x562b8d120340, L_0x562b8d11f320, C4<0>, C4<0>;
L_0x562b8d11f690 .functor AND 1, L_0x562b8d120340, L_0x562b8d11f320, C4<1>, C4<1>;
v0x562b8c810780_0 .net "S", 0 0, L_0x562b8d11f500;  alias, 1 drivers
v0x562b8c811100_0 .net "a", 0 0, L_0x562b8d120340;  alias, 1 drivers
v0x562b8c811a20_0 .net "b", 0 0, L_0x562b8d11f320;  alias, 1 drivers
v0x562b8c813000_0 .net "cout", 0 0, L_0x562b8d11f690;  alias, 1 drivers
S_0x562b8c499d80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c48cc50;
 .timescale 0 0;
P_0x562b8c780fa0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c49c4b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c499d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11feb0 .functor OR 1, L_0x562b8d11fc00, L_0x562b8d11fe20, C4<0>, C4<0>;
v0x562b8c8213e0_0 .net "S", 0 0, L_0x562b8d11fc90;  1 drivers
v0x562b8c822850_0 .net "a", 0 0, L_0x562b8d11ffb0;  1 drivers
v0x562b8c8231f0_0 .net "b", 0 0, L_0x562b8d120170;  1 drivers
v0x562b8c823b10_0 .net "cin", 0 0, L_0x562b8d11f7b0;  alias, 1 drivers
v0x562b8c824f80_0 .net "cout", 0 0, L_0x562b8d11feb0;  alias, 1 drivers
v0x562b8c825920_0 .net "cout1", 0 0, L_0x562b8d11fc00;  1 drivers
v0x562b8c826240_0 .net "cout2", 0 0, L_0x562b8d11fe20;  1 drivers
v0x562b8c8276b0_0 .net "s1", 0 0, L_0x562b8d11fb70;  1 drivers
S_0x562b8c485780 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c49c4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11fb70 .functor XOR 1, L_0x562b8d11ffb0, L_0x562b8d120170, C4<0>, C4<0>;
L_0x562b8d11fc00 .functor AND 1, L_0x562b8d11ffb0, L_0x562b8d120170, C4<1>, C4<1>;
v0x562b8c81bce0_0 .net "S", 0 0, L_0x562b8d11fb70;  alias, 1 drivers
v0x562b8c81c4c0_0 .net "a", 0 0, L_0x562b8d11ffb0;  alias, 1 drivers
v0x562b8c81d220_0 .net "b", 0 0, L_0x562b8d120170;  alias, 1 drivers
v0x562b8c81d9f0_0 .net "cout", 0 0, L_0x562b8d11fc00;  alias, 1 drivers
S_0x562b8c441170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c49c4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11fc90 .functor XOR 1, L_0x562b8d11f7b0, L_0x562b8d11fb70, C4<0>, C4<0>;
L_0x562b8d11fe20 .functor AND 1, L_0x562b8d11f7b0, L_0x562b8d11fb70, C4<1>, C4<1>;
v0x562b8c81e390_0 .net "S", 0 0, L_0x562b8d11fc90;  alias, 1 drivers
v0x562b8c81ecb0_0 .net "a", 0 0, L_0x562b8d11f7b0;  alias, 1 drivers
v0x562b8c820120_0 .net "b", 0 0, L_0x562b8d11fb70;  alias, 1 drivers
v0x562b8c820ac0_0 .net "cout", 0 0, L_0x562b8d11fe20;  alias, 1 drivers
S_0x562b8c4438a0 .scope module, "ins11" "karatsuba_2" 3 104, 3 73 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d10de10 .functor XOR 1, L_0x562b8d10add0, L_0x562b8d10c070, C4<0>, C4<0>;
v0x562b8c97dd60_0 .net "X", 1 0, L_0x562b8d113de0;  1 drivers
v0x562b8c97e700_0 .net "Y", 1 0, L_0x562b8d113e80;  1 drivers
v0x562b8c97f020_0 .net "Z", 3 0, L_0x562b8d113ae0;  alias, 1 drivers
v0x562b8c980490_0 .net *"_ivl_20", 0 0, L_0x562b8d10de10;  1 drivers
L_0x7f38f70db698 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c980e30_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70db698;  1 drivers
L_0x7f38f70db6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c981750_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70db6e0;  1 drivers
L_0x7f38f70db728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c982bc0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70db728;  1 drivers
L_0x7f38f70db770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c983560_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70db770;  1 drivers
v0x562b8c983e80_0 .net "a", 0 0, L_0x562b8d10a800;  1 drivers
v0x562b8c963460_0 .net "a_abs", 0 0, L_0x562b8d10b590;  1 drivers
v0x562b8c9896f0_0 .net "b", 0 0, L_0x562b8d10baa0;  1 drivers
v0x562b8c98a010_0 .net "b_abs", 0 0, L_0x562b8d10c830;  1 drivers
v0x562b8c98cc10_0 .net "c1", 0 0, L_0x562b8d10ef20;  1 drivers
v0x562b8c98d530_0 .net "c2", 0 0, L_0x562b8d10fef0;  1 drivers
v0x562b8c98eca0_0 .net "c3", 0 0, L_0x562b8d111dc0;  1 drivers
v0x562b8c98aa50_0 .net "c4", 0 0, L_0x562b8d113d50;  1 drivers
v0x562b8c98b010_0 .net "neg_a", 0 0, L_0x562b8d10add0;  1 drivers
v0x562b8c98aca0_0 .net "neg_b", 0 0, L_0x562b8d10c070;  1 drivers
v0x562b8c987800_0 .net "temp", 3 0, L_0x562b8d111cb0;  1 drivers
v0x562b8c990d40_0 .net "term1", 3 0, L_0x562b8d10ff60;  1 drivers
v0x562b8c991660_0 .net "term2", 3 0, L_0x562b8d110000;  1 drivers
v0x562b8c994260_0 .net "term3", 3 0, L_0x562b8d110140;  1 drivers
v0x562b8c994b80_0 .net "z0", 1 0, L_0x562b8d10a1f0;  1 drivers
v0x562b8c9920a0_0 .net "z1", 1 0, L_0x562b8d10fd50;  1 drivers
v0x562b8c992660_0 .net "z1_1", 1 0, L_0x562b8d10de80;  1 drivers
v0x562b8c996a40_0 .net "z1_2", 1 0, L_0x562b8d10ee10;  1 drivers
v0x562b8c9922f0_0 .net "z1_3", 1 0, L_0x562b8d10ccd0;  1 drivers
v0x562b8c99fda0_0 .net "z1_4", 1 0, L_0x562b8d10dc90;  1 drivers
v0x562b8c9a06c0_0 .net "z2", 1 0, L_0x562b8d109e60;  1 drivers
L_0x562b8d109fa0 .part L_0x562b8d113de0, 1, 1;
L_0x562b8d10a090 .part L_0x562b8d113e80, 1, 1;
L_0x562b8d10a330 .part L_0x562b8d113de0, 0, 1;
L_0x562b8d10a470 .part L_0x562b8d113e80, 0, 1;
L_0x562b8d10b630 .part L_0x562b8d113de0, 0, 1;
L_0x562b8d10b6d0 .part L_0x562b8d113de0, 1, 1;
L_0x562b8d10c8d0 .part L_0x562b8d113e80, 1, 1;
L_0x562b8d10c970 .part L_0x562b8d113e80, 0, 1;
L_0x562b8d10de80 .functor MUXZ 2, L_0x562b8d10ccd0, L_0x562b8d10dc90, L_0x562b8d10de10, C4<>;
L_0x562b8d10ff60 .concat [ 2 2 0 0], L_0x562b8d10a1f0, L_0x7f38f70db698;
L_0x562b8d110000 .concat [ 1 2 1 0], L_0x7f38f70db728, L_0x562b8d10fd50, L_0x7f38f70db6e0;
L_0x562b8d110140 .concat [ 2 2 0 0], L_0x7f38f70db770, L_0x562b8d109e60;
S_0x562b8c445fd0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c761340 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d10ab10 .functor NOT 1, L_0x562b8d10b6d0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70db458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d10ac70 .functor BUFZ 1, L_0x7f38f70db458, C4<0>, C4<0>, C4<0>;
L_0x562b8d10add0 .functor NOT 1, L_0x562b8d10ad30, C4<0>, C4<0>, C4<0>;
v0x562b8c83bc30_0 .net "D", 0 0, L_0x562b8d10a800;  alias, 1 drivers
v0x562b8c83e830_0 .net *"_ivl_9", 0 0, L_0x562b8d10ac70;  1 drivers
v0x562b8c83f150_0 .net "a", 0 0, L_0x562b8d10b630;  1 drivers
v0x562b8c83c670_0 .net "abs_D", 0 0, L_0x562b8d10b590;  alias, 1 drivers
v0x562b8c83cc30_0 .net "b", 0 0, L_0x562b8d10b6d0;  1 drivers
v0x562b8c841010_0 .net "b_comp", 0 0, L_0x562b8d10ab10;  1 drivers
v0x562b8c83c8c0_0 .net "carry", 1 0, L_0x562b8d10ab80;  1 drivers
v0x562b8c84a370_0 .net "cin", 0 0, L_0x7f38f70db458;  1 drivers
v0x562b8c84ac90_0 .net "is_pos", 0 0, L_0x562b8d10ad30;  1 drivers
v0x562b8c84b9f0_0 .net "negative", 0 0, L_0x562b8d10add0;  alias, 1 drivers
v0x562b8c84c1c0_0 .net "twos", 0 0, L_0x562b8d10b1a0;  1 drivers
L_0x562b8d10a9e0 .part L_0x562b8d10ab80, 0, 1;
L_0x562b8d10ab80 .concat8 [ 1 1 0 0], L_0x562b8d10ac70, L_0x562b8d10a970;
L_0x562b8d10ad30 .part L_0x562b8d10ab80, 1, 1;
L_0x562b8d10b590 .functor MUXZ 1, L_0x562b8d10b1a0, L_0x562b8d10a800, L_0x562b8d10ad30, C4<>;
S_0x562b8c4596d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c445fd0;
 .timescale 0 0;
P_0x562b8c746af0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c45fa10 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c4596d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10a970 .functor OR 1, L_0x562b8d10a620, L_0x562b8d10a900, C4<0>, C4<0>;
v0x562b8ca753d0_0 .net "S", 0 0, L_0x562b8d10a800;  alias, 1 drivers
v0x562b8ca75cf0_0 .net "a", 0 0, L_0x562b8d10b630;  alias, 1 drivers
v0x562b8ca77160_0 .net "b", 0 0, L_0x562b8d10ab10;  alias, 1 drivers
v0x562b8ca77b00_0 .net "cin", 0 0, L_0x562b8d10a9e0;  1 drivers
v0x562b8ca78420_0 .net "cout", 0 0, L_0x562b8d10a970;  1 drivers
v0x562b8ca7a490_0 .net "cout1", 0 0, L_0x562b8d10a620;  1 drivers
v0x562b8ca6e930_0 .net "cout2", 0 0, L_0x562b8d10a900;  1 drivers
v0x562b8ca6ecb0_0 .net "s1", 0 0, L_0x562b8d10a5b0;  1 drivers
S_0x562b8c457500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c45fa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10a5b0 .functor XOR 1, L_0x562b8d10b630, L_0x562b8d10ab10, C4<0>, C4<0>;
L_0x562b8d10a620 .functor AND 1, L_0x562b8d10b630, L_0x562b8d10ab10, C4<1>, C4<1>;
v0x562b8ca6d5c0_0 .net "S", 0 0, L_0x562b8d10a5b0;  alias, 1 drivers
v0x562b8ca70550_0 .net "a", 0 0, L_0x562b8d10b630;  alias, 1 drivers
v0x562b8ca70dd0_0 .net "b", 0 0, L_0x562b8d10ab10;  alias, 1 drivers
v0x562b8ca71b30_0 .net "cout", 0 0, L_0x562b8d10a620;  alias, 1 drivers
S_0x562b8c47fa40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c45fa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10a800 .functor XOR 1, L_0x562b8d10a9e0, L_0x562b8d10a5b0, C4<0>, C4<0>;
L_0x562b8d10a900 .functor AND 1, L_0x562b8d10a9e0, L_0x562b8d10a5b0, C4<1>, C4<1>;
v0x562b8ca72300_0 .net "S", 0 0, L_0x562b8d10a800;  alias, 1 drivers
v0x562b8ca72ca0_0 .net "a", 0 0, L_0x562b8d10a9e0;  alias, 1 drivers
v0x562b8ca735c0_0 .net "b", 0 0, L_0x562b8d10a5b0;  alias, 1 drivers
v0x562b8ca74a30_0 .net "cout", 0 0, L_0x562b8d10a900;  alias, 1 drivers
S_0x562b8c422b80 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c445fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c708fb0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d10aee0 .functor NOT 1, L_0x562b8d10a800, C4<0>, C4<0>, C4<0>;
v0x562b8c8399c0_0 .net "cout", 0 0, L_0x562b8d10b480;  1 drivers
v0x562b8c835270_0 .net "i", 0 0, L_0x562b8d10a800;  alias, 1 drivers
v0x562b8c831dd0_0 .net "o", 0 0, L_0x562b8d10b1a0;  alias, 1 drivers
v0x562b8c83b310_0 .net "temp2", 0 0, L_0x562b8d10aee0;  1 drivers
S_0x562b8c407e00 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c422b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c726380 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70db410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d10b410 .functor BUFZ 1, L_0x7f38f70db410, C4<0>, C4<0>, C4<0>;
L_0x562b8d10b480 .functor BUFZ 1, L_0x562b8d10b3a0, C4<0>, C4<0>, C4<0>;
v0x562b8c8345e0_0 .net "S", 0 0, L_0x562b8d10b1a0;  alias, 1 drivers
v0x562b8c8371e0_0 .net "a", 0 0, L_0x562b8d10aee0;  alias, 1 drivers
L_0x7f38f70db3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c837b00_0 .net "b", 0 0, L_0x7f38f70db3c8;  1 drivers
v0x562b8c839270 .array "carry", 0 1;
v0x562b8c839270_0 .net v0x562b8c839270 0, 0 0, L_0x562b8d10b410; 1 drivers
v0x562b8c839270_1 .net v0x562b8c839270 1, 0 0, L_0x562b8d10b3a0; 1 drivers
v0x562b8c835020_0 .net "cin", 0 0, L_0x7f38f70db410;  1 drivers
v0x562b8c8355e0_0 .net "cout", 0 0, L_0x562b8d10b480;  alias, 1 drivers
S_0x562b8c40a530 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c407e00;
 .timescale 0 0;
P_0x562b8c72d910 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c429560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c40a530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10b3a0 .functor OR 1, L_0x562b8d10b050, L_0x562b8d10b2a0, C4<0>, C4<0>;
v0x562b8c8b03f0_0 .net "S", 0 0, L_0x562b8d10b1a0;  alias, 1 drivers
v0x562b8c8b0bc0_0 .net "a", 0 0, L_0x562b8d10aee0;  alias, 1 drivers
v0x562b8c8b1560_0 .net "b", 0 0, L_0x7f38f70db3c8;  alias, 1 drivers
v0x562b8c8b1e80_0 .net "cin", 0 0, L_0x562b8d10b410;  alias, 1 drivers
v0x562b8c8b3f50_0 .net "cout", 0 0, L_0x562b8d10b3a0;  alias, 1 drivers
v0x562b8c8ad240_0 .net "cout1", 0 0, L_0x562b8d10b050;  1 drivers
v0x562b8c8b4560_0 .net "cout2", 0 0, L_0x562b8d10b2a0;  1 drivers
v0x562b8c833cc0_0 .net "s1", 0 0, L_0x562b8d10afe0;  1 drivers
S_0x562b8c42f2a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c429560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10afe0 .functor XOR 1, L_0x562b8d10aee0, L_0x7f38f70db3c8, C4<0>, C4<0>;
L_0x562b8d10b050 .functor AND 1, L_0x562b8d10aee0, L_0x7f38f70db3c8, C4<1>, C4<1>;
v0x562b8ca7aaa0_0 .net "S", 0 0, L_0x562b8d10afe0;  alias, 1 drivers
v0x562b8c8a88e0_0 .net "a", 0 0, L_0x562b8d10aee0;  alias, 1 drivers
v0x562b8c8a9200_0 .net "b", 0 0, L_0x7f38f70db3c8;  alias, 1 drivers
v0x562b8c8aa8a0_0 .net "cout", 0 0, L_0x562b8d10b050;  alias, 1 drivers
S_0x562b8c436770 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c429560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10b1a0 .functor XOR 1, L_0x562b8d10b410, L_0x562b8d10afe0, C4<0>, C4<0>;
L_0x562b8d10b2a0 .functor AND 1, L_0x562b8d10b410, L_0x562b8d10afe0, C4<1>, C4<1>;
v0x562b8c8ab220_0 .net "S", 0 0, L_0x562b8d10b1a0;  alias, 1 drivers
v0x562b8c8abb40_0 .net "a", 0 0, L_0x562b8d10b410;  alias, 1 drivers
v0x562b8c8aed70_0 .net "b", 0 0, L_0x562b8d10afe0;  alias, 1 drivers
v0x562b8c8af690_0 .net "cout", 0 0, L_0x562b8d10b2a0;  alias, 1 drivers
S_0x562b8c438ea0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d109df0 .functor AND 1, L_0x562b8d109fa0, L_0x562b8d10a090, C4<1>, C4<1>;
v0x562b8c84cb60_0 .net "X", 0 0, L_0x562b8d109fa0;  1 drivers
v0x562b8c84d480_0 .net "Y", 0 0, L_0x562b8d10a090;  1 drivers
v0x562b8c8500b0_0 .net "Z", 1 0, L_0x562b8d109e60;  alias, 1 drivers
L_0x7f38f70db338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c8509d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70db338;  1 drivers
v0x562b8c851730_0 .net "z", 0 0, L_0x562b8d109df0;  1 drivers
L_0x562b8d109e60 .concat [ 1 1 0 0], L_0x562b8d109df0, L_0x7f38f70db338;
S_0x562b8c43b5d0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d10a180 .functor AND 1, L_0x562b8d10a330, L_0x562b8d10a470, C4<1>, C4<1>;
v0x562b8c851f00_0 .net "X", 0 0, L_0x562b8d10a330;  1 drivers
v0x562b8c8528a0_0 .net "Y", 0 0, L_0x562b8d10a470;  1 drivers
v0x562b8c8531c0_0 .net "Z", 1 0, L_0x562b8d10a1f0;  alias, 1 drivers
L_0x7f38f70db380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c857580_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70db380;  1 drivers
v0x562b8c857ea0_0 .net "z", 0 0, L_0x562b8d10a180;  1 drivers
L_0x562b8d10a1f0 .concat [ 1 1 0 0], L_0x562b8d10a180, L_0x7f38f70db380;
S_0x562b8c4056d0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c6db080 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d10bdb0 .functor NOT 1, L_0x562b8d10c970, C4<0>, C4<0>, C4<0>;
L_0x7f38f70db530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d10bf10 .functor BUFZ 1, L_0x7f38f70db530, C4<0>, C4<0>, C4<0>;
L_0x562b8d10c070 .functor NOT 1, L_0x562b8d10bfd0, C4<0>, C4<0>, C4<0>;
v0x562b8c878110_0 .net "D", 0 0, L_0x562b8d10baa0;  alias, 1 drivers
v0x562b8c8786d0_0 .net *"_ivl_9", 0 0, L_0x562b8d10bf10;  1 drivers
v0x562b8c87cab0_0 .net "a", 0 0, L_0x562b8d10c8d0;  1 drivers
v0x562b8c878360_0 .net "abs_D", 0 0, L_0x562b8d10c830;  alias, 1 drivers
v0x562b8c885e10_0 .net "b", 0 0, L_0x562b8d10c970;  1 drivers
v0x562b8c886730_0 .net "b_comp", 0 0, L_0x562b8d10bdb0;  1 drivers
v0x562b8c887490_0 .net "carry", 1 0, L_0x562b8d10be20;  1 drivers
v0x562b8c887c60_0 .net "cin", 0 0, L_0x7f38f70db530;  1 drivers
v0x562b8c888600_0 .net "is_pos", 0 0, L_0x562b8d10bfd0;  1 drivers
v0x562b8c888f20_0 .net "negative", 0 0, L_0x562b8d10c070;  alias, 1 drivers
v0x562b8c88bb50_0 .net "twos", 0 0, L_0x562b8d10c440;  1 drivers
L_0x562b8d10bc80 .part L_0x562b8d10be20, 0, 1;
L_0x562b8d10be20 .concat8 [ 1 1 0 0], L_0x562b8d10bf10, L_0x562b8d10bc10;
L_0x562b8d10bfd0 .part L_0x562b8d10be20, 1, 1;
L_0x562b8d10c830 .functor MUXZ 1, L_0x562b8d10c440, L_0x562b8d10baa0, L_0x562b8d10bfd0, C4<>;
S_0x562b8c449fb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c4056d0;
 .timescale 0 0;
P_0x562b8c6eec70 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c3edac0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c449fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10bc10 .functor OR 1, L_0x562b8d10b8c0, L_0x562b8d10bba0, C4<0>, C4<0>;
v0x562b8c843990_0 .net "S", 0 0, L_0x562b8d10baa0;  alias, 1 drivers
v0x562b8c8442b0_0 .net "a", 0 0, L_0x562b8d10c8d0;  alias, 1 drivers
v0x562b8c845010_0 .net "b", 0 0, L_0x562b8d10bdb0;  alias, 1 drivers
v0x562b8c8457e0_0 .net "cin", 0 0, L_0x562b8d10bc80;  1 drivers
v0x562b8c846180_0 .net "cout", 0 0, L_0x562b8d10bc10;  1 drivers
v0x562b8c846aa0_0 .net "cout1", 0 0, L_0x562b8d10b8c0;  1 drivers
v0x562b8c848c00_0 .net "cout2", 0 0, L_0x562b8d10bba0;  1 drivers
v0x562b8c862020_0 .net "s1", 0 0, L_0x562b8d10b850;  1 drivers
S_0x562b8c3f3800 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3edac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10b850 .functor XOR 1, L_0x562b8d10c8d0, L_0x562b8d10bdb0, C4<0>, C4<0>;
L_0x562b8d10b8c0 .functor AND 1, L_0x562b8d10c8d0, L_0x562b8d10bdb0, C4<1>, C4<1>;
v0x562b8c859d70_0 .net "S", 0 0, L_0x562b8d10b850;  alias, 1 drivers
v0x562b8c85a690_0 .net "a", 0 0, L_0x562b8d10c8d0;  alias, 1 drivers
v0x562b8c85bb00_0 .net "b", 0 0, L_0x562b8d10bdb0;  alias, 1 drivers
v0x562b8c85c4a0_0 .net "cout", 0 0, L_0x562b8d10b8c0;  alias, 1 drivers
S_0x562b8c3facd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3edac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10baa0 .functor XOR 1, L_0x562b8d10bc80, L_0x562b8d10b850, C4<0>, C4<0>;
L_0x562b8d10bba0 .functor AND 1, L_0x562b8d10bc80, L_0x562b8d10b850, C4<1>, C4<1>;
v0x562b8c85cdc0_0 .net "S", 0 0, L_0x562b8d10baa0;  alias, 1 drivers
v0x562b8c85e230_0 .net "a", 0 0, L_0x562b8d10bc80;  alias, 1 drivers
v0x562b8c85ebd0_0 .net "b", 0 0, L_0x562b8d10b850;  alias, 1 drivers
v0x562b8c85f4f0_0 .net "cout", 0 0, L_0x562b8d10bba0;  alias, 1 drivers
S_0x562b8c3fd400 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c4056d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c6d19f0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d10c180 .functor NOT 1, L_0x562b8d10baa0, C4<0>, C4<0>, C4<0>;
v0x562b8c876db0_0 .net "cout", 0 0, L_0x562b8d10c720;  1 drivers
v0x562b8c8776d0_0 .net "i", 0 0, L_0x562b8d10baa0;  alias, 1 drivers
v0x562b8c87a2d0_0 .net "o", 0 0, L_0x562b8d10c440;  alias, 1 drivers
v0x562b8c87abf0_0 .net "temp2", 0 0, L_0x562b8d10c180;  1 drivers
S_0x562b8c3ffb30 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c3fd400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6b89a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70db4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d10c6b0 .functor BUFZ 1, L_0x7f38f70db4e8, C4<0>, C4<0>, C4<0>;
L_0x562b8d10c720 .functor BUFZ 1, L_0x562b8d10c640, C4<0>, C4<0>, C4<0>;
v0x562b8c874d10_0 .net "S", 0 0, L_0x562b8d10c440;  alias, 1 drivers
v0x562b8c870ac0_0 .net "a", 0 0, L_0x562b8d10c180;  alias, 1 drivers
L_0x7f38f70db4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c871080_0 .net "b", 0 0, L_0x7f38f70db4a0;  1 drivers
v0x562b8c875460 .array "carry", 0 1;
v0x562b8c875460_0 .net v0x562b8c875460 0, 0 0, L_0x562b8d10c6b0; 1 drivers
v0x562b8c875460_1 .net v0x562b8c875460 1, 0 0, L_0x562b8d10c640; 1 drivers
v0x562b8c870d10_0 .net "cin", 0 0, L_0x7f38f70db4e8;  1 drivers
v0x562b8c86d870_0 .net "cout", 0 0, L_0x562b8d10c720;  alias, 1 drivers
S_0x562b8c3e70e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c3ffb30;
 .timescale 0 0;
P_0x562b8c6bd500 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c4524c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3e70e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10c640 .functor OR 1, L_0x562b8d10c2f0, L_0x562b8d10c540, C4<0>, C4<0>;
v0x562b8c868c30_0 .net "S", 0 0, L_0x562b8d10c440;  alias, 1 drivers
v0x562b8c8695d0_0 .net "a", 0 0, L_0x562b8d10c180;  alias, 1 drivers
v0x562b8c869ef0_0 .net "b", 0 0, L_0x7f38f70db4a0;  alias, 1 drivers
v0x562b8c8494d0_0 .net "cin", 0 0, L_0x562b8d10c6b0;  alias, 1 drivers
v0x562b8c86f760_0 .net "cout", 0 0, L_0x562b8d10c640;  alias, 1 drivers
v0x562b8c870080_0 .net "cout1", 0 0, L_0x562b8d10c2f0;  1 drivers
v0x562b8c872c80_0 .net "cout2", 0 0, L_0x562b8d10c540;  1 drivers
v0x562b8c8735a0_0 .net "s1", 0 0, L_0x562b8d10c280;  1 drivers
S_0x562b8c60b380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4524c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10c280 .functor XOR 1, L_0x562b8d10c180, L_0x7f38f70db4a0, C4<0>, C4<0>;
L_0x562b8d10c2f0 .functor AND 1, L_0x562b8d10c180, L_0x7f38f70db4a0, C4<1>, C4<1>;
v0x562b8c8628a0_0 .net "S", 0 0, L_0x562b8d10c280;  alias, 1 drivers
v0x562b8c863600_0 .net "a", 0 0, L_0x562b8d10c180;  alias, 1 drivers
v0x562b8c863dd0_0 .net "b", 0 0, L_0x7f38f70db4a0;  alias, 1 drivers
v0x562b8c864770_0 .net "cout", 0 0, L_0x562b8d10c2f0;  alias, 1 drivers
S_0x562b8c60dc00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4524c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10c440 .functor XOR 1, L_0x562b8d10c6b0, L_0x562b8d10c280, C4<0>, C4<0>;
L_0x562b8d10c540 .functor AND 1, L_0x562b8d10c6b0, L_0x562b8d10c280, C4<1>, C4<1>;
v0x562b8c865090_0 .net "S", 0 0, L_0x562b8d10c440;  alias, 1 drivers
v0x562b8c866500_0 .net "a", 0 0, L_0x562b8d10c6b0;  alias, 1 drivers
v0x562b8c866ea0_0 .net "b", 0 0, L_0x562b8d10c280;  alias, 1 drivers
v0x562b8c8677c0_0 .net "cout", 0 0, L_0x562b8d10c540;  alias, 1 drivers
S_0x562b8c613c00 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d10cb40 .functor AND 1, L_0x562b8d10b590, L_0x562b8d10c830, C4<1>, C4<1>;
v0x562b8c88c470_0 .net "X", 0 0, L_0x562b8d10b590;  alias, 1 drivers
v0x562b8c88d1d0_0 .net "Y", 0 0, L_0x562b8d10c830;  alias, 1 drivers
v0x562b8c88d9a0_0 .net "Z", 1 0, L_0x562b8d10ccd0;  alias, 1 drivers
L_0x7f38f70db578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c88e340_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70db578;  1 drivers
v0x562b8c88ec60_0 .net "z", 0 0, L_0x562b8d10cb40;  1 drivers
L_0x562b8d10ccd0 .concat [ 1 1 0 0], L_0x562b8d10cb40, L_0x7f38f70db578;
S_0x562b8c616330 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c687050 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70db650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d10eeb0 .functor BUFZ 1, L_0x7f38f70db650, C4<0>, C4<0>, C4<0>;
L_0x562b8d10ef20 .functor BUFZ 1, L_0x562b8d10eb40, C4<0>, C4<0>, C4<0>;
v0x562b8c8b5e30_0 .net "S", 1 0, L_0x562b8d10ee10;  alias, 1 drivers
v0x562b8c8b6750_0 .net "a", 1 0, L_0x562b8d10a1f0;  alias, 1 drivers
v0x562b8c8b7df0_0 .net "b", 1 0, L_0x562b8d109e60;  alias, 1 drivers
v0x562b8c8b8770 .array "carry", 0 2;
v0x562b8c8b8770_0 .net v0x562b8c8b8770 0, 0 0, L_0x562b8d10eeb0; 1 drivers
v0x562b8c8b8770_1 .net v0x562b8c8b8770 1, 0 0, L_0x562b8d10e470; 1 drivers
v0x562b8c8b8770_2 .net v0x562b8c8b8770 2, 0 0, L_0x562b8d10eb40; 1 drivers
v0x562b8c8b9090_0 .net "cin", 0 0, L_0x7f38f70db650;  1 drivers
v0x562b8c8bc2c0_0 .net "cout", 0 0, L_0x562b8d10ef20;  alias, 1 drivers
L_0x562b8d10e570 .part L_0x562b8d10a1f0, 0, 1;
L_0x562b8d10e730 .part L_0x562b8d109e60, 0, 1;
L_0x562b8d10ebb0 .part L_0x562b8d10a1f0, 1, 1;
L_0x562b8d10ece0 .part L_0x562b8d109e60, 1, 1;
L_0x562b8d10ee10 .concat8 [ 1 1 0 0], L_0x562b8d10e220, L_0x562b8d10e9d0;
S_0x562b8c618a60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c616330;
 .timescale 0 0;
P_0x562b8c673ec0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c606930 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c618a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10e470 .functor OR 1, L_0x562b8d10e160, L_0x562b8d10e370, C4<0>, C4<0>;
v0x562b8c898860_0 .net "S", 0 0, L_0x562b8d10e220;  1 drivers
v0x562b8c899cd0_0 .net "a", 0 0, L_0x562b8d10e570;  1 drivers
v0x562b8c89a670_0 .net "b", 0 0, L_0x562b8d10e730;  1 drivers
v0x562b8c89af90_0 .net "cin", 0 0, L_0x562b8d10eeb0;  alias, 1 drivers
v0x562b8c87f430_0 .net "cout", 0 0, L_0x562b8d10e470;  alias, 1 drivers
v0x562b8c87fd50_0 .net "cout1", 0 0, L_0x562b8d10e160;  1 drivers
v0x562b8c880ab0_0 .net "cout2", 0 0, L_0x562b8d10e370;  1 drivers
v0x562b8c881280_0 .net "s1", 0 0, L_0x562b8d10e050;  1 drivers
S_0x562b8c44c180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c606930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10e050 .functor XOR 1, L_0x562b8d10e570, L_0x562b8d10e730, C4<0>, C4<0>;
L_0x562b8d10e160 .functor AND 1, L_0x562b8d10e570, L_0x562b8d10e730, C4<1>, C4<1>;
v0x562b8c893020_0 .net "S", 0 0, L_0x562b8d10e050;  alias, 1 drivers
v0x562b8c893940_0 .net "a", 0 0, L_0x562b8d10e570;  alias, 1 drivers
v0x562b8c8946a0_0 .net "b", 0 0, L_0x562b8d10e730;  alias, 1 drivers
v0x562b8c894e70_0 .net "cout", 0 0, L_0x562b8d10e160;  alias, 1 drivers
S_0x562b8c608b00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c606930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10e220 .functor XOR 1, L_0x562b8d10eeb0, L_0x562b8d10e050, C4<0>, C4<0>;
L_0x562b8d10e370 .functor AND 1, L_0x562b8d10eeb0, L_0x562b8d10e050, C4<1>, C4<1>;
v0x562b8c895810_0 .net "S", 0 0, L_0x562b8d10e220;  alias, 1 drivers
v0x562b8c896130_0 .net "a", 0 0, L_0x562b8d10eeb0;  alias, 1 drivers
v0x562b8c8975a0_0 .net "b", 0 0, L_0x562b8d10e050;  alias, 1 drivers
v0x562b8c897f40_0 .net "cout", 0 0, L_0x562b8d10e370;  alias, 1 drivers
S_0x562b8c3bed50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c616330;
 .timescale 0 0;
P_0x562b8c65ccf0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c3c1480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3bed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10eb40 .functor OR 1, L_0x562b8d10e960, L_0x562b8d10ead0, C4<0>, C4<0>;
v0x562b8c8a0b30_0 .net "S", 0 0, L_0x562b8d10e9d0;  1 drivers
v0x562b8c8a1fa0_0 .net "a", 0 0, L_0x562b8d10ebb0;  1 drivers
v0x562b8c8a2940_0 .net "b", 0 0, L_0x562b8d10ece0;  1 drivers
v0x562b8c8a3260_0 .net "cin", 0 0, L_0x562b8d10e470;  alias, 1 drivers
v0x562b8c8a46d0_0 .net "cout", 0 0, L_0x562b8d10eb40;  alias, 1 drivers
v0x562b8c8a5070_0 .net "cout1", 0 0, L_0x562b8d10e960;  1 drivers
v0x562b8c8a5990_0 .net "cout2", 0 0, L_0x562b8d10ead0;  1 drivers
v0x562b8c884f70_0 .net "s1", 0 0, L_0x562b8d10e8f0;  1 drivers
S_0x562b8c3c3bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3c1480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10e8f0 .functor XOR 1, L_0x562b8d10ebb0, L_0x562b8d10ece0, C4<0>, C4<0>;
L_0x562b8d10e960 .functor AND 1, L_0x562b8d10ebb0, L_0x562b8d10ece0, C4<1>, C4<1>;
v0x562b8c881c20_0 .net "S", 0 0, L_0x562b8d10e8f0;  alias, 1 drivers
v0x562b8c882540_0 .net "a", 0 0, L_0x562b8d10ebb0;  alias, 1 drivers
v0x562b8c8846a0_0 .net "b", 0 0, L_0x562b8d10ece0;  alias, 1 drivers
v0x562b8c89dac0_0 .net "cout", 0 0, L_0x562b8d10e960;  alias, 1 drivers
S_0x562b8c3c62e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3c1480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10e9d0 .functor XOR 1, L_0x562b8d10e470, L_0x562b8d10e8f0, C4<0>, C4<0>;
L_0x562b8d10ead0 .functor AND 1, L_0x562b8d10e470, L_0x562b8d10e8f0, C4<1>, C4<1>;
v0x562b8c89e340_0 .net "S", 0 0, L_0x562b8d10e9d0;  alias, 1 drivers
v0x562b8c89f0a0_0 .net "a", 0 0, L_0x562b8d10e470;  alias, 1 drivers
v0x562b8c89f870_0 .net "b", 0 0, L_0x562b8d10e8f0;  alias, 1 drivers
v0x562b8c8a0210_0 .net "cout", 0 0, L_0x562b8d10ead0;  alias, 1 drivers
S_0x562b8c3c8a10 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c63fa70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d10fdf0 .functor BUFZ 1, L_0x562b8d10ef20, C4<0>, C4<0>, C4<0>;
L_0x562b8d10fef0 .functor BUFZ 1, L_0x562b8d10f9a0, C4<0>, C4<0>, C4<0>;
v0x562b8c8e2950_0 .net "S", 1 0, L_0x562b8d10fd50;  alias, 1 drivers
v0x562b8c8e36b0_0 .net "a", 1 0, L_0x562b8d10ee10;  alias, 1 drivers
v0x562b8c8e3e80_0 .net "b", 1 0, L_0x562b8d10de80;  alias, 1 drivers
v0x562b8c8e4820 .array "carry", 0 2;
v0x562b8c8e4820_0 .net v0x562b8c8e4820 0, 0 0, L_0x562b8d10fdf0; 1 drivers
v0x562b8c8e4820_1 .net v0x562b8c8e4820 1, 0 0, L_0x562b8d10f360; 1 drivers
v0x562b8c8e4820_2 .net v0x562b8c8e4820 2, 0 0, L_0x562b8d10f9a0; 1 drivers
v0x562b8c8e5140_0 .net "cin", 0 0, L_0x562b8d10ef20;  alias, 1 drivers
v0x562b8c8e9500_0 .net "cout", 0 0, L_0x562b8d10fef0;  alias, 1 drivers
L_0x562b8d10f460 .part L_0x562b8d10ee10, 0, 1;
L_0x562b8d10f620 .part L_0x562b8d10de80, 0, 1;
L_0x562b8d10fa60 .part L_0x562b8d10ee10, 1, 1;
L_0x562b8d10fb90 .part L_0x562b8d10de80, 1, 1;
L_0x562b8d10fd50 .concat8 [ 1 1 0 0], L_0x562b8d10f110, L_0x562b8d10f830;
S_0x562b8c3cb140 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c3c8a10;
 .timescale 0 0;
P_0x562b8c6ab450 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c1f8cf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3cb140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10f360 .functor OR 1, L_0x562b8d10f050, L_0x562b8d10f260, C4<0>, C4<0>;
v0x562b8c8c6560_0 .net "S", 0 0, L_0x562b8d10f110;  1 drivers
v0x562b8c8c9160_0 .net "a", 0 0, L_0x562b8d10f460;  1 drivers
v0x562b8c8c9a80_0 .net "b", 0 0, L_0x562b8d10f620;  1 drivers
v0x562b8c8cb1f0_0 .net "cin", 0 0, L_0x562b8d10fdf0;  alias, 1 drivers
v0x562b8c8c6fa0_0 .net "cout", 0 0, L_0x562b8d10f360;  alias, 1 drivers
v0x562b8c8c7560_0 .net "cout1", 0 0, L_0x562b8d10f050;  1 drivers
v0x562b8c8cb940_0 .net "cout2", 0 0, L_0x562b8d10f260;  1 drivers
v0x562b8c8c71f0_0 .net "s1", 0 0, L_0x562b8d10ef90;  1 drivers
S_0x562b8c3bc620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1f8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10ef90 .functor XOR 1, L_0x562b8d10f460, L_0x562b8d10f620, C4<0>, C4<0>;
L_0x562b8d10f050 .functor AND 1, L_0x562b8d10f460, L_0x562b8d10f620, C4<1>, C4<1>;
v0x562b8c8bcbe0_0 .net "S", 0 0, L_0x562b8d10ef90;  alias, 1 drivers
v0x562b8c8bd940_0 .net "a", 0 0, L_0x562b8d10f460;  alias, 1 drivers
v0x562b8c8be110_0 .net "b", 0 0, L_0x562b8d10f620;  alias, 1 drivers
v0x562b8c8beab0_0 .net "cout", 0 0, L_0x562b8d10f050;  alias, 1 drivers
S_0x562b8c3ab3d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1f8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10f110 .functor XOR 1, L_0x562b8d10fdf0, L_0x562b8d10ef90, C4<0>, C4<0>;
L_0x562b8d10f260 .functor AND 1, L_0x562b8d10fdf0, L_0x562b8d10ef90, C4<1>, C4<1>;
v0x562b8c8bf3d0_0 .net "S", 0 0, L_0x562b8d10f110;  alias, 1 drivers
v0x562b8c8ba790_0 .net "a", 0 0, L_0x562b8d10fdf0;  alias, 1 drivers
v0x562b8c8c1ab0_0 .net "b", 0 0, L_0x562b8d10ef90;  alias, 1 drivers
v0x562b8c8c5c40_0 .net "cout", 0 0, L_0x562b8d10f260;  alias, 1 drivers
S_0x562b8c3adb00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c3c8a10;
 .timescale 0 0;
P_0x562b8c622100 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c3b0230 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3adb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10f9a0 .functor OR 1, L_0x562b8d10f7c0, L_0x562b8d10f930, C4<0>, C4<0>;
v0x562b8c8ce840_0 .net "S", 0 0, L_0x562b8d10f830;  1 drivers
v0x562b8c8dc2f0_0 .net "a", 0 0, L_0x562b8d10fa60;  1 drivers
v0x562b8c8dcc10_0 .net "b", 0 0, L_0x562b8d10fb90;  1 drivers
v0x562b8c8dd970_0 .net "cin", 0 0, L_0x562b8d10f360;  alias, 1 drivers
v0x562b8c8de140_0 .net "cout", 0 0, L_0x562b8d10f9a0;  alias, 1 drivers
v0x562b8c8deae0_0 .net "cout1", 0 0, L_0x562b8d10f7c0;  1 drivers
v0x562b8c8df400_0 .net "cout2", 0 0, L_0x562b8d10f930;  1 drivers
v0x562b8c8e2030_0 .net "s1", 0 0, L_0x562b8d10f750;  1 drivers
S_0x562b8c3b2960 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3b0230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10f750 .functor XOR 1, L_0x562b8d10fa60, L_0x562b8d10fb90, C4<0>, C4<0>;
L_0x562b8d10f7c0 .functor AND 1, L_0x562b8d10fa60, L_0x562b8d10fb90, C4<1>, C4<1>;
v0x562b8c8c3d50_0 .net "S", 0 0, L_0x562b8d10f750;  alias, 1 drivers
v0x562b8c8cd290_0 .net "a", 0 0, L_0x562b8d10fa60;  alias, 1 drivers
v0x562b8c8cdbb0_0 .net "b", 0 0, L_0x562b8d10fb90;  alias, 1 drivers
v0x562b8c8d07b0_0 .net "cout", 0 0, L_0x562b8d10f7c0;  alias, 1 drivers
S_0x562b8c3b5090 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3b0230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10f830 .functor XOR 1, L_0x562b8d10f360, L_0x562b8d10f750, C4<0>, C4<0>;
L_0x562b8d10f930 .functor AND 1, L_0x562b8d10f360, L_0x562b8d10f750, C4<1>, C4<1>;
v0x562b8c8d10d0_0 .net "S", 0 0, L_0x562b8d10f830;  alias, 1 drivers
v0x562b8c8ce5f0_0 .net "a", 0 0, L_0x562b8d10f360;  alias, 1 drivers
v0x562b8c8cebb0_0 .net "b", 0 0, L_0x562b8d10f750;  alias, 1 drivers
v0x562b8c8d2f90_0 .net "cout", 0 0, L_0x562b8d10f930;  alias, 1 drivers
S_0x562b8c3b77c0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c5f2830 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70db7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d111d50 .functor BUFZ 1, L_0x7f38f70db7b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d111dc0 .functor BUFZ 1, L_0x562b8d111940, C4<0>, C4<0>, C4<0>;
v0x562b8c9278c0_0 .net "S", 3 0, L_0x562b8d111cb0;  alias, 1 drivers
v0x562b8c928260_0 .net "a", 3 0, L_0x562b8d10ff60;  alias, 1 drivers
v0x562b8c928b80_0 .net "b", 3 0, L_0x562b8d110000;  alias, 1 drivers
v0x562b8c929ff0 .array "carry", 0 4;
v0x562b8c929ff0_0 .net v0x562b8c929ff0 0, 0 0, L_0x562b8d111d50; 1 drivers
v0x562b8c929ff0_1 .net v0x562b8c929ff0 1, 0 0, L_0x562b8d110710; 1 drivers
v0x562b8c929ff0_2 .net v0x562b8c929ff0 2, 0 0, L_0x562b8d110cc0; 1 drivers
v0x562b8c929ff0_3 .net v0x562b8c929ff0 3, 0 0, L_0x562b8d111390; 1 drivers
v0x562b8c929ff0_4 .net v0x562b8c929ff0 4, 0 0, L_0x562b8d111940; 1 drivers
v0x562b8c92a990_0 .net "cin", 0 0, L_0x7f38f70db7b8;  1 drivers
v0x562b8c92b2b0_0 .net "cout", 0 0, L_0x562b8d111dc0;  alias, 1 drivers
L_0x562b8d110810 .part L_0x562b8d10ff60, 0, 1;
L_0x562b8d110940 .part L_0x562b8d110000, 0, 1;
L_0x562b8d110dc0 .part L_0x562b8d10ff60, 1, 1;
L_0x562b8d110f80 .part L_0x562b8d110000, 1, 1;
L_0x562b8d111490 .part L_0x562b8d10ff60, 2, 1;
L_0x562b8d1115c0 .part L_0x562b8d110000, 2, 1;
L_0x562b8d111a00 .part L_0x562b8d10ff60, 3, 1;
L_0x562b8d111b30 .part L_0x562b8d110000, 3, 1;
L_0x562b8d111cb0 .concat8 [ 1 1 1 1], L_0x562b8d1104c0, L_0x562b8d110b50, L_0x562b8d111220, L_0x562b8d1117d0;
S_0x562b8c3b9ef0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c3b77c0;
 .timescale 0 0;
P_0x562b8c5f9dc0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c351170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3b9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d110710 .functor OR 1, L_0x562b8d110400, L_0x562b8d110610, C4<0>, C4<0>;
v0x562b8c8f01b0_0 .net "S", 0 0, L_0x562b8d1104c0;  1 drivers
v0x562b8c8f0b50_0 .net "a", 0 0, L_0x562b8d110810;  1 drivers
v0x562b8c8f1470_0 .net "b", 0 0, L_0x562b8d110940;  1 drivers
v0x562b8c8d5910_0 .net "cin", 0 0, L_0x562b8d111d50;  alias, 1 drivers
v0x562b8c8d6230_0 .net "cout", 0 0, L_0x562b8d110710;  alias, 1 drivers
v0x562b8c8d6f90_0 .net "cout1", 0 0, L_0x562b8d110400;  1 drivers
v0x562b8c8d7760_0 .net "cout2", 0 0, L_0x562b8d110610;  1 drivers
v0x562b8c8d8100_0 .net "s1", 0 0, L_0x562b8d1102f0;  1 drivers
S_0x562b8c3a1360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c351170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1102f0 .functor XOR 1, L_0x562b8d110810, L_0x562b8d110940, C4<0>, C4<0>;
L_0x562b8d110400 .functor AND 1, L_0x562b8d110810, L_0x562b8d110940, C4<1>, C4<1>;
v0x562b8c8e9e20_0 .net "S", 0 0, L_0x562b8d1102f0;  alias, 1 drivers
v0x562b8c8eab80_0 .net "a", 0 0, L_0x562b8d110810;  alias, 1 drivers
v0x562b8c8eb350_0 .net "b", 0 0, L_0x562b8d110940;  alias, 1 drivers
v0x562b8c8ebcf0_0 .net "cout", 0 0, L_0x562b8d110400;  alias, 1 drivers
S_0x562b8c3a3a90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c351170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1104c0 .functor XOR 1, L_0x562b8d111d50, L_0x562b8d1102f0, C4<0>, C4<0>;
L_0x562b8d110610 .functor AND 1, L_0x562b8d111d50, L_0x562b8d1102f0, C4<1>, C4<1>;
v0x562b8c8ec610_0 .net "S", 0 0, L_0x562b8d1104c0;  alias, 1 drivers
v0x562b8c8eda80_0 .net "a", 0 0, L_0x562b8d111d50;  alias, 1 drivers
v0x562b8c8ee420_0 .net "b", 0 0, L_0x562b8d1102f0;  alias, 1 drivers
v0x562b8c8eed40_0 .net "cout", 0 0, L_0x562b8d110610;  alias, 1 drivers
S_0x562b8c344d80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c3b77c0;
 .timescale 0 0;
P_0x562b8c5b7f30 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c3474b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c344d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d110cc0 .functor OR 1, L_0x562b8d110ae0, L_0x562b8d110c50, C4<0>, C4<0>;
v0x562b8c8f8480_0 .net "S", 0 0, L_0x562b8d110b50;  1 drivers
v0x562b8c8f8e20_0 .net "a", 0 0, L_0x562b8d110dc0;  1 drivers
v0x562b8c8f9740_0 .net "b", 0 0, L_0x562b8d110f80;  1 drivers
v0x562b8c8fabb0_0 .net "cin", 0 0, L_0x562b8d110710;  alias, 1 drivers
v0x562b8c8fb550_0 .net "cout", 0 0, L_0x562b8d110cc0;  alias, 1 drivers
v0x562b8c8fbe70_0 .net "cout1", 0 0, L_0x562b8d110ae0;  1 drivers
v0x562b8c8db450_0 .net "cout2", 0 0, L_0x562b8d110c50;  1 drivers
v0x562b8c90a080_0 .net "s1", 0 0, L_0x562b8d110a70;  1 drivers
S_0x562b8c349be0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3474b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d110a70 .functor XOR 1, L_0x562b8d110dc0, L_0x562b8d110f80, C4<0>, C4<0>;
L_0x562b8d110ae0 .functor AND 1, L_0x562b8d110dc0, L_0x562b8d110f80, C4<1>, C4<1>;
v0x562b8c8d8a20_0 .net "S", 0 0, L_0x562b8d110a70;  alias, 1 drivers
v0x562b8c8dab80_0 .net "a", 0 0, L_0x562b8d110dc0;  alias, 1 drivers
v0x562b8c8f3fa0_0 .net "b", 0 0, L_0x562b8d110f80;  alias, 1 drivers
v0x562b8c8f4820_0 .net "cout", 0 0, L_0x562b8d110ae0;  alias, 1 drivers
S_0x562b8c34c310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3474b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d110b50 .functor XOR 1, L_0x562b8d110710, L_0x562b8d110a70, C4<0>, C4<0>;
L_0x562b8d110c50 .functor AND 1, L_0x562b8d110710, L_0x562b8d110a70, C4<1>, C4<1>;
v0x562b8c8f5580_0 .net "S", 0 0, L_0x562b8d110b50;  alias, 1 drivers
v0x562b8c8f5d50_0 .net "a", 0 0, L_0x562b8d110710;  alias, 1 drivers
v0x562b8c8f66f0_0 .net "b", 0 0, L_0x562b8d110a70;  alias, 1 drivers
v0x562b8c8f7010_0 .net "cout", 0 0, L_0x562b8d110c50;  alias, 1 drivers
S_0x562b8c34ea40 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c3b77c0;
 .timescale 0 0;
P_0x562b8c5e0be0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c39ec30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c34ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d111390 .functor OR 1, L_0x562b8d1111b0, L_0x562b8d111320, C4<0>, C4<0>;
v0x562b8c910d30_0 .net "S", 0 0, L_0x562b8d111220;  1 drivers
v0x562b8c9116d0_0 .net "a", 0 0, L_0x562b8d111490;  1 drivers
v0x562b8c911ff0_0 .net "b", 0 0, L_0x562b8d1115c0;  1 drivers
v0x562b8c914b20_0 .net "cin", 0 0, L_0x562b8d110cc0;  alias, 1 drivers
v0x562b8c9153a0_0 .net "cout", 0 0, L_0x562b8d111390;  alias, 1 drivers
v0x562b8c916100_0 .net "cout1", 0 0, L_0x562b8d1111b0;  1 drivers
v0x562b8c9168d0_0 .net "cout2", 0 0, L_0x562b8d111320;  1 drivers
v0x562b8c917270_0 .net "s1", 0 0, L_0x562b8d111140;  1 drivers
S_0x562b8c38d9e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c39ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d111140 .functor XOR 1, L_0x562b8d111490, L_0x562b8d1115c0, C4<0>, C4<0>;
L_0x562b8d1111b0 .functor AND 1, L_0x562b8d111490, L_0x562b8d1115c0, C4<1>, C4<1>;
v0x562b8c90a9a0_0 .net "S", 0 0, L_0x562b8d111140;  alias, 1 drivers
v0x562b8c90b700_0 .net "a", 0 0, L_0x562b8d111490;  alias, 1 drivers
v0x562b8c90bed0_0 .net "b", 0 0, L_0x562b8d1115c0;  alias, 1 drivers
v0x562b8c90c870_0 .net "cout", 0 0, L_0x562b8d1111b0;  alias, 1 drivers
S_0x562b8c390110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c39ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d111220 .functor XOR 1, L_0x562b8d110cc0, L_0x562b8d111140, C4<0>, C4<0>;
L_0x562b8d111320 .functor AND 1, L_0x562b8d110cc0, L_0x562b8d111140, C4<1>, C4<1>;
v0x562b8c90d190_0 .net "S", 0 0, L_0x562b8d111220;  alias, 1 drivers
v0x562b8c90e600_0 .net "a", 0 0, L_0x562b8d110cc0;  alias, 1 drivers
v0x562b8c90efa0_0 .net "b", 0 0, L_0x562b8d111140;  alias, 1 drivers
v0x562b8c90f8c0_0 .net "cout", 0 0, L_0x562b8d111320;  alias, 1 drivers
S_0x562b8c392840 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c3b77c0;
 .timescale 0 0;
P_0x562b8c5ca050 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c394f70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c392840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d111940 .functor OR 1, L_0x562b8d111760, L_0x562b8d1118d0, C4<0>, C4<0>;
v0x562b8c921530_0 .net "S", 0 0, L_0x562b8d1117d0;  1 drivers
v0x562b8c922290_0 .net "a", 0 0, L_0x562b8d111a00;  1 drivers
v0x562b8c922a60_0 .net "b", 0 0, L_0x562b8d111b30;  1 drivers
v0x562b8c923400_0 .net "cin", 0 0, L_0x562b8d111390;  alias, 1 drivers
v0x562b8c923d20_0 .net "cout", 0 0, L_0x562b8d111940;  alias, 1 drivers
v0x562b8c925190_0 .net "cout1", 0 0, L_0x562b8d111760;  1 drivers
v0x562b8c925b30_0 .net "cout2", 0 0, L_0x562b8d1118d0;  1 drivers
v0x562b8c926450_0 .net "s1", 0 0, L_0x562b8d1116f0;  1 drivers
S_0x562b8c3976a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c394f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1116f0 .functor XOR 1, L_0x562b8d111a00, L_0x562b8d111b30, C4<0>, C4<0>;
L_0x562b8d111760 .functor AND 1, L_0x562b8d111a00, L_0x562b8d111b30, C4<1>, C4<1>;
v0x562b8c917b90_0 .net "S", 0 0, L_0x562b8d1116f0;  alias, 1 drivers
v0x562b8c919000_0 .net "a", 0 0, L_0x562b8d111a00;  alias, 1 drivers
v0x562b8c9199a0_0 .net "b", 0 0, L_0x562b8d111b30;  alias, 1 drivers
v0x562b8c91a2c0_0 .net "cout", 0 0, L_0x562b8d111760;  alias, 1 drivers
S_0x562b8c399dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c394f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1117d0 .functor XOR 1, L_0x562b8d111390, L_0x562b8d1116f0, C4<0>, C4<0>;
L_0x562b8d1118d0 .functor AND 1, L_0x562b8d111390, L_0x562b8d1116f0, C4<1>, C4<1>;
v0x562b8c91b730_0 .net "S", 0 0, L_0x562b8d1117d0;  alias, 1 drivers
v0x562b8c91c0d0_0 .net "a", 0 0, L_0x562b8d111390;  alias, 1 drivers
v0x562b8c91c9f0_0 .net "b", 0 0, L_0x562b8d1116f0;  alias, 1 drivers
v0x562b8c920c10_0 .net "cout", 0 0, L_0x562b8d1118d0;  alias, 1 drivers
S_0x562b8c39c500 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c58ec80 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d10cd70 .functor NOT 2, L_0x562b8d10ccd0, C4<00>, C4<00>, C4<00>;
v0x562b8c940aa0_0 .net "cout", 0 0, L_0x562b8d10dda0;  1 drivers
v0x562b8c941440_0 .net "i", 1 0, L_0x562b8d10ccd0;  alias, 1 drivers
v0x562b8c941d60_0 .net "o", 1 0, L_0x562b8d10dc90;  alias, 1 drivers
v0x562b8c9431d0_0 .net "temp2", 1 0, L_0x562b8d10cd70;  1 drivers
S_0x562b8c38b2b0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c39c500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c5a94d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70db608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d10dd30 .functor BUFZ 1, L_0x7f38f70db608, C4<0>, C4<0>, C4<0>;
L_0x562b8d10dda0 .functor BUFZ 1, L_0x562b8d10d8e0, C4<0>, C4<0>, C4<0>;
v0x562b8c93bc40_0 .net "S", 1 0, L_0x562b8d10dc90;  alias, 1 drivers
v0x562b8c93c5e0_0 .net "a", 1 0, L_0x562b8d10cd70;  alias, 1 drivers
L_0x7f38f70db5c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c93cf00_0 .net "b", 1 0, L_0x7f38f70db5c0;  1 drivers
v0x562b8c93e370 .array "carry", 0 2;
v0x562b8c93e370_0 .net v0x562b8c93e370 0, 0 0, L_0x562b8d10dd30; 1 drivers
v0x562b8c93e370_1 .net v0x562b8c93e370 1, 0 0, L_0x562b8d10d2e0; 1 drivers
v0x562b8c93e370_2 .net v0x562b8c93e370 2, 0 0, L_0x562b8d10d8e0; 1 drivers
v0x562b8c93ed10_0 .net "cin", 0 0, L_0x7f38f70db608;  1 drivers
v0x562b8c93f630_0 .net "cout", 0 0, L_0x562b8d10dda0;  alias, 1 drivers
L_0x562b8d10d3e0 .part L_0x562b8d10cd70, 0, 1;
L_0x562b8d10d510 .part L_0x7f38f70db5c0, 0, 1;
L_0x562b8d10d9a0 .part L_0x562b8d10cd70, 1, 1;
L_0x562b8d10db60 .part L_0x7f38f70db5c0, 1, 1;
L_0x562b8d10dc90 .concat8 [ 1 1 0 0], L_0x562b8d10d090, L_0x562b8d10d720;
S_0x562b8c372fa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c38b2b0;
 .timescale 0 0;
P_0x562b8c595660 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c3756d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c372fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10d2e0 .functor OR 1, L_0x562b8d10cfd0, L_0x562b8d10d1e0, C4<0>, C4<0>;
v0x562b8c932840_0 .net "S", 0 0, L_0x562b8d10d090;  1 drivers
v0x562b8c8fea80_0 .net "a", 0 0, L_0x562b8d10d3e0;  1 drivers
v0x562b8c8ff300_0 .net "b", 0 0, L_0x562b8d10d510;  1 drivers
v0x562b8c900060_0 .net "cin", 0 0, L_0x562b8d10dd30;  alias, 1 drivers
v0x562b8c900830_0 .net "cout", 0 0, L_0x562b8d10d2e0;  alias, 1 drivers
v0x562b8c9011d0_0 .net "cout1", 0 0, L_0x562b8d10cfd0;  1 drivers
v0x562b8c901af0_0 .net "cout2", 0 0, L_0x562b8d10d1e0;  1 drivers
v0x562b8c902f60_0 .net "s1", 0 0, L_0x562b8d10cec0;  1 drivers
S_0x562b8c377e00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3756d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10cec0 .functor XOR 1, L_0x562b8d10d3e0, L_0x562b8d10d510, C4<0>, C4<0>;
L_0x562b8d10cfd0 .functor AND 1, L_0x562b8d10d3e0, L_0x562b8d10d510, C4<1>, C4<1>;
v0x562b8c92c720_0 .net "S", 0 0, L_0x562b8d10cec0;  alias, 1 drivers
v0x562b8c92d0c0_0 .net "a", 0 0, L_0x562b8d10d3e0;  alias, 1 drivers
v0x562b8c92d9e0_0 .net "b", 0 0, L_0x562b8d10d510;  alias, 1 drivers
v0x562b8c92ee50_0 .net "cout", 0 0, L_0x562b8d10cfd0;  alias, 1 drivers
S_0x562b8c37a530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3756d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10d090 .functor XOR 1, L_0x562b8d10dd30, L_0x562b8d10cec0, C4<0>, C4<0>;
L_0x562b8d10d1e0 .functor AND 1, L_0x562b8d10dd30, L_0x562b8d10cec0, C4<1>, C4<1>;
v0x562b8c92f7f0_0 .net "S", 0 0, L_0x562b8d10d090;  alias, 1 drivers
v0x562b8c930110_0 .net "a", 0 0, L_0x562b8d10dd30;  alias, 1 drivers
v0x562b8c931580_0 .net "b", 0 0, L_0x562b8d10cec0;  alias, 1 drivers
v0x562b8c931f20_0 .net "cout", 0 0, L_0x562b8d10d1e0;  alias, 1 drivers
S_0x562b8c383d20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c38b2b0;
 .timescale 0 0;
P_0x562b8c579b60 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c386450 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c383d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d10d8e0 .functor OR 1, L_0x562b8d10d6b0, L_0x562b8d10d870, C4<0>, C4<0>;
v0x562b8c9359f0_0 .net "S", 0 0, L_0x562b8d10d720;  1 drivers
v0x562b8c936610_0 .net "a", 0 0, L_0x562b8d10d9a0;  1 drivers
v0x562b8c936de0_0 .net "b", 0 0, L_0x562b8d10db60;  1 drivers
v0x562b8c937780_0 .net "cin", 0 0, L_0x562b8d10d2e0;  alias, 1 drivers
v0x562b8c9380a0_0 .net "cout", 0 0, L_0x562b8d10d8e0;  alias, 1 drivers
v0x562b8c939510_0 .net "cout1", 0 0, L_0x562b8d10d6b0;  1 drivers
v0x562b8c939eb0_0 .net "cout2", 0 0, L_0x562b8d10d870;  1 drivers
v0x562b8c93a7d0_0 .net "s1", 0 0, L_0x562b8d10d640;  1 drivers
S_0x562b8c388b80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c386450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10d640 .functor XOR 1, L_0x562b8d10d9a0, L_0x562b8d10db60, C4<0>, C4<0>;
L_0x562b8d10d6b0 .functor AND 1, L_0x562b8d10d9a0, L_0x562b8d10db60, C4<1>, C4<1>;
v0x562b8c903900_0 .net "S", 0 0, L_0x562b8d10d640;  alias, 1 drivers
v0x562b8c904220_0 .net "a", 0 0, L_0x562b8d10d9a0;  alias, 1 drivers
v0x562b8c905690_0 .net "b", 0 0, L_0x562b8d10db60;  alias, 1 drivers
v0x562b8c906030_0 .net "cout", 0 0, L_0x562b8d10d6b0;  alias, 1 drivers
S_0x562b8c370870 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c386450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d10d720 .functor XOR 1, L_0x562b8d10d2e0, L_0x562b8d10d640, C4<0>, C4<0>;
L_0x562b8d10d870 .functor AND 1, L_0x562b8d10d2e0, L_0x562b8d10d640, C4<1>, C4<1>;
v0x562b8c906950_0 .net "S", 0 0, L_0x562b8d10d720;  alias, 1 drivers
v0x562b8c8fde40_0 .net "a", 0 0, L_0x562b8d10d2e0;  alias, 1 drivers
v0x562b8c908a50_0 .net "b", 0 0, L_0x562b8d10d640;  alias, 1 drivers
v0x562b8c935210_0 .net "cout", 0 0, L_0x562b8d10d870;  alias, 1 drivers
S_0x562b8c359db0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c4438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c5387a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d113c10 .functor BUFZ 1, L_0x562b8d111dc0, C4<0>, C4<0>, C4<0>;
L_0x562b8d113d50 .functor BUFZ 1, L_0x562b8d113730, C4<0>, C4<0>, C4<0>;
v0x562b8c960110_0 .net "S", 3 0, L_0x562b8d113ae0;  alias, 1 drivers
v0x562b8c960a30_0 .net "a", 3 0, L_0x562b8d111cb0;  alias, 1 drivers
v0x562b8c962b90_0 .net "b", 3 0, L_0x562b8d110140;  alias, 1 drivers
v0x562b8c97bfb0 .array "carry", 0 4;
v0x562b8c97bfb0_0 .net v0x562b8c97bfb0 0, 0 0, L_0x562b8d113c10; 1 drivers
v0x562b8c97bfb0_1 .net v0x562b8c97bfb0 1, 0 0, L_0x562b8d112200; 1 drivers
v0x562b8c97bfb0_2 .net v0x562b8c97bfb0 2, 0 0, L_0x562b8d112960; 1 drivers
v0x562b8c97bfb0_3 .net v0x562b8c97bfb0 3, 0 0, L_0x562b8d113080; 1 drivers
v0x562b8c97bfb0_4 .net v0x562b8c97bfb0 4, 0 0, L_0x562b8d113730; 1 drivers
v0x562b8c97c830_0 .net "cin", 0 0, L_0x562b8d111dc0;  alias, 1 drivers
v0x562b8c97d590_0 .net "cout", 0 0, L_0x562b8d113d50;  alias, 1 drivers
L_0x562b8d112340 .part L_0x562b8d111cb0, 0, 1;
L_0x562b8d112520 .part L_0x562b8d110140, 0, 1;
L_0x562b8d112aa0 .part L_0x562b8d111cb0, 1, 1;
L_0x562b8d112bd0 .part L_0x562b8d110140, 1, 1;
L_0x562b8d1131c0 .part L_0x562b8d111cb0, 2, 1;
L_0x562b8d1132f0 .part L_0x562b8d110140, 2, 1;
L_0x562b8d113830 .part L_0x562b8d111cb0, 3, 1;
L_0x562b8d113960 .part L_0x562b8d110140, 3, 1;
L_0x562b8d113ae0 .concat8 [ 1 1 1 1], L_0x562b8d111fb0, L_0x562b8d112790, L_0x562b8d112eb0, L_0x562b8d113560;
S_0x562b8c35c4e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c359db0;
 .timescale 0 0;
P_0x562b8c552ff0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c35ec10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c35c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d112200 .functor OR 1, L_0x562b8d111ef0, L_0x562b8d112100, C4<0>, C4<0>;
v0x562b8c9c51b0_0 .net "S", 0 0, L_0x562b8d111fb0;  1 drivers
v0x562b8c9c5ad0_0 .net "a", 0 0, L_0x562b8d112340;  1 drivers
v0x562b8c9c8d00_0 .net "b", 0 0, L_0x562b8d112520;  1 drivers
v0x562b8c9c9620_0 .net "cin", 0 0, L_0x562b8d113c10;  alias, 1 drivers
v0x562b8c9ca380_0 .net "cout", 0 0, L_0x562b8d112200;  alias, 1 drivers
v0x562b8c9cab50_0 .net "cout1", 0 0, L_0x562b8d111ef0;  1 drivers
v0x562b8c9cb4f0_0 .net "cout2", 0 0, L_0x562b8d112100;  1 drivers
v0x562b8c9cbe10_0 .net "s1", 0 0, L_0x562b8d111e30;  1 drivers
S_0x562b8c361340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c35ec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d111e30 .functor XOR 1, L_0x562b8d112340, L_0x562b8d112520, C4<0>, C4<0>;
L_0x562b8d111ef0 .functor AND 1, L_0x562b8d112340, L_0x562b8d112520, C4<1>, C4<1>;
v0x562b8c943b70_0 .net "S", 0 0, L_0x562b8d111e30;  alias, 1 drivers
v0x562b8c944490_0 .net "a", 0 0, L_0x562b8d112340;  alias, 1 drivers
v0x562b8c945900_0 .net "b", 0 0, L_0x562b8d112520;  alias, 1 drivers
v0x562b8c9462a0_0 .net "cout", 0 0, L_0x562b8d111ef0;  alias, 1 drivers
S_0x562b8c363a70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c35ec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d111fb0 .functor XOR 1, L_0x562b8d113c10, L_0x562b8d111e30, C4<0>, C4<0>;
L_0x562b8d112100 .functor AND 1, L_0x562b8d113c10, L_0x562b8d111e30, C4<1>, C4<1>;
v0x562b8c946bc0_0 .net "S", 0 0, L_0x562b8d111fb0;  alias, 1 drivers
v0x562b8c9c2870_0 .net "a", 0 0, L_0x562b8d113c10;  alias, 1 drivers
v0x562b8c9c3190_0 .net "b", 0 0, L_0x562b8d111e30;  alias, 1 drivers
v0x562b8c9c4830_0 .net "cout", 0 0, L_0x562b8d112100;  alias, 1 drivers
S_0x562b8c3661a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c359db0;
 .timescale 0 0;
P_0x562b8c52bff0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c36e140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3661a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d112960 .functor OR 1, L_0x562b8d112700, L_0x562b8d1128d0, C4<0>, C4<0>;
v0x562b8c94efb0_0 .net "S", 0 0, L_0x562b8d112790;  1 drivers
v0x562b8c94f570_0 .net "a", 0 0, L_0x562b8d112aa0;  1 drivers
v0x562b8c953950_0 .net "b", 0 0, L_0x562b8d112bd0;  1 drivers
v0x562b8c94f200_0 .net "cin", 0 0, L_0x562b8d112200;  alias, 1 drivers
v0x562b8c94bd60_0 .net "cout", 0 0, L_0x562b8d112960;  alias, 1 drivers
v0x562b8c9552a0_0 .net "cout1", 0 0, L_0x562b8d112700;  1 drivers
v0x562b8c955bc0_0 .net "cout2", 0 0, L_0x562b8d1128d0;  1 drivers
v0x562b8c9587c0_0 .net "s1", 0 0, L_0x562b8d112650;  1 drivers
S_0x562b8c29e240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c36e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d112650 .functor XOR 1, L_0x562b8d112aa0, L_0x562b8d112bd0, C4<0>, C4<0>;
L_0x562b8d112700 .functor AND 1, L_0x562b8d112aa0, L_0x562b8d112bd0, C4<1>, C4<1>;
v0x562b8c9cdee0_0 .net "S", 0 0, L_0x562b8d112650;  alias, 1 drivers
v0x562b8c9c71d0_0 .net "a", 0 0, L_0x562b8d112aa0;  alias, 1 drivers
v0x562b8c9ce4f0_0 .net "b", 0 0, L_0x562b8d112bd0;  alias, 1 drivers
v0x562b8c94dc50_0 .net "cout", 0 0, L_0x562b8d112700;  alias, 1 drivers
S_0x562b8c32ee20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c36e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d112790 .functor XOR 1, L_0x562b8d112200, L_0x562b8d112650, C4<0>, C4<0>;
L_0x562b8d1128d0 .functor AND 1, L_0x562b8d112200, L_0x562b8d112650, C4<1>, C4<1>;
v0x562b8c94e570_0 .net "S", 0 0, L_0x562b8d112790;  alias, 1 drivers
v0x562b8c951170_0 .net "a", 0 0, L_0x562b8d112200;  alias, 1 drivers
v0x562b8c951a90_0 .net "b", 0 0, L_0x562b8d112650;  alias, 1 drivers
v0x562b8c953200_0 .net "cout", 0 0, L_0x562b8d1128d0;  alias, 1 drivers
S_0x562b8c331550 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c359db0;
 .timescale 0 0;
P_0x562b8c514e20 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c333c80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c331550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d113080 .functor OR 1, L_0x562b8d112e20, L_0x562b8d112ff0, C4<0>, C4<0>;
v0x562b8c966150_0 .net "S", 0 0, L_0x562b8d112eb0;  1 drivers
v0x562b8c966af0_0 .net "a", 0 0, L_0x562b8d1131c0;  1 drivers
v0x562b8c967410_0 .net "b", 0 0, L_0x562b8d1132f0;  1 drivers
v0x562b8c96a040_0 .net "cin", 0 0, L_0x562b8d112960;  alias, 1 drivers
v0x562b8c96a960_0 .net "cout", 0 0, L_0x562b8d113080;  alias, 1 drivers
v0x562b8c96b6c0_0 .net "cout1", 0 0, L_0x562b8d112e20;  1 drivers
v0x562b8c96be90_0 .net "cout2", 0 0, L_0x562b8d112ff0;  1 drivers
v0x562b8c96c830_0 .net "s1", 0 0, L_0x562b8d112d90;  1 drivers
S_0x562b8c3363b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c333c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d112d90 .functor XOR 1, L_0x562b8d1131c0, L_0x562b8d1132f0, C4<0>, C4<0>;
L_0x562b8d112e20 .functor AND 1, L_0x562b8d1131c0, L_0x562b8d1132f0, C4<1>, C4<1>;
v0x562b8c9590e0_0 .net "S", 0 0, L_0x562b8d112d90;  alias, 1 drivers
v0x562b8c956600_0 .net "a", 0 0, L_0x562b8d1131c0;  alias, 1 drivers
v0x562b8c956bc0_0 .net "b", 0 0, L_0x562b8d1132f0;  alias, 1 drivers
v0x562b8c95afa0_0 .net "cout", 0 0, L_0x562b8d112e20;  alias, 1 drivers
S_0x562b8c338ae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c333c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d112eb0 .functor XOR 1, L_0x562b8d112960, L_0x562b8d112d90, C4<0>, C4<0>;
L_0x562b8d112ff0 .functor AND 1, L_0x562b8d112960, L_0x562b8d112d90, C4<1>, C4<1>;
v0x562b8c956850_0 .net "S", 0 0, L_0x562b8d112eb0;  alias, 1 drivers
v0x562b8c964300_0 .net "a", 0 0, L_0x562b8d112960;  alias, 1 drivers
v0x562b8c964c20_0 .net "b", 0 0, L_0x562b8d112d90;  alias, 1 drivers
v0x562b8c965980_0 .net "cout", 0 0, L_0x562b8d112ff0;  alias, 1 drivers
S_0x562b8c33b210 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c359db0;
 .timescale 0 0;
P_0x562b8c4f7ba0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c2931f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c33b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d113730 .functor OR 1, L_0x562b8d1134d0, L_0x562b8d1136a0, C4<0>, C4<0>;
v0x562b8c976d50_0 .net "S", 0 0, L_0x562b8d113560;  1 drivers
v0x562b8c9781c0_0 .net "a", 0 0, L_0x562b8d113830;  1 drivers
v0x562b8c978b60_0 .net "b", 0 0, L_0x562b8d113960;  1 drivers
v0x562b8c979480_0 .net "cin", 0 0, L_0x562b8d113080;  alias, 1 drivers
v0x562b8c95d920_0 .net "cout", 0 0, L_0x562b8d113730;  alias, 1 drivers
v0x562b8c95e240_0 .net "cout1", 0 0, L_0x562b8d1134d0;  1 drivers
v0x562b8c95efa0_0 .net "cout2", 0 0, L_0x562b8d1136a0;  1 drivers
v0x562b8c95f770_0 .net "s1", 0 0, L_0x562b8d113420;  1 drivers
S_0x562b8c2fd6d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2931f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d113420 .functor XOR 1, L_0x562b8d113830, L_0x562b8d113960, C4<0>, C4<0>;
L_0x562b8d1134d0 .functor AND 1, L_0x562b8d113830, L_0x562b8d113960, C4<1>, C4<1>;
v0x562b8c96d150_0 .net "S", 0 0, L_0x562b8d113420;  alias, 1 drivers
v0x562b8c971510_0 .net "a", 0 0, L_0x562b8d113830;  alias, 1 drivers
v0x562b8c971e30_0 .net "b", 0 0, L_0x562b8d113960;  alias, 1 drivers
v0x562b8c973360_0 .net "cout", 0 0, L_0x562b8d1134d0;  alias, 1 drivers
S_0x562b8c31d1d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2931f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d113560 .functor XOR 1, L_0x562b8d113080, L_0x562b8d113420, C4<0>, C4<0>;
L_0x562b8d1136a0 .functor AND 1, L_0x562b8d113080, L_0x562b8d113420, C4<1>, C4<1>;
v0x562b8c973d00_0 .net "S", 0 0, L_0x562b8d113560;  alias, 1 drivers
v0x562b8c974620_0 .net "a", 0 0, L_0x562b8d113080;  alias, 1 drivers
v0x562b8c975a90_0 .net "b", 0 0, L_0x562b8d113420;  alias, 1 drivers
v0x562b8c976430_0 .net "cout", 0 0, L_0x562b8d1136a0;  alias, 1 drivers
S_0x562b8c31f900 .scope module, "ins12" "karatsuba_2" 3 105, 3 73 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d117a40 .functor XOR 1, L_0x562b8d114af0, L_0x562b8d115c50, C4<0>, C4<0>;
v0x562b8cb2afc0_0 .net "X", 1 0, L_0x562b8d11dab0;  1 drivers
v0x562b8cb2b8e0_0 .net "Y", 1 0, L_0x562b8d11db50;  1 drivers
v0x562b8cb2d050_0 .net "Z", 3 0, L_0x562b8d11d7b0;  alias, 1 drivers
v0x562b8cb28e00_0 .net *"_ivl_20", 0 0, L_0x562b8d117a40;  1 drivers
L_0x7f38f70dbb60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cb293c0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70dbb60;  1 drivers
L_0x7f38f70dbba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cb2d7a0_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70dbba8;  1 drivers
L_0x7f38f70dbbf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cb29050_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70dbbf0;  1 drivers
L_0x7f38f70dbc38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cb25bb0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70dbc38;  1 drivers
v0x562b8cb2f0f0_0 .net "a", 0 0, L_0x562b8d1145c0;  1 drivers
v0x562b8cb2fa10_0 .net "a_abs", 0 0, L_0x562b8d115120;  1 drivers
v0x562b8cb32610_0 .net "b", 0 0, L_0x562b8d115680;  1 drivers
v0x562b8cb32f30_0 .net "b_abs", 0 0, L_0x562b8d116410;  1 drivers
v0x562b8cb30450_0 .net "c1", 0 0, L_0x562b8d118b50;  1 drivers
v0x562b8cb30a10_0 .net "c2", 0 0, L_0x562b8d119b20;  1 drivers
v0x562b8cb34df0_0 .net "c3", 0 0, L_0x562b8d11b9f0;  1 drivers
v0x562b8cb306a0_0 .net "c4", 0 0, L_0x562b8d11da20;  1 drivers
v0x562b8cb3e150_0 .net "neg_a", 0 0, L_0x562b8d114af0;  1 drivers
v0x562b8cb3f7d0_0 .net "neg_b", 0 0, L_0x562b8d115c50;  1 drivers
v0x562b8cb3ffa0_0 .net "temp", 3 0, L_0x562b8d11b8e0;  1 drivers
v0x562b8cb40940_0 .net "term1", 3 0, L_0x562b8d119b90;  1 drivers
v0x562b8cb41260_0 .net "term2", 3 0, L_0x562b8d119c30;  1 drivers
v0x562b8cb43e90_0 .net "term3", 3 0, L_0x562b8d119d70;  1 drivers
v0x562b8cb447b0_0 .net "z0", 1 0, L_0x562b8d1141e0;  1 drivers
v0x562b8cb45510_0 .net "z1", 1 0, L_0x562b8d119980;  1 drivers
v0x562b8cb45ce0_0 .net "z1_1", 1 0, L_0x562b8d117ab0;  1 drivers
v0x562b8cb46680_0 .net "z1_2", 1 0, L_0x562b8d118a40;  1 drivers
v0x562b8cb46fa0_0 .net "z1_3", 1 0, L_0x562b8d116900;  1 drivers
v0x562b8cb4b360_0 .net "z1_4", 1 0, L_0x562b8d1178c0;  1 drivers
v0x562b8cb4bc80_0 .net "z2", 1 0, L_0x562b8d113f90;  1 drivers
L_0x562b8d114030 .part L_0x562b8d11dab0, 1, 1;
L_0x562b8d1140d0 .part L_0x562b8d11db50, 1, 1;
L_0x562b8d114280 .part L_0x562b8d11dab0, 0, 1;
L_0x562b8d114320 .part L_0x562b8d11db50, 0, 1;
L_0x562b8d1151c0 .part L_0x562b8d11dab0, 0, 1;
L_0x562b8d115260 .part L_0x562b8d11dab0, 1, 1;
L_0x562b8d1164b0 .part L_0x562b8d11db50, 1, 1;
L_0x562b8d116550 .part L_0x562b8d11db50, 0, 1;
L_0x562b8d117ab0 .functor MUXZ 2, L_0x562b8d116900, L_0x562b8d1178c0, L_0x562b8d117a40, C4<>;
L_0x562b8d119b90 .concat [ 2 2 0 0], L_0x562b8d1141e0, L_0x7f38f70dbb60;
L_0x562b8d119c30 .concat [ 1 2 1 0], L_0x7f38f70dbbf0, L_0x562b8d119980, L_0x7f38f70dbba8;
L_0x562b8d119d70 .concat [ 2 2 0 0], L_0x7f38f70dbc38, L_0x562b8d113f90;
S_0x562b8c322030 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c4dd700 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1148d0 .functor NOT 1, L_0x562b8d115260, C4<0>, C4<0>, C4<0>;
L_0x7f38f70db920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1149e0 .functor BUFZ 1, L_0x7f38f70db920, C4<0>, C4<0>, C4<0>;
L_0x562b8d114af0 .functor NOT 1, L_0x562b8d114a50, C4<0>, C4<0>, C4<0>;
v0x562b8c9d06e0_0 .net "D", 0 0, L_0x562b8d1145c0;  alias, 1 drivers
v0x562b8c9d1d80_0 .net *"_ivl_9", 0 0, L_0x562b8d1149e0;  1 drivers
v0x562b8c9d2700_0 .net "a", 0 0, L_0x562b8d1151c0;  1 drivers
v0x562b8c9d3020_0 .net "abs_D", 0 0, L_0x562b8d115120;  alias, 1 drivers
v0x562b8c9d6250_0 .net "b", 0 0, L_0x562b8d115260;  1 drivers
v0x562b8c9d6b70_0 .net "b_comp", 0 0, L_0x562b8d1148d0;  1 drivers
v0x562b8c9d78d0_0 .net "carry", 1 0, L_0x562b8d114940;  1 drivers
v0x562b8c9d80a0_0 .net "cin", 0 0, L_0x7f38f70db920;  1 drivers
v0x562b8c9d8a40_0 .net "is_pos", 0 0, L_0x562b8d114a50;  1 drivers
v0x562b8c9d9360_0 .net "negative", 0 0, L_0x562b8d114af0;  alias, 1 drivers
v0x562b8c9d4720_0 .net "twos", 0 0, L_0x562b8d114dd0;  1 drivers
L_0x562b8d1147a0 .part L_0x562b8d114940, 0, 1;
L_0x562b8d114940 .concat8 [ 1 1 0 0], L_0x562b8d1149e0, L_0x562b8d114730;
L_0x562b8d114a50 .part L_0x562b8d114940, 1, 1;
L_0x562b8d115120 .functor MUXZ 1, L_0x562b8d114dd0, L_0x562b8d1145c0, L_0x562b8d114a50, C4<>;
S_0x562b8c324760 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c322030;
 .timescale 0 0;
P_0x562b8c4a22f0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c326e90 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c324760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d114730 .functor OR 1, L_0x562b8d114430, L_0x562b8d1146c0, C4<0>, C4<0>;
v0x562b8c9a8bf0_0 .net "S", 0 0, L_0x562b8d1145c0;  alias, 1 drivers
v0x562b8c9acfb0_0 .net "a", 0 0, L_0x562b8d1151c0;  alias, 1 drivers
v0x562b8c9ad8d0_0 .net "b", 0 0, L_0x562b8d1148d0;  alias, 1 drivers
v0x562b8c9ae630_0 .net "cin", 0 0, L_0x562b8d1147a0;  1 drivers
v0x562b8c9aee00_0 .net "cout", 0 0, L_0x562b8d114730;  1 drivers
v0x562b8c9af7a0_0 .net "cout1", 0 0, L_0x562b8d114430;  1 drivers
v0x562b8c9b00c0_0 .net "cout2", 0 0, L_0x562b8d1146c0;  1 drivers
v0x562b8c9b1530_0 .net "s1", 0 0, L_0x562b8d1143c0;  1 drivers
S_0x562b8c2f8870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c326e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1143c0 .functor XOR 1, L_0x562b8d1151c0, L_0x562b8d1148d0, C4<0>, C4<0>;
L_0x562b8d114430 .functor AND 1, L_0x562b8d1151c0, L_0x562b8d1148d0, C4<1>, C4<1>;
v0x562b8c9a1bf0_0 .net "S", 0 0, L_0x562b8d1143c0;  alias, 1 drivers
v0x562b8c9a2590_0 .net "a", 0 0, L_0x562b8d1151c0;  alias, 1 drivers
v0x562b8c9a2eb0_0 .net "b", 0 0, L_0x562b8d1148d0;  alias, 1 drivers
v0x562b8c9a5ae0_0 .net "cout", 0 0, L_0x562b8d114430;  alias, 1 drivers
S_0x562b8c2fafa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c326e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1145c0 .functor XOR 1, L_0x562b8d1147a0, L_0x562b8d1143c0, C4<0>, C4<0>;
L_0x562b8d1146c0 .functor AND 1, L_0x562b8d1147a0, L_0x562b8d1143c0, C4<1>, C4<1>;
v0x562b8c9a6400_0 .net "S", 0 0, L_0x562b8d1145c0;  alias, 1 drivers
v0x562b8c9a7160_0 .net "a", 0 0, L_0x562b8d1147a0;  alias, 1 drivers
v0x562b8c9a7930_0 .net "b", 0 0, L_0x562b8d1143c0;  alias, 1 drivers
v0x562b8c9a82d0_0 .net "cout", 0 0, L_0x562b8d1146c0;  alias, 1 drivers
S_0x562b8c31aaa0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c322030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c4ce1e0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d114b60 .functor NOT 1, L_0x562b8d1145c0, C4<0>, C4<0>, C4<0>;
v0x562b8c9bf000_0 .net "cout", 0 0, L_0x562b8d1150b0;  1 drivers
v0x562b8c9bf920_0 .net "i", 0 0, L_0x562b8d1145c0;  alias, 1 drivers
v0x562b8c99ef00_0 .net "o", 0 0, L_0x562b8d114dd0;  alias, 1 drivers
v0x562b8c9cfdc0_0 .net "temp2", 0 0, L_0x562b8d114b60;  1 drivers
S_0x562b8c2f2bf0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c31aaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4c6c50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70db8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d115040 .functor BUFZ 1, L_0x7f38f70db8d8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1150b0 .functor BUFZ 1, L_0x562b8d114fd0, C4<0>, C4<0>, C4<0>;
v0x562b8c9ba1a0_0 .net "S", 0 0, L_0x562b8d114dd0;  alias, 1 drivers
v0x562b8c9baac0_0 .net "a", 0 0, L_0x562b8d114b60;  alias, 1 drivers
L_0x7f38f70db890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c9bbf30_0 .net "b", 0 0, L_0x7f38f70db890;  1 drivers
v0x562b8c9bc8d0 .array "carry", 0 1;
v0x562b8c9bc8d0_0 .net v0x562b8c9bc8d0 0, 0 0, L_0x562b8d115040; 1 drivers
v0x562b8c9bc8d0_1 .net v0x562b8c9bc8d0 1, 0 0, L_0x562b8d114fd0; 1 drivers
v0x562b8c9bd1f0_0 .net "cin", 0 0, L_0x7f38f70db8d8;  1 drivers
v0x562b8c9be660_0 .net "cout", 0 0, L_0x562b8d1150b0;  alias, 1 drivers
S_0x562b8c303f10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c2f2bf0;
 .timescale 0 0;
P_0x562b8c4baac0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c306640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c303f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d114fd0 .functor OR 1, L_0x562b8d114cd0, L_0x562b8d114ed0, C4<0>, C4<0>;
v0x562b8c99b210_0 .net "S", 0 0, L_0x562b8d114dd0;  alias, 1 drivers
v0x562b8c99bbb0_0 .net "a", 0 0, L_0x562b8d114b60;  alias, 1 drivers
v0x562b8c99c4d0_0 .net "b", 0 0, L_0x7f38f70db890;  alias, 1 drivers
v0x562b8c99e630_0 .net "cin", 0 0, L_0x562b8d115040;  alias, 1 drivers
v0x562b8c9b7a50_0 .net "cout", 0 0, L_0x562b8d114fd0;  alias, 1 drivers
v0x562b8c9b82d0_0 .net "cout1", 0 0, L_0x562b8d114cd0;  1 drivers
v0x562b8c9b9030_0 .net "cout2", 0 0, L_0x562b8d114ed0;  1 drivers
v0x562b8c9b9800_0 .net "s1", 0 0, L_0x562b8d114c60;  1 drivers
S_0x562b8c308d70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c306640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d114c60 .functor XOR 1, L_0x562b8d114b60, L_0x7f38f70db890, C4<0>, C4<0>;
L_0x562b8d114cd0 .functor AND 1, L_0x562b8d114b60, L_0x7f38f70db890, C4<1>, C4<1>;
v0x562b8c9b1ed0_0 .net "S", 0 0, L_0x562b8d114c60;  alias, 1 drivers
v0x562b8c9b27f0_0 .net "a", 0 0, L_0x562b8d114b60;  alias, 1 drivers
v0x562b8c9b3c60_0 .net "b", 0 0, L_0x7f38f70db890;  alias, 1 drivers
v0x562b8c9b4600_0 .net "cout", 0 0, L_0x562b8d114cd0;  alias, 1 drivers
S_0x562b8c30e910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c306640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d114dd0 .functor XOR 1, L_0x562b8d115040, L_0x562b8d114c60, C4<0>, C4<0>;
L_0x562b8d114ed0 .functor AND 1, L_0x562b8d115040, L_0x562b8d114c60, C4<1>, C4<1>;
v0x562b8c9b4f20_0 .net "S", 0 0, L_0x562b8d114dd0;  alias, 1 drivers
v0x562b8c9993c0_0 .net "a", 0 0, L_0x562b8d115040;  alias, 1 drivers
v0x562b8c999ce0_0 .net "b", 0 0, L_0x562b8d114c60;  alias, 1 drivers
v0x562b8c99aa40_0 .net "cout", 0 0, L_0x562b8d114ed0;  alias, 1 drivers
S_0x562b8c311040 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d113f20 .functor AND 1, L_0x562b8d114030, L_0x562b8d1140d0, C4<1>, C4<1>;
v0x562b8c9dba40_0 .net "X", 0 0, L_0x562b8d114030;  1 drivers
v0x562b8c9dfbd0_0 .net "Y", 0 0, L_0x562b8d1140d0;  1 drivers
v0x562b8c9e04f0_0 .net "Z", 1 0, L_0x562b8d113f90;  alias, 1 drivers
L_0x7f38f70db800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c9e30f0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70db800;  1 drivers
v0x562b8c9e3a10_0 .net "z", 0 0, L_0x562b8d113f20;  1 drivers
L_0x562b8d113f90 .concat [ 1 1 0 0], L_0x562b8d113f20, L_0x7f38f70db800;
S_0x562b8c313770 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d114170 .functor AND 1, L_0x562b8d114280, L_0x562b8d114320, C4<1>, C4<1>;
v0x562b8c9e5180_0 .net "X", 0 0, L_0x562b8d114280;  1 drivers
v0x562b8c9e0f30_0 .net "Y", 0 0, L_0x562b8d114320;  1 drivers
v0x562b8c9e14f0_0 .net "Z", 1 0, L_0x562b8d1141e0;  alias, 1 drivers
L_0x7f38f70db848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c9e58d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70db848;  1 drivers
v0x562b8c9e1180_0 .net "z", 0 0, L_0x562b8d114170;  1 drivers
L_0x562b8d1141e0 .concat [ 1 1 0 0], L_0x562b8d114170, L_0x7f38f70db848;
S_0x562b8c2f04c0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c485940 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d115990 .functor NOT 1, L_0x562b8d116550, C4<0>, C4<0>, C4<0>;
L_0x7f38f70db9f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d115af0 .functor BUFZ 1, L_0x7f38f70db9f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d115c50 .functor NOT 1, L_0x562b8d115bb0, C4<0>, C4<0>, C4<0>;
v0x562b8ca0fce0_0 .net "D", 0 0, L_0x562b8d115680;  alias, 1 drivers
v0x562b8ca10680_0 .net *"_ivl_9", 0 0, L_0x562b8d115af0;  1 drivers
v0x562b8ca10fa0_0 .net "a", 0 0, L_0x562b8d1164b0;  1 drivers
v0x562b8ca12410_0 .net "abs_D", 0 0, L_0x562b8d116410;  alias, 1 drivers
v0x562b8ca12db0_0 .net "b", 0 0, L_0x562b8d116550;  1 drivers
v0x562b8ca136d0_0 .net "b_comp", 0 0, L_0x562b8d115990;  1 drivers
v0x562b8ca14b40_0 .net "carry", 1 0, L_0x562b8d115a00;  1 drivers
v0x562b8ca154e0_0 .net "cin", 0 0, L_0x7f38f70db9f8;  1 drivers
v0x562b8ca15e00_0 .net "is_pos", 0 0, L_0x562b8d115bb0;  1 drivers
v0x562b8c9f53e0_0 .net "negative", 0 0, L_0x562b8d115c50;  alias, 1 drivers
v0x562b8ca24010_0 .net "twos", 0 0, L_0x562b8d116020;  1 drivers
L_0x562b8d115860 .part L_0x562b8d115a00, 0, 1;
L_0x562b8d115a00 .concat8 [ 1 1 0 0], L_0x562b8d115af0, L_0x562b8d1157f0;
L_0x562b8d115bb0 .part L_0x562b8d115a00, 1, 1;
L_0x562b8d116410 .functor MUXZ 1, L_0x562b8d116020, L_0x562b8d115680, L_0x562b8d115bb0, C4<>;
S_0x562b8c2d6180 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c2f04c0;
 .timescale 0 0;
P_0x562b8c47b6d0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c2dbec0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c2d6180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1157f0 .functor OR 1, L_0x562b8d1154a0, L_0x562b8d115780, C4<0>, C4<0>;
v0x562b8c9f6280_0 .net "S", 0 0, L_0x562b8d115680;  alias, 1 drivers
v0x562b8c9f6ba0_0 .net "a", 0 0, L_0x562b8d1164b0;  alias, 1 drivers
v0x562b8c9f7900_0 .net "b", 0 0, L_0x562b8d115990;  alias, 1 drivers
v0x562b8c9f80d0_0 .net "cin", 0 0, L_0x562b8d115860;  1 drivers
v0x562b8c9f8a70_0 .net "cout", 0 0, L_0x562b8d1157f0;  1 drivers
v0x562b8c9f9390_0 .net "cout1", 0 0, L_0x562b8d1154a0;  1 drivers
v0x562b8c9fbfc0_0 .net "cout2", 0 0, L_0x562b8d115780;  1 drivers
v0x562b8c9fc8e0_0 .net "s1", 0 0, L_0x562b8d115430;  1 drivers
S_0x562b8c2e3390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2dbec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d115430 .functor XOR 1, L_0x562b8d1164b0, L_0x562b8d115990, C4<0>, C4<0>;
L_0x562b8d1154a0 .functor AND 1, L_0x562b8d1164b0, L_0x562b8d115990, C4<1>, C4<1>;
v0x562b8c9e7220_0 .net "S", 0 0, L_0x562b8d115430;  alias, 1 drivers
v0x562b8c9e7b40_0 .net "a", 0 0, L_0x562b8d1164b0;  alias, 1 drivers
v0x562b8c9ea740_0 .net "b", 0 0, L_0x562b8d115990;  alias, 1 drivers
v0x562b8c9eb060_0 .net "cout", 0 0, L_0x562b8d1154a0;  alias, 1 drivers
S_0x562b8c2e5ac0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2dbec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d115680 .functor XOR 1, L_0x562b8d115860, L_0x562b8d115430, C4<0>, C4<0>;
L_0x562b8d115780 .functor AND 1, L_0x562b8d115860, L_0x562b8d115430, C4<1>, C4<1>;
v0x562b8c9e8580_0 .net "S", 0 0, L_0x562b8d115680;  alias, 1 drivers
v0x562b8c9e8b40_0 .net "a", 0 0, L_0x562b8d115860;  alias, 1 drivers
v0x562b8c9ecf20_0 .net "b", 0 0, L_0x562b8d115430;  alias, 1 drivers
v0x562b8c9e87d0_0 .net "cout", 0 0, L_0x562b8d115780;  alias, 1 drivers
S_0x562b8c2e81f0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c2f04c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c45fbd0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d115d60 .functor NOT 1, L_0x562b8d115680, C4<0>, C4<0>, C4<0>;
v0x562b8c9f4b10_0 .net "cout", 0 0, L_0x562b8d116300;  1 drivers
v0x562b8ca0df30_0 .net "i", 0 0, L_0x562b8d115680;  alias, 1 drivers
v0x562b8ca0e7b0_0 .net "o", 0 0, L_0x562b8d116020;  alias, 1 drivers
v0x562b8ca0f510_0 .net "temp2", 0 0, L_0x562b8d115d60;  1 drivers
S_0x562b8c2cf7a0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c2e81f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c441330 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70db9b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d116290 .functor BUFZ 1, L_0x7f38f70db9b0, C4<0>, C4<0>, C4<0>;
L_0x562b8d116300 .functor BUFZ 1, L_0x562b8d116220, C4<0>, C4<0>, C4<0>;
v0x562b8c9ef8a0_0 .net "S", 0 0, L_0x562b8d116020;  alias, 1 drivers
v0x562b8c9f01c0_0 .net "a", 0 0, L_0x562b8d115d60;  alias, 1 drivers
L_0x7f38f70db968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c9f0f20_0 .net "b", 0 0, L_0x7f38f70db968;  1 drivers
v0x562b8c9f16f0 .array "carry", 0 1;
v0x562b8c9f16f0_0 .net v0x562b8c9f16f0 0, 0 0, L_0x562b8d116290; 1 drivers
v0x562b8c9f16f0_1 .net v0x562b8c9f16f0 1, 0 0, L_0x562b8d116220; 1 drivers
v0x562b8c9f2090_0 .net "cin", 0 0, L_0x7f38f70db9b0;  1 drivers
v0x562b8c9f29b0_0 .net "cout", 0 0, L_0x562b8d116300;  alias, 1 drivers
S_0x562b8c2edd90 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c2cf7a0;
 .timescale 0 0;
P_0x562b8c422d40 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c2adc40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2edd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d116220 .functor OR 1, L_0x562b8d115ed0, L_0x562b8d116120, C4<0>, C4<0>;
v0x562b8ca05c80_0 .net "S", 0 0, L_0x562b8d116020;  alias, 1 drivers
v0x562b8ca065a0_0 .net "a", 0 0, L_0x562b8d115d60;  alias, 1 drivers
v0x562b8ca07a10_0 .net "b", 0 0, L_0x7f38f70db968;  alias, 1 drivers
v0x562b8ca083b0_0 .net "cin", 0 0, L_0x562b8d116290;  alias, 1 drivers
v0x562b8ca08cd0_0 .net "cout", 0 0, L_0x562b8d116220;  alias, 1 drivers
v0x562b8ca0a140_0 .net "cout1", 0 0, L_0x562b8d115ed0;  1 drivers
v0x562b8ca0aae0_0 .net "cout2", 0 0, L_0x562b8d116120;  1 drivers
v0x562b8ca0b400_0 .net "s1", 0 0, L_0x562b8d115e60;  1 drivers
S_0x562b8c291d10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2adc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d115e60 .functor XOR 1, L_0x562b8d115d60, L_0x7f38f70db968, C4<0>, C4<0>;
L_0x562b8d115ed0 .functor AND 1, L_0x562b8d115d60, L_0x7f38f70db968, C4<1>, C4<1>;
v0x562b8c9fd640_0 .net "S", 0 0, L_0x562b8d115e60;  alias, 1 drivers
v0x562b8c9fde10_0 .net "a", 0 0, L_0x562b8d115d60;  alias, 1 drivers
v0x562b8c9fe7b0_0 .net "b", 0 0, L_0x7f38f70db968;  alias, 1 drivers
v0x562b8c9ff0d0_0 .net "cout", 0 0, L_0x562b8d115ed0;  alias, 1 drivers
S_0x562b8c2792c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2adc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d116020 .functor XOR 1, L_0x562b8d116290, L_0x562b8d115e60, C4<0>, C4<0>;
L_0x562b8d116120 .functor AND 1, L_0x562b8d116290, L_0x562b8d115e60, C4<1>, C4<1>;
v0x562b8ca03490_0 .net "S", 0 0, L_0x562b8d116020;  alias, 1 drivers
v0x562b8ca03db0_0 .net "a", 0 0, L_0x562b8d116290;  alias, 1 drivers
v0x562b8ca04b10_0 .net "b", 0 0, L_0x562b8d115e60;  alias, 1 drivers
v0x562b8ca052e0_0 .net "cout", 0 0, L_0x562b8d116120;  alias, 1 drivers
S_0x562b8c2978b0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d116770 .functor AND 1, L_0x562b8d115120, L_0x562b8d116410, C4<1>, C4<1>;
v0x562b8ca24930_0 .net "X", 0 0, L_0x562b8d115120;  alias, 1 drivers
v0x562b8ca25690_0 .net "Y", 0 0, L_0x562b8d116410;  alias, 1 drivers
v0x562b8ca25e60_0 .net "Z", 1 0, L_0x562b8d116900;  alias, 1 drivers
L_0x7f38f70dba40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ca26800_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dba40;  1 drivers
v0x562b8ca27120_0 .net "z", 0 0, L_0x562b8d116770;  1 drivers
L_0x562b8d116900 .concat [ 1 1 0 0], L_0x562b8d116770, L_0x7f38f70dba40;
S_0x562b8c299fe0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c40a6f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dbb18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d118ae0 .functor BUFZ 1, L_0x7f38f70dbb18, C4<0>, C4<0>, C4<0>;
L_0x562b8d118b50 .functor BUFZ 1, L_0x562b8d118770, C4<0>, C4<0>, C4<0>;
v0x562b8ca45240_0 .net "S", 1 0, L_0x562b8d118a40;  alias, 1 drivers
v0x562b8ca466b0_0 .net "a", 1 0, L_0x562b8d1141e0;  alias, 1 drivers
v0x562b8ca47050_0 .net "b", 1 0, L_0x562b8d113f90;  alias, 1 drivers
v0x562b8ca47970 .array "carry", 0 2;
v0x562b8ca47970_0 .net v0x562b8ca47970 0, 0 0, L_0x562b8d118ae0; 1 drivers
v0x562b8ca47970_1 .net v0x562b8ca47970 1, 0 0, L_0x562b8d1180a0; 1 drivers
v0x562b8ca47970_2 .net v0x562b8ca47970 2, 0 0, L_0x562b8d118770; 1 drivers
v0x562b8ca48de0_0 .net "cin", 0 0, L_0x7f38f70dbb18;  1 drivers
v0x562b8ca49780_0 .net "cout", 0 0, L_0x562b8d118b50;  alias, 1 drivers
L_0x562b8d1181a0 .part L_0x562b8d1141e0, 0, 1;
L_0x562b8d118360 .part L_0x562b8d113f90, 0, 1;
L_0x562b8d1187e0 .part L_0x562b8d1141e0, 1, 1;
L_0x562b8d118910 .part L_0x562b8d113f90, 1, 1;
L_0x562b8d118a40 .concat8 [ 1 1 0 0], L_0x562b8d117e50, L_0x562b8d118600;
S_0x562b8c29c710 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c299fe0;
 .timescale 0 0;
P_0x562b8c3e2d70 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c2afe10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c29c710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1180a0 .functor OR 1, L_0x562b8d117d90, L_0x562b8d117fa0, C4<0>, C4<0>;
v0x562b8ca30090_0 .net "S", 0 0, L_0x562b8d117e50;  1 drivers
v0x562b8ca30860_0 .net "a", 0 0, L_0x562b8d1181a0;  1 drivers
v0x562b8ca31200_0 .net "b", 0 0, L_0x562b8d118360;  1 drivers
v0x562b8ca31b20_0 .net "cin", 0 0, L_0x562b8d118ae0;  alias, 1 drivers
v0x562b8ca32f90_0 .net "cout", 0 0, L_0x562b8d1180a0;  alias, 1 drivers
v0x562b8ca33930_0 .net "cout1", 0 0, L_0x562b8d117d90;  1 drivers
v0x562b8ca34250_0 .net "cout2", 0 0, L_0x562b8d117fa0;  1 drivers
v0x562b8ca356c0_0 .net "s1", 0 0, L_0x562b8d117c80;  1 drivers
S_0x562b8c2b6150 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2afe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d117c80 .functor XOR 1, L_0x562b8d1181a0, L_0x562b8d118360, C4<0>, C4<0>;
L_0x562b8d117d90 .functor AND 1, L_0x562b8d1181a0, L_0x562b8d118360, C4<1>, C4<1>;
v0x562b8ca28590_0 .net "S", 0 0, L_0x562b8d117c80;  alias, 1 drivers
v0x562b8ca28f30_0 .net "a", 0 0, L_0x562b8d1181a0;  alias, 1 drivers
v0x562b8ca29850_0 .net "b", 0 0, L_0x562b8d118360;  alias, 1 drivers
v0x562b8ca2acc0_0 .net "cout", 0 0, L_0x562b8d117d90;  alias, 1 drivers
S_0x562b8c28f5e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2afe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d117e50 .functor XOR 1, L_0x562b8d118ae0, L_0x562b8d117c80, C4<0>, C4<0>;
L_0x562b8d117fa0 .functor AND 1, L_0x562b8d118ae0, L_0x562b8d117c80, C4<1>, C4<1>;
v0x562b8ca2b660_0 .net "S", 0 0, L_0x562b8d117e50;  alias, 1 drivers
v0x562b8ca2bf80_0 .net "a", 0 0, L_0x562b8d118ae0;  alias, 1 drivers
v0x562b8ca2eab0_0 .net "b", 0 0, L_0x562b8d117c80;  alias, 1 drivers
v0x562b8ca2f330_0 .net "cout", 0 0, L_0x562b8d117fa0;  alias, 1 drivers
S_0x562b8c23d820 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c299fe0;
 .timescale 0 0;
P_0x562b8c3e9750 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c25be10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c23d820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d118770 .functor OR 1, L_0x562b8d118590, L_0x562b8d118700, C4<0>, C4<0>;
v0x562b8ca3f120_0 .net "S", 0 0, L_0x562b8d118600;  1 drivers
v0x562b8ca3fac0_0 .net "a", 0 0, L_0x562b8d1187e0;  1 drivers
v0x562b8ca403e0_0 .net "b", 0 0, L_0x562b8d118910;  1 drivers
v0x562b8ca41850_0 .net "cin", 0 0, L_0x562b8d1180a0;  alias, 1 drivers
v0x562b8ca421f0_0 .net "cout", 0 0, L_0x562b8d118770;  alias, 1 drivers
v0x562b8ca42b10_0 .net "cout1", 0 0, L_0x562b8d118590;  1 drivers
v0x562b8ca43f80_0 .net "cout2", 0 0, L_0x562b8d118700;  1 drivers
v0x562b8ca44920_0 .net "s1", 0 0, L_0x562b8d118520;  1 drivers
S_0x562b8c25e540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c25be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d118520 .functor XOR 1, L_0x562b8d1187e0, L_0x562b8d118910, C4<0>, C4<0>;
L_0x562b8d118590 .functor AND 1, L_0x562b8d1187e0, L_0x562b8d118910, C4<1>, C4<1>;
v0x562b8ca36060_0 .net "S", 0 0, L_0x562b8d118520;  alias, 1 drivers
v0x562b8ca36980_0 .net "a", 0 0, L_0x562b8d1187e0;  alias, 1 drivers
v0x562b8ca3aba0_0 .net "b", 0 0, L_0x562b8d118910;  alias, 1 drivers
v0x562b8ca3b4c0_0 .net "cout", 0 0, L_0x562b8d118590;  alias, 1 drivers
S_0x562b8c260c70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c25be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d118600 .functor XOR 1, L_0x562b8d1180a0, L_0x562b8d118520, C4<0>, C4<0>;
L_0x562b8d118700 .functor AND 1, L_0x562b8d1180a0, L_0x562b8d118520, C4<1>, C4<1>;
v0x562b8ca3c220_0 .net "S", 0 0, L_0x562b8d118600;  alias, 1 drivers
v0x562b8ca3c9f0_0 .net "a", 0 0, L_0x562b8d1180a0;  alias, 1 drivers
v0x562b8ca3d390_0 .net "b", 0 0, L_0x562b8d118520;  alias, 1 drivers
v0x562b8ca3dcb0_0 .net "cout", 0 0, L_0x562b8d118700;  alias, 1 drivers
S_0x562b8c27fca0 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c452680 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d119a20 .functor BUFZ 1, L_0x562b8d118b50, C4<0>, C4<0>, C4<0>;
L_0x562b8d119b20 .functor BUFZ 1, L_0x562b8d1195d0, C4<0>, C4<0>, C4<0>;
v0x562b8ca595c0_0 .net "S", 1 0, L_0x562b8d119980;  alias, 1 drivers
v0x562b8ca5aa30_0 .net "a", 1 0, L_0x562b8d118a40;  alias, 1 drivers
v0x562b8ca5b3d0_0 .net "b", 1 0, L_0x562b8d117ab0;  alias, 1 drivers
v0x562b8ca5bcf0 .array "carry", 0 2;
v0x562b8ca5bcf0_0 .net v0x562b8ca5bcf0 0, 0 0, L_0x562b8d119a20; 1 drivers
v0x562b8ca5bcf0_1 .net v0x562b8ca5bcf0 1, 0 0, L_0x562b8d118f90; 1 drivers
v0x562b8ca5bcf0_2 .net v0x562b8ca5bcf0 2, 0 0, L_0x562b8d1195d0; 1 drivers
v0x562b8ca5d160_0 .net "cin", 0 0, L_0x562b8d118b50;  alias, 1 drivers
v0x562b8ca5db00_0 .net "cout", 0 0, L_0x562b8d119b20;  alias, 1 drivers
L_0x562b8d119090 .part L_0x562b8d118a40, 0, 1;
L_0x562b8d119250 .part L_0x562b8d117ab0, 0, 1;
L_0x562b8d119690 .part L_0x562b8d118a40, 1, 1;
L_0x562b8d1197c0 .part L_0x562b8d117ab0, 1, 1;
L_0x562b8d119980 .concat8 [ 1 1 0 0], L_0x562b8d118d40, L_0x562b8d119460;
S_0x562b8c2859e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c27fca0;
 .timescale 0 0;
P_0x562b8c60d9b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c28ceb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2859e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d118f90 .functor OR 1, L_0x562b8d118c80, L_0x562b8d118e90, C4<0>, C4<0>;
v0x562b8ca1b160_0 .net "S", 0 0, L_0x562b8d118d40;  1 drivers
v0x562b8ca1ba80_0 .net "a", 0 0, L_0x562b8d119090;  1 drivers
v0x562b8ca1cef0_0 .net "b", 0 0, L_0x562b8d119250;  1 drivers
v0x562b8ca1d890_0 .net "cin", 0 0, L_0x562b8d119a20;  alias, 1 drivers
v0x562b8ca1e1b0_0 .net "cout", 0 0, L_0x562b8d118f90;  alias, 1 drivers
v0x562b8ca1f620_0 .net "cout1", 0 0, L_0x562b8d118c80;  1 drivers
v0x562b8ca1ffc0_0 .net "cout2", 0 0, L_0x562b8d118e90;  1 drivers
v0x562b8ca208e0_0 .net "s1", 0 0, L_0x562b8d118bc0;  1 drivers
S_0x562b8c256270 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c28ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d118bc0 .functor XOR 1, L_0x562b8d119090, L_0x562b8d119250, C4<0>, C4<0>;
L_0x562b8d118c80 .functor AND 1, L_0x562b8d119090, L_0x562b8d119250, C4<1>, C4<1>;
v0x562b8ca4a0a0_0 .net "S", 0 0, L_0x562b8d118bc0;  alias, 1 drivers
v0x562b8ca4b510_0 .net "a", 0 0, L_0x562b8d119090;  alias, 1 drivers
v0x562b8ca4beb0_0 .net "b", 0 0, L_0x562b8d119250;  alias, 1 drivers
v0x562b8ca4c7d0_0 .net "cout", 0 0, L_0x562b8d118c80;  alias, 1 drivers
S_0x562b8c2a28c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c28ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d118d40 .functor XOR 1, L_0x562b8d119a20, L_0x562b8d118bc0, C4<0>, C4<0>;
L_0x562b8d118e90 .functor AND 1, L_0x562b8d119a20, L_0x562b8d118bc0, C4<1>, C4<1>;
v0x562b8ca18a10_0 .net "S", 0 0, L_0x562b8d118d40;  alias, 1 drivers
v0x562b8ca19290_0 .net "a", 0 0, L_0x562b8d119a20;  alias, 1 drivers
v0x562b8ca19ff0_0 .net "b", 0 0, L_0x562b8d118bc0;  alias, 1 drivers
v0x562b8ca1a7c0_0 .net "cout", 0 0, L_0x562b8d118e90;  alias, 1 drivers
S_0x562b8c2a8c00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c27fca0;
 .timescale 0 0;
P_0x562b8c60fa70 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c2a06f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2a8c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1195d0 .functor OR 1, L_0x562b8d1193f0, L_0x562b8d119560, C4<0>, C4<0>;
v0x562b8ca534a0_0 .net "S", 0 0, L_0x562b8d119460;  1 drivers
v0x562b8ca53e40_0 .net "a", 0 0, L_0x562b8d119690;  1 drivers
v0x562b8ca54760_0 .net "b", 0 0, L_0x562b8d1197c0;  1 drivers
v0x562b8ca55bd0_0 .net "cin", 0 0, L_0x562b8d118f90;  alias, 1 drivers
v0x562b8ca56570_0 .net "cout", 0 0, L_0x562b8d1195d0;  alias, 1 drivers
v0x562b8ca56e90_0 .net "cout1", 0 0, L_0x562b8d1193f0;  1 drivers
v0x562b8ca58300_0 .net "cout2", 0 0, L_0x562b8d119560;  1 drivers
v0x562b8ca58ca0_0 .net "s1", 0 0, L_0x562b8d119380;  1 drivers
S_0x562b8c244200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2a06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d119380 .functor XOR 1, L_0x562b8d119690, L_0x562b8d1197c0, C4<0>, C4<0>;
L_0x562b8d1193f0 .functor AND 1, L_0x562b8d119690, L_0x562b8d1197c0, C4<1>, C4<1>;
v0x562b8ca17dd0_0 .net "S", 0 0, L_0x562b8d119380;  alias, 1 drivers
v0x562b8ca229e0_0 .net "a", 0 0, L_0x562b8d119690;  alias, 1 drivers
v0x562b8ca4f1a0_0 .net "b", 0 0, L_0x562b8d1197c0;  alias, 1 drivers
v0x562b8ca4f980_0 .net "cout", 0 0, L_0x562b8d1193f0;  alias, 1 drivers
S_0x562b8c249f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2a06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d119460 .functor XOR 1, L_0x562b8d118f90, L_0x562b8d119380, C4<0>, C4<0>;
L_0x562b8d119560 .functor AND 1, L_0x562b8d118f90, L_0x562b8d119380, C4<1>, C4<1>;
v0x562b8ca505a0_0 .net "S", 0 0, L_0x562b8d119460;  alias, 1 drivers
v0x562b8ca50d70_0 .net "a", 0 0, L_0x562b8d118f90;  alias, 1 drivers
v0x562b8ca51710_0 .net "b", 0 0, L_0x562b8d119380;  alias, 1 drivers
v0x562b8ca52030_0 .net "cout", 0 0, L_0x562b8d119560;  alias, 1 drivers
S_0x562b8c251410 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c3c3d70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dbc80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d11b980 .functor BUFZ 1, L_0x7f38f70dbc80, C4<0>, C4<0>, C4<0>;
L_0x562b8d11b9f0 .functor BUFZ 1, L_0x562b8d11b570, C4<0>, C4<0>, C4<0>;
v0x562b8caad850_0 .net "S", 3 0, L_0x562b8d11b8e0;  alias, 1 drivers
v0x562b8caae020_0 .net "a", 3 0, L_0x562b8d119b90;  alias, 1 drivers
v0x562b8caae9c0_0 .net "b", 3 0, L_0x562b8d119c30;  alias, 1 drivers
v0x562b8caaf2e0 .array "carry", 0 4;
v0x562b8caaf2e0_0 .net v0x562b8caaf2e0 0, 0 0, L_0x562b8d11b980; 1 drivers
v0x562b8caaf2e0_1 .net v0x562b8caaf2e0 1, 0 0, L_0x562b8d11a340; 1 drivers
v0x562b8caaf2e0_2 .net v0x562b8caaf2e0 2, 0 0, L_0x562b8d11a8f0; 1 drivers
v0x562b8caaf2e0_3 .net v0x562b8caaf2e0 3, 0 0, L_0x562b8d11afc0; 1 drivers
v0x562b8caaf2e0_4 .net v0x562b8caaf2e0 4, 0 0, L_0x562b8d11b570; 1 drivers
v0x562b8cab1f10_0 .net "cin", 0 0, L_0x7f38f70dbc80;  1 drivers
v0x562b8cab2830_0 .net "cout", 0 0, L_0x562b8d11b9f0;  alias, 1 drivers
L_0x562b8d11a440 .part L_0x562b8d119b90, 0, 1;
L_0x562b8d11a570 .part L_0x562b8d119c30, 0, 1;
L_0x562b8d11a9f0 .part L_0x562b8d119b90, 1, 1;
L_0x562b8d11abb0 .part L_0x562b8d119c30, 1, 1;
L_0x562b8d11b0c0 .part L_0x562b8d119b90, 2, 1;
L_0x562b8d11b1f0 .part L_0x562b8d119c30, 2, 1;
L_0x562b8d11b630 .part L_0x562b8d119b90, 3, 1;
L_0x562b8d11b760 .part L_0x562b8d119c30, 3, 1;
L_0x562b8d11b8e0 .concat8 [ 1 1 1 1], L_0x562b8d11a0f0, L_0x562b8d11a780, L_0x562b8d11ae50, L_0x562b8d11b400;
S_0x562b8c253b40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c251410;
 .timescale 0 0;
P_0x562b8c3bc7e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c2121e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c253b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11a340 .functor OR 1, L_0x562b8d11a030, L_0x562b8d11a240, C4<0>, C4<0>;
v0x562b8ca7f490_0 .net "S", 0 0, L_0x562b8d11a0f0;  1 drivers
v0x562b8ca80a70_0 .net "a", 0 0, L_0x562b8d11a440;  1 drivers
v0x562b8ca813f0_0 .net "b", 0 0, L_0x562b8d11a570;  1 drivers
v0x562b8ca81d10_0 .net "cin", 0 0, L_0x562b8d11b980;  alias, 1 drivers
v0x562b8ca832f0_0 .net "cout", 0 0, L_0x562b8d11a340;  alias, 1 drivers
v0x562b8ca83c70_0 .net "cout1", 0 0, L_0x562b8d11a030;  1 drivers
v0x562b8ca84590_0 .net "cout2", 0 0, L_0x562b8d11a240;  1 drivers
v0x562b8ca87520_0 .net "s1", 0 0, L_0x562b8d119f20;  1 drivers
S_0x562b8c156440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2121e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d119f20 .functor XOR 1, L_0x562b8d11a440, L_0x562b8d11a570, C4<0>, C4<0>;
L_0x562b8d11a030 .functor AND 1, L_0x562b8d11a440, L_0x562b8d11a570, C4<1>, C4<1>;
v0x562b8ca5e420_0 .net "S", 0 0, L_0x562b8d119f20;  alias, 1 drivers
v0x562b8ca5f890_0 .net "a", 0 0, L_0x562b8d11a440;  alias, 1 drivers
v0x562b8ca60230_0 .net "b", 0 0, L_0x562b8d11a570;  alias, 1 drivers
v0x562b8ca60b50_0 .net "cout", 0 0, L_0x562b8d11a030;  alias, 1 drivers
S_0x562b8c2143b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2121e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11a0f0 .functor XOR 1, L_0x562b8d11b980, L_0x562b8d119f20, C4<0>, C4<0>;
L_0x562b8d11a240 .functor AND 1, L_0x562b8d11b980, L_0x562b8d119f20, C4<1>, C4<1>;
v0x562b8ca7c230_0 .net "S", 0 0, L_0x562b8d11a0f0;  alias, 1 drivers
v0x562b8ca7cb50_0 .net "a", 0 0, L_0x562b8d11b980;  alias, 1 drivers
v0x562b8ca7e1f0_0 .net "b", 0 0, L_0x562b8d119f20;  alias, 1 drivers
v0x562b8ca7eb70_0 .net "cout", 0 0, L_0x562b8d11a240;  alias, 1 drivers
S_0x562b8c216c30 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c251410;
 .timescale 0 0;
P_0x562b8c3adcc0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c2194b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c216c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11a8f0 .functor OR 1, L_0x562b8d11a710, L_0x562b8d11a880, C4<0>, C4<0>;
v0x562b8ca8e130_0 .net "S", 0 0, L_0x562b8d11a780;  1 drivers
v0x562b8ca8ead0_0 .net "a", 0 0, L_0x562b8d11a9f0;  1 drivers
v0x562b8ca8f3f0_0 .net "b", 0 0, L_0x562b8d11abb0;  1 drivers
v0x562b8ca85900_0 .net "cin", 0 0, L_0x562b8d11a340;  alias, 1 drivers
v0x562b8ca85c80_0 .net "cout", 0 0, L_0x562b8d11a8f0;  alias, 1 drivers
v0x562b8ca91a70_0 .net "cout1", 0 0, L_0x562b8d11a710;  1 drivers
v0x562b8cb0a740_0 .net "cout2", 0 0, L_0x562b8d11a880;  1 drivers
v0x562b8cb0b060_0 .net "s1", 0 0, L_0x562b8d11a6a0;  1 drivers
S_0x562b8c21f4b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2194b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11a6a0 .functor XOR 1, L_0x562b8d11a9f0, L_0x562b8d11abb0, C4<0>, C4<0>;
L_0x562b8d11a710 .functor AND 1, L_0x562b8d11a9f0, L_0x562b8d11abb0, C4<1>, C4<1>;
v0x562b8ca87da0_0 .net "S", 0 0, L_0x562b8d11a6a0;  alias, 1 drivers
v0x562b8ca88b00_0 .net "a", 0 0, L_0x562b8d11a9f0;  alias, 1 drivers
v0x562b8ca892d0_0 .net "b", 0 0, L_0x562b8d11abb0;  alias, 1 drivers
v0x562b8ca89c70_0 .net "cout", 0 0, L_0x562b8d11a710;  alias, 1 drivers
S_0x562b8c221be0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2194b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11a780 .functor XOR 1, L_0x562b8d11a340, L_0x562b8d11a6a0, C4<0>, C4<0>;
L_0x562b8d11a880 .functor AND 1, L_0x562b8d11a340, L_0x562b8d11a6a0, C4<1>, C4<1>;
v0x562b8ca8a590_0 .net "S", 0 0, L_0x562b8d11a780;  alias, 1 drivers
v0x562b8ca8ba00_0 .net "a", 0 0, L_0x562b8d11a340;  alias, 1 drivers
v0x562b8ca8c3a0_0 .net "b", 0 0, L_0x562b8d11a6a0;  alias, 1 drivers
v0x562b8ca8ccc0_0 .net "cout", 0 0, L_0x562b8d11a880;  alias, 1 drivers
S_0x562b8c224310 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c251410;
 .timescale 0 0;
P_0x562b8c347670 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c14b3f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c224310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11afc0 .functor OR 1, L_0x562b8d11ade0, L_0x562b8d11af50, C4<0>, C4<0>;
v0x562b8cb13ce0_0 .net "S", 0 0, L_0x562b8d11ae50;  1 drivers
v0x562b8cb15db0_0 .net "a", 0 0, L_0x562b8d11b0c0;  1 drivers
v0x562b8cb0f0a0_0 .net "b", 0 0, L_0x562b8d11b1f0;  1 drivers
v0x562b8cb163c0_0 .net "cin", 0 0, L_0x562b8d11a8f0;  alias, 1 drivers
v0x562b8ca95b20_0 .net "cout", 0 0, L_0x562b8d11afc0;  alias, 1 drivers
v0x562b8ca96440_0 .net "cout1", 0 0, L_0x562b8d11ade0;  1 drivers
v0x562b8ca99040_0 .net "cout2", 0 0, L_0x562b8d11af50;  1 drivers
v0x562b8ca99960_0 .net "s1", 0 0, L_0x562b8d11ad70;  1 drivers
S_0x562b8c1b58d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c14b3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11ad70 .functor XOR 1, L_0x562b8d11b0c0, L_0x562b8d11b1f0, C4<0>, C4<0>;
L_0x562b8d11ade0 .functor AND 1, L_0x562b8d11b0c0, L_0x562b8d11b1f0, C4<1>, C4<1>;
v0x562b8cb0c700_0 .net "S", 0 0, L_0x562b8d11ad70;  alias, 1 drivers
v0x562b8cb0d080_0 .net "a", 0 0, L_0x562b8d11b0c0;  alias, 1 drivers
v0x562b8cb0d9a0_0 .net "b", 0 0, L_0x562b8d11b1f0;  alias, 1 drivers
v0x562b8cb10bd0_0 .net "cout", 0 0, L_0x562b8d11ade0;  alias, 1 drivers
S_0x562b8c1e7020 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c14b3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11ae50 .functor XOR 1, L_0x562b8d11a8f0, L_0x562b8d11ad70, C4<0>, C4<0>;
L_0x562b8d11af50 .functor AND 1, L_0x562b8d11a8f0, L_0x562b8d11ad70, C4<1>, C4<1>;
v0x562b8cb114f0_0 .net "S", 0 0, L_0x562b8d11ae50;  alias, 1 drivers
v0x562b8cb12250_0 .net "a", 0 0, L_0x562b8d11a8f0;  alias, 1 drivers
v0x562b8cb12a20_0 .net "b", 0 0, L_0x562b8d11ad70;  alias, 1 drivers
v0x562b8cb133c0_0 .net "cout", 0 0, L_0x562b8d11af50;  alias, 1 drivers
S_0x562b8c1e9750 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c251410;
 .timescale 0 0;
P_0x562b8c39edf0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c1ebe80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1e9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11b570 .functor OR 1, L_0x562b8d11b390, L_0x562b8d11b500, C4<0>, C4<0>;
v0x562b8caa0690_0 .net "S", 0 0, L_0x562b8d11b400;  1 drivers
v0x562b8caa0fb0_0 .net "a", 0 0, L_0x562b8d11b630;  1 drivers
v0x562b8ca9e4d0_0 .net "b", 0 0, L_0x562b8d11b760;  1 drivers
v0x562b8ca9ea90_0 .net "cin", 0 0, L_0x562b8d11afc0;  alias, 1 drivers
v0x562b8caa2e70_0 .net "cout", 0 0, L_0x562b8d11b570;  alias, 1 drivers
v0x562b8ca9e720_0 .net "cout1", 0 0, L_0x562b8d11b390;  1 drivers
v0x562b8caac1d0_0 .net "cout2", 0 0, L_0x562b8d11b500;  1 drivers
v0x562b8caacaf0_0 .net "s1", 0 0, L_0x562b8d11b320;  1 drivers
S_0x562b8c1ee5b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1ebe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11b320 .functor XOR 1, L_0x562b8d11b630, L_0x562b8d11b760, C4<0>, C4<0>;
L_0x562b8d11b390 .functor AND 1, L_0x562b8d11b630, L_0x562b8d11b760, C4<1>, C4<1>;
v0x562b8ca9b0d0_0 .net "S", 0 0, L_0x562b8d11b320;  alias, 1 drivers
v0x562b8ca96e80_0 .net "a", 0 0, L_0x562b8d11b630;  alias, 1 drivers
v0x562b8ca97440_0 .net "b", 0 0, L_0x562b8d11b760;  alias, 1 drivers
v0x562b8ca9b820_0 .net "cout", 0 0, L_0x562b8d11b390;  alias, 1 drivers
S_0x562b8c1f0ce0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1ebe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11b400 .functor XOR 1, L_0x562b8d11afc0, L_0x562b8d11b320, C4<0>, C4<0>;
L_0x562b8d11b500 .functor AND 1, L_0x562b8d11afc0, L_0x562b8d11b320, C4<1>, C4<1>;
v0x562b8ca970d0_0 .net "S", 0 0, L_0x562b8d11b400;  alias, 1 drivers
v0x562b8ca93c30_0 .net "a", 0 0, L_0x562b8d11afc0;  alias, 1 drivers
v0x562b8ca9d170_0 .net "b", 0 0, L_0x562b8d11b320;  alias, 1 drivers
v0x562b8ca9da90_0 .net "cout", 0 0, L_0x562b8d11b500;  alias, 1 drivers
S_0x562b8c1f3410 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c3902d0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1169a0 .functor NOT 2, L_0x562b8d116900, C4<00>, C4<00>, C4<00>;
v0x562b8cad5400_0 .net "cout", 0 0, L_0x562b8d1179d0;  1 drivers
v0x562b8cad6b70_0 .net "i", 1 0, L_0x562b8d116900;  alias, 1 drivers
v0x562b8cad2920_0 .net "o", 1 0, L_0x562b8d1178c0;  alias, 1 drivers
v0x562b8cad2ee0_0 .net "temp2", 1 0, L_0x562b8d1169a0;  1 drivers
S_0x562b8c1b31a0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c1f3410;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c388d40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dbad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d117960 .functor BUFZ 1, L_0x7f38f70dbad0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1179d0 .functor BUFZ 1, L_0x562b8d117510, C4<0>, C4<0>, C4<0>;
v0x562b8cacb430_0 .net "S", 1 0, L_0x562b8d1178c0;  alias, 1 drivers
v0x562b8cacbd50_0 .net "a", 1 0, L_0x562b8d1169a0;  alias, 1 drivers
L_0x7f38f70dba88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8caab330_0 .net "b", 1 0, L_0x7f38f70dba88;  1 drivers
v0x562b8cad15c0 .array "carry", 0 2;
v0x562b8cad15c0_0 .net v0x562b8cad15c0 0, 0 0, L_0x562b8d117960; 1 drivers
v0x562b8cad15c0_1 .net v0x562b8cad15c0 1, 0 0, L_0x562b8d116f10; 1 drivers
v0x562b8cad15c0_2 .net v0x562b8cad15c0 2, 0 0, L_0x562b8d117510; 1 drivers
v0x562b8cad1ee0_0 .net "cin", 0 0, L_0x7f38f70dbad0;  1 drivers
v0x562b8cad4ae0_0 .net "cout", 0 0, L_0x562b8d1179d0;  alias, 1 drivers
L_0x562b8d117010 .part L_0x562b8d1169a0, 0, 1;
L_0x562b8d117140 .part L_0x7f38f70dba88, 0, 1;
L_0x562b8d1175d0 .part L_0x562b8d1169a0, 1, 1;
L_0x562b8d117790 .part L_0x7f38f70dba88, 1, 1;
L_0x562b8d1178c0 .concat8 [ 1 1 0 0], L_0x562b8d116cc0, L_0x562b8d117350;
S_0x562b8c1d2ca0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c1b31a0;
 .timescale 0 0;
P_0x562b8c37a6f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c1d53d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1d2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d116f10 .functor OR 1, L_0x562b8d116c00, L_0x562b8d116e10, C4<0>, C4<0>;
v0x562b8cabc4f0_0 .net "S", 0 0, L_0x562b8d116cc0;  1 drivers
v0x562b8cabd960_0 .net "a", 0 0, L_0x562b8d117010;  1 drivers
v0x562b8cabe300_0 .net "b", 0 0, L_0x562b8d117140;  1 drivers
v0x562b8cabec20_0 .net "cin", 0 0, L_0x562b8d117960;  alias, 1 drivers
v0x562b8cac0090_0 .net "cout", 0 0, L_0x562b8d116f10;  alias, 1 drivers
v0x562b8cac0a30_0 .net "cout1", 0 0, L_0x562b8d116c00;  1 drivers
v0x562b8cac1350_0 .net "cout2", 0 0, L_0x562b8d116e10;  1 drivers
v0x562b8caa57f0_0 .net "s1", 0 0, L_0x562b8d116af0;  1 drivers
S_0x562b8c1d7b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1d53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d116af0 .functor XOR 1, L_0x562b8d117010, L_0x562b8d117140, C4<0>, C4<0>;
L_0x562b8d116c00 .functor AND 1, L_0x562b8d117010, L_0x562b8d117140, C4<1>, C4<1>;
v0x562b8cab3590_0 .net "S", 0 0, L_0x562b8d116af0;  alias, 1 drivers
v0x562b8cab3d60_0 .net "a", 0 0, L_0x562b8d117010;  alias, 1 drivers
v0x562b8cab4700_0 .net "b", 0 0, L_0x562b8d117140;  alias, 1 drivers
v0x562b8cab5020_0 .net "cout", 0 0, L_0x562b8d116c00;  alias, 1 drivers
S_0x562b8c1da230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1d53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d116cc0 .functor XOR 1, L_0x562b8d117960, L_0x562b8d116af0, C4<0>, C4<0>;
L_0x562b8d116e10 .functor AND 1, L_0x562b8d117960, L_0x562b8d116af0, C4<1>, C4<1>;
v0x562b8cab93e0_0 .net "S", 0 0, L_0x562b8d116cc0;  alias, 1 drivers
v0x562b8cab9d00_0 .net "a", 0 0, L_0x562b8d117960;  alias, 1 drivers
v0x562b8cabb230_0 .net "b", 0 0, L_0x562b8d116af0;  alias, 1 drivers
v0x562b8cabbbd0_0 .net "cout", 0 0, L_0x562b8d116e10;  alias, 1 drivers
S_0x562b8c1dc960 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c1b31a0;
 .timescale 0 0;
P_0x562b8c366360 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c1df090 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1dc960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d117510 .functor OR 1, L_0x562b8d1172e0, L_0x562b8d1174a0, C4<0>, C4<0>;
v0x562b8cac5460_0 .net "S", 0 0, L_0x562b8d117350;  1 drivers
v0x562b8cac5c30_0 .net "a", 0 0, L_0x562b8d1175d0;  1 drivers
v0x562b8cac65d0_0 .net "b", 0 0, L_0x562b8d117790;  1 drivers
v0x562b8cac6ef0_0 .net "cin", 0 0, L_0x562b8d116f10;  alias, 1 drivers
v0x562b8cac8360_0 .net "cout", 0 0, L_0x562b8d117510;  alias, 1 drivers
v0x562b8cac8d00_0 .net "cout1", 0 0, L_0x562b8d1172e0;  1 drivers
v0x562b8cac9620_0 .net "cout2", 0 0, L_0x562b8d1174a0;  1 drivers
v0x562b8cacaa90_0 .net "s1", 0 0, L_0x562b8d117270;  1 drivers
S_0x562b8c1b0a70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1df090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d117270 .functor XOR 1, L_0x562b8d1175d0, L_0x562b8d117790, C4<0>, C4<0>;
L_0x562b8d1172e0 .functor AND 1, L_0x562b8d1175d0, L_0x562b8d117790, C4<1>, C4<1>;
v0x562b8caa6110_0 .net "S", 0 0, L_0x562b8d117270;  alias, 1 drivers
v0x562b8caa6e70_0 .net "a", 0 0, L_0x562b8d1175d0;  alias, 1 drivers
v0x562b8caa7640_0 .net "b", 0 0, L_0x562b8d117790;  alias, 1 drivers
v0x562b8caa7fe0_0 .net "cout", 0 0, L_0x562b8d1172e0;  alias, 1 drivers
S_0x562b8c1cb970 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1df090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d117350 .functor XOR 1, L_0x562b8d116f10, L_0x562b8d117270, C4<0>, C4<0>;
L_0x562b8d1174a0 .functor AND 1, L_0x562b8d116f10, L_0x562b8d117270, C4<1>, C4<1>;
v0x562b8caa8900_0 .net "S", 0 0, L_0x562b8d117350;  alias, 1 drivers
v0x562b8caaaa60_0 .net "a", 0 0, L_0x562b8d116f10;  alias, 1 drivers
v0x562b8cac3e80_0 .net "b", 0 0, L_0x562b8d117270;  alias, 1 drivers
v0x562b8cac4700_0 .net "cout", 0 0, L_0x562b8d1174a0;  alias, 1 drivers
S_0x562b8c1a86c0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c31f900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c33b3d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d11d8e0 .functor BUFZ 1, L_0x562b8d11b9f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d11da20 .functor BUFZ 1, L_0x562b8d11d400, C4<0>, C4<0>, C4<0>;
v0x562b8cb20910_0 .net "S", 3 0, L_0x562b8d11d7b0;  alias, 1 drivers
v0x562b8cb21230_0 .net "a", 3 0, L_0x562b8d11b8e0;  alias, 1 drivers
v0x562b8cb1c5f0_0 .net "b", 3 0, L_0x562b8d119d70;  alias, 1 drivers
v0x562b8cb23910 .array "carry", 0 4;
v0x562b8cb23910_0 .net v0x562b8cb23910 0, 0 0, L_0x562b8d11d8e0; 1 drivers
v0x562b8cb23910_1 .net v0x562b8cb23910 1, 0 0, L_0x562b8d11bed0; 1 drivers
v0x562b8cb23910_2 .net v0x562b8cb23910 2, 0 0, L_0x562b8d11c630; 1 drivers
v0x562b8cb23910_3 .net v0x562b8cb23910 3, 0 0, L_0x562b8d11cd50; 1 drivers
v0x562b8cb23910_4 .net v0x562b8cb23910 4, 0 0, L_0x562b8d11d400; 1 drivers
v0x562b8cb27aa0_0 .net "cin", 0 0, L_0x562b8d11b9f0;  alias, 1 drivers
v0x562b8cb283c0_0 .net "cout", 0 0, L_0x562b8d11da20;  alias, 1 drivers
L_0x562b8d11c010 .part L_0x562b8d11b8e0, 0, 1;
L_0x562b8d11c1f0 .part L_0x562b8d119d70, 0, 1;
L_0x562b8d11c770 .part L_0x562b8d11b8e0, 1, 1;
L_0x562b8d11c8a0 .part L_0x562b8d119d70, 1, 1;
L_0x562b8d11ce90 .part L_0x562b8d11b8e0, 2, 1;
L_0x562b8d11cfc0 .part L_0x562b8d119d70, 2, 1;
L_0x562b8d11d500 .part L_0x562b8d11b8e0, 3, 1;
L_0x562b8d11d630 .part L_0x562b8d119d70, 3, 1;
L_0x562b8d11d7b0 .concat8 [ 1 1 1 1], L_0x562b8d11bc20, L_0x562b8d11c460, L_0x562b8d11cb80, L_0x562b8d11d230;
S_0x562b8c1aadf0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c1a86c0;
 .timescale 0 0;
P_0x562b8c333e40 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c1bc110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1aadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11bed0 .functor OR 1, L_0x562b8d11bb40, L_0x562b8d11bdb0, C4<0>, C4<0>;
v0x562b8cada530_0 .net "S", 0 0, L_0x562b8d11bc20;  1 drivers
v0x562b8cade910_0 .net "a", 0 0, L_0x562b8d11c010;  1 drivers
v0x562b8cada1c0_0 .net "b", 0 0, L_0x562b8d11c1f0;  1 drivers
v0x562b8cae7c70_0 .net "cin", 0 0, L_0x562b8d11d8e0;  alias, 1 drivers
v0x562b8cae8590_0 .net "cout", 0 0, L_0x562b8d11bed0;  alias, 1 drivers
v0x562b8cae92f0_0 .net "cout1", 0 0, L_0x562b8d11bb40;  1 drivers
v0x562b8cae9ac0_0 .net "cout2", 0 0, L_0x562b8d11bdb0;  1 drivers
v0x562b8caea460_0 .net "s1", 0 0, L_0x562b8d11ba60;  1 drivers
S_0x562b8c1be840 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1bc110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11ba60 .functor XOR 1, L_0x562b8d11c010, L_0x562b8d11c1f0, C4<0>, C4<0>;
L_0x562b8d11bb40 .functor AND 1, L_0x562b8d11c010, L_0x562b8d11c1f0, C4<1>, C4<1>;
v0x562b8cad72c0_0 .net "S", 0 0, L_0x562b8d11ba60;  alias, 1 drivers
v0x562b8cad2b70_0 .net "a", 0 0, L_0x562b8d11c010;  alias, 1 drivers
v0x562b8cacf6d0_0 .net "b", 0 0, L_0x562b8d11c1f0;  alias, 1 drivers
v0x562b8cad8c10_0 .net "cout", 0 0, L_0x562b8d11bb40;  alias, 1 drivers
S_0x562b8c1c0f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1bc110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11bc20 .functor XOR 1, L_0x562b8d11d8e0, L_0x562b8d11ba60, C4<0>, C4<0>;
L_0x562b8d11bdb0 .functor AND 1, L_0x562b8d11d8e0, L_0x562b8d11ba60, C4<1>, C4<1>;
v0x562b8cad9530_0 .net "S", 0 0, L_0x562b8d11bc20;  alias, 1 drivers
v0x562b8cadc130_0 .net "a", 0 0, L_0x562b8d11d8e0;  alias, 1 drivers
v0x562b8cadca50_0 .net "b", 0 0, L_0x562b8d11ba60;  alias, 1 drivers
v0x562b8cad9f70_0 .net "cout", 0 0, L_0x562b8d11bdb0;  alias, 1 drivers
S_0x562b8c1c6b10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c1a86c0;
 .timescale 0 0;
P_0x562b8c31ac60 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c1c9240 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1c6b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11c630 .functor OR 1, L_0x562b8d11c3d0, L_0x562b8d11c5a0, C4<0>, C4<0>;
v0x562b8caf57a0_0 .net "S", 0 0, L_0x562b8d11c460;  1 drivers
v0x562b8caf6500_0 .net "a", 0 0, L_0x562b8d11c770;  1 drivers
v0x562b8caf6cd0_0 .net "b", 0 0, L_0x562b8d11c8a0;  1 drivers
v0x562b8caf7670_0 .net "cin", 0 0, L_0x562b8d11bed0;  alias, 1 drivers
v0x562b8caf7f90_0 .net "cout", 0 0, L_0x562b8d11c630;  alias, 1 drivers
v0x562b8caf9400_0 .net "cout1", 0 0, L_0x562b8d11c3d0;  1 drivers
v0x562b8caf9da0_0 .net "cout2", 0 0, L_0x562b8d11c5a0;  1 drivers
v0x562b8cafa6c0_0 .net "s1", 0 0, L_0x562b8d11c320;  1 drivers
S_0x562b8c1a5f90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11c320 .functor XOR 1, L_0x562b8d11c770, L_0x562b8d11c8a0, C4<0>, C4<0>;
L_0x562b8d11c3d0 .functor AND 1, L_0x562b8d11c770, L_0x562b8d11c8a0, C4<1>, C4<1>;
v0x562b8caead80_0 .net "S", 0 0, L_0x562b8d11c320;  alias, 1 drivers
v0x562b8caed9b0_0 .net "a", 0 0, L_0x562b8d11c770;  alias, 1 drivers
v0x562b8caee2d0_0 .net "b", 0 0, L_0x562b8d11c8a0;  alias, 1 drivers
v0x562b8caef030_0 .net "cout", 0 0, L_0x562b8d11c3d0;  alias, 1 drivers
S_0x562b8c165e40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11c460 .functor XOR 1, L_0x562b8d11bed0, L_0x562b8d11c320, C4<0>, C4<0>;
L_0x562b8d11c5a0 .functor AND 1, L_0x562b8d11bed0, L_0x562b8d11c320, C4<1>, C4<1>;
v0x562b8caef800_0 .net "S", 0 0, L_0x562b8d11c460;  alias, 1 drivers
v0x562b8caf01a0_0 .net "a", 0 0, L_0x562b8d11bed0;  alias, 1 drivers
v0x562b8caf0ac0_0 .net "b", 0 0, L_0x562b8d11c320;  alias, 1 drivers
v0x562b8caf4e80_0 .net "cout", 0 0, L_0x562b8d11c5a0;  alias, 1 drivers
S_0x562b8c18e380 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c1a86c0;
 .timescale 0 0;
P_0x562b8c30ead0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c1940c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c18e380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11cd50 .functor OR 1, L_0x562b8d11caf0, L_0x562b8d11ccc0, C4<0>, C4<0>;
v0x562b8cae43a0_0 .net "S", 0 0, L_0x562b8d11cb80;  1 drivers
v0x562b8cae6500_0 .net "a", 0 0, L_0x562b8d11ce90;  1 drivers
v0x562b8caff920_0 .net "b", 0 0, L_0x562b8d11cfc0;  1 drivers
v0x562b8cb001a0_0 .net "cin", 0 0, L_0x562b8d11c630;  alias, 1 drivers
v0x562b8cb00f00_0 .net "cout", 0 0, L_0x562b8d11cd50;  alias, 1 drivers
v0x562b8cb016d0_0 .net "cout1", 0 0, L_0x562b8d11caf0;  1 drivers
v0x562b8cb02070_0 .net "cout2", 0 0, L_0x562b8d11ccc0;  1 drivers
v0x562b8cb02990_0 .net "s1", 0 0, L_0x562b8d11ca60;  1 drivers
S_0x562b8c19b590 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11ca60 .functor XOR 1, L_0x562b8d11ce90, L_0x562b8d11cfc0, C4<0>, C4<0>;
L_0x562b8d11caf0 .functor AND 1, L_0x562b8d11ce90, L_0x562b8d11cfc0, C4<1>, C4<1>;
v0x562b8cafbb30_0 .net "S", 0 0, L_0x562b8d11ca60;  alias, 1 drivers
v0x562b8cafc4d0_0 .net "a", 0 0, L_0x562b8d11ce90;  alias, 1 drivers
v0x562b8cafcdf0_0 .net "b", 0 0, L_0x562b8d11cfc0;  alias, 1 drivers
v0x562b8cae1290_0 .net "cout", 0 0, L_0x562b8d11caf0;  alias, 1 drivers
S_0x562b8c19dcc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11cb80 .functor XOR 1, L_0x562b8d11c630, L_0x562b8d11ca60, C4<0>, C4<0>;
L_0x562b8d11ccc0 .functor AND 1, L_0x562b8d11c630, L_0x562b8d11ca60, C4<1>, C4<1>;
v0x562b8cae1bb0_0 .net "S", 0 0, L_0x562b8d11cb80;  alias, 1 drivers
v0x562b8cae2910_0 .net "a", 0 0, L_0x562b8d11c630;  alias, 1 drivers
v0x562b8cae30e0_0 .net "b", 0 0, L_0x562b8d11ca60;  alias, 1 drivers
v0x562b8cae3a80_0 .net "cout", 0 0, L_0x562b8d11ccc0;  alias, 1 drivers
S_0x562b8c1a03f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c1a86c0;
 .timescale 0 0;
P_0x562b8c2ffba0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c1879a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1a03f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d11d400 .functor OR 1, L_0x562b8d11d1a0, L_0x562b8d11d370, C4<0>, C4<0>;
v0x562b8cb185b0_0 .net "S", 0 0, L_0x562b8d11d230;  1 drivers
v0x562b8cb19c50_0 .net "a", 0 0, L_0x562b8d11d500;  1 drivers
v0x562b8cb1a5d0_0 .net "b", 0 0, L_0x562b8d11d630;  1 drivers
v0x562b8cb1aef0_0 .net "cin", 0 0, L_0x562b8d11cd50;  alias, 1 drivers
v0x562b8cb1e120_0 .net "cout", 0 0, L_0x562b8d11d400;  alias, 1 drivers
v0x562b8cb1ea40_0 .net "cout1", 0 0, L_0x562b8d11d1a0;  1 drivers
v0x562b8cb1f7a0_0 .net "cout2", 0 0, L_0x562b8d11d370;  1 drivers
v0x562b8cb1ff70_0 .net "s1", 0 0, L_0x562b8d11d0f0;  1 drivers
S_0x562b8c16e350 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1879a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11d0f0 .functor XOR 1, L_0x562b8d11d500, L_0x562b8d11d630, C4<0>, C4<0>;
L_0x562b8d11d1a0 .functor AND 1, L_0x562b8d11d500, L_0x562b8d11d630, C4<1>, C4<1>;
v0x562b8cb03e00_0 .net "S", 0 0, L_0x562b8d11d0f0;  alias, 1 drivers
v0x562b8cb047a0_0 .net "a", 0 0, L_0x562b8d11d500;  alias, 1 drivers
v0x562b8cb050c0_0 .net "b", 0 0, L_0x562b8d11d630;  alias, 1 drivers
v0x562b8cb06530_0 .net "cout", 0 0, L_0x562b8d11d1a0;  alias, 1 drivers
S_0x562b8c1477e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1879a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d11d230 .functor XOR 1, L_0x562b8d11cd50, L_0x562b8d11d0f0, C4<0>, C4<0>;
L_0x562b8d11d370 .functor AND 1, L_0x562b8d11cd50, L_0x562b8d11d0f0, C4<1>, C4<1>;
v0x562b8cb06ed0_0 .net "S", 0 0, L_0x562b8d11d230;  alias, 1 drivers
v0x562b8cb077f0_0 .net "a", 0 0, L_0x562b8d11cd50;  alias, 1 drivers
v0x562b8cae6dd0_0 .net "b", 0 0, L_0x562b8d11d0f0;  alias, 1 drivers
v0x562b8cb17c90_0 .net "cout", 0 0, L_0x562b8d11d370;  alias, 1 drivers
S_0x562b8c149f10 .scope module, "ins2" "subtractor_Nbit" 3 107, 3 35 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c2dc080 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d121860 .functor NOT 2, L_0x562b8d123240, C4<00>, C4<00>, C4<00>;
L_0x7f38f70dbe30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d121aa0 .functor BUFZ 1, L_0x7f38f70dbe30, C4<0>, C4<0>, C4<0>;
L_0x562b8d121c90 .functor NOT 1, L_0x562b8d121b60, C4<0>, C4<0>, C4<0>;
v0x562b8cb933e0_0 .net "D", 1 0, L_0x562b8d1217c0;  alias, 1 drivers
v0x562b8cb93d80_0 .net *"_ivl_21", 0 0, L_0x562b8d121aa0;  1 drivers
v0x562b8cb946a0_0 .net "a", 1 0, L_0x562b8d1231a0;  1 drivers
v0x562b8cb608e0_0 .net "abs_D", 1 0, L_0x562b8d123050;  alias, 1 drivers
v0x562b8cb61160_0 .net "b", 1 0, L_0x562b8d123240;  1 drivers
v0x562b8cb61ec0_0 .net "b_comp", 1 0, L_0x562b8d121860;  1 drivers
v0x562b8cb62690_0 .net "carry", 2 0, L_0x562b8d121910;  1 drivers
v0x562b8cb63030_0 .net "cin", 0 0, L_0x7f38f70dbe30;  1 drivers
v0x562b8cb63950_0 .net "is_pos", 0 0, L_0x562b8d121b60;  1 drivers
v0x562b8cb64dc0_0 .net "negative", 0 0, L_0x562b8d121c90;  alias, 1 drivers
v0x562b8cb65760_0 .net "twos", 1 0, L_0x562b8d122e90;  1 drivers
L_0x562b8d120c60 .part L_0x562b8d1231a0, 0, 1;
L_0x562b8d120d90 .part L_0x562b8d121860, 0, 1;
L_0x562b8d120ec0 .part L_0x562b8d121910, 0, 1;
L_0x562b8d1213f0 .part L_0x562b8d1231a0, 1, 1;
L_0x562b8d121520 .part L_0x562b8d121860, 1, 1;
L_0x562b8d121650 .part L_0x562b8d121910, 1, 1;
L_0x562b8d1217c0 .concat8 [ 1 1 0 0], L_0x562b8d120960, L_0x562b8d1210f0;
L_0x562b8d121910 .concat8 [ 1 1 1 0], L_0x562b8d121aa0, L_0x562b8d120bd0, L_0x562b8d121360;
L_0x562b8d121b60 .part L_0x562b8d121910, 2, 1;
L_0x562b8d123050 .functor MUXZ 2, L_0x562b8d122e90, L_0x562b8d1217c0, L_0x562b8d121b60, C4<>;
S_0x562b8c1314c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c149f10;
 .timescale 0 0;
P_0x562b8c2d1e10 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c14fab0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c1314c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d120bd0 .functor OR 1, L_0x562b8d120880, L_0x562b8d120b40, C4<0>, C4<0>;
v0x562b8cb532d0_0 .net "S", 0 0, L_0x562b8d120960;  1 drivers
v0x562b8cb37770_0 .net "a", 0 0, L_0x562b8d120c60;  1 drivers
v0x562b8cb38090_0 .net "b", 0 0, L_0x562b8d120d90;  1 drivers
v0x562b8cb38df0_0 .net "cin", 0 0, L_0x562b8d120ec0;  1 drivers
v0x562b8cb395c0_0 .net "cout", 0 0, L_0x562b8d120bd0;  1 drivers
v0x562b8cb39f60_0 .net "cout1", 0 0, L_0x562b8d120880;  1 drivers
v0x562b8cb3a880_0 .net "cout2", 0 0, L_0x562b8d120b40;  1 drivers
v0x562b8cb3c9e0_0 .net "s1", 0 0, L_0x562b8d120780;  1 drivers
S_0x562b8c1521e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c14fab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d120780 .functor XOR 1, L_0x562b8d120c60, L_0x562b8d120d90, C4<0>, C4<0>;
L_0x562b8d120880 .functor AND 1, L_0x562b8d120c60, L_0x562b8d120d90, C4<1>, C4<1>;
v0x562b8cb4d1b0_0 .net "S", 0 0, L_0x562b8d120780;  alias, 1 drivers
v0x562b8cb4db50_0 .net "a", 0 0, L_0x562b8d120c60;  alias, 1 drivers
v0x562b8cb4e470_0 .net "b", 0 0, L_0x562b8d120d90;  alias, 1 drivers
v0x562b8cb4f8e0_0 .net "cout", 0 0, L_0x562b8d120880;  alias, 1 drivers
S_0x562b8c154910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c14fab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d120960 .functor XOR 1, L_0x562b8d120ec0, L_0x562b8d120780, C4<0>, C4<0>;
L_0x562b8d120b40 .functor AND 1, L_0x562b8d120ec0, L_0x562b8d120780, C4<1>, C4<1>;
v0x562b8cb50280_0 .net "S", 0 0, L_0x562b8d120960;  alias, 1 drivers
v0x562b8cb50ba0_0 .net "a", 0 0, L_0x562b8d120ec0;  alias, 1 drivers
v0x562b8cb52010_0 .net "b", 0 0, L_0x562b8d120780;  alias, 1 drivers
v0x562b8cb529b0_0 .net "cout", 0 0, L_0x562b8d120b40;  alias, 1 drivers
S_0x562b8c168010 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c149f10;
 .timescale 0 0;
P_0x562b8c2b6310 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8c1450b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c168010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d121360 .functor OR 1, L_0x562b8d121060, L_0x562b8d1212d0, C4<0>, C4<0>;
v0x562b8cb5b5a0_0 .net "S", 0 0, L_0x562b8d1210f0;  1 drivers
v0x562b8cb5ca10_0 .net "a", 0 0, L_0x562b8d1213f0;  1 drivers
v0x562b8cb5d3b0_0 .net "b", 0 0, L_0x562b8d121520;  1 drivers
v0x562b8cb5dcd0_0 .net "cin", 0 0, L_0x562b8d121650;  1 drivers
v0x562b8cb3d2b0_0 .net "cout", 0 0, L_0x562b8d121360;  1 drivers
v0x562b8cb6bee0_0 .net "cout1", 0 0, L_0x562b8d121060;  1 drivers
v0x562b8cb6c800_0 .net "cout2", 0 0, L_0x562b8d1212d0;  1 drivers
v0x562b8cb6d560_0 .net "s1", 0 0, L_0x562b8d120ff0;  1 drivers
S_0x562b8c10e470 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1450b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d120ff0 .functor XOR 1, L_0x562b8d1213f0, L_0x562b8d121520, C4<0>, C4<0>;
L_0x562b8d121060 .functor AND 1, L_0x562b8d1213f0, L_0x562b8d121520, C4<1>, C4<1>;
v0x562b8cb55e00_0 .net "S", 0 0, L_0x562b8d120ff0;  alias, 1 drivers
v0x562b8cb56680_0 .net "a", 0 0, L_0x562b8d1213f0;  alias, 1 drivers
v0x562b8cb573e0_0 .net "b", 0 0, L_0x562b8d121520;  alias, 1 drivers
v0x562b8cb57bb0_0 .net "cout", 0 0, L_0x562b8d121060;  alias, 1 drivers
S_0x562b8c0f5a20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1450b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1210f0 .functor XOR 1, L_0x562b8d121650, L_0x562b8d120ff0, C4<0>, C4<0>;
L_0x562b8d1212d0 .functor AND 1, L_0x562b8d121650, L_0x562b8d120ff0, C4<1>, C4<1>;
v0x562b8cb58550_0 .net "S", 0 0, L_0x562b8d1210f0;  alias, 1 drivers
v0x562b8cb58e70_0 .net "a", 0 0, L_0x562b8d121650;  alias, 1 drivers
v0x562b8cb5a2e0_0 .net "b", 0 0, L_0x562b8d120ff0;  alias, 1 drivers
v0x562b8cb5ac80_0 .net "cout", 0 0, L_0x562b8d1212d0;  alias, 1 drivers
S_0x562b8c114010 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c149f10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c279480 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d121d50 .functor NOT 2, L_0x562b8d1217c0, C4<00>, C4<00>, C4<00>;
v0x562b8cb8f840_0 .net "cout", 0 0, L_0x562b8d122fc0;  1 drivers
v0x562b8cb90cb0_0 .net "i", 1 0, L_0x562b8d1217c0;  alias, 1 drivers
v0x562b8cb91650_0 .net "o", 1 0, L_0x562b8d122e90;  alias, 1 drivers
v0x562b8cb91f70_0 .net "temp2", 1 0, L_0x562b8d121d50;  1 drivers
S_0x562b8c116740 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c114010;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c291ed0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dbde8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d122f30 .functor BUFZ 1, L_0x7f38f70dbde8, C4<0>, C4<0>, C4<0>;
L_0x562b8d122fc0 .functor BUFZ 1, L_0x562b8d122aa0, C4<0>, C4<0>, C4<0>;
v0x562b8cb8a9e0_0 .net "S", 1 0, L_0x562b8d122e90;  alias, 1 drivers
v0x562b8cb8be50_0 .net "a", 1 0, L_0x562b8d121d50;  alias, 1 drivers
L_0x7f38f70dbda0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cb8c7f0_0 .net "b", 1 0, L_0x7f38f70dbda0;  1 drivers
v0x562b8cb8d110 .array "carry", 0 2;
v0x562b8cb8d110_0 .net v0x562b8cb8d110 0, 0 0, L_0x562b8d122f30; 1 drivers
v0x562b8cb8d110_1 .net v0x562b8cb8d110 1, 0 0, L_0x562b8d1223a0; 1 drivers
v0x562b8cb8d110_2 .net v0x562b8cb8d110 2, 0 0, L_0x562b8d122aa0; 1 drivers
v0x562b8cb8e580_0 .net "cin", 0 0, L_0x7f38f70dbde8;  1 drivers
v0x562b8cb8ef20_0 .net "cout", 0 0, L_0x562b8d122fc0;  alias, 1 drivers
L_0x562b8d1224e0 .part L_0x562b8d121d50, 0, 1;
L_0x562b8d122630 .part L_0x7f38f70dbda0, 0, 1;
L_0x562b8d122ba0 .part L_0x562b8d121d50, 1, 1;
L_0x562b8d122d60 .part L_0x7f38f70dbda0, 1, 1;
L_0x562b8d122e90 .concat8 [ 1 1 0 0], L_0x562b8d1220f0, L_0x562b8d122880;
S_0x562b8c118e70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c116740;
 .timescale 0 0;
P_0x562b8c27fe60 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c137ea0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c118e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1223a0 .functor OR 1, L_0x562b8d122010, L_0x562b8d122280, C4<0>, C4<0>;
v0x562b8cb73e50_0 .net "S", 0 0, L_0x562b8d1220f0;  1 drivers
v0x562b8cb76980_0 .net "a", 0 0, L_0x562b8d1224e0;  1 drivers
v0x562b8cb77200_0 .net "b", 0 0, L_0x562b8d122630;  1 drivers
v0x562b8cb77f60_0 .net "cin", 0 0, L_0x562b8d122f30;  alias, 1 drivers
v0x562b8cb78730_0 .net "cout", 0 0, L_0x562b8d1223a0;  alias, 1 drivers
v0x562b8cb790d0_0 .net "cout1", 0 0, L_0x562b8d122010;  1 drivers
v0x562b8cb799f0_0 .net "cout2", 0 0, L_0x562b8d122280;  1 drivers
v0x562b8cb7ae60_0 .net "s1", 0 0, L_0x562b8d121ec0;  1 drivers
S_0x562b8c13dbe0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c137ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d121ec0 .functor XOR 1, L_0x562b8d1224e0, L_0x562b8d122630, C4<0>, C4<0>;
L_0x562b8d122010 .functor AND 1, L_0x562b8d1224e0, L_0x562b8d122630, C4<1>, C4<1>;
v0x562b8cb6dd30_0 .net "S", 0 0, L_0x562b8d121ec0;  alias, 1 drivers
v0x562b8cb6e6d0_0 .net "a", 0 0, L_0x562b8d1224e0;  alias, 1 drivers
v0x562b8cb6eff0_0 .net "b", 0 0, L_0x562b8d122630;  alias, 1 drivers
v0x562b8cb70460_0 .net "cout", 0 0, L_0x562b8d122010;  alias, 1 drivers
S_0x562b8c10bd40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c137ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1220f0 .functor XOR 1, L_0x562b8d122f30, L_0x562b8d121ec0, C4<0>, C4<0>;
L_0x562b8d122280 .functor AND 1, L_0x562b8d122f30, L_0x562b8d121ec0, C4<1>, C4<1>;
v0x562b8cb70e00_0 .net "S", 0 0, L_0x562b8d1220f0;  alias, 1 drivers
v0x562b8cb71720_0 .net "a", 0 0, L_0x562b8d122f30;  alias, 1 drivers
v0x562b8cb72b90_0 .net "b", 0 0, L_0x562b8d121ec0;  alias, 1 drivers
v0x562b8cb73530_0 .net "cout", 0 0, L_0x562b8d122280;  alias, 1 drivers
S_0x562b8c03c4b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c116740;
 .timescale 0 0;
P_0x562b8c260e30 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c15aac0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c03c4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d122aa0 .functor OR 1, L_0x562b8d1227f0, L_0x562b8d122a10, C4<0>, C4<0>;
v0x562b8cb848c0_0 .net "S", 0 0, L_0x562b8d122880;  1 drivers
v0x562b8cb85260_0 .net "a", 0 0, L_0x562b8d122ba0;  1 drivers
v0x562b8cb85b80_0 .net "b", 0 0, L_0x562b8d122d60;  1 drivers
v0x562b8cb86ff0_0 .net "cin", 0 0, L_0x562b8d1223a0;  alias, 1 drivers
v0x562b8cb87990_0 .net "cout", 0 0, L_0x562b8d122aa0;  alias, 1 drivers
v0x562b8cb882b0_0 .net "cout1", 0 0, L_0x562b8d1227f0;  1 drivers
v0x562b8cb89720_0 .net "cout2", 0 0, L_0x562b8d122a10;  1 drivers
v0x562b8cb8a0c0_0 .net "s1", 0 0, L_0x562b8d122760;  1 drivers
S_0x562b8c160e00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c15aac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d122760 .functor XOR 1, L_0x562b8d122ba0, L_0x562b8d122d60, C4<0>, C4<0>;
L_0x562b8d1227f0 .functor AND 1, L_0x562b8d122ba0, L_0x562b8d122d60, C4<1>, C4<1>;
v0x562b8cb7b800_0 .net "S", 0 0, L_0x562b8d122760;  alias, 1 drivers
v0x562b8cb7c120_0 .net "a", 0 0, L_0x562b8d122ba0;  alias, 1 drivers
v0x562b8cb7d590_0 .net "b", 0 0, L_0x562b8d122d60;  alias, 1 drivers
v0x562b8cb7df30_0 .net "cout", 0 0, L_0x562b8d1227f0;  alias, 1 drivers
S_0x562b8c1588f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c15aac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d122880 .functor XOR 1, L_0x562b8d1223a0, L_0x562b8d122760, C4<0>, C4<0>;
L_0x562b8d122a10 .functor AND 1, L_0x562b8d1223a0, L_0x562b8d122760, C4<1>, C4<1>;
v0x562b8cb7e850_0 .net "S", 0 0, L_0x562b8d122880;  alias, 1 drivers
v0x562b8cb82a70_0 .net "a", 0 0, L_0x562b8d1223a0;  alias, 1 drivers
v0x562b8cb83390_0 .net "b", 0 0, L_0x562b8d122760;  alias, 1 drivers
v0x562b8cb840f0_0 .net "cout", 0 0, L_0x562b8d122a10;  alias, 1 drivers
S_0x562b8c0fc400 .scope module, "ins3" "karatsuba_2" 3 108, 3 73 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d127ba0 .functor XOR 1, L_0x562b8d124500, L_0x562b8d125a00, C4<0>, C4<0>;
v0x562b8cc3f7b0_0 .net "X", 1 0, L_0x562b8d120460;  alias, 1 drivers
v0x562b8cc40c20_0 .net "Y", 1 0, L_0x562b8d123050;  alias, 1 drivers
v0x562b8cc415c0_0 .net "Z", 3 0, L_0x562b8d12e270;  alias, 1 drivers
v0x562b8cc41ee0_0 .net *"_ivl_20", 0 0, L_0x562b8d127ba0;  1 drivers
L_0x7f38f70dc1d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cc43350_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70dc1d8;  1 drivers
L_0x7f38f70dc220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cc43cf0_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70dc220;  1 drivers
L_0x7f38f70dc268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cc44610_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70dc268;  1 drivers
L_0x7f38f70dc2b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cc45a80_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70dc2b0;  1 drivers
v0x562b8cc46420_0 .net "a", 0 0, L_0x562b8d123e50;  1 drivers
v0x562b8cc46d40_0 .net "a_abs", 0 0, L_0x562b8d124e20;  1 drivers
v0x562b8cc481b0_0 .net "b", 0 0, L_0x562b8d125350;  1 drivers
v0x562b8cc48b50_0 .net "b_abs", 0 0, L_0x562b8d126320;  1 drivers
v0x562b8cc49470_0 .net "c1", 0 0, L_0x562b8d128f30;  1 drivers
v0x562b8cc4a8e0_0 .net "c2", 0 0, L_0x562b8d12a180;  1 drivers
v0x562b8cc4b280_0 .net "c3", 0 0, L_0x562b8d12c470;  1 drivers
v0x562b8cc4bba0_0 .net "c4", 0 0, L_0x562b8d12e4e0;  1 drivers
v0x562b8cc4d010_0 .net "neg_a", 0 0, L_0x562b8d124500;  1 drivers
v0x562b8cc4e2d0_0 .net "neg_b", 0 0, L_0x562b8d125a00;  1 drivers
v0x562b8cc4f740_0 .net "temp", 3 0, L_0x562b8d12c340;  1 drivers
v0x562b8cc500e0_0 .net "term1", 3 0, L_0x562b8d12a210;  1 drivers
v0x562b8cc50a00_0 .net "term2", 3 0, L_0x562b8d12a2d0;  1 drivers
v0x562b8cc51e70_0 .net "term3", 3 0, L_0x562b8d12a410;  1 drivers
v0x562b8cc52810_0 .net "z0", 1 0, L_0x562b8d1238a0;  1 drivers
v0x562b8cc53130_0 .net "z1", 1 0, L_0x562b8d129fa0;  1 drivers
v0x562b8cc545a0_0 .net "z1_1", 1 0, L_0x562b8d127c30;  1 drivers
v0x562b8cc54f40_0 .net "z1_2", 1 0, L_0x562b8d128e00;  1 drivers
v0x562b8cc55860_0 .net "z1_3", 1 0, L_0x562b8d1267c0;  1 drivers
v0x562b8cc56cd0_0 .net "z1_4", 1 0, L_0x562b8d1279e0;  1 drivers
v0x562b8cc57670_0 .net "z2", 1 0, L_0x562b8d123450;  1 drivers
L_0x562b8d123540 .part L_0x562b8d120460, 1, 1;
L_0x562b8d1236e0 .part L_0x562b8d123050, 1, 1;
L_0x562b8d1239e0 .part L_0x562b8d120460, 0, 1;
L_0x562b8d123ad0 .part L_0x562b8d123050, 0, 1;
L_0x562b8d124ec0 .part L_0x562b8d120460, 0, 1;
L_0x562b8d124f60 .part L_0x562b8d120460, 1, 1;
L_0x562b8d1263c0 .part L_0x562b8d123050, 1, 1;
L_0x562b8d126460 .part L_0x562b8d123050, 0, 1;
L_0x562b8d127c30 .functor MUXZ 2, L_0x562b8d1267c0, L_0x562b8d1279e0, L_0x562b8d127ba0, C4<>;
L_0x562b8d12a210 .concat [ 2 2 0 0], L_0x562b8d1238a0, L_0x7f38f70dc1d8;
L_0x562b8d12a2d0 .concat [ 1 2 1 0], L_0x7f38f70dc268, L_0x562b8d129fa0, L_0x7f38f70dc220;
L_0x562b8d12a410 .concat [ 2 2 0 0], L_0x7f38f70dc2b0, L_0x562b8d123450;
S_0x562b8c102140 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c234350 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1241e0 .functor NOT 1, L_0x562b8d124f60, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dbf98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1243a0 .functor BUFZ 1, L_0x7f38f70dbf98, C4<0>, C4<0>, C4<0>;
L_0x562b8d124500 .functor NOT 1, L_0x562b8d124460, C4<0>, C4<0>, C4<0>;
v0x562b8cbcbb00_0 .net "D", 0 0, L_0x562b8d123e50;  alias, 1 drivers
v0x562b8cbcc420_0 .net *"_ivl_9", 0 0, L_0x562b8d1243a0;  1 drivers
v0x562b8cbcd890_0 .net "a", 0 0, L_0x562b8d124ec0;  1 drivers
v0x562b8cbce230_0 .net "abs_D", 0 0, L_0x562b8d124e20;  alias, 1 drivers
v0x562b8cbceb50_0 .net "b", 0 0, L_0x562b8d124f60;  1 drivers
v0x562b8cbcffc0_0 .net "b_comp", 0 0, L_0x562b8d1241e0;  1 drivers
v0x562b8cbd0960_0 .net "carry", 1 0, L_0x562b8d124290;  1 drivers
v0x562b8cbd1280_0 .net "cin", 0 0, L_0x7f38f70dbf98;  1 drivers
v0x562b8cbd26f0_0 .net "is_pos", 0 0, L_0x562b8d124460;  1 drivers
v0x562b8cbd3090_0 .net "negative", 0 0, L_0x562b8d124500;  alias, 1 drivers
v0x562b8cbd39b0_0 .net "twos", 0 0, L_0x562b8d124950;  1 drivers
L_0x562b8d1240b0 .part L_0x562b8d124290, 0, 1;
L_0x562b8d124290 .concat8 [ 1 1 0 0], L_0x562b8d1243a0, L_0x562b8d124020;
L_0x562b8d124460 .part L_0x562b8d124290, 1, 1;
L_0x562b8d124e20 .functor MUXZ 1, L_0x562b8d124950, L_0x562b8d123e50, L_0x562b8d124460, C4<>;
S_0x562b8c109610 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c102140;
 .timescale 0 0;
P_0x562b8c22cd00 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c031460 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c109610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d124020 .functor OR 1, L_0x562b8d123c50, L_0x562b8d123f90, C4<0>, C4<0>;
v0x562b8cb98c40_0 .net "S", 0 0, L_0x562b8d123e50;  alias, 1 drivers
v0x562b8cb995e0_0 .net "a", 0 0, L_0x562b8d124ec0;  alias, 1 drivers
v0x562b8cb99f00_0 .net "b", 0 0, L_0x562b8d1241e0;  alias, 1 drivers
v0x562b8cb9b370_0 .net "cin", 0 0, L_0x562b8d1240b0;  1 drivers
v0x562b8cb9bd10_0 .net "cout", 0 0, L_0x562b8d124020;  1 drivers
v0x562b8cb9c630_0 .net "cout1", 0 0, L_0x562b8d123c50;  1 drivers
v0x562b8cb9daa0_0 .net "cout2", 0 0, L_0x562b8d123f90;  1 drivers
v0x562b8cb9e440_0 .net "s1", 0 0, L_0x562b8d123bc0;  1 drivers
S_0x562b8c09b940 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c031460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d123bc0 .functor XOR 1, L_0x562b8d124ec0, L_0x562b8d1241e0, C4<0>, C4<0>;
L_0x562b8d123c50 .functor AND 1, L_0x562b8d124ec0, L_0x562b8d1241e0, C4<1>, C4<1>;
v0x562b8cb674f0_0 .net "S", 0 0, L_0x562b8d123bc0;  alias, 1 drivers
v0x562b8cb67e90_0 .net "a", 0 0, L_0x562b8d124ec0;  alias, 1 drivers
v0x562b8cb687b0_0 .net "b", 0 0, L_0x562b8d1241e0;  alias, 1 drivers
v0x562b8cb5fca0_0 .net "cout", 0 0, L_0x562b8d123c50;  alias, 1 drivers
S_0x562b8c0cd090 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c031460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d123e50 .functor XOR 1, L_0x562b8d1240b0, L_0x562b8d123bc0, C4<0>, C4<0>;
L_0x562b8d123f90 .functor AND 1, L_0x562b8d1240b0, L_0x562b8d123bc0, C4<1>, C4<1>;
v0x562b8cb6a8b0_0 .net "S", 0 0, L_0x562b8d123e50;  alias, 1 drivers
v0x562b8cb97070_0 .net "a", 0 0, L_0x562b8d1240b0;  alias, 1 drivers
v0x562b8cb97850_0 .net "b", 0 0, L_0x562b8d123bc0;  alias, 1 drivers
v0x562b8cb98470_0 .net "cout", 0 0, L_0x562b8d123f90;  alias, 1 drivers
S_0x562b8c0cf7c0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c102140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c219260 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d124610 .functor NOT 1, L_0x562b8d123e50, C4<0>, C4<0>, C4<0>;
v0x562b8cbc8a30_0 .net "cout", 0 0, L_0x562b8d124cf0;  1 drivers
v0x562b8cbc93d0_0 .net "i", 0 0, L_0x562b8d123e50;  alias, 1 drivers
v0x562b8cbc9cf0_0 .net "o", 0 0, L_0x562b8d124950;  alias, 1 drivers
v0x562b8cbcb160_0 .net "temp2", 0 0, L_0x562b8d124610;  1 drivers
S_0x562b8c0d1ef0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c0cf7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c21f670 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dbf50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d124c60 .functor BUFZ 1, L_0x7f38f70dbf50, C4<0>, C4<0>, C4<0>;
L_0x562b8d124cf0 .functor BUFZ 1, L_0x562b8d124bb0, C4<0>, C4<0>, C4<0>;
v0x562b8cbc3bd0_0 .net "S", 0 0, L_0x562b8d124950;  alias, 1 drivers
v0x562b8cbc4570_0 .net "a", 0 0, L_0x562b8d124610;  alias, 1 drivers
L_0x7f38f70dbf08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cbc4e90_0 .net "b", 0 0, L_0x7f38f70dbf08;  1 drivers
v0x562b8cbc6300 .array "carry", 0 1;
v0x562b8cbc6300_0 .net v0x562b8cbc6300 0, 0 0, L_0x562b8d124c60; 1 drivers
v0x562b8cbc6300_1 .net v0x562b8cbc6300 1, 0 0, L_0x562b8d124bb0; 1 drivers
v0x562b8cbc6ca0_0 .net "cin", 0 0, L_0x7f38f70dbf50;  1 drivers
v0x562b8cbc75c0_0 .net "cout", 0 0, L_0x562b8d124cf0;  alias, 1 drivers
S_0x562b8c0d4620 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0d1ef0;
 .timescale 0 0;
P_0x562b8c21b320 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c0d6d50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0d4620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d124bb0 .functor OR 1, L_0x562b8d1247e0, L_0x562b8d124a90, C4<0>, C4<0>;
v0x562b8cba59d0_0 .net "S", 0 0, L_0x562b8d124950;  alias, 1 drivers
v0x562b8cba62f0_0 .net "a", 0 0, L_0x562b8d124610;  alias, 1 drivers
v0x562b8cba7760_0 .net "b", 0 0, L_0x7f38f70dbf08;  alias, 1 drivers
v0x562b8cba8100_0 .net "cin", 0 0, L_0x562b8d124c60;  alias, 1 drivers
v0x562b8cba8a20_0 .net "cout", 0 0, L_0x562b8d124bb0;  alias, 1 drivers
v0x562b8cbc1e20_0 .net "cout1", 0 0, L_0x562b8d1247e0;  1 drivers
v0x562b8cbc26a0_0 .net "cout2", 0 0, L_0x562b8d124a90;  1 drivers
v0x562b8cbc3400_0 .net "s1", 0 0, L_0x562b8d124730;  1 drivers
S_0x562b8c0d9480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0d6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d124730 .functor XOR 1, L_0x562b8d124610, L_0x7f38f70dbf08, C4<0>, C4<0>;
L_0x562b8d1247e0 .functor AND 1, L_0x562b8d124610, L_0x7f38f70dbf08, C4<1>, C4<1>;
v0x562b8cb9ed60_0 .net "S", 0 0, L_0x562b8d124730;  alias, 1 drivers
v0x562b8cba01d0_0 .net "a", 0 0, L_0x562b8d124610;  alias, 1 drivers
v0x562b8cba0b70_0 .net "b", 0 0, L_0x7f38f70dbf08;  alias, 1 drivers
v0x562b8cba1490_0 .net "cout", 0 0, L_0x562b8d1247e0;  alias, 1 drivers
S_0x562b8c099210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0d6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d124950 .functor XOR 1, L_0x562b8d124c60, L_0x562b8d124730, C4<0>, C4<0>;
L_0x562b8d124a90 .functor AND 1, L_0x562b8d124c60, L_0x562b8d124730, C4<1>, C4<1>;
v0x562b8cba2900_0 .net "S", 0 0, L_0x562b8d124950;  alias, 1 drivers
v0x562b8cba32a0_0 .net "a", 0 0, L_0x562b8d124c60;  alias, 1 drivers
v0x562b8cba3bc0_0 .net "b", 0 0, L_0x562b8d124730;  alias, 1 drivers
v0x562b8cba5030_0 .net "cout", 0 0, L_0x562b8d124a90;  alias, 1 drivers
S_0x562b8c0b8d10 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1233c0 .functor AND 1, L_0x562b8d123540, L_0x562b8d1236e0, C4<1>, C4<1>;
v0x562b8cbd6380_0 .net "X", 0 0, L_0x562b8d123540;  1 drivers
v0x562b8cbd6b60_0 .net "Y", 0 0, L_0x562b8d1236e0;  1 drivers
v0x562b8cbd7780_0 .net "Z", 1 0, L_0x562b8d123450;  alias, 1 drivers
L_0x7f38f70dbe78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cbd7f50_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dbe78;  1 drivers
v0x562b8cbd88f0_0 .net "z", 0 0, L_0x562b8d1233c0;  1 drivers
L_0x562b8d123450 .concat [ 1 1 0 0], L_0x562b8d1233c0, L_0x7f38f70dbe78;
S_0x562b8c0bb440 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d123810 .functor AND 1, L_0x562b8d1239e0, L_0x562b8d123ad0, C4<1>, C4<1>;
v0x562b8cbd9210_0 .net "X", 0 0, L_0x562b8d1239e0;  1 drivers
v0x562b8cbda680_0 .net "Y", 0 0, L_0x562b8d123ad0;  1 drivers
v0x562b8cbdb020_0 .net "Z", 1 0, L_0x562b8d1238a0;  alias, 1 drivers
L_0x7f38f70dbec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cbdb940_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dbec0;  1 drivers
v0x562b8cbdcdb0_0 .net "z", 0 0, L_0x562b8d123810;  1 drivers
L_0x562b8d1238a0 .concat [ 1 1 0 0], L_0x562b8d123810, L_0x7f38f70dbec0;
S_0x562b8c0bdb70 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c1df250 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1256e0 .functor NOT 1, L_0x562b8d126460, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dc070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1258a0 .functor BUFZ 1, L_0x7f38f70dc070, C4<0>, C4<0>, C4<0>;
L_0x562b8d125a00 .functor NOT 1, L_0x562b8d125960, C4<0>, C4<0>, C4<0>;
v0x562b8cc02770_0 .net "D", 0 0, L_0x562b8d125350;  alias, 1 drivers
v0x562b8cc03be0_0 .net *"_ivl_9", 0 0, L_0x562b8d1258a0;  1 drivers
v0x562b8cc04580_0 .net "a", 0 0, L_0x562b8d1263c0;  1 drivers
v0x562b8cc04ea0_0 .net "abs_D", 0 0, L_0x562b8d126320;  alias, 1 drivers
v0x562b8cc06310_0 .net "b", 0 0, L_0x562b8d126460;  1 drivers
v0x562b8cc06cb0_0 .net "b_comp", 0 0, L_0x562b8d1256e0;  1 drivers
v0x562b8cc075d0_0 .net "carry", 1 0, L_0x562b8d125790;  1 drivers
v0x562b8cc08a40_0 .net "cin", 0 0, L_0x7f38f70dc070;  1 drivers
v0x562b8cc093e0_0 .net "is_pos", 0 0, L_0x562b8d125960;  1 drivers
v0x562b8cc09d00_0 .net "negative", 0 0, L_0x562b8d125a00;  alias, 1 drivers
v0x562b8cc0b170_0 .net "twos", 0 0, L_0x562b8d125e50;  1 drivers
L_0x562b8d1255b0 .part L_0x562b8d125790, 0, 1;
L_0x562b8d125790 .concat8 [ 1 1 0 0], L_0x562b8d1258a0, L_0x562b8d125520;
L_0x562b8d125960 .part L_0x562b8d125790, 1, 1;
L_0x562b8d126320 .functor MUXZ 1, L_0x562b8d125e50, L_0x562b8d125350, L_0x562b8d125960, C4<>;
S_0x562b8c0c02a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c0bdb70;
 .timescale 0 0;
P_0x562b8c1da3f0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c0c29d0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c0c02a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d125520 .functor OR 1, L_0x562b8d125150, L_0x562b8d125490, C4<0>, C4<0>;
v0x562b8cbe4ce0_0 .net "S", 0 0, L_0x562b8d125350;  alias, 1 drivers
v0x562b8cbe5600_0 .net "a", 0 0, L_0x562b8d1263c0;  alias, 1 drivers
v0x562b8cbe6a70_0 .net "b", 0 0, L_0x562b8d1256e0;  alias, 1 drivers
v0x562b8cbe7410_0 .net "cin", 0 0, L_0x562b8d1255b0;  1 drivers
v0x562b8cbe7d30_0 .net "cout", 0 0, L_0x562b8d125520;  1 drivers
v0x562b8cbebcf0_0 .net "cout1", 0 0, L_0x562b8d125150;  1 drivers
v0x562b8cbec570_0 .net "cout2", 0 0, L_0x562b8d125490;  1 drivers
v0x562b8cbed2d0_0 .net "s1", 0 0, L_0x562b8d1250a0;  1 drivers
S_0x562b8c0c5100 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0c29d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1250a0 .functor XOR 1, L_0x562b8d1263c0, L_0x562b8d1256e0, C4<0>, C4<0>;
L_0x562b8d125150 .functor AND 1, L_0x562b8d1263c0, L_0x562b8d1256e0, C4<1>, C4<1>;
v0x562b8cbde070_0 .net "S", 0 0, L_0x562b8d1250a0;  alias, 1 drivers
v0x562b8cbdf4e0_0 .net "a", 0 0, L_0x562b8d1263c0;  alias, 1 drivers
v0x562b8cbdfe80_0 .net "b", 0 0, L_0x562b8d1256e0;  alias, 1 drivers
v0x562b8cbe07a0_0 .net "cout", 0 0, L_0x562b8d125150;  alias, 1 drivers
S_0x562b8c096ae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0c29d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d125350 .functor XOR 1, L_0x562b8d1255b0, L_0x562b8d1250a0, C4<0>, C4<0>;
L_0x562b8d125490 .functor AND 1, L_0x562b8d1255b0, L_0x562b8d1250a0, C4<1>, C4<1>;
v0x562b8cbe1c10_0 .net "S", 0 0, L_0x562b8d125350;  alias, 1 drivers
v0x562b8cbe25b0_0 .net "a", 0 0, L_0x562b8d1255b0;  alias, 1 drivers
v0x562b8cbe2ed0_0 .net "b", 0 0, L_0x562b8d1250a0;  alias, 1 drivers
v0x562b8cbe4340_0 .net "cout", 0 0, L_0x562b8d125490;  alias, 1 drivers
S_0x562b8c0b19e0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c0bdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c1bc2d0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d125b10 .functor NOT 1, L_0x562b8d125350, C4<0>, C4<0>, C4<0>;
v0x562b8cbff720_0 .net "cout", 0 0, L_0x562b8d1261f0;  1 drivers
v0x562b8cc00040_0 .net "i", 0 0, L_0x562b8d125350;  alias, 1 drivers
v0x562b8cc014b0_0 .net "o", 0 0, L_0x562b8d125e50;  alias, 1 drivers
v0x562b8cc01e50_0 .net "temp2", 0 0, L_0x562b8d125b10;  1 drivers
S_0x562b8c08e730 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c0b19e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c1b7da0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dc028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d126160 .functor BUFZ 1, L_0x7f38f70dc028, C4<0>, C4<0>, C4<0>;
L_0x562b8d1261f0 .functor BUFZ 1, L_0x562b8d1260b0, C4<0>, C4<0>, C4<0>;
v0x562b8cbfa8c0_0 .net "S", 0 0, L_0x562b8d125e50;  alias, 1 drivers
v0x562b8cbfb1e0_0 .net "a", 0 0, L_0x562b8d125b10;  alias, 1 drivers
L_0x7f38f70dbfe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cbfc650_0 .net "b", 0 0, L_0x7f38f70dbfe0;  1 drivers
v0x562b8cbfcff0 .array "carry", 0 1;
v0x562b8cbfcff0_0 .net v0x562b8cbfcff0 0, 0 0, L_0x562b8d126160; 1 drivers
v0x562b8cbfcff0_1 .net v0x562b8cbfcff0 1, 0 0, L_0x562b8d1260b0; 1 drivers
v0x562b8cbfd910_0 .net "cin", 0 0, L_0x7f38f70dc028;  1 drivers
v0x562b8cbfed80_0 .net "cout", 0 0, L_0x562b8d1261f0;  alias, 1 drivers
S_0x562b8c090e60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c08e730;
 .timescale 0 0;
P_0x562b8c1a8880 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c0a2180 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c090e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1260b0 .functor OR 1, L_0x562b8d125ce0, L_0x562b8d125f90, C4<0>, C4<0>;
v0x562b8cbf3c50_0 .net "S", 0 0, L_0x562b8d125e50;  alias, 1 drivers
v0x562b8cbf50c0_0 .net "a", 0 0, L_0x562b8d125b10;  alias, 1 drivers
v0x562b8cbf5a60_0 .net "b", 0 0, L_0x7f38f70dbfe0;  alias, 1 drivers
v0x562b8cbf6380_0 .net "cin", 0 0, L_0x562b8d126160;  alias, 1 drivers
v0x562b8cbf77f0_0 .net "cout", 0 0, L_0x562b8d1260b0;  alias, 1 drivers
v0x562b8cbf8190_0 .net "cout1", 0 0, L_0x562b8d125ce0;  1 drivers
v0x562b8cbf8ab0_0 .net "cout2", 0 0, L_0x562b8d125f90;  1 drivers
v0x562b8cbf9f20_0 .net "s1", 0 0, L_0x562b8d125c30;  1 drivers
S_0x562b8c0a48b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0a2180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d125c30 .functor XOR 1, L_0x562b8d125b10, L_0x7f38f70dbfe0, C4<0>, C4<0>;
L_0x562b8d125ce0 .functor AND 1, L_0x562b8d125b10, L_0x7f38f70dbfe0, C4<1>, C4<1>;
v0x562b8cbedb30_0 .net "S", 0 0, L_0x562b8d125c30;  alias, 1 drivers
v0x562b8cbee4d0_0 .net "a", 0 0, L_0x562b8d125b10;  alias, 1 drivers
v0x562b8cbeedf0_0 .net "b", 0 0, L_0x7f38f70dbfe0;  alias, 1 drivers
v0x562b8cbf0260_0 .net "cout", 0 0, L_0x562b8d125ce0;  alias, 1 drivers
S_0x562b8c0a6fe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0a2180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d125e50 .functor XOR 1, L_0x562b8d126160, L_0x562b8d125c30, C4<0>, C4<0>;
L_0x562b8d125f90 .functor AND 1, L_0x562b8d126160, L_0x562b8d125c30, C4<1>, C4<1>;
v0x562b8cbf0c00_0 .net "S", 0 0, L_0x562b8d125e50;  alias, 1 drivers
v0x562b8cbf1520_0 .net "a", 0 0, L_0x562b8d126160;  alias, 1 drivers
v0x562b8cbf2990_0 .net "b", 0 0, L_0x562b8d125c30;  alias, 1 drivers
v0x562b8cbf3330_0 .net "cout", 0 0, L_0x562b8d125f90;  alias, 1 drivers
S_0x562b8c0acb80 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1265f0 .functor AND 1, L_0x562b8d124e20, L_0x562b8d126320, C4<1>, C4<1>;
v0x562b8cc0bb10_0 .net "X", 0 0, L_0x562b8d124e20;  alias, 1 drivers
v0x562b8cc0c430_0 .net "Y", 0 0, L_0x562b8d126320;  alias, 1 drivers
v0x562b8cc0d8a0_0 .net "Z", 1 0, L_0x562b8d1267c0;  alias, 1 drivers
L_0x7f38f70dc0b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cc0e240_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dc0b8;  1 drivers
v0x562b8cc0eb60_0 .net "z", 0 0, L_0x562b8d1265f0;  1 drivers
L_0x562b8d1267c0 .concat [ 1 1 0 0], L_0x562b8d1265f0, L_0x7f38f70dc0b8;
S_0x562b8c0af2b0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c165480 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dc190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d128ea0 .functor BUFZ 1, L_0x7f38f70dc190, C4<0>, C4<0>, C4<0>;
L_0x562b8d128f30 .functor BUFZ 1, L_0x562b8d128af0, C4<0>, C4<0>, C4<0>;
v0x562b8cc15b80_0 .net "S", 1 0, L_0x562b8d128e00;  alias, 1 drivers
v0x562b8cc164a0_0 .net "a", 1 0, L_0x562b8d1238a0;  alias, 1 drivers
v0x562b8cc17910_0 .net "b", 1 0, L_0x562b8d123450;  alias, 1 drivers
v0x562b8cc182b0 .array "carry", 0 2;
v0x562b8cc182b0_0 .net v0x562b8cc182b0 0, 0 0, L_0x562b8d128ea0; 1 drivers
v0x562b8cc182b0_1 .net v0x562b8cc182b0 1, 0 0, L_0x562b8d128300; 1 drivers
v0x562b8cc182b0_2 .net v0x562b8cc182b0 2, 0 0, L_0x562b8d128af0; 1 drivers
v0x562b8cc18bd0_0 .net "cin", 0 0, L_0x7f38f70dc190;  1 drivers
v0x562b8cc1a040_0 .net "cout", 0 0, L_0x562b8d128f30;  alias, 1 drivers
L_0x562b8d128440 .part L_0x562b8d1238a0, 0, 1;
L_0x562b8d128620 .part L_0x562b8d123450, 0, 1;
L_0x562b8d128ba0 .part L_0x562b8d1238a0, 1, 1;
L_0x562b8d128cd0 .part L_0x562b8d123450, 1, 1;
L_0x562b8d128e00 .concat8 [ 1 1 0 0], L_0x562b8d128050, L_0x562b8d128920;
S_0x562b8c08c000 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0af2b0;
 .timescale 0 0;
P_0x562b8c169fe0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c04beb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c08c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d128300 .functor OR 1, L_0x562b8d127f70, L_0x562b8d1281e0, C4<0>, C4<0>;
v0x562b8cbafe60_0 .net "S", 0 0, L_0x562b8d128050;  1 drivers
v0x562b8cbb12d0_0 .net "a", 0 0, L_0x562b8d128440;  1 drivers
v0x562b8cbb1c70_0 .net "b", 0 0, L_0x562b8d128620;  1 drivers
v0x562b8cbb2590_0 .net "cin", 0 0, L_0x562b8d128ea0;  alias, 1 drivers
v0x562b8cbb3a00_0 .net "cout", 0 0, L_0x562b8d128300;  alias, 1 drivers
v0x562b8cbb43a0_0 .net "cout1", 0 0, L_0x562b8d127f70;  1 drivers
v0x562b8cbb4cc0_0 .net "cout2", 0 0, L_0x562b8d1281e0;  1 drivers
v0x562b8cbb6130_0 .net "s1", 0 0, L_0x562b8d127e20;  1 drivers
S_0x562b8c0743f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c04beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d127e20 .functor XOR 1, L_0x562b8d128440, L_0x562b8d128620, C4<0>, C4<0>;
L_0x562b8d127f70 .functor AND 1, L_0x562b8d128440, L_0x562b8d128620, C4<1>, C4<1>;
v0x562b8cc0ffd0_0 .net "S", 0 0, L_0x562b8d127e20;  alias, 1 drivers
v0x562b8cc10970_0 .net "a", 0 0, L_0x562b8d128440;  alias, 1 drivers
v0x562b8cc11290_0 .net "b", 0 0, L_0x562b8d128620;  alias, 1 drivers
v0x562b8cbacd50_0 .net "cout", 0 0, L_0x562b8d127f70;  alias, 1 drivers
S_0x562b8c07a130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c04beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d128050 .functor XOR 1, L_0x562b8d128ea0, L_0x562b8d127e20, C4<0>, C4<0>;
L_0x562b8d1281e0 .functor AND 1, L_0x562b8d128ea0, L_0x562b8d127e20, C4<1>, C4<1>;
v0x562b8cbad670_0 .net "S", 0 0, L_0x562b8d128050;  alias, 1 drivers
v0x562b8cbae3d0_0 .net "a", 0 0, L_0x562b8d128ea0;  alias, 1 drivers
v0x562b8cbaeba0_0 .net "b", 0 0, L_0x562b8d127e20;  alias, 1 drivers
v0x562b8cbaf540_0 .net "cout", 0 0, L_0x562b8d1281e0;  alias, 1 drivers
S_0x562b8c081600 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0af2b0;
 .timescale 0 0;
P_0x562b8c12d150 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c083d30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c081600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d128af0 .functor OR 1, L_0x562b8d128890, L_0x562b8d128a60, C4<0>, C4<0>;
v0x562b8cbbd6c0_0 .net "S", 0 0, L_0x562b8d128920;  1 drivers
v0x562b8cbbe060_0 .net "a", 0 0, L_0x562b8d128ba0;  1 drivers
v0x562b8cbbe980_0 .net "b", 0 0, L_0x562b8d128cd0;  1 drivers
v0x562b8cbc0980_0 .net "cin", 0 0, L_0x562b8d128300;  alias, 1 drivers
v0x562b8cc13670_0 .net "cout", 0 0, L_0x562b8d128af0;  alias, 1 drivers
v0x562b8cc13d60_0 .net "cout1", 0 0, L_0x562b8d128890;  1 drivers
v0x562b8cc14980_0 .net "cout2", 0 0, L_0x562b8d128a60;  1 drivers
v0x562b8cc151e0_0 .net "s1", 0 0, L_0x562b8d1287e0;  1 drivers
S_0x562b8c086460 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c083d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1287e0 .functor XOR 1, L_0x562b8d128ba0, L_0x562b8d128cd0, C4<0>, C4<0>;
L_0x562b8d128890 .functor AND 1, L_0x562b8d128ba0, L_0x562b8d128cd0, C4<1>, C4<1>;
v0x562b8cbb6ad0_0 .net "S", 0 0, L_0x562b8d1287e0;  alias, 1 drivers
v0x562b8cbb73f0_0 .net "a", 0 0, L_0x562b8d128ba0;  alias, 1 drivers
v0x562b8cbb8860_0 .net "b", 0 0, L_0x562b8d128cd0;  alias, 1 drivers
v0x562b8cbb9200_0 .net "cout", 0 0, L_0x562b8d128890;  alias, 1 drivers
S_0x562b8c06da10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c083d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d128920 .functor XOR 1, L_0x562b8d128300, L_0x562b8d1287e0, C4<0>, C4<0>;
L_0x562b8d128a60 .functor AND 1, L_0x562b8d128300, L_0x562b8d1287e0, C4<1>, C4<1>;
v0x562b8cbb9b20_0 .net "S", 0 0, L_0x562b8d128920;  alias, 1 drivers
v0x562b8cbbaf90_0 .net "a", 0 0, L_0x562b8d128300;  alias, 1 drivers
v0x562b8cbbb930_0 .net "b", 0 0, L_0x562b8d1287e0;  alias, 1 drivers
v0x562b8cbbc250_0 .net "cout", 0 0, L_0x562b8d128a60;  alias, 1 drivers
S_0x562b8c0543c0 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c133b30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d12a040 .functor BUFZ 1, L_0x562b8d128f30, C4<0>, C4<0>, C4<0>;
L_0x562b8d12a180 .functor BUFZ 1, L_0x562b8d129bb0, C4<0>, C4<0>, C4<0>;
v0x562b8cc34f50_0 .net "S", 1 0, L_0x562b8d129fa0;  alias, 1 drivers
v0x562b8cc358f0_0 .net "a", 1 0, L_0x562b8d128e00;  alias, 1 drivers
v0x562b8cc36210_0 .net "b", 1 0, L_0x562b8d127c30;  alias, 1 drivers
v0x562b8cc37680 .array "carry", 0 2;
v0x562b8cc37680_0 .net v0x562b8cc37680 0, 0 0, L_0x562b8d12a040; 1 drivers
v0x562b8cc37680_1 .net v0x562b8cc37680 1, 0 0, L_0x562b8d129450; 1 drivers
v0x562b8cc37680_2 .net v0x562b8cc37680 2, 0 0, L_0x562b8d129bb0; 1 drivers
v0x562b8cc38020_0 .net "cin", 0 0, L_0x562b8d128f30;  alias, 1 drivers
v0x562b8cc38940_0 .net "cout", 0 0, L_0x562b8d12a180;  alias, 1 drivers
L_0x562b8d129590 .part L_0x562b8d128e00, 0, 1;
L_0x562b8d129770 .part L_0x562b8d127c30, 0, 1;
L_0x562b8d129cb0 .part L_0x562b8d128e00, 1, 1;
L_0x562b8d129de0 .part L_0x562b8d127c30, 1, 1;
L_0x562b8d129fa0 .concat8 [ 1 1 0 0], L_0x562b8d1291a0, L_0x562b8d1299e0;
S_0x562b8c02d850 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0543c0;
 .timescale 0 0;
P_0x562b8c1209a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c02ff80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c02d850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d129450 .functor OR 1, L_0x562b8d1290c0, L_0x562b8d129330, C4<0>, C4<0>;
v0x562b8cc215d0_0 .net "S", 0 0, L_0x562b8d1291a0;  1 drivers
v0x562b8cc21f70_0 .net "a", 0 0, L_0x562b8d129590;  1 drivers
v0x562b8cc22890_0 .net "b", 0 0, L_0x562b8d129770;  1 drivers
v0x562b8cc23d00_0 .net "cin", 0 0, L_0x562b8d12a040;  alias, 1 drivers
v0x562b8cc246a0_0 .net "cout", 0 0, L_0x562b8d129450;  alias, 1 drivers
v0x562b8cc24fc0_0 .net "cout1", 0 0, L_0x562b8d1290c0;  1 drivers
v0x562b8cc26430_0 .net "cout2", 0 0, L_0x562b8d129330;  1 drivers
v0x562b8cc26dd0_0 .net "s1", 0 0, L_0x562b8d128fc0;  1 drivers
S_0x562b8c017530 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c02ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d128fc0 .functor XOR 1, L_0x562b8d129590, L_0x562b8d129770, C4<0>, C4<0>;
L_0x562b8d1290c0 .functor AND 1, L_0x562b8d129590, L_0x562b8d129770, C4<1>, C4<1>;
v0x562b8cc1a9e0_0 .net "S", 0 0, L_0x562b8d128fc0;  alias, 1 drivers
v0x562b8cc1b300_0 .net "a", 0 0, L_0x562b8d129590;  alias, 1 drivers
v0x562b8cc1c770_0 .net "b", 0 0, L_0x562b8d129770;  alias, 1 drivers
v0x562b8cc1d110_0 .net "cout", 0 0, L_0x562b8d1290c0;  alias, 1 drivers
S_0x562b8c035b20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c02ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1291a0 .functor XOR 1, L_0x562b8d12a040, L_0x562b8d128fc0, C4<0>, C4<0>;
L_0x562b8d129330 .functor AND 1, L_0x562b8d12a040, L_0x562b8d128fc0, C4<1>, C4<1>;
v0x562b8cc1da30_0 .net "S", 0 0, L_0x562b8d1291a0;  alias, 1 drivers
v0x562b8cc1eea0_0 .net "a", 0 0, L_0x562b8d12a040;  alias, 1 drivers
v0x562b8cc1f840_0 .net "b", 0 0, L_0x562b8d128fc0;  alias, 1 drivers
v0x562b8cc20160_0 .net "cout", 0 0, L_0x562b8d129330;  alias, 1 drivers
S_0x562b8c038250 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0543c0;
 .timescale 0 0;
P_0x562b8c1097d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c03a980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c038250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d129bb0 .functor OR 1, L_0x562b8d129950, L_0x562b8d129b20, C4<0>, C4<0>;
v0x562b8cc2e360_0 .net "S", 0 0, L_0x562b8d1299e0;  1 drivers
v0x562b8cc2ec80_0 .net "a", 0 0, L_0x562b8d129cb0;  1 drivers
v0x562b8cc300f0_0 .net "b", 0 0, L_0x562b8d129de0;  1 drivers
v0x562b8cc30a90_0 .net "cin", 0 0, L_0x562b8d129450;  alias, 1 drivers
v0x562b8cc313b0_0 .net "cout", 0 0, L_0x562b8d129bb0;  alias, 1 drivers
v0x562b8cc32820_0 .net "cout1", 0 0, L_0x562b8d129950;  1 drivers
v0x562b8cc331c0_0 .net "cout2", 0 0, L_0x562b8d129b20;  1 drivers
v0x562b8cc33ae0_0 .net "s1", 0 0, L_0x562b8d1298a0;  1 drivers
S_0x562b8c04e080 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c03a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1298a0 .functor XOR 1, L_0x562b8d129cb0, L_0x562b8d129de0, C4<0>, C4<0>;
L_0x562b8d129950 .functor AND 1, L_0x562b8d129cb0, L_0x562b8d129de0, C4<1>, C4<1>;
v0x562b8cc276f0_0 .net "S", 0 0, L_0x562b8d1298a0;  alias, 1 drivers
v0x562b8cc28b60_0 .net "a", 0 0, L_0x562b8d129cb0;  alias, 1 drivers
v0x562b8cc29500_0 .net "b", 0 0, L_0x562b8d129de0;  alias, 1 drivers
v0x562b8cc29e20_0 .net "cout", 0 0, L_0x562b8d129950;  alias, 1 drivers
S_0x562b8c02b120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c03a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1299e0 .functor XOR 1, L_0x562b8d129450, L_0x562b8d1298a0, C4<0>, C4<0>;
L_0x562b8d129b20 .functor AND 1, L_0x562b8d129450, L_0x562b8d1298a0, C4<1>, C4<1>;
v0x562b8cc2b290_0 .net "S", 0 0, L_0x562b8d1299e0;  alias, 1 drivers
v0x562b8cc2bc30_0 .net "a", 0 0, L_0x562b8d129450;  alias, 1 drivers
v0x562b8cc2c550_0 .net "b", 0 0, L_0x562b8d1298a0;  alias, 1 drivers
v0x562b8cc2d9c0_0 .net "cout", 0 0, L_0x562b8d129b20;  alias, 1 drivers
S_0x562b8bff44e0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c0e9080 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dc2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d12c3e0 .functor BUFZ 1, L_0x7f38f70dc2f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d12c470 .functor BUFZ 1, L_0x562b8d12bf90, C4<0>, C4<0>, C4<0>;
v0x562b8cc98580_0 .net "S", 3 0, L_0x562b8d12c340;  alias, 1 drivers
v0x562b8cc98ea0_0 .net "a", 3 0, L_0x562b8d12a210;  alias, 1 drivers
v0x562b8cc9a310_0 .net "b", 3 0, L_0x562b8d12a2d0;  alias, 1 drivers
v0x562b8cc9acb0 .array "carry", 0 4;
v0x562b8cc9acb0_0 .net v0x562b8cc9acb0 0, 0 0, L_0x562b8d12c3e0; 1 drivers
v0x562b8cc9acb0_1 .net v0x562b8cc9acb0 1, 0 0, L_0x562b8d12aa60; 1 drivers
v0x562b8cc9acb0_2 .net v0x562b8cc9acb0 2, 0 0, L_0x562b8d12b130; 1 drivers
v0x562b8cc9acb0_3 .net v0x562b8cc9acb0 3, 0 0, L_0x562b8d12b8e0; 1 drivers
v0x562b8cc9acb0_4 .net v0x562b8cc9acb0 4, 0 0, L_0x562b8d12bf90; 1 drivers
v0x562b8cc9b5d0_0 .net "cin", 0 0, L_0x7f38f70dc2f8;  1 drivers
v0x562b8cc9ca40_0 .net "cout", 0 0, L_0x562b8d12c470;  alias, 1 drivers
L_0x562b8d12aba0 .part L_0x562b8d12a210, 0, 1;
L_0x562b8d12acf0 .part L_0x562b8d12a2d0, 0, 1;
L_0x562b8d12b270 .part L_0x562b8d12a210, 1, 1;
L_0x562b8d12b430 .part L_0x562b8d12a2d0, 1, 1;
L_0x562b8d12ba20 .part L_0x562b8d12a210, 2, 1;
L_0x562b8d12bb50 .part L_0x562b8d12a2d0, 2, 1;
L_0x562b8d12c090 .part L_0x562b8d12a210, 3, 1;
L_0x562b8d12c1c0 .part L_0x562b8d12a2d0, 3, 1;
L_0x562b8d12c340 .concat8 [ 1 1 1 1], L_0x562b8d12a7b0, L_0x562b8d12af60, L_0x562b8d12b710, L_0x562b8d12bdc0;
S_0x562b8bfdba90 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8bff44e0;
 .timescale 0 0;
P_0x562b8c15a870 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8bffa080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bfdba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12aa60 .functor OR 1, L_0x562b8d12a6d0, L_0x562b8d12a940, C4<0>, C4<0>;
v0x562b8cc6a260_0 .net "S", 0 0, L_0x562b8d12a7b0;  1 drivers
v0x562b8cc6b6d0_0 .net "a", 0 0, L_0x562b8d12aba0;  1 drivers
v0x562b8cc6c070_0 .net "b", 0 0, L_0x562b8d12acf0;  1 drivers
v0x562b8cc6c990_0 .net "cin", 0 0, L_0x562b8d12c3e0;  alias, 1 drivers
v0x562b8cc6de00_0 .net "cout", 0 0, L_0x562b8d12aa60;  alias, 1 drivers
v0x562b8cc6e7a0_0 .net "cout1", 0 0, L_0x562b8d12a6d0;  1 drivers
v0x562b8cc6f0c0_0 .net "cout2", 0 0, L_0x562b8d12a940;  1 drivers
v0x562b8cc70530_0 .net "s1", 0 0, L_0x562b8d12a5c0;  1 drivers
S_0x562b8bffc7b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bffa080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12a5c0 .functor XOR 1, L_0x562b8d12aba0, L_0x562b8d12acf0, C4<0>, C4<0>;
L_0x562b8d12a6d0 .functor AND 1, L_0x562b8d12aba0, L_0x562b8d12acf0, C4<1>, C4<1>;
v0x562b8cc64a30_0 .net "S", 0 0, L_0x562b8d12a5c0;  alias, 1 drivers
v0x562b8cc652b0_0 .net "a", 0 0, L_0x562b8d12aba0;  alias, 1 drivers
v0x562b8cc66010_0 .net "b", 0 0, L_0x562b8d12acf0;  alias, 1 drivers
v0x562b8cc66870_0 .net "cout", 0 0, L_0x562b8d12a6d0;  alias, 1 drivers
S_0x562b8bffeee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bffa080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12a7b0 .functor XOR 1, L_0x562b8d12c3e0, L_0x562b8d12a5c0, C4<0>, C4<0>;
L_0x562b8d12a940 .functor AND 1, L_0x562b8d12c3e0, L_0x562b8d12a5c0, C4<1>, C4<1>;
v0x562b8cc67210_0 .net "S", 0 0, L_0x562b8d12a7b0;  alias, 1 drivers
v0x562b8cc67b30_0 .net "a", 0 0, L_0x562b8d12c3e0;  alias, 1 drivers
v0x562b8cc68fa0_0 .net "b", 0 0, L_0x562b8d12a5c0;  alias, 1 drivers
v0x562b8cc69940_0 .net "cout", 0 0, L_0x562b8d12a940;  alias, 1 drivers
S_0x562b8c01df10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8bff44e0;
 .timescale 0 0;
P_0x562b8c0d47e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c023c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c01df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12b130 .functor OR 1, L_0x562b8d12aed0, L_0x562b8d12b0a0, C4<0>, C4<0>;
v0x562b8cc77ac0_0 .net "S", 0 0, L_0x562b8d12af60;  1 drivers
v0x562b8cc78460_0 .net "a", 0 0, L_0x562b8d12b270;  1 drivers
v0x562b8cc78d80_0 .net "b", 0 0, L_0x562b8d12b430;  1 drivers
v0x562b8cc7a1f0_0 .net "cin", 0 0, L_0x562b8d12aa60;  alias, 1 drivers
v0x562b8cc7ab90_0 .net "cout", 0 0, L_0x562b8d12b130;  alias, 1 drivers
v0x562b8cc7b4b0_0 .net "cout1", 0 0, L_0x562b8d12aed0;  1 drivers
v0x562b8cc7c920_0 .net "cout2", 0 0, L_0x562b8d12b0a0;  1 drivers
v0x562b8cc7d2c0_0 .net "s1", 0 0, L_0x562b8d12ae20;  1 drivers
S_0x562b8bff1db0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c023c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12ae20 .functor XOR 1, L_0x562b8d12b270, L_0x562b8d12b430, C4<0>, C4<0>;
L_0x562b8d12aed0 .functor AND 1, L_0x562b8d12b270, L_0x562b8d12b430, C4<1>, C4<1>;
v0x562b8cc70ed0_0 .net "S", 0 0, L_0x562b8d12ae20;  alias, 1 drivers
v0x562b8cc717f0_0 .net "a", 0 0, L_0x562b8d12b270;  alias, 1 drivers
v0x562b8cc72c60_0 .net "b", 0 0, L_0x562b8d12b430;  alias, 1 drivers
v0x562b8cc73600_0 .net "cout", 0 0, L_0x562b8d12aed0;  alias, 1 drivers
S_0x562b8c1fb2e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c023c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12af60 .functor XOR 1, L_0x562b8d12aa60, L_0x562b8d12ae20, C4<0>, C4<0>;
L_0x562b8d12b0a0 .functor AND 1, L_0x562b8d12aa60, L_0x562b8d12ae20, C4<1>, C4<1>;
v0x562b8cc73f20_0 .net "S", 0 0, L_0x562b8d12af60;  alias, 1 drivers
v0x562b8cc75390_0 .net "a", 0 0, L_0x562b8d12aa60;  alias, 1 drivers
v0x562b8cc75d30_0 .net "b", 0 0, L_0x562b8d12ae20;  alias, 1 drivers
v0x562b8cc76650_0 .net "cout", 0 0, L_0x562b8d12b0a0;  alias, 1 drivers
S_0x562b8c040b30 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8bff44e0;
 .timescale 0 0;
P_0x562b8c092950 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c046e70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c040b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12b8e0 .functor OR 1, L_0x562b8d12b680, L_0x562b8d12b850, C4<0>, C4<0>;
v0x562b8cc84850_0 .net "S", 0 0, L_0x562b8d12b710;  1 drivers
v0x562b8cc85170_0 .net "a", 0 0, L_0x562b8d12ba20;  1 drivers
v0x562b8cc865e0_0 .net "b", 0 0, L_0x562b8d12bb50;  1 drivers
v0x562b8cc86f80_0 .net "cin", 0 0, L_0x562b8d12b130;  alias, 1 drivers
v0x562b8cc878a0_0 .net "cout", 0 0, L_0x562b8d12b8e0;  alias, 1 drivers
v0x562b8cc88d10_0 .net "cout1", 0 0, L_0x562b8d12b680;  1 drivers
v0x562b8cc896b0_0 .net "cout2", 0 0, L_0x562b8d12b850;  1 drivers
v0x562b8cc89fd0_0 .net "s1", 0 0, L_0x562b8d12b5f0;  1 drivers
S_0x562b8c03e960 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c046e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12b5f0 .functor XOR 1, L_0x562b8d12ba20, L_0x562b8d12bb50, C4<0>, C4<0>;
L_0x562b8d12b680 .functor AND 1, L_0x562b8d12ba20, L_0x562b8d12bb50, C4<1>, C4<1>;
v0x562b8cc7dbe0_0 .net "S", 0 0, L_0x562b8d12b5f0;  alias, 1 drivers
v0x562b8cc7f050_0 .net "a", 0 0, L_0x562b8d12ba20;  alias, 1 drivers
v0x562b8cc7f9f0_0 .net "b", 0 0, L_0x562b8d12bb50;  alias, 1 drivers
v0x562b8cc80310_0 .net "cout", 0 0, L_0x562b8d12b680;  alias, 1 drivers
S_0x562b8bfe2470 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c046e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12b710 .functor XOR 1, L_0x562b8d12b130, L_0x562b8d12b5f0, C4<0>, C4<0>;
L_0x562b8d12b850 .functor AND 1, L_0x562b8d12b130, L_0x562b8d12b5f0, C4<1>, C4<1>;
v0x562b8cc81780_0 .net "S", 0 0, L_0x562b8d12b710;  alias, 1 drivers
v0x562b8cc82120_0 .net "a", 0 0, L_0x562b8d12b130;  alias, 1 drivers
v0x562b8cc82a40_0 .net "b", 0 0, L_0x562b8d12b5f0;  alias, 1 drivers
v0x562b8cc83eb0_0 .net "cout", 0 0, L_0x562b8d12b850;  alias, 1 drivers
S_0x562b8bfe81b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8bff44e0;
 .timescale 0 0;
P_0x562b8c0bb600 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8bfef680 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bfe81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12bf90 .functor OR 1, L_0x562b8d12bd30, L_0x562b8d12bf00, C4<0>, C4<0>;
v0x562b8cc91910_0 .net "S", 0 0, L_0x562b8d12bdc0;  1 drivers
v0x562b8cc92d80_0 .net "a", 0 0, L_0x562b8d12c090;  1 drivers
v0x562b8cc93720_0 .net "b", 0 0, L_0x562b8d12c1c0;  1 drivers
v0x562b8cc94040_0 .net "cin", 0 0, L_0x562b8d12b8e0;  alias, 1 drivers
v0x562b8cc954b0_0 .net "cout", 0 0, L_0x562b8d12bf90;  alias, 1 drivers
v0x562b8cc95e50_0 .net "cout1", 0 0, L_0x562b8d12bd30;  1 drivers
v0x562b8cc96770_0 .net "cout2", 0 0, L_0x562b8d12bf00;  1 drivers
v0x562b8cc97be0_0 .net "s1", 0 0, L_0x562b8d12bc80;  1 drivers
S_0x562b8c20d340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bfef680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12bc80 .functor XOR 1, L_0x562b8d12c090, L_0x562b8d12c1c0, C4<0>, C4<0>;
L_0x562b8d12bd30 .functor AND 1, L_0x562b8d12c090, L_0x562b8d12c1c0, C4<1>, C4<1>;
v0x562b8cc8c3b0_0 .net "S", 0 0, L_0x562b8d12bc80;  alias, 1 drivers
v0x562b8cc8caa0_0 .net "a", 0 0, L_0x562b8d12c090;  alias, 1 drivers
v0x562b8cc8d6c0_0 .net "b", 0 0, L_0x562b8d12c1c0;  alias, 1 drivers
v0x562b8cc8df20_0 .net "cout", 0 0, L_0x562b8d12bd30;  alias, 1 drivers
S_0x562b8c7f0b80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bfef680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12bdc0 .functor XOR 1, L_0x562b8d12b8e0, L_0x562b8d12bc80, C4<0>, C4<0>;
L_0x562b8d12bf00 .functor AND 1, L_0x562b8d12b8e0, L_0x562b8d12bc80, C4<1>, C4<1>;
v0x562b8cc8e8c0_0 .net "S", 0 0, L_0x562b8d12bdc0;  alias, 1 drivers
v0x562b8cc8f1e0_0 .net "a", 0 0, L_0x562b8d12b8e0;  alias, 1 drivers
v0x562b8cc90650_0 .net "b", 0 0, L_0x562b8d12bc80;  alias, 1 drivers
v0x562b8cc90ff0_0 .net "cout", 0 0, L_0x562b8d12bf00;  alias, 1 drivers
S_0x562b8c7de0c0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c0a4a70 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d126880 .functor NOT 2, L_0x562b8d1267c0, C4<00>, C4<00>, C4<00>;
v0x562b8ccbe470_0 .net "cout", 0 0, L_0x562b8d127b10;  1 drivers
v0x562b8ccbee10_0 .net "i", 1 0, L_0x562b8d1267c0;  alias, 1 drivers
v0x562b8ccbf730_0 .net "o", 1 0, L_0x562b8d1279e0;  alias, 1 drivers
v0x562b8ccc0ba0_0 .net "temp2", 1 0, L_0x562b8d126880;  1 drivers
S_0x562b8c1fd4b0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c7de0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c091020 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dc148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d127a80 .functor BUFZ 1, L_0x7f38f70dc148, C4<0>, C4<0>, C4<0>;
L_0x562b8d127b10 .functor BUFZ 1, L_0x562b8d1275f0, C4<0>, C4<0>, C4<0>;
v0x562b8ccb9610_0 .net "S", 1 0, L_0x562b8d1279e0;  alias, 1 drivers
v0x562b8ccb9fb0_0 .net "a", 1 0, L_0x562b8d126880;  alias, 1 drivers
L_0x7f38f70dc100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ccba8d0_0 .net "b", 1 0, L_0x7f38f70dc100;  1 drivers
v0x562b8ccbbd40 .array "carry", 0 2;
v0x562b8ccbbd40_0 .net v0x562b8ccbbd40 0, 0 0, L_0x562b8d127a80; 1 drivers
v0x562b8ccbbd40_1 .net v0x562b8ccbbd40 1, 0 0, L_0x562b8d126ef0; 1 drivers
v0x562b8ccbbd40_2 .net v0x562b8ccbbd40 2, 0 0, L_0x562b8d1275f0; 1 drivers
v0x562b8ccbc6e0_0 .net "cin", 0 0, L_0x7f38f70dc148;  1 drivers
v0x562b8ccbd000_0 .net "cout", 0 0, L_0x562b8d127b10;  alias, 1 drivers
L_0x562b8d127030 .part L_0x562b8d126880, 0, 1;
L_0x562b8d127180 .part L_0x7f38f70dc100, 0, 1;
L_0x562b8d1276f0 .part L_0x562b8d126880, 1, 1;
L_0x562b8d1278b0 .part L_0x7f38f70dc100, 1, 1;
L_0x562b8d1279e0 .concat8 [ 1 1 0 0], L_0x562b8d126c40, L_0x562b8d1273d0;
S_0x562b8c1ffd30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c1fd4b0;
 .timescale 0 0;
P_0x562b8c0696a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c2025b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1ffd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d126ef0 .functor OR 1, L_0x562b8d126b60, L_0x562b8d126dd0, C4<0>, C4<0>;
v0x562b8cca3fd0_0 .net "S", 0 0, L_0x562b8d126c40;  1 drivers
v0x562b8cca4970_0 .net "a", 0 0, L_0x562b8d127030;  1 drivers
v0x562b8cca5290_0 .net "b", 0 0, L_0x562b8d127180;  1 drivers
v0x562b8cca6700_0 .net "cin", 0 0, L_0x562b8d127a80;  alias, 1 drivers
v0x562b8cca70a0_0 .net "cout", 0 0, L_0x562b8d126ef0;  alias, 1 drivers
v0x562b8cca79c0_0 .net "cout1", 0 0, L_0x562b8d126b60;  1 drivers
v0x562b8cca8e30_0 .net "cout2", 0 0, L_0x562b8d126dd0;  1 drivers
v0x562b8cca97d0_0 .net "s1", 0 0, L_0x562b8d126a10;  1 drivers
S_0x562b8c2084e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2025b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d126a10 .functor XOR 1, L_0x562b8d127030, L_0x562b8d127180, C4<0>, C4<0>;
L_0x562b8d126b60 .functor AND 1, L_0x562b8d127030, L_0x562b8d127180, C4<1>, C4<1>;
v0x562b8cc9d3e0_0 .net "S", 0 0, L_0x562b8d126a10;  alias, 1 drivers
v0x562b8cc9dd00_0 .net "a", 0 0, L_0x562b8d127030;  alias, 1 drivers
v0x562b8cc9f170_0 .net "b", 0 0, L_0x562b8d127180;  alias, 1 drivers
v0x562b8cc9fb10_0 .net "cout", 0 0, L_0x562b8d126b60;  alias, 1 drivers
S_0x562b8c20ac10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2025b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d126c40 .functor XOR 1, L_0x562b8d127a80, L_0x562b8d126a10, C4<0>, C4<0>;
L_0x562b8d126dd0 .functor AND 1, L_0x562b8d127a80, L_0x562b8d126a10, C4<1>, C4<1>;
v0x562b8cca0430_0 .net "S", 0 0, L_0x562b8d126c40;  alias, 1 drivers
v0x562b8cca18a0_0 .net "a", 0 0, L_0x562b8d127a80;  alias, 1 drivers
v0x562b8cca2240_0 .net "b", 0 0, L_0x562b8d126a10;  alias, 1 drivers
v0x562b8cca2b60_0 .net "cout", 0 0, L_0x562b8d126dd0;  alias, 1 drivers
S_0x562b8c801290 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c1fd4b0;
 .timescale 0 0;
P_0x562b8c070080 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c7ea490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c801290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1275f0 .functor OR 1, L_0x562b8d127340, L_0x562b8d127560, C4<0>, C4<0>;
v0x562b8ccb0d60_0 .net "S", 0 0, L_0x562b8d1273d0;  1 drivers
v0x562b8ccb1680_0 .net "a", 0 0, L_0x562b8d1276f0;  1 drivers
v0x562b8ccb5020_0 .net "b", 0 0, L_0x562b8d1278b0;  1 drivers
v0x562b8ccb58a0_0 .net "cin", 0 0, L_0x562b8d126ef0;  alias, 1 drivers
v0x562b8ccb6600_0 .net "cout", 0 0, L_0x562b8d1275f0;  alias, 1 drivers
v0x562b8ccb6ee0_0 .net "cout1", 0 0, L_0x562b8d127340;  1 drivers
v0x562b8ccb7880_0 .net "cout2", 0 0, L_0x562b8d127560;  1 drivers
v0x562b8ccb81a0_0 .net "s1", 0 0, L_0x562b8d1272b0;  1 drivers
S_0x562b8c7ecd10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7ea490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1272b0 .functor XOR 1, L_0x562b8d1276f0, L_0x562b8d1278b0, C4<0>, C4<0>;
L_0x562b8d127340 .functor AND 1, L_0x562b8d1276f0, L_0x562b8d1278b0, C4<1>, C4<1>;
v0x562b8ccaa0f0_0 .net "S", 0 0, L_0x562b8d1272b0;  alias, 1 drivers
v0x562b8ccab560_0 .net "a", 0 0, L_0x562b8d1276f0;  alias, 1 drivers
v0x562b8ccabf00_0 .net "b", 0 0, L_0x562b8d1278b0;  alias, 1 drivers
v0x562b8ccac820_0 .net "cout", 0 0, L_0x562b8d127340;  alias, 1 drivers
S_0x562b8c7f4ea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7ea490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1273d0 .functor XOR 1, L_0x562b8d126ef0, L_0x562b8d1272b0, C4<0>, C4<0>;
L_0x562b8d127560 .functor AND 1, L_0x562b8d126ef0, L_0x562b8d1272b0, C4<1>, C4<1>;
v0x562b8ccadc90_0 .net "S", 0 0, L_0x562b8d1273d0;  alias, 1 drivers
v0x562b8ccae630_0 .net "a", 0 0, L_0x562b8d126ef0;  alias, 1 drivers
v0x562b8ccaef50_0 .net "b", 0 0, L_0x562b8d1272b0;  alias, 1 drivers
v0x562b8ccb03c0_0 .net "cout", 0 0, L_0x562b8d127560;  alias, 1 drivers
S_0x562b8c7f75d0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c0fc400;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c050050 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d12e3a0 .functor BUFZ 1, L_0x562b8d12c470, C4<0>, C4<0>, C4<0>;
L_0x562b8d12e4e0 .functor BUFZ 1, L_0x562b8d12dec0, C4<0>, C4<0>, C4<0>;
v0x562b8cd01940_0 .net "S", 3 0, L_0x562b8d12e270;  alias, 1 drivers
v0x562b8cc3c610_0 .net "a", 3 0, L_0x562b8d12c340;  alias, 1 drivers
v0x562b8cc3cf30_0 .net "b", 3 0, L_0x562b8d12a410;  alias, 1 drivers
v0x562b8cc3dc90 .array "carry", 0 4;
v0x562b8cc3dc90_0 .net v0x562b8cc3dc90 0, 0 0, L_0x562b8d12e3a0; 1 drivers
v0x562b8cc3dc90_1 .net v0x562b8cc3dc90 1, 0 0, L_0x562b8d12c990; 1 drivers
v0x562b8cc3dc90_2 .net v0x562b8cc3dc90 2, 0 0, L_0x562b8d12d0f0; 1 drivers
v0x562b8cc3dc90_3 .net v0x562b8cc3dc90 3, 0 0, L_0x562b8d12d810; 1 drivers
v0x562b8cc3dc90_4 .net v0x562b8cc3dc90 4, 0 0, L_0x562b8d12dec0; 1 drivers
v0x562b8cc3e4f0_0 .net "cin", 0 0, L_0x562b8d12c470;  alias, 1 drivers
v0x562b8cc3ee90_0 .net "cout", 0 0, L_0x562b8d12e4e0;  alias, 1 drivers
L_0x562b8d12cad0 .part L_0x562b8d12c340, 0, 1;
L_0x562b8d12ccb0 .part L_0x562b8d12a410, 0, 1;
L_0x562b8d12d230 .part L_0x562b8d12c340, 1, 1;
L_0x562b8d12d360 .part L_0x562b8d12a410, 1, 1;
L_0x562b8d12d950 .part L_0x562b8d12c340, 2, 1;
L_0x562b8d12da80 .part L_0x562b8d12a410, 2, 1;
L_0x562b8d12dfc0 .part L_0x562b8d12c340, 3, 1;
L_0x562b8d12e0f0 .part L_0x562b8d12a410, 3, 1;
L_0x562b8d12e270 .concat8 [ 1 1 1 1], L_0x562b8d12c6e0, L_0x562b8d12cf20, L_0x562b8d12d640, L_0x562b8d12dcf0;
S_0x562b8c7f9d00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c7f75d0;
 .timescale 0 0;
P_0x562b8c03ab40 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c7fc430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7f9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12c990 .functor OR 1, L_0x562b8d12c600, L_0x562b8d12c870, C4<0>, C4<0>;
v0x562b8ccc8130_0 .net "S", 0 0, L_0x562b8d12c6e0;  1 drivers
v0x562b8ccc8ad0_0 .net "a", 0 0, L_0x562b8d12cad0;  1 drivers
v0x562b8ccc93f0_0 .net "b", 0 0, L_0x562b8d12ccb0;  1 drivers
v0x562b8ccca860_0 .net "cin", 0 0, L_0x562b8d12e3a0;  alias, 1 drivers
v0x562b8cccb200_0 .net "cout", 0 0, L_0x562b8d12c990;  alias, 1 drivers
v0x562b8cccbb20_0 .net "cout1", 0 0, L_0x562b8d12c600;  1 drivers
v0x562b8ccccf90_0 .net "cout2", 0 0, L_0x562b8d12c870;  1 drivers
v0x562b8cccd930_0 .net "s1", 0 0, L_0x562b8d12c500;  1 drivers
S_0x562b8c7feb60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7fc430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12c500 .functor XOR 1, L_0x562b8d12cad0, L_0x562b8d12ccb0, C4<0>, C4<0>;
L_0x562b8d12c600 .functor AND 1, L_0x562b8d12cad0, L_0x562b8d12ccb0, C4<1>, C4<1>;
v0x562b8ccc1540_0 .net "S", 0 0, L_0x562b8d12c500;  alias, 1 drivers
v0x562b8ccc1e60_0 .net "a", 0 0, L_0x562b8d12cad0;  alias, 1 drivers
v0x562b8ccc32d0_0 .net "b", 0 0, L_0x562b8d12ccb0;  alias, 1 drivers
v0x562b8ccc3c70_0 .net "cout", 0 0, L_0x562b8d12c600;  alias, 1 drivers
S_0x562b8c7e7c10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7fc430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12c6e0 .functor XOR 1, L_0x562b8d12e3a0, L_0x562b8d12c500, C4<0>, C4<0>;
L_0x562b8d12c870 .functor AND 1, L_0x562b8d12e3a0, L_0x562b8d12c500, C4<1>, C4<1>;
v0x562b8ccc4590_0 .net "S", 0 0, L_0x562b8d12c6e0;  alias, 1 drivers
v0x562b8ccc5a00_0 .net "a", 0 0, L_0x562b8d12e3a0;  alias, 1 drivers
v0x562b8ccc63a0_0 .net "b", 0 0, L_0x562b8d12c500;  alias, 1 drivers
v0x562b8ccc6cc0_0 .net "cout", 0 0, L_0x562b8d12c870;  alias, 1 drivers
S_0x562b8c65a9b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c7f75d0;
 .timescale 0 0;
P_0x562b8c02da10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c858c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c65a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12d0f0 .functor OR 1, L_0x562b8d12ce90, L_0x562b8d12d060, C4<0>, C4<0>;
v0x562b8ccd4ec0_0 .net "S", 0 0, L_0x562b8d12cf20;  1 drivers
v0x562b8ccd57e0_0 .net "a", 0 0, L_0x562b8d12d230;  1 drivers
v0x562b8ccd6c50_0 .net "b", 0 0, L_0x562b8d12d360;  1 drivers
v0x562b8ccd75f0_0 .net "cin", 0 0, L_0x562b8d12c990;  alias, 1 drivers
v0x562b8ccd7f10_0 .net "cout", 0 0, L_0x562b8d12d0f0;  alias, 1 drivers
v0x562b8ccd9380_0 .net "cout1", 0 0, L_0x562b8d12ce90;  1 drivers
v0x562b8ccd9d20_0 .net "cout2", 0 0, L_0x562b8d12d060;  1 drivers
v0x562b8ccda640_0 .net "s1", 0 0, L_0x562b8d12cde0;  1 drivers
S_0x562b8c972b90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c858c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12cde0 .functor XOR 1, L_0x562b8d12d230, L_0x562b8d12d360, C4<0>, C4<0>;
L_0x562b8d12ce90 .functor AND 1, L_0x562b8d12d230, L_0x562b8d12d360, C4<1>, C4<1>;
v0x562b8ccce250_0 .net "S", 0 0, L_0x562b8d12cde0;  alias, 1 drivers
v0x562b8cccf6c0_0 .net "a", 0 0, L_0x562b8d12d230;  alias, 1 drivers
v0x562b8ccd0060_0 .net "b", 0 0, L_0x562b8d12d360;  alias, 1 drivers
v0x562b8ccd0980_0 .net "cout", 0 0, L_0x562b8d12ce90;  alias, 1 drivers
S_0x562b8cabaa60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c858c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12cf20 .functor XOR 1, L_0x562b8d12c990, L_0x562b8d12cde0, C4<0>, C4<0>;
L_0x562b8d12d060 .functor AND 1, L_0x562b8d12c990, L_0x562b8d12cde0, C4<1>, C4<1>;
v0x562b8ccd1df0_0 .net "S", 0 0, L_0x562b8d12cf20;  alias, 1 drivers
v0x562b8ccd2790_0 .net "a", 0 0, L_0x562b8d12c990;  alias, 1 drivers
v0x562b8ccd30b0_0 .net "b", 0 0, L_0x562b8d12cde0;  alias, 1 drivers
v0x562b8ccd4520_0 .net "cout", 0 0, L_0x562b8d12d060;  alias, 1 drivers
S_0x562b8c7e0290 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c7f75d0;
 .timescale 0 0;
P_0x562b8c006a10 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c7e2b10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7e0290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12d810 .functor OR 1, L_0x562b8d12d5b0, L_0x562b8d12d780, C4<0>, C4<0>;
v0x562b8cce4300_0 .net "S", 0 0, L_0x562b8d12d640;  1 drivers
v0x562b8cce6110_0 .net "a", 0 0, L_0x562b8d12d950;  1 drivers
v0x562b8cce6a30_0 .net "b", 0 0, L_0x562b8d12da80;  1 drivers
v0x562b8cce8840_0 .net "cin", 0 0, L_0x562b8d12d0f0;  alias, 1 drivers
v0x562b8cce9160_0 .net "cout", 0 0, L_0x562b8d12d810;  alias, 1 drivers
v0x562b8cceaf70_0 .net "cout1", 0 0, L_0x562b8d12d5b0;  1 drivers
v0x562b8cceb890_0 .net "cout2", 0 0, L_0x562b8d12d780;  1 drivers
v0x562b8cced6a0_0 .net "s1", 0 0, L_0x562b8d12d520;  1 drivers
S_0x562b8c7e5390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7e2b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12d520 .functor XOR 1, L_0x562b8d12d950, L_0x562b8d12da80, C4<0>, C4<0>;
L_0x562b8d12d5b0 .functor AND 1, L_0x562b8d12d950, L_0x562b8d12da80, C4<1>, C4<1>;
v0x562b8ccdbab0_0 .net "S", 0 0, L_0x562b8d12d520;  alias, 1 drivers
v0x562b8ccdc450_0 .net "a", 0 0, L_0x562b8d12d950;  alias, 1 drivers
v0x562b8ccdcd70_0 .net "b", 0 0, L_0x562b8d12da80;  alias, 1 drivers
v0x562b8ccdeb80_0 .net "cout", 0 0, L_0x562b8d12d5b0;  alias, 1 drivers
S_0x562b8c512ae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7e2b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12d640 .functor XOR 1, L_0x562b8d12d0f0, L_0x562b8d12d520, C4<0>, C4<0>;
L_0x562b8d12d780 .functor AND 1, L_0x562b8d12d0f0, L_0x562b8d12d520, C4<1>, C4<1>;
v0x562b8ccdf4a0_0 .net "S", 0 0, L_0x562b8d12d640;  alias, 1 drivers
v0x562b8cce12b0_0 .net "a", 0 0, L_0x562b8d12d0f0;  alias, 1 drivers
v0x562b8cce1bd0_0 .net "b", 0 0, L_0x562b8d12d520;  alias, 1 drivers
v0x562b8cce39e0_0 .net "cout", 0 0, L_0x562b8d12d780;  alias, 1 drivers
S_0x562b8bfed500 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c7f75d0;
 .timescale 0 0;
P_0x562b8bfef840 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c107490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bfed500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12dec0 .functor OR 1, L_0x562b8d12dc60, L_0x562b8d12de30, C4<0>, C4<0>;
v0x562b8ccf7c80_0 .net "S", 0 0, L_0x562b8d12dcf0;  1 drivers
v0x562b8ccf9a90_0 .net "a", 0 0, L_0x562b8d12dfc0;  1 drivers
v0x562b8ccfa3b0_0 .net "b", 0 0, L_0x562b8d12e0f0;  1 drivers
v0x562b8ccfc1c0_0 .net "cin", 0 0, L_0x562b8d12d810;  alias, 1 drivers
v0x562b8ccfcae0_0 .net "cout", 0 0, L_0x562b8d12dec0;  alias, 1 drivers
v0x562b8ccfe8f0_0 .net "cout1", 0 0, L_0x562b8d12dc60;  1 drivers
v0x562b8ccff210_0 .net "cout2", 0 0, L_0x562b8d12de30;  1 drivers
v0x562b8cd01020_0 .net "s1", 0 0, L_0x562b8d12dbb0;  1 drivers
S_0x562b8c24f290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c107490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12dbb0 .functor XOR 1, L_0x562b8d12dfc0, L_0x562b8d12e0f0, C4<0>, C4<0>;
L_0x562b8d12dc60 .functor AND 1, L_0x562b8d12dfc0, L_0x562b8d12e0f0, C4<1>, C4<1>;
v0x562b8ccedfc0_0 .net "S", 0 0, L_0x562b8d12dbb0;  alias, 1 drivers
v0x562b8ccefdd0_0 .net "a", 0 0, L_0x562b8d12dfc0;  alias, 1 drivers
v0x562b8ccf06f0_0 .net "b", 0 0, L_0x562b8d12e0f0;  alias, 1 drivers
v0x562b8ccf2500_0 .net "cout", 0 0, L_0x562b8d12dc60;  alias, 1 drivers
S_0x562b8c3f8b50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c107490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12dcf0 .functor XOR 1, L_0x562b8d12d810, L_0x562b8d12dbb0, C4<0>, C4<0>;
L_0x562b8d12de30 .functor AND 1, L_0x562b8d12d810, L_0x562b8d12dbb0, C4<1>, C4<1>;
v0x562b8ccf2e20_0 .net "S", 0 0, L_0x562b8d12dcf0;  alias, 1 drivers
v0x562b8ccf4c30_0 .net "a", 0 0, L_0x562b8d12d810;  alias, 1 drivers
v0x562b8ccf5550_0 .net "b", 0 0, L_0x562b8d12dbb0;  alias, 1 drivers
v0x562b8ccf7360_0 .net "cout", 0 0, L_0x562b8d12de30;  alias, 1 drivers
S_0x562b8cc51880 .scope module, "ins4" "rca_Nbit" 3 111, 3 18 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c03dfa0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dc3d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1327c0 .functor BUFZ 1, L_0x7f38f70dc3d0, C4<0>, C4<0>, C4<0>;
L_0x562b8d132850 .functor BUFZ 1, L_0x562b8d1321e0, C4<0>, C4<0>, C4<0>;
v0x562b8cd2d1c0_0 .net "S", 3 0, L_0x562b8d132720;  alias, 1 drivers
v0x562b8cd2efd0_0 .net "a", 3 0, L_0x562b8d11d7b0;  alias, 1 drivers
v0x562b8cd2f8f0_0 .net "b", 3 0, L_0x562b8d113ae0;  alias, 1 drivers
v0x562b8cd31700 .array "carry", 0 4;
v0x562b8cd31700_0 .net v0x562b8cd31700 0, 0 0, L_0x562b8d1327c0; 1 drivers
v0x562b8cd31700_1 .net v0x562b8cd31700 1, 0 0, L_0x562b8d130d30; 1 drivers
v0x562b8cd31700_2 .net v0x562b8cd31700 2, 0 0, L_0x562b8d131400; 1 drivers
v0x562b8cd31700_3 .net v0x562b8cd31700 3, 0 0, L_0x562b8d131ae0; 1 drivers
v0x562b8cd31700_4 .net v0x562b8cd31700 4, 0 0, L_0x562b8d1321e0; 1 drivers
v0x562b8cd32020_0 .net "cin", 0 0, L_0x7f38f70dc3d0;  1 drivers
v0x562b8cd33e30_0 .net "cout", 0 0, L_0x562b8d132850;  alias, 1 drivers
L_0x562b8d130e70 .part L_0x562b8d11d7b0, 0, 1;
L_0x562b8d130fc0 .part L_0x562b8d113ae0, 0, 1;
L_0x562b8d131540 .part L_0x562b8d11d7b0, 1, 1;
L_0x562b8d131670 .part L_0x562b8d113ae0, 1, 1;
L_0x562b8d131c20 .part L_0x562b8d11d7b0, 2, 1;
L_0x562b8d131d50 .part L_0x562b8d113ae0, 2, 1;
L_0x562b8d1322e0 .part L_0x562b8d11d7b0, 3, 1;
L_0x562b8d132520 .part L_0x562b8d113ae0, 3, 1;
L_0x562b8d132720 .concat8 [ 1 1 1 1], L_0x562b8d130a80, L_0x562b8d131230, L_0x562b8d1318c0, L_0x562b8d131fc0;
S_0x562b8cca12b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc51880;
 .timescale 0 0;
P_0x562b8c042b00 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc79c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cca12b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d130d30 .functor OR 1, L_0x562b8d1309a0, L_0x562b8d130c10, C4<0>, C4<0>;
v0x562b8cc5ec00_0 .net "S", 0 0, L_0x562b8d130a80;  1 drivers
v0x562b8cc5f520_0 .net "a", 0 0, L_0x562b8d130e70;  1 drivers
v0x562b8cc60990_0 .net "b", 0 0, L_0x562b8d130fc0;  1 drivers
v0x562b8cc61330_0 .net "cin", 0 0, L_0x562b8d1327c0;  alias, 1 drivers
v0x562b8cc61c50_0 .net "cout", 0 0, L_0x562b8d130d30;  alias, 1 drivers
v0x562b8cd03670_0 .net "cout1", 0 0, L_0x562b8d1309a0;  1 drivers
v0x562b8cd04750_0 .net "cout2", 0 0, L_0x562b8d130c10;  1 drivers
v0x562b8cd04e30_0 .net "s1", 0 0, L_0x562b8d1308a0;  1 drivers
S_0x562b8cc28570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc79c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1308a0 .functor XOR 1, L_0x562b8d130e70, L_0x562b8d130fc0, C4<0>, C4<0>;
L_0x562b8d1309a0 .functor AND 1, L_0x562b8d130e70, L_0x562b8d130fc0, C4<1>, C4<1>;
v0x562b8cc57f90_0 .net "S", 0 0, L_0x562b8d1308a0;  alias, 1 drivers
v0x562b8cc59400_0 .net "a", 0 0, L_0x562b8d130e70;  alias, 1 drivers
v0x562b8cc59da0_0 .net "b", 0 0, L_0x562b8d130fc0;  alias, 1 drivers
v0x562b8cc5a6c0_0 .net "cout", 0 0, L_0x562b8d1309a0;  alias, 1 drivers
S_0x562b8cc00ec0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc79c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d130a80 .functor XOR 1, L_0x562b8d1327c0, L_0x562b8d1308a0, C4<0>, C4<0>;
L_0x562b8d130c10 .functor AND 1, L_0x562b8d1327c0, L_0x562b8d1308a0, C4<1>, C4<1>;
v0x562b8cc5bb30_0 .net "S", 0 0, L_0x562b8d130a80;  alias, 1 drivers
v0x562b8cc5c4d0_0 .net "a", 0 0, L_0x562b8d1327c0;  alias, 1 drivers
v0x562b8cc5cdf0_0 .net "b", 0 0, L_0x562b8d1308a0;  alias, 1 drivers
v0x562b8cc5e260_0 .net "cout", 0 0, L_0x562b8d130c10;  alias, 1 drivers
S_0x562b8c7c84c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cc51880;
 .timescale 0 0;
P_0x562b8c20d500 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c7a0e10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7c84c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d131400 .functor OR 1, L_0x562b8d1311a0, L_0x562b8d131370, C4<0>, C4<0>;
v0x562b8cd0c190_0 .net "S", 0 0, L_0x562b8d131230;  1 drivers
v0x562b8cd0cb30_0 .net "a", 0 0, L_0x562b8d131540;  1 drivers
v0x562b8cd0d450_0 .net "b", 0 0, L_0x562b8d131670;  1 drivers
v0x562b8cd0e8c0_0 .net "cin", 0 0, L_0x562b8d130d30;  alias, 1 drivers
v0x562b8cd0f260_0 .net "cout", 0 0, L_0x562b8d131400;  alias, 1 drivers
v0x562b8cd0fb80_0 .net "cout1", 0 0, L_0x562b8d1311a0;  1 drivers
v0x562b8cd10ff0_0 .net "cout2", 0 0, L_0x562b8d131370;  1 drivers
v0x562b8cd11990_0 .net "s1", 0 0, L_0x562b8d1310f0;  1 drivers
S_0x562b8c3bcdb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7a0e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1310f0 .functor XOR 1, L_0x562b8d131540, L_0x562b8d131670, C4<0>, C4<0>;
L_0x562b8d1311a0 .functor AND 1, L_0x562b8d131540, L_0x562b8d131670, C4<1>, C4<1>;
v0x562b8cd05690_0 .net "S", 0 0, L_0x562b8d1310f0;  alias, 1 drivers
v0x562b8cd05ec0_0 .net "a", 0 0, L_0x562b8d131540;  alias, 1 drivers
v0x562b8cd07330_0 .net "b", 0 0, L_0x562b8d131670;  alias, 1 drivers
v0x562b8cd07cd0_0 .net "cout", 0 0, L_0x562b8d1311a0;  alias, 1 drivers
S_0x562b8c395700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7a0e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d131230 .functor XOR 1, L_0x562b8d130d30, L_0x562b8d1310f0, C4<0>, C4<0>;
L_0x562b8d131370 .functor AND 1, L_0x562b8d130d30, L_0x562b8d1310f0, C4<1>, C4<1>;
v0x562b8cd085f0_0 .net "S", 0 0, L_0x562b8d131230;  alias, 1 drivers
v0x562b8cd09a60_0 .net "a", 0 0, L_0x562b8d130d30;  alias, 1 drivers
v0x562b8cd0a400_0 .net "b", 0 0, L_0x562b8d1310f0;  alias, 1 drivers
v0x562b8cd0ad20_0 .net "cout", 0 0, L_0x562b8d131370;  alias, 1 drivers
S_0x562b8cd51a40 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cc51880;
 .timescale 0 0;
P_0x562b8c7e79c0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ccb3b00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd51a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d131ae0 .functor OR 1, L_0x562b8d131830, L_0x562b8d131a50, C4<0>, C4<0>;
v0x562b8cd18f20_0 .net "S", 0 0, L_0x562b8d1318c0;  1 drivers
v0x562b8cd19840_0 .net "a", 0 0, L_0x562b8d131c20;  1 drivers
v0x562b8cd1acb0_0 .net "b", 0 0, L_0x562b8d131d50;  1 drivers
v0x562b8cd1b650_0 .net "cin", 0 0, L_0x562b8d131400;  alias, 1 drivers
v0x562b8cd1bf70_0 .net "cout", 0 0, L_0x562b8d131ae0;  alias, 1 drivers
v0x562b8cd1d3e0_0 .net "cout1", 0 0, L_0x562b8d131830;  1 drivers
v0x562b8cd1dd80_0 .net "cout2", 0 0, L_0x562b8d131a50;  1 drivers
v0x562b8cd1e6a0_0 .net "s1", 0 0, L_0x562b8d1317a0;  1 drivers
S_0x562b8cd15bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccb3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1317a0 .functor XOR 1, L_0x562b8d131c20, L_0x562b8d131d50, C4<0>, C4<0>;
L_0x562b8d131830 .functor AND 1, L_0x562b8d131c20, L_0x562b8d131d50, C4<1>, C4<1>;
v0x562b8cd122b0_0 .net "S", 0 0, L_0x562b8d1317a0;  alias, 1 drivers
v0x562b8cd13720_0 .net "a", 0 0, L_0x562b8d131c20;  alias, 1 drivers
v0x562b8cd140c0_0 .net "b", 0 0, L_0x562b8d131d50;  alias, 1 drivers
v0x562b8cd149e0_0 .net "cout", 0 0, L_0x562b8d131830;  alias, 1 drivers
S_0x562b8cd134c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccb3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1318c0 .functor XOR 1, L_0x562b8d131400, L_0x562b8d1317a0, C4<0>, C4<0>;
L_0x562b8d131a50 .functor AND 1, L_0x562b8d131400, L_0x562b8d1317a0, C4<1>, C4<1>;
v0x562b8cd15e50_0 .net "S", 0 0, L_0x562b8d1318c0;  alias, 1 drivers
v0x562b8cd167f0_0 .net "a", 0 0, L_0x562b8d131400;  alias, 1 drivers
v0x562b8cd17110_0 .net "b", 0 0, L_0x562b8d1317a0;  alias, 1 drivers
v0x562b8cd18580_0 .net "cout", 0 0, L_0x562b8d131a50;  alias, 1 drivers
S_0x562b8cd10d90 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cc51880;
 .timescale 0 0;
P_0x562b8c801450 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cd0e660 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd10d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1321e0 .functor OR 1, L_0x562b8d131f30, L_0x562b8d132150, C4<0>, C4<0>;
v0x562b8cd25c30_0 .net "S", 0 0, L_0x562b8d131fc0;  1 drivers
v0x562b8cd270a0_0 .net "a", 0 0, L_0x562b8d1322e0;  1 drivers
v0x562b8cd27a40_0 .net "b", 0 0, L_0x562b8d132520;  1 drivers
v0x562b8cd28360_0 .net "cin", 0 0, L_0x562b8d131ae0;  alias, 1 drivers
v0x562b8cd297d0_0 .net "cout", 0 0, L_0x562b8d1321e0;  alias, 1 drivers
v0x562b8cd2a170_0 .net "cout1", 0 0, L_0x562b8d131f30;  1 drivers
v0x562b8cd2aa90_0 .net "cout2", 0 0, L_0x562b8d132150;  1 drivers
v0x562b8cd2c8a0_0 .net "s1", 0 0, L_0x562b8d131e80;  1 drivers
S_0x562b8cd0bf30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd0e660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d131e80 .functor XOR 1, L_0x562b8d1322e0, L_0x562b8d132520, C4<0>, C4<0>;
L_0x562b8d131f30 .functor AND 1, L_0x562b8d1322e0, L_0x562b8d132520, C4<1>, C4<1>;
v0x562b8cd1fb10_0 .net "S", 0 0, L_0x562b8d131e80;  alias, 1 drivers
v0x562b8cd204b0_0 .net "a", 0 0, L_0x562b8d1322e0;  alias, 1 drivers
v0x562b8cd20dd0_0 .net "b", 0 0, L_0x562b8d132520;  alias, 1 drivers
v0x562b8cd22240_0 .net "cout", 0 0, L_0x562b8d131f30;  alias, 1 drivers
S_0x562b8cd09800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd0e660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d131fc0 .functor XOR 1, L_0x562b8d131ae0, L_0x562b8d131e80, C4<0>, C4<0>;
L_0x562b8d132150 .functor AND 1, L_0x562b8d131ae0, L_0x562b8d131e80, C4<1>, C4<1>;
v0x562b8cd22be0_0 .net "S", 0 0, L_0x562b8d131fc0;  alias, 1 drivers
v0x562b8cd23500_0 .net "a", 0 0, L_0x562b8d131ae0;  alias, 1 drivers
v0x562b8cd24970_0 .net "b", 0 0, L_0x562b8d131e80;  alias, 1 drivers
v0x562b8cd25310_0 .net "cout", 0 0, L_0x562b8d132150;  alias, 1 drivers
S_0x562b8cd070d0 .scope module, "ins5" "rca_Nbit" 3 112, 3 18 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8afb6f20 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d134750 .functor BUFZ 1, L_0x562b8d132850, C4<0>, C4<0>, C4<0>;
L_0x562b8d134890 .functor BUFZ 1, L_0x562b8d134300, C4<0>, C4<0>, C4<0>;
v0x562b8cd419c0_0 .net "S", 3 0, L_0x562b8d1346b0;  alias, 1 drivers
v0x562b8cd09470_0 .net "a", 3 0, L_0x562b8d132720;  alias, 1 drivers
v0x562b8cd4e410_0 .net "b", 3 0, L_0x562b8d130700;  alias, 1 drivers
v0x562b8cd4bce0 .array "carry", 0 4;
v0x562b8cd4bce0_0 .net v0x562b8cd4bce0 0, 0 0, L_0x562b8d134750; 1 drivers
v0x562b8cd4bce0_1 .net v0x562b8cd4bce0 1, 0 0, L_0x562b8d132ce0; 1 drivers
v0x562b8cd4bce0_2 .net v0x562b8cd4bce0 2, 0 0, L_0x562b8d133440; 1 drivers
v0x562b8cd4bce0_3 .net v0x562b8cd4bce0 3, 0 0, L_0x562b8d133bb0; 1 drivers
v0x562b8cd4bce0_4 .net v0x562b8cd4bce0 4, 0 0, L_0x562b8d134300; 1 drivers
v0x562b8cd495b0_0 .net "cin", 0 0, L_0x562b8d132850;  alias, 1 drivers
v0x562b8cd49650_0 .net "cout", 0 0, L_0x562b8d134890;  alias, 1 drivers
L_0x562b8d132e20 .part L_0x562b8d132720, 0, 1;
L_0x562b8d133000 .part L_0x562b8d130700, 0, 1;
L_0x562b8d133580 .part L_0x562b8d132720, 1, 1;
L_0x562b8d1336b0 .part L_0x562b8d130700, 1, 1;
L_0x562b8d133cf0 .part L_0x562b8d132720, 2, 1;
L_0x562b8d133e20 .part L_0x562b8d130700, 2, 1;
L_0x562b8d134400 .part L_0x562b8d132720, 3, 1;
L_0x562b8d134530 .part L_0x562b8d130700, 3, 1;
L_0x562b8d1346b0 .concat8 [ 1 1 1 1], L_0x562b8d132ac0, L_0x562b8d133270, L_0x562b8d133990, L_0x562b8d134090;
S_0x562b8cd04c20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd070d0;
 .timescale 0 0;
P_0x562b8afaefb0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc4f4e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd04c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d132ce0 .functor OR 1, L_0x562b8d1329e0, L_0x562b8d132bc0, C4<0>, C4<0>;
v0x562b8cd3e410_0 .net "S", 0 0, L_0x562b8d132ac0;  1 drivers
v0x562b8cd40220_0 .net "a", 0 0, L_0x562b8d132e20;  1 drivers
v0x562b8cd40b40_0 .net "b", 0 0, L_0x562b8d133000;  1 drivers
v0x562b8cd42950_0 .net "cin", 0 0, L_0x562b8d134750;  alias, 1 drivers
v0x562b8cd43270_0 .net "cout", 0 0, L_0x562b8d132ce0;  alias, 1 drivers
v0x562b8cd45080_0 .net "cout1", 0 0, L_0x562b8d1329e0;  1 drivers
v0x562b8cd459a0_0 .net "cout2", 0 0, L_0x562b8d132bc0;  1 drivers
v0x562b8cd477b0_0 .net "s1", 0 0, L_0x562b8d1328e0;  1 drivers
S_0x562b8cc4cdb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc4f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1328e0 .functor XOR 1, L_0x562b8d132e20, L_0x562b8d133000, C4<0>, C4<0>;
L_0x562b8d1329e0 .functor AND 1, L_0x562b8d132e20, L_0x562b8d133000, C4<1>, C4<1>;
v0x562b8cd34750_0 .net "S", 0 0, L_0x562b8d1328e0;  alias, 1 drivers
v0x562b8cd36560_0 .net "a", 0 0, L_0x562b8d132e20;  alias, 1 drivers
v0x562b8cd36e80_0 .net "b", 0 0, L_0x562b8d133000;  alias, 1 drivers
v0x562b8cd38c90_0 .net "cout", 0 0, L_0x562b8d1329e0;  alias, 1 drivers
S_0x562b8cc4a680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc4f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d132ac0 .functor XOR 1, L_0x562b8d134750, L_0x562b8d1328e0, C4<0>, C4<0>;
L_0x562b8d132bc0 .functor AND 1, L_0x562b8d134750, L_0x562b8d1328e0, C4<1>, C4<1>;
v0x562b8cd395b0_0 .net "S", 0 0, L_0x562b8d132ac0;  alias, 1 drivers
v0x562b8cd3b3c0_0 .net "a", 0 0, L_0x562b8d134750;  alias, 1 drivers
v0x562b8cd3bce0_0 .net "b", 0 0, L_0x562b8d1328e0;  alias, 1 drivers
v0x562b8cd3daf0_0 .net "cout", 0 0, L_0x562b8d132bc0;  alias, 1 drivers
S_0x562b8cc47f50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cd070d0;
 .timescale 0 0;
P_0x562b8afbfda0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cc45820 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc47f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d133440 .functor OR 1, L_0x562b8d1331e0, L_0x562b8d1333b0, C4<0>, C4<0>;
v0x562b8c7b48d0_0 .net "S", 0 0, L_0x562b8d133270;  1 drivers
v0x562b8cd3f290_0 .net "a", 0 0, L_0x562b8d133580;  1 drivers
v0x562b8cd3f330_0 .net "b", 0 0, L_0x562b8d1336b0;  1 drivers
v0x562b8cd3cb60_0 .net "cin", 0 0, L_0x562b8d132ce0;  alias, 1 drivers
v0x562b8cd3a430_0 .net "cout", 0 0, L_0x562b8d133440;  alias, 1 drivers
v0x562b8cd3a4d0_0 .net "cout1", 0 0, L_0x562b8d1331e0;  1 drivers
v0x562b8cd37d00_0 .net "cout2", 0 0, L_0x562b8d1333b0;  1 drivers
v0x562b8cd37da0_0 .net "s1", 0 0, L_0x562b8d133130;  1 drivers
S_0x562b8cc430f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc45820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d133130 .functor XOR 1, L_0x562b8d133580, L_0x562b8d1336b0, C4<0>, C4<0>;
L_0x562b8d1331e0 .functor AND 1, L_0x562b8d133580, L_0x562b8d1336b0, C4<1>, C4<1>;
v0x562b8cd480d0_0 .net "S", 0 0, L_0x562b8d133130;  alias, 1 drivers
v0x562b8cd49ee0_0 .net "a", 0 0, L_0x562b8d133580;  alias, 1 drivers
v0x562b8cd4a800_0 .net "b", 0 0, L_0x562b8d1336b0;  alias, 1 drivers
v0x562b8cd4c610_0 .net "cout", 0 0, L_0x562b8d1331e0;  alias, 1 drivers
S_0x562b8cc409c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc45820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d133270 .functor XOR 1, L_0x562b8d132ce0, L_0x562b8d133130, C4<0>, C4<0>;
L_0x562b8d1333b0 .functor AND 1, L_0x562b8d132ce0, L_0x562b8d133130, C4<1>, C4<1>;
v0x562b8cd4cf30_0 .net "S", 0 0, L_0x562b8d133270;  alias, 1 drivers
v0x562b8cd4ed40_0 .net "a", 0 0, L_0x562b8d132ce0;  alias, 1 drivers
v0x562b8cd4f660_0 .net "b", 0 0, L_0x562b8d133130;  alias, 1 drivers
v0x562b8af966c0_0 .net "cout", 0 0, L_0x562b8d1333b0;  alias, 1 drivers
S_0x562b8cc3e290 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cd070d0;
 .timescale 0 0;
P_0x562b8c4836c0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ccc7ed0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc3e290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d133bb0 .functor OR 1, L_0x562b8d133900, L_0x562b8d133ad0, C4<0>, C4<0>;
v0x562b8cd26ab0_0 .net "S", 0 0, L_0x562b8d133990;  1 drivers
v0x562b8cd24380_0 .net "a", 0 0, L_0x562b8d133cf0;  1 drivers
v0x562b8cd24420_0 .net "b", 0 0, L_0x562b8d133e20;  1 drivers
v0x562b8cd21c50_0 .net "cin", 0 0, L_0x562b8d133440;  alias, 1 drivers
v0x562b8cd1f520_0 .net "cout", 0 0, L_0x562b8d133bb0;  alias, 1 drivers
v0x562b8cd1f5c0_0 .net "cout1", 0 0, L_0x562b8d133900;  1 drivers
v0x562b8cd1a6c0_0 .net "cout2", 0 0, L_0x562b8d133ad0;  1 drivers
v0x562b8cd1a760_0 .net "s1", 0 0, L_0x562b8d133870;  1 drivers
S_0x562b8ccc57a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccc7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d133870 .functor XOR 1, L_0x562b8d133cf0, L_0x562b8d133e20, C4<0>, C4<0>;
L_0x562b8d133900 .functor AND 1, L_0x562b8d133cf0, L_0x562b8d133e20, C4<1>, C4<1>;
v0x562b8cd355d0_0 .net "S", 0 0, L_0x562b8d133870;  alias, 1 drivers
v0x562b8cd32ea0_0 .net "a", 0 0, L_0x562b8d133cf0;  alias, 1 drivers
v0x562b8cd30770_0 .net "b", 0 0, L_0x562b8d133e20;  alias, 1 drivers
v0x562b8cd30810_0 .net "cout", 0 0, L_0x562b8d133900;  alias, 1 drivers
S_0x562b8ccc3070 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccc7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d133990 .functor XOR 1, L_0x562b8d133440, L_0x562b8d133870, C4<0>, C4<0>;
L_0x562b8d133ad0 .functor AND 1, L_0x562b8d133440, L_0x562b8d133870, C4<1>, C4<1>;
v0x562b8cd2b910_0 .net "S", 0 0, L_0x562b8d133990;  alias, 1 drivers
v0x562b8cd291e0_0 .net "a", 0 0, L_0x562b8d133440;  alias, 1 drivers
v0x562b8cd06d40_0 .net "b", 0 0, L_0x562b8d133870;  alias, 1 drivers
v0x562b8cd06de0_0 .net "cout", 0 0, L_0x562b8d133ad0;  alias, 1 drivers
S_0x562b8ccc0940 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cd070d0;
 .timescale 0 0;
P_0x562b8c476240 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ccbe210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccc0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d134300 .functor OR 1, L_0x562b8d134000, L_0x562b8d134220, C4<0>, C4<0>;
v0x562b8cd4ddb0_0 .net "S", 0 0, L_0x562b8d134090;  1 drivers
v0x562b8cd4b680_0 .net "a", 0 0, L_0x562b8d134400;  1 drivers
v0x562b8cd4b720_0 .net "b", 0 0, L_0x562b8d134530;  1 drivers
v0x562b8cd48f50_0 .net "cin", 0 0, L_0x562b8d133bb0;  alias, 1 drivers
v0x562b8cd46820_0 .net "cout", 0 0, L_0x562b8d134300;  alias, 1 drivers
v0x562b8cd468c0_0 .net "cout1", 0 0, L_0x562b8d134000;  1 drivers
v0x562b8cd440f0_0 .net "cout2", 0 0, L_0x562b8d134220;  1 drivers
v0x562b8cd44190_0 .net "s1", 0 0, L_0x562b8d133f50;  1 drivers
S_0x562b8ccbbae0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccbe210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d133f50 .functor XOR 1, L_0x562b8d134400, L_0x562b8d134530, C4<0>, C4<0>;
L_0x562b8d134000 .functor AND 1, L_0x562b8d134400, L_0x562b8d134530, C4<1>, C4<1>;
v0x562b8cd13130_0 .net "S", 0 0, L_0x562b8d133f50;  alias, 1 drivers
v0x562b8cd10a00_0 .net "a", 0 0, L_0x562b8d134400;  alias, 1 drivers
v0x562b8cd04900_0 .net "b", 0 0, L_0x562b8d134530;  alias, 1 drivers
v0x562b8cd049a0_0 .net "cout", 0 0, L_0x562b8d134000;  alias, 1 drivers
S_0x562b8ccb93b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccbe210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d134090 .functor XOR 1, L_0x562b8d133bb0, L_0x562b8d133f50, C4<0>, C4<0>;
L_0x562b8d134220 .functor AND 1, L_0x562b8d133bb0, L_0x562b8d133f50, C4<1>, C4<1>;
v0x562b8cd0e2d0_0 .net "S", 0 0, L_0x562b8d134090;  alias, 1 drivers
v0x562b8cd0bba0_0 .net "a", 0 0, L_0x562b8d133bb0;  alias, 1 drivers
v0x562b8cd504e0_0 .net "b", 0 0, L_0x562b8d133f50;  alias, 1 drivers
v0x562b8cd50580_0 .net "cout", 0 0, L_0x562b8d134220;  alias, 1 drivers
S_0x562b8ccb6c80 .scope module, "ins6" "rca_Nbit" 3 116, 3 18 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4b16e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70dc538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1384d0 .functor BUFZ 1, L_0x7f38f70dc538, C4<0>, C4<0>, C4<0>;
L_0x562b8d138540 .functor BUFZ 1, L_0x562b8d1380d0, C4<0>, C4<0>, C4<0>;
v0x562b8cc74da0_0 .net "S", 7 0, L_0x562b8d138430;  alias, 1 drivers
v0x562b8cc72670_0 .net "a", 7 0, L_0x562b8d135130;  alias, 1 drivers
v0x562b8cc661c0_0 .net "b", 7 0, L_0x562b8d1351d0;  alias, 1 drivers
v0x562b8cc6ff40 .array "carry", 0 8;
v0x562b8cc6ff40_0 .net v0x562b8cc6ff40 0, 0 0, L_0x562b8d1384d0; 1 drivers
v0x562b8cc6ff40_1 .net v0x562b8cc6ff40 1, 0 0, L_0x562b8d135660; 1 drivers
v0x562b8cc6ff40_2 .net v0x562b8cc6ff40 2, 0 0, L_0x562b8d135c10; 1 drivers
v0x562b8cc6ff40_3 .net v0x562b8cc6ff40 3, 0 0, L_0x562b8d1362e0; 1 drivers
v0x562b8cc6ff40_4 .net v0x562b8cc6ff40 4, 0 0, L_0x562b8d136890; 1 drivers
v0x562b8cc6ff40_5 .net v0x562b8cc6ff40 5, 0 0, L_0x562b8d136e40; 1 drivers
v0x562b8cc6ff40_6 .net v0x562b8cc6ff40 6, 0 0, L_0x562b8d1373f0; 1 drivers
v0x562b8cc6ff40_7 .net v0x562b8cc6ff40 7, 0 0, L_0x562b8d137b10; 1 drivers
v0x562b8cc6ff40_8 .net v0x562b8cc6ff40 8, 0 0, L_0x562b8d1380d0; 1 drivers
v0x562b8cc6d810_0 .net "cin", 0 0, L_0x7f38f70dc538;  1 drivers
v0x562b8cc6b0e0_0 .net "cout", 0 0, L_0x562b8d138540;  alias, 1 drivers
L_0x562b8d135760 .part L_0x562b8d135130, 0, 1;
L_0x562b8d135890 .part L_0x562b8d1351d0, 0, 1;
L_0x562b8d135d10 .part L_0x562b8d135130, 1, 1;
L_0x562b8d135ed0 .part L_0x562b8d1351d0, 1, 1;
L_0x562b8d1363e0 .part L_0x562b8d135130, 2, 1;
L_0x562b8d136510 .part L_0x562b8d1351d0, 2, 1;
L_0x562b8d136990 .part L_0x562b8d135130, 3, 1;
L_0x562b8d136ac0 .part L_0x562b8d1351d0, 3, 1;
L_0x562b8d136f40 .part L_0x562b8d135130, 4, 1;
L_0x562b8d137070 .part L_0x562b8d1351d0, 4, 1;
L_0x562b8d1374f0 .part L_0x562b8d135130, 5, 1;
L_0x562b8d137730 .part L_0x562b8d1351d0, 5, 1;
L_0x562b8d137c10 .part L_0x562b8d135130, 6, 1;
L_0x562b8d137d40 .part L_0x562b8d1351d0, 6, 1;
L_0x562b8d138140 .part L_0x562b8d135130, 7, 1;
L_0x562b8d138270 .part L_0x562b8d1351d0, 7, 1;
LS_0x562b8d138430_0_0 .concat8 [ 1 1 1 1], L_0x562b8d135460, L_0x562b8d135aa0, L_0x562b8d136170, L_0x562b8d136720;
LS_0x562b8d138430_0_4 .concat8 [ 1 1 1 1], L_0x562b8d136cd0, L_0x562b8d137280, L_0x562b8d137a30, L_0x562b8d137f60;
L_0x562b8d138430 .concat8 [ 4 4 0 0], LS_0x562b8d138430_0_0, LS_0x562b8d138430_0_4;
S_0x562b8cc9ef10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ccb6c80;
 .timescale 0 0;
P_0x562b8c4bb740 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc9c7e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc9ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d135660 .functor OR 1, L_0x562b8d1353f0, L_0x562b8d135560, C4<0>, C4<0>;
v0x562b8cd38360_0 .net "S", 0 0, L_0x562b8d135460;  1 drivers
v0x562b8cd35c30_0 .net "a", 0 0, L_0x562b8d135760;  1 drivers
v0x562b8cd35cd0_0 .net "b", 0 0, L_0x562b8d135890;  1 drivers
v0x562b8cd33500_0 .net "cin", 0 0, L_0x562b8d1384d0;  alias, 1 drivers
v0x562b8cd335a0_0 .net "cout", 0 0, L_0x562b8d135660;  alias, 1 drivers
v0x562b8cd30dd0_0 .net "cout1", 0 0, L_0x562b8d1353f0;  1 drivers
v0x562b8cd30e70_0 .net "cout2", 0 0, L_0x562b8d135560;  1 drivers
v0x562b8cd2e6a0_0 .net "s1", 0 0, L_0x562b8d135380;  1 drivers
S_0x562b8cc9a0b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc9c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d135380 .functor XOR 1, L_0x562b8d135760, L_0x562b8d135890, C4<0>, C4<0>;
L_0x562b8d1353f0 .functor AND 1, L_0x562b8d135760, L_0x562b8d135890, C4<1>, C4<1>;
v0x562b8cd46e80_0 .net "S", 0 0, L_0x562b8d135380;  alias, 1 drivers
v0x562b8cd44750_0 .net "a", 0 0, L_0x562b8d135760;  alias, 1 drivers
v0x562b8cd42020_0 .net "b", 0 0, L_0x562b8d135890;  alias, 1 drivers
v0x562b8cd420c0_0 .net "cout", 0 0, L_0x562b8d1353f0;  alias, 1 drivers
S_0x562b8cc97980 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc9c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d135460 .functor XOR 1, L_0x562b8d1384d0, L_0x562b8d135380, C4<0>, C4<0>;
L_0x562b8d135560 .functor AND 1, L_0x562b8d1384d0, L_0x562b8d135380, C4<1>, C4<1>;
v0x562b8cd3f8f0_0 .net "S", 0 0, L_0x562b8d135460;  alias, 1 drivers
v0x562b8cd3d1c0_0 .net "a", 0 0, L_0x562b8d1384d0;  alias, 1 drivers
v0x562b8cd3aa90_0 .net "b", 0 0, L_0x562b8d135380;  alias, 1 drivers
v0x562b8cd3ab30_0 .net "cout", 0 0, L_0x562b8d135560;  alias, 1 drivers
S_0x562b8cc95250 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ccb6c80;
 .timescale 0 0;
P_0x562b8c4cc730 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cc92b20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc95250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d135c10 .functor OR 1, L_0x562b8d135a30, L_0x562b8d135ba0, C4<0>, C4<0>;
v0x562b8cc566e0_0 .net "S", 0 0, L_0x562b8d135aa0;  1 drivers
v0x562b8cc53fb0_0 .net "a", 0 0, L_0x562b8d135d10;  1 drivers
v0x562b8cc54050_0 .net "b", 0 0, L_0x562b8d135ed0;  1 drivers
v0x562b8cc4f150_0 .net "cin", 0 0, L_0x562b8d135660;  alias, 1 drivers
v0x562b8cc4ca20_0 .net "cout", 0 0, L_0x562b8d135c10;  alias, 1 drivers
v0x562b8cc4cac0_0 .net "cout1", 0 0, L_0x562b8d135a30;  1 drivers
v0x562b8cc4a2f0_0 .net "cout2", 0 0, L_0x562b8d135ba0;  1 drivers
v0x562b8cc4a390_0 .net "s1", 0 0, L_0x562b8d1359c0;  1 drivers
S_0x562b8cc903f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc92b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1359c0 .functor XOR 1, L_0x562b8d135d10, L_0x562b8d135ed0, C4<0>, C4<0>;
L_0x562b8d135a30 .functor AND 1, L_0x562b8d135d10, L_0x562b8d135ed0, C4<1>, C4<1>;
v0x562b8cd2bf70_0 .net "S", 0 0, L_0x562b8d1359c0;  alias, 1 drivers
v0x562b8cc63750_0 .net "a", 0 0, L_0x562b8d135d10;  alias, 1 drivers
v0x562b8cc62ad0_0 .net "b", 0 0, L_0x562b8d135ed0;  alias, 1 drivers
v0x562b8cc62b70_0 .net "cout", 0 0, L_0x562b8d135a30;  alias, 1 drivers
S_0x562b8cc8dcc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc92b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d135aa0 .functor XOR 1, L_0x562b8d135660, L_0x562b8d1359c0, C4<0>, C4<0>;
L_0x562b8d135ba0 .functor AND 1, L_0x562b8d135660, L_0x562b8d1359c0, C4<1>, C4<1>;
v0x562b8cc40630_0 .net "S", 0 0, L_0x562b8d135aa0;  alias, 1 drivers
v0x562b8cc603a0_0 .net "a", 0 0, L_0x562b8d135660;  alias, 1 drivers
v0x562b8cc58e10_0 .net "b", 0 0, L_0x562b8d1359c0;  alias, 1 drivers
v0x562b8cc58eb0_0 .net "cout", 0 0, L_0x562b8d135ba0;  alias, 1 drivers
S_0x562b8cc77860 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ccb6c80;
 .timescale 0 0;
P_0x562b8c4d80b0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cc75130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc77860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1362e0 .functor OR 1, L_0x562b8d136100, L_0x562b8d136270, C4<0>, C4<0>;
v0x562b8ccec710_0 .net "S", 0 0, L_0x562b8d136170;  1 drivers
v0x562b8cce9fe0_0 .net "a", 0 0, L_0x562b8d1363e0;  1 drivers
v0x562b8ccea080_0 .net "b", 0 0, L_0x562b8d136510;  1 drivers
v0x562b8cce78b0_0 .net "cin", 0 0, L_0x562b8d135c10;  alias, 1 drivers
v0x562b8cce5180_0 .net "cout", 0 0, L_0x562b8d1362e0;  alias, 1 drivers
v0x562b8cce5220_0 .net "cout1", 0 0, L_0x562b8d136100;  1 drivers
v0x562b8cce2a50_0 .net "cout2", 0 0, L_0x562b8d136270;  1 drivers
v0x562b8cce2af0_0 .net "s1", 0 0, L_0x562b8d136090;  1 drivers
S_0x562b8cc72a00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc75130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d136090 .functor XOR 1, L_0x562b8d1363e0, L_0x562b8d136510, C4<0>, C4<0>;
L_0x562b8d136100 .functor AND 1, L_0x562b8d1363e0, L_0x562b8d136510, C4<1>, C4<1>;
v0x562b8cc3de40_0 .net "S", 0 0, L_0x562b8d136090;  alias, 1 drivers
v0x562b8cc47bc0_0 .net "a", 0 0, L_0x562b8d1363e0;  alias, 1 drivers
v0x562b8cc45490_0 .net "b", 0 0, L_0x562b8d136510;  alias, 1 drivers
v0x562b8cc45530_0 .net "cout", 0 0, L_0x562b8d136100;  alias, 1 drivers
S_0x562b8cc702d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc75130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d136170 .functor XOR 1, L_0x562b8d135c10, L_0x562b8d136090, C4<0>, C4<0>;
L_0x562b8d136270 .functor AND 1, L_0x562b8d135c10, L_0x562b8d136090, C4<1>, C4<1>;
v0x562b8cc42d60_0 .net "S", 0 0, L_0x562b8d136170;  alias, 1 drivers
v0x562b8ccf1570_0 .net "a", 0 0, L_0x562b8d135c10;  alias, 1 drivers
v0x562b8cceee40_0 .net "b", 0 0, L_0x562b8d136090;  alias, 1 drivers
v0x562b8cceeee0_0 .net "cout", 0 0, L_0x562b8d136270;  alias, 1 drivers
S_0x562b8cc6dba0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ccb6c80;
 .timescale 0 0;
P_0x562b8c4f1aa0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cc6b470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc6dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d136890 .functor OR 1, L_0x562b8d1366b0, L_0x562b8d136820, C4<0>, C4<0>;
v0x562b8ccd1800_0 .net "S", 0 0, L_0x562b8d136720;  1 drivers
v0x562b8cccc9a0_0 .net "a", 0 0, L_0x562b8d136990;  1 drivers
v0x562b8cccca40_0 .net "b", 0 0, L_0x562b8d136ac0;  1 drivers
v0x562b8ccc5410_0 .net "cin", 0 0, L_0x562b8d1362e0;  alias, 1 drivers
v0x562b8ccc2ce0_0 .net "cout", 0 0, L_0x562b8d136890;  alias, 1 drivers
v0x562b8ccc2d80_0 .net "cout1", 0 0, L_0x562b8d1366b0;  1 drivers
v0x562b8ccb67b0_0 .net "cout2", 0 0, L_0x562b8d136820;  1 drivers
v0x562b8ccb6850_0 .net "s1", 0 0, L_0x562b8d136640;  1 drivers
S_0x562b8cc68d40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc6b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d136640 .functor XOR 1, L_0x562b8d136990, L_0x562b8d136ac0, C4<0>, C4<0>;
L_0x562b8d1366b0 .functor AND 1, L_0x562b8d136990, L_0x562b8d136ac0, C4<1>, C4<1>;
v0x562b8ccddbf0_0 .net "S", 0 0, L_0x562b8d136640;  alias, 1 drivers
v0x562b8ccdb4c0_0 .net "a", 0 0, L_0x562b8d136990;  alias, 1 drivers
v0x562b8ccb9020_0 .net "b", 0 0, L_0x562b8d136ac0;  alias, 1 drivers
v0x562b8ccb90c0_0 .net "cout", 0 0, L_0x562b8d1366b0;  alias, 1 drivers
S_0x562b8cc66610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc6b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d136720 .functor XOR 1, L_0x562b8d1362e0, L_0x562b8d136640, C4<0>, C4<0>;
L_0x562b8d136820 .functor AND 1, L_0x562b8d1362e0, L_0x562b8d136640, C4<1>, C4<1>;
v0x562b8ccd8d90_0 .net "S", 0 0, L_0x562b8d136720;  alias, 1 drivers
v0x562b8ccd6660_0 .net "a", 0 0, L_0x562b8d1362e0;  alias, 1 drivers
v0x562b8ccd3f30_0 .net "b", 0 0, L_0x562b8d136640;  alias, 1 drivers
v0x562b8ccd3fd0_0 .net "cout", 0 0, L_0x562b8d136820;  alias, 1 drivers
S_0x562b8cc3b4b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8ccb6c80;
 .timescale 0 0;
P_0x562b8c50c840 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cbea720 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc3b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d136e40 .functor OR 1, L_0x562b8d136c60, L_0x562b8d136dd0, C4<0>, C4<0>;
v0x562b8ccbb750_0 .net "S", 0 0, L_0x562b8d136cd0;  1 drivers
v0x562b8cd006f0_0 .net "a", 0 0, L_0x562b8d136f40;  1 drivers
v0x562b8cd00790_0 .net "b", 0 0, L_0x562b8d137070;  1 drivers
v0x562b8ccfdfc0_0 .net "cin", 0 0, L_0x562b8d136890;  alias, 1 drivers
v0x562b8ccfb890_0 .net "cout", 0 0, L_0x562b8d136e40;  alias, 1 drivers
v0x562b8ccfb930_0 .net "cout1", 0 0, L_0x562b8d136c60;  1 drivers
v0x562b8ccf9160_0 .net "cout2", 0 0, L_0x562b8d136dd0;  1 drivers
v0x562b8ccf9200_0 .net "s1", 0 0, L_0x562b8d136bf0;  1 drivers
S_0x562b8cc261d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbea720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d136bf0 .functor XOR 1, L_0x562b8d136f40, L_0x562b8d137070, C4<0>, C4<0>;
L_0x562b8d136c60 .functor AND 1, L_0x562b8d136f40, L_0x562b8d137070, C4<1>, C4<1>;
v0x562b8ccc05b0_0 .net "S", 0 0, L_0x562b8d136bf0;  alias, 1 drivers
v0x562b8ccbde80_0 .net "a", 0 0, L_0x562b8d136f40;  alias, 1 drivers
v0x562b8cd027c0_0 .net "b", 0 0, L_0x562b8d137070;  alias, 1 drivers
v0x562b8cd02860_0 .net "cout", 0 0, L_0x562b8d136c60;  alias, 1 drivers
S_0x562b8cc23aa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbea720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d136cd0 .functor XOR 1, L_0x562b8d136890, L_0x562b8d136bf0, C4<0>, C4<0>;
L_0x562b8d136dd0 .functor AND 1, L_0x562b8d136890, L_0x562b8d136bf0, C4<1>, C4<1>;
v0x562b8cd00090_0 .net "S", 0 0, L_0x562b8d136cd0;  alias, 1 drivers
v0x562b8ccfb230_0 .net "a", 0 0, L_0x562b8d136890;  alias, 1 drivers
v0x562b8ccf8b00_0 .net "b", 0 0, L_0x562b8d136bf0;  alias, 1 drivers
v0x562b8ccf8ba0_0 .net "cout", 0 0, L_0x562b8d136dd0;  alias, 1 drivers
S_0x562b8cc21370 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8ccb6c80;
 .timescale 0 0;
P_0x562b8c523e90 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cc1ec40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc21370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1373f0 .functor OR 1, L_0x562b8d137210, L_0x562b8d137380, C4<0>, C4<0>;
v0x562b8cce7f10_0 .net "S", 0 0, L_0x562b8d137280;  1 drivers
v0x562b8cce57e0_0 .net "a", 0 0, L_0x562b8d1374f0;  1 drivers
v0x562b8cce5880_0 .net "b", 0 0, L_0x562b8d137730;  1 drivers
v0x562b8cce30b0_0 .net "cin", 0 0, L_0x562b8d136e40;  alias, 1 drivers
v0x562b8cce0980_0 .net "cout", 0 0, L_0x562b8d1373f0;  alias, 1 drivers
v0x562b8cce0a20_0 .net "cout1", 0 0, L_0x562b8d137210;  1 drivers
v0x562b8ccde250_0 .net "cout2", 0 0, L_0x562b8d137380;  1 drivers
v0x562b8ccde2f0_0 .net "s1", 0 0, L_0x562b8d1371a0;  1 drivers
S_0x562b8cc1c510 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc1ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1371a0 .functor XOR 1, L_0x562b8d1374f0, L_0x562b8d137730, C4<0>, C4<0>;
L_0x562b8d137210 .functor AND 1, L_0x562b8d1374f0, L_0x562b8d137730, C4<1>, C4<1>;
v0x562b8ccf6a30_0 .net "S", 0 0, L_0x562b8d1371a0;  alias, 1 drivers
v0x562b8ccf4300_0 .net "a", 0 0, L_0x562b8d1374f0;  alias, 1 drivers
v0x562b8ccf1bd0_0 .net "b", 0 0, L_0x562b8d137730;  alias, 1 drivers
v0x562b8ccf1c70_0 .net "cout", 0 0, L_0x562b8d137210;  alias, 1 drivers
S_0x562b8cc19de0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc1ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d137280 .functor XOR 1, L_0x562b8d136e40, L_0x562b8d1371a0, C4<0>, C4<0>;
L_0x562b8d137380 .functor AND 1, L_0x562b8d136e40, L_0x562b8d1371a0, C4<1>, C4<1>;
v0x562b8ccef4a0_0 .net "S", 0 0, L_0x562b8d137280;  alias, 1 drivers
v0x562b8ccecd70_0 .net "a", 0 0, L_0x562b8d136e40;  alias, 1 drivers
v0x562b8ccea640_0 .net "b", 0 0, L_0x562b8d1371a0;  alias, 1 drivers
v0x562b8ccea6e0_0 .net "cout", 0 0, L_0x562b8d137380;  alias, 1 drivers
S_0x562b8cc176b0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8ccb6c80;
 .timescale 0 0;
P_0x562b8c54cfc0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cc14f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc176b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d137b10 .functor OR 1, L_0x562b8d1379c0, L_0x562b8d137aa0, C4<0>, C4<0>;
v0x562b8cca39e0_0 .net "S", 0 0, L_0x562b8d137a30;  1 drivers
v0x562b8cc9eb80_0 .net "a", 0 0, L_0x562b8d137c10;  1 drivers
v0x562b8cc9ec20_0 .net "b", 0 0, L_0x562b8d137d40;  1 drivers
v0x562b8cc9c450_0 .net "cin", 0 0, L_0x562b8d1373f0;  alias, 1 drivers
v0x562b8cc99d20_0 .net "cout", 0 0, L_0x562b8d137b10;  alias, 1 drivers
v0x562b8cc99dc0_0 .net "cout1", 0 0, L_0x562b8d1379c0;  1 drivers
v0x562b8cc8d870_0 .net "cout2", 0 0, L_0x562b8d137aa0;  1 drivers
v0x562b8cc8d910_0 .net "s1", 0 0, L_0x562b8d137950;  1 drivers
S_0x562b8cbbfc90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc14f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d137950 .functor XOR 1, L_0x562b8d137c10, L_0x562b8d137d40, C4<0>, C4<0>;
L_0x562b8d1379c0 .functor AND 1, L_0x562b8d137c10, L_0x562b8d137d40, C4<1>, C4<1>;
v0x562b8ccb2500_0 .net "S", 0 0, L_0x562b8d137950;  alias, 1 drivers
v0x562b8cc90060_0 .net "a", 0 0, L_0x562b8d137c10;  alias, 1 drivers
v0x562b8ccafdd0_0 .net "b", 0 0, L_0x562b8d137d40;  alias, 1 drivers
v0x562b8ccafe70_0 .net "cout", 0 0, L_0x562b8d1379c0;  alias, 1 drivers
S_0x562b8cbbd460 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc14f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d137a30 .functor XOR 1, L_0x562b8d1373f0, L_0x562b8d137950, C4<0>, C4<0>;
L_0x562b8d137aa0 .functor AND 1, L_0x562b8d1373f0, L_0x562b8d137950, C4<1>, C4<1>;
v0x562b8ccad6a0_0 .net "S", 0 0, L_0x562b8d137a30;  alias, 1 drivers
v0x562b8cca8840_0 .net "a", 0 0, L_0x562b8d1373f0;  alias, 1 drivers
v0x562b8cca6110_0 .net "b", 0 0, L_0x562b8d137950;  alias, 1 drivers
v0x562b8cca61b0_0 .net "cout", 0 0, L_0x562b8d137aa0;  alias, 1 drivers
S_0x562b8cbbad30 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8ccb6c80;
 .timescale 0 0;
P_0x562b8c5706f0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cbb8600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbbad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1380d0 .functor OR 1, L_0x562b8d137ef0, L_0x562b8d138060, C4<0>, C4<0>;
v0x562b8cc85ff0_0 .net "S", 0 0, L_0x562b8d137f60;  1 drivers
v0x562b8cc81190_0 .net "a", 0 0, L_0x562b8d138140;  1 drivers
v0x562b8cc81230_0 .net "b", 0 0, L_0x562b8d138270;  1 drivers
v0x562b8cc7ea60_0 .net "cin", 0 0, L_0x562b8d137b10;  alias, 1 drivers
v0x562b8cc7c330_0 .net "cout", 0 0, L_0x562b8d1380d0;  alias, 1 drivers
v0x562b8cc7c3d0_0 .net "cout1", 0 0, L_0x562b8d137ef0;  1 drivers
v0x562b8cc774d0_0 .net "cout2", 0 0, L_0x562b8d138060;  1 drivers
v0x562b8cc77570_0 .net "s1", 0 0, L_0x562b8d1378e0;  1 drivers
S_0x562b8cbb5ed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbb8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1378e0 .functor XOR 1, L_0x562b8d138140, L_0x562b8d138270, C4<0>, C4<0>;
L_0x562b8d137ef0 .functor AND 1, L_0x562b8d138140, L_0x562b8d138270, C4<1>, C4<1>;
v0x562b8cc975f0_0 .net "S", 0 0, L_0x562b8d1378e0;  alias, 1 drivers
v0x562b8cc94ec0_0 .net "a", 0 0, L_0x562b8d138140;  alias, 1 drivers
v0x562b8cc92790_0 .net "b", 0 0, L_0x562b8d138270;  alias, 1 drivers
v0x562b8cc92830_0 .net "cout", 0 0, L_0x562b8d137ef0;  alias, 1 drivers
S_0x562b8cbb37a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbb8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d137f60 .functor XOR 1, L_0x562b8d137b10, L_0x562b8d1378e0, C4<0>, C4<0>;
L_0x562b8d138060 .functor AND 1, L_0x562b8d137b10, L_0x562b8d1378e0, C4<1>, C4<1>;
v0x562b8cc8ae50_0 .net "S", 0 0, L_0x562b8d137f60;  alias, 1 drivers
v0x562b8cc689b0_0 .net "a", 0 0, L_0x562b8d137b10;  alias, 1 drivers
v0x562b8cc88720_0 .net "b", 0 0, L_0x562b8d1378e0;  alias, 1 drivers
v0x562b8cc887c0_0 .net "cout", 0 0, L_0x562b8d138060;  alias, 1 drivers
S_0x562b8cbb1070 .scope module, "ins69" "twos_compliment" 3 109, 3 60 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8c58b070 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d12e570 .functor NOT 4, L_0x562b8d12e270, C4<0000>, C4<0000>, C4<0000>;
v0x562b8cbc35b0_0 .net "cout", 0 0, L_0x562b8d1305e0;  1 drivers
v0x562b8cbcd2a0_0 .net "i", 3 0, L_0x562b8d12e270;  alias, 1 drivers
v0x562b8cbcab70_0 .net "o", 3 0, L_0x562b8d1304b0;  alias, 1 drivers
v0x562b8cbcac10_0 .net "temp2", 3 0, L_0x562b8d12e570;  1 drivers
S_0x562b8cbae940 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cbb1070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c597910 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dc388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d130550 .functor BUFZ 1, L_0x7f38f70dc388, C4<0>, C4<0>, C4<0>;
L_0x562b8d1305e0 .functor BUFZ 1, L_0x562b8d130070, C4<0>, C4<0>, C4<0>;
v0x562b8cbdc7c0_0 .net "S", 3 0, L_0x562b8d1304b0;  alias, 1 drivers
v0x562b8cbc5d10_0 .net "a", 3 0, L_0x562b8d12e570;  alias, 1 drivers
L_0x7f38f70dc340 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cbd4830_0 .net "b", 3 0, L_0x7f38f70dc340;  1 drivers
v0x562b8cbd2100 .array "carry", 0 4;
v0x562b8cbd2100_0 .net v0x562b8cbd2100 0, 0 0, L_0x562b8d130550; 1 drivers
v0x562b8cbd2100_1 .net v0x562b8cbd2100 1, 0 0, L_0x562b8d12ea60; 1 drivers
v0x562b8cbd2100_2 .net v0x562b8cbd2100 2, 0 0, L_0x562b8d12f160; 1 drivers
v0x562b8cbd2100_3 .net v0x562b8cbd2100 3, 0 0, L_0x562b8d12f920; 1 drivers
v0x562b8cbd2100_4 .net v0x562b8cbd2100 4, 0 0, L_0x562b8d130070; 1 drivers
v0x562b8cbcf9d0_0 .net "cin", 0 0, L_0x7f38f70dc388;  1 drivers
v0x562b8cbcfa70_0 .net "cout", 0 0, L_0x562b8d1305e0;  alias, 1 drivers
L_0x562b8d12eba0 .part L_0x562b8d12e570, 0, 1;
L_0x562b8d12ecf0 .part L_0x7f38f70dc340, 0, 1;
L_0x562b8d12f2a0 .part L_0x562b8d12e570, 1, 1;
L_0x562b8d12f460 .part L_0x7f38f70dc340, 1, 1;
L_0x562b8d12fa60 .part L_0x562b8d12e570, 2, 1;
L_0x562b8d12fb90 .part L_0x7f38f70dc340, 2, 1;
L_0x562b8d130170 .part L_0x562b8d12e570, 3, 1;
L_0x562b8d1302a0 .part L_0x7f38f70dc340, 3, 1;
L_0x562b8d1304b0 .concat8 [ 1 1 1 1], L_0x562b8d12e7b0, L_0x562b8d12ef40, L_0x562b8d12f6b0, L_0x562b8d12fe00;
S_0x562b8cbfeb20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cbae940;
 .timescale 0 0;
P_0x562b8c5a65b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cbfc3f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbfeb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12ea60 .functor OR 1, L_0x562b8d12e6d0, L_0x562b8d12e940, C4<0>, C4<0>;
v0x562b8cc2aca0_0 .net "S", 0 0, L_0x562b8d12e7b0;  1 drivers
v0x562b8cc25e40_0 .net "a", 0 0, L_0x562b8d12eba0;  1 drivers
v0x562b8cc25ee0_0 .net "b", 0 0, L_0x562b8d12ecf0;  1 drivers
v0x562b8cc23710_0 .net "cin", 0 0, L_0x562b8d130550;  alias, 1 drivers
v0x562b8cc237b0_0 .net "cout", 0 0, L_0x562b8d12ea60;  alias, 1 drivers
v0x562b8cc20fe0_0 .net "cout1", 0 0, L_0x562b8d12e6d0;  1 drivers
v0x562b8cc21080_0 .net "cout2", 0 0, L_0x562b8d12e940;  1 drivers
v0x562b8cc14b30_0 .net "s1", 0 0, L_0x562b8d12e620;  1 drivers
S_0x562b8cbf9cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbfc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12e620 .functor XOR 1, L_0x562b8d12eba0, L_0x562b8d12ecf0, C4<0>, C4<0>;
L_0x562b8d12e6d0 .functor AND 1, L_0x562b8d12eba0, L_0x562b8d12ecf0, C4<1>, C4<1>;
v0x562b8cc397c0_0 .net "S", 0 0, L_0x562b8d12e620;  alias, 1 drivers
v0x562b8cc17320_0 .net "a", 0 0, L_0x562b8d12eba0;  alias, 1 drivers
v0x562b8cc37090_0 .net "b", 0 0, L_0x562b8d12ecf0;  alias, 1 drivers
v0x562b8cc37130_0 .net "cout", 0 0, L_0x562b8d12e6d0;  alias, 1 drivers
S_0x562b8cbf7590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbfc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12e7b0 .functor XOR 1, L_0x562b8d130550, L_0x562b8d12e620, C4<0>, C4<0>;
L_0x562b8d12e940 .functor AND 1, L_0x562b8d130550, L_0x562b8d12e620, C4<1>, C4<1>;
v0x562b8cc34960_0 .net "S", 0 0, L_0x562b8d12e7b0;  alias, 1 drivers
v0x562b8cc2fb00_0 .net "a", 0 0, L_0x562b8d130550;  alias, 1 drivers
v0x562b8cc2d3d0_0 .net "b", 0 0, L_0x562b8d12e620;  alias, 1 drivers
v0x562b8cc2d470_0 .net "cout", 0 0, L_0x562b8d12e940;  alias, 1 drivers
S_0x562b8cbf4e60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cbae940;
 .timescale 0 0;
P_0x562b8c5953f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cbf2730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbf4e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12f160 .functor OR 1, L_0x562b8d12eeb0, L_0x562b8d12f080, C4<0>, C4<0>;
v0x562b8cbbd0d0_0 .net "S", 0 0, L_0x562b8d12ef40;  1 drivers
v0x562b8cbba9a0_0 .net "a", 0 0, L_0x562b8d12f2a0;  1 drivers
v0x562b8cbbaa40_0 .net "b", 0 0, L_0x562b8d12f460;  1 drivers
v0x562b8cbae580_0 .net "cin", 0 0, L_0x562b8d12ea60;  alias, 1 drivers
v0x562b8cbb8270_0 .net "cout", 0 0, L_0x562b8d12f160;  alias, 1 drivers
v0x562b8cbb8310_0 .net "cout1", 0 0, L_0x562b8d12eeb0;  1 drivers
v0x562b8cbb5b40_0 .net "cout2", 0 0, L_0x562b8d12f080;  1 drivers
v0x562b8cbb5be0_0 .net "s1", 0 0, L_0x562b8d12ee20;  1 drivers
S_0x562b8cbf0000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbf2730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12ee20 .functor XOR 1, L_0x562b8d12f2a0, L_0x562b8d12f460, C4<0>, C4<0>;
L_0x562b8d12eeb0 .functor AND 1, L_0x562b8d12f2a0, L_0x562b8d12f460, C4<1>, C4<1>;
v0x562b8cc1e8b0_0 .net "S", 0 0, L_0x562b8d12ee20;  alias, 1 drivers
v0x562b8cc1c180_0 .net "a", 0 0, L_0x562b8d12f2a0;  alias, 1 drivers
v0x562b8cc19a50_0 .net "b", 0 0, L_0x562b8d12f460;  alias, 1 drivers
v0x562b8cc19af0_0 .net "cout", 0 0, L_0x562b8d12eeb0;  alias, 1 drivers
S_0x562b8cbed8d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbf2730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12ef40 .functor XOR 1, L_0x562b8d12ea60, L_0x562b8d12ee20, C4<0>, C4<0>;
L_0x562b8d12f080 .functor AND 1, L_0x562b8d12ea60, L_0x562b8d12ee20, C4<1>, C4<1>;
v0x562b8cbabf50_0 .net "S", 0 0, L_0x562b8d12ef40;  alias, 1 drivers
v0x562b8cbb0ce0_0 .net "a", 0 0, L_0x562b8d12ea60;  alias, 1 drivers
v0x562b8cbbf800_0 .net "b", 0 0, L_0x562b8d12ee20;  alias, 1 drivers
v0x562b8cbbf8a0_0 .net "cout", 0 0, L_0x562b8d12f080;  alias, 1 drivers
S_0x562b8cbe9040 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cbae940;
 .timescale 0 0;
P_0x562b8c5e66c0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cbe6810 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbe9040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d12f920 .functor OR 1, L_0x562b8d12f620, L_0x562b8d12f840, C4<0>, C4<0>;
v0x562b8cc05d20_0 .net "S", 0 0, L_0x562b8d12f6b0;  1 drivers
v0x562b8cc035f0_0 .net "a", 0 0, L_0x562b8d12fa60;  1 drivers
v0x562b8cc03690_0 .net "b", 0 0, L_0x562b8d12fb90;  1 drivers
v0x562b8cbfe790_0 .net "cin", 0 0, L_0x562b8d12f160;  alias, 1 drivers
v0x562b8cbfc060_0 .net "cout", 0 0, L_0x562b8d12f920;  alias, 1 drivers
v0x562b8cbfc100_0 .net "cout1", 0 0, L_0x562b8d12f620;  1 drivers
v0x562b8cbf9930_0 .net "cout2", 0 0, L_0x562b8d12f840;  1 drivers
v0x562b8cbf99d0_0 .net "s1", 0 0, L_0x562b8d12f590;  1 drivers
S_0x562b8cbe40e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbe6810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12f590 .functor XOR 1, L_0x562b8d12fa60, L_0x562b8d12fb90, C4<0>, C4<0>;
L_0x562b8d12f620 .functor AND 1, L_0x562b8d12fa60, L_0x562b8d12fb90, C4<1>, C4<1>;
v0x562b8cbb3410_0 .net "S", 0 0, L_0x562b8d12f590;  alias, 1 drivers
v0x562b8cc12110_0 .net "a", 0 0, L_0x562b8d12fa60;  alias, 1 drivers
v0x562b8cbefc70_0 .net "b", 0 0, L_0x562b8d12fb90;  alias, 1 drivers
v0x562b8cbefd10_0 .net "cout", 0 0, L_0x562b8d12f620;  alias, 1 drivers
S_0x562b8cbe19b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbe6810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12f6b0 .functor XOR 1, L_0x562b8d12f160, L_0x562b8d12f590, C4<0>, C4<0>;
L_0x562b8d12f840 .functor AND 1, L_0x562b8d12f160, L_0x562b8d12f590, C4<1>, C4<1>;
v0x562b8cc0f9e0_0 .net "S", 0 0, L_0x562b8d12f6b0;  alias, 1 drivers
v0x562b8cc0d2b0_0 .net "a", 0 0, L_0x562b8d12f160;  alias, 1 drivers
v0x562b8cc08450_0 .net "b", 0 0, L_0x562b8d12f590;  alias, 1 drivers
v0x562b8cc084f0_0 .net "cout", 0 0, L_0x562b8d12f840;  alias, 1 drivers
S_0x562b8cbdf280 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cbae940;
 .timescale 0 0;
P_0x562b8c5f5be0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cbdcb50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbdf280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d130070 .functor OR 1, L_0x562b8d12fd70, L_0x562b8d12ff90, C4<0>, C4<0>;
v0x562b8cbe6480_0 .net "S", 0 0, L_0x562b8d12fe00;  1 drivers
v0x562b8cbe3d50_0 .net "a", 0 0, L_0x562b8d130170;  1 drivers
v0x562b8cbe3df0_0 .net "b", 0 0, L_0x562b8d1302a0;  1 drivers
v0x562b8cbd7930_0 .net "cin", 0 0, L_0x562b8d12f920;  alias, 1 drivers
v0x562b8cbe1620_0 .net "cout", 0 0, L_0x562b8d130070;  alias, 1 drivers
v0x562b8cbe16c0_0 .net "cout1", 0 0, L_0x562b8d12fd70;  1 drivers
v0x562b8cbdeef0_0 .net "cout2", 0 0, L_0x562b8d12ff90;  1 drivers
v0x562b8cbdef90_0 .net "s1", 0 0, L_0x562b8d12fcc0;  1 drivers
S_0x562b8cbda420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbdcb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12fcc0 .functor XOR 1, L_0x562b8d130170, L_0x562b8d1302a0, C4<0>, C4<0>;
L_0x562b8d12fd70 .functor AND 1, L_0x562b8d130170, L_0x562b8d1302a0, C4<1>, C4<1>;
v0x562b8cbed480_0 .net "S", 0 0, L_0x562b8d12fcc0;  alias, 1 drivers
v0x562b8cbf7200_0 .net "a", 0 0, L_0x562b8d130170;  alias, 1 drivers
v0x562b8cbf4ad0_0 .net "b", 0 0, L_0x562b8d1302a0;  alias, 1 drivers
v0x562b8cbf4b70_0 .net "cout", 0 0, L_0x562b8d12fd70;  alias, 1 drivers
S_0x562b8cbd7cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbdcb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d12fe00 .functor XOR 1, L_0x562b8d12f920, L_0x562b8d12fcc0, C4<0>, C4<0>;
L_0x562b8d12ff90 .functor AND 1, L_0x562b8d12f920, L_0x562b8d12fcc0, C4<1>, C4<1>;
v0x562b8cbf23a0_0 .net "S", 0 0, L_0x562b8d12fe00;  alias, 1 drivers
v0x562b8cbda090_0 .net "a", 0 0, L_0x562b8d12f920;  alias, 1 drivers
v0x562b8cbe8bb0_0 .net "b", 0 0, L_0x562b8d12fcc0;  alias, 1 drivers
v0x562b8cbe8c50_0 .net "cout", 0 0, L_0x562b8d12ff90;  alias, 1 drivers
S_0x562b8cbd4cc0 .scope module, "ins7" "rca_Nbit" 3 117, 3 18 0, S_0x562b8c4a6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c628b10 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d13bb60 .functor BUFZ 1, L_0x562b8d138540, C4<0>, C4<0>, C4<0>;
L_0x562b8d13bc60 .functor BUFZ 1, L_0x562b8d13b710, C4<0>, C4<0>, C4<0>;
v0x562b8cb0c080_0 .net "S", 7 0, L_0x562b8d13bac0;  alias, 1 drivers
v0x562b8cb14b60_0 .net "a", 7 0, L_0x562b8d138430;  alias, 1 drivers
v0x562b8cb12400_0 .net "b", 7 0, L_0x562b8d135270;  alias, 1 drivers
v0x562b8cb124a0 .array "carry", 0 8;
v0x562b8cb124a0_0 .net v0x562b8cb124a0 0, 0 0, L_0x562b8d13bb60; 1 drivers
v0x562b8cb124a0_1 .net v0x562b8cb124a0 1, 0 0, L_0x562b8d138890; 1 drivers
v0x562b8cb124a0_2 .net v0x562b8cb124a0 2, 0 0, L_0x562b8d138ed0; 1 drivers
v0x562b8cb124a0_3 .net v0x562b8cb124a0 3, 0 0, L_0x562b8d139600; 1 drivers
v0x562b8cb124a0_4 .net v0x562b8cb124a0 4, 0 0, L_0x562b8d139c50; 1 drivers
v0x562b8cb124a0_5 .net v0x562b8cb124a0 5, 0 0, L_0x562b8d13a2f0; 1 drivers
v0x562b8cb124a0_6 .net v0x562b8cb124a0 6, 0 0, L_0x562b8d13a970; 1 drivers
v0x562b8cb124a0_7 .net v0x562b8cb124a0 7, 0 0, L_0x562b8d13b0b0; 1 drivers
v0x562b8cb124a0_8 .net v0x562b8cb124a0 8, 0 0, L_0x562b8d13b710; 1 drivers
v0x562b8ca91440_0 .net "cin", 0 0, L_0x562b8d138540;  alias, 1 drivers
v0x562b8cb09ec0_0 .net "cout", 0 0, L_0x562b8d13bc60;  alias, 1 drivers
L_0x562b8d138990 .part L_0x562b8d138430, 0, 1;
L_0x562b8d138b50 .part L_0x562b8d135270, 0, 1;
L_0x562b8d138fd0 .part L_0x562b8d138430, 1, 1;
L_0x562b8d139100 .part L_0x562b8d135270, 1, 1;
L_0x562b8d139700 .part L_0x562b8d138430, 2, 1;
L_0x562b8d139830 .part L_0x562b8d135270, 2, 1;
L_0x562b8d139d50 .part L_0x562b8d138430, 3, 1;
L_0x562b8d139e80 .part L_0x562b8d135270, 3, 1;
L_0x562b8d13a3f0 .part L_0x562b8d138430, 4, 1;
L_0x562b8d13a630 .part L_0x562b8d135270, 4, 1;
L_0x562b8d13aa70 .part L_0x562b8d138430, 5, 1;
L_0x562b8d13aba0 .part L_0x562b8d135270, 5, 1;
L_0x562b8d13b1b0 .part L_0x562b8d138430, 6, 1;
L_0x562b8d13b2e0 .part L_0x562b8d135270, 6, 1;
L_0x562b8d13b7d0 .part L_0x562b8d138430, 7, 1;
L_0x562b8d13b900 .part L_0x562b8d135270, 7, 1;
LS_0x562b8d13bac0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d138690, L_0x562b8d138d60, L_0x562b8d1393f0, L_0x562b8d139a40;
LS_0x562b8d13bac0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d13a0e0, L_0x562b8d13a7b0, L_0x562b8d13af30, L_0x562b8d13b500;
L_0x562b8d13bac0 .concat8 [ 4 4 0 0], LS_0x562b8d13bac0_0_0, LS_0x562b8d13bac0_0_4;
S_0x562b8cbd2490 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cbd4cc0;
 .timescale 0 0;
P_0x562b8c6aa750 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cbcfd60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbd2490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d138890 .functor OR 1, L_0x562b8d138620, L_0x562b8d138790, C4<0>, C4<0>;
v0x562b8cba2310_0 .net "S", 0 0, L_0x562b8d138690;  1 drivers
v0x562b8cb9fbe0_0 .net "a", 0 0, L_0x562b8d138990;  1 drivers
v0x562b8cb9fc80_0 .net "b", 0 0, L_0x562b8d138b50;  1 drivers
v0x562b8cb9d4b0_0 .net "cin", 0 0, L_0x562b8d13bb60;  alias, 1 drivers
v0x562b8cb9d550_0 .net "cout", 0 0, L_0x562b8d138890;  alias, 1 drivers
v0x562b8cb647d0_0 .net "cout1", 0 0, L_0x562b8d138620;  1 drivers
v0x562b8cb64870_0 .net "cout2", 0 0, L_0x562b8d138790;  1 drivers
v0x562b8cb62070_0 .net "s1", 0 0, L_0x562b8d1385b0;  1 drivers
S_0x562b8cbcd630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbcfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1385b0 .functor XOR 1, L_0x562b8d138990, L_0x562b8d138b50, C4<0>, C4<0>;
L_0x562b8d138620 .functor AND 1, L_0x562b8d138990, L_0x562b8d138b50, C4<1>, C4<1>;
v0x562b8cbc8440_0 .net "S", 0 0, L_0x562b8d1385b0;  alias, 1 drivers
v0x562b8cb9ad80_0 .net "a", 0 0, L_0x562b8d138990;  alias, 1 drivers
v0x562b8cba98a0_0 .net "b", 0 0, L_0x562b8d138b50;  alias, 1 drivers
v0x562b8cba9940_0 .net "cout", 0 0, L_0x562b8d138620;  alias, 1 drivers
S_0x562b8cbcaf00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbcfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d138690 .functor XOR 1, L_0x562b8d13bb60, L_0x562b8d1385b0, C4<0>, C4<0>;
L_0x562b8d138790 .functor AND 1, L_0x562b8d13bb60, L_0x562b8d1385b0, C4<1>, C4<1>;
v0x562b8cba7170_0 .net "S", 0 0, L_0x562b8d138690;  alias, 1 drivers
v0x562b8cba4a40_0 .net "a", 0 0, L_0x562b8d13bb60;  alias, 1 drivers
v0x562b8cb98620_0 .net "b", 0 0, L_0x562b8d1385b0;  alias, 1 drivers
v0x562b8cb986c0_0 .net "cout", 0 0, L_0x562b8d138790;  alias, 1 drivers
S_0x562b8cbc87d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cbd4cc0;
 .timescale 0 0;
P_0x562b8c63eaa0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cbc60a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbc87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d138ed0 .functor OR 1, L_0x562b8d138cf0, L_0x562b8d138e60, C4<0>, C4<0>;
v0x562b8cb842a0_0 .net "S", 0 0, L_0x562b8d138d60;  1 drivers
v0x562b8cb8df90_0 .net "a", 0 0, L_0x562b8d138fd0;  1 drivers
v0x562b8cb8e030_0 .net "b", 0 0, L_0x562b8d139100;  1 drivers
v0x562b8cb8b860_0 .net "cin", 0 0, L_0x562b8d138890;  alias, 1 drivers
v0x562b8cb89130_0 .net "cout", 0 0, L_0x562b8d138ed0;  alias, 1 drivers
v0x562b8cb891d0_0 .net "cout1", 0 0, L_0x562b8d138cf0;  1 drivers
v0x562b8cb7a870_0 .net "cout2", 0 0, L_0x562b8d138e60;  1 drivers
v0x562b8cb7a910_0 .net "s1", 0 0, L_0x562b8d138c80;  1 drivers
S_0x562b8cbc3970 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbc60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d138c80 .functor XOR 1, L_0x562b8d138fd0, L_0x562b8d139100, C4<0>, C4<0>;
L_0x562b8d138cf0 .functor AND 1, L_0x562b8d138fd0, L_0x562b8d139100, C4<1>, C4<1>;
v0x562b8cb69630_0 .net "S", 0 0, L_0x562b8d138c80;  alias, 1 drivers
v0x562b8cb66f00_0 .net "a", 0 0, L_0x562b8d138fd0;  alias, 1 drivers
v0x562b8cb86a00_0 .net "b", 0 0, L_0x562b8d139100;  alias, 1 drivers
v0x562b8cb86aa0_0 .net "cout", 0 0, L_0x562b8d138cf0;  alias, 1 drivers
S_0x562b8cbabb00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbc60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d138d60 .functor XOR 1, L_0x562b8d138890, L_0x562b8d138c80, C4<0>, C4<0>;
L_0x562b8d138e60 .functor AND 1, L_0x562b8d138890, L_0x562b8d138c80, C4<1>, C4<1>;
v0x562b8cb95520_0 .net "S", 0 0, L_0x562b8d138d60;  alias, 1 drivers
v0x562b8cb92df0_0 .net "a", 0 0, L_0x562b8d138890;  alias, 1 drivers
v0x562b8cb906c0_0 .net "b", 0 0, L_0x562b8d138c80;  alias, 1 drivers
v0x562b8cb90760_0 .net "cout", 0 0, L_0x562b8d138e60;  alias, 1 drivers
S_0x562b8cb81380 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cbd4cc0;
 .timescale 0 0;
P_0x562b8c646e80 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cba9d30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb81380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d139600 .functor OR 1, L_0x562b8d139330, L_0x562b8d139540, C4<0>, C4<0>;
v0x562b8cb725a0_0 .net "S", 0 0, L_0x562b8d1393f0;  1 drivers
v0x562b8cb59cf0_0 .net "a", 0 0, L_0x562b8d139700;  1 drivers
v0x562b8cb59d90_0 .net "b", 0 0, L_0x562b8d139830;  1 drivers
v0x562b8cb57590_0 .net "cin", 0 0, L_0x562b8d138ed0;  alias, 1 drivers
v0x562b8cb5eb50_0 .net "cout", 0 0, L_0x562b8d139600;  alias, 1 drivers
v0x562b8cb5ebf0_0 .net "cout1", 0 0, L_0x562b8d139330;  1 drivers
v0x562b8cb5c420_0 .net "cout2", 0 0, L_0x562b8d139540;  1 drivers
v0x562b8cb5c4c0_0 .net "s1", 0 0, L_0x562b8d1392c0;  1 drivers
S_0x562b8cba7500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cba9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1392c0 .functor XOR 1, L_0x562b8d139700, L_0x562b8d139830, C4<0>, C4<0>;
L_0x562b8d139330 .functor AND 1, L_0x562b8d139700, L_0x562b8d139830, C4<1>, C4<1>;
v0x562b8cb78110_0 .net "S", 0 0, L_0x562b8d1392c0;  alias, 1 drivers
v0x562b8cb7f6d0_0 .net "a", 0 0, L_0x562b8d139700;  alias, 1 drivers
v0x562b8cb7cfa0_0 .net "b", 0 0, L_0x562b8d139830;  alias, 1 drivers
v0x562b8cb7d040_0 .net "cout", 0 0, L_0x562b8d139330;  alias, 1 drivers
S_0x562b8cba4dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cba9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1393f0 .functor XOR 1, L_0x562b8d138ed0, L_0x562b8d1392c0, C4<0>, C4<0>;
L_0x562b8d139540 .functor AND 1, L_0x562b8d138ed0, L_0x562b8d1392c0, C4<1>, C4<1>;
v0x562b8cb6fe70_0 .net "S", 0 0, L_0x562b8d1393f0;  alias, 1 drivers
v0x562b8cb6d710_0 .net "a", 0 0, L_0x562b8d138ed0;  alias, 1 drivers
v0x562b8cb74cd0_0 .net "b", 0 0, L_0x562b8d1392c0;  alias, 1 drivers
v0x562b8cb74d70_0 .net "cout", 0 0, L_0x562b8d139540;  alias, 1 drivers
S_0x562b8cba26a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cbd4cc0;
 .timescale 0 0;
P_0x562b8c678c20 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cb9ff70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cba26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d139c50 .functor OR 1, L_0x562b8d1399d0, L_0x562b8d139b90, C4<0>, C4<0>;
v0x562b8cb51a20_0 .net "S", 0 0, L_0x562b8d139a40;  1 drivers
v0x562b8cb47e20_0 .net "a", 0 0, L_0x562b8d139d50;  1 drivers
v0x562b8cb47ec0_0 .net "b", 0 0, L_0x562b8d139e80;  1 drivers
v0x562b8cb456c0_0 .net "cin", 0 0, L_0x562b8d139600;  alias, 1 drivers
v0x562b8cb420e0_0 .net "cout", 0 0, L_0x562b8d139c50;  alias, 1 drivers
v0x562b8cb42180_0 .net "cout1", 0 0, L_0x562b8d1399d0;  1 drivers
v0x562b8cb3f980_0 .net "cout2", 0 0, L_0x562b8d139b90;  1 drivers
v0x562b8cb3fa20_0 .net "s1", 0 0, L_0x562b8d139960;  1 drivers
S_0x562b8cb9d840 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb9ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d139960 .functor XOR 1, L_0x562b8d139d50, L_0x562b8d139e80, C4<0>, C4<0>;
L_0x562b8d1399d0 .functor AND 1, L_0x562b8d139d50, L_0x562b8d139e80, C4<1>, C4<1>;
v0x562b8cb36830_0 .net "S", 0 0, L_0x562b8d139960;  alias, 1 drivers
v0x562b8cb3b700_0 .net "a", 0 0, L_0x562b8d139d50;  alias, 1 drivers
v0x562b8cb38fa0_0 .net "b", 0 0, L_0x562b8d139e80;  alias, 1 drivers
v0x562b8cb39040_0 .net "cout", 0 0, L_0x562b8d1399d0;  alias, 1 drivers
S_0x562b8cb9b110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb9ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d139a40 .functor XOR 1, L_0x562b8d139600, L_0x562b8d139960, C4<0>, C4<0>;
L_0x562b8d139b90 .functor AND 1, L_0x562b8d139600, L_0x562b8d139960, C4<1>, C4<1>;
v0x562b8cb4f2f0_0 .net "S", 0 0, L_0x562b8d139a40;  alias, 1 drivers
v0x562b8cb4cb90_0 .net "a", 0 0, L_0x562b8d139600;  alias, 1 drivers
v0x562b8cb54150_0 .net "b", 0 0, L_0x562b8d139960;  alias, 1 drivers
v0x562b8cb541f0_0 .net "cout", 0 0, L_0x562b8d139b90;  alias, 1 drivers
S_0x562b8cb989e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cbd4cc0;
 .timescale 0 0;
P_0x562b8c6812a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cb69a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb989e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13a2f0 .functor OR 1, L_0x562b8d13a070, L_0x562b8d13a230, C4<0>, C4<0>;
v0x562b8cb1f950_0 .net "S", 0 0, L_0x562b8d13a0e0;  1 drivers
v0x562b8cb03810_0 .net "a", 0 0, L_0x562b8d13a3f0;  1 drivers
v0x562b8cb038b0_0 .net "b", 0 0, L_0x562b8d13a630;  1 drivers
v0x562b8cb010b0_0 .net "cin", 0 0, L_0x562b8d139c50;  alias, 1 drivers
v0x562b8cb08670_0 .net "cout", 0 0, L_0x562b8d13a2f0;  alias, 1 drivers
v0x562b8cb08710_0 .net "cout1", 0 0, L_0x562b8d13a070;  1 drivers
v0x562b8cb05f40_0 .net "cout2", 0 0, L_0x562b8d13a230;  1 drivers
v0x562b8cb05fe0_0 .net "s1", 0 0, L_0x562b8d13a000;  1 drivers
S_0x562b8cb67290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb69a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13a000 .functor XOR 1, L_0x562b8d13a3f0, L_0x562b8d13a630, C4<0>, C4<0>;
L_0x562b8d13a070 .functor AND 1, L_0x562b8d13a3f0, L_0x562b8d13a630, C4<1>, C4<1>;
v0x562b8cb34680_0 .net "S", 0 0, L_0x562b8d13a000;  alias, 1 drivers
v0x562b8cb35cb0_0 .net "a", 0 0, L_0x562b8d13a3f0;  alias, 1 drivers
v0x562b8cb232e0_0 .net "b", 0 0, L_0x562b8d13a630;  alias, 1 drivers
v0x562b8cb23380_0 .net "cout", 0 0, L_0x562b8d13a070;  alias, 1 drivers
S_0x562b8cb64b60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb69a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13a0e0 .functor XOR 1, L_0x562b8d139c50, L_0x562b8d13a000, C4<0>, C4<0>;
L_0x562b8d13a230 .functor AND 1, L_0x562b8d139c50, L_0x562b8d13a000, C4<1>, C4<1>;
v0x562b8cb270e0_0 .net "S", 0 0, L_0x562b8d13a0e0;  alias, 1 drivers
v0x562b8cb195d0_0 .net "a", 0 0, L_0x562b8d139c50;  alias, 1 drivers
v0x562b8cb220b0_0 .net "b", 0 0, L_0x562b8d13a000;  alias, 1 drivers
v0x562b8cb22150_0 .net "cout", 0 0, L_0x562b8d13a230;  alias, 1 drivers
S_0x562b8cb62430 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cbd4cc0;
 .timescale 0 0;
P_0x562b8c6c1240 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cb959b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb62430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13a970 .functor OR 1, L_0x562b8d13a740, L_0x562b8d13a8b0, C4<0>, C4<0>;
v0x562b8cafb540_0 .net "S", 0 0, L_0x562b8d13a7b0;  1 drivers
v0x562b8caf1940_0 .net "a", 0 0, L_0x562b8d13aa70;  1 drivers
v0x562b8caf19e0_0 .net "b", 0 0, L_0x562b8d13aba0;  1 drivers
v0x562b8caef1e0_0 .net "cin", 0 0, L_0x562b8d13a2f0;  alias, 1 drivers
v0x562b8caebc00_0 .net "cout", 0 0, L_0x562b8d13a970;  alias, 1 drivers
v0x562b8caebca0_0 .net "cout1", 0 0, L_0x562b8d13a740;  1 drivers
v0x562b8cae94a0_0 .net "cout2", 0 0, L_0x562b8d13a8b0;  1 drivers
v0x562b8cae9540_0 .net "s1", 0 0, L_0x562b8d13a6d0;  1 drivers
S_0x562b8cb93180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb959b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13a6d0 .functor XOR 1, L_0x562b8d13aa70, L_0x562b8d13aba0, C4<0>, C4<0>;
L_0x562b8d13a740 .functor AND 1, L_0x562b8d13aa70, L_0x562b8d13aba0, C4<1>, C4<1>;
v0x562b8cae0350_0 .net "S", 0 0, L_0x562b8d13a6d0;  alias, 1 drivers
v0x562b8cae5220_0 .net "a", 0 0, L_0x562b8d13aa70;  alias, 1 drivers
v0x562b8cae2ac0_0 .net "b", 0 0, L_0x562b8d13aba0;  alias, 1 drivers
v0x562b8cae2b60_0 .net "cout", 0 0, L_0x562b8d13a740;  alias, 1 drivers
S_0x562b8cb90a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb959b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13a7b0 .functor XOR 1, L_0x562b8d13a2f0, L_0x562b8d13a6d0, C4<0>, C4<0>;
L_0x562b8d13a8b0 .functor AND 1, L_0x562b8d13a2f0, L_0x562b8d13a6d0, C4<1>, C4<1>;
v0x562b8caf8e10_0 .net "S", 0 0, L_0x562b8d13a7b0;  alias, 1 drivers
v0x562b8caf66b0_0 .net "a", 0 0, L_0x562b8d13a2f0;  alias, 1 drivers
v0x562b8cafdc70_0 .net "b", 0 0, L_0x562b8d13a6d0;  alias, 1 drivers
v0x562b8cafdd10_0 .net "cout", 0 0, L_0x562b8d13a8b0;  alias, 1 drivers
S_0x562b8cb8e320 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cbd4cc0;
 .timescale 0 0;
P_0x562b8c6e47c0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cb8bbf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb8e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13b0b0 .functor OR 1, L_0x562b8d13aec0, L_0x562b8d13aff0, C4<0>, C4<0>;
v0x562b8caccbd0_0 .net "S", 0 0, L_0x562b8d13af30;  1 drivers
v0x562b8caca4a0_0 .net "a", 0 0, L_0x562b8d13b1b0;  1 drivers
v0x562b8caca540_0 .net "b", 0 0, L_0x562b8d13b2e0;  1 drivers
v0x562b8caa48b0_0 .net "cin", 0 0, L_0x562b8d13a970;  alias, 1 drivers
v0x562b8caa9780_0 .net "cout", 0 0, L_0x562b8d13b0b0;  alias, 1 drivers
v0x562b8caa9820_0 .net "cout1", 0 0, L_0x562b8d13aec0;  1 drivers
v0x562b8caa7020_0 .net "cout2", 0 0, L_0x562b8d13aff0;  1 drivers
v0x562b8caa70c0_0 .net "s1", 0 0, L_0x562b8d13ae50;  1 drivers
S_0x562b8cb894c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb8bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13ae50 .functor XOR 1, L_0x562b8d13b1b0, L_0x562b8d13b2e0, C4<0>, C4<0>;
L_0x562b8d13aec0 .functor AND 1, L_0x562b8d13b1b0, L_0x562b8d13b2e0, C4<1>, C4<1>;
v0x562b8cade1a0_0 .net "S", 0 0, L_0x562b8d13ae50;  alias, 1 drivers
v0x562b8cadf7d0_0 .net "a", 0 0, L_0x562b8d13b1b0;  alias, 1 drivers
v0x562b8cace3e0_0 .net "b", 0 0, L_0x562b8d13b2e0;  alias, 1 drivers
v0x562b8cace480_0 .net "cout", 0 0, L_0x562b8d13aec0;  alias, 1 drivers
S_0x562b8cb86d90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb8bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13af30 .functor XOR 1, L_0x562b8d13a970, L_0x562b8d13ae50, C4<0>, C4<0>;
L_0x562b8d13aff0 .functor AND 1, L_0x562b8d13a970, L_0x562b8d13ae50, C4<1>, C4<1>;
v0x562b8cad0c00_0 .net "S", 0 0, L_0x562b8d13af30;  alias, 1 drivers
v0x562b8cac7d70_0 .net "a", 0 0, L_0x562b8d13a970;  alias, 1 drivers
v0x562b8cac5610_0 .net "b", 0 0, L_0x562b8d13ae50;  alias, 1 drivers
v0x562b8cac56b0_0 .net "cout", 0 0, L_0x562b8d13aff0;  alias, 1 drivers
S_0x562b8cb84660 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cbd4cc0;
 .timescale 0 0;
P_0x562b8c6f8e80 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cb7fb00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb84660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d13b710 .functor OR 1, L_0x562b8d13b490, L_0x562b8d13b650, C4<0>, C4<0>;
v0x562b8cab0160_0 .net "S", 0 0, L_0x562b8d13b500;  1 drivers
v0x562b8caada00_0 .net "a", 0 0, L_0x562b8d13b7d0;  1 drivers
v0x562b8caadaa0_0 .net "b", 0 0, L_0x562b8d13b900;  1 drivers
v0x562b8caa2700_0 .net "cin", 0 0, L_0x562b8d13b0b0;  alias, 1 drivers
v0x562b8caa3d30_0 .net "cout", 0 0, L_0x562b8d13b710;  alias, 1 drivers
v0x562b8caa3dd0_0 .net "cout1", 0 0, L_0x562b8d13b490;  1 drivers
v0x562b8ca95160_0 .net "cout2", 0 0, L_0x562b8d13b650;  1 drivers
v0x562b8ca95200_0 .net "s1", 0 0, L_0x562b8d13ade0;  1 drivers
S_0x562b8cb7d330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb7fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13ade0 .functor XOR 1, L_0x562b8d13b7d0, L_0x562b8d13b900, C4<0>, C4<0>;
L_0x562b8d13b490 .functor AND 1, L_0x562b8d13b7d0, L_0x562b8d13b900, C4<1>, C4<1>;
v0x562b8cabd370_0 .net "S", 0 0, L_0x562b8d13ade0;  alias, 1 drivers
v0x562b8cabac10_0 .net "a", 0 0, L_0x562b8d13b7d0;  alias, 1 drivers
v0x562b8cac21d0_0 .net "b", 0 0, L_0x562b8d13b900;  alias, 1 drivers
v0x562b8cac2270_0 .net "cout", 0 0, L_0x562b8d13b490;  alias, 1 drivers
S_0x562b8cb7ac00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb7fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d13b500 .functor XOR 1, L_0x562b8d13b0b0, L_0x562b8d13ade0, C4<0>, C4<0>;
L_0x562b8d13b650 .functor AND 1, L_0x562b8d13b0b0, L_0x562b8d13ade0, C4<1>, C4<1>;
v0x562b8cabfaa0_0 .net "S", 0 0, L_0x562b8d13b500;  alias, 1 drivers
v0x562b8cab5ea0_0 .net "a", 0 0, L_0x562b8d13b0b0;  alias, 1 drivers
v0x562b8cab3740_0 .net "b", 0 0, L_0x562b8d13ade0;  alias, 1 drivers
v0x562b8cab37e0_0 .net "cout", 0 0, L_0x562b8d13b650;  alias, 1 drivers
S_0x562b8cb784d0 .scope module, "ins2" "subtractor_Nbit" 3 129, 3 35 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c72ef30 .param/l "N" 0 3 35, +C4<00000000000000000000000000000100>;
L_0x562b8d142750 .functor NOT 4, L_0x562b8d144a20, C4<0000>, C4<0000>, C4<0000>;
L_0x7f38f70dc7c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d142640 .functor BUFZ 1, L_0x7f38f70dc7c0, C4<0>, C4<0>, C4<0>;
L_0x562b8d142980 .functor NOT 1, L_0x562b8d1428e0, C4<0>, C4<0>, C4<0>;
v0x562b8c8f5730_0 .net "D", 3 0, L_0x562b8d1426b0;  alias, 1 drivers
v0x562b8c8fccf0_0 .net *"_ivl_35", 0 0, L_0x562b8d142640;  1 drivers
v0x562b8c8fa5c0_0 .net "a", 3 0, L_0x562b8d144980;  1 drivers
v0x562b8c8d49d0_0 .net "abs_D", 3 0, L_0x562b8d1447c0;  alias, 1 drivers
v0x562b8c8d98a0_0 .net "b", 3 0, L_0x562b8d144a20;  1 drivers
v0x562b8c8d7140_0 .net "b_comp", 3 0, L_0x562b8d142750;  1 drivers
v0x562b8c8ed490_0 .net "carry", 4 0, L_0x562b8d1427c0;  1 drivers
v0x562b8c8ead30_0 .net "cin", 0 0, L_0x7f38f70dc7c0;  1 drivers
v0x562b8c8f22f0_0 .net "is_pos", 0 0, L_0x562b8d1428e0;  1 drivers
v0x562b8c8efbc0_0 .net "negative", 0 0, L_0x562b8d142980;  alias, 1 drivers
v0x562b8c8e5fc0_0 .net "twos", 3 0, L_0x562b8d144640;  1 drivers
L_0x562b8d140ab0 .part L_0x562b8d144980, 0, 1;
L_0x562b8d140be0 .part L_0x562b8d142750, 0, 1;
L_0x562b8d140d10 .part L_0x562b8d1427c0, 0, 1;
L_0x562b8d1411a0 .part L_0x562b8d144980, 1, 1;
L_0x562b8d1412d0 .part L_0x562b8d142750, 1, 1;
L_0x562b8d141400 .part L_0x562b8d1427c0, 1, 1;
L_0x562b8d1419c0 .part L_0x562b8d144980, 2, 1;
L_0x562b8d141af0 .part L_0x562b8d142750, 2, 1;
L_0x562b8d141c70 .part L_0x562b8d1427c0, 2, 1;
L_0x562b8d142100 .part L_0x562b8d144980, 3, 1;
L_0x562b8d1422c0 .part L_0x562b8d142750, 3, 1;
L_0x562b8d142480 .part L_0x562b8d1427c0, 3, 1;
L_0x562b8d1426b0 .concat8 [ 1 1 1 1], L_0x562b8d140830, L_0x562b8d140f20, L_0x562b8d141740, L_0x562b8d141e80;
LS_0x562b8d1427c0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d142640, L_0x562b8d140a40, L_0x562b8d141130, L_0x562b8d141950;
LS_0x562b8d1427c0_0_4 .concat8 [ 1 0 0 0], L_0x562b8d142090;
L_0x562b8d1427c0 .concat8 [ 4 1 0 0], LS_0x562b8d1427c0_0_0, LS_0x562b8d1427c0_0_4;
L_0x562b8d1428e0 .part L_0x562b8d1427c0, 4, 1;
L_0x562b8d1447c0 .functor MUXZ 4, L_0x562b8d144640, L_0x562b8d1426b0, L_0x562b8d1428e0, C4<>;
S_0x562b8cb75100 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cb784d0;
 .timescale 0 0;
P_0x562b8c7087c0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cb72930 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cb75100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d140a40 .functor OR 1, L_0x562b8d140770, L_0x562b8d1409d0, C4<0>, C4<0>;
v0x562b8ca16c80_0 .net "S", 0 0, L_0x562b8d140830;  1 drivers
v0x562b8ca14550_0 .net "a", 0 0, L_0x562b8d140ab0;  1 drivers
v0x562b8ca145f0_0 .net "b", 0 0, L_0x562b8d140be0;  1 drivers
v0x562b8c9ee960_0 .net "cin", 0 0, L_0x562b8d140d10;  1 drivers
v0x562b8c9eea00_0 .net "cout", 0 0, L_0x562b8d140a40;  1 drivers
v0x562b8c9f3830_0 .net "cout1", 0 0, L_0x562b8d140770;  1 drivers
v0x562b8c9f38d0_0 .net "cout2", 0 0, L_0x562b8d1409d0;  1 drivers
v0x562b8c9f10d0_0 .net "s1", 0 0, L_0x562b8d1406b0;  1 drivers
S_0x562b8cb70200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb72930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1406b0 .functor XOR 1, L_0x562b8d140ab0, L_0x562b8d140be0, C4<0>, C4<0>;
L_0x562b8d140770 .functor AND 1, L_0x562b8d140ab0, L_0x562b8d140be0, C4<1>, C4<1>;
v0x562b8ca28040_0 .net "S", 0 0, L_0x562b8d1406b0;  alias, 1 drivers
v0x562b8ca25840_0 .net "a", 0 0, L_0x562b8d140ab0;  alias, 1 drivers
v0x562b8ca2ce00_0 .net "b", 0 0, L_0x562b8d140be0;  alias, 1 drivers
v0x562b8ca2cea0_0 .net "cout", 0 0, L_0x562b8d140770;  alias, 1 drivers
S_0x562b8cb6dad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb72930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d140830 .functor XOR 1, L_0x562b8d140d10, L_0x562b8d1406b0, C4<0>, C4<0>;
L_0x562b8d1409d0 .functor AND 1, L_0x562b8d140d10, L_0x562b8d1406b0, C4<1>, C4<1>;
v0x562b8ca2a6d0_0 .net "S", 0 0, L_0x562b8d140830;  alias, 1 drivers
v0x562b8ca11e20_0 .net "a", 0 0, L_0x562b8d140d10;  alias, 1 drivers
v0x562b8ca0f6c0_0 .net "b", 0 0, L_0x562b8d1406b0;  alias, 1 drivers
v0x562b8ca0f760_0 .net "cout", 0 0, L_0x562b8d1409d0;  alias, 1 drivers
S_0x562b8cb49bd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cb784d0;
 .timescale 0 0;
P_0x562b8c746300 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cb5ef80 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cb49bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d141130 .functor OR 1, L_0x562b8d140eb0, L_0x562b8d1410c0, C4<0>, C4<0>;
v0x562b8c9fa210_0 .net "S", 0 0, L_0x562b8d140f20;  1 drivers
v0x562b8c9f7ab0_0 .net "a", 0 0, L_0x562b8d1411a0;  1 drivers
v0x562b8c9f7b50_0 .net "b", 0 0, L_0x562b8d1412d0;  1 drivers
v0x562b8c9ec7b0_0 .net "cin", 0 0, L_0x562b8d141400;  1 drivers
v0x562b8c9ec850_0 .net "cout", 0 0, L_0x562b8d141130;  1 drivers
v0x562b8c9edde0_0 .net "cout1", 0 0, L_0x562b8d140eb0;  1 drivers
v0x562b8c9ede80_0 .net "cout2", 0 0, L_0x562b8d1410c0;  1 drivers
v0x562b8c9db410_0 .net "s1", 0 0, L_0x562b8d140e40;  1 drivers
S_0x562b8cb5c7b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb5ef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d140e40 .functor XOR 1, L_0x562b8d1411a0, L_0x562b8d1412d0, C4<0>, C4<0>;
L_0x562b8d140eb0 .functor AND 1, L_0x562b8d1411a0, L_0x562b8d1412d0, C4<1>, C4<1>;
v0x562b8ca07420_0 .net "S", 0 0, L_0x562b8d140e40;  alias, 1 drivers
v0x562b8ca04cc0_0 .net "a", 0 0, L_0x562b8d1411a0;  alias, 1 drivers
v0x562b8ca0c280_0 .net "b", 0 0, L_0x562b8d1412d0;  alias, 1 drivers
v0x562b8ca0c320_0 .net "cout", 0 0, L_0x562b8d140eb0;  alias, 1 drivers
S_0x562b8cb5a080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb5ef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d140f20 .functor XOR 1, L_0x562b8d141400, L_0x562b8d140e40, C4<0>, C4<0>;
L_0x562b8d1410c0 .functor AND 1, L_0x562b8d141400, L_0x562b8d140e40, C4<1>, C4<1>;
v0x562b8ca09b50_0 .net "S", 0 0, L_0x562b8d140f20;  alias, 1 drivers
v0x562b8c9fff50_0 .net "a", 0 0, L_0x562b8d141400;  alias, 1 drivers
v0x562b8c9fd7f0_0 .net "b", 0 0, L_0x562b8d140e40;  alias, 1 drivers
v0x562b8c9fd890_0 .net "cout", 0 0, L_0x562b8d1410c0;  alias, 1 drivers
S_0x562b8cb57950 .scope generate, "genblk1[2]" "genblk1[2]" 3 49, 3 49 0, S_0x562b8cb784d0;
 .timescale 0 0;
P_0x562b8c776b70 .param/l "i" 0 3 49, +C4<010>;
S_0x562b8cb3baf0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cb57950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d141950 .functor OR 1, L_0x562b8d141680, L_0x562b8d1418e0, C4<0>, C4<0>;
v0x562b8c9c07a0_0 .net "S", 0 0, L_0x562b8d141740;  1 drivers
v0x562b8c9be070_0 .net "a", 0 0, L_0x562b8d1419c0;  1 drivers
v0x562b8c9be110_0 .net "b", 0 0, L_0x562b8d141af0;  1 drivers
v0x562b8c998480_0 .net "cin", 0 0, L_0x562b8d141c70;  1 drivers
v0x562b8c998520_0 .net "cout", 0 0, L_0x562b8d141950;  1 drivers
v0x562b8c99d350_0 .net "cout1", 0 0, L_0x562b8d141680;  1 drivers
v0x562b8c99d3f0_0 .net "cout2", 0 0, L_0x562b8d1418e0;  1 drivers
v0x562b8c99abf0_0 .net "s1", 0 0, L_0x562b8d141570;  1 drivers
S_0x562b8cb39360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb3baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d141570 .functor XOR 1, L_0x562b8d1419c0, L_0x562b8d141af0, C4<0>, C4<0>;
L_0x562b8d141680 .functor AND 1, L_0x562b8d1419c0, L_0x562b8d141af0, C4<1>, C4<1>;
v0x562b8c9df210_0 .net "S", 0 0, L_0x562b8d141570;  alias, 1 drivers
v0x562b8c9d1700_0 .net "a", 0 0, L_0x562b8d1419c0;  alias, 1 drivers
v0x562b8c9da1e0_0 .net "b", 0 0, L_0x562b8d141af0;  alias, 1 drivers
v0x562b8c9da280_0 .net "cout", 0 0, L_0x562b8d141680;  alias, 1 drivers
S_0x562b8cb54580 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb3baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d141740 .functor XOR 1, L_0x562b8d141c70, L_0x562b8d141570, C4<0>, C4<0>;
L_0x562b8d1418e0 .functor AND 1, L_0x562b8d141c70, L_0x562b8d141570, C4<1>, C4<1>;
v0x562b8c9d7a80_0 .net "S", 0 0, L_0x562b8d141740;  alias, 1 drivers
v0x562b8c9bb940_0 .net "a", 0 0, L_0x562b8d141c70;  alias, 1 drivers
v0x562b8c9b91e0_0 .net "b", 0 0, L_0x562b8d141570;  alias, 1 drivers
v0x562b8c9b9280_0 .net "cout", 0 0, L_0x562b8d1418e0;  alias, 1 drivers
S_0x562b8cb51db0 .scope generate, "genblk1[3]" "genblk1[3]" 3 49, 3 49 0, S_0x562b8cb784d0;
 .timescale 0 0;
P_0x562b8c785610 .param/l "i" 0 3 49, +C4<011>;
S_0x562b8cb4f680 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cb51db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d142090 .functor OR 1, L_0x562b8d141e10, L_0x562b8d142020, C4<0>, C4<0>;
v0x562b8c9a3d30_0 .net "S", 0 0, L_0x562b8d141e80;  1 drivers
v0x562b8c9a15d0_0 .net "a", 0 0, L_0x562b8d142100;  1 drivers
v0x562b8c9a1670_0 .net "b", 0 0, L_0x562b8d1422c0;  1 drivers
v0x562b8c9962d0_0 .net "cin", 0 0, L_0x562b8d142480;  1 drivers
v0x562b8c996370_0 .net "cout", 0 0, L_0x562b8d142090;  1 drivers
v0x562b8c997900_0 .net "cout1", 0 0, L_0x562b8d141e10;  1 drivers
v0x562b8c9979a0_0 .net "cout2", 0 0, L_0x562b8d142020;  1 drivers
v0x562b8c986510_0 .net "s1", 0 0, L_0x562b8d141da0;  1 drivers
S_0x562b8cb4cf50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb4f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d141da0 .functor XOR 1, L_0x562b8d142100, L_0x562b8d1422c0, C4<0>, C4<0>;
L_0x562b8d141e10 .functor AND 1, L_0x562b8d142100, L_0x562b8d1422c0, C4<1>, C4<1>;
v0x562b8c9b0f40_0 .net "S", 0 0, L_0x562b8d141da0;  alias, 1 drivers
v0x562b8c9ae7e0_0 .net "a", 0 0, L_0x562b8d142100;  alias, 1 drivers
v0x562b8c9b5da0_0 .net "b", 0 0, L_0x562b8d1422c0;  alias, 1 drivers
v0x562b8c9b5e40_0 .net "cout", 0 0, L_0x562b8d141e10;  alias, 1 drivers
S_0x562b8cb48210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb4f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d141e80 .functor XOR 1, L_0x562b8d142480, L_0x562b8d141da0, C4<0>, C4<0>;
L_0x562b8d142020 .functor AND 1, L_0x562b8d142480, L_0x562b8d141da0, C4<1>, C4<1>;
v0x562b8c9b3670_0 .net "S", 0 0, L_0x562b8d141e80;  alias, 1 drivers
v0x562b8c9a9a70_0 .net "a", 0 0, L_0x562b8d142480;  alias, 1 drivers
v0x562b8c9a7310_0 .net "b", 0 0, L_0x562b8d141da0;  alias, 1 drivers
v0x562b8c9a73b0_0 .net "cout", 0 0, L_0x562b8d142020;  alias, 1 drivers
S_0x562b8cb45a80 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cb784d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8c7a14c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d1429f0 .functor NOT 4, L_0x562b8d1426b0, C4<0000>, C4<0000>, C4<0000>;
v0x562b8c912e70_0 .net "cout", 0 0, L_0x562b8d144750;  1 drivers
v0x562b8c910740_0 .net "i", 3 0, L_0x562b8d1426b0;  alias, 1 drivers
v0x562b8c8f7e90_0 .net "o", 3 0, L_0x562b8d144640;  alias, 1 drivers
v0x562b8c8f7f30_0 .net "temp2", 3 0, L_0x562b8d1429f0;  1 drivers
S_0x562b8cb424d0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cb45a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c7ac440 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dc778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1446e0 .functor BUFZ 1, L_0x7f38f70dc778, C4<0>, C4<0>, C4<0>;
L_0x562b8d144750 .functor BUFZ 1, L_0x562b8d144240, C4<0>, C4<0>, C4<0>;
v0x562b8c9162b0_0 .net "S", 3 0, L_0x562b8d144640;  alias, 1 drivers
v0x562b8c91d870_0 .net "a", 3 0, L_0x562b8d1429f0;  alias, 1 drivers
L_0x7f38f70dc730 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c91b140_0 .net "b", 3 0, L_0x7f38f70dc730;  1 drivers
v0x562b8c90e010 .array "carry", 0 4;
v0x562b8c90e010_0 .net v0x562b8c90e010 0, 0 0, L_0x562b8d1446e0; 1 drivers
v0x562b8c90e010_1 .net v0x562b8c90e010 1, 0 0, L_0x562b8d142f10; 1 drivers
v0x562b8c90e010_2 .net v0x562b8c90e010 2, 0 0, L_0x562b8d143510; 1 drivers
v0x562b8c90e010_3 .net v0x562b8c90e010 3, 0 0, L_0x562b8d143bf0; 1 drivers
v0x562b8c90e010_4 .net v0x562b8c90e010 4, 0 0, L_0x562b8d144240; 1 drivers
v0x562b8c90b8b0_0 .net "cin", 0 0, L_0x7f38f70dc778;  1 drivers
v0x562b8c90b950_0 .net "cout", 0 0, L_0x562b8d144750;  alias, 1 drivers
L_0x562b8d143010 .part L_0x562b8d1429f0, 0, 1;
L_0x562b8d143140 .part L_0x7f38f70dc730, 0, 1;
L_0x562b8d143610 .part L_0x562b8d1429f0, 1, 1;
L_0x562b8d1437d0 .part L_0x7f38f70dc730, 1, 1;
L_0x562b8d143cf0 .part L_0x562b8d1429f0, 2, 1;
L_0x562b8d143e20 .part L_0x7f38f70dc730, 2, 1;
L_0x562b8d144300 .part L_0x562b8d1429f0, 3, 1;
L_0x562b8d144430 .part L_0x7f38f70dc730, 3, 1;
L_0x562b8d144640 .concat8 [ 1 1 1 1], L_0x562b8d142cc0, L_0x562b8d143350, L_0x562b8d1439e0, L_0x562b8d144030;
S_0x562b8cb3fd40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cb424d0;
 .timescale 0 0;
P_0x562b8c74fe70 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cb33870 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb3fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d142f10 .functor OR 1, L_0x562b8d142c00, L_0x562b8d142e10, C4<0>, C4<0>;
v0x562b8c9618b0_0 .net "S", 0 0, L_0x562b8d142cc0;  1 drivers
v0x562b8c95f150_0 .net "a", 0 0, L_0x562b8d143010;  1 drivers
v0x562b8c95f1f0_0 .net "b", 0 0, L_0x562b8d143140;  1 drivers
v0x562b8c9754a0_0 .net "cin", 0 0, L_0x562b8d1446e0;  alias, 1 drivers
v0x562b8c975540_0 .net "cout", 0 0, L_0x562b8d142f10;  alias, 1 drivers
v0x562b8c972d40_0 .net "cout1", 0 0, L_0x562b8d142c00;  1 drivers
v0x562b8c972de0_0 .net "cout2", 0 0, L_0x562b8d142e10;  1 drivers
v0x562b8c97a300_0 .net "s1", 0 0, L_0x562b8d142b40;  1 drivers
S_0x562b8cb259a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb33870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d142b40 .functor XOR 1, L_0x562b8d143010, L_0x562b8d143140, C4<0>, C4<0>;
L_0x562b8d142c00 .functor AND 1, L_0x562b8d143010, L_0x562b8d143140, C4<1>, C4<1>;
v0x562b8c988d30_0 .net "S", 0 0, L_0x562b8d142b40;  alias, 1 drivers
v0x562b8c97fea0_0 .net "a", 0 0, L_0x562b8d143010;  alias, 1 drivers
v0x562b8c97d740_0 .net "b", 0 0, L_0x562b8d143140;  alias, 1 drivers
v0x562b8c97d7e0_0 .net "cout", 0 0, L_0x562b8d142c00;  alias, 1 drivers
S_0x562b8cb2c220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb33870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d142cc0 .functor XOR 1, L_0x562b8d1446e0, L_0x562b8d142b40, C4<0>, C4<0>;
L_0x562b8d142e10 .functor AND 1, L_0x562b8d1446e0, L_0x562b8d142b40, C4<1>, C4<1>;
v0x562b8c984d00_0 .net "S", 0 0, L_0x562b8d142cc0;  alias, 1 drivers
v0x562b8c9825d0_0 .net "a", 0 0, L_0x562b8d1446e0;  alias, 1 drivers
v0x562b8c95c9e0_0 .net "b", 0 0, L_0x562b8d142b40;  alias, 1 drivers
v0x562b8c95ca80_0 .net "cout", 0 0, L_0x562b8d142e10;  alias, 1 drivers
S_0x562b8cb22410 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cb424d0;
 .timescale 0 0;
P_0x562b8c760990 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cb1fd10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb22410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d143510 .functor OR 1, L_0x562b8d1432e0, L_0x562b8d143450, C4<0>, C4<0>;
v0x562b8c95be60_0 .net "S", 0 0, L_0x562b8d143350;  1 drivers
v0x562b8c94d290_0 .net "a", 0 0, L_0x562b8d143610;  1 drivers
v0x562b8c94d330_0 .net "b", 0 0, L_0x562b8d1437d0;  1 drivers
v0x562b8c9c41b0_0 .net "cin", 0 0, L_0x562b8d142f10;  alias, 1 drivers
v0x562b8c9ccc90_0 .net "cout", 0 0, L_0x562b8d143510;  alias, 1 drivers
v0x562b8c9ccd30_0 .net "cout1", 0 0, L_0x562b8d1432e0;  1 drivers
v0x562b8c9ca530_0 .net "cout2", 0 0, L_0x562b8d143450;  1 drivers
v0x562b8c9ca5d0_0 .net "s1", 0 0, L_0x562b8d143270;  1 drivers
S_0x562b8caf36f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb1fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d143270 .functor XOR 1, L_0x562b8d143610, L_0x562b8d1437d0, C4<0>, C4<0>;
L_0x562b8d1432e0 .functor AND 1, L_0x562b8d143610, L_0x562b8d1437d0, C4<1>, C4<1>;
v0x562b8c977bd0_0 .net "S", 0 0, L_0x562b8d143270;  alias, 1 drivers
v0x562b8c96dfd0_0 .net "a", 0 0, L_0x562b8d143610;  alias, 1 drivers
v0x562b8c96b870_0 .net "b", 0 0, L_0x562b8d1437d0;  alias, 1 drivers
v0x562b8c96b910_0 .net "cout", 0 0, L_0x562b8d1432e0;  alias, 1 drivers
S_0x562b8cb08aa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb1fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d143350 .functor XOR 1, L_0x562b8d142f10, L_0x562b8d143270, C4<0>, C4<0>;
L_0x562b8d143450 .functor AND 1, L_0x562b8d142f10, L_0x562b8d143270, C4<1>, C4<1>;
v0x562b8c968290_0 .net "S", 0 0, L_0x562b8d143350;  alias, 1 drivers
v0x562b8c965b30_0 .net "a", 0 0, L_0x562b8d142f10;  alias, 1 drivers
v0x562b8c95a830_0 .net "b", 0 0, L_0x562b8d143270;  alias, 1 drivers
v0x562b8c95a8d0_0 .net "cout", 0 0, L_0x562b8d143450;  alias, 1 drivers
S_0x562b8cb062d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cb424d0;
 .timescale 0 0;
P_0x562b8c7cbc40 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cb03ba0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb062d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d143bf0 .functor OR 1, L_0x562b8d143970, L_0x562b8d143b30, C4<0>, C4<0>;
v0x562b8c9404b0_0 .net "S", 0 0, L_0x562b8d1439e0;  1 drivers
v0x562b8c93dd80_0 .net "a", 0 0, L_0x562b8d143cf0;  1 drivers
v0x562b8c93de20_0 .net "b", 0 0, L_0x562b8d143e20;  1 drivers
v0x562b8c93b650_0 .net "cin", 0 0, L_0x562b8d143510;  alias, 1 drivers
v0x562b8c902970_0 .net "cout", 0 0, L_0x562b8d143bf0;  alias, 1 drivers
v0x562b8c902a10_0 .net "cout1", 0 0, L_0x562b8d143970;  1 drivers
v0x562b8c900210_0 .net "cout2", 0 0, L_0x562b8d143b30;  1 drivers
v0x562b8c9002b0_0 .net "s1", 0 0, L_0x562b8d143900;  1 drivers
S_0x562b8cb01470 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb03ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d143900 .functor XOR 1, L_0x562b8d143cf0, L_0x562b8d143e20, C4<0>, C4<0>;
L_0x562b8d143970 .functor AND 1, L_0x562b8d143cf0, L_0x562b8d143e20, C4<1>, C4<1>;
v0x562b8c9c1ff0_0 .net "S", 0 0, L_0x562b8d143900;  alias, 1 drivers
v0x562b8c938f20_0 .net "a", 0 0, L_0x562b8d143cf0;  alias, 1 drivers
v0x562b8c947a40_0 .net "b", 0 0, L_0x562b8d143e20;  alias, 1 drivers
v0x562b8c947ae0_0 .net "cout", 0 0, L_0x562b8d143970;  alias, 1 drivers
S_0x562b8cae5610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb03ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1439e0 .functor XOR 1, L_0x562b8d143510, L_0x562b8d143900, C4<0>, C4<0>;
L_0x562b8d143b30 .functor AND 1, L_0x562b8d143510, L_0x562b8d143900, C4<1>, C4<1>;
v0x562b8c945310_0 .net "S", 0 0, L_0x562b8d1439e0;  alias, 1 drivers
v0x562b8c942be0_0 .net "a", 0 0, L_0x562b8d143510;  alias, 1 drivers
v0x562b8c9367c0_0 .net "b", 0 0, L_0x562b8d143900;  alias, 1 drivers
v0x562b8c936860_0 .net "cout", 0 0, L_0x562b8d143b30;  alias, 1 drivers
S_0x562b8cae2e80 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cb424d0;
 .timescale 0 0;
P_0x562b8c81c580 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cafe0a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cae2e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d144240 .functor OR 1, L_0x562b8d143fc0, L_0x562b8d144180, C4<0>, C4<0>;
v0x562b8c922440_0 .net "S", 0 0, L_0x562b8d144030;  1 drivers
v0x562b8c92c130_0 .net "a", 0 0, L_0x562b8d144300;  1 drivers
v0x562b8c92c1d0_0 .net "b", 0 0, L_0x562b8d144430;  1 drivers
v0x562b8c929a00_0 .net "cin", 0 0, L_0x562b8d143bf0;  alias, 1 drivers
v0x562b8c9272d0_0 .net "cout", 0 0, L_0x562b8d144240;  alias, 1 drivers
v0x562b8c927370_0 .net "cout1", 0 0, L_0x562b8d143fc0;  1 drivers
v0x562b8c918a10_0 .net "cout2", 0 0, L_0x562b8d144180;  1 drivers
v0x562b8c918ab0_0 .net "s1", 0 0, L_0x562b8d143f50;  1 drivers
S_0x562b8cafb8d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cafe0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d143f50 .functor XOR 1, L_0x562b8d144300, L_0x562b8d144430, C4<0>, C4<0>;
L_0x562b8d143fc0 .functor AND 1, L_0x562b8d144300, L_0x562b8d144430, C4<1>, C4<1>;
v0x562b8c9077d0_0 .net "S", 0 0, L_0x562b8d143f50;  alias, 1 drivers
v0x562b8c9050a0_0 .net "a", 0 0, L_0x562b8d144300;  alias, 1 drivers
v0x562b8c924ba0_0 .net "b", 0 0, L_0x562b8d144430;  alias, 1 drivers
v0x562b8c924c40_0 .net "cout", 0 0, L_0x562b8d143fc0;  alias, 1 drivers
S_0x562b8caf91a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cafe0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d144030 .functor XOR 1, L_0x562b8d143bf0, L_0x562b8d143f50, C4<0>, C4<0>;
L_0x562b8d144180 .functor AND 1, L_0x562b8d143bf0, L_0x562b8d143f50, C4<1>, C4<1>;
v0x562b8c9336c0_0 .net "S", 0 0, L_0x562b8d144030;  alias, 1 drivers
v0x562b8c930f90_0 .net "a", 0 0, L_0x562b8d143bf0;  alias, 1 drivers
v0x562b8c92e860_0 .net "b", 0 0, L_0x562b8d143f50;  alias, 1 drivers
v0x562b8c92e900_0 .net "cout", 0 0, L_0x562b8d144180;  alias, 1 drivers
S_0x562b8caf6a70 .scope module, "ins3" "karatsuba_4" 3 131, 3 98 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x562b8d169990 .functor XOR 1, L_0x562b8d15aa90, L_0x562b8d15ce00, C4<0>, C4<0>;
L_0x562b8d16df10 .functor AND 1, L_0x562b8d175b10, L_0x562b8d175d10, C4<1>, C4<1>;
v0x562b8cab1270_0 .net "X", 3 0, L_0x562b8d140320;  alias, 1 drivers
v0x562b8caa3490_0 .net "Y", 3 0, L_0x562b8d1447c0;  alias, 1 drivers
v0x562b8ca93610_0 .net "Z", 7 0, L_0x562b8d175fb0;  alias, 1 drivers
v0x562b8cacd920_0 .net *"_ivl_20", 0 0, L_0x562b8d169990;  1 drivers
L_0x7f38f70dd8e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cacb870_0 .net/2u *"_ivl_26", 3 0, L_0x7f38f70dd8e8;  1 drivers
L_0x7f38f70dd930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cacaef0_0 .net/2u *"_ivl_30", 1 0, L_0x7f38f70dd930;  1 drivers
L_0x7f38f70dd978 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cac9140_0 .net/2u *"_ivl_32", 1 0, L_0x7f38f70dd978;  1 drivers
L_0x7f38f70dd9c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cac87c0_0 .net/2u *"_ivl_36", 3 0, L_0x7f38f70dd9c0;  1 drivers
L_0x7f38f70dda50 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8cac6a10_0 .net/2u *"_ivl_42", 3 0, L_0x7f38f70dda50;  1 drivers
v0x562b8cac6090_0 .net *"_ivl_44", 0 0, L_0x562b8d175b10;  1 drivers
L_0x7f38f70dda98 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8cac6150_0 .net/2u *"_ivl_46", 3 0, L_0x7f38f70dda98;  1 drivers
v0x562b8cac51a0_0 .net *"_ivl_48", 0 0, L_0x562b8d175d10;  1 drivers
v0x562b8cac5260_0 .net *"_ivl_51", 0 0, L_0x562b8d16df10;  1 drivers
L_0x7f38f70ddae0 .functor BUFT 1, C4<11100001>, C4<0>, C4<0>, C4<0>;
v0x562b8cac4df0_0 .net/2u *"_ivl_52", 7 0, L_0x7f38f70ddae0;  1 drivers
v0x562b8cac4eb0_0 .net "a", 1 0, L_0x562b8d15a740;  1 drivers
v0x562b8cac4220_0 .net "a_abs", 1 0, L_0x562b8d15b970;  1 drivers
v0x562b8cac39e0_0 .net "b", 1 0, L_0x562b8d15c970;  1 drivers
v0x562b8cac3a80_0 .net "b_abs", 1 0, L_0x562b8d15df10;  1 drivers
v0x562b8caaac60_0 .net "c1", 0 0, L_0x562b8d16bbc0;  1 drivers
v0x562b8caaa530_0 .net "c2", 0 0, L_0x562b8d16db10;  1 drivers
v0x562b8caaa5d0_0 .net "c3", 0 0, L_0x562b8d171c40;  1 drivers
v0x562b8caa8420_0 .net "c4", 0 0, L_0x562b8d175a80;  1 drivers
v0x562b8caa84c0_0 .net "neg_a", 0 0, L_0x562b8d15aa90;  1 drivers
v0x562b8caa7aa0_0 .net "neg_b", 0 0, L_0x562b8d15ce00;  1 drivers
v0x562b8caa7b40_0 .net "temp", 7 0, L_0x562b8d171b10;  1 drivers
v0x562b8caa6bb0_0 .net "term1", 7 0, L_0x562b8d16dba0;  1 drivers
v0x562b8caa6c50_0 .net "term2", 7 0, L_0x562b8d16dc90;  1 drivers
v0x562b8caa6800_0 .net "term3", 7 0, L_0x562b8d16ddd0;  1 drivers
v0x562b8caa68a0_0 .net "z0", 3 0, L_0x562b8d1596c0;  1 drivers
v0x562b8caa5c30_0 .net "z1", 3 0, L_0x562b8d16d930;  1 drivers
v0x562b8caa5cd0_0 .net "z1_1", 3 0, L_0x562b8d169a20;  1 drivers
v0x562b8caa52b0_0 .net "z1_2", 3 0, L_0x562b8d16ba90;  1 drivers
v0x562b8caa4e10_0 .net "z1_3", 3 0, L_0x562b8d167810;  1 drivers
v0x562b8caa4eb0_0 .net "z1_4", 3 0, L_0x562b8d1697d0;  1 drivers
v0x562b8cac2f20_0 .net "z2", 3 0, L_0x562b8d14f2d0;  1 drivers
v0x562b8cac2fc0_0 .net "z_og", 7 0, L_0x562b8d1758a0;  1 drivers
L_0x562b8d14f5d0 .part L_0x562b8d140320, 2, 2;
L_0x562b8d14f720 .part L_0x562b8d1447c0, 2, 2;
L_0x562b8d159960 .part L_0x562b8d140320, 0, 2;
L_0x562b8d159a00 .part L_0x562b8d1447c0, 0, 2;
L_0x562b8d15baa0 .part L_0x562b8d140320, 0, 2;
L_0x562b8d15bb40 .part L_0x562b8d140320, 2, 2;
L_0x562b8d15e040 .part L_0x562b8d1447c0, 2, 2;
L_0x562b8d15e0e0 .part L_0x562b8d1447c0, 0, 2;
L_0x562b8d169a20 .functor MUXZ 4, L_0x562b8d167810, L_0x562b8d1697d0, L_0x562b8d169990, C4<>;
L_0x562b8d16dba0 .concat [ 4 4 0 0], L_0x562b8d1596c0, L_0x7f38f70dd8e8;
L_0x562b8d16dc90 .concat [ 2 4 2 0], L_0x7f38f70dd978, L_0x562b8d16d930, L_0x7f38f70dd930;
L_0x562b8d16ddd0 .concat [ 4 4 0 0], L_0x7f38f70dd9c0, L_0x562b8d14f2d0;
L_0x562b8d175b10 .cmp/eq 4, L_0x562b8d140320, L_0x7f38f70dda50;
L_0x562b8d175d10 .cmp/eq 4, L_0x562b8d1447c0, L_0x7f38f70dda98;
L_0x562b8d175fb0 .functor MUXZ 8, L_0x562b8d1758a0, L_0x7f38f70ddae0, L_0x562b8d16df10, C4<>;
S_0x562b8caf1d30 .scope module, "ins1" "subtractor_Nbit" 3 106, 3 35 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ca65320 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d15a7e0 .functor NOT 2, L_0x562b8d15bb40, C4<00>, C4<00>, C4<00>;
L_0x7f38f70dd228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d15a8f0 .functor BUFZ 1, L_0x7f38f70dd228, C4<0>, C4<0>, C4<0>;
L_0x562b8d15aa90 .functor NOT 1, L_0x562b8d15a960, C4<0>, C4<0>, C4<0>;
v0x562b8ca71ce0_0 .net "D", 1 0, L_0x562b8d15a740;  alias, 1 drivers
v0x562b8ca792a0_0 .net *"_ivl_21", 0 0, L_0x562b8d15a8f0;  1 drivers
v0x562b8ca76b70_0 .net "a", 1 0, L_0x562b8d15baa0;  1 drivers
v0x562b8ca648a0_0 .net "abs_D", 1 0, L_0x562b8d15b970;  alias, 1 drivers
v0x562b8c808780_0 .net "b", 1 0, L_0x562b8d15bb40;  1 drivers
v0x562b8c81fb30_0 .net "b_comp", 1 0, L_0x562b8d15a7e0;  1 drivers
v0x562b8c82e650_0 .net "carry", 2 0, L_0x562b8d15a850;  1 drivers
v0x562b8c82bf20_0 .net "cin", 0 0, L_0x7f38f70dd228;  1 drivers
v0x562b8c8297f0_0 .net "is_pos", 0 0, L_0x562b8d15a960;  1 drivers
v0x562b8c81d3d0_0 .net "negative", 0 0, L_0x562b8d15aa90;  alias, 1 drivers
v0x562b8c8270c0_0 .net "twos", 1 0, L_0x562b8d15b7f0;  1 drivers
L_0x562b8d159d60 .part L_0x562b8d15baa0, 0, 1;
L_0x562b8d159e90 .part L_0x562b8d15a7e0, 0, 1;
L_0x562b8d159fc0 .part L_0x562b8d15a850, 0, 1;
L_0x562b8d15a3b0 .part L_0x562b8d15baa0, 1, 1;
L_0x562b8d15a4e0 .part L_0x562b8d15a7e0, 1, 1;
L_0x562b8d15a610 .part L_0x562b8d15a850, 1, 1;
L_0x562b8d15a740 .concat8 [ 1 1 0 0], L_0x562b8d159b80, L_0x562b8d15a1d0;
L_0x562b8d15a850 .concat8 [ 1 1 1 0], L_0x562b8d15a8f0, L_0x562b8d159cf0, L_0x562b8d15a340;
L_0x562b8d15a960 .part L_0x562b8d15a850, 2, 1;
L_0x562b8d15b970 .functor MUXZ 2, L_0x562b8d15b7f0, L_0x562b8d15a740, L_0x562b8d15a960, C4<>;
S_0x562b8caef5a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8caf1d30;
 .timescale 0 0;
P_0x562b8ca6ae00 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8caebff0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8caef5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d159cf0 .functor OR 1, L_0x562b8d159b10, L_0x562b8d159c80, C4<0>, C4<0>;
v0x562b8c8c5280_0 .net "S", 0 0, L_0x562b8d159b80;  1 drivers
v0x562b8c8b7770_0 .net "a", 0 0, L_0x562b8d159d60;  1 drivers
v0x562b8c8b7810_0 .net "b", 0 0, L_0x562b8d159e90;  1 drivers
v0x562b8c8c0250_0 .net "cin", 0 0, L_0x562b8d159fc0;  1 drivers
v0x562b8c8c02f0_0 .net "cout", 0 0, L_0x562b8d159cf0;  1 drivers
v0x562b8c8bdaf0_0 .net "cout1", 0 0, L_0x562b8d159b10;  1 drivers
v0x562b8c8bdb90_0 .net "cout2", 0 0, L_0x562b8d159c80;  1 drivers
v0x562b8c8a19b0_0 .net "s1", 0 0, L_0x562b8d159aa0;  1 drivers
S_0x562b8cae9860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8caebff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d159aa0 .functor XOR 1, L_0x562b8d159d60, L_0x562b8d159e90, C4<0>, C4<0>;
L_0x562b8d159b10 .functor AND 1, L_0x562b8d159d60, L_0x562b8d159e90, C4<1>, C4<1>;
v0x562b8c8e3900_0 .net "S", 0 0, L_0x562b8d159aa0;  alias, 1 drivers
v0x562b8c8e0280_0 .net "a", 0 0, L_0x562b8d159d60;  alias, 1 drivers
v0x562b8c8ddb20_0 .net "b", 0 0, L_0x562b8d159e90;  alias, 1 drivers
v0x562b8c8ddbc0_0 .net "cout", 0 0, L_0x562b8d159b10;  alias, 1 drivers
S_0x562b8cadd390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8caebff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d159b80 .functor XOR 1, L_0x562b8d159fc0, L_0x562b8d159aa0, C4<0>, C4<0>;
L_0x562b8d159c80 .functor AND 1, L_0x562b8d159fc0, L_0x562b8d159aa0, C4<1>, C4<1>;
v0x562b8c8d2820_0 .net "S", 0 0, L_0x562b8d159b80;  alias, 1 drivers
v0x562b8c8d3e50_0 .net "a", 0 0, L_0x562b8d159fc0;  alias, 1 drivers
v0x562b8c8c1480_0 .net "b", 0 0, L_0x562b8d159aa0;  alias, 1 drivers
v0x562b8c8c1520_0 .net "cout", 0 0, L_0x562b8d159c80;  alias, 1 drivers
S_0x562b8cacf4c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8caf1d30;
 .timescale 0 0;
P_0x562b8c8b04b0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cad5d40 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cacf4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15a340 .functor OR 1, L_0x562b8d15a160, L_0x562b8d15a2d0, C4<0>, C4<0>;
v0x562b8c896fb0_0 .net "S", 0 0, L_0x562b8d15a1d0;  1 drivers
v0x562b8c894850_0 .net "a", 0 0, L_0x562b8d15a3b0;  1 drivers
v0x562b8c8948f0_0 .net "b", 0 0, L_0x562b8d15a4e0;  1 drivers
v0x562b8c89be10_0 .net "cin", 0 0, L_0x562b8d15a610;  1 drivers
v0x562b8c89beb0_0 .net "cout", 0 0, L_0x562b8d15a340;  1 drivers
v0x562b8c8996e0_0 .net "cout1", 0 0, L_0x562b8d15a160;  1 drivers
v0x562b8c899780_0 .net "cout2", 0 0, L_0x562b8d15a2d0;  1 drivers
v0x562b8c88fae0_0 .net "s1", 0 0, L_0x562b8d15a0f0;  1 drivers
S_0x562b8cab7c50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cad5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15a0f0 .functor XOR 1, L_0x562b8d15a3b0, L_0x562b8d15a4e0, C4<0>, C4<0>;
L_0x562b8d15a160 .functor AND 1, L_0x562b8d15a3b0, L_0x562b8d15a4e0, C4<1>, C4<1>;
v0x562b8c89f250_0 .net "S", 0 0, L_0x562b8d15a0f0;  alias, 1 drivers
v0x562b8c8a6810_0 .net "a", 0 0, L_0x562b8d15a3b0;  alias, 1 drivers
v0x562b8c8a40e0_0 .net "b", 0 0, L_0x562b8d15a4e0;  alias, 1 drivers
v0x562b8c8a4180_0 .net "cout", 0 0, L_0x562b8d15a160;  alias, 1 drivers
S_0x562b8cacd000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cad5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15a1d0 .functor XOR 1, L_0x562b8d15a610, L_0x562b8d15a0f0, C4<0>, C4<0>;
L_0x562b8d15a2d0 .functor AND 1, L_0x562b8d15a610, L_0x562b8d15a0f0, C4<1>, C4<1>;
v0x562b8c87e4f0_0 .net "S", 0 0, L_0x562b8d15a1d0;  alias, 1 drivers
v0x562b8c8833c0_0 .net "a", 0 0, L_0x562b8d15a610;  alias, 1 drivers
v0x562b8c880c60_0 .net "b", 0 0, L_0x562b8d15a0f0;  alias, 1 drivers
v0x562b8c880d00_0 .net "cout", 0 0, L_0x562b8d15a2d0;  alias, 1 drivers
S_0x562b8caca830 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8caf1d30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c84a430 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d15ab00 .functor NOT 2, L_0x562b8d15a740, C4<00>, C4<00>, C4<00>;
v0x562b8c8a8060_0 .net "cout", 0 0, L_0x562b8d15b900;  1 drivers
v0x562b8ca66ba0_0 .net "i", 1 0, L_0x562b8d15a740;  alias, 1 drivers
v0x562b8ca74440_0 .net "o", 1 0, L_0x562b8d15b7f0;  alias, 1 drivers
v0x562b8ca744e0_0 .net "temp2", 1 0, L_0x562b8d15ab00;  1 drivers
S_0x562b8cac8100 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8caca830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c84d540 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dd1e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d15b890 .functor BUFZ 1, L_0x7f38f70dd1e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d15b900 .functor BUFZ 1, L_0x562b8d15b490, C4<0>, C4<0>, C4<0>;
v0x562b8c8408a0_0 .net "S", 1 0, L_0x562b8d15b7f0;  alias, 1 drivers
v0x562b8c841ed0_0 .net "a", 1 0, L_0x562b8d15ab00;  alias, 1 drivers
L_0x7f38f70dd198 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c833300_0 .net "b", 1 0, L_0x7f38f70dd198;  1 drivers
v0x562b8c8aa220 .array "carry", 0 2;
v0x562b8c8aa220_0 .net v0x562b8c8aa220 0, 0 0, L_0x562b8d15b890; 1 drivers
v0x562b8c8aa220_1 .net v0x562b8c8aa220 1, 0 0, L_0x562b8d15aee0; 1 drivers
v0x562b8c8aa220_2 .net v0x562b8c8aa220 2, 0 0, L_0x562b8d15b490; 1 drivers
v0x562b8c8b2d00_0 .net "cin", 0 0, L_0x7f38f70dd1e0;  1 drivers
v0x562b8c8b05a0_0 .net "cout", 0 0, L_0x562b8d15b900;  alias, 1 drivers
L_0x562b8d15afe0 .part L_0x562b8d15ab00, 0, 1;
L_0x562b8d15b110 .part L_0x7f38f70dd198, 0, 1;
L_0x562b8d15b500 .part L_0x562b8d15ab00, 1, 1;
L_0x562b8d15b6c0 .part L_0x7f38f70dd198, 1, 1;
L_0x562b8d15b7f0 .concat8 [ 1 1 0 0], L_0x562b8d15ace0, L_0x562b8d15b320;
S_0x562b8cac59d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cac8100;
 .timescale 0 0;
P_0x562b8c853280 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8caa9b70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cac59d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15aee0 .functor OR 1, L_0x562b8d15ac70, L_0x562b8d15ade0, C4<0>, C4<0>;
v0x562b8c86eda0_0 .net "S", 0 0, L_0x562b8d15ace0;  1 drivers
v0x562b8c865f10_0 .net "a", 0 0, L_0x562b8d15afe0;  1 drivers
v0x562b8c865fb0_0 .net "b", 0 0, L_0x562b8d15b110;  1 drivers
v0x562b8c8637b0_0 .net "cin", 0 0, L_0x562b8d15b890;  alias, 1 drivers
v0x562b8c863850_0 .net "cout", 0 0, L_0x562b8d15aee0;  alias, 1 drivers
v0x562b8c86ad70_0 .net "cout1", 0 0, L_0x562b8d15ac70;  1 drivers
v0x562b8c86ae10_0 .net "cout2", 0 0, L_0x562b8d15ade0;  1 drivers
v0x562b8c868640_0 .net "s1", 0 0, L_0x562b8d15ac00;  1 drivers
S_0x562b8caa73e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8caa9b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15ac00 .functor XOR 1, L_0x562b8d15afe0, L_0x562b8d15b110, C4<0>, C4<0>;
L_0x562b8d15ac70 .functor AND 1, L_0x562b8d15afe0, L_0x562b8d15b110, C4<1>, C4<1>;
v0x562b8c88d380_0 .net "S", 0 0, L_0x562b8d15ac00;  alias, 1 drivers
v0x562b8c889da0_0 .net "a", 0 0, L_0x562b8d15afe0;  alias, 1 drivers
v0x562b8c887640_0 .net "b", 0 0, L_0x562b8d15b110;  alias, 1 drivers
v0x562b8c8876e0_0 .net "cout", 0 0, L_0x562b8d15ac70;  alias, 1 drivers
S_0x562b8cac2600 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8caa9b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15ace0 .functor XOR 1, L_0x562b8d15b890, L_0x562b8d15ac00, C4<0>, C4<0>;
L_0x562b8d15ade0 .functor AND 1, L_0x562b8d15b890, L_0x562b8d15ac00, C4<1>, C4<1>;
v0x562b8c87c340_0 .net "S", 0 0, L_0x562b8d15ace0;  alias, 1 drivers
v0x562b8c87d970_0 .net "a", 0 0, L_0x562b8d15b890;  alias, 1 drivers
v0x562b8c86c580_0 .net "b", 0 0, L_0x562b8d15ac00;  alias, 1 drivers
v0x562b8c86c620_0 .net "cout", 0 0, L_0x562b8d15ade0;  alias, 1 drivers
S_0x562b8cabfe30 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cac8100;
 .timescale 0 0;
P_0x562b8c868cf0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cabd700 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cabfe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15b490 .functor OR 1, L_0x562b8d15b2b0, L_0x562b8d15b420, C4<0>, C4<0>;
v0x562b8c85dc40_0 .net "S", 0 0, L_0x562b8d15b320;  1 drivers
v0x562b8c854040_0 .net "a", 0 0, L_0x562b8d15b500;  1 drivers
v0x562b8c8540e0_0 .net "b", 0 0, L_0x562b8d15b6c0;  1 drivers
v0x562b8c8518e0_0 .net "cin", 0 0, L_0x562b8d15aee0;  alias, 1 drivers
v0x562b8c84e300_0 .net "cout", 0 0, L_0x562b8d15b490;  alias, 1 drivers
v0x562b8c84e3a0_0 .net "cout1", 0 0, L_0x562b8d15b2b0;  1 drivers
v0x562b8c84bba0_0 .net "cout2", 0 0, L_0x562b8d15b420;  1 drivers
v0x562b8c84bc40_0 .net "s1", 0 0, L_0x562b8d15b240;  1 drivers
S_0x562b8cabafd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cabd700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15b240 .functor XOR 1, L_0x562b8d15b500, L_0x562b8d15b6c0, C4<0>, C4<0>;
L_0x562b8d15b2b0 .functor AND 1, L_0x562b8d15b500, L_0x562b8d15b6c0, C4<1>, C4<1>;
v0x562b8c842a50_0 .net "S", 0 0, L_0x562b8d15b240;  alias, 1 drivers
v0x562b8c847920_0 .net "a", 0 0, L_0x562b8d15b500;  alias, 1 drivers
v0x562b8c8451c0_0 .net "b", 0 0, L_0x562b8d15b6c0;  alias, 1 drivers
v0x562b8c845260_0 .net "cout", 0 0, L_0x562b8d15b2b0;  alias, 1 drivers
S_0x562b8cab6290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cabd700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15b320 .functor XOR 1, L_0x562b8d15aee0, L_0x562b8d15b240, C4<0>, C4<0>;
L_0x562b8d15b420 .functor AND 1, L_0x562b8d15aee0, L_0x562b8d15b240, C4<1>, C4<1>;
v0x562b8c85b510_0 .net "S", 0 0, L_0x562b8d15b320;  alias, 1 drivers
v0x562b8c858db0_0 .net "a", 0 0, L_0x562b8d15aee0;  alias, 1 drivers
v0x562b8c860370_0 .net "b", 0 0, L_0x562b8d15b240;  alias, 1 drivers
v0x562b8c860410_0 .net "cout", 0 0, L_0x562b8d15b420;  alias, 1 drivers
S_0x562b8cab3b00 .scope module, "ins11" "karatsuba_2" 3 104, 3 73 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d148940 .functor XOR 1, L_0x562b8d145ae0, L_0x562b8d146c90, C4<0>, C4<0>;
v0x562b8c48fb10_0 .net "X", 1 0, L_0x562b8d14f5d0;  1 drivers
v0x562b8c485f10_0 .net "Y", 1 0, L_0x562b8d14f720;  1 drivers
v0x562b8c4837b0_0 .net "Z", 3 0, L_0x562b8d14f2d0;  alias, 1 drivers
v0x562b8c483850_0 .net *"_ivl_20", 0 0, L_0x562b8d148940;  1 drivers
L_0x7f38f70dcb68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c4801d0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70dcb68;  1 drivers
L_0x7f38f70dcbb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c47da70_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70dcbb0;  1 drivers
L_0x7f38f70dcbf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c472770_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70dcbf8;  1 drivers
L_0x7f38f70dcc40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c473da0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70dcc40;  1 drivers
v0x562b8c4613d0_0 .net "a", 0 0, L_0x562b8d145560;  1 drivers
v0x562b8c461470_0 .net "a_abs", 0 0, L_0x562b8d146200;  1 drivers
v0x562b8c4651d0_0 .net "b", 0 0, L_0x562b8d146710;  1 drivers
v0x562b8c465270_0 .net "b_abs", 0 0, L_0x562b8d1473b0;  1 drivers
v0x562b8c4576c0_0 .net "c1", 0 0, L_0x562b8d149d30;  1 drivers
v0x562b8c457760_0 .net "c2", 0 0, L_0x562b8d14afd0;  1 drivers
v0x562b8c4601a0_0 .net "c3", 0 0, L_0x562b8d14d390;  1 drivers
v0x562b8c45da40_0 .net "c4", 0 0, L_0x562b8d14f540;  1 drivers
v0x562b8c45dae0_0 .net "neg_a", 0 0, L_0x562b8d145ae0;  1 drivers
v0x562b8c441900_0 .net "neg_b", 0 0, L_0x562b8d146c90;  1 drivers
v0x562b8c4419a0_0 .net "temp", 3 0, L_0x562b8d14d260;  1 drivers
v0x562b8c43f1a0_0 .net "term1", 3 0, L_0x562b8d14b060;  1 drivers
v0x562b8c43f240_0 .net "term2", 3 0, L_0x562b8d14b100;  1 drivers
v0x562b8c446760_0 .net "term3", 3 0, L_0x562b8d14b240;  1 drivers
v0x562b8c446800_0 .net "z0", 1 0, L_0x562b8d144f50;  1 drivers
v0x562b8c444030_0 .net "z1", 1 0, L_0x562b8d14adf0;  1 drivers
v0x562b8c4440d0_0 .net "z1_1", 1 0, L_0x562b8d1489b0;  1 drivers
v0x562b8c41e440_0 .net "z1_2", 1 0, L_0x562b8d149c00;  1 drivers
v0x562b8c423310_0 .net "z1_3", 1 0, L_0x562b8d147850;  1 drivers
v0x562b8c4233b0_0 .net "z1_4", 1 0, L_0x562b8d1487c0;  1 drivers
v0x562b8c420bb0_0 .net "z2", 1 0, L_0x562b8d144c10;  1 drivers
L_0x562b8d144d00 .part L_0x562b8d14f5d0, 1, 1;
L_0x562b8d144df0 .part L_0x562b8d14f720, 1, 1;
L_0x562b8d145090 .part L_0x562b8d14f5d0, 0, 1;
L_0x562b8d1451d0 .part L_0x562b8d14f720, 0, 1;
L_0x562b8d1462a0 .part L_0x562b8d14f5d0, 0, 1;
L_0x562b8d146340 .part L_0x562b8d14f5d0, 1, 1;
L_0x562b8d147450 .part L_0x562b8d14f720, 1, 1;
L_0x562b8d1474f0 .part L_0x562b8d14f720, 0, 1;
L_0x562b8d1489b0 .functor MUXZ 2, L_0x562b8d147850, L_0x562b8d1487c0, L_0x562b8d148940, C4<>;
L_0x562b8d14b060 .concat [ 2 2 0 0], L_0x562b8d144f50, L_0x7f38f70dcb68;
L_0x562b8d14b100 .concat [ 1 2 1 0], L_0x7f38f70dcbf8, L_0x562b8d14adf0, L_0x7f38f70dcbb0;
L_0x562b8d14b240 .concat [ 2 2 0 0], L_0x7f38f70dcc40, L_0x562b8d144c10;
S_0x562b8cab0550 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c88c530 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d145870 .functor NOT 1, L_0x562b8d146340, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dc928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d145980 .functor BUFZ 1, L_0x7f38f70dc928, C4<0>, C4<0>, C4<0>;
L_0x562b8d145ae0 .functor NOT 1, L_0x562b8d145a40, C4<0>, C4<0>, C4<0>;
v0x562b8c7a3540_0 .net "D", 0 0, L_0x562b8d145560;  alias, 1 drivers
v0x562b8c79e6e0_0 .net *"_ivl_9", 0 0, L_0x562b8d145980;  1 drivers
v0x562b8c79bfb0_0 .net "a", 0 0, L_0x562b8d1462a0;  1 drivers
v0x562b8c799880_0 .net "abs_D", 0 0, L_0x562b8d146200;  alias, 1 drivers
v0x562b8c78d3d0_0 .net "b", 0 0, L_0x562b8d146340;  1 drivers
v0x562b8c797150_0 .net "b_comp", 0 0, L_0x562b8d145870;  1 drivers
v0x562b8c794a20_0 .net "carry", 1 0, L_0x562b8d1458e0;  1 drivers
v0x562b8c7922f0_0 .net "cin", 0 0, L_0x7f38f70dc928;  1 drivers
v0x562b8c779fe0_0 .net "is_pos", 0 0, L_0x562b8d145a40;  1 drivers
v0x562b8c788b00_0 .net "negative", 0 0, L_0x562b8d145ae0;  alias, 1 drivers
v0x562b8c7863d0_0 .net "twos", 0 0, L_0x562b8d145e60;  1 drivers
L_0x562b8d145740 .part L_0x562b8d1458e0, 0, 1;
L_0x562b8d1458e0 .concat8 [ 1 1 0 0], L_0x562b8d145980, L_0x562b8d1456d0;
L_0x562b8d145a40 .part L_0x562b8d1458e0, 1, 1;
L_0x562b8d146200 .functor MUXZ 1, L_0x562b8d145e60, L_0x562b8d145560, L_0x562b8d145a40, C4<>;
S_0x562b8caaddc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cab0550;
 .timescale 0 0;
P_0x562b8c8961f0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8caa18f0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8caaddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1456d0 .functor OR 1, L_0x562b8d145380, L_0x562b8d145660, C4<0>, C4<0>;
v0x562b8c7cfa50_0 .net "S", 0 0, L_0x562b8d145560;  alias, 1 drivers
v0x562b8c7cd320_0 .net "a", 0 0, L_0x562b8d1462a0;  alias, 1 drivers
v0x562b8c7cd3c0_0 .net "b", 0 0, L_0x562b8d145870;  alias, 1 drivers
v0x562b8c7cabf0_0 .net "cin", 0 0, L_0x562b8d145740;  1 drivers
v0x562b8c7cac90_0 .net "cout", 0 0, L_0x562b8d1456d0;  1 drivers
v0x562b8c7c5d90_0 .net "cout1", 0 0, L_0x562b8d145380;  1 drivers
v0x562b8c7c5e30_0 .net "cout2", 0 0, L_0x562b8d145660;  1 drivers
v0x562b8c7c3660_0 .net "s1", 0 0, L_0x562b8d145310;  1 drivers
S_0x562b8ca93a20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8caa18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d145310 .functor XOR 1, L_0x562b8d1462a0, L_0x562b8d145870, C4<0>, C4<0>;
L_0x562b8d145380 .functor AND 1, L_0x562b8d1462a0, L_0x562b8d145870, C4<1>, C4<1>;
v0x562b8c824a30_0 .net "S", 0 0, L_0x562b8d145310;  alias, 1 drivers
v0x562b8c822260_0 .net "a", 0 0, L_0x562b8d1462a0;  alias, 1 drivers
v0x562b8c7d9710_0 .net "b", 0 0, L_0x562b8d145870;  alias, 1 drivers
v0x562b8c7d97b0_0 .net "cout", 0 0, L_0x562b8d145380;  alias, 1 drivers
S_0x562b8ca9a2a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8caa18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d145560 .functor XOR 1, L_0x562b8d145740, L_0x562b8d145310, C4<0>, C4<0>;
L_0x562b8d145660 .functor AND 1, L_0x562b8d145740, L_0x562b8d145310, C4<1>, C4<1>;
v0x562b8c7b7270_0 .net "S", 0 0, L_0x562b8d145560;  alias, 1 drivers
v0x562b8c7d6fe0_0 .net "a", 0 0, L_0x562b8d145740;  alias, 1 drivers
v0x562b8c7d48b0_0 .net "b", 0 0, L_0x562b8d145310;  alias, 1 drivers
v0x562b8c7d4950_0 .net "cout", 0 0, L_0x562b8d145660;  alias, 1 drivers
S_0x562b8cb14ec0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cab0550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c8b6810 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d145bf0 .functor NOT 1, L_0x562b8d145560, C4<0>, C4<0>, C4<0>;
v0x562b8c7ad200_0 .net "cout", 0 0, L_0x562b8d146140;  1 drivers
v0x562b8c7a83a0_0 .net "i", 0 0, L_0x562b8d145560;  alias, 1 drivers
v0x562b8c7a8440_0 .net "o", 0 0, L_0x562b8d145e60;  alias, 1 drivers
v0x562b8c7a5c70_0 .net "temp2", 0 0, L_0x562b8d145bf0;  1 drivers
S_0x562b8cb127c0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cb14ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c8c6620 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dc8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1460d0 .functor BUFZ 1, L_0x7f38f70dc8e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d146140 .functor BUFZ 1, L_0x562b8d146060, C4<0>, C4<0>, C4<0>;
v0x562b8c7581c0_0 .net "S", 0 0, L_0x562b8d145e60;  alias, 1 drivers
v0x562b8c755a90_0 .net "a", 0 0, L_0x562b8d145bf0;  alias, 1 drivers
L_0x7f38f70dc898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c753360_0 .net "b", 0 0, L_0x7f38f70dc898;  1 drivers
v0x562b8c7b2060 .array "carry", 0 1;
v0x562b8c7b2060_0 .net v0x562b8c7b2060 0, 0 0, L_0x562b8d1460d0; 1 drivers
v0x562b8c7b2060_1 .net v0x562b8c7b2060 1, 0 0, L_0x562b8d146060; 1 drivers
v0x562b8c78fbc0_0 .net "cin", 0 0, L_0x7f38f70dc8e0;  1 drivers
v0x562b8c7af930_0 .net "cout", 0 0, L_0x562b8d146140;  alias, 1 drivers
S_0x562b8ca90610 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cb127c0;
 .timescale 0 0;
P_0x562b8c8d3050 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca8ded0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca90610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d146060 .functor OR 1, L_0x562b8d145d60, L_0x562b8d145f60, C4<0>, C4<0>;
v0x562b8c750c30_0 .net "S", 0 0, L_0x562b8d145e60;  alias, 1 drivers
v0x562b8c75f750_0 .net "a", 0 0, L_0x562b8d145bf0;  alias, 1 drivers
v0x562b8c75f7f0_0 .net "b", 0 0, L_0x7f38f70dc898;  alias, 1 drivers
v0x562b8c75d020_0 .net "cin", 0 0, L_0x562b8d1460d0;  alias, 1 drivers
v0x562b8c75d0c0_0 .net "cout", 0 0, L_0x562b8d146060;  alias, 1 drivers
v0x562b8c75a8f0_0 .net "cout1", 0 0, L_0x562b8d145d60;  1 drivers
v0x562b8c75a990_0 .net "cout2", 0 0, L_0x562b8d145f60;  1 drivers
v0x562b8c74e4d0_0 .net "s1", 0 0, L_0x562b8d145cf0;  1 drivers
S_0x562b8ca8b7a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca8ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d145cf0 .functor XOR 1, L_0x562b8d145bf0, L_0x7f38f70dc898, C4<0>, C4<0>;
L_0x562b8d145d60 .functor AND 1, L_0x562b8d145bf0, L_0x7f38f70dc898, C4<1>, C4<1>;
v0x562b8c7c0f30_0 .net "S", 0 0, L_0x562b8d145cf0;  alias, 1 drivers
v0x562b8c7b4a80_0 .net "a", 0 0, L_0x562b8d145bf0;  alias, 1 drivers
v0x562b8c7be800_0 .net "b", 0 0, L_0x7f38f70dc898;  alias, 1 drivers
v0x562b8c7be8a0_0 .net "cout", 0 0, L_0x562b8d145d60;  alias, 1 drivers
S_0x562b8ca89070 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca8ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d145e60 .functor XOR 1, L_0x562b8d1460d0, L_0x562b8d145cf0, C4<0>, C4<0>;
L_0x562b8d145f60 .functor AND 1, L_0x562b8d1460d0, L_0x562b8d145cf0, C4<1>, C4<1>;
v0x562b8c7bc0d0_0 .net "S", 0 0, L_0x562b8d145e60;  alias, 1 drivers
v0x562b8c7b99a0_0 .net "a", 0 0, L_0x562b8d1460d0;  alias, 1 drivers
v0x562b8c74bea0_0 .net "b", 0 0, L_0x562b8d145cf0;  alias, 1 drivers
v0x562b8c74bf40_0 .net "cout", 0 0, L_0x562b8d145f60;  alias, 1 drivers
S_0x562b8ca63c30 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d144ba0 .functor AND 1, L_0x562b8d144d00, L_0x562b8d144df0, C4<1>, C4<1>;
v0x562b8c783ca0_0 .net "X", 0 0, L_0x562b8d144d00;  1 drivers
v0x562b8c777880_0 .net "Y", 0 0, L_0x562b8d144df0;  1 drivers
v0x562b8c781570_0 .net "Z", 1 0, L_0x562b8d144c10;  alias, 1 drivers
L_0x7f38f70dc808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c77ee40_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dc808;  1 drivers
v0x562b8c77c710_0 .net "z", 0 0, L_0x562b8d144ba0;  1 drivers
L_0x562b8d144c10 .concat [ 1 1 0 0], L_0x562b8d144ba0, L_0x7f38f70dc808;
S_0x562b8ca394b0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d144ee0 .functor AND 1, L_0x562b8d145090, L_0x562b8d1451d0, C4<1>, C4<1>;
v0x562b8c765c60_0 .net "X", 0 0, L_0x562b8d145090;  1 drivers
v0x562b8c774780_0 .net "Y", 0 0, L_0x562b8d1451d0;  1 drivers
v0x562b8c772050_0 .net "Z", 1 0, L_0x562b8d144f50;  alias, 1 drivers
L_0x7f38f70dc850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c76f920_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dc850;  1 drivers
v0x562b8c763500_0 .net "z", 0 0, L_0x562b8d144ee0;  1 drivers
L_0x562b8d144f50 .concat [ 1 1 0 0], L_0x562b8d144ee0, L_0x7f38f70dc850;
S_0x562b8ca61e60 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c8f5e10 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d146a20 .functor NOT 1, L_0x562b8d1474f0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dca00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d146b30 .functor BUFZ 1, L_0x7f38f70dca00, C4<0>, C4<0>, C4<0>;
L_0x562b8d146c90 .functor NOT 1, L_0x562b8d146bf0, C4<0>, C4<0>, C4<0>;
v0x562b8c6f9c40_0 .net "D", 0 0, L_0x562b8d146710;  alias, 1 drivers
v0x562b8c6f74e0_0 .net *"_ivl_9", 0 0, L_0x562b8d146b30;  1 drivers
v0x562b8c6feaa0_0 .net "a", 0 0, L_0x562b8d147450;  1 drivers
v0x562b8c6fc370_0 .net "abs_D", 0 0, L_0x562b8d1473b0;  alias, 1 drivers
v0x562b8c6d6780_0 .net "b", 0 0, L_0x562b8d1474f0;  1 drivers
v0x562b8c6db650_0 .net "b_comp", 0 0, L_0x562b8d146a20;  1 drivers
v0x562b8c6d8ef0_0 .net "carry", 1 0, L_0x562b8d146a90;  1 drivers
v0x562b8c6ef240_0 .net "cin", 0 0, L_0x7f38f70dca00;  1 drivers
v0x562b8c6ecae0_0 .net "is_pos", 0 0, L_0x562b8d146bf0;  1 drivers
v0x562b8c6f40a0_0 .net "negative", 0 0, L_0x562b8d146c90;  alias, 1 drivers
v0x562b8c6f1970_0 .net "twos", 0 0, L_0x562b8d147010;  1 drivers
L_0x562b8d1468f0 .part L_0x562b8d146a90, 0, 1;
L_0x562b8d146a90 .concat8 [ 1 1 0 0], L_0x562b8d146b30, L_0x562b8d146880;
L_0x562b8d146bf0 .part L_0x562b8d146a90, 1, 1;
L_0x562b8d1473b0 .functor MUXZ 1, L_0x562b8d147010, L_0x562b8d146710, L_0x562b8d146bf0, C4<>;
S_0x562b8ca5f630 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ca61e60;
 .timescale 0 0;
P_0x562b8c90b7c0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ca5cf00 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ca5f630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d146880 .functor OR 1, L_0x562b8d146530, L_0x562b8d146810, C4<0>, C4<0>;
v0x562b8c744990_0 .net "S", 0 0, L_0x562b8d146710;  alias, 1 drivers
v0x562b8c738570_0 .net "a", 0 0, L_0x562b8d147450;  alias, 1 drivers
v0x562b8c738610_0 .net "b", 0 0, L_0x562b8d146a20;  alias, 1 drivers
v0x562b8c742260_0 .net "cin", 0 0, L_0x562b8d1468f0;  1 drivers
v0x562b8c742300_0 .net "cout", 0 0, L_0x562b8d146880;  1 drivers
v0x562b8c73fb30_0 .net "cout1", 0 0, L_0x562b8d146530;  1 drivers
v0x562b8c73fbd0_0 .net "cout2", 0 0, L_0x562b8d146810;  1 drivers
v0x562b8c73d400_0 .net "s1", 0 0, L_0x562b8d1464c0;  1 drivers
S_0x562b8ca5a7d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca5cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1464c0 .functor XOR 1, L_0x562b8d147450, L_0x562b8d146a20, C4<0>, C4<0>;
L_0x562b8d146530 .functor AND 1, L_0x562b8d147450, L_0x562b8d146a20, C4<1>, C4<1>;
v0x562b8c76d290_0 .net "S", 0 0, L_0x562b8d1464c0;  alias, 1 drivers
v0x562b8c76aac0_0 .net "a", 0 0, L_0x562b8d147450;  alias, 1 drivers
v0x562b8c768390_0 .net "b", 0 0, L_0x562b8d146a20;  alias, 1 drivers
v0x562b8c768430_0 .net "cout", 0 0, L_0x562b8d146530;  alias, 1 drivers
S_0x562b8ca580a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca5cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d146710 .functor XOR 1, L_0x562b8d1468f0, L_0x562b8d1464c0, C4<0>, C4<0>;
L_0x562b8d146810 .functor AND 1, L_0x562b8d1468f0, L_0x562b8d1464c0, C4<1>, C4<1>;
v0x562b8c73acd0_0 .net "S", 0 0, L_0x562b8d146710;  alias, 1 drivers
v0x562b8c7497f0_0 .net "a", 0 0, L_0x562b8d1468f0;  alias, 1 drivers
v0x562b8c7470c0_0 .net "b", 0 0, L_0x562b8d1464c0;  alias, 1 drivers
v0x562b8c747160_0 .net "cout", 0 0, L_0x562b8d146810;  alias, 1 drivers
S_0x562b8ca55970 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ca61e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c920cd0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d146da0 .functor NOT 1, L_0x562b8d146710, C4<0>, C4<0>, C4<0>;
v0x562b8c70d660_0 .net "cout", 0 0, L_0x562b8d1472f0;  1 drivers
v0x562b8c714c20_0 .net "i", 0 0, L_0x562b8d146710;  alias, 1 drivers
v0x562b8c714cc0_0 .net "o", 0 0, L_0x562b8d147010;  alias, 1 drivers
v0x562b8c7124f0_0 .net "temp2", 0 0, L_0x562b8d146da0;  1 drivers
S_0x562b8ca53240 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ca55970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c92d180 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dc9b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d147280 .functor BUFZ 1, L_0x7f38f70dc9b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1472f0 .functor BUFZ 1, L_0x562b8d147210, C4<0>, C4<0>, C4<0>;
v0x562b8c729080_0 .net "S", 0 0, L_0x562b8d147010;  alias, 1 drivers
v0x562b8c71a7c0_0 .net "a", 0 0, L_0x562b8d146da0;  alias, 1 drivers
L_0x7f38f70dc970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c718060_0 .net "b", 0 0, L_0x7f38f70dc970;  1 drivers
v0x562b8c71f620 .array "carry", 0 1;
v0x562b8c71f620_0 .net v0x562b8c71f620 0, 0 0, L_0x562b8d147280; 1 drivers
v0x562b8c71f620_1 .net v0x562b8c71f620 1, 0 0, L_0x562b8d147210; 1 drivers
v0x562b8c71cef0_0 .net "cin", 0 0, L_0x7f38f70dc9b8;  1 drivers
v0x562b8c70fdc0_0 .net "cout", 0 0, L_0x562b8d1472f0;  alias, 1 drivers
S_0x562b8ca50b10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca53240;
 .timescale 0 0;
P_0x562b8c9042e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca21b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca50b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d147210 .functor OR 1, L_0x562b8d146f10, L_0x562b8d147110, C4<0>, C4<0>;
v0x562b8c732d40_0 .net "S", 0 0, L_0x562b8d147010;  alias, 1 drivers
v0x562b8c730610_0 .net "a", 0 0, L_0x562b8d146da0;  alias, 1 drivers
v0x562b8c7306b0_0 .net "b", 0 0, L_0x7f38f70dc970;  alias, 1 drivers
v0x562b8c7241f0_0 .net "cin", 0 0, L_0x562b8d147280;  alias, 1 drivers
v0x562b8c724290_0 .net "cout", 0 0, L_0x562b8d147210;  alias, 1 drivers
v0x562b8c72dee0_0 .net "cout1", 0 0, L_0x562b8d146f10;  1 drivers
v0x562b8c72df80_0 .net "cout2", 0 0, L_0x562b8d147110;  1 drivers
v0x562b8c72b7b0_0 .net "s1", 0 0, L_0x562b8d146ea0;  1 drivers
S_0x562b8ca1f3c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca21b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d146ea0 .functor XOR 1, L_0x562b8d146da0, L_0x7f38f70dc970, C4<0>, C4<0>;
L_0x562b8d146f10 .functor AND 1, L_0x562b8d146da0, L_0x7f38f70dc970, C4<1>, C4<1>;
v0x562b8c704720_0 .net "S", 0 0, L_0x562b8d146ea0;  alias, 1 drivers
v0x562b8c701fc0_0 .net "a", 0 0, L_0x562b8d146da0;  alias, 1 drivers
v0x562b8c709580_0 .net "b", 0 0, L_0x7f38f70dc970;  alias, 1 drivers
v0x562b8c709620_0 .net "cout", 0 0, L_0x562b8d146f10;  alias, 1 drivers
S_0x562b8ca1cc90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca21b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d147010 .functor XOR 1, L_0x562b8d147280, L_0x562b8d146ea0, C4<0>, C4<0>;
L_0x562b8d147110 .functor AND 1, L_0x562b8d147280, L_0x562b8d146ea0, C4<1>, C4<1>;
v0x562b8c706e50_0 .net "S", 0 0, L_0x562b8d147010;  alias, 1 drivers
v0x562b8c726950_0 .net "a", 0 0, L_0x562b8d147280;  alias, 1 drivers
v0x562b8c735470_0 .net "b", 0 0, L_0x562b8d146ea0;  alias, 1 drivers
v0x562b8c735510_0 .net "cout", 0 0, L_0x562b8d147110;  alias, 1 drivers
S_0x562b8ca1a560 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1476c0 .functor AND 1, L_0x562b8d146200, L_0x562b8d1473b0, C4<1>, C4<1>;
v0x562b8c6e7d70_0 .net "X", 0 0, L_0x562b8d146200;  alias, 1 drivers
v0x562b8c6e5610_0 .net "Y", 0 0, L_0x562b8d1473b0;  alias, 1 drivers
v0x562b8c6e56b0_0 .net "Z", 1 0, L_0x562b8d147850;  alias, 1 drivers
L_0x7f38f70dca48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c6e2030_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dca48;  1 drivers
v0x562b8c6df8d0_0 .net "z", 0 0, L_0x562b8d1476c0;  1 drivers
L_0x562b8d147850 .concat [ 1 1 0 0], L_0x562b8d1476c0, L_0x7f38f70dca48;
S_0x562b8ca4dae0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c9c2930 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dcb20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d149ca0 .functor BUFZ 1, L_0x7f38f70dcb20, C4<0>, C4<0>, C4<0>;
L_0x562b8d149d30 .functor BUFZ 1, L_0x562b8d1498a0, C4<0>, C4<0>, C4<0>;
v0x562b8c67e0f0_0 .net "S", 1 0, L_0x562b8d149c00;  alias, 1 drivers
v0x562b8c67f720_0 .net "a", 1 0, L_0x562b8d144f50;  alias, 1 drivers
v0x562b8c66e330_0 .net "b", 1 0, L_0x562b8d144c10;  alias, 1 drivers
v0x562b8c66e3d0 .array "carry", 0 2;
v0x562b8c66e3d0_0 .net v0x562b8c66e3d0 0, 0 0, L_0x562b8d149ca0; 1 drivers
v0x562b8c66e3d0_1 .net v0x562b8c66e3d0 1, 0 0, L_0x562b8d149060; 1 drivers
v0x562b8c66e3d0_2 .net v0x562b8c66e3d0 2, 0 0, L_0x562b8d1498a0; 1 drivers
v0x562b8c670b50_0 .net "cin", 0 0, L_0x7f38f70dcb20;  1 drivers
v0x562b8c667cc0_0 .net "cout", 0 0, L_0x562b8d149d30;  alias, 1 drivers
L_0x562b8d1491a0 .part L_0x562b8d144f50, 0, 1;
L_0x562b8d149380 .part L_0x562b8d144c10, 0, 1;
L_0x562b8d1499a0 .part L_0x562b8d144f50, 1, 1;
L_0x562b8d149ad0 .part L_0x562b8d144c10, 1, 1;
L_0x562b8d149c00 .concat8 [ 1 1 0 0], L_0x562b8d148db0, L_0x562b8d149680;
S_0x562b8ca4b2b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca4dae0;
 .timescale 0 0;
P_0x562b8c951230 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca48b80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca4b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d149060 .functor OR 1, L_0x562b8d148cd0, L_0x562b8d148f40, C4<0>, C4<0>;
v0x562b8c6bf8a0_0 .net "S", 0 0, L_0x562b8d148db0;  1 drivers
v0x562b8c6a3760_0 .net "a", 0 0, L_0x562b8d1491a0;  1 drivers
v0x562b8c6a3800_0 .net "b", 0 0, L_0x562b8d149380;  1 drivers
v0x562b8c6a1000_0 .net "cin", 0 0, L_0x562b8d149ca0;  alias, 1 drivers
v0x562b8c6a10a0_0 .net "cout", 0 0, L_0x562b8d149060;  alias, 1 drivers
v0x562b8c6a85c0_0 .net "cout1", 0 0, L_0x562b8d148cd0;  1 drivers
v0x562b8c6a8660_0 .net "cout2", 0 0, L_0x562b8d148f40;  1 drivers
v0x562b8c6a5e90_0 .net "s1", 0 0, L_0x562b8d148b80;  1 drivers
S_0x562b8ca46450 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca48b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d148b80 .functor XOR 1, L_0x562b8d1491a0, L_0x562b8d149380, C4<0>, C4<0>;
L_0x562b8d148cd0 .functor AND 1, L_0x562b8d1491a0, L_0x562b8d149380, C4<1>, C4<1>;
v0x562b8c6d45d0_0 .net "S", 0 0, L_0x562b8d148b80;  alias, 1 drivers
v0x562b8c6d5c00_0 .net "a", 0 0, L_0x562b8d1491a0;  alias, 1 drivers
v0x562b8c6c3230_0 .net "b", 0 0, L_0x562b8d149380;  alias, 1 drivers
v0x562b8c6c32d0_0 .net "cout", 0 0, L_0x562b8d148cd0;  alias, 1 drivers
S_0x562b8ca43d20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca48b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d148db0 .functor XOR 1, L_0x562b8d149ca0, L_0x562b8d148b80, C4<0>, C4<0>;
L_0x562b8d148f40 .functor AND 1, L_0x562b8d149ca0, L_0x562b8d148b80, C4<1>, C4<1>;
v0x562b8c6c7030_0 .net "S", 0 0, L_0x562b8d148db0;  alias, 1 drivers
v0x562b8c6b9520_0 .net "a", 0 0, L_0x562b8d149ca0;  alias, 1 drivers
v0x562b8c6c2000_0 .net "b", 0 0, L_0x562b8d148b80;  alias, 1 drivers
v0x562b8c6c20a0_0 .net "cout", 0 0, L_0x562b8d148f40;  alias, 1 drivers
S_0x562b8ca415f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ca4dae0;
 .timescale 0 0;
P_0x562b8c966210 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ca3eec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca415f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1498a0 .functor OR 1, L_0x562b8d1495f0, L_0x562b8d1497c0, C4<0>, C4<0>;
v0x562b8c69b490_0 .net "S", 0 0, L_0x562b8d149680;  1 drivers
v0x562b8c691890_0 .net "a", 0 0, L_0x562b8d1499a0;  1 drivers
v0x562b8c691930_0 .net "b", 0 0, L_0x562b8d149ad0;  1 drivers
v0x562b8c68f130_0 .net "cin", 0 0, L_0x562b8d149060;  alias, 1 drivers
v0x562b8c68bb50_0 .net "cout", 0 0, L_0x562b8d1498a0;  alias, 1 drivers
v0x562b8c68bbf0_0 .net "cout1", 0 0, L_0x562b8d1495f0;  1 drivers
v0x562b8c6893f0_0 .net "cout2", 0 0, L_0x562b8d1497c0;  1 drivers
v0x562b8c689490_0 .net "s1", 0 0, L_0x562b8d149540;  1 drivers
S_0x562b8ca3c790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca3eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d149540 .functor XOR 1, L_0x562b8d1499a0, L_0x562b8d149ad0, C4<0>, C4<0>;
L_0x562b8d1495f0 .functor AND 1, L_0x562b8d1499a0, L_0x562b8d149ad0, C4<1>, C4<1>;
v0x562b8c6802a0_0 .net "S", 0 0, L_0x562b8d149540;  alias, 1 drivers
v0x562b8c685170_0 .net "a", 0 0, L_0x562b8d1499a0;  alias, 1 drivers
v0x562b8c682a10_0 .net "b", 0 0, L_0x562b8d149ad0;  alias, 1 drivers
v0x562b8c682ab0_0 .net "cout", 0 0, L_0x562b8d1495f0;  alias, 1 drivers
S_0x562b8ca37c30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca3eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d149680 .functor XOR 1, L_0x562b8d149060, L_0x562b8d149540, C4<0>, C4<0>;
L_0x562b8d1497c0 .functor AND 1, L_0x562b8d149060, L_0x562b8d149540, C4<1>, C4<1>;
v0x562b8c698d60_0 .net "S", 0 0, L_0x562b8d149680;  alias, 1 drivers
v0x562b8c696600_0 .net "a", 0 0, L_0x562b8d149060;  alias, 1 drivers
v0x562b8c69dbc0_0 .net "b", 0 0, L_0x562b8d149540;  alias, 1 drivers
v0x562b8c69dc60_0 .net "cout", 0 0, L_0x562b8d1497c0;  alias, 1 drivers
S_0x562b8ca35460 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c9923b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d14ae90 .functor BUFZ 1, L_0x562b8d149d30, C4<0>, C4<0>, C4<0>;
L_0x562b8d14afd0 .functor BUFZ 1, L_0x562b8d14aa00, C4<0>, C4<0>, C4<0>;
v0x562b8c61dac0_0 .net "S", 1 0, L_0x562b8d14adf0;  alias, 1 drivers
v0x562b8c62b360_0 .net "a", 1 0, L_0x562b8d149c00;  alias, 1 drivers
v0x562b8c628c00_0 .net "b", 1 0, L_0x562b8d1489b0;  alias, 1 drivers
v0x562b8c628ca0 .array "carry", 0 2;
v0x562b8c628ca0_0 .net v0x562b8c628ca0 0, 0 0, L_0x562b8d14ae90; 1 drivers
v0x562b8c628ca0_1 .net v0x562b8c628ca0 1, 0 0, L_0x562b8d14a250; 1 drivers
v0x562b8c628ca0_2 .net v0x562b8c628ca0 2, 0 0, L_0x562b8d14aa00; 1 drivers
v0x562b8c6301c0_0 .net "cin", 0 0, L_0x562b8d149d30;  alias, 1 drivers
v0x562b8c62da90_0 .net "cout", 0 0, L_0x562b8d14afd0;  alias, 1 drivers
L_0x562b8d14a390 .part L_0x562b8d149c00, 0, 1;
L_0x562b8d14a570 .part L_0x562b8d1489b0, 0, 1;
L_0x562b8d14ab00 .part L_0x562b8d149c00, 1, 1;
L_0x562b8d14ac30 .part L_0x562b8d1489b0, 1, 1;
L_0x562b8d14adf0 .concat8 [ 1 1 0 0], L_0x562b8d149fa0, L_0x562b8d14a7e0;
S_0x562b8ca32d30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca35460;
 .timescale 0 0;
P_0x562b8c9a2650 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca30600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca32d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14a250 .functor OR 1, L_0x562b8d149ec0, L_0x562b8d14a130, C4<0>, C4<0>;
v0x562b8c65d2c0_0 .net "S", 0 0, L_0x562b8d149fa0;  1 drivers
v0x562b8c65ab60_0 .net "a", 0 0, L_0x562b8d14a390;  1 drivers
v0x562b8c65ac00_0 .net "b", 0 0, L_0x562b8d14a570;  1 drivers
v0x562b8c662120_0 .net "cin", 0 0, L_0x562b8d14ae90;  alias, 1 drivers
v0x562b8c6621c0_0 .net "cout", 0 0, L_0x562b8d14a250;  alias, 1 drivers
v0x562b8c65f9f0_0 .net "cout1", 0 0, L_0x562b8d149ec0;  1 drivers
v0x562b8c65fa90_0 .net "cout2", 0 0, L_0x562b8d14a130;  1 drivers
v0x562b8c655df0_0 .net "s1", 0 0, L_0x562b8d149dc0;  1 drivers
S_0x562b8ca2d230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca30600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d149dc0 .functor XOR 1, L_0x562b8d14a390, L_0x562b8d14a570, C4<0>, C4<0>;
L_0x562b8d149ec0 .functor AND 1, L_0x562b8d14a390, L_0x562b8d14a570, C4<1>, C4<1>;
v0x562b8c665560_0 .net "S", 0 0, L_0x562b8d149dc0;  alias, 1 drivers
v0x562b8c66cb20_0 .net "a", 0 0, L_0x562b8d14a390;  alias, 1 drivers
v0x562b8c66a3f0_0 .net "b", 0 0, L_0x562b8d14a570;  alias, 1 drivers
v0x562b8c66a490_0 .net "cout", 0 0, L_0x562b8d149ec0;  alias, 1 drivers
S_0x562b8ca2aa60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca30600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d149fa0 .functor XOR 1, L_0x562b8d14ae90, L_0x562b8d149dc0, C4<0>, C4<0>;
L_0x562b8d14a130 .functor AND 1, L_0x562b8d14ae90, L_0x562b8d149dc0, C4<1>, C4<1>;
v0x562b8c644800_0 .net "S", 0 0, L_0x562b8d149fa0;  alias, 1 drivers
v0x562b8c6496d0_0 .net "a", 0 0, L_0x562b8d14ae90;  alias, 1 drivers
v0x562b8c646f70_0 .net "b", 0 0, L_0x562b8d149dc0;  alias, 1 drivers
v0x562b8c647010_0 .net "cout", 0 0, L_0x562b8d14a130;  alias, 1 drivers
S_0x562b8ca28330 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ca35460;
 .timescale 0 0;
P_0x562b8c9ba260 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ca25c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca28330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14aa00 .functor OR 1, L_0x562b8d14a750, L_0x562b8d14a920, C4<0>, C4<0>;
v0x562b8c6abfd0_0 .net "S", 0 0, L_0x562b8d14a7e0;  1 drivers
v0x562b8c6b4ab0_0 .net "a", 0 0, L_0x562b8d14ab00;  1 drivers
v0x562b8c6b4b50_0 .net "b", 0 0, L_0x562b8d14ac30;  1 drivers
v0x562b8c6b2350_0 .net "cin", 0 0, L_0x562b8d14a250;  alias, 1 drivers
v0x562b8c631390_0 .net "cout", 0 0, L_0x562b8d14aa00;  alias, 1 drivers
v0x562b8c631430_0 .net "cout1", 0 0, L_0x562b8d14a750;  1 drivers
v0x562b8c6a9e10_0 .net "cout2", 0 0, L_0x562b8d14a920;  1 drivers
v0x562b8c6a9eb0_0 .net "s1", 0 0, L_0x562b8d14a6a0;  1 drivers
S_0x562b8ca01d00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca25c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14a6a0 .functor XOR 1, L_0x562b8d14ab00, L_0x562b8d14ac30, C4<0>, C4<0>;
L_0x562b8d14a750 .functor AND 1, L_0x562b8d14ab00, L_0x562b8d14ac30, C4<1>, C4<1>;
v0x562b8c653690_0 .net "S", 0 0, L_0x562b8d14a6a0;  alias, 1 drivers
v0x562b8c6500b0_0 .net "a", 0 0, L_0x562b8d14ab00;  alias, 1 drivers
v0x562b8c64d950_0 .net "b", 0 0, L_0x562b8d14ac30;  alias, 1 drivers
v0x562b8c64d9f0_0 .net "cout", 0 0, L_0x562b8d14a750;  alias, 1 drivers
S_0x562b8ca170b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca25c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14a7e0 .functor XOR 1, L_0x562b8d14a250, L_0x562b8d14a6a0, C4<0>, C4<0>;
L_0x562b8d14a920 .functor AND 1, L_0x562b8d14a250, L_0x562b8d14a6a0, C4<1>, C4<1>;
v0x562b8c642650_0 .net "S", 0 0, L_0x562b8d14a7e0;  alias, 1 drivers
v0x562b8c643c80_0 .net "a", 0 0, L_0x562b8d14a250;  alias, 1 drivers
v0x562b8c6350b0_0 .net "b", 0 0, L_0x562b8d14a6a0;  alias, 1 drivers
v0x562b8c635150_0 .net "cout", 0 0, L_0x562b8d14a920;  alias, 1 drivers
S_0x562b8ca148e0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c9d9420 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dcc88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d14d300 .functor BUFZ 1, L_0x7f38f70dcc88, C4<0>, C4<0>, C4<0>;
L_0x562b8d14d390 .functor BUFZ 1, L_0x562b8d14ceb0, C4<0>, C4<0>, C4<0>;
v0x562b8c58dd30_0 .net "S", 3 0, L_0x562b8d14d260;  alias, 1 drivers
v0x562b8c57b360_0 .net "a", 3 0, L_0x562b8d14b060;  alias, 1 drivers
v0x562b8c57f160_0 .net "b", 3 0, L_0x562b8d14b100;  alias, 1 drivers
v0x562b8c571650 .array "carry", 0 4;
v0x562b8c571650_0 .net v0x562b8c571650 0, 0 0, L_0x562b8d14d300; 1 drivers
v0x562b8c571650_1 .net v0x562b8c571650 1, 0 0, L_0x562b8d14b890; 1 drivers
v0x562b8c571650_2 .net v0x562b8c571650 2, 0 0, L_0x562b8d14bfb0; 1 drivers
v0x562b8c571650_3 .net v0x562b8c571650 3, 0 0, L_0x562b8d14c760; 1 drivers
v0x562b8c571650_4 .net v0x562b8c571650 4, 0 0, L_0x562b8d14ceb0; 1 drivers
v0x562b8c57a130_0 .net "cin", 0 0, L_0x7f38f70dcc88;  1 drivers
v0x562b8c57a1d0_0 .net "cout", 0 0, L_0x562b8d14d390;  alias, 1 drivers
L_0x562b8d14b9d0 .part L_0x562b8d14b060, 0, 1;
L_0x562b8d14bb20 .part L_0x562b8d14b100, 0, 1;
L_0x562b8d14c0f0 .part L_0x562b8d14b060, 1, 1;
L_0x562b8d14c2b0 .part L_0x562b8d14b100, 1, 1;
L_0x562b8d14c8a0 .part L_0x562b8d14b060, 2, 1;
L_0x562b8d14c9d0 .part L_0x562b8d14b100, 2, 1;
L_0x562b8d14cfb0 .part L_0x562b8d14b060, 3, 1;
L_0x562b8d14d0e0 .part L_0x562b8d14b100, 3, 1;
L_0x562b8d14d260 .concat8 [ 1 1 1 1], L_0x562b8d14b5e0, L_0x562b8d14bd90, L_0x562b8d14c590, L_0x562b8d14cc40;
S_0x562b8ca121b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca148e0;
 .timescale 0 0;
P_0x562b8c9e0ff0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca0fa80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca121b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14b890 .functor OR 1, L_0x562b8d14b500, L_0x562b8d14b770, C4<0>, C4<0>;
v0x562b8c5f7c60_0 .net "S", 0 0, L_0x562b8d14b5e0;  1 drivers
v0x562b8c5f5530_0 .net "a", 0 0, L_0x562b8d14b9d0;  1 drivers
v0x562b8c5f55d0_0 .net "b", 0 0, L_0x562b8d14bb20;  1 drivers
v0x562b8c5bc850_0 .net "cin", 0 0, L_0x562b8d14d300;  alias, 1 drivers
v0x562b8c5bc8f0_0 .net "cout", 0 0, L_0x562b8d14b890;  alias, 1 drivers
v0x562b8c5ba0f0_0 .net "cout1", 0 0, L_0x562b8d14b500;  1 drivers
v0x562b8c5ba190_0 .net "cout2", 0 0, L_0x562b8d14b770;  1 drivers
v0x562b8c5c16b0_0 .net "s1", 0 0, L_0x562b8d14b3f0;  1 drivers
S_0x562b8c9f3c20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca0fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14b3f0 .functor XOR 1, L_0x562b8d14b9d0, L_0x562b8d14bb20, C4<0>, C4<0>;
L_0x562b8d14b500 .functor AND 1, L_0x562b8d14b9d0, L_0x562b8d14bb20, C4<1>, C4<1>;
v0x562b8c5f2e00_0 .net "S", 0 0, L_0x562b8d14b3f0;  alias, 1 drivers
v0x562b8c601920_0 .net "a", 0 0, L_0x562b8d14b9d0;  alias, 1 drivers
v0x562b8c5ff1f0_0 .net "b", 0 0, L_0x562b8d14bb20;  alias, 1 drivers
v0x562b8c5ff290_0 .net "cout", 0 0, L_0x562b8d14b500;  alias, 1 drivers
S_0x562b8c9f1490 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca0fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14b5e0 .functor XOR 1, L_0x562b8d14d300, L_0x562b8d14b3f0, C4<0>, C4<0>;
L_0x562b8d14b770 .functor AND 1, L_0x562b8d14d300, L_0x562b8d14b3f0, C4<1>, C4<1>;
v0x562b8c5fcac0_0 .net "S", 0 0, L_0x562b8d14b5e0;  alias, 1 drivers
v0x562b8c5f06a0_0 .net "a", 0 0, L_0x562b8d14d300;  alias, 1 drivers
v0x562b8c5fa390_0 .net "b", 0 0, L_0x562b8d14b3f0;  alias, 1 drivers
v0x562b8c5fa430_0 .net "cout", 0 0, L_0x562b8d14b770;  alias, 1 drivers
S_0x562b8ca0c6b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ca148e0;
 .timescale 0 0;
P_0x562b8ca03e70 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ca09ee0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca0c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14bfb0 .functor OR 1, L_0x562b8d14bd00, L_0x562b8d14bed0, C4<0>, C4<0>;
v0x562b8c5e6010_0 .net "S", 0 0, L_0x562b8d14bd90;  1 drivers
v0x562b8c5e38e0_0 .net "a", 0 0, L_0x562b8d14c0f0;  1 drivers
v0x562b8c5e3980_0 .net "b", 0 0, L_0x562b8d14c2b0;  1 drivers
v0x562b8c5e11b0_0 .net "cin", 0 0, L_0x562b8d14b890;  alias, 1 drivers
v0x562b8c5d28f0_0 .net "cout", 0 0, L_0x562b8d14bfb0;  alias, 1 drivers
v0x562b8c5d2990_0 .net "cout1", 0 0, L_0x562b8d14bd00;  1 drivers
v0x562b8c5d0190_0 .net "cout2", 0 0, L_0x562b8d14bed0;  1 drivers
v0x562b8c5d0230_0 .net "s1", 0 0, L_0x562b8d14bc50;  1 drivers
S_0x562b8ca077b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca09ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14bc50 .functor XOR 1, L_0x562b8d14c0f0, L_0x562b8d14c2b0, C4<0>, C4<0>;
L_0x562b8d14bd00 .functor AND 1, L_0x562b8d14c0f0, L_0x562b8d14c2b0, C4<1>, C4<1>;
v0x562b8c5bef80_0 .net "S", 0 0, L_0x562b8d14bc50;  alias, 1 drivers
v0x562b8c5dea80_0 .net "a", 0 0, L_0x562b8d14c0f0;  alias, 1 drivers
v0x562b8c5ed5a0_0 .net "b", 0 0, L_0x562b8d14c2b0;  alias, 1 drivers
v0x562b8c5ed640_0 .net "cout", 0 0, L_0x562b8d14bd00;  alias, 1 drivers
S_0x562b8ca05080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca09ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14bd90 .functor XOR 1, L_0x562b8d14b890, L_0x562b8d14bc50, C4<0>, C4<0>;
L_0x562b8d14bed0 .functor AND 1, L_0x562b8d14b890, L_0x562b8d14bc50, C4<1>, C4<1>;
v0x562b8c5eae70_0 .net "S", 0 0, L_0x562b8d14bd90;  alias, 1 drivers
v0x562b8c5e8740_0 .net "a", 0 0, L_0x562b8d14b890;  alias, 1 drivers
v0x562b8c5dc320_0 .net "b", 0 0, L_0x562b8d14bc50;  alias, 1 drivers
v0x562b8c5dc3c0_0 .net "cout", 0 0, L_0x562b8d14bed0;  alias, 1 drivers
S_0x562b8ca00340 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ca148e0;
 .timescale 0 0;
P_0x562b8ca155a0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c9fdbb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca00340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14c760 .functor OR 1, L_0x562b8d14c500, L_0x562b8d14c6d0, C4<0>, C4<0>;
v0x562b8c5b1d70_0 .net "S", 0 0, L_0x562b8d14c590;  1 drivers
v0x562b8c5af610_0 .net "a", 0 0, L_0x562b8d14c8a0;  1 drivers
v0x562b8c5af6b0_0 .net "b", 0 0, L_0x562b8d14c9d0;  1 drivers
v0x562b8c5b6bd0_0 .net "cin", 0 0, L_0x562b8d14bfb0;  alias, 1 drivers
v0x562b8c5b44a0_0 .net "cout", 0 0, L_0x562b8d14c760;  alias, 1 drivers
v0x562b8c5b4540_0 .net "cout1", 0 0, L_0x562b8d14c500;  1 drivers
v0x562b8c58e8b0_0 .net "cout2", 0 0, L_0x562b8d14c6d0;  1 drivers
v0x562b8c58e950_0 .net "s1", 0 0, L_0x562b8d14c470;  1 drivers
S_0x562b8c9fa600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9fdbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14c470 .functor XOR 1, L_0x562b8d14c8a0, L_0x562b8d14c9d0, C4<0>, C4<0>;
L_0x562b8d14c500 .functor AND 1, L_0x562b8d14c8a0, L_0x562b8d14c9d0, C4<1>, C4<1>;
v0x562b8c5d7750_0 .net "S", 0 0, L_0x562b8d14c470;  alias, 1 drivers
v0x562b8c5d5020_0 .net "a", 0 0, L_0x562b8d14c8a0;  alias, 1 drivers
v0x562b8c5c7ef0_0 .net "b", 0 0, L_0x562b8d14c9d0;  alias, 1 drivers
v0x562b8c5c7f90_0 .net "cout", 0 0, L_0x562b8d14c500;  alias, 1 drivers
S_0x562b8c9f7e70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9fdbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14c590 .functor XOR 1, L_0x562b8d14bfb0, L_0x562b8d14c470, C4<0>, C4<0>;
L_0x562b8d14c6d0 .functor AND 1, L_0x562b8d14bfb0, L_0x562b8d14c470, C4<1>, C4<1>;
v0x562b8c5c5790_0 .net "S", 0 0, L_0x562b8d14c590;  alias, 1 drivers
v0x562b8c5ccd50_0 .net "a", 0 0, L_0x562b8d14bfb0;  alias, 1 drivers
v0x562b8c5ca620_0 .net "b", 0 0, L_0x562b8d14c470;  alias, 1 drivers
v0x562b8c5ca6c0_0 .net "cout", 0 0, L_0x562b8d14c6d0;  alias, 1 drivers
S_0x562b8c9eb9a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ca148e0;
 .timescale 0 0;
P_0x562b8ca30150 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c9ddad0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9eb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14ceb0 .functor OR 1, L_0x562b8d14cbb0, L_0x562b8d14cdd0, C4<0>, C4<0>;
v0x562b8c59fea0_0 .net "S", 0 0, L_0x562b8d14cc40;  1 drivers
v0x562b8c59d740_0 .net "a", 0 0, L_0x562b8d14cfb0;  1 drivers
v0x562b8c59d7e0_0 .net "b", 0 0, L_0x562b8d14d0e0;  1 drivers
v0x562b8c59a160_0 .net "cin", 0 0, L_0x562b8d14c760;  alias, 1 drivers
v0x562b8c597a00_0 .net "cout", 0 0, L_0x562b8d14ceb0;  alias, 1 drivers
v0x562b8c597aa0_0 .net "cout1", 0 0, L_0x562b8d14cbb0;  1 drivers
v0x562b8c58c700_0 .net "cout2", 0 0, L_0x562b8d14cdd0;  1 drivers
v0x562b8c58c7a0_0 .net "s1", 0 0, L_0x562b8d14cb00;  1 drivers
S_0x562b8c9e4350 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9ddad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14cb00 .functor XOR 1, L_0x562b8d14cfb0, L_0x562b8d14d0e0, C4<0>, C4<0>;
L_0x562b8d14cbb0 .functor AND 1, L_0x562b8d14cfb0, L_0x562b8d14d0e0, C4<1>, C4<1>;
v0x562b8c593780_0 .net "S", 0 0, L_0x562b8d14cb00;  alias, 1 drivers
v0x562b8c591020_0 .net "a", 0 0, L_0x562b8d14cfb0;  alias, 1 drivers
v0x562b8c5a7370_0 .net "b", 0 0, L_0x562b8d14d0e0;  alias, 1 drivers
v0x562b8c5a7410_0 .net "cout", 0 0, L_0x562b8d14cbb0;  alias, 1 drivers
S_0x562b8c9da540 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9ddad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14cc40 .functor XOR 1, L_0x562b8d14c760, L_0x562b8d14cb00, C4<0>, C4<0>;
L_0x562b8d14cdd0 .functor AND 1, L_0x562b8d14c760, L_0x562b8d14cb00, C4<1>, C4<1>;
v0x562b8c5a4c10_0 .net "S", 0 0, L_0x562b8d14cc40;  alias, 1 drivers
v0x562b8c5ac1d0_0 .net "a", 0 0, L_0x562b8d14c760;  alias, 1 drivers
v0x562b8c5a9aa0_0 .net "b", 0 0, L_0x562b8d14cb00;  alias, 1 drivers
v0x562b8c5a9b40_0 .net "cout", 0 0, L_0x562b8d14cdd0;  alias, 1 drivers
S_0x562b8c9d7e40 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c6feb90 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1478f0 .functor NOT 2, L_0x562b8d147850, C4<00>, C4<00>, C4<00>;
v0x562b8c512c90_0 .net "cout", 0 0, L_0x562b8d1488d0;  1 drivers
v0x562b8c51a250_0 .net "i", 1 0, L_0x562b8d147850;  alias, 1 drivers
v0x562b8c51a2f0_0 .net "o", 1 0, L_0x562b8d1487c0;  alias, 1 drivers
v0x562b8c517b20_0 .net "temp2", 1 0, L_0x562b8d1478f0;  1 drivers
S_0x562b8c9ab820 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c9d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ca22aa0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dcad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d148860 .functor BUFZ 1, L_0x7f38f70dcad8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1488d0 .functor BUFZ 1, L_0x562b8d148410, C4<0>, C4<0>, C4<0>;
v0x562b8c524c50_0 .net "S", 1 0, L_0x562b8d1487c0;  alias, 1 drivers
v0x562b8c522520_0 .net "a", 1 0, L_0x562b8d1478f0;  alias, 1 drivers
L_0x7f38f70dca90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c4fc930_0 .net "b", 1 0, L_0x7f38f70dca90;  1 drivers
v0x562b8c501800 .array "carry", 0 2;
v0x562b8c501800_0 .net v0x562b8c501800 0, 0 0, L_0x562b8d148860; 1 drivers
v0x562b8c501800_1 .net v0x562b8c501800 1, 0 0, L_0x562b8d147e10; 1 drivers
v0x562b8c501800_2 .net v0x562b8c501800 2, 0 0, L_0x562b8d148410; 1 drivers
v0x562b8c4ff0a0_0 .net "cin", 0 0, L_0x7f38f70dcad8;  1 drivers
v0x562b8c5153f0_0 .net "cout", 0 0, L_0x562b8d1488d0;  alias, 1 drivers
L_0x562b8d147f10 .part L_0x562b8d1478f0, 0, 1;
L_0x562b8d148040 .part L_0x7f38f70dca90, 0, 1;
L_0x562b8d1484d0 .part L_0x562b8d1478f0, 1, 1;
L_0x562b8d148690 .part L_0x7f38f70dca90, 1, 1;
L_0x562b8d1487c0 .concat8 [ 1 1 0 0], L_0x562b8d147bc0, L_0x562b8d148250;
S_0x562b8c9c0bd0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c9ab820;
 .timescale 0 0;
P_0x562b8ca53560 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c9be400 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9c0bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d147e10 .functor OR 1, L_0x562b8d147b00, L_0x562b8d147d10, C4<0>, C4<0>;
v0x562b8c53d2a0_0 .net "S", 0 0, L_0x562b8d147bc0;  1 drivers
v0x562b8c53ab40_0 .net "a", 0 0, L_0x562b8d147f10;  1 drivers
v0x562b8c53abe0_0 .net "b", 0 0, L_0x562b8d148040;  1 drivers
v0x562b8c550e90_0 .net "cin", 0 0, L_0x562b8d148860;  alias, 1 drivers
v0x562b8c550f30_0 .net "cout", 0 0, L_0x562b8d147e10;  alias, 1 drivers
v0x562b8c54e730_0 .net "cout1", 0 0, L_0x562b8d147b00;  1 drivers
v0x562b8c54e7d0_0 .net "cout2", 0 0, L_0x562b8d147d10;  1 drivers
v0x562b8c555cf0_0 .net "s1", 0 0, L_0x562b8d147a40;  1 drivers
S_0x562b8c9bbcd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9be400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d147a40 .functor XOR 1, L_0x562b8d147f10, L_0x562b8d148040, C4<0>, C4<0>;
L_0x562b8d147b00 .functor AND 1, L_0x562b8d147f10, L_0x562b8d148040, C4<1>, C4<1>;
v0x562b8c5779d0_0 .net "S", 0 0, L_0x562b8d147a40;  alias, 1 drivers
v0x562b8c55b890_0 .net "a", 0 0, L_0x562b8d147f10;  alias, 1 drivers
v0x562b8c559130_0 .net "b", 0 0, L_0x562b8d148040;  alias, 1 drivers
v0x562b8c5591d0_0 .net "cout", 0 0, L_0x562b8d147b00;  alias, 1 drivers
S_0x562b8c9b95a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9be400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d147bc0 .functor XOR 1, L_0x562b8d148860, L_0x562b8d147a40, C4<0>, C4<0>;
L_0x562b8d147d10 .functor AND 1, L_0x562b8d148860, L_0x562b8d147a40, C4<1>, C4<1>;
v0x562b8c5606f0_0 .net "S", 0 0, L_0x562b8d147bc0;  alias, 1 drivers
v0x562b8c55dfc0_0 .net "a", 0 0, L_0x562b8d148860;  alias, 1 drivers
v0x562b8c5383d0_0 .net "b", 0 0, L_0x562b8d147a40;  alias, 1 drivers
v0x562b8c538470_0 .net "cout", 0 0, L_0x562b8d147d10;  alias, 1 drivers
S_0x562b8c99d740 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c9ab820;
 .timescale 0 0;
P_0x562b8ca7f550 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c99afb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c99d740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d148410 .functor OR 1, L_0x562b8d1481e0, L_0x562b8d148350, C4<0>, C4<0>;
v0x562b8c537850_0 .net "S", 0 0, L_0x562b8d148250;  1 drivers
v0x562b8c526460_0 .net "a", 0 0, L_0x562b8d1484d0;  1 drivers
v0x562b8c526500_0 .net "b", 0 0, L_0x562b8d148690;  1 drivers
v0x562b8c528c80_0 .net "cin", 0 0, L_0x562b8d147e10;  alias, 1 drivers
v0x562b8c51fdf0_0 .net "cout", 0 0, L_0x562b8d148410;  alias, 1 drivers
v0x562b8c51fe90_0 .net "cout1", 0 0, L_0x562b8d1481e0;  1 drivers
v0x562b8c51d690_0 .net "cout2", 0 0, L_0x562b8d148350;  1 drivers
v0x562b8c51d730_0 .net "s1", 0 0, L_0x562b8d148170;  1 drivers
S_0x562b8c9b61d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c99afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d148170 .functor XOR 1, L_0x562b8d1484d0, L_0x562b8d148690, C4<0>, C4<0>;
L_0x562b8d1481e0 .functor AND 1, L_0x562b8d1484d0, L_0x562b8d148690, C4<1>, C4<1>;
v0x562b8c5535c0_0 .net "S", 0 0, L_0x562b8d148170;  alias, 1 drivers
v0x562b8c5499c0_0 .net "a", 0 0, L_0x562b8d1484d0;  alias, 1 drivers
v0x562b8c547260_0 .net "b", 0 0, L_0x562b8d148690;  alias, 1 drivers
v0x562b8c547300_0 .net "cout", 0 0, L_0x562b8d1481e0;  alias, 1 drivers
S_0x562b8c9b3a00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c99afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d148250 .functor XOR 1, L_0x562b8d147e10, L_0x562b8d148170, C4<0>, C4<0>;
L_0x562b8d148350 .functor AND 1, L_0x562b8d147e10, L_0x562b8d148170, C4<1>, C4<1>;
v0x562b8c543c80_0 .net "S", 0 0, L_0x562b8d148250;  alias, 1 drivers
v0x562b8c541520_0 .net "a", 0 0, L_0x562b8d147e10;  alias, 1 drivers
v0x562b8c536220_0 .net "b", 0 0, L_0x562b8d148170;  alias, 1 drivers
v0x562b8c5362c0_0 .net "cout", 0 0, L_0x562b8d148350;  alias, 1 drivers
S_0x562b8c9b12d0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cab3b00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb12310 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d14f400 .functor BUFZ 1, L_0x562b8d14d390, C4<0>, C4<0>, C4<0>;
L_0x562b8d14f540 .functor BUFZ 1, L_0x562b8d14ef20, C4<0>, C4<0>, C4<0>;
v0x562b8c4797f0_0 .net "S", 3 0, L_0x562b8d14f2d0;  alias, 1 drivers
v0x562b8c477090_0 .net "a", 3 0, L_0x562b8d14d260;  alias, 1 drivers
v0x562b8c48d3e0_0 .net "b", 3 0, L_0x562b8d14b240;  alias, 1 drivers
v0x562b8c48d480 .array "carry", 0 4;
v0x562b8c48d480_0 .net v0x562b8c48d480 0, 0 0, L_0x562b8d14f400; 1 drivers
v0x562b8c48d480_1 .net v0x562b8c48d480 1, 0 0, L_0x562b8d14d8b0; 1 drivers
v0x562b8c48d480_2 .net v0x562b8c48d480 2, 0 0, L_0x562b8d14e060; 1 drivers
v0x562b8c48d480_3 .net v0x562b8c48d480 3, 0 0, L_0x562b8d14e7d0; 1 drivers
v0x562b8c48d480_4 .net v0x562b8c48d480 4, 0 0, L_0x562b8d14ef20; 1 drivers
v0x562b8c48ac80_0 .net "cin", 0 0, L_0x562b8d14d390;  alias, 1 drivers
v0x562b8c492240_0 .net "cout", 0 0, L_0x562b8d14f540;  alias, 1 drivers
L_0x562b8d14d9f0 .part L_0x562b8d14d260, 0, 1;
L_0x562b8d14dbd0 .part L_0x562b8d14b240, 0, 1;
L_0x562b8d14e1a0 .part L_0x562b8d14d260, 1, 1;
L_0x562b8d14e2d0 .part L_0x562b8d14b240, 1, 1;
L_0x562b8d14e910 .part L_0x562b8d14d260, 2, 1;
L_0x562b8d14ea40 .part L_0x562b8d14b240, 2, 1;
L_0x562b8d14f020 .part L_0x562b8d14d260, 3, 1;
L_0x562b8d14f150 .part L_0x562b8d14b240, 3, 1;
L_0x562b8d14f2d0 .concat8 [ 1 1 1 1], L_0x562b8d14d600, L_0x562b8d14de40, L_0x562b8d14e5b0, L_0x562b8d14ecb0;
S_0x562b8c9aeba0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c9b12d0;
 .timescale 0 0;
P_0x562b8ca96f40 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c9a9e60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9aeba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14d8b0 .functor OR 1, L_0x562b8d14d520, L_0x562b8d14d790, C4<0>, C4<0>;
v0x562b8c4ed1e0_0 .net "S", 0 0, L_0x562b8d14d600;  1 drivers
v0x562b8c564100_0 .net "a", 0 0, L_0x562b8d14d9f0;  1 drivers
v0x562b8c5641a0_0 .net "b", 0 0, L_0x562b8d14dbd0;  1 drivers
v0x562b8c56cbe0_0 .net "cin", 0 0, L_0x562b8d14f400;  alias, 1 drivers
v0x562b8c56cc80_0 .net "cout", 0 0, L_0x562b8d14d8b0;  alias, 1 drivers
v0x562b8c56a480_0 .net "cout1", 0 0, L_0x562b8d14d520;  1 drivers
v0x562b8c56a520_0 .net "cout2", 0 0, L_0x562b8d14d790;  1 drivers
v0x562b8c561f40_0 .net "s1", 0 0, L_0x562b8d14d420;  1 drivers
S_0x562b8c9a76d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9a9e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14d420 .functor XOR 1, L_0x562b8d14d9f0, L_0x562b8d14dbd0, C4<0>, C4<0>;
L_0x562b8d14d520 .functor AND 1, L_0x562b8d14d9f0, L_0x562b8d14dbd0, C4<1>, C4<1>;
v0x562b8c50df20_0 .net "S", 0 0, L_0x562b8d14d420;  alias, 1 drivers
v0x562b8c50b7c0_0 .net "a", 0 0, L_0x562b8d14d9f0;  alias, 1 drivers
v0x562b8c5081e0_0 .net "b", 0 0, L_0x562b8d14dbd0;  alias, 1 drivers
v0x562b8c508280_0 .net "cout", 0 0, L_0x562b8d14d520;  alias, 1 drivers
S_0x562b8c9a4120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9a9e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14d600 .functor XOR 1, L_0x562b8d14f400, L_0x562b8d14d420, C4<0>, C4<0>;
L_0x562b8d14d790 .functor AND 1, L_0x562b8d14f400, L_0x562b8d14d420, C4<1>, C4<1>;
v0x562b8c505a80_0 .net "S", 0 0, L_0x562b8d14d600;  alias, 1 drivers
v0x562b8c4fa780_0 .net "a", 0 0, L_0x562b8d14f400;  alias, 1 drivers
v0x562b8c4fbdb0_0 .net "b", 0 0, L_0x562b8d14d420;  alias, 1 drivers
v0x562b8c4fbe50_0 .net "cout", 0 0, L_0x562b8d14d790;  alias, 1 drivers
S_0x562b8c9a1990 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c9b12d0;
 .timescale 0 0;
P_0x562b8cab9dc0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c9954c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9a1990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14e060 .functor OR 1, L_0x562b8d14ddb0, L_0x562b8d14df80, C4<0>, C4<0>;
v0x562b8c4ddcd0_0 .net "S", 0 0, L_0x562b8d14de40;  1 drivers
v0x562b8c4db5a0_0 .net "a", 0 0, L_0x562b8d14e1a0;  1 drivers
v0x562b8c4db640_0 .net "b", 0 0, L_0x562b8d14e2d0;  1 drivers
v0x562b8c4a28c0_0 .net "cin", 0 0, L_0x562b8d14d8b0;  alias, 1 drivers
v0x562b8c4a0160_0 .net "cout", 0 0, L_0x562b8d14e060;  alias, 1 drivers
v0x562b8c4a0200_0 .net "cout1", 0 0, L_0x562b8d14ddb0;  1 drivers
v0x562b8c4a7720_0 .net "cout2", 0 0, L_0x562b8d14df80;  1 drivers
v0x562b8c4a77c0_0 .net "s1", 0 0, L_0x562b8d14dd00;  1 drivers
S_0x562b8c9875f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14dd00 .functor XOR 1, L_0x562b8d14e1a0, L_0x562b8d14e2d0, C4<0>, C4<0>;
L_0x562b8d14ddb0 .functor AND 1, L_0x562b8d14e1a0, L_0x562b8d14e2d0, C4<1>, C4<1>;
v0x562b8c4d8e70_0 .net "S", 0 0, L_0x562b8d14dd00;  alias, 1 drivers
v0x562b8c4e7990_0 .net "a", 0 0, L_0x562b8d14e1a0;  alias, 1 drivers
v0x562b8c4e5260_0 .net "b", 0 0, L_0x562b8d14e2d0;  alias, 1 drivers
v0x562b8c4e5300_0 .net "cout", 0 0, L_0x562b8d14ddb0;  alias, 1 drivers
S_0x562b8c98de70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14de40 .functor XOR 1, L_0x562b8d14d8b0, L_0x562b8d14dd00, C4<0>, C4<0>;
L_0x562b8d14df80 .functor AND 1, L_0x562b8d14d8b0, L_0x562b8d14dd00, C4<1>, C4<1>;
v0x562b8c4e2b30_0 .net "S", 0 0, L_0x562b8d14de40;  alias, 1 drivers
v0x562b8c4d6710_0 .net "a", 0 0, L_0x562b8d14d8b0;  alias, 1 drivers
v0x562b8c4e0400_0 .net "b", 0 0, L_0x562b8d14dd00;  alias, 1 drivers
v0x562b8c4e04a0_0 .net "cout", 0 0, L_0x562b8d14df80;  alias, 1 drivers
S_0x562b8c96fd80 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c9b12d0;
 .timescale 0 0;
P_0x562b8cad1680 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c985130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c96fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14e7d0 .functor OR 1, L_0x562b8d14e520, L_0x562b8d14e6f0, C4<0>, C4<0>;
v0x562b8c4cc080_0 .net "S", 0 0, L_0x562b8d14e5b0;  1 drivers
v0x562b8c4c9950_0 .net "a", 0 0, L_0x562b8d14e910;  1 drivers
v0x562b8c4c99f0_0 .net "b", 0 0, L_0x562b8d14ea40;  1 drivers
v0x562b8c4c7220_0 .net "cin", 0 0, L_0x562b8d14e060;  alias, 1 drivers
v0x562b8c4b8960_0 .net "cout", 0 0, L_0x562b8d14e7d0;  alias, 1 drivers
v0x562b8c4b8a00_0 .net "cout1", 0 0, L_0x562b8d14e520;  1 drivers
v0x562b8c4b6200_0 .net "cout2", 0 0, L_0x562b8d14e6f0;  1 drivers
v0x562b8c4b62a0_0 .net "s1", 0 0, L_0x562b8d14e490;  1 drivers
S_0x562b8c982960 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c985130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14e490 .functor XOR 1, L_0x562b8d14e910, L_0x562b8d14ea40, C4<0>, C4<0>;
L_0x562b8d14e520 .functor AND 1, L_0x562b8d14e910, L_0x562b8d14ea40, C4<1>, C4<1>;
v0x562b8c4a4ff0_0 .net "S", 0 0, L_0x562b8d14e490;  alias, 1 drivers
v0x562b8c4c4af0_0 .net "a", 0 0, L_0x562b8d14e910;  alias, 1 drivers
v0x562b8c4d3610_0 .net "b", 0 0, L_0x562b8d14ea40;  alias, 1 drivers
v0x562b8c4d36b0_0 .net "cout", 0 0, L_0x562b8d14e520;  alias, 1 drivers
S_0x562b8c980230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c985130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14e5b0 .functor XOR 1, L_0x562b8d14e060, L_0x562b8d14e490, C4<0>, C4<0>;
L_0x562b8d14e6f0 .functor AND 1, L_0x562b8d14e060, L_0x562b8d14e490, C4<1>, C4<1>;
v0x562b8c4d0ee0_0 .net "S", 0 0, L_0x562b8d14e5b0;  alias, 1 drivers
v0x562b8c4ce7b0_0 .net "a", 0 0, L_0x562b8d14e060;  alias, 1 drivers
v0x562b8c4c2390_0 .net "b", 0 0, L_0x562b8d14e490;  alias, 1 drivers
v0x562b8c4c2430_0 .net "cout", 0 0, L_0x562b8d14e6f0;  alias, 1 drivers
S_0x562b8c97db00 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c9b12d0;
 .timescale 0 0;
P_0x562b8caf4f40 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c961ca0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c97db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d14ef20 .functor OR 1, L_0x562b8d14ec20, L_0x562b8d14ee40, C4<0>, C4<0>;
v0x562b8c497de0_0 .net "S", 0 0, L_0x562b8d14ecb0;  1 drivers
v0x562b8c495680_0 .net "a", 0 0, L_0x562b8d14f020;  1 drivers
v0x562b8c495720_0 .net "b", 0 0, L_0x562b8d14f150;  1 drivers
v0x562b8c49cc40_0 .net "cin", 0 0, L_0x562b8d14e7d0;  alias, 1 drivers
v0x562b8c49a510_0 .net "cout", 0 0, L_0x562b8d14ef20;  alias, 1 drivers
v0x562b8c49a5b0_0 .net "cout1", 0 0, L_0x562b8d14ec20;  1 drivers
v0x562b8c474920_0 .net "cout2", 0 0, L_0x562b8d14ee40;  1 drivers
v0x562b8c4749c0_0 .net "s1", 0 0, L_0x562b8d14eb70;  1 drivers
S_0x562b8c95f510 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c961ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14eb70 .functor XOR 1, L_0x562b8d14f020, L_0x562b8d14f150, C4<0>, C4<0>;
L_0x562b8d14ec20 .functor AND 1, L_0x562b8d14f020, L_0x562b8d14f150, C4<1>, C4<1>;
v0x562b8c4bd7c0_0 .net "S", 0 0, L_0x562b8d14eb70;  alias, 1 drivers
v0x562b8c4bb090_0 .net "a", 0 0, L_0x562b8d14f020;  alias, 1 drivers
v0x562b8c4adf60_0 .net "b", 0 0, L_0x562b8d14f150;  alias, 1 drivers
v0x562b8c4ae000_0 .net "cout", 0 0, L_0x562b8d14ec20;  alias, 1 drivers
S_0x562b8c97a730 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c961ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14ecb0 .functor XOR 1, L_0x562b8d14e7d0, L_0x562b8d14eb70, C4<0>, C4<0>;
L_0x562b8d14ee40 .functor AND 1, L_0x562b8d14e7d0, L_0x562b8d14eb70, C4<1>, C4<1>;
v0x562b8c4ab800_0 .net "S", 0 0, L_0x562b8d14ecb0;  alias, 1 drivers
v0x562b8c4b2dc0_0 .net "a", 0 0, L_0x562b8d14e7d0;  alias, 1 drivers
v0x562b8c4b0690_0 .net "b", 0 0, L_0x562b8d14eb70;  alias, 1 drivers
v0x562b8c4b0730_0 .net "cout", 0 0, L_0x562b8d14ee40;  alias, 1 drivers
S_0x562b8c977f60 .scope module, "ins12" "karatsuba_2" 3 105, 3 73 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d153c30 .functor XOR 1, L_0x562b8d150780, L_0x562b8d151bb0, C4<0>, C4<0>;
v0x562b8c0c3160_0 .net "X", 1 0, L_0x562b8d159960;  1 drivers
v0x562b8c0b6d40_0 .net "Y", 1 0, L_0x562b8d159a00;  1 drivers
v0x562b8c0c0a30_0 .net "Z", 3 0, L_0x562b8d1596c0;  alias, 1 drivers
v0x562b8c0be300_0 .net *"_ivl_20", 0 0, L_0x562b8d153c30;  1 drivers
L_0x7f38f70dd030 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c0bbbd0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70dd030;  1 drivers
L_0x7f38f70dd078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c0ad310_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70dd078;  1 drivers
L_0x7f38f70dd0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c0aabb0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70dd0c0;  1 drivers
L_0x7f38f70dd108 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c0b2170_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70dd108;  1 drivers
v0x562b8c0afa40_0 .net "a", 0 0, L_0x562b8d150140;  1 drivers
v0x562b8c0afae0_0 .net "a_abs", 0 0, L_0x562b8d151000;  1 drivers
v0x562b8c0a2910_0 .net "b", 0 0, L_0x562b8d151570;  1 drivers
v0x562b8c0a29b0_0 .net "b_abs", 0 0, L_0x562b8d152430;  1 drivers
v0x562b8c0a01b0_0 .net "c1", 0 0, L_0x562b8d155060;  1 drivers
v0x562b8c0a0250_0 .net "c2", 0 0, L_0x562b8d1562c0;  1 drivers
v0x562b8c0a7770_0 .net "c3", 0 0, L_0x562b8d157e70;  1 drivers
v0x562b8c0a5040_0 .net "c4", 0 0, L_0x562b8d1598f0;  1 drivers
v0x562b8c0a50e0_0 .net "neg_a", 0 0, L_0x562b8d150780;  1 drivers
v0x562b8c08a030_0 .net "neg_b", 0 0, L_0x562b8d151bb0;  1 drivers
v0x562b8c08a0d0_0 .net "temp", 3 0, L_0x562b8d157d60;  1 drivers
v0x562b8c0915f0_0 .net "term1", 3 0, L_0x562b8d156330;  1 drivers
v0x562b8c091690_0 .net "term2", 3 0, L_0x562b8d1563d0;  1 drivers
v0x562b8c08eec0_0 .net "term3", 3 0, L_0x562b8d156470;  1 drivers
v0x562b8c08ef60_0 .net "z0", 1 0, L_0x562b8d14fb30;  1 drivers
v0x562b8c0692d0_0 .net "z1", 1 0, L_0x562b8d156120;  1 drivers
v0x562b8c069370_0 .net "z1_1", 1 0, L_0x562b8d153cc0;  1 drivers
v0x562b8c06e1a0_0 .net "z1_2", 1 0, L_0x562b8d154f30;  1 drivers
v0x562b8c06ba40_0 .net "z1_3", 1 0, L_0x562b8d1528f0;  1 drivers
v0x562b8c06bae0_0 .net "z1_4", 1 0, L_0x562b8d153a70;  1 drivers
v0x562b8c081d90_0 .net "z2", 1 0, L_0x562b8d14f8e0;  1 drivers
L_0x562b8d14f980 .part L_0x562b8d159960, 1, 1;
L_0x562b8d14fa20 .part L_0x562b8d159a00, 1, 1;
L_0x562b8d14fc70 .part L_0x562b8d159960, 0, 1;
L_0x562b8d14fdb0 .part L_0x562b8d159a00, 0, 1;
L_0x562b8d1510a0 .part L_0x562b8d159960, 0, 1;
L_0x562b8d151140 .part L_0x562b8d159960, 1, 1;
L_0x562b8d1524d0 .part L_0x562b8d159a00, 1, 1;
L_0x562b8d152570 .part L_0x562b8d159a00, 0, 1;
L_0x562b8d153cc0 .functor MUXZ 2, L_0x562b8d1528f0, L_0x562b8d153a70, L_0x562b8d153c30, C4<>;
L_0x562b8d156330 .concat [ 2 2 0 0], L_0x562b8d14fb30, L_0x7f38f70dd030;
L_0x562b8d1563d0 .concat [ 1 2 1 0], L_0x7f38f70dd0c0, L_0x562b8d156120, L_0x7f38f70dd078;
L_0x562b8d156470 .concat [ 2 2 0 0], L_0x7f38f70dd108, L_0x562b8d14f8e0;
S_0x562b8c975830 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cb47060 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1504d0 .functor NOT 1, L_0x562b8d151140, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dcdf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d150620 .functor BUFZ 1, L_0x7f38f70dcdf0, C4<0>, C4<0>, C4<0>;
L_0x562b8d150780 .functor NOT 1, L_0x562b8d1506e0, C4<0>, C4<0>, C4<0>;
v0x562b8c452c50_0 .net "D", 0 0, L_0x562b8d150140;  alias, 1 drivers
v0x562b8c4504f0_0 .net *"_ivl_9", 0 0, L_0x562b8d150620;  1 drivers
v0x562b8c447fb0_0 .net "a", 0 0, L_0x562b8d1510a0;  1 drivers
v0x562b8c606af0_0 .net "abs_D", 0 0, L_0x562b8d151000;  alias, 1 drivers
v0x562b8c614390_0 .net "b", 0 0, L_0x562b8d151140;  1 drivers
v0x562b8c611c30_0 .net "b_comp", 0 0, L_0x562b8d1504d0;  1 drivers
v0x562b8c6191f0_0 .net "carry", 1 0, L_0x562b8d150560;  1 drivers
v0x562b8c616ac0_0 .net "cin", 0 0, L_0x7f38f70dcdf0;  1 drivers
v0x562b8c6047f0_0 .net "is_pos", 0 0, L_0x562b8d1506e0;  1 drivers
v0x562b8c3ce000_0 .net "negative", 0 0, L_0x562b8d150780;  alias, 1 drivers
v0x562b8c3abb60_0 .net "twos", 0 0, L_0x562b8d150b80;  1 drivers
L_0x562b8d1503a0 .part L_0x562b8d150560, 0, 1;
L_0x562b8d150560 .concat8 [ 1 1 0 0], L_0x562b8d150620, L_0x562b8d150310;
L_0x562b8d1506e0 .part L_0x562b8d150560, 1, 1;
L_0x562b8d151000 .functor MUXZ 1, L_0x562b8d150b80, L_0x562b8d150140, L_0x562b8d1506e0, C4<>;
S_0x562b8c973100 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c975830;
 .timescale 0 0;
P_0x562b8cb4dc10 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c96e3c0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c973100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d150310 .functor OR 1, L_0x562b8d14ff60, L_0x562b8d150280, C4<0>, C4<0>;
v0x562b8c429cf0_0 .net "S", 0 0, L_0x562b8d150140;  alias, 1 drivers
v0x562b8c427590_0 .net "a", 0 0, L_0x562b8d1510a0;  alias, 1 drivers
v0x562b8c427630_0 .net "b", 0 0, L_0x562b8d1504d0;  alias, 1 drivers
v0x562b8c41c290_0 .net "cin", 0 0, L_0x562b8d1503a0;  1 drivers
v0x562b8c41c330_0 .net "cout", 0 0, L_0x562b8d150310;  1 drivers
v0x562b8c41d8c0_0 .net "cout1", 0 0, L_0x562b8d14ff60;  1 drivers
v0x562b8c41d960_0 .net "cout2", 0 0, L_0x562b8d150280;  1 drivers
v0x562b8c40c4d0_0 .net "s1", 0 0, L_0x562b8d14fef0;  1 drivers
S_0x562b8c96bc30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c96e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d14fef0 .functor XOR 1, L_0x562b8d1510a0, L_0x562b8d1504d0, C4<0>, C4<0>;
L_0x562b8d14ff60 .functor AND 1, L_0x562b8d1510a0, L_0x562b8d1504d0, C4<1>, C4<1>;
v0x562b8c436fa0_0 .net "S", 0 0, L_0x562b8d14fef0;  alias, 1 drivers
v0x562b8c4347a0_0 .net "a", 0 0, L_0x562b8d1510a0;  alias, 1 drivers
v0x562b8c43bd60_0 .net "b", 0 0, L_0x562b8d1504d0;  alias, 1 drivers
v0x562b8c43be00_0 .net "cout", 0 0, L_0x562b8d14ff60;  alias, 1 drivers
S_0x562b8c968680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c96e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d150140 .functor XOR 1, L_0x562b8d1503a0, L_0x562b8d14fef0, C4<0>, C4<0>;
L_0x562b8d150280 .functor AND 1, L_0x562b8d1503a0, L_0x562b8d14fef0, C4<1>, C4<1>;
v0x562b8c439630_0 .net "S", 0 0, L_0x562b8d150140;  alias, 1 drivers
v0x562b8c42fa30_0 .net "a", 0 0, L_0x562b8d1503a0;  alias, 1 drivers
v0x562b8c42d2d0_0 .net "b", 0 0, L_0x562b8d14fef0;  alias, 1 drivers
v0x562b8c42d370_0 .net "cout", 0 0, L_0x562b8d150280;  alias, 1 drivers
S_0x562b8c965ef0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c975830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cb6e790 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d150890 .functor NOT 1, L_0x562b8d150140, C4<0>, C4<0>, C4<0>;
v0x562b8c3e1e20_0 .net "cout", 0 0, L_0x562b8d150f20;  1 drivers
v0x562b8c3d3250_0 .net "i", 0 0, L_0x562b8d150140;  alias, 1 drivers
v0x562b8c3d32f0_0 .net "o", 0 0, L_0x562b8d150b80;  alias, 1 drivers
v0x562b8c44a170_0 .net "temp2", 0 0, L_0x562b8d150890;  1 drivers
S_0x562b8c959a20 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c965ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb7c1e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dcda8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d150e90 .functor BUFZ 1, L_0x7f38f70dcda8, C4<0>, C4<0>, C4<0>;
L_0x562b8d150f20 .functor BUFZ 1, L_0x562b8d150de0, C4<0>, C4<0>, C4<0>;
v0x562b8c3fdb90_0 .net "S", 0 0, L_0x562b8d150b80;  alias, 1 drivers
v0x562b8c3f3f90_0 .net "a", 0 0, L_0x562b8d150890;  alias, 1 drivers
L_0x7f38f70dcd60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c3f1830_0 .net "b", 0 0, L_0x7f38f70dcd60;  1 drivers
v0x562b8c3ee250 .array "carry", 0 1;
v0x562b8c3ee250_0 .net v0x562b8c3ee250 0, 0 0, L_0x562b8d150e90; 1 drivers
v0x562b8c3ee250_1 .net v0x562b8c3ee250 1, 0 0, L_0x562b8d150de0; 1 drivers
v0x562b8c3ebaf0_0 .net "cin", 0 0, L_0x7f38f70dcda8;  1 drivers
v0x562b8c3e07f0_0 .net "cout", 0 0, L_0x562b8d150f20;  alias, 1 drivers
S_0x562b8c94bb50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c959a20;
 .timescale 0 0;
P_0x562b8cb84980 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c9523d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c94bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d150de0 .functor OR 1, L_0x562b8d150a60, L_0x562b8d150cc0, C4<0>, C4<0>;
v0x562b8c3e7870_0 .net "S", 0 0, L_0x562b8d150b80;  alias, 1 drivers
v0x562b8c3e5110_0 .net "a", 0 0, L_0x562b8d150890;  alias, 1 drivers
v0x562b8c3e51b0_0 .net "b", 0 0, L_0x7f38f70dcd60;  alias, 1 drivers
v0x562b8c3fb460_0 .net "cin", 0 0, L_0x562b8d150e90;  alias, 1 drivers
v0x562b8c3fb500_0 .net "cout", 0 0, L_0x562b8d150de0;  alias, 1 drivers
v0x562b8c3f8d00_0 .net "cout1", 0 0, L_0x562b8d150a60;  1 drivers
v0x562b8c3f8da0_0 .net "cout2", 0 0, L_0x562b8d150cc0;  1 drivers
v0x562b8c4002c0_0 .net "s1", 0 0, L_0x562b8d1509b0;  1 drivers
S_0x562b8c9ccff0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9523d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1509b0 .functor XOR 1, L_0x562b8d150890, L_0x7f38f70dcd60, C4<0>, C4<0>;
L_0x562b8d150a60 .functor AND 1, L_0x562b8d150890, L_0x7f38f70dcd60, C4<1>, C4<1>;
v0x562b8c40ecf0_0 .net "S", 0 0, L_0x562b8d1509b0;  alias, 1 drivers
v0x562b8c405e60_0 .net "a", 0 0, L_0x562b8d150890;  alias, 1 drivers
v0x562b8c403700_0 .net "b", 0 0, L_0x7f38f70dcd60;  alias, 1 drivers
v0x562b8c4037a0_0 .net "cout", 0 0, L_0x562b8d150a60;  alias, 1 drivers
S_0x562b8c9ca8f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9523d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d150b80 .functor XOR 1, L_0x562b8d150e90, L_0x562b8d1509b0, C4<0>, C4<0>;
L_0x562b8d150cc0 .functor AND 1, L_0x562b8d150e90, L_0x562b8d1509b0, C4<1>, C4<1>;
v0x562b8c40acc0_0 .net "S", 0 0, L_0x562b8d150b80;  alias, 1 drivers
v0x562b8c408590_0 .net "a", 0 0, L_0x562b8d150e90;  alias, 1 drivers
v0x562b8c3e29a0_0 .net "b", 0 0, L_0x562b8d1509b0;  alias, 1 drivers
v0x562b8c3e2a40_0 .net "cout", 0 0, L_0x562b8d150cc0;  alias, 1 drivers
S_0x562b8c949ca0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d14f850 .functor AND 1, L_0x562b8d14f980, L_0x562b8d14fa20, C4<1>, C4<1>;
v0x562b8c3cb8d0_0 .net "X", 0 0, L_0x562b8d14f980;  1 drivers
v0x562b8c3c91a0_0 .net "Y", 0 0, L_0x562b8d14fa20;  1 drivers
v0x562b8c3c4340_0 .net "Z", 1 0, L_0x562b8d14f8e0;  alias, 1 drivers
L_0x7f38f70dccd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c3c1c10_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dccd0;  1 drivers
v0x562b8c3bf4e0_0 .net "z", 0 0, L_0x562b8d14f850;  1 drivers
L_0x562b8d14f8e0 .concat [ 1 1 0 0], L_0x562b8d14f850, L_0x7f38f70dccd0;
S_0x562b8c91f520 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d14fac0 .functor AND 1, L_0x562b8d14fc70, L_0x562b8d14fdb0, C4<1>, C4<1>;
v0x562b8c3ba680_0 .net "X", 0 0, L_0x562b8d14fc70;  1 drivers
v0x562b8c3b7f50_0 .net "Y", 0 0, L_0x562b8d14fdb0;  1 drivers
v0x562b8c3b5820_0 .net "Z", 1 0, L_0x562b8d14fb30;  alias, 1 drivers
L_0x7f38f70dcd18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c3a9370_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dcd18;  1 drivers
v0x562b8c3b30f0_0 .net "z", 0 0, L_0x562b8d14fac0;  1 drivers
L_0x562b8d14fb30 .concat [ 1 1 0 0], L_0x562b8d14fac0, L_0x7f38f70dcd18;
S_0x562b8c947ed0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cb63a10 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d151900 .functor NOT 1, L_0x562b8d152570, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dcec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d151a50 .functor BUFZ 1, L_0x7f38f70dcec8, C4<0>, C4<0>, C4<0>;
L_0x562b8d151bb0 .functor NOT 1, L_0x562b8d151b10, C4<0>, C4<0>, C4<0>;
v0x562b8c373730_0 .net "D", 0 0, L_0x562b8d151570;  alias, 1 drivers
v0x562b8c371000_0 .net *"_ivl_9", 0 0, L_0x562b8d151a50;  1 drivers
v0x562b8c35a540_0 .net "a", 0 0, L_0x562b8d1524d0;  1 drivers
v0x562b8c369060_0 .net "abs_D", 0 0, L_0x562b8d152430;  alias, 1 drivers
v0x562b8c366930_0 .net "b", 0 0, L_0x562b8d152570;  1 drivers
v0x562b8c364200_0 .net "b_comp", 0 0, L_0x562b8d151900;  1 drivers
v0x562b8c357de0_0 .net "carry", 1 0, L_0x562b8d151990;  1 drivers
v0x562b8c361ad0_0 .net "cin", 0 0, L_0x7f38f70dcec8;  1 drivers
v0x562b8c35f3a0_0 .net "is_pos", 0 0, L_0x562b8d151b10;  1 drivers
v0x562b8c35cc70_0 .net "negative", 0 0, L_0x562b8d151bb0;  alias, 1 drivers
v0x562b8c32f5b0_0 .net "twos", 0 0, L_0x562b8d151fb0;  1 drivers
L_0x562b8d1517d0 .part L_0x562b8d151990, 0, 1;
L_0x562b8d151990 .concat8 [ 1 1 0 0], L_0x562b8d151a50, L_0x562b8d151740;
L_0x562b8d151b10 .part L_0x562b8d151990, 1, 1;
L_0x562b8d152430 .functor MUXZ 1, L_0x562b8d151fb0, L_0x562b8d151570, L_0x562b8d151b10, C4<>;
S_0x562b8c9456a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c947ed0;
 .timescale 0 0;
P_0x562b8cb97130 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c942f70 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c9456a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d151740 .functor OR 1, L_0x562b8d151370, L_0x562b8d1516b0, C4<0>, C4<0>;
v0x562b8c34f1d0_0 .net "S", 0 0, L_0x562b8d151570;  alias, 1 drivers
v0x562b8c342db0_0 .net "a", 0 0, L_0x562b8d1524d0;  alias, 1 drivers
v0x562b8c342e50_0 .net "b", 0 0, L_0x562b8d151900;  alias, 1 drivers
v0x562b8c34caa0_0 .net "cin", 0 0, L_0x562b8d1517d0;  1 drivers
v0x562b8c34cb40_0 .net "cout", 0 0, L_0x562b8d151740;  1 drivers
v0x562b8c34a370_0 .net "cout1", 0 0, L_0x562b8d151370;  1 drivers
v0x562b8c34a410_0 .net "cout2", 0 0, L_0x562b8d1516b0;  1 drivers
v0x562b8c347c40_0 .net "s1", 0 0, L_0x562b8d1512c0;  1 drivers
S_0x562b8c940840 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c942f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1512c0 .functor XOR 1, L_0x562b8d1524d0, L_0x562b8d151900, C4<0>, C4<0>;
L_0x562b8d151370 .functor AND 1, L_0x562b8d1524d0, L_0x562b8d151900, C4<1>, C4<1>;
v0x562b8c3b0a60_0 .net "S", 0 0, L_0x562b8d1512c0;  alias, 1 drivers
v0x562b8c3ae290_0 .net "a", 0 0, L_0x562b8d1524d0;  alias, 1 drivers
v0x562b8c340780_0 .net "b", 0 0, L_0x562b8d151900;  alias, 1 drivers
v0x562b8c340820_0 .net "cout", 0 0, L_0x562b8d151370;  alias, 1 drivers
S_0x562b8c93e110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c942f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d151570 .functor XOR 1, L_0x562b8d1517d0, L_0x562b8d1512c0, C4<0>, C4<0>;
L_0x562b8d1516b0 .functor AND 1, L_0x562b8d1517d0, L_0x562b8d1512c0, C4<1>, C4<1>;
v0x562b8c345510_0 .net "S", 0 0, L_0x562b8d151570;  alias, 1 drivers
v0x562b8c354030_0 .net "a", 0 0, L_0x562b8d1517d0;  alias, 1 drivers
v0x562b8c351900_0 .net "b", 0 0, L_0x562b8d1512c0;  alias, 1 drivers
v0x562b8c3519a0_0 .net "cout", 0 0, L_0x562b8d1516b0;  alias, 1 drivers
S_0x562b8c93b9e0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c947ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c69aec0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d151cc0 .functor NOT 1, L_0x562b8d151570, C4<0>, C4<0>, C4<0>;
v0x562b8c378590_0 .net "cout", 0 0, L_0x562b8d152350;  1 drivers
v0x562b8c36c170_0 .net "i", 0 0, L_0x562b8d151570;  alias, 1 drivers
v0x562b8c36c210_0 .net "o", 0 0, L_0x562b8d151fb0;  alias, 1 drivers
v0x562b8c375e60_0 .net "temp2", 0 0, L_0x562b8d151cc0;  1 drivers
S_0x562b8c9392b0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c93b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cba5a90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dce80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1522c0 .functor BUFZ 1, L_0x7f38f70dce80, C4<0>, C4<0>, C4<0>;
L_0x562b8d152350 .functor BUFZ 1, L_0x562b8d152210, C4<0>, C4<0>, C4<0>;
v0x562b8c38ba40_0 .net "S", 0 0, L_0x562b8d151fb0;  alias, 1 drivers
v0x562b8c389310_0 .net "a", 0 0, L_0x562b8d151cc0;  alias, 1 drivers
L_0x7f38f70dce38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c386be0_0 .net "b", 0 0, L_0x7f38f70dce38;  1 drivers
v0x562b8c36e8d0 .array "carry", 0 1;
v0x562b8c36e8d0_0 .net v0x562b8c36e8d0 0, 0 0, L_0x562b8d1522c0; 1 drivers
v0x562b8c36e8d0_1 .net v0x562b8c36e8d0 1, 0 0, L_0x562b8d152210; 1 drivers
v0x562b8c37d3f0_0 .net "cin", 0 0, L_0x7f38f70dce80;  1 drivers
v0x562b8c37acc0_0 .net "cout", 0 0, L_0x562b8d152350;  alias, 1 drivers
S_0x562b8c936b80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c9392b0;
 .timescale 0 0;
P_0x562b8cbc63c0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c907c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c936b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d152210 .functor OR 1, L_0x562b8d151e90, L_0x562b8d1520f0, C4<0>, C4<0>;
v0x562b8c397e30_0 .net "S", 0 0, L_0x562b8d151fb0;  alias, 1 drivers
v0x562b8c392fd0_0 .net "a", 0 0, L_0x562b8d151cc0;  alias, 1 drivers
v0x562b8c393070_0 .net "b", 0 0, L_0x7f38f70dce38;  alias, 1 drivers
v0x562b8c3908a0_0 .net "cin", 0 0, L_0x562b8d1522c0;  alias, 1 drivers
v0x562b8c390940_0 .net "cout", 0 0, L_0x562b8d152210;  alias, 1 drivers
v0x562b8c38e170_0 .net "cout1", 0 0, L_0x562b8d151e90;  1 drivers
v0x562b8c38e210_0 .net "cout2", 0 0, L_0x562b8d1520f0;  1 drivers
v0x562b8c381cc0_0 .net "s1", 0 0, L_0x562b8d151de0;  1 drivers
S_0x562b8c905430 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c907c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d151de0 .functor XOR 1, L_0x562b8d151cc0, L_0x7f38f70dce38, C4<0>, C4<0>;
L_0x562b8d151e90 .functor AND 1, L_0x562b8d151cc0, L_0x7f38f70dce38, C4<1>, C4<1>;
v0x562b8c3a6950_0 .net "S", 0 0, L_0x562b8d151de0;  alias, 1 drivers
v0x562b8c3844b0_0 .net "a", 0 0, L_0x562b8d151cc0;  alias, 1 drivers
v0x562b8c3a4220_0 .net "b", 0 0, L_0x7f38f70dce38;  alias, 1 drivers
v0x562b8c3a42c0_0 .net "cout", 0 0, L_0x562b8d151e90;  alias, 1 drivers
S_0x562b8c902d00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c907c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d151fb0 .functor XOR 1, L_0x562b8d1522c0, L_0x562b8d151de0, C4<0>, C4<0>;
L_0x562b8d1520f0 .functor AND 1, L_0x562b8d1522c0, L_0x562b8d151de0, C4<1>, C4<1>;
v0x562b8c3a1af0_0 .net "S", 0 0, L_0x562b8d151fb0;  alias, 1 drivers
v0x562b8c39cc90_0 .net "a", 0 0, L_0x562b8d1522c0;  alias, 1 drivers
v0x562b8c39a560_0 .net "b", 0 0, L_0x562b8d151de0;  alias, 1 drivers
v0x562b8c39a600_0 .net "cout", 0 0, L_0x562b8d1520f0;  alias, 1 drivers
S_0x562b8c9005d0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d152740 .functor AND 1, L_0x562b8d151000, L_0x562b8d152430, C4<1>, C4<1>;
v0x562b8c33e0d0_0 .net "X", 0 0, L_0x562b8d151000;  alias, 1 drivers
v0x562b8c33b9a0_0 .net "Y", 0 0, L_0x562b8d152430;  alias, 1 drivers
v0x562b8c33ba40_0 .net "Z", 1 0, L_0x562b8d1528f0;  alias, 1 drivers
L_0x7f38f70dcf10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c339270_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dcf10;  1 drivers
v0x562b8c32ce50_0 .net "z", 0 0, L_0x562b8d152740;  1 drivers
L_0x562b8d1528f0 .concat [ 1 1 0 0], L_0x562b8d152740, L_0x7f38f70dcf10;
S_0x562b8c933b50 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cbda740 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dcfe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d154fd0 .functor BUFZ 1, L_0x7f38f70dcfe8, C4<0>, C4<0>, C4<0>;
L_0x562b8d155060 .functor BUFZ 1, L_0x562b8d154bd0, C4<0>, C4<0>, C4<0>;
v0x562b8c306dd0_0 .net "S", 1 0, L_0x562b8d154f30;  alias, 1 drivers
v0x562b8c2ee520_0 .net "a", 1 0, L_0x562b8d14fb30;  alias, 1 drivers
v0x562b8c2ebdc0_0 .net "b", 1 0, L_0x562b8d14f8e0;  alias, 1 drivers
v0x562b8c2ebe60 .array "carry", 0 2;
v0x562b8c2ebe60_0 .net v0x562b8c2ebe60 0, 0 0, L_0x562b8d154fd0; 1 drivers
v0x562b8c2ebe60_1 .net v0x562b8c2ebe60 1, 0 0, L_0x562b8d154390; 1 drivers
v0x562b8c2ebe60_2 .net v0x562b8c2ebe60 2, 0 0, L_0x562b8d154bd0; 1 drivers
v0x562b8c2f3380_0 .net "cin", 0 0, L_0x7f38f70dcfe8;  1 drivers
v0x562b8c2f0c50_0 .net "cout", 0 0, L_0x562b8d155060;  alias, 1 drivers
L_0x562b8d1544d0 .part L_0x562b8d14fb30, 0, 1;
L_0x562b8d1546b0 .part L_0x562b8d14f8e0, 0, 1;
L_0x562b8d154cd0 .part L_0x562b8d14fb30, 1, 1;
L_0x562b8d154e00 .part L_0x562b8d14f8e0, 1, 1;
L_0x562b8d154f30 .concat8 [ 1 1 0 0], L_0x562b8d1540e0, L_0x562b8d1549b0;
S_0x562b8c931320 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c933b50;
 .timescale 0 0;
P_0x562b8cbe2670 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c92ebf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c931320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d154390 .functor OR 1, L_0x562b8d154000, L_0x562b8d154270, C4<0>, C4<0>;
v0x562b8c2fb730_0 .net "S", 0 0, L_0x562b8d1540e0;  1 drivers
v0x562b8c31b230_0 .net "a", 0 0, L_0x562b8d1544d0;  1 drivers
v0x562b8c31b2d0_0 .net "b", 0 0, L_0x562b8d1546b0;  1 drivers
v0x562b8c329d50_0 .net "cin", 0 0, L_0x562b8d154fd0;  alias, 1 drivers
v0x562b8c329df0_0 .net "cout", 0 0, L_0x562b8d154390;  alias, 1 drivers
v0x562b8c327620_0 .net "cout1", 0 0, L_0x562b8d154000;  1 drivers
v0x562b8c3276c0_0 .net "cout2", 0 0, L_0x562b8d154270;  1 drivers
v0x562b8c324ef0_0 .net "s1", 0 0, L_0x562b8d153eb0;  1 drivers
S_0x562b8c92c4c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c92ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d153eb0 .functor XOR 1, L_0x562b8d1544d0, L_0x562b8d1546b0, C4<0>, C4<0>;
L_0x562b8d154000 .functor AND 1, L_0x562b8d1544d0, L_0x562b8d1546b0, C4<1>, C4<1>;
v0x562b8c336b40_0 .net "S", 0 0, L_0x562b8d153eb0;  alias, 1 drivers
v0x562b8c334410_0 .net "a", 0 0, L_0x562b8d1544d0;  alias, 1 drivers
v0x562b8c331ce0_0 .net "b", 0 0, L_0x562b8d1546b0;  alias, 1 drivers
v0x562b8c331d80_0 .net "cout", 0 0, L_0x562b8d154000;  alias, 1 drivers
S_0x562b8c929d90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c92ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1540e0 .functor XOR 1, L_0x562b8d154fd0, L_0x562b8d153eb0, C4<0>, C4<0>;
L_0x562b8d154270 .functor AND 1, L_0x562b8d154fd0, L_0x562b8d153eb0, C4<1>, C4<1>;
v0x562b8c2f9000_0 .net "S", 0 0, L_0x562b8d1540e0;  alias, 1 drivers
v0x562b8c2f68a0_0 .net "a", 0 0, L_0x562b8d154fd0;  alias, 1 drivers
v0x562b8c2fde60_0 .net "b", 0 0, L_0x562b8d153eb0;  alias, 1 drivers
v0x562b8c2fdf00_0 .net "cout", 0 0, L_0x562b8d154270;  alias, 1 drivers
S_0x562b8c927660 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c933b50;
 .timescale 0 0;
P_0x562b8cbfb2a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c924f30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c927660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d154bd0 .functor OR 1, L_0x562b8d154920, L_0x562b8d154af0, C4<0>, C4<0>;
v0x562b8c313f00_0 .net "S", 0 0, L_0x562b8d1549b0;  1 drivers
v0x562b8c3117d0_0 .net "a", 0 0, L_0x562b8d154cd0;  1 drivers
v0x562b8c311870_0 .net "b", 0 0, L_0x562b8d154e00;  1 drivers
v0x562b8c3046a0_0 .net "cin", 0 0, L_0x562b8d154390;  alias, 1 drivers
v0x562b8c301f40_0 .net "cout", 0 0, L_0x562b8d154bd0;  alias, 1 drivers
v0x562b8c301fe0_0 .net "cout1", 0 0, L_0x562b8d154920;  1 drivers
v0x562b8c309500_0 .net "cout2", 0 0, L_0x562b8d154af0;  1 drivers
v0x562b8c3095a0_0 .net "s1", 0 0, L_0x562b8d154870;  1 drivers
S_0x562b8c922800 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c924f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d154870 .functor XOR 1, L_0x562b8d154cd0, L_0x562b8d154e00, C4<0>, C4<0>;
L_0x562b8d154920 .functor AND 1, L_0x562b8d154cd0, L_0x562b8d154e00, C4<1>, C4<1>;
v0x562b8c318ad0_0 .net "S", 0 0, L_0x562b8d154870;  alias, 1 drivers
v0x562b8c3227c0_0 .net "a", 0 0, L_0x562b8d154cd0;  alias, 1 drivers
v0x562b8c320090_0 .net "b", 0 0, L_0x562b8d154e00;  alias, 1 drivers
v0x562b8c320130_0 .net "cout", 0 0, L_0x562b8d154920;  alias, 1 drivers
S_0x562b8c91dca0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c924f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1549b0 .functor XOR 1, L_0x562b8d154390, L_0x562b8d154870, C4<0>, C4<0>;
L_0x562b8d154af0 .functor AND 1, L_0x562b8d154390, L_0x562b8d154870, C4<1>, C4<1>;
v0x562b8c31d960_0 .net "S", 0 0, L_0x562b8d1549b0;  alias, 1 drivers
v0x562b8c30f0a0_0 .net "a", 0 0, L_0x562b8d154390;  alias, 1 drivers
v0x562b8c30c940_0 .net "b", 0 0, L_0x562b8d154870;  alias, 1 drivers
v0x562b8c30c9e0_0 .net "cout", 0 0, L_0x562b8d154af0;  alias, 1 drivers
S_0x562b8c91b4d0 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cc0bbd0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d1561c0 .functor BUFZ 1, L_0x562b8d155060, C4<0>, C4<0>, C4<0>;
L_0x562b8d1562c0 .functor BUFZ 1, L_0x562b8d155d30, C4<0>, C4<0>, C4<0>;
v0x562b8c274b80_0 .net "S", 1 0, L_0x562b8d156120;  alias, 1 drivers
v0x562b8c279a50_0 .net "a", 1 0, L_0x562b8d154f30;  alias, 1 drivers
v0x562b8c2772f0_0 .net "b", 1 0, L_0x562b8d153cc0;  alias, 1 drivers
v0x562b8c277390 .array "carry", 0 2;
v0x562b8c277390_0 .net v0x562b8c277390 0, 0 0, L_0x562b8d1561c0; 1 drivers
v0x562b8c277390_1 .net v0x562b8c277390 1, 0 0, L_0x562b8d155580; 1 drivers
v0x562b8c277390_2 .net v0x562b8c277390 2, 0 0, L_0x562b8d155d30; 1 drivers
v0x562b8c28d640_0 .net "cin", 0 0, L_0x562b8d155060;  alias, 1 drivers
v0x562b8c28aee0_0 .net "cout", 0 0, L_0x562b8d1562c0;  alias, 1 drivers
L_0x562b8d1556c0 .part L_0x562b8d154f30, 0, 1;
L_0x562b8d1558a0 .part L_0x562b8d153cc0, 0, 1;
L_0x562b8d155e30 .part L_0x562b8d154f30, 1, 1;
L_0x562b8d155f60 .part L_0x562b8d153cc0, 1, 1;
L_0x562b8d156120 .concat8 [ 1 1 0 0], L_0x562b8d1552d0, L_0x562b8d155b10;
S_0x562b8c918da0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c91b4d0;
 .timescale 0 0;
P_0x562b8cbae490 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c916670 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c918da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d155580 .functor OR 1, L_0x562b8d1551f0, L_0x562b8d155460, C4<0>, C4<0>;
v0x562b8c2e6250_0 .net "S", 0 0, L_0x562b8d1552d0;  1 drivers
v0x562b8c2dc650_0 .net "a", 0 0, L_0x562b8d1556c0;  1 drivers
v0x562b8c2dc6f0_0 .net "b", 0 0, L_0x562b8d1558a0;  1 drivers
v0x562b8c2d9ef0_0 .net "cin", 0 0, L_0x562b8d1561c0;  alias, 1 drivers
v0x562b8c2d9f90_0 .net "cout", 0 0, L_0x562b8d155580;  alias, 1 drivers
v0x562b8c2d6910_0 .net "cout1", 0 0, L_0x562b8d1551f0;  1 drivers
v0x562b8c2d69b0_0 .net "cout2", 0 0, L_0x562b8d155460;  1 drivers
v0x562b8c2d41b0_0 .net "s1", 0 0, L_0x562b8d1550f0;  1 drivers
S_0x562b8c9132a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c916670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1550f0 .functor XOR 1, L_0x562b8d1556c0, L_0x562b8d1558a0, C4<0>, C4<0>;
L_0x562b8d1551f0 .functor AND 1, L_0x562b8d1556c0, L_0x562b8d1558a0, C4<1>, C4<1>;
v0x562b8c2cb060_0 .net "S", 0 0, L_0x562b8d1550f0;  alias, 1 drivers
v0x562b8c2cff30_0 .net "a", 0 0, L_0x562b8d1556c0;  alias, 1 drivers
v0x562b8c2cd7d0_0 .net "b", 0 0, L_0x562b8d1558a0;  alias, 1 drivers
v0x562b8c2cd870_0 .net "cout", 0 0, L_0x562b8d1551f0;  alias, 1 drivers
S_0x562b8c910ad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c916670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1552d0 .functor XOR 1, L_0x562b8d1561c0, L_0x562b8d1550f0, C4<0>, C4<0>;
L_0x562b8d155460 .functor AND 1, L_0x562b8d1561c0, L_0x562b8d1550f0, C4<1>, C4<1>;
v0x562b8c2e3b20_0 .net "S", 0 0, L_0x562b8d1552d0;  alias, 1 drivers
v0x562b8c2e13c0_0 .net "a", 0 0, L_0x562b8d1561c0;  alias, 1 drivers
v0x562b8c2e8980_0 .net "b", 0 0, L_0x562b8d1550f0;  alias, 1 drivers
v0x562b8c2e8a20_0 .net "cout", 0 0, L_0x562b8d155460;  alias, 1 drivers
S_0x562b8c90e3a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c91b4d0;
 .timescale 0 0;
P_0x562b8cc16560 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c90bc70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c90e3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d155d30 .functor OR 1, L_0x562b8d155a80, L_0x562b8d155c50, C4<0>, C4<0>;
v0x562b8c2b4180_0 .net "S", 0 0, L_0x562b8d155b10;  1 drivers
v0x562b8c298040_0 .net "a", 0 0, L_0x562b8d155e30;  1 drivers
v0x562b8c2980e0_0 .net "b", 0 0, L_0x562b8d155f60;  1 drivers
v0x562b8c2958e0_0 .net "cin", 0 0, L_0x562b8d155580;  alias, 1 drivers
v0x562b8c29cea0_0 .net "cout", 0 0, L_0x562b8d155d30;  alias, 1 drivers
v0x562b8c29cf40_0 .net "cout1", 0 0, L_0x562b8d155a80;  1 drivers
v0x562b8c29a770_0 .net "cout2", 0 0, L_0x562b8d155c50;  1 drivers
v0x562b8c29a810_0 .net "s1", 0 0, L_0x562b8d1559d0;  1 drivers
S_0x562b8c8e7d70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c90bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1559d0 .functor XOR 1, L_0x562b8d155e30, L_0x562b8d155f60, C4<0>, C4<0>;
L_0x562b8d155a80 .functor AND 1, L_0x562b8d155e30, L_0x562b8d155f60, C4<1>, C4<1>;
v0x562b8c2c8eb0_0 .net "S", 0 0, L_0x562b8d1559d0;  alias, 1 drivers
v0x562b8c2ca4e0_0 .net "a", 0 0, L_0x562b8d155e30;  alias, 1 drivers
v0x562b8c2b7b10_0 .net "b", 0 0, L_0x562b8d155f60;  alias, 1 drivers
v0x562b8c2b7bb0_0 .net "cout", 0 0, L_0x562b8d155a80;  alias, 1 drivers
S_0x562b8c8fd120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c90bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d155b10 .functor XOR 1, L_0x562b8d155580, L_0x562b8d1559d0, C4<0>, C4<0>;
L_0x562b8d155c50 .functor AND 1, L_0x562b8d155580, L_0x562b8d1559d0, C4<1>, C4<1>;
v0x562b8c2bb910_0 .net "S", 0 0, L_0x562b8d155b10;  alias, 1 drivers
v0x562b8c2ade00_0 .net "a", 0 0, L_0x562b8d155580;  alias, 1 drivers
v0x562b8c2b68e0_0 .net "b", 0 0, L_0x562b8d1559d0;  alias, 1 drivers
v0x562b8c2b6980_0 .net "cout", 0 0, L_0x562b8d155c50;  alias, 1 drivers
S_0x562b8c8fa950 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cc2e420 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dd150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d157e00 .functor BUFZ 1, L_0x7f38f70dd150, C4<0>, C4<0>, C4<0>;
L_0x562b8d157e70 .functor BUFZ 1, L_0x562b8d157a90, C4<0>, C4<0>, C4<0>;
v0x562b8c1b3930_0 .net "S", 3 0, L_0x562b8d157d60;  alias, 1 drivers
v0x562b8c1d3430_0 .net "a", 3 0, L_0x562b8d156330;  alias, 1 drivers
v0x562b8c1e1f50_0 .net "b", 3 0, L_0x562b8d1563d0;  alias, 1 drivers
v0x562b8c1df820 .array "carry", 0 4;
v0x562b8c1df820_0 .net v0x562b8c1df820 0, 0 0, L_0x562b8d157e00; 1 drivers
v0x562b8c1df820_1 .net v0x562b8c1df820 1, 0 0, L_0x562b8d156860; 1 drivers
v0x562b8c1df820_2 .net v0x562b8c1df820 2, 0 0, L_0x562b8d156e10; 1 drivers
v0x562b8c1df820_3 .net v0x562b8c1df820 3, 0 0, L_0x562b8d1574e0; 1 drivers
v0x562b8c1df820_4 .net v0x562b8c1df820 4, 0 0, L_0x562b8d157a90; 1 drivers
v0x562b8c1dd0f0_0 .net "cin", 0 0, L_0x7f38f70dd150;  1 drivers
v0x562b8c1dd190_0 .net "cout", 0 0, L_0x562b8d157e70;  alias, 1 drivers
L_0x562b8d156960 .part L_0x562b8d156330, 0, 1;
L_0x562b8d156a90 .part L_0x562b8d1563d0, 0, 1;
L_0x562b8d156f10 .part L_0x562b8d156330, 1, 1;
L_0x562b8d1570d0 .part L_0x562b8d1563d0, 1, 1;
L_0x562b8d1575e0 .part L_0x562b8d156330, 2, 1;
L_0x562b8d157710 .part L_0x562b8d1563d0, 2, 1;
L_0x562b8d157b00 .part L_0x562b8d156330, 3, 1;
L_0x562b8d157c30 .part L_0x562b8d1563d0, 3, 1;
L_0x562b8d157d60 .concat8 [ 1 1 1 1], L_0x562b8d156660, L_0x562b8d156ca0, L_0x562b8d157370, L_0x562b8d157920;
S_0x562b8c8f8220 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c8fa950;
 .timescale 0 0;
P_0x562b8cc37740 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c8f5af0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8f8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d156860 .functor OR 1, L_0x562b8d1565f0, L_0x562b8d156760, C4<0>, C4<0>;
v0x562b8c2729d0_0 .net "S", 0 0, L_0x562b8d156660;  1 drivers
v0x562b8c272a70_0 .net "a", 0 0, L_0x562b8d156960;  1 drivers
v0x562b8c274000_0 .net "b", 0 0, L_0x562b8d156a90;  1 drivers
v0x562b8c2740a0_0 .net "cin", 0 0, L_0x562b8d157e00;  alias, 1 drivers
v0x562b8c262c10_0 .net "cout", 0 0, L_0x562b8d156860;  alias, 1 drivers
v0x562b8c265430_0 .net "cout1", 0 0, L_0x562b8d1565f0;  1 drivers
v0x562b8c2654d0_0 .net "cout2", 0 0, L_0x562b8d156760;  1 drivers
v0x562b8c25c5a0_0 .net "s1", 0 0, L_0x562b8d156580;  1 drivers
S_0x562b8c8d9c90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8f5af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d156580 .functor XOR 1, L_0x562b8d156960, L_0x562b8d156a90, C4<0>, C4<0>;
L_0x562b8d1565f0 .functor AND 1, L_0x562b8d156960, L_0x562b8d156a90, C4<1>, C4<1>;
v0x562b8c2924a0_0 .net "S", 0 0, L_0x562b8d156580;  alias, 1 drivers
v0x562b8c28fd70_0 .net "a", 0 0, L_0x562b8d156960;  alias, 1 drivers
v0x562b8c286170_0 .net "b", 0 0, L_0x562b8d156a90;  alias, 1 drivers
v0x562b8c286210_0 .net "cout", 0 0, L_0x562b8d1565f0;  alias, 1 drivers
S_0x562b8c8d7500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8f5af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d156660 .functor XOR 1, L_0x562b8d157e00, L_0x562b8d156580, C4<0>, C4<0>;
L_0x562b8d156760 .functor AND 1, L_0x562b8d157e00, L_0x562b8d156580, C4<1>, C4<1>;
v0x562b8c283a10_0 .net "S", 0 0, L_0x562b8d156660;  alias, 1 drivers
v0x562b8c280430_0 .net "a", 0 0, L_0x562b8d157e00;  alias, 1 drivers
v0x562b8c27dcd0_0 .net "b", 0 0, L_0x562b8d156580;  alias, 1 drivers
v0x562b8c27dd70_0 .net "cout", 0 0, L_0x562b8d156760;  alias, 1 drivers
S_0x562b8c8f2720 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c8fa950;
 .timescale 0 0;
P_0x562b8cc76710 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c8eff50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8f2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d156e10 .functor OR 1, L_0x562b8d156c30, L_0x562b8d156da0, C4<0>, C4<0>;
v0x562b8c23b850_0 .net "S", 0 0, L_0x562b8d156ca0;  1 drivers
v0x562b8c251ba0_0 .net "a", 0 0, L_0x562b8d156f10;  1 drivers
v0x562b8c24f440_0 .net "b", 0 0, L_0x562b8d1570d0;  1 drivers
v0x562b8c256a00_0 .net "cin", 0 0, L_0x562b8d156860;  alias, 1 drivers
v0x562b8c2542d0_0 .net "cout", 0 0, L_0x562b8d156e10;  alias, 1 drivers
v0x562b8c254370_0 .net "cout1", 0 0, L_0x562b8d156c30;  1 drivers
v0x562b8c24a6d0_0 .net "cout2", 0 0, L_0x562b8d156da0;  1 drivers
v0x562b8c247f70_0 .net "s1", 0 0, L_0x562b8d156bc0;  1 drivers
S_0x562b8c8ed820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8eff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d156bc0 .functor XOR 1, L_0x562b8d156f10, L_0x562b8d1570d0, C4<0>, C4<0>;
L_0x562b8d156c30 .functor AND 1, L_0x562b8d156f10, L_0x562b8d1570d0, C4<1>, C4<1>;
v0x562b8c25c640_0 .net "S", 0 0, L_0x562b8d156bc0;  alias, 1 drivers
v0x562b8c259e40_0 .net "a", 0 0, L_0x562b8d156f10;  alias, 1 drivers
v0x562b8c259ee0_0 .net "b", 0 0, L_0x562b8d1570d0;  alias, 1 drivers
v0x562b8c261400_0 .net "cout", 0 0, L_0x562b8d156c30;  alias, 1 drivers
S_0x562b8c8eb0f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8eff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d156ca0 .functor XOR 1, L_0x562b8d156860, L_0x562b8d156bc0, C4<0>, C4<0>;
L_0x562b8d156da0 .functor AND 1, L_0x562b8d156860, L_0x562b8d156bc0, C4<1>, C4<1>;
v0x562b8c25ecd0_0 .net "S", 0 0, L_0x562b8d156ca0;  alias, 1 drivers
v0x562b8c25ed70_0 .net "a", 0 0, L_0x562b8d156860;  alias, 1 drivers
v0x562b8c2390e0_0 .net "b", 0 0, L_0x562b8d156bc0;  alias, 1 drivers
v0x562b8c23dfb0_0 .net "cout", 0 0, L_0x562b8d156da0;  alias, 1 drivers
S_0x562b8c8e63b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c8fa950;
 .timescale 0 0;
P_0x562b8cc84910 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c8e3c20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8e63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1574e0 .functor OR 1, L_0x562b8d157300, L_0x562b8d157470, C4<0>, C4<0>;
v0x562b8c2a6c30_0 .net "S", 0 0, L_0x562b8d157370;  1 drivers
v0x562b8c225c70_0 .net "a", 0 0, L_0x562b8d1575e0;  1 drivers
v0x562b8c29e6f0_0 .net "b", 0 0, L_0x562b8d157710;  1 drivers
v0x562b8c2123a0_0 .net "cin", 0 0, L_0x562b8d156e10;  alias, 1 drivers
v0x562b8c212440_0 .net "cout", 0 0, L_0x562b8d1574e0;  alias, 1 drivers
v0x562b8c21fc40_0 .net "cout1", 0 0, L_0x562b8d157300;  1 drivers
v0x562b8c21fce0_0 .net "cout2", 0 0, L_0x562b8d157470;  1 drivers
v0x562b8c21d4e0_0 .net "s1", 0 0, L_0x562b8d157290;  1 drivers
S_0x562b8c8e0670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8e3c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d157290 .functor XOR 1, L_0x562b8d1575e0, L_0x562b8d157710, C4<0>, C4<0>;
L_0x562b8d157300 .functor AND 1, L_0x562b8d1575e0, L_0x562b8d157710, C4<1>, C4<1>;
v0x562b8c244990_0 .net "S", 0 0, L_0x562b8d157290;  alias, 1 drivers
v0x562b8c242230_0 .net "a", 0 0, L_0x562b8d1575e0;  alias, 1 drivers
v0x562b8c236f30_0 .net "b", 0 0, L_0x562b8d157710;  alias, 1 drivers
v0x562b8c238560_0 .net "cout", 0 0, L_0x562b8d157300;  alias, 1 drivers
S_0x562b8c8ddee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8e3c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d157370 .functor XOR 1, L_0x562b8d156e10, L_0x562b8d157290, C4<0>, C4<0>;
L_0x562b8d157470 .functor AND 1, L_0x562b8d156e10, L_0x562b8d157290, C4<1>, C4<1>;
v0x562b8c229990_0 .net "S", 0 0, L_0x562b8d157370;  alias, 1 drivers
v0x562b8c229a30_0 .net "a", 0 0, L_0x562b8d156e10;  alias, 1 drivers
v0x562b8c2a08b0_0 .net "b", 0 0, L_0x562b8d157290;  alias, 1 drivers
v0x562b8c2a9390_0 .net "cout", 0 0, L_0x562b8d157470;  alias, 1 drivers
S_0x562b8c8d1a10 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c8fa950;
 .timescale 0 0;
P_0x562b8cc9ddc0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c8c3b40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8d1a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d157a90 .functor OR 1, L_0x562b8d1578b0, L_0x562b8d157a20, C4<0>, C4<0>;
v0x562b8c1eed40_0 .net "S", 0 0, L_0x562b8d157920;  1 drivers
v0x562b8c1ec610_0 .net "a", 0 0, L_0x562b8d157b00;  1 drivers
v0x562b8c1e9ee0_0 .net "b", 0 0, L_0x562b8d157c30;  1 drivers
v0x562b8c1b1200_0 .net "cin", 0 0, L_0x562b8d1574e0;  alias, 1 drivers
v0x562b8c1b12a0_0 .net "cout", 0 0, L_0x562b8d157a90;  alias, 1 drivers
v0x562b8c1aeaa0_0 .net "cout1", 0 0, L_0x562b8d1578b0;  1 drivers
v0x562b8c1aeb40_0 .net "cout2", 0 0, L_0x562b8d157a20;  1 drivers
v0x562b8c1b6060_0 .net "s1", 0 0, L_0x562b8d157840;  1 drivers
S_0x562b8c8ca3c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8c3b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d157840 .functor XOR 1, L_0x562b8d157b00, L_0x562b8d157c30, C4<0>, C4<0>;
L_0x562b8d1578b0 .functor AND 1, L_0x562b8d157b00, L_0x562b8d157c30, C4<1>, C4<1>;
v0x562b8c224aa0_0 .net "S", 0 0, L_0x562b8d157840;  alias, 1 drivers
v0x562b8c222370_0 .net "a", 0 0, L_0x562b8d157b00;  alias, 1 drivers
v0x562b8c1e77b0_0 .net "b", 0 0, L_0x562b8d157c30;  alias, 1 drivers
v0x562b8c1f62d0_0 .net "cout", 0 0, L_0x562b8d1578b0;  alias, 1 drivers
S_0x562b8c8c05b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8c3b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d157920 .functor XOR 1, L_0x562b8d1574e0, L_0x562b8d157840, C4<0>, C4<0>;
L_0x562b8d157a20 .functor AND 1, L_0x562b8d1574e0, L_0x562b8d157840, C4<1>, C4<1>;
v0x562b8c1f3ba0_0 .net "S", 0 0, L_0x562b8d157920;  alias, 1 drivers
v0x562b8c1f3c40_0 .net "a", 0 0, L_0x562b8d1574e0;  alias, 1 drivers
v0x562b8c1f1470_0 .net "b", 0 0, L_0x562b8d157840;  alias, 1 drivers
v0x562b8c1e5050_0 .net "cout", 0 0, L_0x562b8d157a20;  alias, 1 drivers
S_0x562b8c8bdeb0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c35a630 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1529b0 .functor NOT 2, L_0x562b8d1528f0, C4<00>, C4<00>, C4<00>;
v0x562b8c173b10_0 .net "cout", 0 0, L_0x562b8d153ba0;  1 drivers
v0x562b8c166000_0 .net "i", 1 0, L_0x562b8d1528f0;  alias, 1 drivers
v0x562b8c16eae0_0 .net "o", 1 0, L_0x562b8d153a70;  alias, 1 drivers
v0x562b8c16c380_0 .net "temp2", 1 0, L_0x562b8d1529b0;  1 drivers
S_0x562b8c891890 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c8bdeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ccbe530 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dcfa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d153b10 .functor BUFZ 1, L_0x7f38f70dcfa0, C4<0>, C4<0>, C4<0>;
L_0x562b8d153ba0 .functor BUFZ 1, L_0x562b8d153680, C4<0>, C4<0>, C4<0>;
v0x562b8c18eb10_0 .net "S", 1 0, L_0x562b8d153a70;  alias, 1 drivers
v0x562b8c18c3b0_0 .net "a", 1 0, L_0x562b8d1529b0;  alias, 1 drivers
L_0x7f38f70dcf58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c1810b0_0 .net "b", 1 0, L_0x7f38f70dcf58;  1 drivers
v0x562b8c1826e0 .array "carry", 0 2;
v0x562b8c1826e0_0 .net v0x562b8c1826e0 0, 0 0, L_0x562b8d153b10; 1 drivers
v0x562b8c1826e0_1 .net v0x562b8c1826e0 1, 0 0, L_0x562b8d152fd0; 1 drivers
v0x562b8c1826e0_2 .net v0x562b8c1826e0 2, 0 0, L_0x562b8d153680; 1 drivers
v0x562b8c16fd10_0 .net "cin", 0 0, L_0x7f38f70dcfa0;  1 drivers
v0x562b8c16fdb0_0 .net "cout", 0 0, L_0x562b8d153ba0;  alias, 1 drivers
L_0x562b8d153110 .part L_0x562b8d1529b0, 0, 1;
L_0x562b8d153260 .part L_0x7f38f70dcf58, 0, 1;
L_0x562b8d153780 .part L_0x562b8d1529b0, 1, 1;
L_0x562b8d153940 .part L_0x7f38f70dcf58, 1, 1;
L_0x562b8d153a70 .concat8 [ 1 1 0 0], L_0x562b8d152d20, L_0x562b8d1534b0;
S_0x562b8c8a6c40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c891890;
 .timescale 0 0;
P_0x562b8ccc81f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c8a4470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8a6c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d152fd0 .functor OR 1, L_0x562b8d152c40, L_0x562b8d152eb0, C4<0>, C4<0>;
v0x562b8c1c99d0_0 .net "S", 0 0, L_0x562b8d152d20;  1 drivers
v0x562b8c1bc8a0_0 .net "a", 0 0, L_0x562b8d153110;  1 drivers
v0x562b8c1ba140_0 .net "b", 0 0, L_0x562b8d153260;  1 drivers
v0x562b8c1c1700_0 .net "cin", 0 0, L_0x562b8d153b10;  alias, 1 drivers
v0x562b8c1befd0_0 .net "cout", 0 0, L_0x562b8d152fd0;  alias, 1 drivers
v0x562b8c1a6720_0 .net "cout1", 0 0, L_0x562b8d152c40;  1 drivers
v0x562b8c1a67c0_0 .net "cout2", 0 0, L_0x562b8d152eb0;  1 drivers
v0x562b8c1a3fc0_0 .net "s1", 0 0, L_0x562b8d152b40;  1 drivers
S_0x562b8c8a1d40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8a4470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d152b40 .functor XOR 1, L_0x562b8d153110, L_0x562b8d153260, C4<0>, C4<0>;
L_0x562b8d152c40 .functor AND 1, L_0x562b8d153110, L_0x562b8d153260, C4<1>, C4<1>;
v0x562b8c1d0cd0_0 .net "S", 0 0, L_0x562b8d152b40;  alias, 1 drivers
v0x562b8c1da9c0_0 .net "a", 0 0, L_0x562b8d153110;  alias, 1 drivers
v0x562b8c1d8290_0 .net "b", 0 0, L_0x562b8d153260;  alias, 1 drivers
v0x562b8c1d5b60_0 .net "cout", 0 0, L_0x562b8d152c40;  alias, 1 drivers
S_0x562b8c89f610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8a4470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d152d20 .functor XOR 1, L_0x562b8d153b10, L_0x562b8d152b40, C4<0>, C4<0>;
L_0x562b8d152eb0 .functor AND 1, L_0x562b8d153b10, L_0x562b8d152b40, C4<1>, C4<1>;
v0x562b8c1c72a0_0 .net "S", 0 0, L_0x562b8d152d20;  alias, 1 drivers
v0x562b8c1c7340_0 .net "a", 0 0, L_0x562b8d153b10;  alias, 1 drivers
v0x562b8c1c4b40_0 .net "b", 0 0, L_0x562b8d152b40;  alias, 1 drivers
v0x562b8c1cc100_0 .net "cout", 0 0, L_0x562b8d152eb0;  alias, 1 drivers
S_0x562b8c8837b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c891890;
 .timescale 0 0;
P_0x562b8cce1370 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c881020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8837b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d153680 .functor OR 1, L_0x562b8d153420, L_0x562b8d1535f0, C4<0>, C4<0>;
v0x562b8c19bd20_0 .net "S", 0 0, L_0x562b8d1534b0;  1 drivers
v0x562b8c1995c0_0 .net "a", 0 0, L_0x562b8d153780;  1 drivers
v0x562b8c1a0b80_0 .net "b", 0 0, L_0x562b8d153940;  1 drivers
v0x562b8c19e450_0 .net "cin", 0 0, L_0x562b8d152fd0;  alias, 1 drivers
v0x562b8c19e4f0_0 .net "cout", 0 0, L_0x562b8d153680;  alias, 1 drivers
v0x562b8c194850_0 .net "cout1", 0 0, L_0x562b8d153420;  1 drivers
v0x562b8c1948f0_0 .net "cout2", 0 0, L_0x562b8d1535f0;  1 drivers
v0x562b8c1920f0_0 .net "s1", 0 0, L_0x562b8d153390;  1 drivers
S_0x562b8c89c240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c881020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d153390 .functor XOR 1, L_0x562b8d153780, L_0x562b8d153940, C4<0>, C4<0>;
L_0x562b8d153420 .functor AND 1, L_0x562b8d153780, L_0x562b8d153940, C4<1>, C4<1>;
v0x562b8c1a4060_0 .net "S", 0 0, L_0x562b8d153390;  alias, 1 drivers
v0x562b8c1ab580_0 .net "a", 0 0, L_0x562b8d153780;  alias, 1 drivers
v0x562b8c1ab620_0 .net "b", 0 0, L_0x562b8d153940;  alias, 1 drivers
v0x562b8c1a8e50_0 .net "cout", 0 0, L_0x562b8d153420;  alias, 1 drivers
S_0x562b8c899a70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c881020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1534b0 .functor XOR 1, L_0x562b8d152fd0, L_0x562b8d153390, C4<0>, C4<0>;
L_0x562b8d1535f0 .functor AND 1, L_0x562b8d152fd0, L_0x562b8d153390, C4<1>, C4<1>;
v0x562b8c183260_0 .net "S", 0 0, L_0x562b8d1534b0;  alias, 1 drivers
v0x562b8c183300_0 .net "a", 0 0, L_0x562b8d152fd0;  alias, 1 drivers
v0x562b8c188130_0 .net "b", 0 0, L_0x562b8d153390;  alias, 1 drivers
v0x562b8c1859d0_0 .net "cout", 0 0, L_0x562b8d1535f0;  alias, 1 drivers
S_0x562b8c897340 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c977f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c16c470 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d1597f0 .functor BUFZ 1, L_0x562b8d157e70, C4<0>, C4<0>, C4<0>;
L_0x562b8d1598f0 .functor BUFZ 1, L_0x562b8d1593f0, C4<0>, C4<0>, C4<0>;
v0x562b8c09c0d0_0 .net "S", 3 0, L_0x562b8d1596c0;  alias, 1 drivers
v0x562b8c0999a0_0 .net "a", 3 0, L_0x562b8d157d60;  alias, 1 drivers
v0x562b8c0b94a0_0 .net "b", 3 0, L_0x562b8d156470;  alias, 1 drivers
v0x562b8c0c7fc0 .array "carry", 0 4;
v0x562b8c0c7fc0_0 .net v0x562b8c0c7fc0 0, 0 0, L_0x562b8d1597f0; 1 drivers
v0x562b8c0c7fc0_1 .net v0x562b8c0c7fc0 1, 0 0, L_0x562b8d1581c0; 1 drivers
v0x562b8c0c7fc0_2 .net v0x562b8c0c7fc0 2, 0 0, L_0x562b8d158800; 1 drivers
v0x562b8c0c7fc0_3 .net v0x562b8c0c7fc0 3, 0 0, L_0x562b8d158e40; 1 drivers
v0x562b8c0c7fc0_4 .net v0x562b8c0c7fc0 4, 0 0, L_0x562b8d1593f0; 1 drivers
v0x562b8c0c5890_0 .net "cin", 0 0, L_0x562b8d157e70;  alias, 1 drivers
v0x562b8c0c5930_0 .net "cout", 0 0, L_0x562b8d1598f0;  alias, 1 drivers
L_0x562b8d1582c0 .part L_0x562b8d157d60, 0, 1;
L_0x562b8d158480 .part L_0x562b8d156470, 0, 1;
L_0x562b8d158900 .part L_0x562b8d157d60, 1, 1;
L_0x562b8d158a30 .part L_0x562b8d156470, 1, 1;
L_0x562b8d158f40 .part L_0x562b8d157d60, 2, 1;
L_0x562b8d159070 .part L_0x562b8d156470, 2, 1;
L_0x562b8d159460 .part L_0x562b8d157d60, 3, 1;
L_0x562b8d159590 .part L_0x562b8d156470, 3, 1;
L_0x562b8d1596c0 .concat8 [ 1 1 1 1], L_0x562b8d157fc0, L_0x562b8d158690, L_0x562b8d158cd0, L_0x562b8d159280;
S_0x562b8c894c10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c897340;
 .timescale 0 0;
P_0x562b8cc3cff0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c88fed0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c894c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1581c0 .functor OR 1, L_0x562b8d157f50, L_0x562b8d1580c0, C4<0>, C4<0>;
v0x562b8c145840_0 .net "S", 0 0, L_0x562b8d157fc0;  1 drivers
v0x562b8c1430e0_0 .net "a", 0 0, L_0x562b8d1582c0;  1 drivers
v0x562b8c14a6a0_0 .net "b", 0 0, L_0x562b8d158480;  1 drivers
v0x562b8c147f70_0 .net "cin", 0 0, L_0x562b8d1597f0;  alias, 1 drivers
v0x562b8c13e370_0 .net "cout", 0 0, L_0x562b8d1581c0;  alias, 1 drivers
v0x562b8c13bc10_0 .net "cout1", 0 0, L_0x562b8d157f50;  1 drivers
v0x562b8c13bcb0_0 .net "cout2", 0 0, L_0x562b8d1580c0;  1 drivers
v0x562b8c138630_0 .net "s1", 0 0, L_0x562b8d157ee0;  1 drivers
S_0x562b8c88d740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c88fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d157ee0 .functor XOR 1, L_0x562b8d1582c0, L_0x562b8d158480, C4<0>, C4<0>;
L_0x562b8d157f50 .functor AND 1, L_0x562b8d1582c0, L_0x562b8d158480, C4<1>, C4<1>;
v0x562b8c150240_0 .net "S", 0 0, L_0x562b8d157ee0;  alias, 1 drivers
v0x562b8c14dae0_0 .net "a", 0 0, L_0x562b8d1582c0;  alias, 1 drivers
v0x562b8c1550a0_0 .net "b", 0 0, L_0x562b8d158480;  alias, 1 drivers
v0x562b8c152970_0 .net "cout", 0 0, L_0x562b8d157f50;  alias, 1 drivers
S_0x562b8c88a190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c88fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d157fc0 .functor XOR 1, L_0x562b8d1597f0, L_0x562b8d157ee0, C4<0>, C4<0>;
L_0x562b8d1580c0 .functor AND 1, L_0x562b8d1597f0, L_0x562b8d157ee0, C4<1>, C4<1>;
v0x562b8c12cd80_0 .net "S", 0 0, L_0x562b8d157fc0;  alias, 1 drivers
v0x562b8c12ce20_0 .net "a", 0 0, L_0x562b8d1597f0;  alias, 1 drivers
v0x562b8c131c50_0 .net "b", 0 0, L_0x562b8d157ee0;  alias, 1 drivers
v0x562b8c12f4f0_0 .net "cout", 0 0, L_0x562b8d1580c0;  alias, 1 drivers
S_0x562b8c887a00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c897340;
 .timescale 0 0;
P_0x562b8cc5c590 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c87b530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c887a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d158800 .functor OR 1, L_0x562b8d158620, L_0x562b8d158790, C4<0>, C4<0>;
v0x562b8c1147a0_0 .net "S", 0 0, L_0x562b8d158690;  1 drivers
v0x562b8c112040_0 .net "a", 0 0, L_0x562b8d158900;  1 drivers
v0x562b8c119600_0 .net "b", 0 0, L_0x562b8d158a30;  1 drivers
v0x562b8c116ed0_0 .net "cin", 0 0, L_0x562b8d1581c0;  alias, 1 drivers
v0x562b8c116f70_0 .net "cout", 0 0, L_0x562b8d158800;  alias, 1 drivers
v0x562b8c0f12e0_0 .net "cout1", 0 0, L_0x562b8d158620;  1 drivers
v0x562b8c0f1380_0 .net "cout2", 0 0, L_0x562b8d158790;  1 drivers
v0x562b8c0f61b0_0 .net "s1", 0 0, L_0x562b8d1585b0;  1 drivers
S_0x562b8c86d660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c87b530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1585b0 .functor XOR 1, L_0x562b8d158900, L_0x562b8d158a30, C4<0>, C4<0>;
L_0x562b8d158620 .functor AND 1, L_0x562b8d158900, L_0x562b8d158a30, C4<1>, C4<1>;
v0x562b8c1386d0_0 .net "S", 0 0, L_0x562b8d1585b0;  alias, 1 drivers
v0x562b8c135ed0_0 .net "a", 0 0, L_0x562b8d158900;  alias, 1 drivers
v0x562b8c135f70_0 .net "b", 0 0, L_0x562b8d158a30;  alias, 1 drivers
v0x562b8c12abd0_0 .net "cout", 0 0, L_0x562b8d158620;  alias, 1 drivers
S_0x562b8c873ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c87b530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d158690 .functor XOR 1, L_0x562b8d1581c0, L_0x562b8d1585b0, C4<0>, C4<0>;
L_0x562b8d158790 .functor AND 1, L_0x562b8d1581c0, L_0x562b8d1585b0, C4<1>, C4<1>;
v0x562b8c12c200_0 .net "S", 0 0, L_0x562b8d158690;  alias, 1 drivers
v0x562b8c12c2a0_0 .net "a", 0 0, L_0x562b8d1581c0;  alias, 1 drivers
v0x562b8c11ae10_0 .net "b", 0 0, L_0x562b8d1585b0;  alias, 1 drivers
v0x562b8c11d630_0 .net "cout", 0 0, L_0x562b8d158790;  alias, 1 drivers
S_0x562b8c855df0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c897340;
 .timescale 0 0;
P_0x562b8cd137e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c86b1a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c855df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d158e40 .functor OR 1, L_0x562b8d158c60, L_0x562b8d158dd0, C4<0>, C4<0>;
v0x562b8c0fcb90_0 .net "S", 0 0, L_0x562b8d158cd0;  1 drivers
v0x562b8c0fa430_0 .net "a", 0 0, L_0x562b8d158f40;  1 drivers
v0x562b8c0ef130_0 .net "b", 0 0, L_0x562b8d159070;  1 drivers
v0x562b8c0f0760_0 .net "cin", 0 0, L_0x562b8d158800;  alias, 1 drivers
v0x562b8c0f0800_0 .net "cout", 0 0, L_0x562b8d158e40;  alias, 1 drivers
v0x562b8c0e1b90_0 .net "cout1", 0 0, L_0x562b8d158c60;  1 drivers
v0x562b8c0e1c30_0 .net "cout2", 0 0, L_0x562b8d158dd0;  1 drivers
v0x562b8c158ab0_0 .net "s1", 0 0, L_0x562b8d158bf0;  1 drivers
S_0x562b8c8689d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c86b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d158bf0 .functor XOR 1, L_0x562b8d158f40, L_0x562b8d159070, C4<0>, C4<0>;
L_0x562b8d158c60 .functor AND 1, L_0x562b8d158f40, L_0x562b8d159070, C4<1>, C4<1>;
v0x562b8c0f3a50_0 .net "S", 0 0, L_0x562b8d158bf0;  alias, 1 drivers
v0x562b8c109da0_0 .net "a", 0 0, L_0x562b8d158f40;  alias, 1 drivers
v0x562b8c107640_0 .net "b", 0 0, L_0x562b8d159070;  alias, 1 drivers
v0x562b8c10ec00_0 .net "cout", 0 0, L_0x562b8d158c60;  alias, 1 drivers
S_0x562b8c8662a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c86b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d158cd0 .functor XOR 1, L_0x562b8d158800, L_0x562b8d158bf0, C4<0>, C4<0>;
L_0x562b8d158dd0 .functor AND 1, L_0x562b8d158800, L_0x562b8d158bf0, C4<1>, C4<1>;
v0x562b8c10c4d0_0 .net "S", 0 0, L_0x562b8d158cd0;  alias, 1 drivers
v0x562b8c10c570_0 .net "a", 0 0, L_0x562b8d158800;  alias, 1 drivers
v0x562b8c1028d0_0 .net "b", 0 0, L_0x562b8d158bf0;  alias, 1 drivers
v0x562b8c100170_0 .net "cout", 0 0, L_0x562b8d158dd0;  alias, 1 drivers
S_0x562b8c863b70 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c897340;
 .timescale 0 0;
P_0x562b8cd253d0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c847d10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c863b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1593f0 .functor OR 1, L_0x562b8d159210, L_0x562b8d159380, C4<0>, C4<0>;
v0x562b8c0cb0c0_0 .net "S", 0 0, L_0x562b8d159280;  1 drivers
v0x562b8c0d4db0_0 .net "a", 0 0, L_0x562b8d159460;  1 drivers
v0x562b8c0d2680_0 .net "b", 0 0, L_0x562b8d159590;  1 drivers
v0x562b8c0cff50_0 .net "cin", 0 0, L_0x562b8d158e40;  alias, 1 drivers
v0x562b8c0cfff0_0 .net "cout", 0 0, L_0x562b8d1593f0;  alias, 1 drivers
v0x562b8c097270_0 .net "cout1", 0 0, L_0x562b8d159210;  1 drivers
v0x562b8c097310_0 .net "cout2", 0 0, L_0x562b8d159380;  1 drivers
v0x562b8c094b10_0 .net "s1", 0 0, L_0x562b8d1591a0;  1 drivers
S_0x562b8c845580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c847d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1591a0 .functor XOR 1, L_0x562b8d159460, L_0x562b8d159590, C4<0>, C4<0>;
L_0x562b8d159210 .functor AND 1, L_0x562b8d159460, L_0x562b8d159590, C4<1>, C4<1>;
v0x562b8c161590_0 .net "S", 0 0, L_0x562b8d1591a0;  alias, 1 drivers
v0x562b8c15ee30_0 .net "a", 0 0, L_0x562b8d159460;  alias, 1 drivers
v0x562b8c1568f0_0 .net "b", 0 0, L_0x562b8d159590;  alias, 1 drivers
v0x562b8c0cd820_0 .net "cout", 0 0, L_0x562b8d159210;  alias, 1 drivers
S_0x562b8c8607a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c847d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d159280 .functor XOR 1, L_0x562b8d158e40, L_0x562b8d1591a0, C4<0>, C4<0>;
L_0x562b8d159380 .functor AND 1, L_0x562b8d158e40, L_0x562b8d1591a0, C4<1>, C4<1>;
v0x562b8c0dc340_0 .net "S", 0 0, L_0x562b8d159280;  alias, 1 drivers
v0x562b8c0dc3e0_0 .net "a", 0 0, L_0x562b8d158e40;  alias, 1 drivers
v0x562b8c0d9c10_0 .net "b", 0 0, L_0x562b8d1591a0;  alias, 1 drivers
v0x562b8c0d74e0_0 .net "cout", 0 0, L_0x562b8d159380;  alias, 1 drivers
S_0x562b8c85dfd0 .scope module, "ins2" "subtractor_Nbit" 3 107, 3 35 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c7b4990 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d15ca10 .functor NOT 2, L_0x562b8d15e0e0, C4<00>, C4<00>, C4<00>;
L_0x7f38f70dd300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d15cc10 .functor BUFZ 1, L_0x7f38f70dd300, C4<0>, C4<0>, C4<0>;
L_0x562b8d15ce00 .functor NOT 1, L_0x562b8d15ccd0, C4<0>, C4<0>, C4<0>;
v0x562b8c206510_0 .net "D", 1 0, L_0x562b8d15c970;  alias, 1 drivers
v0x562b8c20dad0_0 .net *"_ivl_21", 0 0, L_0x562b8d15cc10;  1 drivers
v0x562b8c20b3a0_0 .net "a", 1 0, L_0x562b8d15e040;  1 drivers
v0x562b8c1f91a0_0 .net "abs_D", 1 0, L_0x562b8d15df10;  alias, 1 drivers
v0x562b8c7de280_0 .net "b", 1 0, L_0x562b8d15e0e0;  1 drivers
v0x562b8c7f5630_0 .net "b_comp", 1 0, L_0x562b8d15ca10;  1 drivers
v0x562b8c804150_0 .net "carry", 2 0, L_0x562b8d15ca80;  1 drivers
v0x562b8c801a20_0 .net "cin", 0 0, L_0x7f38f70dd300;  1 drivers
v0x562b8c7ff2f0_0 .net "is_pos", 0 0, L_0x562b8d15ccd0;  1 drivers
v0x562b8c7f2ed0_0 .net "negative", 0 0, L_0x562b8d15ce00;  alias, 1 drivers
v0x562b8c7fcbc0_0 .net "twos", 1 0, L_0x562b8d15dd90;  1 drivers
L_0x562b8d15bea0 .part L_0x562b8d15e040, 0, 1;
L_0x562b8d15bfd0 .part L_0x562b8d15ca10, 0, 1;
L_0x562b8d15c100 .part L_0x562b8d15ca80, 0, 1;
L_0x562b8d15c540 .part L_0x562b8d15e040, 1, 1;
L_0x562b8d15c6c0 .part L_0x562b8d15ca10, 1, 1;
L_0x562b8d15c840 .part L_0x562b8d15ca80, 1, 1;
L_0x562b8d15c970 .concat8 [ 1 1 0 0], L_0x562b8d15bcc0, L_0x562b8d15c310;
L_0x562b8d15ca80 .concat8 [ 1 1 1 0], L_0x562b8d15cc10, L_0x562b8d15be30, L_0x562b8d15c4d0;
L_0x562b8d15ccd0 .part L_0x562b8d15ca80, 2, 1;
L_0x562b8d15df10 .functor MUXZ 2, L_0x562b8d15dd90, L_0x562b8d15c970, L_0x562b8d15ccd0, C4<>;
S_0x562b8c85b8a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c85dfd0;
 .timescale 0 0;
P_0x562b8cd13210 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c859170 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c85b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15be30 .functor OR 1, L_0x562b8d15bc50, L_0x562b8d15bdc0, C4<0>, C4<0>;
v0x562b8c072420_0 .net "S", 0 0, L_0x562b8d15bcc0;  1 drivers
v0x562b8c067120_0 .net "a", 0 0, L_0x562b8d15bea0;  1 drivers
v0x562b8c0671c0_0 .net "b", 0 0, L_0x562b8d15bfd0;  1 drivers
v0x562b8c068750_0 .net "cin", 0 0, L_0x562b8d15c100;  1 drivers
v0x562b8c055d80_0 .net "cout", 0 0, L_0x562b8d15be30;  1 drivers
v0x562b8c059b80_0 .net "cout1", 0 0, L_0x562b8d15bc50;  1 drivers
v0x562b8c04c070_0 .net "cout2", 0 0, L_0x562b8d15bdc0;  1 drivers
v0x562b8c054b50_0 .net "s1", 0 0, L_0x562b8d15bbe0;  1 drivers
S_0x562b8c854430 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c859170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15bbe0 .functor XOR 1, L_0x562b8d15bea0, L_0x562b8d15bfd0, C4<0>, C4<0>;
L_0x562b8d15bc50 .functor AND 1, L_0x562b8d15bea0, L_0x562b8d15bfd0, C4<1>, C4<1>;
v0x562b8c07f6d0_0 .net "S", 0 0, L_0x562b8d15bbe0;  alias, 1 drivers
v0x562b8c086bf0_0 .net "a", 0 0, L_0x562b8d15bea0;  alias, 1 drivers
v0x562b8c086c90_0 .net "b", 0 0, L_0x562b8d15bfd0;  alias, 1 drivers
v0x562b8c0844c0_0 .net "cout", 0 0, L_0x562b8d15bc50;  alias, 1 drivers
S_0x562b8c851ca0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c859170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15bcc0 .functor XOR 1, L_0x562b8d15c100, L_0x562b8d15bbe0, C4<0>, C4<0>;
L_0x562b8d15bdc0 .functor AND 1, L_0x562b8d15c100, L_0x562b8d15bbe0, C4<1>, C4<1>;
v0x562b8c07a8c0_0 .net "S", 0 0, L_0x562b8d15bcc0;  alias, 1 drivers
v0x562b8c07a960_0 .net "a", 0 0, L_0x562b8d15c100;  alias, 1 drivers
v0x562b8c078160_0 .net "b", 0 0, L_0x562b8d15bbe0;  alias, 1 drivers
v0x562b8c074b80_0 .net "cout", 0 0, L_0x562b8d15bdc0;  alias, 1 drivers
S_0x562b8c84e6f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c85dfd0;
 .timescale 0 0;
P_0x562b8cc3df20 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8c84bf60 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c84e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15c4d0 .functor OR 1, L_0x562b8d15c2a0, L_0x562b8d15c460, C4<0>, C4<0>;
v0x562b8c012df0_0 .net "S", 0 0, L_0x562b8d15c310;  1 drivers
v0x562b8c017cc0_0 .net "a", 0 0, L_0x562b8d15c540;  1 drivers
v0x562b8c015560_0 .net "b", 0 0, L_0x562b8d15c6c0;  1 drivers
v0x562b8c02b8b0_0 .net "cin", 0 0, L_0x562b8d15c840;  1 drivers
v0x562b8c029150_0 .net "cout", 0 0, L_0x562b8d15c4d0;  1 drivers
v0x562b8c030710_0 .net "cout1", 0 0, L_0x562b8d15c2a0;  1 drivers
v0x562b8c0307b0_0 .net "cout2", 0 0, L_0x562b8d15c460;  1 drivers
v0x562b8c02dfe0_0 .net "s1", 0 0, L_0x562b8d15c230;  1 drivers
S_0x562b8c83fa90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c84bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15c230 .functor XOR 1, L_0x562b8d15c540, L_0x562b8d15c6c0, C4<0>, C4<0>;
L_0x562b8d15c2a0 .functor AND 1, L_0x562b8d15c540, L_0x562b8d15c6c0, C4<1>, C4<1>;
v0x562b8c054bf0_0 .net "S", 0 0, L_0x562b8d15c230;  alias, 1 drivers
v0x562b8c0523f0_0 .net "a", 0 0, L_0x562b8d15c540;  alias, 1 drivers
v0x562b8c052490_0 .net "b", 0 0, L_0x562b8d15c6c0;  alias, 1 drivers
v0x562b8c0362b0_0 .net "cout", 0 0, L_0x562b8d15c2a0;  alias, 1 drivers
S_0x562b8c831bc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c84bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15c310 .functor XOR 1, L_0x562b8d15c840, L_0x562b8d15c230, C4<0>, C4<0>;
L_0x562b8d15c460 .functor AND 1, L_0x562b8d15c840, L_0x562b8d15c230, C4<1>, C4<1>;
v0x562b8c033b50_0 .net "S", 0 0, L_0x562b8d15c310;  alias, 1 drivers
v0x562b8c033bf0_0 .net "a", 0 0, L_0x562b8d15c840;  alias, 1 drivers
v0x562b8c03b110_0 .net "b", 0 0, L_0x562b8d15c230;  alias, 1 drivers
v0x562b8c0389e0_0 .net "cout", 0 0, L_0x562b8d15c460;  alias, 1 drivers
S_0x562b8c838440 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c85dfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8ccf6b10 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d15cec0 .functor NOT 2, L_0x562b8d15c970, C4<00>, C4<00>, C4<00>;
v0x562b8c044ea0_0 .net "cout", 0 0, L_0x562b8d15dea0;  1 drivers
v0x562b8c03c960_0 .net "i", 1 0, L_0x562b8d15c970;  alias, 1 drivers
v0x562b8c1fb4a0_0 .net "o", 1 0, L_0x562b8d15dd90;  alias, 1 drivers
v0x562b8c208c70_0 .net "temp2", 1 0, L_0x562b8d15cec0;  1 drivers
S_0x562b8c8b3060 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c838440;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ccad780 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dd2b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d15de30 .functor BUFZ 1, L_0x7f38f70dd2b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d15dea0 .functor BUFZ 1, L_0x562b8d15d9e0, C4<0>, C4<0>, C4<0>;
v0x562b8bfd51a0_0 .net "S", 1 0, L_0x562b8d15dd90;  alias, 1 drivers
v0x562b8bfd67d0_0 .net "a", 1 0, L_0x562b8d15cec0;  alias, 1 drivers
L_0x7f38f70dd270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8bfc7c00_0 .net "b", 1 0, L_0x7f38f70dd270;  1 drivers
v0x562b8c03eb20 .array "carry", 0 2;
v0x562b8c03eb20_0 .net v0x562b8c03eb20 0, 0 0, L_0x562b8d15de30; 1 drivers
v0x562b8c03eb20_1 .net v0x562b8c03eb20 1, 0 0, L_0x562b8d15d430; 1 drivers
v0x562b8c03eb20_2 .net v0x562b8c03eb20 2, 0 0, L_0x562b8d15d9e0; 1 drivers
v0x562b8c047600_0 .net "cin", 0 0, L_0x7f38f70dd2b8;  1 drivers
v0x562b8c0476a0_0 .net "cout", 0 0, L_0x562b8d15dea0;  alias, 1 drivers
L_0x562b8d15d530 .part L_0x562b8d15cec0, 0, 1;
L_0x562b8d15d660 .part L_0x7f38f70dd270, 0, 1;
L_0x562b8d15daa0 .part L_0x562b8d15cec0, 1, 1;
L_0x562b8d15dc60 .part L_0x7f38f70dd270, 1, 1;
L_0x562b8d15dd90 .concat8 [ 1 1 0 0], L_0x562b8d15d1e0, L_0x562b8d15d870;
S_0x562b8c8b0960 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c8b3060;
 .timescale 0 0;
P_0x562b8cc72750 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca79640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8b0960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15d430 .functor OR 1, L_0x562b8d15d120, L_0x562b8d15d330, C4<0>, C4<0>;
v0x562b8c012270_0 .net "S", 0 0, L_0x562b8d15d1e0;  1 drivers
v0x562b8c000e80_0 .net "a", 0 0, L_0x562b8d15d530;  1 drivers
v0x562b8c0036a0_0 .net "b", 0 0, L_0x562b8d15d660;  1 drivers
v0x562b8bffa810_0 .net "cin", 0 0, L_0x562b8d15de30;  alias, 1 drivers
v0x562b8bff80b0_0 .net "cout", 0 0, L_0x562b8d15d430;  alias, 1 drivers
v0x562b8bfff670_0 .net "cout1", 0 0, L_0x562b8d15d120;  1 drivers
v0x562b8bfff710_0 .net "cout2", 0 0, L_0x562b8d15d330;  1 drivers
v0x562b8bffcf40_0 .net "s1", 0 0, L_0x562b8d15d010;  1 drivers
S_0x562b8ca76f00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca79640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15d010 .functor XOR 1, L_0x562b8d15d530, L_0x562b8d15d660, C4<0>, C4<0>;
L_0x562b8d15d120 .functor AND 1, L_0x562b8d15d530, L_0x562b8d15d660, C4<1>, C4<1>;
v0x562b8c02e080_0 .net "S", 0 0, L_0x562b8d15d010;  alias, 1 drivers
v0x562b8c0243e0_0 .net "a", 0 0, L_0x562b8d15d530;  alias, 1 drivers
v0x562b8c024480_0 .net "b", 0 0, L_0x562b8d15d660;  alias, 1 drivers
v0x562b8c021c80_0 .net "cout", 0 0, L_0x562b8d15d120;  alias, 1 drivers
S_0x562b8ca747d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca79640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15d1e0 .functor XOR 1, L_0x562b8d15de30, L_0x562b8d15d010, C4<0>, C4<0>;
L_0x562b8d15d330 .functor AND 1, L_0x562b8d15de30, L_0x562b8d15d010, C4<1>, C4<1>;
v0x562b8c01e6a0_0 .net "S", 0 0, L_0x562b8d15d1e0;  alias, 1 drivers
v0x562b8c01e740_0 .net "a", 0 0, L_0x562b8d15de30;  alias, 1 drivers
v0x562b8c01bf40_0 .net "b", 0 0, L_0x562b8d15d010;  alias, 1 drivers
v0x562b8c010c40_0 .net "cout", 0 0, L_0x562b8d15d330;  alias, 1 drivers
S_0x562b8ca720a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c8b3060;
 .timescale 0 0;
P_0x562b8cc0fac0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c82eae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca720a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15d9e0 .functor OR 1, L_0x562b8d15d800, L_0x562b8d15d970, C4<0>, C4<0>;
v0x562b8bff4c70_0 .net "S", 0 0, L_0x562b8d15d870;  1 drivers
v0x562b8bff2540_0 .net "a", 0 0, L_0x562b8d15daa0;  1 drivers
v0x562b8bfe8940_0 .net "b", 0 0, L_0x562b8d15dc60;  1 drivers
v0x562b8bfe61e0_0 .net "cin", 0 0, L_0x562b8d15d430;  alias, 1 drivers
v0x562b8bfe6280_0 .net "cout", 0 0, L_0x562b8d15d9e0;  alias, 1 drivers
v0x562b8bfe2c00_0 .net "cout1", 0 0, L_0x562b8d15d800;  1 drivers
v0x562b8bfe2ca0_0 .net "cout2", 0 0, L_0x562b8d15d970;  1 drivers
v0x562b8bfe04a0_0 .net "s1", 0 0, L_0x562b8d15d790;  1 drivers
S_0x562b8c82c2b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c82eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15d790 .functor XOR 1, L_0x562b8d15daa0, L_0x562b8d15dc60, C4<0>, C4<0>;
L_0x562b8d15d800 .functor AND 1, L_0x562b8d15daa0, L_0x562b8d15dc60, C4<1>, C4<1>;
v0x562b8bffcfe0_0 .net "S", 0 0, L_0x562b8d15d790;  alias, 1 drivers
v0x562b8bfd7350_0 .net "a", 0 0, L_0x562b8d15daa0;  alias, 1 drivers
v0x562b8bfd73f0_0 .net "b", 0 0, L_0x562b8d15dc60;  alias, 1 drivers
v0x562b8bfdc220_0 .net "cout", 0 0, L_0x562b8d15d800;  alias, 1 drivers
S_0x562b8c829b80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c82eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15d870 .functor XOR 1, L_0x562b8d15d430, L_0x562b8d15d790, C4<0>, C4<0>;
L_0x562b8d15d970 .functor AND 1, L_0x562b8d15d430, L_0x562b8d15d790, C4<1>, C4<1>;
v0x562b8bfd9ac0_0 .net "S", 0 0, L_0x562b8d15d870;  alias, 1 drivers
v0x562b8bfd9b60_0 .net "a", 0 0, L_0x562b8d15d430;  alias, 1 drivers
v0x562b8bfefe10_0 .net "b", 0 0, L_0x562b8d15d790;  alias, 1 drivers
v0x562b8bfed6b0_0 .net "cout", 0 0, L_0x562b8d15d970;  alias, 1 drivers
S_0x562b8c827450 .scope module, "ins3" "karatsuba_2" 3 108, 3 73 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d161f70 .functor XOR 1, L_0x562b8d15f140, L_0x562b8d1602b0, C4<0>, C4<0>;
v0x562b8cc65d50_0 .net "X", 1 0, L_0x562b8d15b970;  alias, 1 drivers
v0x562b8cc659a0_0 .net "Y", 1 0, L_0x562b8d15df10;  alias, 1 drivers
v0x562b8cc64dd0_0 .net "Z", 3 0, L_0x562b8d167810;  alias, 1 drivers
v0x562b8cc64590_0 .net *"_ivl_20", 0 0, L_0x562b8d161f70;  1 drivers
L_0x7f38f70dd6a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cc64630_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70dd6a8;  1 drivers
L_0x7f38f70dd6f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cc64190_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70dd6f0;  1 drivers
L_0x7f38f70dd738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cc64250_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70dd738;  1 drivers
L_0x7f38f70dd780 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ca64660_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70dd780;  1 drivers
v0x562b8cc12c50_0 .net "a", 0 0, L_0x562b8d15ebc0;  1 drivers
v0x562b8cc12cf0_0 .net "a_abs", 0 0, L_0x562b8d15f860;  1 drivers
v0x562b8cbeaeb0_0 .net "b", 0 0, L_0x562b8d15fd30;  1 drivers
v0x562b8cbeaf50_0 .net "b_abs", 0 0, L_0x562b8d160a20;  1 drivers
v0x562b8c94a700_0 .net "c1", 0 0, L_0x562b8d163030;  1 drivers
v0x562b8cbe9d90_0 .net "c2", 0 0, L_0x562b8d163f60;  1 drivers
v0x562b8cbe9e30_0 .net "c3", 0 0, L_0x562b8d165e30;  1 drivers
v0x562b8cbd5820_0 .net "c4", 0 0, L_0x562b8d167a40;  1 drivers
v0x562b8cbd58c0_0 .net "neg_a", 0 0, L_0x562b8d15f140;  1 drivers
v0x562b8cc38460_0 .net "neg_b", 0 0, L_0x562b8d1602b0;  1 drivers
v0x562b8cc38500_0 .net "temp", 3 0, L_0x562b8d165d20;  1 drivers
v0x562b8cc37ae0_0 .net "term1", 3 0, L_0x562b8d163fd0;  1 drivers
v0x562b8cc37b80_0 .net "term2", 3 0, L_0x562b8d164070;  1 drivers
v0x562b8cc35d30_0 .net "term3", 3 0, L_0x562b8d1641b0;  1 drivers
v0x562b8cc353b0_0 .net "z0", 1 0, L_0x562b8d15e6a0;  1 drivers
v0x562b8cc33600_0 .net "z1", 1 0, L_0x562b8d163dc0;  1 drivers
v0x562b8cc336a0_0 .net "z1_1", 1 0, L_0x562b8d161fe0;  1 drivers
v0x562b8cc32c80_0 .net "z1_2", 1 0, L_0x562b8d162f20;  1 drivers
v0x562b8cc30ed0_0 .net "z1_3", 1 0, L_0x562b8d160e80;  1 drivers
v0x562b8cc30550_0 .net "z1_4", 1 0, L_0x562b8d161df0;  1 drivers
v0x562b8cc2e7a0_0 .net "z2", 1 0, L_0x562b8d15e240;  1 drivers
L_0x562b8d15e380 .part L_0x562b8d15b970, 1, 1;
L_0x562b8d15e500 .part L_0x562b8d15df10, 1, 1;
L_0x562b8d15e790 .part L_0x562b8d15b970, 0, 1;
L_0x562b8d15e880 .part L_0x562b8d15df10, 0, 1;
L_0x562b8d15f900 .part L_0x562b8d15b970, 0, 1;
L_0x562b8d15f9a0 .part L_0x562b8d15b970, 1, 1;
L_0x562b8d160ac0 .part L_0x562b8d15df10, 1, 1;
L_0x562b8d160b60 .part L_0x562b8d15df10, 0, 1;
L_0x562b8d161fe0 .functor MUXZ 2, L_0x562b8d160e80, L_0x562b8d161df0, L_0x562b8d161f70, C4<>;
L_0x562b8d163fd0 .concat [ 2 2 0 0], L_0x562b8d15e6a0, L_0x7f38f70dd6a8;
L_0x562b8d164070 .concat [ 1 2 1 0], L_0x7f38f70dd738, L_0x562b8d163dc0, L_0x7f38f70dd6f0;
L_0x562b8d1641b0 .concat [ 2 2 0 0], L_0x7f38f70dd780, L_0x562b8d15e240;
S_0x562b8c824d20 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cb6ff50 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d15eed0 .functor NOT 1, L_0x562b8d15f9a0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dd468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d15efe0 .functor BUFZ 1, L_0x7f38f70dd468, C4<0>, C4<0>, C4<0>;
L_0x562b8d15f140 .functor NOT 1, L_0x562b8d15f0a0, C4<0>, C4<0>, C4<0>;
v0x562b8c5c3160_0 .net "D", 0 0, L_0x562b8d15ebc0;  alias, 1 drivers
v0x562b8c58b690_0 .net *"_ivl_9", 0 0, L_0x562b8d15efe0;  1 drivers
v0x562b8c584040_0 .net "a", 0 0, L_0x562b8d15f900;  1 drivers
v0x562b8c5351b0_0 .net "abs_D", 0 0, L_0x562b8d15f860;  alias, 1 drivers
v0x562b8c52db60_0 .net "b", 0 0, L_0x562b8d15f9a0;  1 drivers
v0x562b8c4f9710_0 .net "b_comp", 0 0, L_0x562b8d15eed0;  1 drivers
v0x562b8c4f20c0_0 .net "carry", 1 0, L_0x562b8d15ef40;  1 drivers
v0x562b8c4a91d0_0 .net "cin", 0 0, L_0x7f38f70dd468;  1 drivers
v0x562b8c471700_0 .net "is_pos", 0 0, L_0x562b8d15f0a0;  1 drivers
v0x562b8c46a0b0_0 .net "negative", 0 0, L_0x562b8d15f140;  alias, 1 drivers
v0x562b8c41b220_0 .net "twos", 0 0, L_0x562b8d15f4c0;  1 drivers
L_0x562b8d15eda0 .part L_0x562b8d15ef40, 0, 1;
L_0x562b8d15ef40 .concat8 [ 1 1 0 0], L_0x562b8d15efe0, L_0x562b8d15ed30;
L_0x562b8d15f0a0 .part L_0x562b8d15ef40, 1, 1;
L_0x562b8d15f860 .functor MUXZ 1, L_0x562b8d15f4c0, L_0x562b8d15ebc0, L_0x562b8d15f0a0, C4<>;
S_0x562b8c8225f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c824d20;
 .timescale 0 0;
P_0x562b8cb34760 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c81fec0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c8225f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15ed30 .functor OR 1, L_0x562b8d15e9e0, L_0x562b8d15ecc0, C4<0>, C4<0>;
v0x562b8cadd130_0 .net "S", 0 0, L_0x562b8d15ebc0;  alias, 1 drivers
v0x562b8cadd1d0_0 .net "a", 0 0, L_0x562b8d15f900;  alias, 1 drivers
v0x562b8cad5ae0_0 .net "b", 0 0, L_0x562b8d15eed0;  alias, 1 drivers
v0x562b8caa1690_0 .net "cin", 0 0, L_0x562b8d15eda0;  1 drivers
v0x562b8ca9a040_0 .net "cout", 0 0, L_0x562b8d15ed30;  1 drivers
v0x562b8ca9a0e0_0 .net "cout1", 0 0, L_0x562b8d15e9e0;  1 drivers
v0x562b8ca23210_0 .net "cout2", 0 0, L_0x562b8d15ecc0;  1 drivers
v0x562b8c9eb740_0 .net "s1", 0 0, L_0x562b8d15e970;  1 drivers
S_0x562b8c81d790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c81fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15e970 .functor XOR 1, L_0x562b8d15f900, L_0x562b8d15eed0, C4<0>, C4<0>;
L_0x562b8d15e9e0 .functor AND 1, L_0x562b8d15f900, L_0x562b8d15eed0, C4<1>, C4<1>;
v0x562b8c7fa530_0 .net "S", 0 0, L_0x562b8d15e970;  alias, 1 drivers
v0x562b8c7f7d60_0 .net "a", 0 0, L_0x562b8d15f900;  alias, 1 drivers
v0x562b8c7f7e00_0 .net "b", 0 0, L_0x562b8d15eed0;  alias, 1 drivers
v0x562b8cc63e10_0 .net "cout", 0 0, L_0x562b8d15e9e0;  alias, 1 drivers
S_0x562b8c7db400 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c81fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15ebc0 .functor XOR 1, L_0x562b8d15eda0, L_0x562b8d15e970, C4<0>, C4<0>;
L_0x562b8d15ecc0 .functor AND 1, L_0x562b8d15eda0, L_0x562b8d15e970, C4<1>, C4<1>;
v0x562b8cbc1160_0 .net "S", 0 0, L_0x562b8d15ebc0;  alias, 1 drivers
v0x562b8cb6b0e0_0 .net "a", 0 0, L_0x562b8d15eda0;  alias, 1 drivers
v0x562b8cb33610_0 .net "b", 0 0, L_0x562b8d15e970;  alias, 1 drivers
v0x562b8cb2bfc0_0 .net "cout", 0 0, L_0x562b8d15ecc0;  alias, 1 drivers
S_0x562b8c78a670 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c824d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cabd450 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d15f250 .functor NOT 1, L_0x562b8d15ebc0, C4<0>, C4<0>, C4<0>;
v0x562b8c6415e0_0 .net "cout", 0 0, L_0x562b8d15f7a0;  1 drivers
v0x562b8c641680_0 .net "i", 0 0, L_0x562b8d15ebc0;  alias, 1 drivers
v0x562b8c639f90_0 .net "o", 0 0, L_0x562b8d15f4c0;  alias, 1 drivers
v0x562b8c63a030_0 .net "temp2", 0 0, L_0x562b8d15f250;  1 drivers
S_0x562b8c7c6120 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c78a670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ca90350 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dd420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d15f730 .functor BUFZ 1, L_0x7f38f70dd420, C4<0>, C4<0>, C4<0>;
L_0x562b8d15f7a0 .functor BUFZ 1, L_0x562b8d15f6c0, C4<0>, C4<0>, C4<0>;
v0x562b8c761150_0 .net "S", 0 0, L_0x562b8d15f4c0;  alias, 1 drivers
v0x562b8c70b030_0 .net "a", 0 0, L_0x562b8d15f250;  alias, 1 drivers
L_0x7f38f70dd3d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c6d3560_0 .net "b", 0 0, L_0x7f38f70dd3d8;  1 drivers
v0x562b8c6cbf10 .array "carry", 0 1;
v0x562b8c6cbf10_0 .net v0x562b8c6cbf10 0, 0 0, L_0x562b8d15f730; 1 drivers
v0x562b8c6cbf10_1 .net v0x562b8c6cbf10 1, 0 0, L_0x562b8d15f6c0; 1 drivers
v0x562b8c67d080_0 .net "cin", 0 0, L_0x7f38f70dd420;  1 drivers
v0x562b8c675a30_0 .net "cout", 0 0, L_0x562b8d15f7a0;  alias, 1 drivers
S_0x562b8c7c39f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c7c6120;
 .timescale 0 0;
P_0x562b8ca61ab0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c7c12c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7c39f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15f6c0 .functor OR 1, L_0x562b8d15f3c0, L_0x562b8d15f5c0, C4<0>, C4<0>;
v0x562b8c8ca160_0 .net "S", 0 0, L_0x562b8d15f4c0;  alias, 1 drivers
v0x562b8c87b2d0_0 .net "a", 0 0, L_0x562b8d15f250;  alias, 1 drivers
v0x562b8c873c80_0 .net "b", 0 0, L_0x7f38f70dd3d8;  alias, 1 drivers
v0x562b8c83f830_0 .net "cin", 0 0, L_0x562b8d15f730;  alias, 1 drivers
v0x562b8c8381e0_0 .net "cout", 0 0, L_0x562b8d15f6c0;  alias, 1 drivers
v0x562b8c838280_0 .net "cout1", 0 0, L_0x562b8d15f3c0;  1 drivers
v0x562b8c82efb0_0 .net "cout2", 0 0, L_0x562b8d15f5c0;  1 drivers
v0x562b8c7610b0_0 .net "s1", 0 0, L_0x562b8d15f350;  1 drivers
S_0x562b8c7beb90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7c12c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15f350 .functor XOR 1, L_0x562b8d15f250, L_0x7f38f70dd3d8, C4<0>, C4<0>;
L_0x562b8d15f3c0 .functor AND 1, L_0x562b8d15f250, L_0x7f38f70dd3d8, C4<1>, C4<1>;
v0x562b8c9eb7e0_0 .net "S", 0 0, L_0x562b8d15f350;  alias, 1 drivers
v0x562b8c9e40f0_0 .net "a", 0 0, L_0x562b8d15f250;  alias, 1 drivers
v0x562b8c995260_0 .net "b", 0 0, L_0x7f38f70dd3d8;  alias, 1 drivers
v0x562b8c98dc10_0 .net "cout", 0 0, L_0x562b8d15f3c0;  alias, 1 drivers
S_0x562b8c7bc460 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7c12c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15f4c0 .functor XOR 1, L_0x562b8d15f730, L_0x562b8d15f350, C4<0>, C4<0>;
L_0x562b8d15f5c0 .functor AND 1, L_0x562b8d15f730, L_0x562b8d15f350, C4<1>, C4<1>;
v0x562b8c9597c0_0 .net "S", 0 0, L_0x562b8d15f4c0;  alias, 1 drivers
v0x562b8c952170_0 .net "a", 0 0, L_0x562b8d15f730;  alias, 1 drivers
v0x562b8c909280_0 .net "b", 0 0, L_0x562b8d15f350;  alias, 1 drivers
v0x562b8c8d17b0_0 .net "cout", 0 0, L_0x562b8d15f5c0;  alias, 1 drivers
S_0x562b8c7b9d30 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d15e1d0 .functor AND 1, L_0x562b8d15e380, L_0x562b8d15e500, C4<1>, C4<1>;
v0x562b8c413bd0_0 .net "X", 0 0, L_0x562b8d15e380;  1 drivers
v0x562b8c3df780_0 .net "Y", 0 0, L_0x562b8d15e500;  1 drivers
v0x562b8c3d8130_0 .net "Z", 1 0, L_0x562b8d15e240;  alias, 1 drivers
L_0x7f38f70dd348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c355990_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dd348;  1 drivers
v0x562b8c2ff910_0 .net "z", 0 0, L_0x562b8d15e1d0;  1 drivers
L_0x562b8d15e240 .concat [ 1 1 0 0], L_0x562b8d15e1d0, L_0x7f38f70dd348;
S_0x562b8c7b7600 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d15e630 .functor AND 1, L_0x562b8d15e790, L_0x562b8d15e880, C4<1>, C4<1>;
v0x562b8c2c7e40_0 .net "X", 0 0, L_0x562b8d15e790;  1 drivers
v0x562b8c2c07f0_0 .net "Y", 0 0, L_0x562b8d15e880;  1 drivers
v0x562b8c271960_0 .net "Z", 1 0, L_0x562b8d15e6a0;  alias, 1 drivers
L_0x7f38f70dd390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c26a310_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dd390;  1 drivers
v0x562b8c235ec0_0 .net "z", 0 0, L_0x562b8d15e630;  1 drivers
L_0x562b8d15e6a0 .concat [ 1 1 0 0], L_0x562b8d15e630, L_0x7f38f70dd390;
S_0x562b8c7b4ed0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c9b1020 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d160040 .functor NOT 1, L_0x562b8d160b60, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dd540 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d160150 .functor BUFZ 1, L_0x7f38f70dd540, C4<0>, C4<0>, C4<0>;
L_0x562b8d1602b0 .functor NOT 1, L_0x562b8d160210, C4<0>, C4<0>, C4<0>;
v0x562b8cd3fce0_0 .net "D", 0 0, L_0x562b8d15fd30;  alias, 1 drivers
v0x562b8cd3fd80_0 .net *"_ivl_9", 0 0, L_0x562b8d160150;  1 drivers
v0x562b8cd3df30_0 .net "a", 0 0, L_0x562b8d160ac0;  1 drivers
v0x562b8cd3d5b0_0 .net "abs_D", 0 0, L_0x562b8d160a20;  alias, 1 drivers
v0x562b8cd3d670_0 .net "b", 0 0, L_0x562b8d160b60;  1 drivers
v0x562b8cd3b800_0 .net "b_comp", 0 0, L_0x562b8d160040;  1 drivers
v0x562b8cd3ae80_0 .net "carry", 1 0, L_0x562b8d1600b0;  1 drivers
v0x562b8cd390d0_0 .net "cin", 0 0, L_0x7f38f70dd540;  1 drivers
v0x562b8cd39190_0 .net "is_pos", 0 0, L_0x562b8d160210;  1 drivers
v0x562b8cd38750_0 .net "negative", 0 0, L_0x562b8d1602b0;  alias, 1 drivers
v0x562b8cd387f0_0 .net "twos", 0 0, L_0x562b8d160630;  1 drivers
L_0x562b8d15ff10 .part L_0x562b8d1600b0, 0, 1;
L_0x562b8d1600b0 .concat8 [ 1 1 0 0], L_0x562b8d160150, L_0x562b8d15fea0;
L_0x562b8d160210 .part L_0x562b8d1600b0, 1, 1;
L_0x562b8d160a20 .functor MUXZ 1, L_0x562b8d160630, L_0x562b8d15fd30, L_0x562b8d160210, C4<>;
S_0x562b8c75fbe0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c7b4ed0;
 .timescale 0 0;
P_0x562b8c984de0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c75d3b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c75fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d15fea0 .functor OR 1, L_0x562b8d15fb50, L_0x562b8d15fe30, C4<0>, C4<0>;
v0x562b8c09db80_0 .net "S", 0 0, L_0x562b8d15fd30;  alias, 1 drivers
v0x562b8c0660b0_0 .net "a", 0 0, L_0x562b8d160ac0;  alias, 1 drivers
v0x562b8c05ea60_0 .net "b", 0 0, L_0x562b8d160040;  alias, 1 drivers
v0x562b8c00fbd0_0 .net "cin", 0 0, L_0x562b8d15ff10;  1 drivers
v0x562b8c008580_0 .net "cout", 0 0, L_0x562b8d15fea0;  1 drivers
v0x562b8c008620_0 .net "cout1", 0 0, L_0x562b8d15fb50;  1 drivers
v0x562b8bfd4130_0 .net "cout2", 0 0, L_0x562b8d15fe30;  1 drivers
v0x562b8bfccae0_0 .net "s1", 0 0, L_0x562b8d15fae0;  1 drivers
S_0x562b8c75ac80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c75d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15fae0 .functor XOR 1, L_0x562b8d160ac0, L_0x562b8d160040, C4<0>, C4<0>;
L_0x562b8d15fb50 .functor AND 1, L_0x562b8d160ac0, L_0x562b8d160040, C4<1>, C4<1>;
v0x562b8c22e910_0 .net "S", 0 0, L_0x562b8d15fae0;  alias, 1 drivers
v0x562b8c1b7b10_0 .net "a", 0 0, L_0x562b8d160ac0;  alias, 1 drivers
v0x562b8c180040_0 .net "b", 0 0, L_0x562b8d160040;  alias, 1 drivers
v0x562b8c1789f0_0 .net "cout", 0 0, L_0x562b8d15fb50;  alias, 1 drivers
S_0x562b8c758550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c75d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d15fd30 .functor XOR 1, L_0x562b8d15ff10, L_0x562b8d15fae0, C4<0>, C4<0>;
L_0x562b8d15fe30 .functor AND 1, L_0x562b8d15ff10, L_0x562b8d15fae0, C4<1>, C4<1>;
v0x562b8c129b60_0 .net "S", 0 0, L_0x562b8d15fd30;  alias, 1 drivers
v0x562b8c122510_0 .net "a", 0 0, L_0x562b8d15ff10;  alias, 1 drivers
v0x562b8c0ee0c0_0 .net "b", 0 0, L_0x562b8d15fae0;  alias, 1 drivers
v0x562b8c0e6a70_0 .net "cout", 0 0, L_0x562b8d15fe30;  alias, 1 drivers
S_0x562b8c755e20 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c7b4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c9337a0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1603c0 .functor NOT 1, L_0x562b8d15fd30, C4<0>, C4<0>, C4<0>;
v0x562b8cd42410_0 .net "cout", 0 0, L_0x562b8d160910;  1 drivers
v0x562b8cd424d0_0 .net "i", 0 0, L_0x562b8d15fd30;  alias, 1 drivers
v0x562b8cd40660_0 .net "o", 0 0, L_0x562b8d160630;  alias, 1 drivers
v0x562b8cd40700_0 .net "temp2", 0 0, L_0x562b8d1603c0;  1 drivers
S_0x562b8c7536f0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c755e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c8f5810 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dd4f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1608a0 .functor BUFZ 1, L_0x7f38f70dd4f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d160910 .functor BUFZ 1, L_0x562b8d160830, C4<0>, C4<0>, C4<0>;
v0x562b8cd47bf0_0 .net "S", 0 0, L_0x562b8d160630;  alias, 1 drivers
v0x562b8cd47270_0 .net "a", 0 0, L_0x562b8d1603c0;  alias, 1 drivers
L_0x7f38f70dd4b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cd454c0_0 .net "b", 0 0, L_0x7f38f70dd4b0;  1 drivers
v0x562b8cd45560 .array "carry", 0 1;
v0x562b8cd45560_0 .net v0x562b8cd45560 0, 0 0, L_0x562b8d1608a0; 1 drivers
v0x562b8cd45560_1 .net v0x562b8cd45560 1, 0 0, L_0x562b8d160830; 1 drivers
v0x562b8cd44b40_0 .net "cin", 0 0, L_0x7f38f70dd4f8;  1 drivers
v0x562b8cd42d90_0 .net "cout", 0 0, L_0x562b8d160910;  alias, 1 drivers
S_0x562b8c750fc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c7536f0;
 .timescale 0 0;
P_0x562b8c8ed570 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c74e890 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c750fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d160830 .functor OR 1, L_0x562b8d160530, L_0x562b8d160730, C4<0>, C4<0>;
v0x562b8cd17f90_0 .net "S", 0 0, L_0x562b8d160630;  alias, 1 drivers
v0x562b8cd4f180_0 .net "a", 0 0, L_0x562b8d1603c0;  alias, 1 drivers
v0x562b8cd4e800_0 .net "b", 0 0, L_0x7f38f70dd4b0;  alias, 1 drivers
v0x562b8cd4ca50_0 .net "cin", 0 0, L_0x562b8d1608a0;  alias, 1 drivers
v0x562b8cd4c0d0_0 .net "cout", 0 0, L_0x562b8d160830;  alias, 1 drivers
v0x562b8cd4c170_0 .net "cout1", 0 0, L_0x562b8d160530;  1 drivers
v0x562b8cd4a320_0 .net "cout2", 0 0, L_0x562b8d160730;  1 drivers
v0x562b8cd499a0_0 .net "s1", 0 0, L_0x562b8d1604c0;  1 drivers
S_0x562b8c79ea70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c74e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1604c0 .functor XOR 1, L_0x562b8d1603c0, L_0x7f38f70dd4b0, C4<0>, C4<0>;
L_0x562b8d160530 .functor AND 1, L_0x562b8d1603c0, L_0x7f38f70dd4b0, C4<1>, C4<1>;
v0x562b8bfccb80_0 .net "S", 0 0, L_0x562b8d1604c0;  alias, 1 drivers
v0x562b8c7dbd40_0 .net "a", 0 0, L_0x562b8d1603c0;  alias, 1 drivers
v0x562b8c7dbe00_0 .net "b", 0 0, L_0x7f38f70dd4b0;  alias, 1 drivers
v0x562b8ccb4230_0 .net "cout", 0 0, L_0x562b8d160530;  alias, 1 drivers
S_0x562b8c79c340 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c74e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d160630 .functor XOR 1, L_0x562b8d1608a0, L_0x562b8d1604c0, C4<0>, C4<0>;
L_0x562b8d160730 .functor AND 1, L_0x562b8d1608a0, L_0x562b8d1604c0, C4<1>, C4<1>;
v0x562b8ccb31d0_0 .net "S", 0 0, L_0x562b8d160630;  alias, 1 drivers
v0x562b8ccb3290_0 .net "a", 0 0, L_0x562b8d1608a0;  alias, 1 drivers
v0x562b8cc8b990_0 .net "b", 0 0, L_0x562b8d1604c0;  alias, 1 drivers
v0x562b8c3d03c0_0 .net "cout", 0 0, L_0x562b8d160730;  alias, 1 drivers
S_0x562b8c799c10 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d160cf0 .functor AND 1, L_0x562b8d15f860, L_0x562b8d160a20, C4<1>, C4<1>;
v0x562b8cd369a0_0 .net "X", 0 0, L_0x562b8d15f860;  alias, 1 drivers
v0x562b8cd36a40_0 .net "Y", 0 0, L_0x562b8d160a20;  alias, 1 drivers
v0x562b8cd36020_0 .net "Z", 1 0, L_0x562b8d160e80;  alias, 1 drivers
L_0x7f38f70dd588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cd360c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dd588;  1 drivers
v0x562b8cd34270_0 .net "z", 0 0, L_0x562b8d160cf0;  1 drivers
L_0x562b8d160e80 .concat [ 1 1 0 0], L_0x562b8d160cf0, L_0x7f38f70dd588;
S_0x562b8c7974e0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ca71dc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dd660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d162fc0 .functor BUFZ 1, L_0x7f38f70dd660, C4<0>, C4<0>, C4<0>;
L_0x562b8d163030 .functor BUFZ 1, L_0x562b8d162c50, C4<0>, C4<0>, C4<0>;
v0x562b8cd14500_0 .net "S", 1 0, L_0x562b8d162f20;  alias, 1 drivers
v0x562b8cd13b80_0 .net "a", 1 0, L_0x562b8d15e6a0;  alias, 1 drivers
v0x562b8cd11dd0_0 .net "b", 1 0, L_0x562b8d15e240;  alias, 1 drivers
v0x562b8cd11450 .array "carry", 0 2;
v0x562b8cd11450_0 .net v0x562b8cd11450 0, 0 0, L_0x562b8d162fc0; 1 drivers
v0x562b8cd11450_1 .net v0x562b8cd11450 1, 0 0, L_0x562b8d162580; 1 drivers
v0x562b8cd11450_2 .net v0x562b8cd11450 2, 0 0, L_0x562b8d162c50; 1 drivers
v0x562b8cd0f6a0_0 .net "cin", 0 0, L_0x7f38f70dd660;  1 drivers
v0x562b8cd0ed20_0 .net "cout", 0 0, L_0x562b8d163030;  alias, 1 drivers
L_0x562b8d162680 .part L_0x562b8d15e6a0, 0, 1;
L_0x562b8d162840 .part L_0x562b8d15e240, 0, 1;
L_0x562b8d162cc0 .part L_0x562b8d15e6a0, 1, 1;
L_0x562b8d162df0 .part L_0x562b8d15e240, 1, 1;
L_0x562b8d162f20 .concat8 [ 1 1 0 0], L_0x562b8d162330, L_0x562b8d162ae0;
S_0x562b8c794db0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c7974e0;
 .timescale 0 0;
P_0x562b8c81fc10 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c792680 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c794db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d162580 .functor OR 1, L_0x562b8d162270, L_0x562b8d162480, C4<0>, C4<0>;
v0x562b8cd2c360_0 .net "S", 0 0, L_0x562b8d162330;  1 drivers
v0x562b8cd2c420_0 .net "a", 0 0, L_0x562b8d162680;  1 drivers
v0x562b8cd2a5b0_0 .net "b", 0 0, L_0x562b8d162840;  1 drivers
v0x562b8cd29c30_0 .net "cin", 0 0, L_0x562b8d162fc0;  alias, 1 drivers
v0x562b8cd27e80_0 .net "cout", 0 0, L_0x562b8d162580;  alias, 1 drivers
v0x562b8cd27500_0 .net "cout1", 0 0, L_0x562b8d162270;  1 drivers
v0x562b8cd275a0_0 .net "cout2", 0 0, L_0x562b8d162480;  1 drivers
v0x562b8cd25750_0 .net "s1", 0 0, L_0x562b8d1621b0;  1 drivers
S_0x562b8c78ff50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c792680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1621b0 .functor XOR 1, L_0x562b8d162680, L_0x562b8d162840, C4<0>, C4<0>;
L_0x562b8d162270 .functor AND 1, L_0x562b8d162680, L_0x562b8d162840, C4<1>, C4<1>;
v0x562b8cd338f0_0 .net "S", 0 0, L_0x562b8d1621b0;  alias, 1 drivers
v0x562b8cd339b0_0 .net "a", 0 0, L_0x562b8d162680;  alias, 1 drivers
v0x562b8cd31b40_0 .net "b", 0 0, L_0x562b8d162840;  alias, 1 drivers
v0x562b8cd311c0_0 .net "cout", 0 0, L_0x562b8d162270;  alias, 1 drivers
S_0x562b8c78d820 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c792680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d162330 .functor XOR 1, L_0x562b8d162fc0, L_0x562b8d1621b0, C4<0>, C4<0>;
L_0x562b8d162480 .functor AND 1, L_0x562b8d162fc0, L_0x562b8d1621b0, C4<1>, C4<1>;
v0x562b8cd2f410_0 .net "S", 0 0, L_0x562b8d162330;  alias, 1 drivers
v0x562b8cd2f4b0_0 .net "a", 0 0, L_0x562b8d162fc0;  alias, 1 drivers
v0x562b8cd2ea90_0 .net "b", 0 0, L_0x562b8d1621b0;  alias, 1 drivers
v0x562b8cd2cce0_0 .net "cout", 0 0, L_0x562b8d162480;  alias, 1 drivers
S_0x562b8c788f90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c7974e0;
 .timescale 0 0;
P_0x562b8c7582a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c786760 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c788f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d162c50 .functor OR 1, L_0x562b8d162a70, L_0x562b8d162be0, C4<0>, C4<0>;
v0x562b8cd1d840_0 .net "S", 0 0, L_0x562b8d162ae0;  1 drivers
v0x562b8cd1ba90_0 .net "a", 0 0, L_0x562b8d162cc0;  1 drivers
v0x562b8cd1b110_0 .net "b", 0 0, L_0x562b8d162df0;  1 drivers
v0x562b8cd19360_0 .net "cin", 0 0, L_0x562b8d162580;  alias, 1 drivers
v0x562b8cd189e0_0 .net "cout", 0 0, L_0x562b8d162c50;  alias, 1 drivers
v0x562b8cd16c30_0 .net "cout1", 0 0, L_0x562b8d162a70;  1 drivers
v0x562b8cd16cd0_0 .net "cout2", 0 0, L_0x562b8d162be0;  1 drivers
v0x562b8cd162b0_0 .net "s1", 0 0, L_0x562b8d162a00;  1 drivers
S_0x562b8c784030 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c786760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d162a00 .functor XOR 1, L_0x562b8d162cc0, L_0x562b8d162df0, C4<0>, C4<0>;
L_0x562b8d162a70 .functor AND 1, L_0x562b8d162cc0, L_0x562b8d162df0, C4<1>, C4<1>;
v0x562b8cd24dd0_0 .net "S", 0 0, L_0x562b8d162a00;  alias, 1 drivers
v0x562b8cd23020_0 .net "a", 0 0, L_0x562b8d162cc0;  alias, 1 drivers
v0x562b8cd230e0_0 .net "b", 0 0, L_0x562b8d162df0;  alias, 1 drivers
v0x562b8cd226a0_0 .net "cout", 0 0, L_0x562b8d162a70;  alias, 1 drivers
S_0x562b8c781900 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c786760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d162ae0 .functor XOR 1, L_0x562b8d162580, L_0x562b8d162a00, C4<0>, C4<0>;
L_0x562b8d162be0 .functor AND 1, L_0x562b8d162580, L_0x562b8d162a00, C4<1>, C4<1>;
v0x562b8cd208f0_0 .net "S", 0 0, L_0x562b8d162ae0;  alias, 1 drivers
v0x562b8cd209b0_0 .net "a", 0 0, L_0x562b8d162580;  alias, 1 drivers
v0x562b8cd1ff70_0 .net "b", 0 0, L_0x562b8d162a00;  alias, 1 drivers
v0x562b8cd1e1c0_0 .net "cout", 0 0, L_0x562b8d162be0;  alias, 1 drivers
S_0x562b8c77f1d0 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c783d80 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d163e60 .functor BUFZ 1, L_0x562b8d163030, C4<0>, C4<0>, C4<0>;
L_0x562b8d163f60 .functor BUFZ 1, L_0x562b8d163a60, C4<0>, C4<0>, C4<0>;
v0x562b8cc50520_0 .net "S", 1 0, L_0x562b8d163dc0;  alias, 1 drivers
v0x562b8cc4fba0_0 .net "a", 1 0, L_0x562b8d162f20;  alias, 1 drivers
v0x562b8cc4ddf0_0 .net "b", 1 0, L_0x562b8d161fe0;  alias, 1 drivers
v0x562b8cc4d470 .array "carry", 0 2;
v0x562b8cc4d470_0 .net v0x562b8cc4d470 0, 0 0, L_0x562b8d163e60; 1 drivers
v0x562b8cc4d470_1 .net v0x562b8cc4d470 1, 0 0, L_0x562b8d163420; 1 drivers
v0x562b8cc4d470_2 .net v0x562b8cc4d470 2, 0 0, L_0x562b8d163a60; 1 drivers
v0x562b8cc4b6c0_0 .net "cin", 0 0, L_0x562b8d163030;  alias, 1 drivers
v0x562b8cc4b760_0 .net "cout", 0 0, L_0x562b8d163f60;  alias, 1 drivers
L_0x562b8d163520 .part L_0x562b8d162f20, 0, 1;
L_0x562b8d1636e0 .part L_0x562b8d161fe0, 0, 1;
L_0x562b8d163ad0 .part L_0x562b8d162f20, 1, 1;
L_0x562b8d163c00 .part L_0x562b8d161fe0, 1, 1;
L_0x562b8d163dc0 .concat8 [ 1 1 0 0], L_0x562b8d1631d0, L_0x562b8d1638f0;
S_0x562b8c77caa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c77f1d0;
 .timescale 0 0;
P_0x562b8c76fa00 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c77a370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c77caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d163420 .functor OR 1, L_0x562b8d163110, L_0x562b8d163320, C4<0>, C4<0>;
v0x562b8cd05a30_0 .net "S", 0 0, L_0x562b8d1631d0;  1 drivers
v0x562b8cd051f0_0 .net "a", 0 0, L_0x562b8d163520;  1 drivers
v0x562b8cd04490_0 .net "b", 0 0, L_0x562b8d1636e0;  1 drivers
v0x562b8cd04180_0 .net "cin", 0 0, L_0x562b8d163e60;  alias, 1 drivers
v0x562b8cd03970_0 .net "cout", 0 0, L_0x562b8d163420;  alias, 1 drivers
v0x562b8cd03a10_0 .net "cout1", 0 0, L_0x562b8d163110;  1 drivers
v0x562b8cc63970_0 .net "cout2", 0 0, L_0x562b8d163320;  1 drivers
v0x562b8cc61770_0 .net "s1", 0 0, L_0x562b8d1630a0;  1 drivers
S_0x562b8c777c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c77a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1630a0 .functor XOR 1, L_0x562b8d163520, L_0x562b8d1636e0, C4<0>, C4<0>;
L_0x562b8d163110 .functor AND 1, L_0x562b8d163520, L_0x562b8d1636e0, C4<1>, C4<1>;
v0x562b8cd0cf70_0 .net "S", 0 0, L_0x562b8d1630a0;  alias, 1 drivers
v0x562b8cd0c5f0_0 .net "a", 0 0, L_0x562b8d163520;  alias, 1 drivers
v0x562b8cd0c6b0_0 .net "b", 0 0, L_0x562b8d1636e0;  alias, 1 drivers
v0x562b8cd0a840_0 .net "cout", 0 0, L_0x562b8d163110;  alias, 1 drivers
S_0x562b8c774c10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c77a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1631d0 .functor XOR 1, L_0x562b8d163e60, L_0x562b8d1630a0, C4<0>, C4<0>;
L_0x562b8d163320 .functor AND 1, L_0x562b8d163e60, L_0x562b8d1630a0, C4<1>, C4<1>;
v0x562b8cd09ec0_0 .net "S", 0 0, L_0x562b8d1631d0;  alias, 1 drivers
v0x562b8cd09f80_0 .net "a", 0 0, L_0x562b8d163e60;  alias, 1 drivers
v0x562b8cd08110_0 .net "b", 0 0, L_0x562b8d1630a0;  alias, 1 drivers
v0x562b8cd07790_0 .net "cout", 0 0, L_0x562b8d163320;  alias, 1 drivers
S_0x562b8c7723e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c77f1d0;
 .timescale 0 0;
P_0x562b8c6f9d20 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c76fcb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7723e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d163a60 .functor OR 1, L_0x562b8d163880, L_0x562b8d1639f0, C4<0>, C4<0>;
v0x562b8cc59860_0 .net "S", 0 0, L_0x562b8d1638f0;  1 drivers
v0x562b8cc57ab0_0 .net "a", 0 0, L_0x562b8d163ad0;  1 drivers
v0x562b8cc57130_0 .net "b", 0 0, L_0x562b8d163c00;  1 drivers
v0x562b8cc55380_0 .net "cin", 0 0, L_0x562b8d163420;  alias, 1 drivers
v0x562b8cc54a00_0 .net "cout", 0 0, L_0x562b8d163a60;  alias, 1 drivers
v0x562b8cc52c50_0 .net "cout1", 0 0, L_0x562b8d163880;  1 drivers
v0x562b8cc52cf0_0 .net "cout2", 0 0, L_0x562b8d1639f0;  1 drivers
v0x562b8cc522d0_0 .net "s1", 0 0, L_0x562b8d163810;  1 drivers
S_0x562b8c76d580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c76fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d163810 .functor XOR 1, L_0x562b8d163ad0, L_0x562b8d163c00, C4<0>, C4<0>;
L_0x562b8d163880 .functor AND 1, L_0x562b8d163ad0, L_0x562b8d163c00, C4<1>, C4<1>;
v0x562b8cc60df0_0 .net "S", 0 0, L_0x562b8d163810;  alias, 1 drivers
v0x562b8cc5f040_0 .net "a", 0 0, L_0x562b8d163ad0;  alias, 1 drivers
v0x562b8cc5f100_0 .net "b", 0 0, L_0x562b8d163c00;  alias, 1 drivers
v0x562b8cc5e6c0_0 .net "cout", 0 0, L_0x562b8d163880;  alias, 1 drivers
S_0x562b8c76ae50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c76fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1638f0 .functor XOR 1, L_0x562b8d163420, L_0x562b8d163810, C4<0>, C4<0>;
L_0x562b8d1639f0 .functor AND 1, L_0x562b8d163420, L_0x562b8d163810, C4<1>, C4<1>;
v0x562b8cc5c910_0 .net "S", 0 0, L_0x562b8d1638f0;  alias, 1 drivers
v0x562b8cc5c9d0_0 .net "a", 0 0, L_0x562b8d163420;  alias, 1 drivers
v0x562b8cc5bf90_0 .net "b", 0 0, L_0x562b8d163810;  alias, 1 drivers
v0x562b8cc5a1e0_0 .net "cout", 0 0, L_0x562b8d1639f0;  alias, 1 drivers
S_0x562b8c768720 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6c7110 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dd7c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d165dc0 .functor BUFZ 1, L_0x7f38f70dd7c8, C4<0>, C4<0>, C4<0>;
L_0x562b8d165e30 .functor BUFZ 1, L_0x562b8d1659b0, C4<0>, C4<0>, C4<0>;
v0x562b8ccd7a30_0 .net "S", 3 0, L_0x562b8d165d20;  alias, 1 drivers
v0x562b8ccd70b0_0 .net "a", 3 0, L_0x562b8d163fd0;  alias, 1 drivers
v0x562b8ccd5300_0 .net "b", 3 0, L_0x562b8d164070;  alias, 1 drivers
v0x562b8ccd4980 .array "carry", 0 4;
v0x562b8ccd4980_0 .net v0x562b8ccd4980 0, 0 0, L_0x562b8d165dc0; 1 drivers
v0x562b8ccd4980_1 .net v0x562b8ccd4980 1, 0 0, L_0x562b8d164780; 1 drivers
v0x562b8ccd4980_2 .net v0x562b8ccd4980 2, 0 0, L_0x562b8d164d30; 1 drivers
v0x562b8ccd4980_3 .net v0x562b8ccd4980 3, 0 0, L_0x562b8d165400; 1 drivers
v0x562b8ccd4980_4 .net v0x562b8ccd4980 4, 0 0, L_0x562b8d1659b0; 1 drivers
v0x562b8ccd2bd0_0 .net "cin", 0 0, L_0x7f38f70dd7c8;  1 drivers
v0x562b8ccd2250_0 .net "cout", 0 0, L_0x562b8d165e30;  alias, 1 drivers
L_0x562b8d164880 .part L_0x562b8d163fd0, 0, 1;
L_0x562b8d1649b0 .part L_0x562b8d164070, 0, 1;
L_0x562b8d164e30 .part L_0x562b8d163fd0, 1, 1;
L_0x562b8d164ff0 .part L_0x562b8d164070, 1, 1;
L_0x562b8d165500 .part L_0x562b8d163fd0, 2, 1;
L_0x562b8d165630 .part L_0x562b8d164070, 2, 1;
L_0x562b8d165a70 .part L_0x562b8d163fd0, 3, 1;
L_0x562b8d165ba0 .part L_0x562b8d164070, 3, 1;
L_0x562b8d165d20 .concat8 [ 1 1 1 1], L_0x562b8d164530, L_0x562b8d164bc0, L_0x562b8d165290, L_0x562b8d165840;
S_0x562b8c765ff0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c768720;
 .timescale 0 0;
P_0x562b8c665640 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c7638c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c765ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d164780 .functor OR 1, L_0x562b8d164470, L_0x562b8d164680, C4<0>, C4<0>;
v0x562b8cc437b0_0 .net "S", 0 0, L_0x562b8d164530;  1 drivers
v0x562b8cc41a00_0 .net "a", 0 0, L_0x562b8d164880;  1 drivers
v0x562b8cc41080_0 .net "b", 0 0, L_0x562b8d1649b0;  1 drivers
v0x562b8cc3f2d0_0 .net "cin", 0 0, L_0x562b8d165dc0;  alias, 1 drivers
v0x562b8cc3e950_0 .net "cout", 0 0, L_0x562b8d164780;  alias, 1 drivers
v0x562b8cc3e9f0_0 .net "cout1", 0 0, L_0x562b8d164470;  1 drivers
v0x562b8cc3d9d0_0 .net "cout2", 0 0, L_0x562b8d164680;  1 drivers
v0x562b8cc3d620_0 .net "s1", 0 0, L_0x562b8d164360;  1 drivers
S_0x562b8c74ba50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7638c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d164360 .functor XOR 1, L_0x562b8d164880, L_0x562b8d1649b0, C4<0>, C4<0>;
L_0x562b8d164470 .functor AND 1, L_0x562b8d164880, L_0x562b8d1649b0, C4<1>, C4<1>;
v0x562b8cc4ad40_0 .net "S", 0 0, L_0x562b8d164360;  alias, 1 drivers
v0x562b8cc48f90_0 .net "a", 0 0, L_0x562b8d164880;  alias, 1 drivers
v0x562b8cc49050_0 .net "b", 0 0, L_0x562b8d1649b0;  alias, 1 drivers
v0x562b8cc48610_0 .net "cout", 0 0, L_0x562b8d164470;  alias, 1 drivers
S_0x562b8c7212d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7638c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d164530 .functor XOR 1, L_0x562b8d165dc0, L_0x562b8d164360, C4<0>, C4<0>;
L_0x562b8d164680 .functor AND 1, L_0x562b8d165dc0, L_0x562b8d164360, C4<1>, C4<1>;
v0x562b8cc46860_0 .net "S", 0 0, L_0x562b8d164530;  alias, 1 drivers
v0x562b8cc46920_0 .net "a", 0 0, L_0x562b8d165dc0;  alias, 1 drivers
v0x562b8cc45ee0_0 .net "b", 0 0, L_0x562b8d164360;  alias, 1 drivers
v0x562b8cc44130_0 .net "cout", 0 0, L_0x562b8d164680;  alias, 1 drivers
S_0x562b8c749c80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c768720;
 .timescale 0 0;
P_0x562b8c5bf060 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c747450 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c749c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d164d30 .functor OR 1, L_0x562b8d164b50, L_0x562b8d164cc0, C4<0>, C4<0>;
v0x562b8cd00ae0_0 .net "S", 0 0, L_0x562b8d164bc0;  1 drivers
v0x562b8ccfed30_0 .net "a", 0 0, L_0x562b8d164e30;  1 drivers
v0x562b8ccfe3b0_0 .net "b", 0 0, L_0x562b8d164ff0;  1 drivers
v0x562b8ccfc600_0 .net "cin", 0 0, L_0x562b8d164780;  alias, 1 drivers
v0x562b8ccfbc80_0 .net "cout", 0 0, L_0x562b8d164d30;  alias, 1 drivers
v0x562b8ccf9ed0_0 .net "cout1", 0 0, L_0x562b8d164b50;  1 drivers
v0x562b8ccf9f70_0 .net "cout2", 0 0, L_0x562b8d164cc0;  1 drivers
v0x562b8ccf9550_0 .net "s1", 0 0, L_0x562b8d164ae0;  1 drivers
S_0x562b8c744d20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c747450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d164ae0 .functor XOR 1, L_0x562b8d164e30, L_0x562b8d164ff0, C4<0>, C4<0>;
L_0x562b8d164b50 .functor AND 1, L_0x562b8d164e30, L_0x562b8d164ff0, C4<1>, C4<1>;
v0x562b8cc3ca50_0 .net "S", 0 0, L_0x562b8d164ae0;  alias, 1 drivers
v0x562b8cc3c0d0_0 .net "a", 0 0, L_0x562b8d164e30;  alias, 1 drivers
v0x562b8cc3c190_0 .net "b", 0 0, L_0x562b8d164ff0;  alias, 1 drivers
v0x562b8cc3bcd0_0 .net "cout", 0 0, L_0x562b8d164b50;  alias, 1 drivers
S_0x562b8c7425f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c747450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d164bc0 .functor XOR 1, L_0x562b8d164780, L_0x562b8d164ae0, C4<0>, C4<0>;
L_0x562b8d164cc0 .functor AND 1, L_0x562b8d164780, L_0x562b8d164ae0, C4<1>, C4<1>;
v0x562b8ccca270_0 .net "S", 0 0, L_0x562b8d164bc0;  alias, 1 drivers
v0x562b8ccca330_0 .net "a", 0 0, L_0x562b8d164780;  alias, 1 drivers
v0x562b8ccf63d0_0 .net "b", 0 0, L_0x562b8d164ae0;  alias, 1 drivers
v0x562b8cd01460_0 .net "cout", 0 0, L_0x562b8d164cc0;  alias, 1 drivers
S_0x562b8c73fec0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c768720;
 .timescale 0 0;
P_0x562b8c57b440 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c73d790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c73fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d165400 .functor OR 1, L_0x562b8d165220, L_0x562b8d165390, C4<0>, C4<0>;
v0x562b8ccf0210_0 .net "S", 0 0, L_0x562b8d165290;  1 drivers
v0x562b8ccef890_0 .net "a", 0 0, L_0x562b8d165500;  1 drivers
v0x562b8ccedae0_0 .net "b", 0 0, L_0x562b8d165630;  1 drivers
v0x562b8cced160_0 .net "cin", 0 0, L_0x562b8d164d30;  alias, 1 drivers
v0x562b8cceb3b0_0 .net "cout", 0 0, L_0x562b8d165400;  alias, 1 drivers
v0x562b8cceaa30_0 .net "cout1", 0 0, L_0x562b8d165220;  1 drivers
v0x562b8cceaad0_0 .net "cout2", 0 0, L_0x562b8d165390;  1 drivers
v0x562b8cce8c80_0 .net "s1", 0 0, L_0x562b8d1651b0;  1 drivers
S_0x562b8c73b060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c73d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1651b0 .functor XOR 1, L_0x562b8d165500, L_0x562b8d165630, C4<0>, C4<0>;
L_0x562b8d165220 .functor AND 1, L_0x562b8d165500, L_0x562b8d165630, C4<1>, C4<1>;
v0x562b8ccf77a0_0 .net "S", 0 0, L_0x562b8d1651b0;  alias, 1 drivers
v0x562b8ccf6e20_0 .net "a", 0 0, L_0x562b8d165500;  alias, 1 drivers
v0x562b8ccf6ee0_0 .net "b", 0 0, L_0x562b8d165630;  alias, 1 drivers
v0x562b8ccf5070_0 .net "cout", 0 0, L_0x562b8d165220;  alias, 1 drivers
S_0x562b8c738930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c73d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d165290 .functor XOR 1, L_0x562b8d164d30, L_0x562b8d1651b0, C4<0>, C4<0>;
L_0x562b8d165390 .functor AND 1, L_0x562b8d164d30, L_0x562b8d1651b0, C4<1>, C4<1>;
v0x562b8ccf46f0_0 .net "S", 0 0, L_0x562b8d165290;  alias, 1 drivers
v0x562b8ccf47b0_0 .net "a", 0 0, L_0x562b8d164d30;  alias, 1 drivers
v0x562b8ccf2940_0 .net "b", 0 0, L_0x562b8d1651b0;  alias, 1 drivers
v0x562b8ccf1fc0_0 .net "cout", 0 0, L_0x562b8d165390;  alias, 1 drivers
S_0x562b8c7099b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c768720;
 .timescale 0 0;
P_0x562b8c50e000 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c7071e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7099b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1659b0 .functor OR 1, L_0x562b8d1657d0, L_0x562b8d165940, C4<0>, C4<0>;
v0x562b8cce0d70_0 .net "S", 0 0, L_0x562b8d165840;  1 drivers
v0x562b8ccdefc0_0 .net "a", 0 0, L_0x562b8d165a70;  1 drivers
v0x562b8ccde640_0 .net "b", 0 0, L_0x562b8d165ba0;  1 drivers
v0x562b8ccdc890_0 .net "cin", 0 0, L_0x562b8d165400;  alias, 1 drivers
v0x562b8ccdbf10_0 .net "cout", 0 0, L_0x562b8d1659b0;  alias, 1 drivers
v0x562b8ccda160_0 .net "cout1", 0 0, L_0x562b8d1657d0;  1 drivers
v0x562b8ccda200_0 .net "cout2", 0 0, L_0x562b8d165940;  1 drivers
v0x562b8ccd97e0_0 .net "s1", 0 0, L_0x562b8d165760;  1 drivers
S_0x562b8c704ab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7071e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d165760 .functor XOR 1, L_0x562b8d165a70, L_0x562b8d165ba0, C4<0>, C4<0>;
L_0x562b8d1657d0 .functor AND 1, L_0x562b8d165a70, L_0x562b8d165ba0, C4<1>, C4<1>;
v0x562b8cce8300_0 .net "S", 0 0, L_0x562b8d165760;  alias, 1 drivers
v0x562b8cce83c0_0 .net "a", 0 0, L_0x562b8d165a70;  alias, 1 drivers
v0x562b8cce6550_0 .net "b", 0 0, L_0x562b8d165ba0;  alias, 1 drivers
v0x562b8cce5bd0_0 .net "cout", 0 0, L_0x562b8d1657d0;  alias, 1 drivers
S_0x562b8c702380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7071e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d165840 .functor XOR 1, L_0x562b8d165400, L_0x562b8d165760, C4<0>, C4<0>;
L_0x562b8d165940 .functor AND 1, L_0x562b8d165400, L_0x562b8d165760, C4<1>, C4<1>;
v0x562b8cce3e20_0 .net "S", 0 0, L_0x562b8d165840;  alias, 1 drivers
v0x562b8cce3ec0_0 .net "a", 0 0, L_0x562b8d165400;  alias, 1 drivers
v0x562b8cce34a0_0 .net "b", 0 0, L_0x562b8d165760;  alias, 1 drivers
v0x562b8cce16f0_0 .net "cout", 0 0, L_0x562b8d165940;  alias, 1 drivers
S_0x562b8c735900 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8cd3b910 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d160f70 .functor NOT 2, L_0x562b8d160e80, C4<00>, C4<00>, C4<00>;
v0x562b8ccae0f0_0 .net "cout", 0 0, L_0x562b8d161f00;  1 drivers
v0x562b8ccac340_0 .net "i", 1 0, L_0x562b8d160e80;  alias, 1 drivers
v0x562b8ccab9c0_0 .net "o", 1 0, L_0x562b8d161df0;  alias, 1 drivers
v0x562b8cca9c10_0 .net "temp2", 1 0, L_0x562b8d160f70;  1 drivers
S_0x562b8c7330d0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c735900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c485ff0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dd618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d161e90 .functor BUFZ 1, L_0x7f38f70dd618, C4<0>, C4<0>, C4<0>;
L_0x562b8d161f00 .functor BUFZ 1, L_0x562b8d161a40, C4<0>, C4<0>, C4<0>;
v0x562b8ccb4b80_0 .net "S", 1 0, L_0x562b8d161df0;  alias, 1 drivers
v0x562b8ccb4780_0 .net "a", 1 0, L_0x562b8d160f70;  alias, 1 drivers
L_0x7f38f70dd5d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ccb11a0_0 .net "b", 1 0, L_0x7f38f70dd5d0;  1 drivers
v0x562b8ccb0820 .array "carry", 0 2;
v0x562b8ccb0820_0 .net v0x562b8ccb0820 0, 0 0, L_0x562b8d161e90; 1 drivers
v0x562b8ccb0820_1 .net v0x562b8ccb0820 1, 0 0, L_0x562b8d161490; 1 drivers
v0x562b8ccb0820_2 .net v0x562b8ccb0820 2, 0 0, L_0x562b8d161a40; 1 drivers
v0x562b8ccaea70_0 .net "cin", 0 0, L_0x7f38f70dd618;  1 drivers
v0x562b8ccaeb10_0 .net "cout", 0 0, L_0x562b8d161f00;  alias, 1 drivers
L_0x562b8d161590 .part L_0x562b8d160f70, 0, 1;
L_0x562b8d1616c0 .part L_0x7f38f70dd5d0, 0, 1;
L_0x562b8d161b00 .part L_0x562b8d160f70, 1, 1;
L_0x562b8d161cc0 .part L_0x7f38f70dd5d0, 1, 1;
L_0x562b8d161df0 .concat8 [ 1 1 0 0], L_0x562b8d161240, L_0x562b8d1618d0;
S_0x562b8c7309a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c7330d0;
 .timescale 0 0;
P_0x562b8c472850 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c72e270 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7309a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d161490 .functor OR 1, L_0x562b8d161180, L_0x562b8d161390, C4<0>, C4<0>;
v0x562b8ccc8f10_0 .net "S", 0 0, L_0x562b8d161240;  1 drivers
v0x562b8ccc8fd0_0 .net "a", 0 0, L_0x562b8d161590;  1 drivers
v0x562b8ccc8590_0 .net "b", 0 0, L_0x562b8d1616c0;  1 drivers
v0x562b8ccc67e0_0 .net "cin", 0 0, L_0x562b8d161e90;  alias, 1 drivers
v0x562b8ccc5e60_0 .net "cout", 0 0, L_0x562b8d161490;  alias, 1 drivers
v0x562b8ccc40b0_0 .net "cout1", 0 0, L_0x562b8d161180;  1 drivers
v0x562b8ccc4150_0 .net "cout2", 0 0, L_0x562b8d161390;  1 drivers
v0x562b8ccc3730_0 .net "s1", 0 0, L_0x562b8d1610c0;  1 drivers
S_0x562b8c72bb40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c72e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1610c0 .functor XOR 1, L_0x562b8d161590, L_0x562b8d1616c0, C4<0>, C4<0>;
L_0x562b8d161180 .functor AND 1, L_0x562b8d161590, L_0x562b8d1616c0, C4<1>, C4<1>;
v0x562b8ccd04a0_0 .net "S", 0 0, L_0x562b8d1610c0;  alias, 1 drivers
v0x562b8ccd0560_0 .net "a", 0 0, L_0x562b8d161590;  alias, 1 drivers
v0x562b8cccfb20_0 .net "b", 0 0, L_0x562b8d1616c0;  alias, 1 drivers
v0x562b8cccdd70_0 .net "cout", 0 0, L_0x562b8d161180;  alias, 1 drivers
S_0x562b8c729410 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c72e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d161240 .functor XOR 1, L_0x562b8d161e90, L_0x562b8d1610c0, C4<0>, C4<0>;
L_0x562b8d161390 .functor AND 1, L_0x562b8d161e90, L_0x562b8d1610c0, C4<1>, C4<1>;
v0x562b8cccd3f0_0 .net "S", 0 0, L_0x562b8d161240;  alias, 1 drivers
v0x562b8cccd490_0 .net "a", 0 0, L_0x562b8d161e90;  alias, 1 drivers
v0x562b8cccb640_0 .net "b", 0 0, L_0x562b8d1610c0;  alias, 1 drivers
v0x562b8cccacc0_0 .net "cout", 0 0, L_0x562b8d161390;  alias, 1 drivers
S_0x562b8c726ce0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c7330d0;
 .timescale 0 0;
P_0x562b8c3fdc70 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c7245b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c726ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d161a40 .functor OR 1, L_0x562b8d161860, L_0x562b8d1619d0, C4<0>, C4<0>;
v0x562b8ccba3f0_0 .net "S", 0 0, L_0x562b8d1618d0;  1 drivers
v0x562b8ccb9a70_0 .net "a", 0 0, L_0x562b8d161b00;  1 drivers
v0x562b8ccb7cc0_0 .net "b", 0 0, L_0x562b8d161cc0;  1 drivers
v0x562b8ccb7340_0 .net "cin", 0 0, L_0x562b8d161490;  alias, 1 drivers
v0x562b8ccb6340_0 .net "cout", 0 0, L_0x562b8d161a40;  alias, 1 drivers
v0x562b8ccb5f90_0 .net "cout1", 0 0, L_0x562b8d161860;  1 drivers
v0x562b8ccb6030_0 .net "cout2", 0 0, L_0x562b8d1619d0;  1 drivers
v0x562b8ccb53c0_0 .net "s1", 0 0, L_0x562b8d1617f0;  1 drivers
S_0x562b8c71fa50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7245b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1617f0 .functor XOR 1, L_0x562b8d161b00, L_0x562b8d161cc0, C4<0>, C4<0>;
L_0x562b8d161860 .functor AND 1, L_0x562b8d161b00, L_0x562b8d161cc0, C4<1>, C4<1>;
v0x562b8ccc1980_0 .net "S", 0 0, L_0x562b8d1617f0;  alias, 1 drivers
v0x562b8ccc1000_0 .net "a", 0 0, L_0x562b8d161b00;  alias, 1 drivers
v0x562b8ccc10c0_0 .net "b", 0 0, L_0x562b8d161cc0;  alias, 1 drivers
v0x562b8ccbf250_0 .net "cout", 0 0, L_0x562b8d161860;  alias, 1 drivers
S_0x562b8c71d280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7245b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1618d0 .functor XOR 1, L_0x562b8d161490, L_0x562b8d1617f0, C4<0>, C4<0>;
L_0x562b8d1619d0 .functor AND 1, L_0x562b8d161490, L_0x562b8d1617f0, C4<1>, C4<1>;
v0x562b8ccbe8d0_0 .net "S", 0 0, L_0x562b8d1618d0;  alias, 1 drivers
v0x562b8ccbe990_0 .net "a", 0 0, L_0x562b8d161490;  alias, 1 drivers
v0x562b8ccbcb20_0 .net "b", 0 0, L_0x562b8d1617f0;  alias, 1 drivers
v0x562b8ccbc1a0_0 .net "cout", 0 0, L_0x562b8d1619d0;  alias, 1 drivers
S_0x562b8c71ab50 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c827450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c3cb9b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d167940 .functor BUFZ 1, L_0x562b8d165e30, C4<0>, C4<0>, C4<0>;
L_0x562b8d167a40 .functor BUFZ 1, L_0x562b8d1674a0, C4<0>, C4<0>, C4<0>;
v0x562b8cc6c4b0_0 .net "S", 3 0, L_0x562b8d167810;  alias, 1 drivers
v0x562b8cc6bb30_0 .net "a", 3 0, L_0x562b8d165d20;  alias, 1 drivers
v0x562b8cc69d80_0 .net "b", 3 0, L_0x562b8d1641b0;  alias, 1 drivers
v0x562b8cc69400 .array "carry", 0 4;
v0x562b8cc69400_0 .net v0x562b8cc69400 0, 0 0, L_0x562b8d167940; 1 drivers
v0x562b8cc69400_1 .net v0x562b8cc69400 1, 0 0, L_0x562b8d166270; 1 drivers
v0x562b8cc69400_2 .net v0x562b8cc69400 2, 0 0, L_0x562b8d1668b0; 1 drivers
v0x562b8cc69400_3 .net v0x562b8cc69400 3, 0 0, L_0x562b8d166ef0; 1 drivers
v0x562b8cc69400_4 .net v0x562b8cc69400 4, 0 0, L_0x562b8d1674a0; 1 drivers
v0x562b8cc67650_0 .net "cin", 0 0, L_0x562b8d165e30;  alias, 1 drivers
v0x562b8cc66cd0_0 .net "cout", 0 0, L_0x562b8d167a40;  alias, 1 drivers
L_0x562b8d166370 .part L_0x562b8d165d20, 0, 1;
L_0x562b8d166530 .part L_0x562b8d1641b0, 0, 1;
L_0x562b8d1669b0 .part L_0x562b8d165d20, 1, 1;
L_0x562b8d166ae0 .part L_0x562b8d1641b0, 1, 1;
L_0x562b8d166ff0 .part L_0x562b8d165d20, 2, 1;
L_0x562b8d167120 .part L_0x562b8d1641b0, 2, 1;
L_0x562b8d167560 .part L_0x562b8d165d20, 3, 1;
L_0x562b8d167690 .part L_0x562b8d1641b0, 3, 1;
L_0x562b8d167810 .concat8 [ 1 1 1 1], L_0x562b8d166020, L_0x562b8d166740, L_0x562b8d166d80, L_0x562b8d167330;
S_0x562b8c718420 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c71ab50;
 .timescale 0 0;
P_0x562b8c3a9450 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c715050 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c718420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d166270 .functor OR 1, L_0x562b8d165f60, L_0x562b8d166170, C4<0>, C4<0>;
v0x562b8cca1d00_0 .net "S", 0 0, L_0x562b8d166020;  1 drivers
v0x562b8cc9ff50_0 .net "a", 0 0, L_0x562b8d166370;  1 drivers
v0x562b8cc9f5d0_0 .net "b", 0 0, L_0x562b8d166530;  1 drivers
v0x562b8cc9d820_0 .net "cin", 0 0, L_0x562b8d167940;  alias, 1 drivers
v0x562b8cc9cea0_0 .net "cout", 0 0, L_0x562b8d166270;  alias, 1 drivers
v0x562b8cc9cf40_0 .net "cout1", 0 0, L_0x562b8d165f60;  1 drivers
v0x562b8cc9b0f0_0 .net "cout2", 0 0, L_0x562b8d166170;  1 drivers
v0x562b8cc9a770_0 .net "s1", 0 0, L_0x562b8d165ea0;  1 drivers
S_0x562b8c712880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c715050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d165ea0 .functor XOR 1, L_0x562b8d166370, L_0x562b8d166530, C4<0>, C4<0>;
L_0x562b8d165f60 .functor AND 1, L_0x562b8d166370, L_0x562b8d166530, C4<1>, C4<1>;
v0x562b8cca9290_0 .net "S", 0 0, L_0x562b8d165ea0;  alias, 1 drivers
v0x562b8cca74e0_0 .net "a", 0 0, L_0x562b8d166370;  alias, 1 drivers
v0x562b8cca75a0_0 .net "b", 0 0, L_0x562b8d166530;  alias, 1 drivers
v0x562b8cca6b60_0 .net "cout", 0 0, L_0x562b8d165f60;  alias, 1 drivers
S_0x562b8c710150 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c715050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d166020 .functor XOR 1, L_0x562b8d167940, L_0x562b8d165ea0, C4<0>, C4<0>;
L_0x562b8d166170 .functor AND 1, L_0x562b8d167940, L_0x562b8d165ea0, C4<1>, C4<1>;
v0x562b8cca4db0_0 .net "S", 0 0, L_0x562b8d166020;  alias, 1 drivers
v0x562b8cca4e70_0 .net "a", 0 0, L_0x562b8d167940;  alias, 1 drivers
v0x562b8cca4430_0 .net "b", 0 0, L_0x562b8d165ea0;  alias, 1 drivers
v0x562b8cca2680_0 .net "cout", 0 0, L_0x562b8d166170;  alias, 1 drivers
S_0x562b8c70da20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c71ab50;
 .timescale 0 0;
P_0x562b8c373810 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c6e9b20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c70da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1668b0 .functor OR 1, L_0x562b8d1666d0, L_0x562b8d166840, C4<0>, C4<0>;
v0x562b8cc91430_0 .net "S", 0 0, L_0x562b8d166740;  1 drivers
v0x562b8cc90ab0_0 .net "a", 0 0, L_0x562b8d1669b0;  1 drivers
v0x562b8cc8ed00_0 .net "b", 0 0, L_0x562b8d166ae0;  1 drivers
v0x562b8cc8e380_0 .net "cin", 0 0, L_0x562b8d166270;  alias, 1 drivers
v0x562b8cc8d400_0 .net "cout", 0 0, L_0x562b8d1668b0;  alias, 1 drivers
v0x562b8cc8d050_0 .net "cout1", 0 0, L_0x562b8d1666d0;  1 drivers
v0x562b8cc8d0f0_0 .net "cout2", 0 0, L_0x562b8d166840;  1 drivers
v0x562b8cc8c6b0_0 .net "s1", 0 0, L_0x562b8d166660;  1 drivers
S_0x562b8c6feed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6e9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d166660 .functor XOR 1, L_0x562b8d1669b0, L_0x562b8d166ae0, C4<0>, C4<0>;
L_0x562b8d1666d0 .functor AND 1, L_0x562b8d1669b0, L_0x562b8d166ae0, C4<1>, C4<1>;
v0x562b8cc989c0_0 .net "S", 0 0, L_0x562b8d166660;  alias, 1 drivers
v0x562b8cc98040_0 .net "a", 0 0, L_0x562b8d1669b0;  alias, 1 drivers
v0x562b8cc98100_0 .net "b", 0 0, L_0x562b8d166ae0;  alias, 1 drivers
v0x562b8cc96290_0 .net "cout", 0 0, L_0x562b8d1666d0;  alias, 1 drivers
S_0x562b8c6fc700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6e9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d166740 .functor XOR 1, L_0x562b8d166270, L_0x562b8d166660, C4<0>, C4<0>;
L_0x562b8d166840 .functor AND 1, L_0x562b8d166270, L_0x562b8d166660, C4<1>, C4<1>;
v0x562b8cc95910_0 .net "S", 0 0, L_0x562b8d166740;  alias, 1 drivers
v0x562b8cc959d0_0 .net "a", 0 0, L_0x562b8d166270;  alias, 1 drivers
v0x562b8cc93b60_0 .net "b", 0 0, L_0x562b8d166660;  alias, 1 drivers
v0x562b8cc931e0_0 .net "cout", 0 0, L_0x562b8d166840;  alias, 1 drivers
S_0x562b8c6f9fd0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c71ab50;
 .timescale 0 0;
P_0x562b8c2f90e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c6f78a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6f9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d166ef0 .functor OR 1, L_0x562b8d166d10, L_0x562b8d166e80, C4<0>, C4<0>;
v0x562b8cc84c90_0 .net "S", 0 0, L_0x562b8d166d80;  1 drivers
v0x562b8cc84310_0 .net "a", 0 0, L_0x562b8d166ff0;  1 drivers
v0x562b8cc82560_0 .net "b", 0 0, L_0x562b8d167120;  1 drivers
v0x562b8cc81be0_0 .net "cin", 0 0, L_0x562b8d1668b0;  alias, 1 drivers
v0x562b8cc7fe30_0 .net "cout", 0 0, L_0x562b8d166ef0;  alias, 1 drivers
v0x562b8cc7f4b0_0 .net "cout1", 0 0, L_0x562b8d166d10;  1 drivers
v0x562b8cc7f550_0 .net "cout2", 0 0, L_0x562b8d166e80;  1 drivers
v0x562b8cc7d700_0 .net "s1", 0 0, L_0x562b8d166ca0;  1 drivers
S_0x562b8c6dba40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6f78a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d166ca0 .functor XOR 1, L_0x562b8d166ff0, L_0x562b8d167120, C4<0>, C4<0>;
L_0x562b8d166d10 .functor AND 1, L_0x562b8d166ff0, L_0x562b8d167120, C4<1>, C4<1>;
v0x562b8cc8bfb0_0 .net "S", 0 0, L_0x562b8d166ca0;  alias, 1 drivers
v0x562b8cc8bc50_0 .net "a", 0 0, L_0x562b8d166ff0;  alias, 1 drivers
v0x562b8cc8bd10_0 .net "b", 0 0, L_0x562b8d167120;  alias, 1 drivers
v0x562b8cc89af0_0 .net "cout", 0 0, L_0x562b8d166d10;  alias, 1 drivers
S_0x562b8c6d92b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6f78a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d166d80 .functor XOR 1, L_0x562b8d1668b0, L_0x562b8d166ca0, C4<0>, C4<0>;
L_0x562b8d166e80 .functor AND 1, L_0x562b8d1668b0, L_0x562b8d166ca0, C4<1>, C4<1>;
v0x562b8cc89170_0 .net "S", 0 0, L_0x562b8d166d80;  alias, 1 drivers
v0x562b8cc89230_0 .net "a", 0 0, L_0x562b8d1668b0;  alias, 1 drivers
v0x562b8cc873c0_0 .net "b", 0 0, L_0x562b8d166ca0;  alias, 1 drivers
v0x562b8cc86a40_0 .net "cout", 0 0, L_0x562b8d166e80;  alias, 1 drivers
S_0x562b8c6f44d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c71ab50;
 .timescale 0 0;
P_0x562b8c2bb9f0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c6f1d00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6f44d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1674a0 .functor OR 1, L_0x562b8d1672c0, L_0x562b8d167430, C4<0>, C4<0>;
v0x562b8cc757f0_0 .net "S", 0 0, L_0x562b8d167330;  1 drivers
v0x562b8cc73a40_0 .net "a", 0 0, L_0x562b8d167560;  1 drivers
v0x562b8cc730c0_0 .net "b", 0 0, L_0x562b8d167690;  1 drivers
v0x562b8cc71310_0 .net "cin", 0 0, L_0x562b8d166ef0;  alias, 1 drivers
v0x562b8cc70990_0 .net "cout", 0 0, L_0x562b8d1674a0;  alias, 1 drivers
v0x562b8cc6ebe0_0 .net "cout1", 0 0, L_0x562b8d1672c0;  1 drivers
v0x562b8cc6ec80_0 .net "cout2", 0 0, L_0x562b8d167430;  1 drivers
v0x562b8cc6e260_0 .net "s1", 0 0, L_0x562b8d167250;  1 drivers
S_0x562b8c6ef5d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6f1d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d167250 .functor XOR 1, L_0x562b8d167560, L_0x562b8d167690, C4<0>, C4<0>;
L_0x562b8d1672c0 .functor AND 1, L_0x562b8d167560, L_0x562b8d167690, C4<1>, C4<1>;
v0x562b8cc7cd80_0 .net "S", 0 0, L_0x562b8d167250;  alias, 1 drivers
v0x562b8cc7ce40_0 .net "a", 0 0, L_0x562b8d167560;  alias, 1 drivers
v0x562b8cc7afd0_0 .net "b", 0 0, L_0x562b8d167690;  alias, 1 drivers
v0x562b8cc7a650_0 .net "cout", 0 0, L_0x562b8d1672c0;  alias, 1 drivers
S_0x562b8c6ecea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6f1d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d167330 .functor XOR 1, L_0x562b8d166ef0, L_0x562b8d167250, C4<0>, C4<0>;
L_0x562b8d167430 .functor AND 1, L_0x562b8d166ef0, L_0x562b8d167250, C4<1>, C4<1>;
v0x562b8cc788a0_0 .net "S", 0 0, L_0x562b8d167330;  alias, 1 drivers
v0x562b8cc78940_0 .net "a", 0 0, L_0x562b8d166ef0;  alias, 1 drivers
v0x562b8cc77f20_0 .net "b", 0 0, L_0x562b8d167250;  alias, 1 drivers
v0x562b8cc76170_0 .net "cout", 0 0, L_0x562b8d167430;  alias, 1 drivers
S_0x562b8c6e8160 .scope module, "ins4" "rca_Nbit" 3 111, 3 18 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c0b6e20 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dd8a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d16bb30 .functor BUFZ 1, L_0x7f38f70dd8a0, C4<0>, C4<0>, C4<0>;
L_0x562b8d16bbc0 .functor BUFZ 1, L_0x562b8d16b550, C4<0>, C4<0>, C4<0>;
v0x562b8cc0bf50_0 .net "S", 3 0, L_0x562b8d16ba90;  alias, 1 drivers
v0x562b8cc0b5d0_0 .net "a", 3 0, L_0x562b8d1596c0;  alias, 1 drivers
v0x562b8cc09820_0 .net "b", 3 0, L_0x562b8d14f2d0;  alias, 1 drivers
v0x562b8cc098c0 .array "carry", 0 4;
v0x562b8cc098c0_0 .net v0x562b8cc098c0 0, 0 0, L_0x562b8d16bb30; 1 drivers
v0x562b8cc098c0_1 .net v0x562b8cc098c0 1, 0 0, L_0x562b8d16a050; 1 drivers
v0x562b8cc098c0_2 .net v0x562b8cc098c0 2, 0 0, L_0x562b8d16a770; 1 drivers
v0x562b8cc098c0_3 .net v0x562b8cc098c0 3, 0 0, L_0x562b8d16ae50; 1 drivers
v0x562b8cc098c0_4 .net v0x562b8cc098c0 4, 0 0, L_0x562b8d16b550; 1 drivers
v0x562b8cc08ea0_0 .net "cin", 0 0, L_0x7f38f70dd8a0;  1 drivers
v0x562b8cc070f0_0 .net "cout", 0 0, L_0x562b8d16bbc0;  alias, 1 drivers
L_0x562b8d16a190 .part L_0x562b8d1596c0, 0, 1;
L_0x562b8d16a2e0 .part L_0x562b8d14f2d0, 0, 1;
L_0x562b8d16a8b0 .part L_0x562b8d1596c0, 1, 1;
L_0x562b8d16a9e0 .part L_0x562b8d14f2d0, 1, 1;
L_0x562b8d16af90 .part L_0x562b8d1596c0, 2, 1;
L_0x562b8d16b0c0 .part L_0x562b8d14f2d0, 2, 1;
L_0x562b8d16b650 .part L_0x562b8d1596c0, 3, 1;
L_0x562b8d16b890 .part L_0x562b8d14f2d0, 3, 1;
L_0x562b8d16ba90 .concat8 [ 1 1 1 1], L_0x562b8d169da0, L_0x562b8d16a550, L_0x562b8d16ac30, L_0x562b8d16b330;
S_0x562b8c6e59d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c6e8160;
 .timescale 0 0;
P_0x562b8c0b2250 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c6e2420 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6e59d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16a050 .functor OR 1, L_0x562b8d169cc0, L_0x562b8d169f30, C4<0>, C4<0>;
v0x562b8cc26890_0 .net "S", 0 0, L_0x562b8d169da0;  1 drivers
v0x562b8cc26950_0 .net "a", 0 0, L_0x562b8d16a190;  1 drivers
v0x562b8cc24ae0_0 .net "b", 0 0, L_0x562b8d16a2e0;  1 drivers
v0x562b8cc24160_0 .net "cin", 0 0, L_0x562b8d16bb30;  alias, 1 drivers
v0x562b8cc223b0_0 .net "cout", 0 0, L_0x562b8d16a050;  alias, 1 drivers
v0x562b8cc21a30_0 .net "cout1", 0 0, L_0x562b8d169cc0;  1 drivers
v0x562b8cc21ad0_0 .net "cout2", 0 0, L_0x562b8d169f30;  1 drivers
v0x562b8cc1fc80_0 .net "s1", 0 0, L_0x562b8d169bc0;  1 drivers
S_0x562b8c6dfc90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6e2420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d169bc0 .functor XOR 1, L_0x562b8d16a190, L_0x562b8d16a2e0, C4<0>, C4<0>;
L_0x562b8d169cc0 .functor AND 1, L_0x562b8d16a190, L_0x562b8d16a2e0, C4<1>, C4<1>;
v0x562b8cc2de20_0 .net "S", 0 0, L_0x562b8d169bc0;  alias, 1 drivers
v0x562b8cc2dee0_0 .net "a", 0 0, L_0x562b8d16a190;  alias, 1 drivers
v0x562b8cc2c070_0 .net "b", 0 0, L_0x562b8d16a2e0;  alias, 1 drivers
v0x562b8cc2b6f0_0 .net "cout", 0 0, L_0x562b8d169cc0;  alias, 1 drivers
S_0x562b8c6d37c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6e2420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d169da0 .functor XOR 1, L_0x562b8d16bb30, L_0x562b8d169bc0, C4<0>, C4<0>;
L_0x562b8d169f30 .functor AND 1, L_0x562b8d16bb30, L_0x562b8d169bc0, C4<1>, C4<1>;
v0x562b8cc29940_0 .net "S", 0 0, L_0x562b8d169da0;  alias, 1 drivers
v0x562b8cc299e0_0 .net "a", 0 0, L_0x562b8d16bb30;  alias, 1 drivers
v0x562b8cc28fc0_0 .net "b", 0 0, L_0x562b8d169bc0;  alias, 1 drivers
v0x562b8cc27210_0 .net "cout", 0 0, L_0x562b8d169f30;  alias, 1 drivers
S_0x562b8c6c58f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c6e8160;
 .timescale 0 0;
P_0x562b8c70b120 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c6cc170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6c58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16a770 .functor OR 1, L_0x562b8d16a4c0, L_0x562b8d16a6e0, C4<0>, C4<0>;
v0x562b8cc17d70_0 .net "S", 0 0, L_0x562b8d16a550;  1 drivers
v0x562b8cc15fc0_0 .net "a", 0 0, L_0x562b8d16a8b0;  1 drivers
v0x562b8cc15640_0 .net "b", 0 0, L_0x562b8d16a9e0;  1 drivers
v0x562b8cc146c0_0 .net "cin", 0 0, L_0x562b8d16a050;  alias, 1 drivers
v0x562b8cc14310_0 .net "cout", 0 0, L_0x562b8d16a770;  alias, 1 drivers
v0x562b8cc13970_0 .net "cout1", 0 0, L_0x562b8d16a4c0;  1 drivers
v0x562b8cc13a10_0 .net "cout2", 0 0, L_0x562b8d16a6e0;  1 drivers
v0x562b8cc13270_0 .net "s1", 0 0, L_0x562b8d16a410;  1 drivers
S_0x562b8c6c2360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6cc170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16a410 .functor XOR 1, L_0x562b8d16a8b0, L_0x562b8d16a9e0, C4<0>, C4<0>;
L_0x562b8d16a4c0 .functor AND 1, L_0x562b8d16a8b0, L_0x562b8d16a9e0, C4<1>, C4<1>;
v0x562b8cc1f300_0 .net "S", 0 0, L_0x562b8d16a410;  alias, 1 drivers
v0x562b8cc1d550_0 .net "a", 0 0, L_0x562b8d16a8b0;  alias, 1 drivers
v0x562b8cc1d610_0 .net "b", 0 0, L_0x562b8d16a9e0;  alias, 1 drivers
v0x562b8cc1cbd0_0 .net "cout", 0 0, L_0x562b8d16a4c0;  alias, 1 drivers
S_0x562b8c6bfc60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6cc170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16a550 .functor XOR 1, L_0x562b8d16a050, L_0x562b8d16a410, C4<0>, C4<0>;
L_0x562b8d16a6e0 .functor AND 1, L_0x562b8d16a050, L_0x562b8d16a410, C4<1>, C4<1>;
v0x562b8cc1ae20_0 .net "S", 0 0, L_0x562b8d16a550;  alias, 1 drivers
v0x562b8cc1aee0_0 .net "a", 0 0, L_0x562b8d16a050;  alias, 1 drivers
v0x562b8cc1a4a0_0 .net "b", 0 0, L_0x562b8d16a410;  alias, 1 drivers
v0x562b8cc186f0_0 .net "cout", 0 0, L_0x562b8d16a6e0;  alias, 1 drivers
S_0x562b8c693640 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c6e8160;
 .timescale 0 0;
P_0x562b8cd4e900 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c6a89f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c693640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16ae50 .functor OR 1, L_0x562b8d16aba0, L_0x562b8d16adc0, C4<0>, C4<0>;
v0x562b8cbbb3f0_0 .net "S", 0 0, L_0x562b8d16ac30;  1 drivers
v0x562b8cbb9640_0 .net "a", 0 0, L_0x562b8d16af90;  1 drivers
v0x562b8cbb8cc0_0 .net "b", 0 0, L_0x562b8d16b0c0;  1 drivers
v0x562b8cbb6f10_0 .net "cin", 0 0, L_0x562b8d16a770;  alias, 1 drivers
v0x562b8cbb6590_0 .net "cout", 0 0, L_0x562b8d16ae50;  alias, 1 drivers
v0x562b8cbb47e0_0 .net "cout1", 0 0, L_0x562b8d16aba0;  1 drivers
v0x562b8cbb4880_0 .net "cout2", 0 0, L_0x562b8d16adc0;  1 drivers
v0x562b8cbb3e60_0 .net "s1", 0 0, L_0x562b8d16ab10;  1 drivers
S_0x562b8c6a6220 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6a89f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16ab10 .functor XOR 1, L_0x562b8d16af90, L_0x562b8d16b0c0, C4<0>, C4<0>;
L_0x562b8d16aba0 .functor AND 1, L_0x562b8d16af90, L_0x562b8d16b0c0, C4<1>, C4<1>;
v0x562b8cc12f10_0 .net "S", 0 0, L_0x562b8d16ab10;  alias, 1 drivers
v0x562b8cbc0b80_0 .net "a", 0 0, L_0x562b8d16af90;  alias, 1 drivers
v0x562b8cbc0c40_0 .net "b", 0 0, L_0x562b8d16b0c0;  alias, 1 drivers
v0x562b8cbc04e0_0 .net "cout", 0 0, L_0x562b8d16aba0;  alias, 1 drivers
S_0x562b8c6a3af0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6a89f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16ac30 .functor XOR 1, L_0x562b8d16a770, L_0x562b8d16ab10, C4<0>, C4<0>;
L_0x562b8d16adc0 .functor AND 1, L_0x562b8d16a770, L_0x562b8d16ab10, C4<1>, C4<1>;
v0x562b8cbbe4a0_0 .net "S", 0 0, L_0x562b8d16ac30;  alias, 1 drivers
v0x562b8cbbe560_0 .net "a", 0 0, L_0x562b8d16a770;  alias, 1 drivers
v0x562b8cbbdb20_0 .net "b", 0 0, L_0x562b8d16ab10;  alias, 1 drivers
v0x562b8cbbbd70_0 .net "cout", 0 0, L_0x562b8d16adc0;  alias, 1 drivers
S_0x562b8c6a13c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c6e8160;
 .timescale 0 0;
P_0x562b8cd08210 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c685560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6a13c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16b550 .functor OR 1, L_0x562b8d16b2a0, L_0x562b8d16b4c0, C4<0>, C4<0>;
v0x562b8cbad190_0 .net "S", 0 0, L_0x562b8d16b330;  1 drivers
v0x562b8cbac810_0 .net "a", 0 0, L_0x562b8d16b650;  1 drivers
v0x562b8cbac410_0 .net "b", 0 0, L_0x562b8d16b890;  1 drivers
v0x562b8cc10db0_0 .net "cin", 0 0, L_0x562b8d16ae50;  alias, 1 drivers
v0x562b8cc10430_0 .net "cout", 0 0, L_0x562b8d16b550;  alias, 1 drivers
v0x562b8cc0e680_0 .net "cout1", 0 0, L_0x562b8d16b2a0;  1 drivers
v0x562b8cc0e720_0 .net "cout2", 0 0, L_0x562b8d16b4c0;  1 drivers
v0x562b8cc0dd00_0 .net "s1", 0 0, L_0x562b8d16b1f0;  1 drivers
S_0x562b8c682dd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c685560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16b1f0 .functor XOR 1, L_0x562b8d16b650, L_0x562b8d16b890, C4<0>, C4<0>;
L_0x562b8d16b2a0 .functor AND 1, L_0x562b8d16b650, L_0x562b8d16b890, C4<1>, C4<1>;
v0x562b8cbb20b0_0 .net "S", 0 0, L_0x562b8d16b1f0;  alias, 1 drivers
v0x562b8cbb2170_0 .net "a", 0 0, L_0x562b8d16b650;  alias, 1 drivers
v0x562b8cbb1730_0 .net "b", 0 0, L_0x562b8d16b890;  alias, 1 drivers
v0x562b8cbaf980_0 .net "cout", 0 0, L_0x562b8d16b2a0;  alias, 1 drivers
S_0x562b8c69dff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c685560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16b330 .functor XOR 1, L_0x562b8d16ae50, L_0x562b8d16b1f0, C4<0>, C4<0>;
L_0x562b8d16b4c0 .functor AND 1, L_0x562b8d16ae50, L_0x562b8d16b1f0, C4<1>, C4<1>;
v0x562b8cbaf000_0 .net "S", 0 0, L_0x562b8d16b330;  alias, 1 drivers
v0x562b8cbaf0a0_0 .net "a", 0 0, L_0x562b8d16ae50;  alias, 1 drivers
v0x562b8cbae110_0 .net "b", 0 0, L_0x562b8d16b1f0;  alias, 1 drivers
v0x562b8cbadd60_0 .net "cout", 0 0, L_0x562b8d16b4c0;  alias, 1 drivers
S_0x562b8c69b820 .scope module, "ins5" "rca_Nbit" 3 112, 3 18 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ccfe4b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d16d9d0 .functor BUFZ 1, L_0x562b8d16bbc0, C4<0>, C4<0>, C4<0>;
L_0x562b8d16db10 .functor BUFZ 1, L_0x562b8d16d580, C4<0>, C4<0>, C4<0>;
v0x562b8cbcdcf0_0 .net "S", 3 0, L_0x562b8d16d930;  alias, 1 drivers
v0x562b8cbcbf40_0 .net "a", 3 0, L_0x562b8d16ba90;  alias, 1 drivers
v0x562b8cbcb5c0_0 .net "b", 3 0, L_0x562b8d169a20;  alias, 1 drivers
v0x562b8cbc9810 .array "carry", 0 4;
v0x562b8cbc9810_0 .net v0x562b8cbc9810 0, 0 0, L_0x562b8d16d9d0; 1 drivers
v0x562b8cbc9810_1 .net v0x562b8cbc9810 1, 0 0, L_0x562b8d16c050; 1 drivers
v0x562b8cbc9810_2 .net v0x562b8cbc9810 2, 0 0, L_0x562b8d16c7b0; 1 drivers
v0x562b8cbc9810_3 .net v0x562b8cbc9810 3, 0 0, L_0x562b8d16ced0; 1 drivers
v0x562b8cbc9810_4 .net v0x562b8cbc9810 4, 0 0, L_0x562b8d16d580; 1 drivers
v0x562b8cbc8e90_0 .net "cin", 0 0, L_0x562b8d16bbc0;  alias, 1 drivers
v0x562b8cbc70e0_0 .net "cout", 0 0, L_0x562b8d16db10;  alias, 1 drivers
L_0x562b8d16c190 .part L_0x562b8d16ba90, 0, 1;
L_0x562b8d16c370 .part L_0x562b8d169a20, 0, 1;
L_0x562b8d16c8f0 .part L_0x562b8d16ba90, 1, 1;
L_0x562b8d16ca20 .part L_0x562b8d169a20, 1, 1;
L_0x562b8d16d010 .part L_0x562b8d16ba90, 2, 1;
L_0x562b8d16d140 .part L_0x562b8d169a20, 2, 1;
L_0x562b8d16d680 .part L_0x562b8d16ba90, 3, 1;
L_0x562b8d16d7b0 .part L_0x562b8d169a20, 3, 1;
L_0x562b8d16d930 .concat8 [ 1 1 1 1], L_0x562b8d16be30, L_0x562b8d16c5e0, L_0x562b8d16cd00, L_0x562b8d16d3b0;
S_0x562b8c6990f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c69b820;
 .timescale 0 0;
P_0x562b8cce35a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c6969c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6990f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16c050 .functor OR 1, L_0x562b8d16bd50, L_0x562b8d16bf30, C4<0>, C4<0>;
v0x562b8cbff1e0_0 .net "S", 0 0, L_0x562b8d16be30;  1 drivers
v0x562b8cbfd430_0 .net "a", 0 0, L_0x562b8d16c190;  1 drivers
v0x562b8cbfcab0_0 .net "b", 0 0, L_0x562b8d16c370;  1 drivers
v0x562b8cbfad00_0 .net "cin", 0 0, L_0x562b8d16d9d0;  alias, 1 drivers
v0x562b8cbfa380_0 .net "cout", 0 0, L_0x562b8d16c050;  alias, 1 drivers
v0x562b8cbfa420_0 .net "cout1", 0 0, L_0x562b8d16bd50;  1 drivers
v0x562b8cbf85d0_0 .net "cout2", 0 0, L_0x562b8d16bf30;  1 drivers
v0x562b8cbf7c50_0 .net "s1", 0 0, L_0x562b8d16bc50;  1 drivers
S_0x562b8c691c80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16bc50 .functor XOR 1, L_0x562b8d16c190, L_0x562b8d16c370, C4<0>, C4<0>;
L_0x562b8d16bd50 .functor AND 1, L_0x562b8d16c190, L_0x562b8d16c370, C4<1>, C4<1>;
v0x562b8cc06770_0 .net "S", 0 0, L_0x562b8d16bc50;  alias, 1 drivers
v0x562b8cc049c0_0 .net "a", 0 0, L_0x562b8d16c190;  alias, 1 drivers
v0x562b8cc04a80_0 .net "b", 0 0, L_0x562b8d16c370;  alias, 1 drivers
v0x562b8cc04040_0 .net "cout", 0 0, L_0x562b8d16bd50;  alias, 1 drivers
S_0x562b8c68f4f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16be30 .functor XOR 1, L_0x562b8d16d9d0, L_0x562b8d16bc50, C4<0>, C4<0>;
L_0x562b8d16bf30 .functor AND 1, L_0x562b8d16d9d0, L_0x562b8d16bc50, C4<1>, C4<1>;
v0x562b8cc02290_0 .net "S", 0 0, L_0x562b8d16be30;  alias, 1 drivers
v0x562b8cc02350_0 .net "a", 0 0, L_0x562b8d16d9d0;  alias, 1 drivers
v0x562b8cc01910_0 .net "b", 0 0, L_0x562b8d16bc50;  alias, 1 drivers
v0x562b8cbffb60_0 .net "cout", 0 0, L_0x562b8d16bf30;  alias, 1 drivers
S_0x562b8c68bf40 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c69b820;
 .timescale 0 0;
P_0x562b8ccabac0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c6897b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c68bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16c7b0 .functor OR 1, L_0x562b8d16c550, L_0x562b8d16c720, C4<0>, C4<0>;
v0x562b8cbee910_0 .net "S", 0 0, L_0x562b8d16c5e0;  1 drivers
v0x562b8cbedf90_0 .net "a", 0 0, L_0x562b8d16c8f0;  1 drivers
v0x562b8cbed010_0 .net "b", 0 0, L_0x562b8d16ca20;  1 drivers
v0x562b8cbecc60_0 .net "cin", 0 0, L_0x562b8d16c050;  alias, 1 drivers
v0x562b8cbec090_0 .net "cout", 0 0, L_0x562b8d16c7b0;  alias, 1 drivers
v0x562b8cbeb850_0 .net "cout1", 0 0, L_0x562b8d16c550;  1 drivers
v0x562b8cbeb8f0_0 .net "cout2", 0 0, L_0x562b8d16c720;  1 drivers
v0x562b8cbeb450_0 .net "s1", 0 0, L_0x562b8d16c4a0;  1 drivers
S_0x562b8c67d2e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6897b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16c4a0 .functor XOR 1, L_0x562b8d16c8f0, L_0x562b8d16ca20, C4<0>, C4<0>;
L_0x562b8d16c550 .functor AND 1, L_0x562b8d16c8f0, L_0x562b8d16ca20, C4<1>, C4<1>;
v0x562b8cbf5ea0_0 .net "S", 0 0, L_0x562b8d16c4a0;  alias, 1 drivers
v0x562b8cbf5520_0 .net "a", 0 0, L_0x562b8d16c8f0;  alias, 1 drivers
v0x562b8cbf55e0_0 .net "b", 0 0, L_0x562b8d16ca20;  alias, 1 drivers
v0x562b8cbf3770_0 .net "cout", 0 0, L_0x562b8d16c550;  alias, 1 drivers
S_0x562b8c66f410 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6897b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16c5e0 .functor XOR 1, L_0x562b8d16c050, L_0x562b8d16c4a0, C4<0>, C4<0>;
L_0x562b8d16c720 .functor AND 1, L_0x562b8d16c050, L_0x562b8d16c4a0, C4<1>, C4<1>;
v0x562b8cbf2df0_0 .net "S", 0 0, L_0x562b8d16c5e0;  alias, 1 drivers
v0x562b8cbf2eb0_0 .net "a", 0 0, L_0x562b8d16c050;  alias, 1 drivers
v0x562b8cbf1040_0 .net "b", 0 0, L_0x562b8d16c4a0;  alias, 1 drivers
v0x562b8cbf06c0_0 .net "cout", 0 0, L_0x562b8d16c720;  alias, 1 drivers
S_0x562b8c675c90 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c69b820;
 .timescale 0 0;
P_0x562b8cc82660 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c657ba0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c675c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16ced0 .functor OR 1, L_0x562b8d16cc70, L_0x562b8d16ce40, C4<0>, C4<0>;
v0x562b8cbe2070_0 .net "S", 0 0, L_0x562b8d16cd00;  1 drivers
v0x562b8cbe02c0_0 .net "a", 0 0, L_0x562b8d16d010;  1 drivers
v0x562b8cbdf940_0 .net "b", 0 0, L_0x562b8d16d140;  1 drivers
v0x562b8cbddb90_0 .net "cin", 0 0, L_0x562b8d16c7b0;  alias, 1 drivers
v0x562b8cbdd210_0 .net "cout", 0 0, L_0x562b8d16ced0;  alias, 1 drivers
v0x562b8cbdb460_0 .net "cout1", 0 0, L_0x562b8d16cc70;  1 drivers
v0x562b8cbdb500_0 .net "cout2", 0 0, L_0x562b8d16ce40;  1 drivers
v0x562b8cbdaae0_0 .net "s1", 0 0, L_0x562b8d16cbe0;  1 drivers
S_0x562b8c66cf50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c657ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16cbe0 .functor XOR 1, L_0x562b8d16d010, L_0x562b8d16d140, C4<0>, C4<0>;
L_0x562b8d16cc70 .functor AND 1, L_0x562b8d16d010, L_0x562b8d16d140, C4<1>, C4<1>;
v0x562b8cbe9890_0 .net "S", 0 0, L_0x562b8d16cbe0;  alias, 1 drivers
v0x562b8cbe7850_0 .net "a", 0 0, L_0x562b8d16d010;  alias, 1 drivers
v0x562b8cbe7910_0 .net "b", 0 0, L_0x562b8d16d140;  alias, 1 drivers
v0x562b8cbe6ed0_0 .net "cout", 0 0, L_0x562b8d16cc70;  alias, 1 drivers
S_0x562b8c66a780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c657ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16cd00 .functor XOR 1, L_0x562b8d16c7b0, L_0x562b8d16cbe0, C4<0>, C4<0>;
L_0x562b8d16ce40 .functor AND 1, L_0x562b8d16c7b0, L_0x562b8d16cbe0, C4<1>, C4<1>;
v0x562b8cbe5120_0 .net "S", 0 0, L_0x562b8d16cd00;  alias, 1 drivers
v0x562b8cbe51e0_0 .net "a", 0 0, L_0x562b8d16c7b0;  alias, 1 drivers
v0x562b8cbe47a0_0 .net "b", 0 0, L_0x562b8d16cbe0;  alias, 1 drivers
v0x562b8cbe29f0_0 .net "cout", 0 0, L_0x562b8d16ce40;  alias, 1 drivers
S_0x562b8c668050 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c69b820;
 .timescale 0 0;
P_0x562b8cc1a5a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c665920 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c668050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16d580 .functor OR 1, L_0x562b8d16d320, L_0x562b8d16d4f0, C4<0>, C4<0>;
v0x562b8cbd5ae0_0 .net "S", 0 0, L_0x562b8d16d3b0;  1 drivers
v0x562b8cbd5510_0 .net "a", 0 0, L_0x562b8d16d680;  1 drivers
v0x562b8cbd34d0_0 .net "b", 0 0, L_0x562b8d16d7b0;  1 drivers
v0x562b8cbd2b50_0 .net "cin", 0 0, L_0x562b8d16ced0;  alias, 1 drivers
v0x562b8cbd0da0_0 .net "cout", 0 0, L_0x562b8d16d580;  alias, 1 drivers
v0x562b8cbd0420_0 .net "cout1", 0 0, L_0x562b8d16d320;  1 drivers
v0x562b8cbd04c0_0 .net "cout2", 0 0, L_0x562b8d16d4f0;  1 drivers
v0x562b8cbce670_0 .net "s1", 0 0, L_0x562b8d16d270;  1 drivers
S_0x562b8c649ac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c665920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16d270 .functor XOR 1, L_0x562b8d16d680, L_0x562b8d16d7b0, C4<0>, C4<0>;
L_0x562b8d16d320 .functor AND 1, L_0x562b8d16d680, L_0x562b8d16d7b0, C4<1>, C4<1>;
v0x562b8cbd8d30_0 .net "S", 0 0, L_0x562b8d16d270;  alias, 1 drivers
v0x562b8cbd8df0_0 .net "a", 0 0, L_0x562b8d16d680;  alias, 1 drivers
v0x562b8cbd83b0_0 .net "b", 0 0, L_0x562b8d16d7b0;  alias, 1 drivers
v0x562b8cbd74c0_0 .net "cout", 0 0, L_0x562b8d16d320;  alias, 1 drivers
S_0x562b8c647330 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c665920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16d3b0 .functor XOR 1, L_0x562b8d16ced0, L_0x562b8d16d270, C4<0>, C4<0>;
L_0x562b8d16d4f0 .functor AND 1, L_0x562b8d16ced0, L_0x562b8d16d270, C4<1>, C4<1>;
v0x562b8cbd7110_0 .net "S", 0 0, L_0x562b8d16d3b0;  alias, 1 drivers
v0x562b8cbd71b0_0 .net "a", 0 0, L_0x562b8d16ced0;  alias, 1 drivers
v0x562b8cbd6720_0 .net "b", 0 0, L_0x562b8d16d270;  alias, 1 drivers
v0x562b8cbd5ee0_0 .net "cout", 0 0, L_0x562b8d16d4f0;  alias, 1 drivers
S_0x562b8c662550 .scope module, "ins6" "rca_Nbit" 3 116, 3 18 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cc01a10 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70dda08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d171bb0 .functor BUFZ 1, L_0x7f38f70dda08, C4<0>, C4<0>, C4<0>;
L_0x562b8d171c40 .functor BUFZ 1, L_0x562b8d171720, C4<0>, C4<0>, C4<0>;
v0x562b8cb5ce70_0 .net "S", 7 0, L_0x562b8d171b10;  alias, 1 drivers
v0x562b8cb5b0c0_0 .net "a", 7 0, L_0x562b8d16dba0;  alias, 1 drivers
v0x562b8cb5a740_0 .net "b", 7 0, L_0x562b8d16dc90;  alias, 1 drivers
v0x562b8cb58990 .array "carry", 0 8;
v0x562b8cb58990_0 .net v0x562b8cb58990 0, 0 0, L_0x562b8d171bb0; 1 drivers
v0x562b8cb58990_1 .net v0x562b8cb58990 1, 0 0, L_0x562b8d16e420; 1 drivers
v0x562b8cb58990_2 .net v0x562b8cb58990 2, 0 0, L_0x562b8d16eb40; 1 drivers
v0x562b8cb58990_3 .net v0x562b8cb58990 3, 0 0, L_0x562b8d16f2f0; 1 drivers
v0x562b8cb58990_4 .net v0x562b8cb58990 4, 0 0, L_0x562b8d16f9a0; 1 drivers
v0x562b8cb58990_5 .net v0x562b8cb58990 5, 0 0, L_0x562b8d1700f0; 1 drivers
v0x562b8cb58990_6 .net v0x562b8cb58990 6, 0 0, L_0x562b8d1707a0; 1 drivers
v0x562b8cb58990_7 .net v0x562b8cb58990 7, 0 0, L_0x562b8d171010; 1 drivers
v0x562b8cb58990_8 .net v0x562b8cb58990 8, 0 0, L_0x562b8d171720; 1 drivers
v0x562b8cb58010_0 .net "cin", 0 0, L_0x7f38f70dda08;  1 drivers
v0x562b8cb57120_0 .net "cout", 0 0, L_0x562b8d171c40;  alias, 1 drivers
L_0x562b8d16e560 .part L_0x562b8d16dba0, 0, 1;
L_0x562b8d16e6b0 .part L_0x562b8d16dc90, 0, 1;
L_0x562b8d16ec80 .part L_0x562b8d16dba0, 1, 1;
L_0x562b8d16ee40 .part L_0x562b8d16dc90, 1, 1;
L_0x562b8d16f430 .part L_0x562b8d16dba0, 2, 1;
L_0x562b8d16f560 .part L_0x562b8d16dc90, 2, 1;
L_0x562b8d16fae0 .part L_0x562b8d16dba0, 3, 1;
L_0x562b8d16fc10 .part L_0x562b8d16dc90, 3, 1;
L_0x562b8d170230 .part L_0x562b8d16dba0, 4, 1;
L_0x562b8d170360 .part L_0x562b8d16dc90, 4, 1;
L_0x562b8d1708e0 .part L_0x562b8d16dba0, 5, 1;
L_0x562b8d170b20 .part L_0x562b8d16dc90, 5, 1;
L_0x562b8d171150 .part L_0x562b8d16dba0, 6, 1;
L_0x562b8d171280 .part L_0x562b8d16dc90, 6, 1;
L_0x562b8d171820 .part L_0x562b8d16dba0, 7, 1;
L_0x562b8d171950 .part L_0x562b8d16dc90, 7, 1;
LS_0x562b8d171b10_0_0 .concat8 [ 1 1 1 1], L_0x562b8d16e170, L_0x562b8d16e920, L_0x562b8d16f120, L_0x562b8d16f7d0;
LS_0x562b8d171b10_0_4 .concat8 [ 1 1 1 1], L_0x562b8d16fed0, L_0x562b8d1705d0, L_0x562b8d170e80, L_0x562b8d171500;
L_0x562b8d171b10 .concat8 [ 4 4 0 0], LS_0x562b8d171b10_0_0, LS_0x562b8d171b10_0_4;
S_0x562b8c65fd80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c662550;
 .timescale 0 0;
P_0x562b8cbed110 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c65d650 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c65fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16e420 .functor OR 1, L_0x562b8d16e090, L_0x562b8d16e300, C4<0>, C4<0>;
v0x562b8cbc1980_0 .net "S", 0 0, L_0x562b8d16e170;  1 drivers
v0x562b8cbc1a40_0 .net "a", 0 0, L_0x562b8d16e560;  1 drivers
v0x562b8cbc1580_0 .net "b", 0 0, L_0x562b8d16e6b0;  1 drivers
v0x562b8cb09c80_0 .net "cin", 0 0, L_0x562b8d171bb0;  alias, 1 drivers
v0x562b8cb96510_0 .net "cout", 0 0, L_0x562b8d16e420;  alias, 1 drivers
v0x562b8cb81af0_0 .net "cout1", 0 0, L_0x562b8d16e090;  1 drivers
v0x562b8cb81b90_0 .net "cout2", 0 0, L_0x562b8d16e300;  1 drivers
v0x562b8cace210_0 .net "s1", 0 0, L_0x562b8d16df80;  1 drivers
S_0x562b8c65af20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c65d650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16df80 .functor XOR 1, L_0x562b8d16e560, L_0x562b8d16e6b0, C4<0>, C4<0>;
L_0x562b8d16e090 .functor AND 1, L_0x562b8d16e560, L_0x562b8d16e6b0, C4<1>, C4<1>;
v0x562b8cbc6760_0 .net "S", 0 0, L_0x562b8d16df80;  alias, 1 drivers
v0x562b8cbc6820_0 .net "a", 0 0, L_0x562b8d16e560;  alias, 1 drivers
v0x562b8cbc49b0_0 .net "b", 0 0, L_0x562b8d16e6b0;  alias, 1 drivers
v0x562b8cbc4030_0 .net "cout", 0 0, L_0x562b8d16e090;  alias, 1 drivers
S_0x562b8c6561e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c65d650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16e170 .functor XOR 1, L_0x562b8d171bb0, L_0x562b8d16df80, C4<0>, C4<0>;
L_0x562b8d16e300 .functor AND 1, L_0x562b8d171bb0, L_0x562b8d16df80, C4<1>, C4<1>;
v0x562b8cbc3140_0 .net "S", 0 0, L_0x562b8d16e170;  alias, 1 drivers
v0x562b8cbc31e0_0 .net "a", 0 0, L_0x562b8d171bb0;  alias, 1 drivers
v0x562b8cbc2d90_0 .net "b", 0 0, L_0x562b8d16df80;  alias, 1 drivers
v0x562b8cbc21c0_0 .net "cout", 0 0, L_0x562b8d16e300;  alias, 1 drivers
S_0x562b8c653a50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c662550;
 .timescale 0 0;
P_0x562b8cbc1680 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c6504a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c653a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16eb40 .functor OR 1, L_0x562b8d16e890, L_0x562b8d16eab0, C4<0>, C4<0>;
v0x562b8cba5e10_0 .net "S", 0 0, L_0x562b8d16e920;  1 drivers
v0x562b8cba5490_0 .net "a", 0 0, L_0x562b8d16ec80;  1 drivers
v0x562b8cba36e0_0 .net "b", 0 0, L_0x562b8d16ee40;  1 drivers
v0x562b8cba2d60_0 .net "cin", 0 0, L_0x562b8d16e420;  alias, 1 drivers
v0x562b8cba0fb0_0 .net "cout", 0 0, L_0x562b8d16eb40;  alias, 1 drivers
v0x562b8cba0630_0 .net "cout1", 0 0, L_0x562b8d16e890;  1 drivers
v0x562b8cba06d0_0 .net "cout2", 0 0, L_0x562b8d16eab0;  1 drivers
v0x562b8cb9e880_0 .net "s1", 0 0, L_0x562b8d16e7e0;  1 drivers
S_0x562b8c64dd10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6504a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16e7e0 .functor XOR 1, L_0x562b8d16ec80, L_0x562b8d16ee40, C4<0>, C4<0>;
L_0x562b8d16e890 .functor AND 1, L_0x562b8d16ec80, L_0x562b8d16ee40, C4<1>, C4<1>;
v0x562b8cb809f0_0 .net "S", 0 0, L_0x562b8d16e7e0;  alias, 1 drivers
v0x562b8cb80ab0_0 .net "a", 0 0, L_0x562b8d16ec80;  alias, 1 drivers
v0x562b8cb75d80_0 .net "b", 0 0, L_0x562b8d16ee40;  alias, 1 drivers
v0x562b8cacdf70_0 .net "cout", 0 0, L_0x562b8d16e890;  alias, 1 drivers
S_0x562b8c641840 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6504a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16e920 .functor XOR 1, L_0x562b8d16e420, L_0x562b8d16e7e0, C4<0>, C4<0>;
L_0x562b8d16eab0 .functor AND 1, L_0x562b8d16e420, L_0x562b8d16e7e0, C4<1>, C4<1>;
v0x562b8cbaa580_0 .net "S", 0 0, L_0x562b8d16e920;  alias, 1 drivers
v0x562b8cbaa640_0 .net "a", 0 0, L_0x562b8d16e420;  alias, 1 drivers
v0x562b8cba8540_0 .net "b", 0 0, L_0x562b8d16e7e0;  alias, 1 drivers
v0x562b8cba7bc0_0 .net "cout", 0 0, L_0x562b8d16eab0;  alias, 1 drivers
S_0x562b8c633970 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c662550;
 .timescale 0 0;
P_0x562b8cba37e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c63a1f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c633970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16f2f0 .functor OR 1, L_0x562b8d16f090, L_0x562b8d16f260, C4<0>, C4<0>;
v0x562b8cb97e00_0 .net "S", 0 0, L_0x562b8d16f120;  1 drivers
v0x562b8cb97410_0 .net "a", 0 0, L_0x562b8d16f430;  1 drivers
v0x562b8cb96bd0_0 .net "b", 0 0, L_0x562b8d16f560;  1 drivers
v0x562b8cb967d0_0 .net "cin", 0 0, L_0x562b8d16eb40;  alias, 1 drivers
v0x562b8cb6aab0_0 .net "cout", 0 0, L_0x562b8d16f2f0;  alias, 1 drivers
v0x562b8cb6a380_0 .net "cout1", 0 0, L_0x562b8d16f090;  1 drivers
v0x562b8cb6a420_0 .net "cout2", 0 0, L_0x562b8d16f260;  1 drivers
v0x562b8cb682d0_0 .net "s1", 0 0, L_0x562b8d16f000;  1 drivers
S_0x562b8c6b4e10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c63a1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16f000 .functor XOR 1, L_0x562b8d16f430, L_0x562b8d16f560, C4<0>, C4<0>;
L_0x562b8d16f090 .functor AND 1, L_0x562b8d16f430, L_0x562b8d16f560, C4<1>, C4<1>;
v0x562b8cb9df00_0 .net "S", 0 0, L_0x562b8d16f000;  alias, 1 drivers
v0x562b8cb9dfc0_0 .net "a", 0 0, L_0x562b8d16f430;  alias, 1 drivers
v0x562b8cb9c150_0 .net "b", 0 0, L_0x562b8d16f560;  alias, 1 drivers
v0x562b8cb9b7d0_0 .net "cout", 0 0, L_0x562b8d16f090;  alias, 1 drivers
S_0x562b8c6b2710 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c63a1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16f120 .functor XOR 1, L_0x562b8d16eb40, L_0x562b8d16f000, C4<0>, C4<0>;
L_0x562b8d16f260 .functor AND 1, L_0x562b8d16eb40, L_0x562b8d16f000, C4<1>, C4<1>;
v0x562b8cb99a20_0 .net "S", 0 0, L_0x562b8d16f120;  alias, 1 drivers
v0x562b8cb99ae0_0 .net "a", 0 0, L_0x562b8d16eb40;  alias, 1 drivers
v0x562b8cb990a0_0 .net "b", 0 0, L_0x562b8d16f000;  alias, 1 drivers
v0x562b8cb981b0_0 .net "cout", 0 0, L_0x562b8d16f260;  alias, 1 drivers
S_0x562b8c630560 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c662550;
 .timescale 0 0;
P_0x562b8cb96cd0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c62de20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c630560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d16f9a0 .functor OR 1, L_0x562b8d16f740, L_0x562b8d16f910, C4<0>, C4<0>;
v0x562b8cb61850_0 .net "S", 0 0, L_0x562b8d16f7d0;  1 drivers
v0x562b8cb60c80_0 .net "a", 0 0, L_0x562b8d16fae0;  1 drivers
v0x562b8cb60440_0 .net "b", 0 0, L_0x562b8d16fc10;  1 drivers
v0x562b8cb60040_0 .net "cin", 0 0, L_0x562b8d16f2f0;  alias, 1 drivers
v0x562b8cb96200_0 .net "cout", 0 0, L_0x562b8d16f9a0;  alias, 1 drivers
v0x562b8cb941c0_0 .net "cout1", 0 0, L_0x562b8d16f740;  1 drivers
v0x562b8cb94260_0 .net "cout2", 0 0, L_0x562b8d16f910;  1 drivers
v0x562b8cb93840_0 .net "s1", 0 0, L_0x562b8d16f690;  1 drivers
S_0x562b8c62b6f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c62de20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16f690 .functor XOR 1, L_0x562b8d16fae0, L_0x562b8d16fc10, C4<0>, C4<0>;
L_0x562b8d16f740 .functor AND 1, L_0x562b8d16fae0, L_0x562b8d16fc10, C4<1>, C4<1>;
v0x562b8cb67950_0 .net "S", 0 0, L_0x562b8d16f690;  alias, 1 drivers
v0x562b8cb679f0_0 .net "a", 0 0, L_0x562b8d16fae0;  alias, 1 drivers
v0x562b8cb65ba0_0 .net "b", 0 0, L_0x562b8d16fc10;  alias, 1 drivers
v0x562b8cb65220_0 .net "cout", 0 0, L_0x562b8d16f740;  alias, 1 drivers
S_0x562b8c628fc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c62de20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16f7d0 .functor XOR 1, L_0x562b8d16f2f0, L_0x562b8d16f690, C4<0>, C4<0>;
L_0x562b8d16f910 .functor AND 1, L_0x562b8d16f2f0, L_0x562b8d16f690, C4<1>, C4<1>;
v0x562b8cb63470_0 .net "S", 0 0, L_0x562b8d16f7d0;  alias, 1 drivers
v0x562b8cb63510_0 .net "a", 0 0, L_0x562b8d16f2f0;  alias, 1 drivers
v0x562b8cb62af0_0 .net "b", 0 0, L_0x562b8d16f690;  alias, 1 drivers
v0x562b8cb61c00_0 .net "cout", 0 0, L_0x562b8d16f910;  alias, 1 drivers
S_0x562b8c603b80 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c662550;
 .timescale 0 0;
P_0x562b8c737ae0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c5d9400 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c603b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1700f0 .functor OR 1, L_0x562b8d16fe40, L_0x562b8d170060, C4<0>, C4<0>;
v0x562b8cb8a500_0 .net "S", 0 0, L_0x562b8d16fed0;  1 drivers
v0x562b8cb89b80_0 .net "a", 0 0, L_0x562b8d170230;  1 drivers
v0x562b8cb87dd0_0 .net "b", 0 0, L_0x562b8d170360;  1 drivers
v0x562b8cb87450_0 .net "cin", 0 0, L_0x562b8d16f9a0;  alias, 1 drivers
v0x562b8cb856a0_0 .net "cout", 0 0, L_0x562b8d1700f0;  alias, 1 drivers
v0x562b8cb84d20_0 .net "cout1", 0 0, L_0x562b8d16fe40;  1 drivers
v0x562b8cb84dc0_0 .net "cout2", 0 0, L_0x562b8d170060;  1 drivers
v0x562b8cb83e30_0 .net "s1", 0 0, L_0x562b8d16fd90;  1 drivers
S_0x562b8c601db0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5d9400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16fd90 .functor XOR 1, L_0x562b8d170230, L_0x562b8d170360, C4<0>, C4<0>;
L_0x562b8d16fe40 .functor AND 1, L_0x562b8d170230, L_0x562b8d170360, C4<1>, C4<1>;
v0x562b8cb91a90_0 .net "S", 0 0, L_0x562b8d16fd90;  alias, 1 drivers
v0x562b8cb91b50_0 .net "a", 0 0, L_0x562b8d170230;  alias, 1 drivers
v0x562b8cb91110_0 .net "b", 0 0, L_0x562b8d170360;  alias, 1 drivers
v0x562b8cb8f360_0 .net "cout", 0 0, L_0x562b8d16fe40;  alias, 1 drivers
S_0x562b8c5ff580 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5d9400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d16fed0 .functor XOR 1, L_0x562b8d16f9a0, L_0x562b8d16fd90, C4<0>, C4<0>;
L_0x562b8d170060 .functor AND 1, L_0x562b8d16f9a0, L_0x562b8d16fd90, C4<1>, C4<1>;
v0x562b8cb8e9e0_0 .net "S", 0 0, L_0x562b8d16fed0;  alias, 1 drivers
v0x562b8cb8eaa0_0 .net "a", 0 0, L_0x562b8d16f9a0;  alias, 1 drivers
v0x562b8cb8cc30_0 .net "b", 0 0, L_0x562b8d16fd90;  alias, 1 drivers
v0x562b8cb8c2b0_0 .net "cout", 0 0, L_0x562b8d170060;  alias, 1 drivers
S_0x562b8c5fce50 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c662550;
 .timescale 0 0;
P_0x562b8cb87ed0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c5fa720 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5fce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1707a0 .functor OR 1, L_0x562b8d170540, L_0x562b8d170710, C4<0>, C4<0>;
v0x562b8cb7d9f0_0 .net "S", 0 0, L_0x562b8d1705d0;  1 drivers
v0x562b8cb7bc40_0 .net "a", 0 0, L_0x562b8d1708e0;  1 drivers
v0x562b8cb7b2c0_0 .net "b", 0 0, L_0x562b8d170b20;  1 drivers
v0x562b8cb79510_0 .net "cin", 0 0, L_0x562b8d1700f0;  alias, 1 drivers
v0x562b8cb78b90_0 .net "cout", 0 0, L_0x562b8d1707a0;  alias, 1 drivers
v0x562b8cb77ca0_0 .net "cout1", 0 0, L_0x562b8d170540;  1 drivers
v0x562b8cb77d40_0 .net "cout2", 0 0, L_0x562b8d170710;  1 drivers
v0x562b8cb778f0_0 .net "s1", 0 0, L_0x562b8d170490;  1 drivers
S_0x562b8c5f7ff0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5fa720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d170490 .functor XOR 1, L_0x562b8d1708e0, L_0x562b8d170b20, C4<0>, C4<0>;
L_0x562b8d170540 .functor AND 1, L_0x562b8d1708e0, L_0x562b8d170b20, C4<1>, C4<1>;
v0x562b8cb83a80_0 .net "S", 0 0, L_0x562b8d170490;  alias, 1 drivers
v0x562b8cb83b20_0 .net "a", 0 0, L_0x562b8d1708e0;  alias, 1 drivers
v0x562b8cb82eb0_0 .net "b", 0 0, L_0x562b8d170b20;  alias, 1 drivers
v0x562b8cb82530_0 .net "cout", 0 0, L_0x562b8d170540;  alias, 1 drivers
S_0x562b8c5f58c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5fa720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1705d0 .functor XOR 1, L_0x562b8d1700f0, L_0x562b8d170490, C4<0>, C4<0>;
L_0x562b8d170710 .functor AND 1, L_0x562b8d1700f0, L_0x562b8d170490, C4<1>, C4<1>;
v0x562b8cb82090_0 .net "S", 0 0, L_0x562b8d1705d0;  alias, 1 drivers
v0x562b8cb82130_0 .net "a", 0 0, L_0x562b8d1700f0;  alias, 1 drivers
v0x562b8cb80420_0 .net "b", 0 0, L_0x562b8d170490;  alias, 1 drivers
v0x562b8cb7e370_0 .net "cout", 0 0, L_0x562b8d170710;  alias, 1 drivers
S_0x562b8c5f3190 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c662550;
 .timescale 0 0;
P_0x562b8cb7b3c0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c5f0a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5f3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d171010 .functor OR 1, L_0x562b8d170df0, L_0x562b8d170f80, C4<0>, C4<0>;
v0x562b8cb71240_0 .net "S", 0 0, L_0x562b8d170e80;  1 drivers
v0x562b8cb708c0_0 .net "a", 0 0, L_0x562b8d171150;  1 drivers
v0x562b8cb6eb10_0 .net "b", 0 0, L_0x562b8d171280;  1 drivers
v0x562b8cb6e190_0 .net "cin", 0 0, L_0x562b8d1707a0;  alias, 1 drivers
v0x562b8cb6d2a0_0 .net "cout", 0 0, L_0x562b8d171010;  alias, 1 drivers
v0x562b8cb6cef0_0 .net "cout1", 0 0, L_0x562b8d170df0;  1 drivers
v0x562b8cb6cf90_0 .net "cout2", 0 0, L_0x562b8d170f80;  1 drivers
v0x562b8cb6c320_0 .net "s1", 0 0, L_0x562b8d170d40;  1 drivers
S_0x562b8c5c1ae0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5f0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d170d40 .functor XOR 1, L_0x562b8d171150, L_0x562b8d171280, C4<0>, C4<0>;
L_0x562b8d170df0 .functor AND 1, L_0x562b8d171150, L_0x562b8d171280, C4<1>, C4<1>;
v0x562b8cb76d20_0 .net "S", 0 0, L_0x562b8d170d40;  alias, 1 drivers
v0x562b8cb76dc0_0 .net "a", 0 0, L_0x562b8d171150;  alias, 1 drivers
v0x562b8cb764e0_0 .net "b", 0 0, L_0x562b8d171280;  alias, 1 drivers
v0x562b8cb760e0_0 .net "cout", 0 0, L_0x562b8d170df0;  alias, 1 drivers
S_0x562b8c5bf310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5f0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d170e80 .functor XOR 1, L_0x562b8d1707a0, L_0x562b8d170d40, C4<0>, C4<0>;
L_0x562b8d170f80 .functor AND 1, L_0x562b8d1707a0, L_0x562b8d170d40, C4<1>, C4<1>;
v0x562b8cb75a20_0 .net "S", 0 0, L_0x562b8d170e80;  alias, 1 drivers
v0x562b8cb75ac0_0 .net "a", 0 0, L_0x562b8d1707a0;  alias, 1 drivers
v0x562b8cb73970_0 .net "b", 0 0, L_0x562b8d170d40;  alias, 1 drivers
v0x562b8cb72ff0_0 .net "cout", 0 0, L_0x562b8d170f80;  alias, 1 drivers
S_0x562b8c5bcbe0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c662550;
 .timescale 0 0;
P_0x562b8cb6ec10 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c5ba4b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5bcbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d171720 .functor OR 1, L_0x562b8d171470, L_0x562b8d171690, C4<0>, C4<0>;
v0x562b8cb4a3e0_0 .net "S", 0 0, L_0x562b8d171500;  1 drivers
v0x562b8cb491a0_0 .net "a", 0 0, L_0x562b8d171820;  1 drivers
v0x562b8cb431f0_0 .net "b", 0 0, L_0x562b8d171950;  1 drivers
v0x562b8cb35410_0 .net "cin", 0 0, L_0x562b8d171010;  alias, 1 drivers
v0x562b8cb25590_0 .net "cout", 0 0, L_0x562b8d171720;  alias, 1 drivers
v0x562b8cb5f8a0_0 .net "cout1", 0 0, L_0x562b8d171470;  1 drivers
v0x562b8cb5f940_0 .net "cout2", 0 0, L_0x562b8d171690;  1 drivers
v0x562b8cb5d7f0_0 .net "s1", 0 0, L_0x562b8d170cd0;  1 drivers
S_0x562b8c5eda30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5ba4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d170cd0 .functor XOR 1, L_0x562b8d171820, L_0x562b8d171950, C4<0>, C4<0>;
L_0x562b8d171470 .functor AND 1, L_0x562b8d171820, L_0x562b8d171950, C4<1>, C4<1>;
v0x562b8cb6b9a0_0 .net "S", 0 0, L_0x562b8d170cd0;  alias, 1 drivers
v0x562b8cb6ba40_0 .net "a", 0 0, L_0x562b8d171820;  alias, 1 drivers
v0x562b8cb6b500_0 .net "b", 0 0, L_0x562b8d171950;  alias, 1 drivers
v0x562b8cb2ddc0_0 .net "cout", 0 0, L_0x562b8d171470;  alias, 1 drivers
S_0x562b8c5eb200 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5ba4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d171500 .functor XOR 1, L_0x562b8d171010, L_0x562b8d170cd0, C4<0>, C4<0>;
L_0x562b8d171690 .functor AND 1, L_0x562b8d171010, L_0x562b8d170cd0, C4<1>, C4<1>;
v0x562b8cb26e60_0 .net "S", 0 0, L_0x562b8d171500;  alias, 1 drivers
v0x562b8cb26f00_0 .net "a", 0 0, L_0x562b8d171010;  alias, 1 drivers
v0x562b8cb26a80_0 .net "b", 0 0, L_0x562b8d170cd0;  alias, 1 drivers
v0x562b8cb55200_0 .net "cout", 0 0, L_0x562b8d171690;  alias, 1 drivers
S_0x562b8c5e8ad0 .scope module, "ins69" "twos_compliment" 3 109, 3 60 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8c6fdfd0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d167ab0 .functor NOT 4, L_0x562b8d167810, C4<0000>, C4<0000>, C4<0000>;
v0x562b8cb2a040_0 .net "cout", 0 0, L_0x562b8d169900;  1 drivers
v0x562b8cb2cb20_0 .net "i", 3 0, L_0x562b8d167810;  alias, 1 drivers
v0x562b8cb2b400_0 .net "o", 3 0, L_0x562b8d1697d0;  alias, 1 drivers
v0x562b8cb2aa80_0 .net "temp2", 3 0, L_0x562b8d167ab0;  1 drivers
S_0x562b8c5e63a0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c5e8ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6f69b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dd858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d169870 .functor BUFZ 1, L_0x7f38f70dd858, C4<0>, C4<0>, C4<0>;
L_0x562b8d169900 .functor BUFZ 1, L_0x562b8d169390, C4<0>, C4<0>, C4<0>;
v0x562b8cb2e710_0 .net "S", 3 0, L_0x562b8d1697d0;  alias, 1 drivers
v0x562b8cb26370_0 .net "a", 3 0, L_0x562b8d167ab0;  alias, 1 drivers
L_0x7f38f70dd810 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cb24fa0_0 .net "b", 3 0, L_0x7f38f70dd810;  1 drivers
v0x562b8cb24790 .array "carry", 0 4;
v0x562b8cb24790_0 .net v0x562b8cb24790 0, 0 0, L_0x562b8d169870; 1 drivers
v0x562b8cb24790_1 .net v0x562b8cb24790 1, 0 0, L_0x562b8d167ef0; 1 drivers
v0x562b8cb24790_2 .net v0x562b8cb24790 2, 0 0, L_0x562b8d168520; 1 drivers
v0x562b8cb24790_3 .net v0x562b8cb24790 3, 0 0, L_0x562b8d168c90; 1 drivers
v0x562b8cb24790_4 .net v0x562b8cb24790 4, 0 0, L_0x562b8d169390; 1 drivers
v0x562b8cb29cb0_0 .net "cin", 0 0, L_0x7f38f70dd858;  1 drivers
v0x562b8cb2d2f0_0 .net "cout", 0 0, L_0x562b8d169900;  alias, 1 drivers
L_0x562b8d167ff0 .part L_0x562b8d167ab0, 0, 1;
L_0x562b8d168120 .part L_0x7f38f70dd810, 0, 1;
L_0x562b8d168660 .part L_0x562b8d167ab0, 1, 1;
L_0x562b8d168820 .part L_0x7f38f70dd810, 1, 1;
L_0x562b8d168dd0 .part L_0x562b8d167ab0, 2, 1;
L_0x562b8d168f00 .part L_0x7f38f70dd810, 2, 1;
L_0x562b8d169490 .part L_0x562b8d167ab0, 3, 1;
L_0x562b8d1695c0 .part L_0x7f38f70dd810, 3, 1;
L_0x562b8d1697d0 .concat8 [ 1 1 1 1], L_0x562b8d167ca0, L_0x562b8d168350, L_0x562b8d168a70, L_0x562b8d169170;
S_0x562b8c5e3c70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c5e63a0;
 .timescale 0 0;
P_0x562b8c6f35d0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c5e1540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5e3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d167ef0 .functor OR 1, L_0x562b8d167be0, L_0x562b8d167df0, C4<0>, C4<0>;
v0x562b8cb3a3a0_0 .net "S", 0 0, L_0x562b8d167ca0;  1 drivers
v0x562b8cb39a20_0 .net "a", 0 0, L_0x562b8d167ff0;  1 drivers
v0x562b8cb38b30_0 .net "b", 0 0, L_0x562b8d168120;  1 drivers
v0x562b8cb38780_0 .net "cin", 0 0, L_0x562b8d169870;  alias, 1 drivers
v0x562b8cb37bb0_0 .net "cout", 0 0, L_0x562b8d167ef0;  alias, 1 drivers
v0x562b8cb37c50_0 .net "cout1", 0 0, L_0x562b8d167be0;  1 drivers
v0x562b8cb37230_0 .net "cout2", 0 0, L_0x562b8d167df0;  1 drivers
v0x562b8cb36d90_0 .net "s1", 0 0, L_0x562b8d167b20;  1 drivers
S_0x562b8c5dee10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5e1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d167b20 .functor XOR 1, L_0x562b8d167ff0, L_0x562b8d168120, C4<0>, C4<0>;
L_0x562b8d167be0 .functor AND 1, L_0x562b8d167ff0, L_0x562b8d168120, C4<1>, C4<1>;
v0x562b8cb56d70_0 .net "S", 0 0, L_0x562b8d167b20;  alias, 1 drivers
v0x562b8cb56e10_0 .net "a", 0 0, L_0x562b8d167ff0;  alias, 1 drivers
v0x562b8cb561a0_0 .net "b", 0 0, L_0x562b8d168120;  alias, 1 drivers
v0x562b8cb55960_0 .net "cout", 0 0, L_0x562b8d167be0;  alias, 1 drivers
S_0x562b8c5dc6e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5e1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d167ca0 .functor XOR 1, L_0x562b8d169870, L_0x562b8d167b20, C4<0>, C4<0>;
L_0x562b8d167df0 .functor AND 1, L_0x562b8d169870, L_0x562b8d167b20, C4<1>, C4<1>;
v0x562b8cb55560_0 .net "S", 0 0, L_0x562b8d167ca0;  alias, 1 drivers
v0x562b8cb55620_0 .net "a", 0 0, L_0x562b8d169870;  alias, 1 drivers
v0x562b8cb3cbe0_0 .net "b", 0 0, L_0x562b8d167b20;  alias, 1 drivers
v0x562b8cb3c4b0_0 .net "cout", 0 0, L_0x562b8d167df0;  alias, 1 drivers
S_0x562b8c5d7b80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c5e63a0;
 .timescale 0 0;
P_0x562b8cb38c30 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c5d53b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5d7b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d168520 .functor OR 1, L_0x562b8d1682c0, L_0x562b8d168490, C4<0>, C4<0>;
v0x562b8cb4d610_0 .net "S", 0 0, L_0x562b8d168350;  1 drivers
v0x562b8cb4c720_0 .net "a", 0 0, L_0x562b8d168660;  1 drivers
v0x562b8cb4c370_0 .net "b", 0 0, L_0x562b8d168820;  1 drivers
v0x562b8cb4b7a0_0 .net "cin", 0 0, L_0x562b8d167ef0;  alias, 1 drivers
v0x562b8cb4ae20_0 .net "cout", 0 0, L_0x562b8d168520;  alias, 1 drivers
v0x562b8cb4a980_0 .net "cout1", 0 0, L_0x562b8d1682c0;  1 drivers
v0x562b8cb4aa20_0 .net "cout2", 0 0, L_0x562b8d168490;  1 drivers
v0x562b8cb48bd0_0 .net "s1", 0 0, L_0x562b8d168250;  1 drivers
S_0x562b8c5d2c80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5d53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d168250 .functor XOR 1, L_0x562b8d168660, L_0x562b8d168820, C4<0>, C4<0>;
L_0x562b8d1682c0 .functor AND 1, L_0x562b8d168660, L_0x562b8d168820, C4<1>, C4<1>;
v0x562b8cb54ea0_0 .net "S", 0 0, L_0x562b8d168250;  alias, 1 drivers
v0x562b8cb54f60_0 .net "a", 0 0, L_0x562b8d168660;  alias, 1 drivers
v0x562b8cb52df0_0 .net "b", 0 0, L_0x562b8d168820;  alias, 1 drivers
v0x562b8cb52470_0 .net "cout", 0 0, L_0x562b8d1682c0;  alias, 1 drivers
S_0x562b8c5d0550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5d53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d168350 .functor XOR 1, L_0x562b8d167ef0, L_0x562b8d168250, C4<0>, C4<0>;
L_0x562b8d168490 .functor AND 1, L_0x562b8d167ef0, L_0x562b8d168250, C4<1>, C4<1>;
v0x562b8cb506c0_0 .net "S", 0 0, L_0x562b8d168350;  alias, 1 drivers
v0x562b8cb50780_0 .net "a", 0 0, L_0x562b8d167ef0;  alias, 1 drivers
v0x562b8cb4fd40_0 .net "b", 0 0, L_0x562b8d168250;  alias, 1 drivers
v0x562b8cb4df90_0 .net "cout", 0 0, L_0x562b8d168490;  alias, 1 drivers
S_0x562b8c5cd180 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c5e63a0;
 .timescale 0 0;
P_0x562b8cb4c470 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c5ca9b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5cd180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d168c90 .functor OR 1, L_0x562b8d1689e0, L_0x562b8d168c00, C4<0>, C4<0>;
v0x562b8cb43550_0 .net "S", 0 0, L_0x562b8d168a70;  1 drivers
v0x562b8cb42e90_0 .net "a", 0 0, L_0x562b8d168dd0;  1 drivers
v0x562b8cb40d80_0 .net "b", 0 0, L_0x562b8d168f00;  1 drivers
v0x562b8cb40400_0 .net "cin", 0 0, L_0x562b8d168520;  alias, 1 drivers
v0x562b8cb3f510_0 .net "cout", 0 0, L_0x562b8d168c90;  alias, 1 drivers
v0x562b8cb3f160_0 .net "cout1", 0 0, L_0x562b8d1689e0;  1 drivers
v0x562b8cb3f200_0 .net "cout2", 0 0, L_0x562b8d168c00;  1 drivers
v0x562b8cb3e590_0 .net "s1", 0 0, L_0x562b8d168950;  1 drivers
S_0x562b8c5c8280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5ca9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d168950 .functor XOR 1, L_0x562b8d168dd0, L_0x562b8d168f00, C4<0>, C4<0>;
L_0x562b8d1689e0 .functor AND 1, L_0x562b8d168dd0, L_0x562b8d168f00, C4<1>, C4<1>;
v0x562b8cb46ac0_0 .net "S", 0 0, L_0x562b8d168950;  alias, 1 drivers
v0x562b8cb46b80_0 .net "a", 0 0, L_0x562b8d168dd0;  alias, 1 drivers
v0x562b8cb46140_0 .net "b", 0 0, L_0x562b8d168f00;  alias, 1 drivers
v0x562b8cb45250_0 .net "cout", 0 0, L_0x562b8d1689e0;  alias, 1 drivers
S_0x562b8c5c5b50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5ca9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d168a70 .functor XOR 1, L_0x562b8d168520, L_0x562b8d168950, C4<0>, C4<0>;
L_0x562b8d168c00 .functor AND 1, L_0x562b8d168520, L_0x562b8d168950, C4<1>, C4<1>;
v0x562b8cb44ea0_0 .net "S", 0 0, L_0x562b8d168a70;  alias, 1 drivers
v0x562b8cb44f60_0 .net "a", 0 0, L_0x562b8d168520;  alias, 1 drivers
v0x562b8cb442d0_0 .net "b", 0 0, L_0x562b8d168950;  alias, 1 drivers
v0x562b8cb43950_0 .net "cout", 0 0, L_0x562b8d168c00;  alias, 1 drivers
S_0x562b8c5a1c50 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c5e63a0;
 .timescale 0 0;
P_0x562b8cb40e80 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c5b7000 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5a1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d169390 .functor OR 1, L_0x562b8d1690e0, L_0x562b8d169300, C4<0>, C4<0>;
v0x562b8cb34170_0 .net "S", 0 0, L_0x562b8d169170;  1 drivers
v0x562b8cb32a50_0 .net "a", 0 0, L_0x562b8d169490;  1 drivers
v0x562b8cb320d0_0 .net "b", 0 0, L_0x562b8d1695c0;  1 drivers
v0x562b8cb31c30_0 .net "cin", 0 0, L_0x562b8d168c90;  alias, 1 drivers
v0x562b8cb301f0_0 .net "cout", 0 0, L_0x562b8d169390;  alias, 1 drivers
v0x562b8cb2f530_0 .net "cout1", 0 0, L_0x562b8d1690e0;  1 drivers
v0x562b8cb2f5d0_0 .net "cout2", 0 0, L_0x562b8d169300;  1 drivers
v0x562b8cb2ebb0_0 .net "s1", 0 0, L_0x562b8d169030;  1 drivers
S_0x562b8c5b4830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5b7000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d169030 .functor XOR 1, L_0x562b8d169490, L_0x562b8d1695c0, C4<0>, C4<0>;
L_0x562b8d1690e0 .functor AND 1, L_0x562b8d169490, L_0x562b8d1695c0, C4<1>, C4<1>;
v0x562b8cb3dc10_0 .net "S", 0 0, L_0x562b8d169030;  alias, 1 drivers
v0x562b8cb3dcb0_0 .net "a", 0 0, L_0x562b8d169490;  alias, 1 drivers
v0x562b8cb3d770_0 .net "b", 0 0, L_0x562b8d1695c0;  alias, 1 drivers
v0x562b8cb364a0_0 .net "cout", 0 0, L_0x562b8d1690e0;  alias, 1 drivers
S_0x562b8c5b2100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5b7000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d169170 .functor XOR 1, L_0x562b8d168c90, L_0x562b8d169030, C4<0>, C4<0>;
L_0x562b8d169300 .functor AND 1, L_0x562b8d168c90, L_0x562b8d169030, C4<1>, C4<1>;
v0x562b8cb31300_0 .net "S", 0 0, L_0x562b8d169170;  alias, 1 drivers
v0x562b8cb313a0_0 .net "a", 0 0, L_0x562b8d168c90;  alias, 1 drivers
v0x562b8cb34940_0 .net "b", 0 0, L_0x562b8d169030;  alias, 1 drivers
v0x562b8cb31690_0 .net "cout", 0 0, L_0x562b8d169300;  alias, 1 drivers
S_0x562b8c5af9d0 .scope module, "ins7" "rca_Nbit" 3 117, 3 18 0, S_0x562b8caf6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb34a40 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d175940 .functor BUFZ 1, L_0x562b8d171c40, C4<0>, C4<0>, C4<0>;
L_0x562b8d175a80 .functor BUFZ 1, L_0x562b8d1754b0, C4<0>, C4<0>, C4<0>;
v0x562b8ca9be40_0 .net "S", 7 0, L_0x562b8d1758a0;  alias, 1 drivers
v0x562b8ca94ee0_0 .net "a", 7 0, L_0x562b8d171b10;  alias, 1 drivers
v0x562b8ca94b00_0 .net "b", 7 0, L_0x562b8d16ddd0;  alias, 1 drivers
v0x562b8cac3280 .array "carry", 0 8;
v0x562b8cac3280_0 .net v0x562b8cac3280 0, 0 0, L_0x562b8d175940; 1 drivers
v0x562b8cac3280_1 .net v0x562b8cac3280 1, 0 0, L_0x562b8d1721b0; 1 drivers
v0x562b8cac3280_2 .net v0x562b8cac3280 2, 0 0, L_0x562b8d172910; 1 drivers
v0x562b8cac3280_3 .net v0x562b8cac3280 3, 0 0, L_0x562b8d173030; 1 drivers
v0x562b8cac3280_4 .net v0x562b8cac3280 4, 0 0, L_0x562b8d173730; 1 drivers
v0x562b8cac3280_5 .net v0x562b8cac3280 5, 0 0, L_0x562b8d173e80; 1 drivers
v0x562b8cac3280_6 .net v0x562b8cac3280 6, 0 0, L_0x562b8d1745b0; 1 drivers
v0x562b8cac3280_7 .net v0x562b8cac3280 7, 0 0, L_0x562b8d174da0; 1 drivers
v0x562b8cac3280_8 .net v0x562b8cac3280 8, 0 0, L_0x562b8d1754b0; 1 drivers
v0x562b8cab8460_0 .net "cin", 0 0, L_0x562b8d171c40;  alias, 1 drivers
v0x562b8cab7220_0 .net "cout", 0 0, L_0x562b8d175a80;  alias, 1 drivers
L_0x562b8d1722f0 .part L_0x562b8d171b10, 0, 1;
L_0x562b8d1724d0 .part L_0x562b8d16ddd0, 0, 1;
L_0x562b8d172a50 .part L_0x562b8d171b10, 1, 1;
L_0x562b8d172b80 .part L_0x562b8d16ddd0, 1, 1;
L_0x562b8d173170 .part L_0x562b8d171b10, 2, 1;
L_0x562b8d1732a0 .part L_0x562b8d16ddd0, 2, 1;
L_0x562b8d173870 .part L_0x562b8d171b10, 3, 1;
L_0x562b8d1739a0 .part L_0x562b8d16ddd0, 3, 1;
L_0x562b8d173fc0 .part L_0x562b8d171b10, 4, 1;
L_0x562b8d174200 .part L_0x562b8d16ddd0, 4, 1;
L_0x562b8d1746f0 .part L_0x562b8d171b10, 5, 1;
L_0x562b8d174820 .part L_0x562b8d16ddd0, 5, 1;
L_0x562b8d174ee0 .part L_0x562b8d171b10, 6, 1;
L_0x562b8d175010 .part L_0x562b8d16ddd0, 6, 1;
L_0x562b8d1755b0 .part L_0x562b8d171b10, 7, 1;
L_0x562b8d1756e0 .part L_0x562b8d16ddd0, 7, 1;
LS_0x562b8d1758a0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d171f00, L_0x562b8d172740, L_0x562b8d172e60, L_0x562b8d173510;
LS_0x562b8d1758a0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d173c60, L_0x562b8d1743e0, L_0x562b8d174c10, L_0x562b8d175290;
L_0x562b8d1758a0 .concat8 [ 4 4 0 0], LS_0x562b8d1758a0_0_0, LS_0x562b8d1758a0_0_4;
S_0x562b8c593b70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c5af9d0;
 .timescale 0 0;
P_0x562b8c681ee0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c5913e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c593b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1721b0 .functor OR 1, L_0x562b8d171e20, L_0x562b8d172090, C4<0>, C4<0>;
v0x562b8cb1d240_0 .net "S", 0 0, L_0x562b8d171f00;  1 drivers
v0x562b8cb22dd0_0 .net "a", 0 0, L_0x562b8d1722f0;  1 drivers
v0x562b8cb20d50_0 .net "b", 0 0, L_0x562b8d1724d0;  1 drivers
v0x562b8cb203d0_0 .net "cin", 0 0, L_0x562b8d175940;  alias, 1 drivers
v0x562b8cb1f4e0_0 .net "cout", 0 0, L_0x562b8d1721b0;  alias, 1 drivers
v0x562b8cb1f580_0 .net "cout1", 0 0, L_0x562b8d171e20;  1 drivers
v0x562b8cb1f130_0 .net "cout2", 0 0, L_0x562b8d172090;  1 drivers
v0x562b8cb1e560_0 .net "s1", 0 0, L_0x562b8d171cd0;  1 drivers
S_0x562b8c5ac600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5913e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d171cd0 .functor XOR 1, L_0x562b8d1722f0, L_0x562b8d1724d0, C4<0>, C4<0>;
L_0x562b8d171e20 .functor AND 1, L_0x562b8d1722f0, L_0x562b8d1724d0, C4<1>, C4<1>;
v0x562b8cb2a5e0_0 .net "S", 0 0, L_0x562b8d171cd0;  alias, 1 drivers
v0x562b8cb2a6a0_0 .net "a", 0 0, L_0x562b8d1722f0;  alias, 1 drivers
v0x562b8cb28ba0_0 .net "b", 0 0, L_0x562b8d1724d0;  alias, 1 drivers
v0x562b8cb27ee0_0 .net "cout", 0 0, L_0x562b8d171e20;  alias, 1 drivers
S_0x562b8c5a9e30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5913e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d171f00 .functor XOR 1, L_0x562b8d175940, L_0x562b8d171cd0, C4<0>, C4<0>;
L_0x562b8d172090 .functor AND 1, L_0x562b8d175940, L_0x562b8d171cd0, C4<1>, C4<1>;
v0x562b8cb27560_0 .net "S", 0 0, L_0x562b8d171f00;  alias, 1 drivers
v0x562b8cb27620_0 .net "a", 0 0, L_0x562b8d175940;  alias, 1 drivers
v0x562b8cb1ceb0_0 .net "b", 0 0, L_0x562b8d171cd0;  alias, 1 drivers
v0x562b8cb23500_0 .net "cout", 0 0, L_0x562b8d172090;  alias, 1 drivers
S_0x562b8c5a7700 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c5af9d0;
 .timescale 0 0;
P_0x562b8cb20e50 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c5a4fd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5a7700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d172910 .functor OR 1, L_0x562b8d1726b0, L_0x562b8d172880, C4<0>, C4<0>;
v0x562b8cb18ca0_0 .net "S", 0 0, L_0x562b8d172740;  1 drivers
v0x562b8cb180d0_0 .net "a", 0 0, L_0x562b8d172a50;  1 drivers
v0x562b8cb17750_0 .net "b", 0 0, L_0x562b8d172b80;  1 drivers
v0x562b8cb172b0_0 .net "cin", 0 0, L_0x562b8d1721b0;  alias, 1 drivers
v0x562b8cad78e0_0 .net "cout", 0 0, L_0x562b8d172910;  alias, 1 drivers
v0x562b8cad0980_0 .net "cout1", 0 0, L_0x562b8d1726b0;  1 drivers
v0x562b8cad0a20_0 .net "cout2", 0 0, L_0x562b8d172880;  1 drivers
v0x562b8cad05a0_0 .net "s1", 0 0, L_0x562b8d172600;  1 drivers
S_0x562b8c5a0290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5a4fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d172600 .functor XOR 1, L_0x562b8d172a50, L_0x562b8d172b80, C4<0>, C4<0>;
L_0x562b8d1726b0 .functor AND 1, L_0x562b8d172a50, L_0x562b8d172b80, C4<1>, C4<1>;
v0x562b8cb1dbe0_0 .net "S", 0 0, L_0x562b8d172600;  alias, 1 drivers
v0x562b8cb1dca0_0 .net "a", 0 0, L_0x562b8d172a50;  alias, 1 drivers
v0x562b8cb1d740_0 .net "b", 0 0, L_0x562b8d172b80;  alias, 1 drivers
v0x562b8cb1aa10_0 .net "cout", 0 0, L_0x562b8d1726b0;  alias, 1 drivers
S_0x562b8c59db00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5a4fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d172740 .functor XOR 1, L_0x562b8d1721b0, L_0x562b8d172600, C4<0>, C4<0>;
L_0x562b8d172880 .functor AND 1, L_0x562b8d1721b0, L_0x562b8d172600, C4<1>, C4<1>;
v0x562b8cb1a090_0 .net "S", 0 0, L_0x562b8d172740;  alias, 1 drivers
v0x562b8cb1a150_0 .net "a", 0 0, L_0x562b8d1721b0;  alias, 1 drivers
v0x562b8cb19940_0 .net "b", 0 0, L_0x562b8d172600;  alias, 1 drivers
v0x562b8cb19050_0 .net "cout", 0 0, L_0x562b8d172880;  alias, 1 drivers
S_0x562b8c59a550 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c5af9d0;
 .timescale 0 0;
P_0x562b8cb17850 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c597dc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c59a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d173030 .functor OR 1, L_0x562b8d172dd0, L_0x562b8d172fa0, C4<0>, C4<0>;
v0x562b8cb093c0_0 .net "S", 0 0, L_0x562b8d172e60;  1 drivers
v0x562b8cb07310_0 .net "a", 0 0, L_0x562b8d173170;  1 drivers
v0x562b8cb06990_0 .net "b", 0 0, L_0x562b8d1732a0;  1 drivers
v0x562b8cb04be0_0 .net "cin", 0 0, L_0x562b8d172910;  alias, 1 drivers
v0x562b8cb04260_0 .net "cout", 0 0, L_0x562b8d173030;  alias, 1 drivers
v0x562b8cb024b0_0 .net "cout1", 0 0, L_0x562b8d172dd0;  1 drivers
v0x562b8cb02550_0 .net "cout2", 0 0, L_0x562b8d172fa0;  1 drivers
v0x562b8cb01b30_0 .net "s1", 0 0, L_0x562b8d172d40;  1 drivers
S_0x562b8c58b8f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c597dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d172d40 .functor XOR 1, L_0x562b8d173170, L_0x562b8d1732a0, C4<0>, C4<0>;
L_0x562b8d172dd0 .functor AND 1, L_0x562b8d173170, L_0x562b8d1732a0, C4<1>, C4<1>;
v0x562b8cafed20_0 .net "S", 0 0, L_0x562b8d172d40;  alias, 1 drivers
v0x562b8cafede0_0 .net "a", 0 0, L_0x562b8d173170;  alias, 1 drivers
v0x562b8caf3f00_0 .net "b", 0 0, L_0x562b8d1732a0;  alias, 1 drivers
v0x562b8caf2cc0_0 .net "cout", 0 0, L_0x562b8d172dd0;  alias, 1 drivers
S_0x562b8c57da20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c597dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d172e60 .functor XOR 1, L_0x562b8d172910, L_0x562b8d172d40, C4<0>, C4<0>;
L_0x562b8d172fa0 .functor AND 1, L_0x562b8d172910, L_0x562b8d172d40, C4<1>, C4<1>;
v0x562b8caecd10_0 .net "S", 0 0, L_0x562b8d172e60;  alias, 1 drivers
v0x562b8caecdd0_0 .net "a", 0 0, L_0x562b8d172910;  alias, 1 drivers
v0x562b8cadef30_0 .net "b", 0 0, L_0x562b8d172d40;  alias, 1 drivers
v0x562b8cacf0b0_0 .net "cout", 0 0, L_0x562b8d172fa0;  alias, 1 drivers
S_0x562b8c5842a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c5af9d0;
 .timescale 0 0;
P_0x562b8cb06a90 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c57a490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5842a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d173730 .functor OR 1, L_0x562b8d173480, L_0x562b8d1736a0, C4<0>, C4<0>;
v0x562b8cae5fd0_0 .net "S", 0 0, L_0x562b8d173510;  1 drivers
v0x562b8cae3ec0_0 .net "a", 0 0, L_0x562b8d173870;  1 drivers
v0x562b8cae3540_0 .net "b", 0 0, L_0x562b8d1739a0;  1 drivers
v0x562b8cae2650_0 .net "cin", 0 0, L_0x562b8d173030;  alias, 1 drivers
v0x562b8cae22a0_0 .net "cout", 0 0, L_0x562b8d173730;  alias, 1 drivers
v0x562b8cae16d0_0 .net "cout1", 0 0, L_0x562b8d173480;  1 drivers
v0x562b8cae1770_0 .net "cout2", 0 0, L_0x562b8d1736a0;  1 drivers
v0x562b8cae0d50_0 .net "s1", 0 0, L_0x562b8d1733d0;  1 drivers
S_0x562b8c577d90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c57a490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1733d0 .functor XOR 1, L_0x562b8d173870, L_0x562b8d1739a0, C4<0>, C4<0>;
L_0x562b8d173480 .functor AND 1, L_0x562b8d173870, L_0x562b8d1739a0, C4<1>, C4<1>;
v0x562b8cb00c40_0 .net "S", 0 0, L_0x562b8d1733d0;  alias, 1 drivers
v0x562b8cb00ce0_0 .net "a", 0 0, L_0x562b8d173870;  alias, 1 drivers
v0x562b8cb00890_0 .net "b", 0 0, L_0x562b8d1739a0;  alias, 1 drivers
v0x562b8caffcc0_0 .net "cout", 0 0, L_0x562b8d173480;  alias, 1 drivers
S_0x562b8c54b770 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c57a490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d173510 .functor XOR 1, L_0x562b8d173030, L_0x562b8d1733d0, C4<0>, C4<0>;
L_0x562b8d1736a0 .functor AND 1, L_0x562b8d173030, L_0x562b8d1733d0, C4<1>, C4<1>;
v0x562b8caff480_0 .net "S", 0 0, L_0x562b8d173510;  alias, 1 drivers
v0x562b8caff520_0 .net "a", 0 0, L_0x562b8d173030;  alias, 1 drivers
v0x562b8caff080_0 .net "b", 0 0, L_0x562b8d1733d0;  alias, 1 drivers
v0x562b8cae6700_0 .net "cout", 0 0, L_0x562b8d1736a0;  alias, 1 drivers
S_0x562b8c560b20 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c5af9d0;
 .timescale 0 0;
P_0x562b8c65c7f0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c55e350 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c560b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d173e80 .functor OR 1, L_0x562b8d173bd0, L_0x562b8d173df0, C4<0>, C4<0>;
v0x562b8caf7130_0 .net "S", 0 0, L_0x562b8d173c60;  1 drivers
v0x562b8caf6240_0 .net "a", 0 0, L_0x562b8d173fc0;  1 drivers
v0x562b8caf5e90_0 .net "b", 0 0, L_0x562b8d174200;  1 drivers
v0x562b8caf52c0_0 .net "cin", 0 0, L_0x562b8d173730;  alias, 1 drivers
v0x562b8caf4940_0 .net "cout", 0 0, L_0x562b8d173e80;  alias, 1 drivers
v0x562b8caf44a0_0 .net "cout1", 0 0, L_0x562b8d173bd0;  1 drivers
v0x562b8caf4540_0 .net "cout2", 0 0, L_0x562b8d173df0;  1 drivers
v0x562b8caf26f0_0 .net "s1", 0 0, L_0x562b8d173b20;  1 drivers
S_0x562b8c55bc20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c55e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d173b20 .functor XOR 1, L_0x562b8d173fc0, L_0x562b8d174200, C4<0>, C4<0>;
L_0x562b8d173bd0 .functor AND 1, L_0x562b8d173fc0, L_0x562b8d174200, C4<1>, C4<1>;
v0x562b8cae08b0_0 .net "S", 0 0, L_0x562b8d173b20;  alias, 1 drivers
v0x562b8cae0970_0 .net "a", 0 0, L_0x562b8d173fc0;  alias, 1 drivers
v0x562b8cafc910_0 .net "b", 0 0, L_0x562b8d174200;  alias, 1 drivers
v0x562b8cafbf90_0 .net "cout", 0 0, L_0x562b8d173bd0;  alias, 1 drivers
S_0x562b8c5594f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c55e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d173c60 .functor XOR 1, L_0x562b8d173730, L_0x562b8d173b20, C4<0>, C4<0>;
L_0x562b8d173df0 .functor AND 1, L_0x562b8d173730, L_0x562b8d173b20, C4<1>, C4<1>;
v0x562b8cafa1e0_0 .net "S", 0 0, L_0x562b8d173c60;  alias, 1 drivers
v0x562b8cafa2a0_0 .net "a", 0 0, L_0x562b8d173730;  alias, 1 drivers
v0x562b8caf9860_0 .net "b", 0 0, L_0x562b8d173b20;  alias, 1 drivers
v0x562b8caf7ab0_0 .net "cout", 0 0, L_0x562b8d173df0;  alias, 1 drivers
S_0x562b8c53d690 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c5af9d0;
 .timescale 0 0;
P_0x562b8caf5f90 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c53af00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c53d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1745b0 .functor OR 1, L_0x562b8d174350, L_0x562b8d174520, C4<0>, C4<0>;
v0x562b8caed070_0 .net "S", 0 0, L_0x562b8d1743e0;  1 drivers
v0x562b8caec9b0_0 .net "a", 0 0, L_0x562b8d1746f0;  1 drivers
v0x562b8caea8a0_0 .net "b", 0 0, L_0x562b8d174820;  1 drivers
v0x562b8cae9f20_0 .net "cin", 0 0, L_0x562b8d173e80;  alias, 1 drivers
v0x562b8cae9030_0 .net "cout", 0 0, L_0x562b8d1745b0;  alias, 1 drivers
v0x562b8cae8c80_0 .net "cout1", 0 0, L_0x562b8d174350;  1 drivers
v0x562b8cae8d20_0 .net "cout2", 0 0, L_0x562b8d174520;  1 drivers
v0x562b8cae80b0_0 .net "s1", 0 0, L_0x562b8d1742a0;  1 drivers
S_0x562b8c556120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c53af00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1742a0 .functor XOR 1, L_0x562b8d1746f0, L_0x562b8d174820, C4<0>, C4<0>;
L_0x562b8d174350 .functor AND 1, L_0x562b8d1746f0, L_0x562b8d174820, C4<1>, C4<1>;
v0x562b8caf05e0_0 .net "S", 0 0, L_0x562b8d1742a0;  alias, 1 drivers
v0x562b8caf0680_0 .net "a", 0 0, L_0x562b8d1746f0;  alias, 1 drivers
v0x562b8caefc60_0 .net "b", 0 0, L_0x562b8d174820;  alias, 1 drivers
v0x562b8caeed70_0 .net "cout", 0 0, L_0x562b8d174350;  alias, 1 drivers
S_0x562b8c553950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c53af00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1743e0 .functor XOR 1, L_0x562b8d173e80, L_0x562b8d1742a0, C4<0>, C4<0>;
L_0x562b8d174520 .functor AND 1, L_0x562b8d173e80, L_0x562b8d1742a0, C4<1>, C4<1>;
v0x562b8caee9c0_0 .net "S", 0 0, L_0x562b8d1743e0;  alias, 1 drivers
v0x562b8caeea60_0 .net "a", 0 0, L_0x562b8d173e80;  alias, 1 drivers
v0x562b8caeddf0_0 .net "b", 0 0, L_0x562b8d1742a0;  alias, 1 drivers
v0x562b8caed470_0 .net "cout", 0 0, L_0x562b8d174520;  alias, 1 drivers
S_0x562b8c551220 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c5af9d0;
 .timescale 0 0;
P_0x562b8caea9a0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c54eaf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c551220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d174da0 .functor OR 1, L_0x562b8d174b80, L_0x562b8d174d10, C4<0>, C4<0>;
v0x562b8caddc90_0 .net "S", 0 0, L_0x562b8d174c10;  1 drivers
v0x562b8cadc570_0 .net "a", 0 0, L_0x562b8d174ee0;  1 drivers
v0x562b8cadbbf0_0 .net "b", 0 0, L_0x562b8d175010;  1 drivers
v0x562b8cadb750_0 .net "cin", 0 0, L_0x562b8d1745b0;  alias, 1 drivers
v0x562b8cad9d10_0 .net "cout", 0 0, L_0x562b8d174da0;  alias, 1 drivers
v0x562b8cad9050_0 .net "cout1", 0 0, L_0x562b8d174b80;  1 drivers
v0x562b8cad90f0_0 .net "cout2", 0 0, L_0x562b8d174d10;  1 drivers
v0x562b8cad86d0_0 .net "s1", 0 0, L_0x562b8d174ad0;  1 drivers
S_0x562b8c549db0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c54eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d174ad0 .functor XOR 1, L_0x562b8d174ee0, L_0x562b8d175010, C4<0>, C4<0>;
L_0x562b8d174b80 .functor AND 1, L_0x562b8d174ee0, L_0x562b8d175010, C4<1>, C4<1>;
v0x562b8cae7730_0 .net "S", 0 0, L_0x562b8d174ad0;  alias, 1 drivers
v0x562b8cae77d0_0 .net "a", 0 0, L_0x562b8d174ee0;  alias, 1 drivers
v0x562b8cae7290_0 .net "b", 0 0, L_0x562b8d175010;  alias, 1 drivers
v0x562b8cadffc0_0 .net "cout", 0 0, L_0x562b8d174b80;  alias, 1 drivers
S_0x562b8c547620 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c54eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d174c10 .functor XOR 1, L_0x562b8d1745b0, L_0x562b8d174ad0, C4<0>, C4<0>;
L_0x562b8d174d10 .functor AND 1, L_0x562b8d1745b0, L_0x562b8d174ad0, C4<1>, C4<1>;
v0x562b8cadae20_0 .net "S", 0 0, L_0x562b8d174c10;  alias, 1 drivers
v0x562b8cadaec0_0 .net "a", 0 0, L_0x562b8d1745b0;  alias, 1 drivers
v0x562b8cade460_0 .net "b", 0 0, L_0x562b8d174ad0;  alias, 1 drivers
v0x562b8cadb1b0_0 .net "cout", 0 0, L_0x562b8d174d10;  alias, 1 drivers
S_0x562b8c544070 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c5af9d0;
 .timescale 0 0;
P_0x562b8cadbcf0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c5418e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c544070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1754b0 .functor OR 1, L_0x562b8d175200, L_0x562b8d175420, C4<0>, C4<0>;
v0x562b8cad6640_0 .net "S", 0 0, L_0x562b8d175290;  1 drivers
v0x562b8cad4f20_0 .net "a", 0 0, L_0x562b8d1755b0;  1 drivers
v0x562b8cad45a0_0 .net "b", 0 0, L_0x562b8d1756e0;  1 drivers
v0x562b8cad4100_0 .net "cin", 0 0, L_0x562b8d174da0;  alias, 1 drivers
v0x562b8cad26c0_0 .net "cout", 0 0, L_0x562b8d1754b0;  alias, 1 drivers
v0x562b8cad1a00_0 .net "cout1", 0 0, L_0x562b8d175200;  1 drivers
v0x562b8cad1aa0_0 .net "cout2", 0 0, L_0x562b8d175420;  1 drivers
v0x562b8cad1080_0 .net "s1", 0 0, L_0x562b8d174a60;  1 drivers
S_0x562b8c535410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5418e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d174a60 .functor XOR 1, L_0x562b8d1755b0, L_0x562b8d1756e0, C4<0>, C4<0>;
L_0x562b8d175200 .functor AND 1, L_0x562b8d1755b0, L_0x562b8d1756e0, C4<1>, C4<1>;
v0x562b8cad8230_0 .net "S", 0 0, L_0x562b8d174a60;  alias, 1 drivers
v0x562b8cad82d0_0 .net "a", 0 0, L_0x562b8d1755b0;  alias, 1 drivers
v0x562b8cacfe90_0 .net "b", 0 0, L_0x562b8d1756e0;  alias, 1 drivers
v0x562b8caceac0_0 .net "cout", 0 0, L_0x562b8d175200;  alias, 1 drivers
S_0x562b8c527540 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5418e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d175290 .functor XOR 1, L_0x562b8d174da0, L_0x562b8d174a60, C4<0>, C4<0>;
L_0x562b8d175420 .functor AND 1, L_0x562b8d174da0, L_0x562b8d174a60, C4<1>, C4<1>;
v0x562b8cad37d0_0 .net "S", 0 0, L_0x562b8d175290;  alias, 1 drivers
v0x562b8cad3870_0 .net "a", 0 0, L_0x562b8d174da0;  alias, 1 drivers
v0x562b8cad6e10_0 .net "b", 0 0, L_0x562b8d174a60;  alias, 1 drivers
v0x562b8cad3b60_0 .net "cout", 0 0, L_0x562b8d175420;  alias, 1 drivers
S_0x562b8c52ddc0 .scope module, "ins4" "rca_Nbit" 3 135, 3 18 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c5f2330 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70ddbb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d17c820 .functor BUFZ 1, L_0x7f38f70ddbb8, C4<0>, C4<0>, C4<0>;
L_0x562b8d17c890 .functor BUFZ 1, L_0x562b8d17c420, C4<0>, C4<0>, C4<0>;
v0x562b8c986340_0 .net "S", 7 0, L_0x562b8d17c780;  alias, 1 drivers
v0x562b8ca38b20_0 .net "a", 7 0, L_0x562b8d13bfd0;  alias, 1 drivers
v0x562b8ca2deb0_0 .net "b", 7 0, L_0x562b8d109b70;  alias, 1 drivers
v0x562b8c9860a0 .array "carry", 0 8;
v0x562b8c9860a0_0 .net v0x562b8c9860a0 0, 0 0, L_0x562b8d17c820; 1 drivers
v0x562b8c9860a0_1 .net v0x562b8c9860a0 1, 0 0, L_0x562b8d179a30; 1 drivers
v0x562b8c9860a0_2 .net v0x562b8c9860a0 2, 0 0, L_0x562b8d17a100; 1 drivers
v0x562b8c9860a0_3 .net v0x562b8c9860a0 3, 0 0, L_0x562b8d17a6b0; 1 drivers
v0x562b8c9860a0_4 .net v0x562b8c9860a0 4, 0 0, L_0x562b8d17ac60; 1 drivers
v0x562b8c9860a0_5 .net v0x562b8c9860a0 5, 0 0, L_0x562b8d17b210; 1 drivers
v0x562b8c9860a0_6 .net v0x562b8c9860a0 6, 0 0, L_0x562b8d17b8c0; 1 drivers
v0x562b8c9860a0_7 .net v0x562b8c9860a0 7, 0 0, L_0x562b8d17bee0; 1 drivers
v0x562b8c9860a0_8 .net v0x562b8c9860a0 8, 0 0, L_0x562b8d17c420; 1 drivers
v0x562b8ca626b0_0 .net "cin", 0 0, L_0x7f38f70ddbb8;  1 drivers
v0x562b8ca60670_0 .net "cout", 0 0, L_0x562b8d17c890;  alias, 1 drivers
L_0x562b8d179b30 .part L_0x562b8d13bfd0, 0, 1;
L_0x562b8d179cf0 .part L_0x562b8d109b70, 0, 1;
L_0x562b8d17a200 .part L_0x562b8d13bfd0, 1, 1;
L_0x562b8d17a330 .part L_0x562b8d109b70, 1, 1;
L_0x562b8d17a7b0 .part L_0x562b8d13bfd0, 2, 1;
L_0x562b8d17a8e0 .part L_0x562b8d109b70, 2, 1;
L_0x562b8d17ad60 .part L_0x562b8d13bfd0, 3, 1;
L_0x562b8d17ae90 .part L_0x562b8d109b70, 3, 1;
L_0x562b8d17b310 .part L_0x562b8d13bfd0, 4, 1;
L_0x562b8d17b550 .part L_0x562b8d109b70, 4, 1;
L_0x562b8d17b9c0 .part L_0x562b8d13bfd0, 5, 1;
L_0x562b8d17baf0 .part L_0x562b8d109b70, 5, 1;
L_0x562b8d17bfe0 .part L_0x562b8d13bfd0, 6, 1;
L_0x562b8d17c110 .part L_0x562b8d109b70, 6, 1;
L_0x562b8d17c490 .part L_0x562b8d13bfd0, 7, 1;
L_0x562b8d17c5c0 .part L_0x562b8d109b70, 7, 1;
LS_0x562b8d17c780_0_0 .concat8 [ 1 1 1 1], L_0x562b8d179830, L_0x562b8d179f90, L_0x562b8d17a540, L_0x562b8d17aaf0;
LS_0x562b8d17c780_0_4 .concat8 [ 1 1 1 1], L_0x562b8d17b0a0, L_0x562b8d17b7e0, L_0x562b8d17bd70, L_0x562b8d17c2b0;
L_0x562b8d17c780 .concat8 [ 4 4 0 0], LS_0x562b8d17c780_0_0, LS_0x562b8d17c780_0_4;
S_0x562b8c50fcd0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c52ddc0;
 .timescale 0 0;
P_0x562b8c5be4b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c525080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c50fcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d179a30 .functor OR 1, L_0x562b8d1797c0, L_0x562b8d179930, C4<0>, C4<0>;
v0x562b8caba7a0_0 .net "S", 0 0, L_0x562b8d179830;  1 drivers
v0x562b8caba3f0_0 .net "a", 0 0, L_0x562b8d179b30;  1 drivers
v0x562b8cab9820_0 .net "b", 0 0, L_0x562b8d179cf0;  1 drivers
v0x562b8cab8ea0_0 .net "cin", 0 0, L_0x562b8d17c820;  alias, 1 drivers
v0x562b8cab8a00_0 .net "cout", 0 0, L_0x562b8d179a30;  alias, 1 drivers
v0x562b8cab8aa0_0 .net "cout1", 0 0, L_0x562b8d1797c0;  1 drivers
v0x562b8cab6c50_0 .net "cout2", 0 0, L_0x562b8d179930;  1 drivers
v0x562b8cab4b40_0 .net "s1", 0 0, L_0x562b8d179750;  1 drivers
S_0x562b8c5228b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c525080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d179750 .functor XOR 1, L_0x562b8d179b30, L_0x562b8d179cf0, C4<0>, C4<0>;
L_0x562b8d1797c0 .functor AND 1, L_0x562b8d179b30, L_0x562b8d179cf0, C4<1>, C4<1>;
v0x562b8cac0e70_0 .net "S", 0 0, L_0x562b8d179750;  alias, 1 drivers
v0x562b8cac0f10_0 .net "a", 0 0, L_0x562b8d179b30;  alias, 1 drivers
v0x562b8cac04f0_0 .net "b", 0 0, L_0x562b8d179cf0;  alias, 1 drivers
v0x562b8cabe740_0 .net "cout", 0 0, L_0x562b8d1797c0;  alias, 1 drivers
S_0x562b8c520180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c525080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d179830 .functor XOR 1, L_0x562b8d17c820, L_0x562b8d179750, C4<0>, C4<0>;
L_0x562b8d179930 .functor AND 1, L_0x562b8d17c820, L_0x562b8d179750, C4<1>, C4<1>;
v0x562b8cabddc0_0 .net "S", 0 0, L_0x562b8d179830;  alias, 1 drivers
v0x562b8cabde60_0 .net "a", 0 0, L_0x562b8d17c820;  alias, 1 drivers
v0x562b8cabc010_0 .net "b", 0 0, L_0x562b8d179750;  alias, 1 drivers
v0x562b8cabb690_0 .net "cout", 0 0, L_0x562b8d179930;  alias, 1 drivers
S_0x562b8c51da50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c52ddc0;
 .timescale 0 0;
P_0x562b8cab9920 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c501bf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c51da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17a100 .functor OR 1, L_0x562b8d179f20, L_0x562b8d17a090, C4<0>, C4<0>;
v0x562b8cab0f10_0 .net "S", 0 0, L_0x562b8d179f90;  1 drivers
v0x562b8caaee00_0 .net "a", 0 0, L_0x562b8d17a200;  1 drivers
v0x562b8caae480_0 .net "b", 0 0, L_0x562b8d17a330;  1 drivers
v0x562b8caad590_0 .net "cin", 0 0, L_0x562b8d179a30;  alias, 1 drivers
v0x562b8caad1e0_0 .net "cout", 0 0, L_0x562b8d17a100;  alias, 1 drivers
v0x562b8caac610_0 .net "cout1", 0 0, L_0x562b8d179f20;  1 drivers
v0x562b8caac6b0_0 .net "cout2", 0 0, L_0x562b8d17a090;  1 drivers
v0x562b8caabc90_0 .net "s1", 0 0, L_0x562b8d179eb0;  1 drivers
S_0x562b8c4ff460 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c501bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d179eb0 .functor XOR 1, L_0x562b8d17a200, L_0x562b8d17a330, C4<0>, C4<0>;
L_0x562b8d179f20 .functor AND 1, L_0x562b8d17a200, L_0x562b8d17a330, C4<1>, C4<1>;
v0x562b8cab41c0_0 .net "S", 0 0, L_0x562b8d179eb0;  alias, 1 drivers
v0x562b8cab4280_0 .net "a", 0 0, L_0x562b8d17a200;  alias, 1 drivers
v0x562b8cab32d0_0 .net "b", 0 0, L_0x562b8d17a330;  alias, 1 drivers
v0x562b8cab2f20_0 .net "cout", 0 0, L_0x562b8d179f20;  alias, 1 drivers
S_0x562b8c51a680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c501bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d179f90 .functor XOR 1, L_0x562b8d179a30, L_0x562b8d179eb0, C4<0>, C4<0>;
L_0x562b8d17a090 .functor AND 1, L_0x562b8d179a30, L_0x562b8d179eb0, C4<1>, C4<1>;
v0x562b8cab2350_0 .net "S", 0 0, L_0x562b8d179f90;  alias, 1 drivers
v0x562b8cab2410_0 .net "a", 0 0, L_0x562b8d179a30;  alias, 1 drivers
v0x562b8cab19d0_0 .net "b", 0 0, L_0x562b8d179eb0;  alias, 1 drivers
v0x562b8cab15d0_0 .net "cout", 0 0, L_0x562b8d17a090;  alias, 1 drivers
S_0x562b8c517eb0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c52ddc0;
 .timescale 0 0;
P_0x562b8caae580 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c515780 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c517eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17a6b0 .functor OR 1, L_0x562b8d17a4d0, L_0x562b8d17a640, C4<0>, C4<0>;
v0x562b8caa0ad0_0 .net "S", 0 0, L_0x562b8d17a540;  1 drivers
v0x562b8caa0150_0 .net "a", 0 0, L_0x562b8d17a7b0;  1 drivers
v0x562b8ca9fcb0_0 .net "b", 0 0, L_0x562b8d17a8e0;  1 drivers
v0x562b8ca9e270_0 .net "cin", 0 0, L_0x562b8d17a100;  alias, 1 drivers
v0x562b8ca9d5b0_0 .net "cout", 0 0, L_0x562b8d17a6b0;  alias, 1 drivers
v0x562b8ca9cc30_0 .net "cout1", 0 0, L_0x562b8d17a4d0;  1 drivers
v0x562b8ca9ccd0_0 .net "cout2", 0 0, L_0x562b8d17a640;  1 drivers
v0x562b8ca9c790_0 .net "s1", 0 0, L_0x562b8d17a460;  1 drivers
S_0x562b8c513050 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c515780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17a460 .functor XOR 1, L_0x562b8d17a7b0, L_0x562b8d17a8e0, C4<0>, C4<0>;
L_0x562b8d17a4d0 .functor AND 1, L_0x562b8d17a7b0, L_0x562b8d17a8e0, C4<1>, C4<1>;
v0x562b8caab7f0_0 .net "S", 0 0, L_0x562b8d17a460;  alias, 1 drivers
v0x562b8caab8b0_0 .net "a", 0 0, L_0x562b8d17a7b0;  alias, 1 drivers
v0x562b8caa4520_0 .net "b", 0 0, L_0x562b8d17a8e0;  alias, 1 drivers
v0x562b8ca9f380_0 .net "cout", 0 0, L_0x562b8d17a4d0;  alias, 1 drivers
S_0x562b8c50e310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c515780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17a540 .functor XOR 1, L_0x562b8d17a100, L_0x562b8d17a460, C4<0>, C4<0>;
L_0x562b8d17a640 .functor AND 1, L_0x562b8d17a100, L_0x562b8d17a460, C4<1>, C4<1>;
v0x562b8caa29c0_0 .net "S", 0 0, L_0x562b8d17a540;  alias, 1 drivers
v0x562b8caa2a80_0 .net "a", 0 0, L_0x562b8d17a100;  alias, 1 drivers
v0x562b8ca9f710_0 .net "b", 0 0, L_0x562b8d17a460;  alias, 1 drivers
v0x562b8caa21f0_0 .net "cout", 0 0, L_0x562b8d17a640;  alias, 1 drivers
S_0x562b8c50bb80 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c52ddc0;
 .timescale 0 0;
P_0x562b8ca9fdb0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c5085d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c50bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17ac60 .functor OR 1, L_0x562b8d17aa80, L_0x562b8d17abf0, C4<0>, C4<0>;
v0x562b8ca9aba0_0 .net "S", 0 0, L_0x562b8d17aaf0;  1 drivers
v0x562b8ca99480_0 .net "a", 0 0, L_0x562b8d17ad60;  1 drivers
v0x562b8ca98b00_0 .net "b", 0 0, L_0x562b8d17ae90;  1 drivers
v0x562b8ca98660_0 .net "cin", 0 0, L_0x562b8d17a6b0;  alias, 1 drivers
v0x562b8ca96c20_0 .net "cout", 0 0, L_0x562b8d17ac60;  alias, 1 drivers
v0x562b8ca95f60_0 .net "cout1", 0 0, L_0x562b8d17aa80;  1 drivers
v0x562b8ca96000_0 .net "cout2", 0 0, L_0x562b8d17abf0;  1 drivers
v0x562b8ca955e0_0 .net "s1", 0 0, L_0x562b8d17aa10;  1 drivers
S_0x562b8c505e40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17aa10 .functor XOR 1, L_0x562b8d17ad60, L_0x562b8d17ae90, C4<0>, C4<0>;
L_0x562b8d17aa80 .functor AND 1, L_0x562b8d17ad60, L_0x562b8d17ae90, C4<1>, C4<1>;
v0x562b8ca943f0_0 .net "S", 0 0, L_0x562b8d17aa10;  alias, 1 drivers
v0x562b8ca94490_0 .net "a", 0 0, L_0x562b8d17ad60;  alias, 1 drivers
v0x562b8ca93020_0 .net "b", 0 0, L_0x562b8d17ae90;  alias, 1 drivers
v0x562b8ca92810_0 .net "cout", 0 0, L_0x562b8d17aa80;  alias, 1 drivers
S_0x562b8c4f9970 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17aaf0 .functor XOR 1, L_0x562b8d17a6b0, L_0x562b8d17aa10, C4<0>, C4<0>;
L_0x562b8d17abf0 .functor AND 1, L_0x562b8d17a6b0, L_0x562b8d17aa10, C4<1>, C4<1>;
v0x562b8ca97d30_0 .net "S", 0 0, L_0x562b8d17aaf0;  alias, 1 drivers
v0x562b8ca97dd0_0 .net "a", 0 0, L_0x562b8d17a6b0;  alias, 1 drivers
v0x562b8ca9b370_0 .net "b", 0 0, L_0x562b8d17aa10;  alias, 1 drivers
v0x562b8ca980c0_0 .net "cout", 0 0, L_0x562b8d17abf0;  alias, 1 drivers
S_0x562b8c4ebaa0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c52ddc0;
 .timescale 0 0;
P_0x562b8c5b12a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c4f2320 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4ebaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17b210 .functor OR 1, L_0x562b8d17b030, L_0x562b8d17b1a0, C4<0>, C4<0>;
v0x562b8cb11f90_0 .net "S", 0 0, L_0x562b8d17b0a0;  1 drivers
v0x562b8cb11be0_0 .net "a", 0 0, L_0x562b8d17b310;  1 drivers
v0x562b8cb11010_0 .net "b", 0 0, L_0x562b8d17b550;  1 drivers
v0x562b8cb10690_0 .net "cin", 0 0, L_0x562b8d17ac60;  alias, 1 drivers
v0x562b8cb101f0_0 .net "cout", 0 0, L_0x562b8d17b210;  alias, 1 drivers
v0x562b8cb0d4c0_0 .net "cout1", 0 0, L_0x562b8d17b030;  1 drivers
v0x562b8cb0d560_0 .net "cout2", 0 0, L_0x562b8d17b1a0;  1 drivers
v0x562b8cb0cb40_0 .net "s1", 0 0, L_0x562b8d17afc0;  1 drivers
S_0x562b8c56cf40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4f2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17afc0 .functor XOR 1, L_0x562b8d17b310, L_0x562b8d17b550, C4<0>, C4<0>;
L_0x562b8d17b030 .functor AND 1, L_0x562b8d17b310, L_0x562b8d17b550, C4<1>, C4<1>;
v0x562b8cb0f960_0 .net "S", 0 0, L_0x562b8d17afc0;  alias, 1 drivers
v0x562b8cb0fa20_0 .net "a", 0 0, L_0x562b8d17b310;  alias, 1 drivers
v0x562b8cb15fb0_0 .net "b", 0 0, L_0x562b8d17b550;  alias, 1 drivers
v0x562b8cb0fcf0_0 .net "cout", 0 0, L_0x562b8d17b030;  alias, 1 drivers
S_0x562b8c56a840 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4f2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17b0a0 .functor XOR 1, L_0x562b8d17ac60, L_0x562b8d17afc0, C4<0>, C4<0>;
L_0x562b8d17b1a0 .functor AND 1, L_0x562b8d17ac60, L_0x562b8d17afc0, C4<1>, C4<1>;
v0x562b8cb15880_0 .net "S", 0 0, L_0x562b8d17b0a0;  alias, 1 drivers
v0x562b8cb15940_0 .net "a", 0 0, L_0x562b8d17ac60;  alias, 1 drivers
v0x562b8cb13800_0 .net "b", 0 0, L_0x562b8d17afc0;  alias, 1 drivers
v0x562b8cb12e80_0 .net "cout", 0 0, L_0x562b8d17b1a0;  alias, 1 drivers
S_0x562b8c4e9bf0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c52ddc0;
 .timescale 0 0;
P_0x562b8cb11110 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c4bf470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4e9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17b8c0 .functor OR 1, L_0x562b8d17b770, L_0x562b8d17b850, C4<0>, C4<0>;
v0x562b8ca91660_0 .net "S", 0 0, L_0x562b8d17b7e0;  1 drivers
v0x562b8ca86780_0 .net "a", 0 0, L_0x562b8d17b9c0;  1 drivers
v0x562b8ca90f30_0 .net "b", 0 0, L_0x562b8d17baf0;  1 drivers
v0x562b8ca8ef10_0 .net "cin", 0 0, L_0x562b8d17b210;  alias, 1 drivers
v0x562b8ca8e590_0 .net "cout", 0 0, L_0x562b8d17b8c0;  alias, 1 drivers
v0x562b8ca8c7e0_0 .net "cout1", 0 0, L_0x562b8d17b770;  1 drivers
v0x562b8ca8c880_0 .net "cout2", 0 0, L_0x562b8d17b850;  1 drivers
v0x562b8ca8be60_0 .net "s1", 0 0, L_0x562b8d17b700;  1 drivers
S_0x562b8c4e7e20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4bf470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17b700 .functor XOR 1, L_0x562b8d17b9c0, L_0x562b8d17baf0, C4<0>, C4<0>;
L_0x562b8d17b770 .functor AND 1, L_0x562b8d17b9c0, L_0x562b8d17baf0, C4<1>, C4<1>;
v0x562b8cb0c3f0_0 .net "S", 0 0, L_0x562b8d17b700;  alias, 1 drivers
v0x562b8cb0c490_0 .net "a", 0 0, L_0x562b8d17b9c0;  alias, 1 drivers
v0x562b8cb0bb00_0 .net "b", 0 0, L_0x562b8d17baf0;  alias, 1 drivers
v0x562b8cb0b750_0 .net "cout", 0 0, L_0x562b8d17b770;  alias, 1 drivers
S_0x562b8c4e55f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4bf470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17b7e0 .functor XOR 1, L_0x562b8d17b210, L_0x562b8d17b700, C4<0>, C4<0>;
L_0x562b8d17b850 .functor AND 1, L_0x562b8d17b210, L_0x562b8d17b700, C4<1>, C4<1>;
v0x562b8cb0ab80_0 .net "S", 0 0, L_0x562b8d17b7e0;  alias, 1 drivers
v0x562b8cb0ac20_0 .net "a", 0 0, L_0x562b8d17b210;  alias, 1 drivers
v0x562b8cb0a2a0_0 .net "b", 0 0, L_0x562b8d17b700;  alias, 1 drivers
v0x562b8ca863f0_0 .net "cout", 0 0, L_0x562b8d17b850;  alias, 1 drivers
S_0x562b8c4e2ec0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c52ddc0;
 .timescale 0 0;
P_0x562b8ca91030 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c4e0790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4e2ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17bee0 .functor OR 1, L_0x562b8d17bd00, L_0x562b8d17be70, C4<0>, C4<0>;
v0x562b8ca86c80_0 .net "S", 0 0, L_0x562b8d17bd70;  1 drivers
v0x562b8ca840b0_0 .net "a", 0 0, L_0x562b8d17bfe0;  1 drivers
v0x562b8ca83730_0 .net "b", 0 0, L_0x562b8d17c110;  1 drivers
v0x562b8ca82fe0_0 .net "cin", 0 0, L_0x562b8d17b8c0;  alias, 1 drivers
v0x562b8ca82780_0 .net "cout", 0 0, L_0x562b8d17bee0;  alias, 1 drivers
v0x562b8ca81830_0 .net "cout1", 0 0, L_0x562b8d17bd00;  1 drivers
v0x562b8ca818d0_0 .net "cout2", 0 0, L_0x562b8d17be70;  1 drivers
v0x562b8ca80eb0_0 .net "s1", 0 0, L_0x562b8d17bc90;  1 drivers
S_0x562b8c4de060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4e0790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17bc90 .functor XOR 1, L_0x562b8d17bfe0, L_0x562b8d17c110, C4<0>, C4<0>;
L_0x562b8d17bd00 .functor AND 1, L_0x562b8d17bfe0, L_0x562b8d17c110, C4<1>, C4<1>;
v0x562b8ca8a0b0_0 .net "S", 0 0, L_0x562b8d17bc90;  alias, 1 drivers
v0x562b8ca8a150_0 .net "a", 0 0, L_0x562b8d17bfe0;  alias, 1 drivers
v0x562b8ca89730_0 .net "b", 0 0, L_0x562b8d17c110;  alias, 1 drivers
v0x562b8ca88840_0 .net "cout", 0 0, L_0x562b8d17bd00;  alias, 1 drivers
S_0x562b8c4db930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4e0790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17bd70 .functor XOR 1, L_0x562b8d17b8c0, L_0x562b8d17bc90, C4<0>, C4<0>;
L_0x562b8d17be70 .functor AND 1, L_0x562b8d17b8c0, L_0x562b8d17bc90, C4<1>, C4<1>;
v0x562b8ca88490_0 .net "S", 0 0, L_0x562b8d17bd70;  alias, 1 drivers
v0x562b8ca88530_0 .net "a", 0 0, L_0x562b8d17b8c0;  alias, 1 drivers
v0x562b8ca878c0_0 .net "b", 0 0, L_0x562b8d17bc90;  alias, 1 drivers
v0x562b8ca87080_0 .net "cout", 0 0, L_0x562b8d17be70;  alias, 1 drivers
S_0x562b8c4d9200 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c52ddc0;
 .timescale 0 0;
P_0x562b8ca83830 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c4d6ad0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4d9200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17c420 .functor OR 1, L_0x562b8d17c240, L_0x562b8d17c3b0, C4<0>, C4<0>;
v0x562b8ca7d240_0 .net "S", 0 0, L_0x562b8d17c2b0;  1 drivers
v0x562b8ca7c670_0 .net "a", 0 0, L_0x562b8d17c490;  1 drivers
v0x562b8ca7bcf0_0 .net "b", 0 0, L_0x562b8d17c5c0;  1 drivers
v0x562b8ca7b850_0 .net "cin", 0 0, L_0x562b8d17bee0;  alias, 1 drivers
v0x562b8c9c1db0_0 .net "cout", 0 0, L_0x562b8d17c420;  alias, 1 drivers
v0x562b8ca4e640_0 .net "cout1", 0 0, L_0x562b8d17c240;  1 drivers
v0x562b8ca4e6e0_0 .net "cout2", 0 0, L_0x562b8d17c3b0;  1 drivers
v0x562b8ca39c20_0 .net "s1", 0 0, L_0x562b8d17bc20;  1 drivers
S_0x562b8c4a7b50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4d6ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17bc20 .functor XOR 1, L_0x562b8d17c490, L_0x562b8d17c5c0, C4<0>, C4<0>;
L_0x562b8d17c240 .functor AND 1, L_0x562b8d17c490, L_0x562b8d17c5c0, C4<1>, C4<1>;
v0x562b8ca80760_0 .net "S", 0 0, L_0x562b8d17bc20;  alias, 1 drivers
v0x562b8ca80800_0 .net "a", 0 0, L_0x562b8d17c490;  alias, 1 drivers
v0x562b8ca7ff00_0 .net "b", 0 0, L_0x562b8d17c5c0;  alias, 1 drivers
v0x562b8ca7efb0_0 .net "cout", 0 0, L_0x562b8d17c240;  alias, 1 drivers
S_0x562b8c4a5380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4d6ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17c2b0 .functor XOR 1, L_0x562b8d17bee0, L_0x562b8d17bc20, C4<0>, C4<0>;
L_0x562b8d17c3b0 .functor AND 1, L_0x562b8d17bee0, L_0x562b8d17bc20, C4<1>, C4<1>;
v0x562b8ca7e630_0 .net "S", 0 0, L_0x562b8d17c2b0;  alias, 1 drivers
v0x562b8ca7e6d0_0 .net "a", 0 0, L_0x562b8d17bee0;  alias, 1 drivers
v0x562b8ca7dee0_0 .net "b", 0 0, L_0x562b8d17bc20;  alias, 1 drivers
v0x562b8ca7d5f0_0 .net "cout", 0 0, L_0x562b8d17c3b0;  alias, 1 drivers
S_0x562b8c4a2c50 .scope module, "ins5" "rca_Nbit" 3 136, 3 18 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ca2dfb0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d17f9d0 .functor BUFZ 1, L_0x562b8d17c890, C4<0>, C4<0>, C4<0>;
L_0x562b8d17fad0 .functor BUFZ 1, L_0x562b8d17f5d0, C4<0>, C4<0>, C4<0>;
v0x562b8c9eeec0_0 .net "S", 7 0, L_0x562b8d17f930;  alias, 1 drivers
v0x562b8ca0cfd0_0 .net "a", 7 0, L_0x562b8d17c780;  alias, 1 drivers
v0x562b8ca0af20_0 .net "b", 7 0, L_0x562b8d1796b0;  alias, 1 drivers
v0x562b8ca0a5a0 .array "carry", 0 8;
v0x562b8ca0a5a0_0 .net v0x562b8ca0a5a0 0, 0 0, L_0x562b8d17f9d0; 1 drivers
v0x562b8ca0a5a0_1 .net v0x562b8ca0a5a0 1, 0 0, L_0x562b8d17cbe0; 1 drivers
v0x562b8ca0a5a0_2 .net v0x562b8ca0a5a0 2, 0 0, L_0x562b8d17d220; 1 drivers
v0x562b8ca0a5a0_3 .net v0x562b8ca0a5a0 3, 0 0, L_0x562b8d17d860; 1 drivers
v0x562b8ca0a5a0_4 .net v0x562b8ca0a5a0 4, 0 0, L_0x562b8d17de10; 1 drivers
v0x562b8ca0a5a0_5 .net v0x562b8ca0a5a0 5, 0 0, L_0x562b8d17e3c0; 1 drivers
v0x562b8ca0a5a0_6 .net v0x562b8ca0a5a0 6, 0 0, L_0x562b8d17e9f0; 1 drivers
v0x562b8ca0a5a0_7 .net v0x562b8ca0a5a0 7, 0 0, L_0x562b8d17f090; 1 drivers
v0x562b8ca0a5a0_8 .net v0x562b8ca0a5a0 8, 0 0, L_0x562b8d17f5d0; 1 drivers
v0x562b8ca087f0_0 .net "cin", 0 0, L_0x562b8d17c890;  alias, 1 drivers
v0x562b8ca07e70_0 .net "cout", 0 0, L_0x562b8d17fad0;  alias, 1 drivers
L_0x562b8d17cce0 .part L_0x562b8d17c780, 0, 1;
L_0x562b8d17cea0 .part L_0x562b8d1796b0, 0, 1;
L_0x562b8d17d320 .part L_0x562b8d17c780, 1, 1;
L_0x562b8d17d450 .part L_0x562b8d1796b0, 1, 1;
L_0x562b8d17d960 .part L_0x562b8d17c780, 2, 1;
L_0x562b8d17da90 .part L_0x562b8d1796b0, 2, 1;
L_0x562b8d17df10 .part L_0x562b8d17c780, 3, 1;
L_0x562b8d17e040 .part L_0x562b8d1796b0, 3, 1;
L_0x562b8d17e4c0 .part L_0x562b8d17c780, 4, 1;
L_0x562b8d17e700 .part L_0x562b8d1796b0, 4, 1;
L_0x562b8d17eaf0 .part L_0x562b8d17c780, 5, 1;
L_0x562b8d17ec20 .part L_0x562b8d1796b0, 5, 1;
L_0x562b8d17f190 .part L_0x562b8d17c780, 6, 1;
L_0x562b8d17f2c0 .part L_0x562b8d1796b0, 6, 1;
L_0x562b8d17f640 .part L_0x562b8d17c780, 7, 1;
L_0x562b8d17f770 .part L_0x562b8d1796b0, 7, 1;
LS_0x562b8d17f930_0_0 .concat8 [ 1 1 1 1], L_0x562b8d17c9e0, L_0x562b8d17d0b0, L_0x562b8d17d6f0, L_0x562b8d17dca0;
LS_0x562b8d17f930_0_4 .concat8 [ 1 1 1 1], L_0x562b8d17e250, L_0x562b8d17e880, L_0x562b8d17efb0, L_0x562b8d17f460;
L_0x562b8d17f930 .concat8 [ 4 4 0 0], LS_0x562b8d17f930_0_0, LS_0x562b8d17f930_0_4;
S_0x562b8c4a0520 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c4a2c50;
 .timescale 0 0;
P_0x562b8c55adc0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c4d3aa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4a0520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17cbe0 .functor OR 1, L_0x562b8d17c970, L_0x562b8d17cae0, C4<0>, C4<0>;
v0x562b8ca58760_0 .net "S", 0 0, L_0x562b8d17c9e0;  1 drivers
v0x562b8ca569b0_0 .net "a", 0 0, L_0x562b8d17cce0;  1 drivers
v0x562b8ca56030_0 .net "b", 0 0, L_0x562b8d17cea0;  1 drivers
v0x562b8ca54280_0 .net "cin", 0 0, L_0x562b8d17f9d0;  alias, 1 drivers
v0x562b8ca53900_0 .net "cout", 0 0, L_0x562b8d17cbe0;  alias, 1 drivers
v0x562b8ca539a0_0 .net "cout1", 0 0, L_0x562b8d17c970;  1 drivers
v0x562b8ca51b50_0 .net "cout2", 0 0, L_0x562b8d17cae0;  1 drivers
v0x562b8ca511d0_0 .net "s1", 0 0, L_0x562b8d17c900;  1 drivers
S_0x562b8c4d1270 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4d3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17c900 .functor XOR 1, L_0x562b8d17cce0, L_0x562b8d17cea0, C4<0>, C4<0>;
L_0x562b8d17c970 .functor AND 1, L_0x562b8d17cce0, L_0x562b8d17cea0, C4<1>, C4<1>;
v0x562b8ca5fcf0_0 .net "S", 0 0, L_0x562b8d17c900;  alias, 1 drivers
v0x562b8ca5fdb0_0 .net "a", 0 0, L_0x562b8d17cce0;  alias, 1 drivers
v0x562b8ca5df40_0 .net "b", 0 0, L_0x562b8d17cea0;  alias, 1 drivers
v0x562b8ca5d5c0_0 .net "cout", 0 0, L_0x562b8d17c970;  alias, 1 drivers
S_0x562b8c4ceb40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4d3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17c9e0 .functor XOR 1, L_0x562b8d17f9d0, L_0x562b8d17c900, C4<0>, C4<0>;
L_0x562b8d17cae0 .functor AND 1, L_0x562b8d17f9d0, L_0x562b8d17c900, C4<1>, C4<1>;
v0x562b8ca5b810_0 .net "S", 0 0, L_0x562b8d17c9e0;  alias, 1 drivers
v0x562b8ca5b8d0_0 .net "a", 0 0, L_0x562b8d17f9d0;  alias, 1 drivers
v0x562b8ca5ae90_0 .net "b", 0 0, L_0x562b8d17c900;  alias, 1 drivers
v0x562b8ca590e0_0 .net "cout", 0 0, L_0x562b8d17cae0;  alias, 1 drivers
S_0x562b8c4cc410 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c4a2c50;
 .timescale 0 0;
P_0x562b8ca56130 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c4c9ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4cc410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17d220 .functor OR 1, L_0x562b8d17d040, L_0x562b8d17d1b0, C4<0>, C4<0>;
v0x562b8ca224b0_0 .net "S", 0 0, L_0x562b8d17d0b0;  1 drivers
v0x562b8ca20400_0 .net "a", 0 0, L_0x562b8d17d320;  1 drivers
v0x562b8ca1fa80_0 .net "b", 0 0, L_0x562b8d17d450;  1 drivers
v0x562b8ca1dcd0_0 .net "cin", 0 0, L_0x562b8d17cbe0;  alias, 1 drivers
v0x562b8ca1d350_0 .net "cout", 0 0, L_0x562b8d17d220;  alias, 1 drivers
v0x562b8ca1b5a0_0 .net "cout1", 0 0, L_0x562b8d17d040;  1 drivers
v0x562b8ca1b640_0 .net "cout2", 0 0, L_0x562b8d17d1b0;  1 drivers
v0x562b8ca1ac20_0 .net "s1", 0 0, L_0x562b8d17cfd0;  1 drivers
S_0x562b8c4c75b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4c9ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17cfd0 .functor XOR 1, L_0x562b8d17d320, L_0x562b8d17d450, C4<0>, C4<0>;
L_0x562b8d17d040 .functor AND 1, L_0x562b8d17d320, L_0x562b8d17d450, C4<1>, C4<1>;
v0x562b8ca502e0_0 .net "S", 0 0, L_0x562b8d17cfd0;  alias, 1 drivers
v0x562b8ca503a0_0 .net "a", 0 0, L_0x562b8d17d320;  alias, 1 drivers
v0x562b8ca4ff30_0 .net "b", 0 0, L_0x562b8d17d450;  alias, 1 drivers
v0x562b8ca4f540_0 .net "cout", 0 0, L_0x562b8d17d040;  alias, 1 drivers
S_0x562b8c4c4e80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4c9ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17d0b0 .functor XOR 1, L_0x562b8d17cbe0, L_0x562b8d17cfd0, C4<0>, C4<0>;
L_0x562b8d17d1b0 .functor AND 1, L_0x562b8d17cbe0, L_0x562b8d17cfd0, C4<1>, C4<1>;
v0x562b8ca4ed00_0 .net "S", 0 0, L_0x562b8d17d0b0;  alias, 1 drivers
v0x562b8ca4edc0_0 .net "a", 0 0, L_0x562b8d17cbe0;  alias, 1 drivers
v0x562b8ca4e900_0 .net "b", 0 0, L_0x562b8d17cfd0;  alias, 1 drivers
v0x562b8ca22be0_0 .net "cout", 0 0, L_0x562b8d17d1b0;  alias, 1 drivers
S_0x562b8c4c2750 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c4a2c50;
 .timescale 0 0;
P_0x562b8ca1fb80 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c4bdbf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4c2750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17d860 .functor OR 1, L_0x562b8d17d680, L_0x562b8d17d7f0, C4<0>, C4<0>;
v0x562b8ca4c2f0_0 .net "S", 0 0, L_0x562b8d17d6f0;  1 drivers
v0x562b8ca4b970_0 .net "a", 0 0, L_0x562b8d17d960;  1 drivers
v0x562b8ca49bc0_0 .net "b", 0 0, L_0x562b8d17da90;  1 drivers
v0x562b8ca49240_0 .net "cin", 0 0, L_0x562b8d17d220;  alias, 1 drivers
v0x562b8ca47490_0 .net "cout", 0 0, L_0x562b8d17d860;  alias, 1 drivers
v0x562b8ca46b10_0 .net "cout1", 0 0, L_0x562b8d17d680;  1 drivers
v0x562b8ca46bb0_0 .net "cout2", 0 0, L_0x562b8d17d7f0;  1 drivers
v0x562b8ca44d60_0 .net "s1", 0 0, L_0x562b8d17d610;  1 drivers
S_0x562b8c4bb420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4bdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17d610 .functor XOR 1, L_0x562b8d17d960, L_0x562b8d17da90, C4<0>, C4<0>;
L_0x562b8d17d680 .functor AND 1, L_0x562b8d17d960, L_0x562b8d17da90, C4<1>, C4<1>;
v0x562b8ca19d30_0 .net "S", 0 0, L_0x562b8d17d610;  alias, 1 drivers
v0x562b8ca19df0_0 .net "a", 0 0, L_0x562b8d17d960;  alias, 1 drivers
v0x562b8ca19980_0 .net "b", 0 0, L_0x562b8d17da90;  alias, 1 drivers
v0x562b8ca18db0_0 .net "cout", 0 0, L_0x562b8d17d680;  alias, 1 drivers
S_0x562b8c4b8cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4bdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17d6f0 .functor XOR 1, L_0x562b8d17d220, L_0x562b8d17d610, C4<0>, C4<0>;
L_0x562b8d17d7f0 .functor AND 1, L_0x562b8d17d220, L_0x562b8d17d610, C4<1>, C4<1>;
v0x562b8ca18570_0 .net "S", 0 0, L_0x562b8d17d6f0;  alias, 1 drivers
v0x562b8ca18630_0 .net "a", 0 0, L_0x562b8d17d220;  alias, 1 drivers
v0x562b8ca18170_0 .net "b", 0 0, L_0x562b8d17d610;  alias, 1 drivers
v0x562b8ca4e330_0 .net "cout", 0 0, L_0x562b8d17d7f0;  alias, 1 drivers
S_0x562b8c4b65c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c4a2c50;
 .timescale 0 0;
P_0x562b8ca49cc0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c4b31f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4b65c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17de10 .functor OR 1, L_0x562b8d17dc30, L_0x562b8d17dda0, C4<0>, C4<0>;
v0x562b8ca3ce50_0 .net "S", 0 0, L_0x562b8d17dca0;  1 drivers
v0x562b8ca3bf60_0 .net "a", 0 0, L_0x562b8d17df10;  1 drivers
v0x562b8ca3bbb0_0 .net "b", 0 0, L_0x562b8d17e040;  1 drivers
v0x562b8ca3afe0_0 .net "cin", 0 0, L_0x562b8d17d860;  alias, 1 drivers
v0x562b8ca3a660_0 .net "cout", 0 0, L_0x562b8d17de10;  alias, 1 drivers
v0x562b8ca3a1c0_0 .net "cout1", 0 0, L_0x562b8d17dc30;  1 drivers
v0x562b8ca3a260_0 .net "cout2", 0 0, L_0x562b8d17dda0;  1 drivers
v0x562b8ca38550_0 .net "s1", 0 0, L_0x562b8d17dbc0;  1 drivers
S_0x562b8c4b0a20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4b31f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17dbc0 .functor XOR 1, L_0x562b8d17df10, L_0x562b8d17e040, C4<0>, C4<0>;
L_0x562b8d17dc30 .functor AND 1, L_0x562b8d17df10, L_0x562b8d17e040, C4<1>, C4<1>;
v0x562b8ca443e0_0 .net "S", 0 0, L_0x562b8d17dbc0;  alias, 1 drivers
v0x562b8ca44480_0 .net "a", 0 0, L_0x562b8d17df10;  alias, 1 drivers
v0x562b8ca42630_0 .net "b", 0 0, L_0x562b8d17e040;  alias, 1 drivers
v0x562b8ca41cb0_0 .net "cout", 0 0, L_0x562b8d17dc30;  alias, 1 drivers
S_0x562b8c4ae2f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4b31f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17dca0 .functor XOR 1, L_0x562b8d17d860, L_0x562b8d17dbc0, C4<0>, C4<0>;
L_0x562b8d17dda0 .functor AND 1, L_0x562b8d17d860, L_0x562b8d17dbc0, C4<1>, C4<1>;
v0x562b8ca3ff00_0 .net "S", 0 0, L_0x562b8d17dca0;  alias, 1 drivers
v0x562b8ca3ffa0_0 .net "a", 0 0, L_0x562b8d17d860;  alias, 1 drivers
v0x562b8ca3f580_0 .net "b", 0 0, L_0x562b8d17dbc0;  alias, 1 drivers
v0x562b8ca3d7d0_0 .net "cout", 0 0, L_0x562b8d17dda0;  alias, 1 drivers
S_0x562b8c4abbc0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c4a2c50;
 .timescale 0 0;
P_0x562b8c4fe570 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c487cc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4abbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17e3c0 .functor OR 1, L_0x562b8d17e1e0, L_0x562b8d17e350, C4<0>, C4<0>;
v0x562b8ca2fdd0_0 .net "S", 0 0, L_0x562b8d17e250;  1 drivers
v0x562b8ca2fa20_0 .net "a", 0 0, L_0x562b8d17e4c0;  1 drivers
v0x562b8ca2ee50_0 .net "b", 0 0, L_0x562b8d17e700;  1 drivers
v0x562b8ca2e610_0 .net "cin", 0 0, L_0x562b8d17de10;  alias, 1 drivers
v0x562b8ca2e210_0 .net "cout", 0 0, L_0x562b8d17e3c0;  alias, 1 drivers
v0x562b8ca2db50_0 .net "cout1", 0 0, L_0x562b8d17e1e0;  1 drivers
v0x562b8ca2dbf0_0 .net "cout2", 0 0, L_0x562b8d17e350;  1 drivers
v0x562b8ca2baa0_0 .net "s1", 0 0, L_0x562b8d17e170;  1 drivers
S_0x562b8c49d070 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c487cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17e170 .functor XOR 1, L_0x562b8d17e4c0, L_0x562b8d17e700, C4<0>, C4<0>;
L_0x562b8d17e1e0 .functor AND 1, L_0x562b8d17e4c0, L_0x562b8d17e700, C4<1>, C4<1>;
v0x562b8ca364a0_0 .net "S", 0 0, L_0x562b8d17e170;  alias, 1 drivers
v0x562b8ca36560_0 .net "a", 0 0, L_0x562b8d17e4c0;  alias, 1 drivers
v0x562b8ca35b20_0 .net "b", 0 0, L_0x562b8d17e700;  alias, 1 drivers
v0x562b8ca33d70_0 .net "cout", 0 0, L_0x562b8d17e1e0;  alias, 1 drivers
S_0x562b8c49a8a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c487cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17e250 .functor XOR 1, L_0x562b8d17de10, L_0x562b8d17e170, C4<0>, C4<0>;
L_0x562b8d17e350 .functor AND 1, L_0x562b8d17de10, L_0x562b8d17e170, C4<1>, C4<1>;
v0x562b8ca333f0_0 .net "S", 0 0, L_0x562b8d17e250;  alias, 1 drivers
v0x562b8ca334b0_0 .net "a", 0 0, L_0x562b8d17de10;  alias, 1 drivers
v0x562b8ca31640_0 .net "b", 0 0, L_0x562b8d17e170;  alias, 1 drivers
v0x562b8ca30cc0_0 .net "cout", 0 0, L_0x562b8d17e350;  alias, 1 drivers
S_0x562b8c498170 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c4a2c50;
 .timescale 0 0;
P_0x562b8ca2ef50 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c495a40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c498170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17e9f0 .functor OR 1, L_0x562b8d17e810, L_0x562b8d17e980, C4<0>, C4<0>;
v0x562b8ca25020_0 .net "S", 0 0, L_0x562b8d17e880;  1 drivers
v0x562b8ca24450_0 .net "a", 0 0, L_0x562b8d17eaf0;  1 drivers
v0x562b8ca23ad0_0 .net "b", 0 0, L_0x562b8d17ec20;  1 drivers
v0x562b8ca23630_0 .net "cin", 0 0, L_0x562b8d17e3c0;  alias, 1 drivers
v0x562b8c9e5ef0_0 .net "cout", 0 0, L_0x562b8d17e9f0;  alias, 1 drivers
v0x562b8c9def90_0 .net "cout1", 0 0, L_0x562b8d17e810;  1 drivers
v0x562b8c9df030_0 .net "cout2", 0 0, L_0x562b8d17e980;  1 drivers
v0x562b8c9debb0_0 .net "s1", 0 0, L_0x562b8d17e7a0;  1 drivers
S_0x562b8c479be0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c495a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17e7a0 .functor XOR 1, L_0x562b8d17eaf0, L_0x562b8d17ec20, C4<0>, C4<0>;
L_0x562b8d17e810 .functor AND 1, L_0x562b8d17eaf0, L_0x562b8d17ec20, C4<1>, C4<1>;
v0x562b8ca2b120_0 .net "S", 0 0, L_0x562b8d17e7a0;  alias, 1 drivers
v0x562b8ca2b1c0_0 .net "a", 0 0, L_0x562b8d17eaf0;  alias, 1 drivers
v0x562b8ca29370_0 .net "b", 0 0, L_0x562b8d17ec20;  alias, 1 drivers
v0x562b8ca289f0_0 .net "cout", 0 0, L_0x562b8d17e810;  alias, 1 drivers
S_0x562b8c477450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c495a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17e880 .functor XOR 1, L_0x562b8d17e3c0, L_0x562b8d17e7a0, C4<0>, C4<0>;
L_0x562b8d17e980 .functor AND 1, L_0x562b8d17e3c0, L_0x562b8d17e7a0, C4<1>, C4<1>;
v0x562b8ca26c40_0 .net "S", 0 0, L_0x562b8d17e880;  alias, 1 drivers
v0x562b8ca26ce0_0 .net "a", 0 0, L_0x562b8d17e3c0;  alias, 1 drivers
v0x562b8ca262c0_0 .net "b", 0 0, L_0x562b8d17e7a0;  alias, 1 drivers
v0x562b8ca253d0_0 .net "cout", 0 0, L_0x562b8d17e980;  alias, 1 drivers
S_0x562b8c492670 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c4a2c50;
 .timescale 0 0;
P_0x562b8ca23bd0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c48fea0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c492670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17f090 .functor OR 1, L_0x562b8d17ef40, L_0x562b8d17f020, C4<0>, C4<0>;
v0x562b8ca179d0_0 .net "S", 0 0, L_0x562b8d17efb0;  1 drivers
v0x562b8ca15920_0 .net "a", 0 0, L_0x562b8d17f190;  1 drivers
v0x562b8ca14fa0_0 .net "b", 0 0, L_0x562b8d17f2c0;  1 drivers
v0x562b8ca131f0_0 .net "cin", 0 0, L_0x562b8d17e9f0;  alias, 1 drivers
v0x562b8ca12870_0 .net "cout", 0 0, L_0x562b8d17f090;  alias, 1 drivers
v0x562b8ca10ac0_0 .net "cout1", 0 0, L_0x562b8d17ef40;  1 drivers
v0x562b8ca10b60_0 .net "cout2", 0 0, L_0x562b8d17f020;  1 drivers
v0x562b8ca10140_0 .net "s1", 0 0, L_0x562b8d17eed0;  1 drivers
S_0x562b8c48d770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c48fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17eed0 .functor XOR 1, L_0x562b8d17f190, L_0x562b8d17f2c0, C4<0>, C4<0>;
L_0x562b8d17ef40 .functor AND 1, L_0x562b8d17f190, L_0x562b8d17f2c0, C4<1>, C4<1>;
v0x562b8ca0d330_0 .net "S", 0 0, L_0x562b8d17eed0;  alias, 1 drivers
v0x562b8ca0d3d0_0 .net "a", 0 0, L_0x562b8d17f190;  alias, 1 drivers
v0x562b8ca02510_0 .net "b", 0 0, L_0x562b8d17f2c0;  alias, 1 drivers
v0x562b8ca012d0_0 .net "cout", 0 0, L_0x562b8d17ef40;  alias, 1 drivers
S_0x562b8c48b040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c48fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17efb0 .functor XOR 1, L_0x562b8d17e9f0, L_0x562b8d17eed0, C4<0>, C4<0>;
L_0x562b8d17f020 .functor AND 1, L_0x562b8d17e9f0, L_0x562b8d17eed0, C4<1>, C4<1>;
v0x562b8c9fb320_0 .net "S", 0 0, L_0x562b8d17efb0;  alias, 1 drivers
v0x562b8c9fb3c0_0 .net "a", 0 0, L_0x562b8d17e9f0;  alias, 1 drivers
v0x562b8c9ed540_0 .net "b", 0 0, L_0x562b8d17eed0;  alias, 1 drivers
v0x562b8c9dd6c0_0 .net "cout", 0 0, L_0x562b8d17f020;  alias, 1 drivers
S_0x562b8c486300 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c4a2c50;
 .timescale 0 0;
P_0x562b8ca150a0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c483b70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c486300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d17f5d0 .functor OR 1, L_0x562b8d17f3f0, L_0x562b8d17f560, C4<0>, C4<0>;
v0x562b8c9f45e0_0 .net "S", 0 0, L_0x562b8d17f460;  1 drivers
v0x562b8c9f24d0_0 .net "a", 0 0, L_0x562b8d17f640;  1 drivers
v0x562b8c9f1b50_0 .net "b", 0 0, L_0x562b8d17f770;  1 drivers
v0x562b8c9f0c60_0 .net "cin", 0 0, L_0x562b8d17f090;  alias, 1 drivers
v0x562b8c9f08b0_0 .net "cout", 0 0, L_0x562b8d17f5d0;  alias, 1 drivers
v0x562b8c9efce0_0 .net "cout1", 0 0, L_0x562b8d17f3f0;  1 drivers
v0x562b8c9efd80_0 .net "cout2", 0 0, L_0x562b8d17f560;  1 drivers
v0x562b8c9ef360_0 .net "s1", 0 0, L_0x562b8d17ee60;  1 drivers
S_0x562b8c4805c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c483b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17ee60 .functor XOR 1, L_0x562b8d17f640, L_0x562b8d17f770, C4<0>, C4<0>;
L_0x562b8d17f3f0 .functor AND 1, L_0x562b8d17f640, L_0x562b8d17f770, C4<1>, C4<1>;
v0x562b8ca0f250_0 .net "S", 0 0, L_0x562b8d17ee60;  alias, 1 drivers
v0x562b8ca0f2f0_0 .net "a", 0 0, L_0x562b8d17f640;  alias, 1 drivers
v0x562b8ca0eea0_0 .net "b", 0 0, L_0x562b8d17f770;  alias, 1 drivers
v0x562b8ca0e2d0_0 .net "cout", 0 0, L_0x562b8d17f3f0;  alias, 1 drivers
S_0x562b8c47de30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c483b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17f460 .functor XOR 1, L_0x562b8d17f090, L_0x562b8d17ee60, C4<0>, C4<0>;
L_0x562b8d17f560 .functor AND 1, L_0x562b8d17f090, L_0x562b8d17ee60, C4<1>, C4<1>;
v0x562b8ca0da90_0 .net "S", 0 0, L_0x562b8d17f460;  alias, 1 drivers
v0x562b8ca0db30_0 .net "a", 0 0, L_0x562b8d17f090;  alias, 1 drivers
v0x562b8ca0d690_0 .net "b", 0 0, L_0x562b8d17ee60;  alias, 1 drivers
v0x562b8c9f4d10_0 .net "cout", 0 0, L_0x562b8d17f560;  alias, 1 drivers
S_0x562b8c471960 .scope module, "ins6" "rca_Nbit" 3 143, 3 18 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4d83a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f38f70ddd20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d186410 .functor BUFZ 1, L_0x7f38f70ddd20, C4<0>, C4<0>, C4<0>;
L_0x562b8d186480 .functor BUFZ 1, L_0x562b8d185f00, C4<0>, C4<0>, C4<0>;
v0x562b8c95c650_0 .net "S", 15 0, L_0x562b8d1862e0;  alias, 1 drivers
v0x562b8c9574b0_0 .net "a", 15 0, L_0x562b8d17fb40;  alias, 1 drivers
v0x562b8c95aaf0_0 .net "b", 15 0, L_0x562b8d17fbe0;  alias, 1 drivers
v0x562b8c957840 .array "carry", 0 16;
v0x562b8c957840_0 .net v0x562b8c957840 0, 0 0, L_0x562b8d186410; 1 drivers
v0x562b8c957840_1 .net v0x562b8c957840 1, 0 0, L_0x562b8d180070; 1 drivers
v0x562b8c957840_2 .net v0x562b8c957840 2, 0 0, L_0x562b8d180620; 1 drivers
v0x562b8c957840_3 .net v0x562b8c957840 3, 0 0, L_0x562b8d180cf0; 1 drivers
v0x562b8c957840_4 .net v0x562b8c957840 4, 0 0, L_0x562b8d1812a0; 1 drivers
v0x562b8c957840_5 .net v0x562b8c957840 5, 0 0, L_0x562b8d181850; 1 drivers
v0x562b8c957840_6 .net v0x562b8c957840 6, 0 0, L_0x562b8d181e00; 1 drivers
v0x562b8c957840_7 .net v0x562b8c957840 7, 0 0, L_0x562b8d182520; 1 drivers
v0x562b8c957840_8 .net v0x562b8c957840 8, 0 0, L_0x562b8d182a60; 1 drivers
v0x562b8c957840_9 .net v0x562b8c957840 9, 0 0, L_0x562b8d1830a0; 1 drivers
v0x562b8c957840_10 .net v0x562b8c957840 10, 0 0, L_0x562b8d183660; 1 drivers
v0x562b8c957840_11 .net v0x562b8c957840 11, 0 0, L_0x562b8d183cc0; 1 drivers
v0x562b8c957840_12 .net v0x562b8c957840 12, 0 0, L_0x562b8d184290; 1 drivers
v0x562b8c957840_13 .net v0x562b8c957840 13, 0 0, L_0x562b8d184910; 1 drivers
v0x562b8c957840_14 .net v0x562b8c957840 14, 0 0, L_0x562b8d184fa0; 1 drivers
v0x562b8c957840_15 .net v0x562b8c957840 15, 0 0, L_0x562b8d185850; 1 drivers
v0x562b8c957840_16 .net v0x562b8c957840 16, 0 0, L_0x562b8d185f00; 1 drivers
v0x562b8c95a320_0 .net "cin", 0 0, L_0x7f38f70ddd20;  1 drivers
v0x562b8c958c00_0 .net "cout", 0 0, L_0x562b8d186480;  alias, 1 drivers
L_0x562b8d180170 .part L_0x562b8d17fb40, 0, 1;
L_0x562b8d1802a0 .part L_0x562b8d17fbe0, 0, 1;
L_0x562b8d180720 .part L_0x562b8d17fb40, 1, 1;
L_0x562b8d1808e0 .part L_0x562b8d17fbe0, 1, 1;
L_0x562b8d180df0 .part L_0x562b8d17fb40, 2, 1;
L_0x562b8d180f20 .part L_0x562b8d17fbe0, 2, 1;
L_0x562b8d1813a0 .part L_0x562b8d17fb40, 3, 1;
L_0x562b8d1814d0 .part L_0x562b8d17fbe0, 3, 1;
L_0x562b8d181950 .part L_0x562b8d17fb40, 4, 1;
L_0x562b8d181a80 .part L_0x562b8d17fbe0, 4, 1;
L_0x562b8d181f00 .part L_0x562b8d17fb40, 5, 1;
L_0x562b8d182140 .part L_0x562b8d17fbe0, 5, 1;
L_0x562b8d182620 .part L_0x562b8d17fb40, 6, 1;
L_0x562b8d182750 .part L_0x562b8d17fbe0, 6, 1;
L_0x562b8d182b60 .part L_0x562b8d17fb40, 7, 1;
L_0x562b8d182c90 .part L_0x562b8d17fbe0, 7, 1;
L_0x562b8d1831a0 .part L_0x562b8d17fb40, 8, 1;
L_0x562b8d1832d0 .part L_0x562b8d17fbe0, 8, 1;
L_0x562b8d183760 .part L_0x562b8d17fb40, 9, 1;
L_0x562b8d183890 .part L_0x562b8d17fbe0, 9, 1;
L_0x562b8d183400 .part L_0x562b8d17fb40, 10, 1;
L_0x562b8d183e50 .part L_0x562b8d17fbe0, 10, 1;
L_0x562b8d184390 .part L_0x562b8d17fb40, 11, 1;
L_0x562b8d1844c0 .part L_0x562b8d17fbe0, 11, 1;
L_0x562b8d184a10 .part L_0x562b8d17fb40, 12, 1;
L_0x562b8d184b40 .part L_0x562b8d17fbe0, 12, 1;
L_0x562b8d1850a0 .part L_0x562b8d17fb40, 13, 1;
L_0x562b8d1851d0 .part L_0x562b8d17fbe0, 13, 1;
L_0x562b8d185950 .part L_0x562b8d17fb40, 14, 1;
L_0x562b8d185a80 .part L_0x562b8d17fbe0, 14, 1;
L_0x562b8d185f70 .part L_0x562b8d17fb40, 15, 1;
L_0x562b8d1860a0 .part L_0x562b8d17fbe0, 15, 1;
LS_0x562b8d1862e0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d17fe70, L_0x562b8d1804b0, L_0x562b8d180b80, L_0x562b8d181130;
LS_0x562b8d1862e0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d1816e0, L_0x562b8d181c90, L_0x562b8d182440, L_0x562b8d1828f0;
LS_0x562b8d1862e0_0_8 .concat8 [ 1 1 1 1], L_0x562b8d182f30, L_0x562b8d183580, L_0x562b8d183b50, L_0x562b8d184120;
LS_0x562b8d1862e0_0_12 .concat8 [ 1 1 1 1], L_0x562b8d1847a0, L_0x562b8d184e30, L_0x562b8d1856e0, L_0x562b8d185d90;
L_0x562b8d1862e0 .concat8 [ 4 4 4 4], LS_0x562b8d1862e0_0_0, LS_0x562b8d1862e0_0_4, LS_0x562b8d1862e0_0_8, LS_0x562b8d1862e0_0_12;
S_0x562b8c463a90 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c4a4520 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c46a310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c463a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d180070 .functor OR 1, L_0x562b8d17fe00, L_0x562b8d17ff70, C4<0>, C4<0>;
v0x562b8ca02ab0_0 .net "S", 0 0, L_0x562b8d17fe70;  1 drivers
v0x562b8ca02b70_0 .net "a", 0 0, L_0x562b8d180170;  1 drivers
v0x562b8ca00d00_0 .net "b", 0 0, L_0x562b8d1802a0;  1 drivers
v0x562b8c9febf0_0 .net "cin", 0 0, L_0x562b8d186410;  alias, 1 drivers
v0x562b8c9fe270_0 .net "cout", 0 0, L_0x562b8d180070;  alias, 1 drivers
v0x562b8c9fd380_0 .net "cout1", 0 0, L_0x562b8d17fe00;  1 drivers
v0x562b8c9fd420_0 .net "cout2", 0 0, L_0x562b8d17ff70;  1 drivers
v0x562b8c9fcfd0_0 .net "s1", 0 0, L_0x562b8d17fd90;  1 drivers
S_0x562b8c460500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c46a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17fd90 .functor XOR 1, L_0x562b8d180170, L_0x562b8d1802a0, C4<0>, C4<0>;
L_0x562b8d17fe00 .functor AND 1, L_0x562b8d180170, L_0x562b8d1802a0, C4<1>, C4<1>;
v0x562b8ca060c0_0 .net "S", 0 0, L_0x562b8d17fd90;  alias, 1 drivers
v0x562b8ca06160_0 .net "a", 0 0, L_0x562b8d180170;  alias, 1 drivers
v0x562b8ca05740_0 .net "b", 0 0, L_0x562b8d1802a0;  alias, 1 drivers
v0x562b8ca04850_0 .net "cout", 0 0, L_0x562b8d17fe00;  alias, 1 drivers
S_0x562b8c45de00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c46a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d17fe70 .functor XOR 1, L_0x562b8d186410, L_0x562b8d17fd90, C4<0>, C4<0>;
L_0x562b8d17ff70 .functor AND 1, L_0x562b8d186410, L_0x562b8d17fd90, C4<1>, C4<1>;
v0x562b8ca044a0_0 .net "S", 0 0, L_0x562b8d17fe70;  alias, 1 drivers
v0x562b8ca04540_0 .net "a", 0 0, L_0x562b8d186410;  alias, 1 drivers
v0x562b8ca038d0_0 .net "b", 0 0, L_0x562b8d17fd90;  alias, 1 drivers
v0x562b8ca02f50_0 .net "cout", 0 0, L_0x562b8d17ff70;  alias, 1 drivers
S_0x562b8c4317e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8ca00e00 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c446b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4317e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d180620 .functor OR 1, L_0x562b8d180440, L_0x562b8d1805b0, C4<0>, C4<0>;
v0x562b8c9f7640_0 .net "S", 0 0, L_0x562b8d1804b0;  1 drivers
v0x562b8c9f7290_0 .net "a", 0 0, L_0x562b8d180720;  1 drivers
v0x562b8c9f66c0_0 .net "b", 0 0, L_0x562b8d1808e0;  1 drivers
v0x562b8c9f5d40_0 .net "cin", 0 0, L_0x562b8d180070;  alias, 1 drivers
v0x562b8c9f58a0_0 .net "cout", 0 0, L_0x562b8d180620;  alias, 1 drivers
v0x562b8c9ee5d0_0 .net "cout1", 0 0, L_0x562b8d180440;  1 drivers
v0x562b8c9ee670_0 .net "cout2", 0 0, L_0x562b8d1805b0;  1 drivers
v0x562b8c9e9430_0 .net "s1", 0 0, L_0x562b8d1803d0;  1 drivers
S_0x562b8c4443c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c446b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1803d0 .functor XOR 1, L_0x562b8d180720, L_0x562b8d1808e0, C4<0>, C4<0>;
L_0x562b8d180440 .functor AND 1, L_0x562b8d180720, L_0x562b8d1808e0, C4<1>, C4<1>;
v0x562b8c9fc400_0 .net "S", 0 0, L_0x562b8d1803d0;  alias, 1 drivers
v0x562b8c9fc4c0_0 .net "a", 0 0, L_0x562b8d180720;  alias, 1 drivers
v0x562b8c9fba80_0 .net "b", 0 0, L_0x562b8d1808e0;  alias, 1 drivers
v0x562b8c9fb680_0 .net "cout", 0 0, L_0x562b8d180440;  alias, 1 drivers
S_0x562b8c441c90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c446b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1804b0 .functor XOR 1, L_0x562b8d180070, L_0x562b8d1803d0, C4<0>, C4<0>;
L_0x562b8d1805b0 .functor AND 1, L_0x562b8d180070, L_0x562b8d1803d0, C4<1>, C4<1>;
v0x562b8c9fafc0_0 .net "S", 0 0, L_0x562b8d1804b0;  alias, 1 drivers
v0x562b8c9fb080_0 .net "a", 0 0, L_0x562b8d180070;  alias, 1 drivers
v0x562b8c9f8eb0_0 .net "b", 0 0, L_0x562b8d1803d0;  alias, 1 drivers
v0x562b8c9f8530_0 .net "cout", 0 0, L_0x562b8d1805b0;  alias, 1 drivers
S_0x562b8c43f560 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c9f67c0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c423700 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c43f560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d180cf0 .functor OR 1, L_0x562b8d180b10, L_0x562b8d180c80, C4<0>, C4<0>;
v0x562b8c9e8320_0 .net "S", 0 0, L_0x562b8d180b80;  1 drivers
v0x562b8c9e7660_0 .net "a", 0 0, L_0x562b8d180df0;  1 drivers
v0x562b8c9e6ce0_0 .net "b", 0 0, L_0x562b8d180f20;  1 drivers
v0x562b8c9e6840_0 .net "cin", 0 0, L_0x562b8d180620;  alias, 1 drivers
v0x562b8c9de4a0_0 .net "cout", 0 0, L_0x562b8d180cf0;  alias, 1 drivers
v0x562b8c9dd0d0_0 .net "cout1", 0 0, L_0x562b8d180b10;  1 drivers
v0x562b8c9dd170_0 .net "cout2", 0 0, L_0x562b8d180c80;  1 drivers
v0x562b8c9dc8c0_0 .net "s1", 0 0, L_0x562b8d180aa0;  1 drivers
S_0x562b8c420f70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c423700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d180aa0 .functor XOR 1, L_0x562b8d180df0, L_0x562b8d180f20, C4<0>, C4<0>;
L_0x562b8d180b10 .functor AND 1, L_0x562b8d180df0, L_0x562b8d180f20, C4<1>, C4<1>;
v0x562b8c9eca70_0 .net "S", 0 0, L_0x562b8d180aa0;  alias, 1 drivers
v0x562b8c9ecb30_0 .net "a", 0 0, L_0x562b8d180df0;  alias, 1 drivers
v0x562b8c9e97c0_0 .net "b", 0 0, L_0x562b8d180f20;  alias, 1 drivers
v0x562b8c9ec2a0_0 .net "cout", 0 0, L_0x562b8d180b10;  alias, 1 drivers
S_0x562b8c43c190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c423700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d180b80 .functor XOR 1, L_0x562b8d180620, L_0x562b8d180aa0, C4<0>, C4<0>;
L_0x562b8d180c80 .functor AND 1, L_0x562b8d180620, L_0x562b8d180aa0, C4<1>, C4<1>;
v0x562b8c9eab80_0 .net "S", 0 0, L_0x562b8d180b80;  alias, 1 drivers
v0x562b8c9eac40_0 .net "a", 0 0, L_0x562b8d180620;  alias, 1 drivers
v0x562b8c9ea200_0 .net "b", 0 0, L_0x562b8d180aa0;  alias, 1 drivers
v0x562b8c9e9d60_0 .net "cout", 0 0, L_0x562b8d180c80;  alias, 1 drivers
S_0x562b8c4399c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c9e6de0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c437290 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4399c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1812a0 .functor OR 1, L_0x562b8d1810c0, L_0x562b8d181230, C4<0>, C4<0>;
v0x562b8c9e2710_0 .net "S", 0 0, L_0x562b8d181130;  1 drivers
v0x562b8c9e0cd0_0 .net "a", 0 0, L_0x562b8d1813a0;  1 drivers
v0x562b8c9e0010_0 .net "b", 0 0, L_0x562b8d1814d0;  1 drivers
v0x562b8c9df690_0 .net "cin", 0 0, L_0x562b8d180cf0;  alias, 1 drivers
v0x562b8c9d4fe0_0 .net "cout", 0 0, L_0x562b8d1812a0;  alias, 1 drivers
v0x562b8c9db630_0 .net "cout1", 0 0, L_0x562b8d1810c0;  1 drivers
v0x562b8c9db6d0_0 .net "cout2", 0 0, L_0x562b8d181230;  1 drivers
v0x562b8c9d5370_0 .net "s1", 0 0, L_0x562b8d181050;  1 drivers
S_0x562b8c434b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c437290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d181050 .functor XOR 1, L_0x562b8d1813a0, L_0x562b8d1814d0, C4<0>, C4<0>;
L_0x562b8d1810c0 .functor AND 1, L_0x562b8d1813a0, L_0x562b8d1814d0, C4<1>, C4<1>;
v0x562b8c9e1de0_0 .net "S", 0 0, L_0x562b8d181050;  alias, 1 drivers
v0x562b8c9e1e80_0 .net "a", 0 0, L_0x562b8d1813a0;  alias, 1 drivers
v0x562b8c9e5420_0 .net "b", 0 0, L_0x562b8d1814d0;  alias, 1 drivers
v0x562b8c9e2170_0 .net "cout", 0 0, L_0x562b8d1810c0;  alias, 1 drivers
S_0x562b8c42fe20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c437290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d181130 .functor XOR 1, L_0x562b8d180cf0, L_0x562b8d181050, C4<0>, C4<0>;
L_0x562b8d181230 .functor AND 1, L_0x562b8d180cf0, L_0x562b8d181050, C4<1>, C4<1>;
v0x562b8c9e4c50_0 .net "S", 0 0, L_0x562b8d181130;  alias, 1 drivers
v0x562b8c9e4cf0_0 .net "a", 0 0, L_0x562b8d180cf0;  alias, 1 drivers
v0x562b8c9e3530_0 .net "b", 0 0, L_0x562b8d181050;  alias, 1 drivers
v0x562b8c9e2bb0_0 .net "cout", 0 0, L_0x562b8d181230;  alias, 1 drivers
S_0x562b8c42d690 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c497310 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c42a0e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c42d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d181850 .functor OR 1, L_0x562b8d181670, L_0x562b8d1817e0, C4<0>, C4<0>;
v0x562b8c9d5d10_0 .net "S", 0 0, L_0x562b8d1816e0;  1 drivers
v0x562b8c9d5870_0 .net "a", 0 0, L_0x562b8d181950;  1 drivers
v0x562b8c9d2b40_0 .net "b", 0 0, L_0x562b8d181a80;  1 drivers
v0x562b8c9d21c0_0 .net "cin", 0 0, L_0x562b8d1812a0;  alias, 1 drivers
v0x562b8c9d1a70_0 .net "cout", 0 0, L_0x562b8d181850;  alias, 1 drivers
v0x562b8c9d1180_0 .net "cout1", 0 0, L_0x562b8d181670;  1 drivers
v0x562b8c9d1220_0 .net "cout2", 0 0, L_0x562b8d1817e0;  1 drivers
v0x562b8c9d0dd0_0 .net "s1", 0 0, L_0x562b8d181600;  1 drivers
S_0x562b8c427950 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c42a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d181600 .functor XOR 1, L_0x562b8d181950, L_0x562b8d181a80, C4<0>, C4<0>;
L_0x562b8d181670 .functor AND 1, L_0x562b8d181950, L_0x562b8d181a80, C4<1>, C4<1>;
v0x562b8c9daf00_0 .net "S", 0 0, L_0x562b8d181600;  alias, 1 drivers
v0x562b8c9dafc0_0 .net "a", 0 0, L_0x562b8d181950;  alias, 1 drivers
v0x562b8c9d8e80_0 .net "b", 0 0, L_0x562b8d181a80;  alias, 1 drivers
v0x562b8c9d8500_0 .net "cout", 0 0, L_0x562b8d181670;  alias, 1 drivers
S_0x562b8c41b480 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c42a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1816e0 .functor XOR 1, L_0x562b8d1812a0, L_0x562b8d181600, C4<0>, C4<0>;
L_0x562b8d1817e0 .functor AND 1, L_0x562b8d1812a0, L_0x562b8d181600, C4<1>, C4<1>;
v0x562b8c9d7610_0 .net "S", 0 0, L_0x562b8d1816e0;  alias, 1 drivers
v0x562b8c9d76d0_0 .net "a", 0 0, L_0x562b8d1812a0;  alias, 1 drivers
v0x562b8c9d7260_0 .net "b", 0 0, L_0x562b8d181600;  alias, 1 drivers
v0x562b8c9d6690_0 .net "cout", 0 0, L_0x562b8d1817e0;  alias, 1 drivers
S_0x562b8c40d5b0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c9d2c40 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c413e30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c40d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d181e00 .functor OR 1, L_0x562b8d181c20, L_0x562b8d181d90, C4<0>, C4<0>;
v0x562b8c9b6e50_0 .net "S", 0 0, L_0x562b8d181c90;  1 drivers
v0x562b8c9ac030_0 .net "a", 0 0, L_0x562b8d181f00;  1 drivers
v0x562b8c9aadf0_0 .net "b", 0 0, L_0x562b8d182140;  1 drivers
v0x562b8c9a4e40_0 .net "cin", 0 0, L_0x562b8d181850;  alias, 1 drivers
v0x562b8c997060_0 .net "cout", 0 0, L_0x562b8d181e00;  alias, 1 drivers
v0x562b8c9871e0_0 .net "cout1", 0 0, L_0x562b8d181c20;  1 drivers
v0x562b8c987280_0 .net "cout2", 0 0, L_0x562b8d181d90;  1 drivers
v0x562b8c9c14f0_0 .net "s1", 0 0, L_0x562b8d181bb0;  1 drivers
S_0x562b8c3f5d40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c413e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d181bb0 .functor XOR 1, L_0x562b8d181f00, L_0x562b8d182140, C4<0>, C4<0>;
L_0x562b8d181c20 .functor AND 1, L_0x562b8d181f00, L_0x562b8d182140, C4<1>, C4<1>;
v0x562b8c9d0200_0 .net "S", 0 0, L_0x562b8d181bb0;  alias, 1 drivers
v0x562b8c9d02a0_0 .net "a", 0 0, L_0x562b8d181f00;  alias, 1 drivers
v0x562b8c9cf880_0 .net "b", 0 0, L_0x562b8d182140;  alias, 1 drivers
v0x562b8c9cf3e0_0 .net "cout", 0 0, L_0x562b8d181c20;  alias, 1 drivers
S_0x562b8c40b0f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c413e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d181c90 .functor XOR 1, L_0x562b8d181850, L_0x562b8d181bb0, C4<0>, C4<0>;
L_0x562b8d181d90 .functor AND 1, L_0x562b8d181850, L_0x562b8d181bb0, C4<1>, C4<1>;
v0x562b8c98fa10_0 .net "S", 0 0, L_0x562b8d181c90;  alias, 1 drivers
v0x562b8c98fab0_0 .net "a", 0 0, L_0x562b8d181850;  alias, 1 drivers
v0x562b8c988ab0_0 .net "b", 0 0, L_0x562b8d181bb0;  alias, 1 drivers
v0x562b8c9886d0_0 .net "cout", 0 0, L_0x562b8d181d90;  alias, 1 drivers
S_0x562b8c408920 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c9aaef0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c4061f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c408920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d182520 .functor OR 1, L_0x562b8d1823d0, L_0x562b8d1824b0, C4<0>, C4<0>;
v0x562b8c9b8d70_0 .net "S", 0 0, L_0x562b8d182440;  1 drivers
v0x562b8c9b89c0_0 .net "a", 0 0, L_0x562b8d182620;  1 drivers
v0x562b8c9b7df0_0 .net "b", 0 0, L_0x562b8d182750;  1 drivers
v0x562b8c9b75b0_0 .net "cin", 0 0, L_0x562b8d181e00;  alias, 1 drivers
v0x562b8c9b71b0_0 .net "cout", 0 0, L_0x562b8d182520;  alias, 1 drivers
v0x562b8c99e830_0 .net "cout1", 0 0, L_0x562b8d1823d0;  1 drivers
v0x562b8c99e8d0_0 .net "cout2", 0 0, L_0x562b8d1824b0;  1 drivers
v0x562b8c99e100_0 .net "s1", 0 0, L_0x562b8d182360;  1 drivers
S_0x562b8c403ac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4061f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d182360 .functor XOR 1, L_0x562b8d182620, L_0x562b8d182750, C4<0>, C4<0>;
L_0x562b8d1823d0 .functor AND 1, L_0x562b8d182620, L_0x562b8d182750, C4<1>, C4<1>;
v0x562b8c9bf440_0 .net "S", 0 0, L_0x562b8d182360;  alias, 1 drivers
v0x562b8c9bf4e0_0 .net "a", 0 0, L_0x562b8d182620;  alias, 1 drivers
v0x562b8c9beac0_0 .net "b", 0 0, L_0x562b8d182750;  alias, 1 drivers
v0x562b8c9bcd10_0 .net "cout", 0 0, L_0x562b8d1823d0;  alias, 1 drivers
S_0x562b8c3e7c60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4061f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d182440 .functor XOR 1, L_0x562b8d181e00, L_0x562b8d182360, C4<0>, C4<0>;
L_0x562b8d1824b0 .functor AND 1, L_0x562b8d181e00, L_0x562b8d182360, C4<1>, C4<1>;
v0x562b8c9bc390_0 .net "S", 0 0, L_0x562b8d182440;  alias, 1 drivers
v0x562b8c9bc430_0 .net "a", 0 0, L_0x562b8d181e00;  alias, 1 drivers
v0x562b8c9ba5e0_0 .net "b", 0 0, L_0x562b8d182360;  alias, 1 drivers
v0x562b8c9b9c60_0 .net "cout", 0 0, L_0x562b8d1824b0;  alias, 1 drivers
S_0x562b8c3e54d0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c9b7ef0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c4006f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3e54d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d182a60 .functor OR 1, L_0x562b8d182880, L_0x562b8d1829f0, C4<0>, C4<0>;
v0x562b8c998f20_0 .net "S", 0 0, L_0x562b8d1828f0;  1 drivers
v0x562b8c9989e0_0 .net "a", 0 0, L_0x562b8d182b60;  1 drivers
v0x562b8c9b4a40_0 .net "b", 0 0, L_0x562b8d182c90;  1 drivers
v0x562b8c9b40c0_0 .net "cin", 0 0, L_0x562b8d182520;  alias, 1 drivers
v0x562b8c9b2310_0 .net "cout", 0 0, L_0x562b8d182a60;  alias, 1 drivers
v0x562b8c9b1990_0 .net "cout1", 0 0, L_0x562b8d182880;  1 drivers
v0x562b8c9b1a30_0 .net "cout2", 0 0, L_0x562b8d1829f0;  1 drivers
v0x562b8c9afbe0_0 .net "s1", 0 0, L_0x562b8d1822f0;  1 drivers
S_0x562b8c3fdf20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4006f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1822f0 .functor XOR 1, L_0x562b8d182b60, L_0x562b8d182c90, C4<0>, C4<0>;
L_0x562b8d182880 .functor AND 1, L_0x562b8d182b60, L_0x562b8d182c90, C4<1>, C4<1>;
v0x562b8c99bff0_0 .net "S", 0 0, L_0x562b8d1822f0;  alias, 1 drivers
v0x562b8c99c090_0 .net "a", 0 0, L_0x562b8d182b60;  alias, 1 drivers
v0x562b8c99b670_0 .net "b", 0 0, L_0x562b8d182c90;  alias, 1 drivers
v0x562b8c99a780_0 .net "cout", 0 0, L_0x562b8d182880;  alias, 1 drivers
S_0x562b8c3fb7f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4006f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1828f0 .functor XOR 1, L_0x562b8d182520, L_0x562b8d1822f0, C4<0>, C4<0>;
L_0x562b8d1829f0 .functor AND 1, L_0x562b8d182520, L_0x562b8d1822f0, C4<1>, C4<1>;
v0x562b8c99a3d0_0 .net "S", 0 0, L_0x562b8d1828f0;  alias, 1 drivers
v0x562b8c99a470_0 .net "a", 0 0, L_0x562b8d182520;  alias, 1 drivers
v0x562b8c999800_0 .net "b", 0 0, L_0x562b8d1822f0;  alias, 1 drivers
v0x562b8c998e80_0 .net "cout", 0 0, L_0x562b8d1829f0;  alias, 1 drivers
S_0x562b8c3f90c0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8cb69710 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8c3f4380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3f90c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1830a0 .functor OR 1, L_0x562b8d182ec0, L_0x562b8d183030, C4<0>, C4<0>;
v0x562b8c9aa820_0 .net "S", 0 0, L_0x562b8d182f30;  1 drivers
v0x562b8c9a8710_0 .net "a", 0 0, L_0x562b8d1831a0;  1 drivers
v0x562b8c9a7d90_0 .net "b", 0 0, L_0x562b8d1832d0;  1 drivers
v0x562b8c9a6ea0_0 .net "cin", 0 0, L_0x562b8d182a60;  alias, 1 drivers
v0x562b8c9a6af0_0 .net "cout", 0 0, L_0x562b8d1830a0;  alias, 1 drivers
v0x562b8c9a5f20_0 .net "cout1", 0 0, L_0x562b8d182ec0;  1 drivers
v0x562b8c9a5fc0_0 .net "cout2", 0 0, L_0x562b8d183030;  1 drivers
v0x562b8c9a55a0_0 .net "s1", 0 0, L_0x562b8d182e50;  1 drivers
S_0x562b8c3f1bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3f4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d182e50 .functor XOR 1, L_0x562b8d1831a0, L_0x562b8d1832d0, C4<0>, C4<0>;
L_0x562b8d182ec0 .functor AND 1, L_0x562b8d1831a0, L_0x562b8d1832d0, C4<1>, C4<1>;
v0x562b8c9af260_0 .net "S", 0 0, L_0x562b8d182e50;  alias, 1 drivers
v0x562b8c9ae370_0 .net "a", 0 0, L_0x562b8d1831a0;  alias, 1 drivers
v0x562b8c9ae430_0 .net "b", 0 0, L_0x562b8d1832d0;  alias, 1 drivers
v0x562b8c9adfc0_0 .net "cout", 0 0, L_0x562b8d182ec0;  alias, 1 drivers
S_0x562b8c3ee640 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3f4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d182f30 .functor XOR 1, L_0x562b8d182a60, L_0x562b8d182e50, C4<0>, C4<0>;
L_0x562b8d183030 .functor AND 1, L_0x562b8d182a60, L_0x562b8d182e50, C4<1>, C4<1>;
v0x562b8c9ad3f0_0 .net "S", 0 0, L_0x562b8d182f30;  alias, 1 drivers
v0x562b8c9ad4b0_0 .net "a", 0 0, L_0x562b8d182a60;  alias, 1 drivers
v0x562b8c9aca70_0 .net "b", 0 0, L_0x562b8d182e50;  alias, 1 drivers
v0x562b8c9ac5d0_0 .net "cout", 0 0, L_0x562b8d183030;  alias, 1 drivers
S_0x562b8c3ebeb0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c17e4d0 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8c3df9e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3ebeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d183660 .functor OR 1, L_0x562b8d183510, L_0x562b8d1835f0, C4<0>, C4<0>;
v0x562b8c9a01e0_0 .net "S", 0 0, L_0x562b8d183580;  1 drivers
v0x562b8c99f860_0 .net "a", 0 0, L_0x562b8d183760;  1 drivers
v0x562b8c99f3c0_0 .net "b", 0 0, L_0x562b8d183890;  1 drivers
v0x562b8c9980f0_0 .net "cin", 0 0, L_0x562b8d1830a0;  alias, 1 drivers
v0x562b8c992f50_0 .net "cout", 0 0, L_0x562b8d183660;  alias, 1 drivers
v0x562b8c996590_0 .net "cout1", 0 0, L_0x562b8d183510;  1 drivers
v0x562b8c996630_0 .net "cout2", 0 0, L_0x562b8d1835f0;  1 drivers
v0x562b8c9932e0_0 .net "s1", 0 0, L_0x562b8d1834a0;  1 drivers
S_0x562b8c3d1b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3df9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1834a0 .functor XOR 1, L_0x562b8d183760, L_0x562b8d183890, C4<0>, C4<0>;
L_0x562b8d183510 .functor AND 1, L_0x562b8d183760, L_0x562b8d183890, C4<1>, C4<1>;
v0x562b8c9a51a0_0 .net "S", 0 0, L_0x562b8d1834a0;  alias, 1 drivers
v0x562b8c9a5260_0 .net "a", 0 0, L_0x562b8d183760;  alias, 1 drivers
v0x562b8c9a4ae0_0 .net "b", 0 0, L_0x562b8d183890;  alias, 1 drivers
v0x562b8c9a29d0_0 .net "cout", 0 0, L_0x562b8d183510;  alias, 1 drivers
S_0x562b8c3d8390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3df9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d183580 .functor XOR 1, L_0x562b8d1830a0, L_0x562b8d1834a0, C4<0>, C4<0>;
L_0x562b8d1835f0 .functor AND 1, L_0x562b8d1830a0, L_0x562b8d1834a0, C4<1>, C4<1>;
v0x562b8c9a2050_0 .net "S", 0 0, L_0x562b8d183580;  alias, 1 drivers
v0x562b8c9a20f0_0 .net "a", 0 0, L_0x562b8d1830a0;  alias, 1 drivers
v0x562b8c9a1160_0 .net "b", 0 0, L_0x562b8d1834a0;  alias, 1 drivers
v0x562b8c9a0db0_0 .net "cout", 0 0, L_0x562b8d1835f0;  alias, 1 drivers
S_0x562b8c452fb0 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c9a1260 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8c4508b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c452fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d183cc0 .functor OR 1, L_0x562b8d183ae0, L_0x562b8d183c50, C4<0>, C4<0>;
v0x562b8c990800_0 .net "S", 0 0, L_0x562b8d183b50;  1 drivers
v0x562b8c990360_0 .net "a", 0 0, L_0x562b8d183400;  1 drivers
v0x562b8c987fc0_0 .net "b", 0 0, L_0x562b8d183e50;  1 drivers
v0x562b8c986bf0_0 .net "cin", 0 0, L_0x562b8d183660;  alias, 1 drivers
v0x562b8c98b900_0 .net "cout", 0 0, L_0x562b8d183cc0;  alias, 1 drivers
v0x562b8c98ef40_0 .net "cout1", 0 0, L_0x562b8d183ae0;  1 drivers
v0x562b8c98efe0_0 .net "cout2", 0 0, L_0x562b8d183c50;  1 drivers
v0x562b8c98bc90_0 .net "s1", 0 0, L_0x562b8d183a70;  1 drivers
S_0x562b8c619590 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4508b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d183a70 .functor XOR 1, L_0x562b8d183400, L_0x562b8d183e50, C4<0>, C4<0>;
L_0x562b8d183ae0 .functor AND 1, L_0x562b8d183400, L_0x562b8d183e50, C4<1>, C4<1>;
v0x562b8c995dc0_0 .net "S", 0 0, L_0x562b8d183a70;  alias, 1 drivers
v0x562b8c995e80_0 .net "a", 0 0, L_0x562b8d183400;  alias, 1 drivers
v0x562b8c9946a0_0 .net "b", 0 0, L_0x562b8d183e50;  alias, 1 drivers
v0x562b8c993d20_0 .net "cout", 0 0, L_0x562b8d183ae0;  alias, 1 drivers
S_0x562b8c616e50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4508b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d183b50 .functor XOR 1, L_0x562b8d183660, L_0x562b8d183a70, C4<0>, C4<0>;
L_0x562b8d183c50 .functor AND 1, L_0x562b8d183660, L_0x562b8d183a70, C4<1>, C4<1>;
v0x562b8c993880_0 .net "S", 0 0, L_0x562b8d183b50;  alias, 1 drivers
v0x562b8c993940_0 .net "a", 0 0, L_0x562b8d183660;  alias, 1 drivers
v0x562b8c991e40_0 .net "b", 0 0, L_0x562b8d183a70;  alias, 1 drivers
v0x562b8c991180_0 .net "cout", 0 0, L_0x562b8d183c50;  alias, 1 drivers
S_0x562b8c614720 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c9880c0 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8c611ff0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c614720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d184290 .functor OR 1, L_0x562b8d1840b0, L_0x562b8d184220, C4<0>, C4<0>;
v0x562b8c9891b0_0 .net "S", 0 0, L_0x562b8d184120;  1 drivers
v0x562b8c953f70_0 .net "a", 0 0, L_0x562b8d184390;  1 drivers
v0x562b8c94d010_0 .net "b", 0 0, L_0x562b8d1844c0;  1 drivers
v0x562b8c94cc30_0 .net "cin", 0 0, L_0x562b8d183cc0;  alias, 1 drivers
v0x562b8c97b3b0_0 .net "cout", 0 0, L_0x562b8d184290;  alias, 1 drivers
v0x562b8c970590_0 .net "cout1", 0 0, L_0x562b8d1840b0;  1 drivers
v0x562b8c970630_0 .net "cout2", 0 0, L_0x562b8d184220;  1 drivers
v0x562b8c96f350_0 .net "s1", 0 0, L_0x562b8d184040;  1 drivers
S_0x562b8c3cfcf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c611ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d184040 .functor XOR 1, L_0x562b8d184390, L_0x562b8d1844c0, C4<0>, C4<0>;
L_0x562b8d1840b0 .functor AND 1, L_0x562b8d184390, L_0x562b8d1844c0, C4<1>, C4<1>;
v0x562b8c98e770_0 .net "S", 0 0, L_0x562b8d184040;  alias, 1 drivers
v0x562b8c98e810_0 .net "a", 0 0, L_0x562b8d184390;  alias, 1 drivers
v0x562b8c98d050_0 .net "b", 0 0, L_0x562b8d1844c0;  alias, 1 drivers
v0x562b8c98c6d0_0 .net "cout", 0 0, L_0x562b8d1840b0;  alias, 1 drivers
S_0x562b8c37ef60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c611ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d184120 .functor XOR 1, L_0x562b8d183cc0, L_0x562b8d184040, C4<0>, C4<0>;
L_0x562b8d184220 .functor AND 1, L_0x562b8d183cc0, L_0x562b8d184040, C4<1>, C4<1>;
v0x562b8c98c230_0 .net "S", 0 0, L_0x562b8d184120;  alias, 1 drivers
v0x562b8c98c2d0_0 .net "a", 0 0, L_0x562b8d183cc0;  alias, 1 drivers
v0x562b8c98a7f0_0 .net "b", 0 0, L_0x562b8d184040;  alias, 1 drivers
v0x562b8c989b30_0 .net "cout", 0 0, L_0x562b8d184220;  alias, 1 drivers
S_0x562b8c3baa10 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c94d110 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8c3b82e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3baa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d184910 .functor OR 1, L_0x562b8d184730, L_0x562b8d1848a0, C4<0>, C4<0>;
v0x562b8c981270_0 .net "S", 0 0, L_0x562b8d1847a0;  1 drivers
v0x562b8c9808f0_0 .net "a", 0 0, L_0x562b8d184a10;  1 drivers
v0x562b8c97eb40_0 .net "b", 0 0, L_0x562b8d184b40;  1 drivers
v0x562b8c97e1c0_0 .net "cin", 0 0, L_0x562b8d184290;  alias, 1 drivers
v0x562b8c97d2d0_0 .net "cout", 0 0, L_0x562b8d184910;  alias, 1 drivers
v0x562b8c97cf20_0 .net "cout1", 0 0, L_0x562b8d184730;  1 drivers
v0x562b8c97cfc0_0 .net "cout2", 0 0, L_0x562b8d1848a0;  1 drivers
v0x562b8c97c350_0 .net "s1", 0 0, L_0x562b8d1846c0;  1 drivers
S_0x562b8c3b5bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3b82e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1846c0 .functor XOR 1, L_0x562b8d184a10, L_0x562b8d184b40, C4<0>, C4<0>;
L_0x562b8d184730 .functor AND 1, L_0x562b8d184a10, L_0x562b8d184b40, C4<1>, C4<1>;
v0x562b8c9693a0_0 .net "S", 0 0, L_0x562b8d1846c0;  alias, 1 drivers
v0x562b8c969440_0 .net "a", 0 0, L_0x562b8d184a10;  alias, 1 drivers
v0x562b8c95b5c0_0 .net "b", 0 0, L_0x562b8d184b40;  alias, 1 drivers
v0x562b8c94b740_0 .net "cout", 0 0, L_0x562b8d184730;  alias, 1 drivers
S_0x562b8c3b3480 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3b82e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1847a0 .functor XOR 1, L_0x562b8d184290, L_0x562b8d1846c0, C4<0>, C4<0>;
L_0x562b8d1848a0 .functor AND 1, L_0x562b8d184290, L_0x562b8d1846c0, C4<1>, C4<1>;
v0x562b8c985a50_0 .net "S", 0 0, L_0x562b8d1847a0;  alias, 1 drivers
v0x562b8c985af0_0 .net "a", 0 0, L_0x562b8d184290;  alias, 1 drivers
v0x562b8c9839a0_0 .net "b", 0 0, L_0x562b8d1846c0;  alias, 1 drivers
v0x562b8c983020_0 .net "cout", 0 0, L_0x562b8d1848a0;  alias, 1 drivers
S_0x562b8c3b0d50 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c97ec40 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8c3ae620 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3b0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d184fa0 .functor OR 1, L_0x562b8d184dc0, L_0x562b8d184f30, C4<0>, C4<0>;
v0x562b8c95ece0_0 .net "S", 0 0, L_0x562b8d184e30;  1 drivers
v0x562b8c95e930_0 .net "a", 0 0, L_0x562b8d1850a0;  1 drivers
v0x562b8c95dd60_0 .net "b", 0 0, L_0x562b8d1851d0;  1 drivers
v0x562b8c95d3e0_0 .net "cin", 0 0, L_0x562b8d184910;  alias, 1 drivers
v0x562b8c95cf40_0 .net "cout", 0 0, L_0x562b8d184fa0;  alias, 1 drivers
v0x562b8c97b050_0 .net "cout1", 0 0, L_0x562b8d184dc0;  1 drivers
v0x562b8c97b0f0_0 .net "cout2", 0 0, L_0x562b8d184f30;  1 drivers
v0x562b8c978fa0_0 .net "s1", 0 0, L_0x562b8d184d50;  1 drivers
S_0x562b8c3abef0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3ae620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d184d50 .functor XOR 1, L_0x562b8d1850a0, L_0x562b8d1851d0, C4<0>, C4<0>;
L_0x562b8d184dc0 .functor AND 1, L_0x562b8d1850a0, L_0x562b8d1851d0, C4<1>, C4<1>;
v0x562b8c97bb10_0 .net "S", 0 0, L_0x562b8d184d50;  alias, 1 drivers
v0x562b8c97bbb0_0 .net "a", 0 0, L_0x562b8d1850a0;  alias, 1 drivers
v0x562b8c97b710_0 .net "b", 0 0, L_0x562b8d1851d0;  alias, 1 drivers
v0x562b8c962d90_0 .net "cout", 0 0, L_0x562b8d184dc0;  alias, 1 drivers
S_0x562b8c3a97c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3ae620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d184e30 .functor XOR 1, L_0x562b8d184910, L_0x562b8d184d50, C4<0>, C4<0>;
L_0x562b8d184f30 .functor AND 1, L_0x562b8d184910, L_0x562b8d184d50, C4<1>, C4<1>;
v0x562b8c962660_0 .net "S", 0 0, L_0x562b8d184e30;  alias, 1 drivers
v0x562b8c962700_0 .net "a", 0 0, L_0x562b8d184910;  alias, 1 drivers
v0x562b8c960550_0 .net "b", 0 0, L_0x562b8d184d50;  alias, 1 drivers
v0x562b8c95fbd0_0 .net "cout", 0 0, L_0x562b8d184f30;  alias, 1 drivers
S_0x562b8c3544c0 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c95de60 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8c351c90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3544c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d185850 .functor OR 1, L_0x562b8d185670, L_0x562b8d1857e0, C4<0>, C4<0>;
v0x562b8c972520_0 .net "S", 0 0, L_0x562b8d1856e0;  1 drivers
v0x562b8c971950_0 .net "a", 0 0, L_0x562b8d185950;  1 drivers
v0x562b8c970fd0_0 .net "b", 0 0, L_0x562b8d185a80;  1 drivers
v0x562b8c970b30_0 .net "cin", 0 0, L_0x562b8d184fa0;  alias, 1 drivers
v0x562b8c96ed80_0 .net "cout", 0 0, L_0x562b8d185850;  alias, 1 drivers
v0x562b8c96cc70_0 .net "cout1", 0 0, L_0x562b8d185670;  1 drivers
v0x562b8c96cd10_0 .net "cout2", 0 0, L_0x562b8d1857e0;  1 drivers
v0x562b8c96c2f0_0 .net "s1", 0 0, L_0x562b8d185600;  1 drivers
S_0x562b8c34f560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c351c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d185600 .functor XOR 1, L_0x562b8d185950, L_0x562b8d185a80, C4<0>, C4<0>;
L_0x562b8d185670 .functor AND 1, L_0x562b8d185950, L_0x562b8d185a80, C4<1>, C4<1>;
v0x562b8c978620_0 .net "S", 0 0, L_0x562b8d185600;  alias, 1 drivers
v0x562b8c9786c0_0 .net "a", 0 0, L_0x562b8d185950;  alias, 1 drivers
v0x562b8c976870_0 .net "b", 0 0, L_0x562b8d185a80;  alias, 1 drivers
v0x562b8c975ef0_0 .net "cout", 0 0, L_0x562b8d185670;  alias, 1 drivers
S_0x562b8c34ce30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c351c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1856e0 .functor XOR 1, L_0x562b8d184fa0, L_0x562b8d185600, C4<0>, C4<0>;
L_0x562b8d1857e0 .functor AND 1, L_0x562b8d184fa0, L_0x562b8d185600, C4<1>, C4<1>;
v0x562b8c974140_0 .net "S", 0 0, L_0x562b8d1856e0;  alias, 1 drivers
v0x562b8c9741e0_0 .net "a", 0 0, L_0x562b8d184fa0;  alias, 1 drivers
v0x562b8c9737c0_0 .net "b", 0 0, L_0x562b8d185600;  alias, 1 drivers
v0x562b8c9728d0_0 .net "cout", 0 0, L_0x562b8d1857e0;  alias, 1 drivers
S_0x562b8c34a700 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8c471960;
 .timescale 0 0;
P_0x562b8c9710d0 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8c347fd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c34a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d185f00 .functor OR 1, L_0x562b8d185d20, L_0x562b8d185e90, C4<0>, C4<0>;
v0x562b8c966f30_0 .net "S", 0 0, L_0x562b8d185d90;  1 drivers
v0x562b8c9665b0_0 .net "a", 0 0, L_0x562b8d185f70;  1 drivers
v0x562b8c9656c0_0 .net "b", 0 0, L_0x562b8d1860a0;  1 drivers
v0x562b8c965310_0 .net "cin", 0 0, L_0x562b8d185850;  alias, 1 drivers
v0x562b8c964740_0 .net "cout", 0 0, L_0x562b8d185f00;  alias, 1 drivers
v0x562b8c963dc0_0 .net "cout1", 0 0, L_0x562b8d185d20;  1 drivers
v0x562b8c963e60_0 .net "cout2", 0 0, L_0x562b8d185e90;  1 drivers
v0x562b8c963920_0 .net "s1", 0 0, L_0x562b8d185cb0;  1 drivers
S_0x562b8c3458a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c347fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d185cb0 .functor XOR 1, L_0x562b8d185f70, L_0x562b8d1860a0, C4<0>, C4<0>;
L_0x562b8d185d20 .functor AND 1, L_0x562b8d185f70, L_0x562b8d1860a0, C4<1>, C4<1>;
v0x562b8c96b400_0 .net "S", 0 0, L_0x562b8d185cb0;  alias, 1 drivers
v0x562b8c96b4a0_0 .net "a", 0 0, L_0x562b8d185f70;  alias, 1 drivers
v0x562b8c96b050_0 .net "b", 0 0, L_0x562b8d1860a0;  alias, 1 drivers
v0x562b8c96a480_0 .net "cout", 0 0, L_0x562b8d185d20;  alias, 1 drivers
S_0x562b8c343170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c347fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d185d90 .functor XOR 1, L_0x562b8d185850, L_0x562b8d185cb0, C4<0>, C4<0>;
L_0x562b8d185e90 .functor AND 1, L_0x562b8d185850, L_0x562b8d185cb0, C4<1>, C4<1>;
v0x562b8c969b00_0 .net "S", 0 0, L_0x562b8d185d90;  alias, 1 drivers
v0x562b8c969ba0_0 .net "a", 0 0, L_0x562b8d185850;  alias, 1 drivers
v0x562b8c969700_0 .net "b", 0 0, L_0x562b8d185cb0;  alias, 1 drivers
v0x562b8c969040_0 .net "cout", 0 0, L_0x562b8d185e90;  alias, 1 drivers
S_0x562b8c393360 .scope module, "ins69" "twos_compliment" 3 132, 3 60 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i";
    .port_info 1 /OUTPUT 8 "o";
P_0x562b8c9657c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000001000>;
L_0x562b8d1760f0 .functor NOT 8, L_0x562b8d175fb0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x562b8c913bc0_0 .net "cout", 0 0, L_0x562b8d1795d0;  1 drivers
v0x562b8c911b10_0 .net "i", 7 0, L_0x562b8d175fb0;  alias, 1 drivers
v0x562b8c911190_0 .net "o", 7 0, L_0x562b8d1794c0;  alias, 1 drivers
v0x562b8c90f3e0_0 .net "temp2", 7 0, L_0x562b8d1760f0;  1 drivers
S_0x562b8c390c30 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c393360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c452180 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70ddb70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d179560 .functor BUFZ 1, L_0x7f38f70ddb70, C4<0>, C4<0>, C4<0>;
L_0x562b8d1795d0 .functor BUFZ 1, L_0x562b8d179050, C4<0>, C4<0>, C4<0>;
v0x562b8c916d30_0 .net "S", 7 0, L_0x562b8d1794c0;  alias, 1 drivers
v0x562b8c915e40_0 .net "a", 7 0, L_0x562b8d1760f0;  alias, 1 drivers
L_0x7f38f70ddb28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8c915a90_0 .net "b", 7 0, L_0x7f38f70ddb28;  1 drivers
v0x562b8c914ec0 .array "carry", 0 8;
v0x562b8c914ec0_0 .net v0x562b8c914ec0 0, 0 0, L_0x562b8d179560; 1 drivers
v0x562b8c914ec0_1 .net v0x562b8c914ec0 1, 0 0, L_0x562b8d176570; 1 drivers
v0x562b8c914ec0_2 .net v0x562b8c914ec0 2, 0 0, L_0x562b8d176c70; 1 drivers
v0x562b8c914ec0_3 .net v0x562b8c914ec0 3, 0 0, L_0x562b8d177250; 1 drivers
v0x562b8c914ec0_4 .net v0x562b8c914ec0 4, 0 0, L_0x562b8d177800; 1 drivers
v0x562b8c914ec0_5 .net v0x562b8c914ec0 5, 0 0, L_0x562b8d177e40; 1 drivers
v0x562b8c914ec0_6 .net v0x562b8c914ec0 6, 0 0, L_0x562b8d1783f0; 1 drivers
v0x562b8c914ec0_7 .net v0x562b8c914ec0 7, 0 0, L_0x562b8d178a90; 1 drivers
v0x562b8c914ec0_8 .net v0x562b8c914ec0 8, 0 0, L_0x562b8d179050; 1 drivers
v0x562b8c914680_0 .net "cin", 0 0, L_0x7f38f70ddb70;  1 drivers
v0x562b8c914280_0 .net "cout", 0 0, L_0x562b8d1795d0;  alias, 1 drivers
L_0x562b8d1766b0 .part L_0x562b8d1760f0, 0, 1;
L_0x562b8d176800 .part L_0x7f38f70ddb28, 0, 1;
L_0x562b8d176db0 .part L_0x562b8d1760f0, 1, 1;
L_0x562b8cc41120 .part L_0x7f38f70ddb28, 1, 1;
L_0x562b8d177350 .part L_0x562b8d1760f0, 2, 1;
L_0x562b8d177480 .part L_0x7f38f70ddb28, 2, 1;
L_0x562b8d177900 .part L_0x562b8d1760f0, 3, 1;
L_0x562b8d177a30 .part L_0x7f38f70ddb28, 3, 1;
L_0x562b8d177f40 .part L_0x562b8d1760f0, 4, 1;
L_0x562b8d178070 .part L_0x7f38f70ddb28, 4, 1;
L_0x562b8d1784f0 .part L_0x562b8d1760f0, 5, 1;
L_0x562b8d178730 .part L_0x7f38f70ddb28, 5, 1;
L_0x562b8d178b90 .part L_0x562b8d1760f0, 6, 1;
L_0x562b8d178cc0 .part L_0x7f38f70ddb28, 6, 1;
L_0x562b8d1790c0 .part L_0x562b8d1760f0, 7, 1;
L_0x562b8d1791f0 .part L_0x7f38f70ddb28, 7, 1;
LS_0x562b8d1794c0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d176350, L_0x562b8d176a50, L_0x562b8d1770e0, L_0x562b8d177690;
LS_0x562b8d1794c0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d177cd0, L_0x562b8d178280, L_0x562b8d178920, L_0x562b8d178ee0;
L_0x562b8d1794c0 .concat8 [ 4 4 0 0], LS_0x562b8d1794c0_0_0, LS_0x562b8d1794c0_0_4;
S_0x562b8c38e500 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c390c30;
 .timescale 0 0;
P_0x562b8c449a00 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c38bdd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c38e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d176570 .functor OR 1, L_0x562b8d176270, L_0x562b8d176450, C4<0>, C4<0>;
v0x562b8c94c520_0 .net "S", 0 0, L_0x562b8d176350;  1 drivers
v0x562b8c94c5e0_0 .net "a", 0 0, L_0x562b8d1766b0;  1 drivers
v0x562b8c94b150_0 .net "b", 0 0, L_0x562b8d176800;  1 drivers
v0x562b8c94a910_0 .net "cin", 0 0, L_0x562b8d179560;  alias, 1 drivers
v0x562b8c94fe60_0 .net "cout", 0 0, L_0x562b8d176570;  alias, 1 drivers
v0x562b8c9534a0_0 .net "cout1", 0 0, L_0x562b8d176270;  1 drivers
v0x562b8c953540_0 .net "cout2", 0 0, L_0x562b8d176450;  1 drivers
v0x562b8c9501f0_0 .net "s1", 0 0, L_0x562b8d1761b0;  1 drivers
S_0x562b8c3896a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c38bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1761b0 .functor XOR 1, L_0x562b8d1766b0, L_0x562b8d176800, C4<0>, C4<0>;
L_0x562b8d176270 .functor AND 1, L_0x562b8d1766b0, L_0x562b8d176800, C4<1>, C4<1>;
v0x562b8c958280_0 .net "S", 0 0, L_0x562b8d1761b0;  alias, 1 drivers
v0x562b8c958320_0 .net "a", 0 0, L_0x562b8d1766b0;  alias, 1 drivers
v0x562b8c957de0_0 .net "b", 0 0, L_0x562b8d176800;  alias, 1 drivers
v0x562b8c9563a0_0 .net "cout", 0 0, L_0x562b8d176270;  alias, 1 drivers
S_0x562b8c386f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c38bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d176350 .functor XOR 1, L_0x562b8d179560, L_0x562b8d1761b0, C4<0>, C4<0>;
L_0x562b8d176450 .functor AND 1, L_0x562b8d179560, L_0x562b8d1761b0, C4<1>, C4<1>;
v0x562b8c9556e0_0 .net "S", 0 0, L_0x562b8d176350;  alias, 1 drivers
v0x562b8c955780_0 .net "a", 0 0, L_0x562b8d179560;  alias, 1 drivers
v0x562b8c954d60_0 .net "b", 0 0, L_0x562b8d1761b0;  alias, 1 drivers
v0x562b8c9548c0_0 .net "cout", 0 0, L_0x562b8d176450;  alias, 1 drivers
S_0x562b8c384840 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c390c30;
 .timescale 0 0;
P_0x562b8c94b250 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c382110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c384840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d176c70 .functor OR 1, L_0x562b8d1769c0, L_0x562b8d176be0, C4<0>, C4<0>;
v0x562b8c94d710_0 .net "S", 0 0, L_0x562b8d176a50;  1 drivers
v0x562b8c9c7a90_0 .net "a", 0 0, L_0x562b8d176db0;  1 drivers
v0x562b8c9ce0e0_0 .net "b", 0 0, L_0x562b8cc41120;  1 drivers
v0x562b8c9c7e20_0 .net "cin", 0 0, L_0x562b8d176570;  alias, 1 drivers
v0x562b8c9cd9b0_0 .net "cout", 0 0, L_0x562b8d176c70;  alias, 1 drivers
v0x562b8c9cb930_0 .net "cout1", 0 0, L_0x562b8d1769c0;  1 drivers
v0x562b8c9cb9d0_0 .net "cout2", 0 0, L_0x562b8d176be0;  1 drivers
v0x562b8c9cafb0_0 .net "s1", 0 0, L_0x562b8d176930;  1 drivers
S_0x562b8c37d880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c382110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d176930 .functor XOR 1, L_0x562b8d176db0, L_0x562b8cc41120, C4<0>, C4<0>;
L_0x562b8d1769c0 .functor AND 1, L_0x562b8d176db0, L_0x562b8cc41120, C4<1>, C4<1>;
v0x562b8c952cd0_0 .net "S", 0 0, L_0x562b8d176930;  alias, 1 drivers
v0x562b8c952d90_0 .net "a", 0 0, L_0x562b8d176db0;  alias, 1 drivers
v0x562b8c9515b0_0 .net "b", 0 0, L_0x562b8cc41120;  alias, 1 drivers
v0x562b8c950c30_0 .net "cout", 0 0, L_0x562b8d1769c0;  alias, 1 drivers
S_0x562b8c37b050 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c382110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d176a50 .functor XOR 1, L_0x562b8d176570, L_0x562b8d176930, C4<0>, C4<0>;
L_0x562b8d176be0 .functor AND 1, L_0x562b8d176570, L_0x562b8d176930, C4<1>, C4<1>;
v0x562b8c950790_0 .net "S", 0 0, L_0x562b8d176a50;  alias, 1 drivers
v0x562b8c950850_0 .net "a", 0 0, L_0x562b8d176570;  alias, 1 drivers
v0x562b8c94ed50_0 .net "b", 0 0, L_0x562b8d176930;  alias, 1 drivers
v0x562b8c94e090_0 .net "cout", 0 0, L_0x562b8d176be0;  alias, 1 drivers
S_0x562b8c378920 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c390c30;
 .timescale 0 0;
P_0x562b8c9ce1e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c3761f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c378920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d177250 .functor OR 1, L_0x562b8d177070, L_0x562b8d1771e0, C4<0>, C4<0>;
v0x562b8c9c4c70_0 .net "S", 0 0, L_0x562b8d1770e0;  1 drivers
v0x562b8c9c4520_0 .net "a", 0 0, L_0x562b8d177350;  1 drivers
v0x562b8c9c3c30_0 .net "b", 0 0, L_0x562b8d177480;  1 drivers
v0x562b8c9c3880_0 .net "cin", 0 0, L_0x562b8d176c70;  alias, 1 drivers
v0x562b8c9c2cb0_0 .net "cout", 0 0, L_0x562b8d177250;  alias, 1 drivers
v0x562b8c9c23d0_0 .net "cout1", 0 0, L_0x562b8d177070;  1 drivers
v0x562b8c9c2470_0 .net "cout2", 0 0, L_0x562b8d1771e0;  1 drivers
v0x562b8c8a7e20_0 .net "s1", 0 0, L_0x562b8d177000;  1 drivers
S_0x562b8c373ac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3761f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d177000 .functor XOR 1, L_0x562b8d177350, L_0x562b8d177480, C4<0>, C4<0>;
L_0x562b8d177070 .functor AND 1, L_0x562b8d177350, L_0x562b8d177480, C4<1>, C4<1>;
v0x562b8c9ca0c0_0 .net "S", 0 0, L_0x562b8d177000;  alias, 1 drivers
v0x562b8c9ca180_0 .net "a", 0 0, L_0x562b8d177350;  alias, 1 drivers
v0x562b8c9c9d10_0 .net "b", 0 0, L_0x562b8d177480;  alias, 1 drivers
v0x562b8c9c9140_0 .net "cout", 0 0, L_0x562b8d177070;  alias, 1 drivers
S_0x562b8c371390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3761f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1770e0 .functor XOR 1, L_0x562b8d176c70, L_0x562b8d177000, C4<0>, C4<0>;
L_0x562b8d1771e0 .functor AND 1, L_0x562b8d176c70, L_0x562b8d177000, C4<1>, C4<1>;
v0x562b8c9c87c0_0 .net "S", 0 0, L_0x562b8d1770e0;  alias, 1 drivers
v0x562b8c9c8880_0 .net "a", 0 0, L_0x562b8d176c70;  alias, 1 drivers
v0x562b8c9c8320_0 .net "b", 0 0, L_0x562b8d177000;  alias, 1 drivers
v0x562b8c9c55f0_0 .net "cout", 0 0, L_0x562b8d1771e0;  alias, 1 drivers
S_0x562b8c36ec60 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c390c30;
 .timescale 0 0;
P_0x562b8c9c3d30 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c36c530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c36ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d177800 .functor OR 1, L_0x562b8d177620, L_0x562b8d177790, C4<0>, C4<0>;
v0x562b8c948720_0 .net "S", 0 0, L_0x562b8d177690;  1 drivers
v0x562b8c9466e0_0 .net "a", 0 0, L_0x562b8d177900;  1 drivers
v0x562b8c945d60_0 .net "b", 0 0, L_0x562b8d177a30;  1 drivers
v0x562b8c943fb0_0 .net "cin", 0 0, L_0x562b8d177250;  alias, 1 drivers
v0x562b8c943630_0 .net "cout", 0 0, L_0x562b8d177800;  alias, 1 drivers
v0x562b8c941880_0 .net "cout1", 0 0, L_0x562b8d177620;  1 drivers
v0x562b8c941920_0 .net "cout2", 0 0, L_0x562b8d177790;  1 drivers
v0x562b8c940f00_0 .net "s1", 0 0, L_0x562b8d1775b0;  1 drivers
S_0x562b8c3694f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c36c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1775b0 .functor XOR 1, L_0x562b8d177900, L_0x562b8d177a30, C4<0>, C4<0>;
L_0x562b8d177620 .functor AND 1, L_0x562b8d177900, L_0x562b8d177a30, C4<1>, C4<1>;
v0x562b8c9346b0_0 .net "S", 0 0, L_0x562b8d1775b0;  alias, 1 drivers
v0x562b8c934750_0 .net "a", 0 0, L_0x562b8d177900;  alias, 1 drivers
v0x562b8c91fc90_0 .net "b", 0 0, L_0x562b8d177a30;  alias, 1 drivers
v0x562b8c86c3b0_0 .net "cout", 0 0, L_0x562b8d177620;  alias, 1 drivers
S_0x562b8c366cc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c36c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d177690 .functor XOR 1, L_0x562b8d177250, L_0x562b8d1775b0, C4<0>, C4<0>;
L_0x562b8d177790 .functor AND 1, L_0x562b8d177250, L_0x562b8d1775b0, C4<1>, C4<1>;
v0x562b8c91eb90_0 .net "S", 0 0, L_0x562b8d177690;  alias, 1 drivers
v0x562b8c91ec30_0 .net "a", 0 0, L_0x562b8d177250;  alias, 1 drivers
v0x562b8c913f20_0 .net "b", 0 0, L_0x562b8d1775b0;  alias, 1 drivers
v0x562b8c86c110_0 .net "cout", 0 0, L_0x562b8d177790;  alias, 1 drivers
S_0x562b8c364590 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c390c30;
 .timescale 0 0;
P_0x562b8c3ad7c0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c361e60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c364590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d177e40 .functor OR 1, L_0x562b8d177c60, L_0x562b8d177dd0, C4<0>, C4<0>;
v0x562b8c937bc0_0 .net "S", 0 0, L_0x562b8d177cd0;  1 drivers
v0x562b8c937240_0 .net "a", 0 0, L_0x562b8d177f40;  1 drivers
v0x562b8c936350_0 .net "b", 0 0, L_0x562b8d178070;  1 drivers
v0x562b8c935fa0_0 .net "cin", 0 0, L_0x562b8d177800;  alias, 1 drivers
v0x562b8c9355b0_0 .net "cout", 0 0, L_0x562b8d177e40;  alias, 1 drivers
v0x562b8c934d70_0 .net "cout1", 0 0, L_0x562b8d177c60;  1 drivers
v0x562b8c934e10_0 .net "cout2", 0 0, L_0x562b8d177dd0;  1 drivers
v0x562b8c934970_0 .net "s1", 0 0, L_0x562b8d177bf0;  1 drivers
S_0x562b8c35f730 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c361e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d177bf0 .functor XOR 1, L_0x562b8d177f40, L_0x562b8d178070, C4<0>, C4<0>;
L_0x562b8d177c60 .functor AND 1, L_0x562b8d177f40, L_0x562b8d178070, C4<1>, C4<1>;
v0x562b8c93f150_0 .net "S", 0 0, L_0x562b8d177bf0;  alias, 1 drivers
v0x562b8c93f210_0 .net "a", 0 0, L_0x562b8d177f40;  alias, 1 drivers
v0x562b8c93e7d0_0 .net "b", 0 0, L_0x562b8d178070;  alias, 1 drivers
v0x562b8c93ca20_0 .net "cout", 0 0, L_0x562b8d177c60;  alias, 1 drivers
S_0x562b8c35d000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c361e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d177cd0 .functor XOR 1, L_0x562b8d177800, L_0x562b8d177bf0, C4<0>, C4<0>;
L_0x562b8d177dd0 .functor AND 1, L_0x562b8d177800, L_0x562b8d177bf0, C4<1>, C4<1>;
v0x562b8c93c0a0_0 .net "S", 0 0, L_0x562b8d177cd0;  alias, 1 drivers
v0x562b8c93c160_0 .net "a", 0 0, L_0x562b8d177800;  alias, 1 drivers
v0x562b8c93a2f0_0 .net "b", 0 0, L_0x562b8d177bf0;  alias, 1 drivers
v0x562b8c939970_0 .net "cout", 0 0, L_0x562b8d177dd0;  alias, 1 drivers
S_0x562b8c35a8d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c390c30;
 .timescale 0 0;
P_0x562b8c936450 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c3581a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c35a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1783f0 .functor OR 1, L_0x562b8d178210, L_0x562b8d178380, C4<0>, C4<0>;
v0x562b8c901610_0 .net "S", 0 0, L_0x562b8d178280;  1 drivers
v0x562b8c900c90_0 .net "a", 0 0, L_0x562b8d1784f0;  1 drivers
v0x562b8c8ffda0_0 .net "b", 0 0, L_0x562b8d178730;  1 drivers
v0x562b8c8ff9f0_0 .net "cin", 0 0, L_0x562b8d177e40;  alias, 1 drivers
v0x562b8c8fee20_0 .net "cout", 0 0, L_0x562b8d1783f0;  alias, 1 drivers
v0x562b8c8fe5e0_0 .net "cout1", 0 0, L_0x562b8d178210;  1 drivers
v0x562b8c8fe680_0 .net "cout2", 0 0, L_0x562b8d178380;  1 drivers
v0x562b8c8fe1e0_0 .net "s1", 0 0, L_0x562b8d1781a0;  1 drivers
S_0x562b8c340330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3581a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1781a0 .functor XOR 1, L_0x562b8d1784f0, L_0x562b8d178730, C4<0>, C4<0>;
L_0x562b8d178210 .functor AND 1, L_0x562b8d1784f0, L_0x562b8d178730, C4<1>, C4<1>;
v0x562b8c908c50_0 .net "S", 0 0, L_0x562b8d1781a0;  alias, 1 drivers
v0x562b8c908cf0_0 .net "a", 0 0, L_0x562b8d1784f0;  alias, 1 drivers
v0x562b8c908520_0 .net "b", 0 0, L_0x562b8d178730;  alias, 1 drivers
v0x562b8c906470_0 .net "cout", 0 0, L_0x562b8d178210;  alias, 1 drivers
S_0x562b8c315bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3581a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d178280 .functor XOR 1, L_0x562b8d177e40, L_0x562b8d1781a0, C4<0>, C4<0>;
L_0x562b8d178380 .functor AND 1, L_0x562b8d177e40, L_0x562b8d1781a0, C4<1>, C4<1>;
v0x562b8c905af0_0 .net "S", 0 0, L_0x562b8d178280;  alias, 1 drivers
v0x562b8c905b90_0 .net "a", 0 0, L_0x562b8d177e40;  alias, 1 drivers
v0x562b8c903d40_0 .net "b", 0 0, L_0x562b8d1781a0;  alias, 1 drivers
v0x562b8c9033c0_0 .net "cout", 0 0, L_0x562b8d178380;  alias, 1 drivers
S_0x562b8c33e560 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c390c30;
 .timescale 0 0;
P_0x562b8c8ffea0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c33bd30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c33e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d178a90 .functor OR 1, L_0x562b8d1788b0, L_0x562b8d178a20, C4<0>, C4<0>;
v0x562b8c92cb80_0 .net "S", 0 0, L_0x562b8d178920;  1 drivers
v0x562b8c92add0_0 .net "a", 0 0, L_0x562b8d178b90;  1 drivers
v0x562b8c92a450_0 .net "b", 0 0, L_0x562b8d178cc0;  1 drivers
v0x562b8c9286a0_0 .net "cin", 0 0, L_0x562b8d1783f0;  alias, 1 drivers
v0x562b8c927d20_0 .net "cout", 0 0, L_0x562b8d178a90;  alias, 1 drivers
v0x562b8c925f70_0 .net "cout1", 0 0, L_0x562b8d1788b0;  1 drivers
v0x562b8c926010_0 .net "cout2", 0 0, L_0x562b8d178a20;  1 drivers
v0x562b8c9255f0_0 .net "s1", 0 0, L_0x562b8d178840;  1 drivers
S_0x562b8c339600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c33bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d178840 .functor XOR 1, L_0x562b8d178b90, L_0x562b8d178cc0, C4<0>, C4<0>;
L_0x562b8d1788b0 .functor AND 1, L_0x562b8d178b90, L_0x562b8d178cc0, C4<1>, C4<1>;
v0x562b8c9343a0_0 .net "S", 0 0, L_0x562b8d178840;  alias, 1 drivers
v0x562b8c934440_0 .net "a", 0 0, L_0x562b8d178b90;  alias, 1 drivers
v0x562b8c932360_0 .net "b", 0 0, L_0x562b8d178cc0;  alias, 1 drivers
v0x562b8c9319e0_0 .net "cout", 0 0, L_0x562b8d1788b0;  alias, 1 drivers
S_0x562b8c336ed0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c33bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d178920 .functor XOR 1, L_0x562b8d1783f0, L_0x562b8d178840, C4<0>, C4<0>;
L_0x562b8d178a20 .functor AND 1, L_0x562b8d1783f0, L_0x562b8d178840, C4<1>, C4<1>;
v0x562b8c92fc30_0 .net "S", 0 0, L_0x562b8d178920;  alias, 1 drivers
v0x562b8c92fcd0_0 .net "a", 0 0, L_0x562b8d1783f0;  alias, 1 drivers
v0x562b8c92f2b0_0 .net "b", 0 0, L_0x562b8d178840;  alias, 1 drivers
v0x562b8c92d500_0 .net "cout", 0 0, L_0x562b8d178a20;  alias, 1 drivers
S_0x562b8c3347a0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c390c30;
 .timescale 0 0;
P_0x562b8c92a550 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c332070 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3347a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d179050 .functor OR 1, L_0x562b8d178e70, L_0x562b8d178fe0, C4<0>, C4<0>;
v0x562b8c920230_0 .net "S", 0 0, L_0x562b8d178ee0;  1 drivers
v0x562b8c91e5c0_0 .net "a", 0 0, L_0x562b8d1790c0;  1 drivers
v0x562b8c91c510_0 .net "b", 0 0, L_0x562b8d1791f0;  1 drivers
v0x562b8c91bb90_0 .net "cin", 0 0, L_0x562b8d178a90;  alias, 1 drivers
v0x562b8c919de0_0 .net "cout", 0 0, L_0x562b8d179050;  alias, 1 drivers
v0x562b8c919460_0 .net "cout1", 0 0, L_0x562b8d178e70;  1 drivers
v0x562b8c919500_0 .net "cout2", 0 0, L_0x562b8d178fe0;  1 drivers
v0x562b8c9176b0_0 .net "s1", 0 0, L_0x562b8d1787d0;  1 drivers
S_0x562b8c32f940 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c332070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1787d0 .functor XOR 1, L_0x562b8d1790c0, L_0x562b8d1791f0, C4<0>, C4<0>;
L_0x562b8d178e70 .functor AND 1, L_0x562b8d1790c0, L_0x562b8d1791f0, C4<1>, C4<1>;
v0x562b8c923840_0 .net "S", 0 0, L_0x562b8d1787d0;  alias, 1 drivers
v0x562b8c9238e0_0 .net "a", 0 0, L_0x562b8d1790c0;  alias, 1 drivers
v0x562b8c922ec0_0 .net "b", 0 0, L_0x562b8d1791f0;  alias, 1 drivers
v0x562b8c921fd0_0 .net "cout", 0 0, L_0x562b8d178e70;  alias, 1 drivers
S_0x562b8c32d210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c332070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d178ee0 .functor XOR 1, L_0x562b8d178a90, L_0x562b8d1787d0, C4<0>, C4<0>;
L_0x562b8d178fe0 .functor AND 1, L_0x562b8d178a90, L_0x562b8d1787d0, C4<1>, C4<1>;
v0x562b8c921c20_0 .net "S", 0 0, L_0x562b8d178ee0;  alias, 1 drivers
v0x562b8c921cc0_0 .net "a", 0 0, L_0x562b8d178a90;  alias, 1 drivers
v0x562b8c921050_0 .net "b", 0 0, L_0x562b8d1787d0;  alias, 1 drivers
v0x562b8c9206d0_0 .net "cout", 0 0, L_0x562b8d178fe0;  alias, 1 drivers
S_0x562b8c2fe290 .scope module, "ins7" "rca_Nbit" 3 144, 3 18 0, S_0x562b8ccce940;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c911290 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x562b8d18dea0 .functor BUFZ 1, L_0x562b8d186480, C4<0>, C4<0>, C4<0>;
L_0x562b8d18dfe0 .functor BUFZ 1, L_0x562b8d18d900, C4<0>, C4<0>, C4<0>;
v0x562b8c863340_0 .net "S", 15 0, L_0x562b8d18dd70;  alias, 1 drivers
v0x562b8c862f90_0 .net "a", 15 0, L_0x562b8d1862e0;  alias, 1 drivers
v0x562b8c8623c0_0 .net "b", 15 0, L_0x562b8d17fc80;  alias, 1 drivers
v0x562b8c861b80 .array "carry", 0 16;
v0x562b8c861b80_0 .net v0x562b8c861b80 0, 0 0, L_0x562b8d18dea0; 1 drivers
v0x562b8c861b80_1 .net v0x562b8c861b80 1, 0 0, L_0x562b8d1867d0; 1 drivers
v0x562b8c861b80_2 .net v0x562b8c861b80 2, 0 0, L_0x562b8d186e80; 1 drivers
v0x562b8c861b80_3 .net v0x562b8c861b80 3, 0 0, L_0x562b8d1875f0; 1 drivers
v0x562b8c861b80_4 .net v0x562b8c861b80 4, 0 0, L_0x562b8d187cf0; 1 drivers
v0x562b8c861b80_5 .net v0x562b8c861b80 5, 0 0, L_0x562b8d188440; 1 drivers
v0x562b8c861b80_6 .net v0x562b8c861b80 6, 0 0, L_0x562b8d188a60; 1 drivers
v0x562b8c861b80_7 .net v0x562b8c861b80 7, 0 0, L_0x562b8d189140; 1 drivers
v0x562b8c861b80_8 .net v0x562b8c861b80 8, 0 0, L_0x562b8d1897d0; 1 drivers
v0x562b8c861b80_9 .net v0x562b8c861b80 9, 0 0, L_0x562b8d189f60; 1 drivers
v0x562b8c861b80_10 .net v0x562b8c861b80 10, 0 0, L_0x562b8d18a670; 1 drivers
v0x562b8c861b80_11 .net v0x562b8c861b80 11, 0 0, L_0x562b8d18ae20; 1 drivers
v0x562b8c861b80_12 .net v0x562b8c861b80 12, 0 0, L_0x562b8d18b540; 1 drivers
v0x562b8c861b80_13 .net v0x562b8c861b80 13, 0 0, L_0x562b8d18bd10; 1 drivers
v0x562b8c861b80_14 .net v0x562b8c861b80 14, 0 0, L_0x562b8d18c700; 1 drivers
v0x562b8c861b80_15 .net v0x562b8c861b80 15, 0 0, L_0x562b8d18d100; 1 drivers
v0x562b8c861b80_16 .net v0x562b8c861b80 16, 0 0, L_0x562b8d18d900; 1 drivers
v0x562b8c861780_0 .net "cin", 0 0, L_0x562b8d186480;  alias, 1 drivers
v0x562b8c848e00_0 .net "cout", 0 0, L_0x562b8d18dfe0;  alias, 1 drivers
L_0x562b8d1868d0 .part L_0x562b8d1862e0, 0, 1;
L_0x562b8d186a90 .part L_0x562b8d17fc80, 0, 1;
L_0x562b8d186fc0 .part L_0x562b8d1862e0, 1, 1;
L_0x562b8d1870f0 .part L_0x562b8d17fc80, 1, 1;
L_0x562b8d187730 .part L_0x562b8d1862e0, 2, 1;
L_0x562b8d187860 .part L_0x562b8d17fc80, 2, 1;
L_0x562b8d187e30 .part L_0x562b8d1862e0, 3, 1;
L_0x562b8d187f60 .part L_0x562b8d17fc80, 3, 1;
L_0x562b8d188580 .part L_0x562b8d1862e0, 4, 1;
L_0x562b8d1886b0 .part L_0x562b8d17fc80, 4, 1;
L_0x562b8d188ba0 .part L_0x562b8d1862e0, 5, 1;
L_0x562b8d188cd0 .part L_0x562b8d17fc80, 5, 1;
L_0x562b8d189280 .part L_0x562b8d1862e0, 6, 1;
L_0x562b8d1893b0 .part L_0x562b8d17fc80, 6, 1;
L_0x562b8d189910 .part L_0x562b8d1862e0, 7, 1;
L_0x562b8d189a40 .part L_0x562b8d17fc80, 7, 1;
L_0x562b8d18a0a0 .part L_0x562b8d1862e0, 8, 1;
L_0x562b8d18a1d0 .part L_0x562b8d17fc80, 8, 1;
L_0x562b8d18a7b0 .part L_0x562b8d1862e0, 9, 1;
L_0x562b8d18a8e0 .part L_0x562b8d17fc80, 9, 1;
L_0x562b8d18a300 .part L_0x562b8d1862e0, 10, 1;
L_0x562b8d18aff0 .part L_0x562b8d17fc80, 10, 1;
L_0x562b8d18b680 .part L_0x562b8d1862e0, 11, 1;
L_0x562b8d18b7b0 .part L_0x562b8d17fc80, 11, 1;
L_0x562b8d18be50 .part L_0x562b8d1862e0, 12, 1;
L_0x562b8d18c190 .part L_0x562b8d17fc80, 12, 1;
L_0x562b8d18c840 .part L_0x562b8d1862e0, 13, 1;
L_0x562b8d18c970 .part L_0x562b8d17fc80, 13, 1;
L_0x562b8d18d240 .part L_0x562b8d1862e0, 14, 1;
L_0x562b8d18d370 .part L_0x562b8d17fc80, 14, 1;
L_0x562b8d18da00 .part L_0x562b8d1862e0, 15, 1;
L_0x562b8d18db30 .part L_0x562b8d17fc80, 15, 1;
LS_0x562b8d18dd70_0_0 .concat8 [ 1 1 1 1], L_0x562b8d1865d0, L_0x562b8d186ca0, L_0x562b8d1873d0, L_0x562b8d187ad0;
LS_0x562b8d18dd70_0_4 .concat8 [ 1 1 1 1], L_0x562b8d188220, L_0x562b8d188890, L_0x562b8d188fb0, L_0x562b8d1895b0;
LS_0x562b8d18dd70_0_8 .concat8 [ 1 1 1 1], L_0x562b8d189d40, L_0x562b8d18a4e0, L_0x562b8d18ac00, L_0x562b8d18b320;
LS_0x562b8d18dd70_0_12 .concat8 [ 1 1 1 1], L_0x562b8d18baf0, L_0x562b8d18c4e0, L_0x562b8d18cee0, L_0x562b8d18d6e0;
L_0x562b8d18dd70 .concat8 [ 4 4 4 4], LS_0x562b8d18dd70_0_0, LS_0x562b8d18dd70_0_4, LS_0x562b8d18dd70_0_8, LS_0x562b8d18dd70_0_12;
S_0x562b8c2fbac0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c381190 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c2f9390 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2fbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1867d0 .functor OR 1, L_0x562b8d186560, L_0x562b8d1866d0, C4<0>, C4<0>;
v0x562b8c909b40_0 .net "S", 0 0, L_0x562b8d1865d0;  1 drivers
v0x562b8c909c00_0 .net "a", 0 0, L_0x562b8d1868d0;  1 drivers
v0x562b8c9096a0_0 .net "b", 0 0, L_0x562b8d186a90;  1 drivers
v0x562b8c8cbf60_0 .net "cin", 0 0, L_0x562b8d18dea0;  alias, 1 drivers
v0x562b8c8c5000_0 .net "cout", 0 0, L_0x562b8d1867d0;  alias, 1 drivers
v0x562b8c8c4c20_0 .net "cout1", 0 0, L_0x562b8d186560;  1 drivers
v0x562b8c8c4cc0_0 .net "cout2", 0 0, L_0x562b8d1866d0;  1 drivers
v0x562b8c8f33a0_0 .net "s1", 0 0, L_0x562b8d1864f0;  1 drivers
S_0x562b8c2f6c60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2f9390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1864f0 .functor XOR 1, L_0x562b8d1868d0, L_0x562b8d186a90, C4<0>, C4<0>;
L_0x562b8d186560 .functor AND 1, L_0x562b8d1868d0, L_0x562b8d186a90, C4<1>, C4<1>;
v0x562b8c90ea60_0 .net "S", 0 0, L_0x562b8d1864f0;  alias, 1 drivers
v0x562b8c90eb00_0 .net "a", 0 0, L_0x562b8d1868d0;  alias, 1 drivers
v0x562b8c90ccb0_0 .net "b", 0 0, L_0x562b8d186a90;  alias, 1 drivers
v0x562b8c90c330_0 .net "cout", 0 0, L_0x562b8d186560;  alias, 1 drivers
S_0x562b8c32a1e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2f9390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1865d0 .functor XOR 1, L_0x562b8d18dea0, L_0x562b8d1864f0, C4<0>, C4<0>;
L_0x562b8d1866d0 .functor AND 1, L_0x562b8d18dea0, L_0x562b8d1864f0, C4<1>, C4<1>;
v0x562b8c90b440_0 .net "S", 0 0, L_0x562b8d1865d0;  alias, 1 drivers
v0x562b8c90b4e0_0 .net "a", 0 0, L_0x562b8d18dea0;  alias, 1 drivers
v0x562b8c90b090_0 .net "b", 0 0, L_0x562b8d1864f0;  alias, 1 drivers
v0x562b8c90a4c0_0 .net "cout", 0 0, L_0x562b8d1866d0;  alias, 1 drivers
S_0x562b8c3279b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c9097a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c325280 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3279b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d186e80 .functor OR 1, L_0x562b8d186c30, L_0x562b8d186df0, C4<0>, C4<0>;
v0x562b8c8fb990_0 .net "S", 0 0, L_0x562b8d186ca0;  1 drivers
v0x562b8c8fb010_0 .net "a", 0 0, L_0x562b8d186fc0;  1 drivers
v0x562b8c8f9260_0 .net "b", 0 0, L_0x562b8d1870f0;  1 drivers
v0x562b8c8f88e0_0 .net "cin", 0 0, L_0x562b8d1867d0;  alias, 1 drivers
v0x562b8c8f6b30_0 .net "cout", 0 0, L_0x562b8d186e80;  alias, 1 drivers
v0x562b8c8f61b0_0 .net "cout1", 0 0, L_0x562b8d186c30;  1 drivers
v0x562b8c8f6250_0 .net "cout2", 0 0, L_0x562b8d186df0;  1 drivers
v0x562b8c8f52c0_0 .net "s1", 0 0, L_0x562b8d186bc0;  1 drivers
S_0x562b8c322b50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c325280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d186bc0 .functor XOR 1, L_0x562b8d186fc0, L_0x562b8d1870f0, C4<0>, C4<0>;
L_0x562b8d186c30 .functor AND 1, L_0x562b8d186fc0, L_0x562b8d1870f0, C4<1>, C4<1>;
v0x562b8c8e8580_0 .net "S", 0 0, L_0x562b8d186bc0;  alias, 1 drivers
v0x562b8c8e8640_0 .net "a", 0 0, L_0x562b8d186fc0;  alias, 1 drivers
v0x562b8c8e7340_0 .net "b", 0 0, L_0x562b8d1870f0;  alias, 1 drivers
v0x562b8c8e1390_0 .net "cout", 0 0, L_0x562b8d186c30;  alias, 1 drivers
S_0x562b8c320420 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c325280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d186ca0 .functor XOR 1, L_0x562b8d1867d0, L_0x562b8d186bc0, C4<0>, C4<0>;
L_0x562b8d186df0 .functor AND 1, L_0x562b8d1867d0, L_0x562b8d186bc0, C4<1>, C4<1>;
v0x562b8c8d35b0_0 .net "S", 0 0, L_0x562b8d186ca0;  alias, 1 drivers
v0x562b8c8d3670_0 .net "a", 0 0, L_0x562b8d1867d0;  alias, 1 drivers
v0x562b8c8c3730_0 .net "b", 0 0, L_0x562b8d186bc0;  alias, 1 drivers
v0x562b8c8fda40_0 .net "cout", 0 0, L_0x562b8d186df0;  alias, 1 drivers
S_0x562b8c31dcf0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c8f9360 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c31b5c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c31dcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1875f0 .functor OR 1, L_0x562b8d187340, L_0x562b8d187560, C4<0>, C4<0>;
v0x562b8c8d8540_0 .net "S", 0 0, L_0x562b8d1873d0;  1 drivers
v0x562b8c8d7bc0_0 .net "a", 0 0, L_0x562b8d187730;  1 drivers
v0x562b8c8d6cd0_0 .net "b", 0 0, L_0x562b8d187860;  1 drivers
v0x562b8c8d6920_0 .net "cin", 0 0, L_0x562b8d186e80;  alias, 1 drivers
v0x562b8c8d5d50_0 .net "cout", 0 0, L_0x562b8d1875f0;  alias, 1 drivers
v0x562b8c8d53d0_0 .net "cout1", 0 0, L_0x562b8d187340;  1 drivers
v0x562b8c8d5470_0 .net "cout2", 0 0, L_0x562b8d187560;  1 drivers
v0x562b8c8d4f30_0 .net "s1", 0 0, L_0x562b8d1872b0;  1 drivers
S_0x562b8c318e90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c31b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1872b0 .functor XOR 1, L_0x562b8d187730, L_0x562b8d187860, C4<0>, C4<0>;
L_0x562b8d187340 .functor AND 1, L_0x562b8d187730, L_0x562b8d187860, C4<1>, C4<1>;
v0x562b8c8f4f10_0 .net "S", 0 0, L_0x562b8d1872b0;  alias, 1 drivers
v0x562b8c8f4fd0_0 .net "a", 0 0, L_0x562b8d187730;  alias, 1 drivers
v0x562b8c8f4340_0 .net "b", 0 0, L_0x562b8d187860;  alias, 1 drivers
v0x562b8c8f3b00_0 .net "cout", 0 0, L_0x562b8d187340;  alias, 1 drivers
S_0x562b8c314330 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c31b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1873d0 .functor XOR 1, L_0x562b8d186e80, L_0x562b8d1872b0, C4<0>, C4<0>;
L_0x562b8d187560 .functor AND 1, L_0x562b8d186e80, L_0x562b8d1872b0, C4<1>, C4<1>;
v0x562b8c8f3700_0 .net "S", 0 0, L_0x562b8d1873d0;  alias, 1 drivers
v0x562b8c8f37c0_0 .net "a", 0 0, L_0x562b8d186e80;  alias, 1 drivers
v0x562b8c8dad80_0 .net "b", 0 0, L_0x562b8d1872b0;  alias, 1 drivers
v0x562b8c8da650_0 .net "cout", 0 0, L_0x562b8d187560;  alias, 1 drivers
S_0x562b8c311b60 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c8d6dd0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c30f430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c311b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d187cf0 .functor OR 1, L_0x562b8d187a40, L_0x562b8d187c60, C4<0>, C4<0>;
v0x562b8c8eb7b0_0 .net "S", 0 0, L_0x562b8d187ad0;  1 drivers
v0x562b8c8ea8c0_0 .net "a", 0 0, L_0x562b8d187e30;  1 drivers
v0x562b8c8ea510_0 .net "b", 0 0, L_0x562b8d187f60;  1 drivers
v0x562b8c8e9940_0 .net "cin", 0 0, L_0x562b8d1875f0;  alias, 1 drivers
v0x562b8c8e8fc0_0 .net "cout", 0 0, L_0x562b8d187cf0;  alias, 1 drivers
v0x562b8c8e8b20_0 .net "cout1", 0 0, L_0x562b8d187a40;  1 drivers
v0x562b8c8e8bc0_0 .net "cout2", 0 0, L_0x562b8d187c60;  1 drivers
v0x562b8c8e6d70_0 .net "s1", 0 0, L_0x562b8d187990;  1 drivers
S_0x562b8c30cd00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c30f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d187990 .functor XOR 1, L_0x562b8d187e30, L_0x562b8d187f60, C4<0>, C4<0>;
L_0x562b8d187a40 .functor AND 1, L_0x562b8d187e30, L_0x562b8d187f60, C4<1>, C4<1>;
v0x562b8c8f3040_0 .net "S", 0 0, L_0x562b8d187990;  alias, 1 drivers
v0x562b8c8f30e0_0 .net "a", 0 0, L_0x562b8d187e30;  alias, 1 drivers
v0x562b8c8f0f90_0 .net "b", 0 0, L_0x562b8d187f60;  alias, 1 drivers
v0x562b8c8f0610_0 .net "cout", 0 0, L_0x562b8d187a40;  alias, 1 drivers
S_0x562b8c309930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c30f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d187ad0 .functor XOR 1, L_0x562b8d1875f0, L_0x562b8d187990, C4<0>, C4<0>;
L_0x562b8d187c60 .functor AND 1, L_0x562b8d1875f0, L_0x562b8d187990, C4<1>, C4<1>;
v0x562b8c8ee860_0 .net "S", 0 0, L_0x562b8d187ad0;  alias, 1 drivers
v0x562b8c8ee900_0 .net "a", 0 0, L_0x562b8d1875f0;  alias, 1 drivers
v0x562b8c8edee0_0 .net "b", 0 0, L_0x562b8d187990;  alias, 1 drivers
v0x562b8c8ec130_0 .net "cout", 0 0, L_0x562b8d187c60;  alias, 1 drivers
S_0x562b8c307160 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c2fd390 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c304a30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c307160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d188440 .functor OR 1, L_0x562b8d188190, L_0x562b8d1883b0, C4<0>, C4<0>;
v0x562b8c8e16f0_0 .net "S", 0 0, L_0x562b8d188220;  1 drivers
v0x562b8c8e1030_0 .net "a", 0 0, L_0x562b8d188580;  1 drivers
v0x562b8c8def20_0 .net "b", 0 0, L_0x562b8d1886b0;  1 drivers
v0x562b8c8de5a0_0 .net "cin", 0 0, L_0x562b8d187cf0;  alias, 1 drivers
v0x562b8c8dd6b0_0 .net "cout", 0 0, L_0x562b8d188440;  alias, 1 drivers
v0x562b8c8dd300_0 .net "cout1", 0 0, L_0x562b8d188190;  1 drivers
v0x562b8c8dd3a0_0 .net "cout2", 0 0, L_0x562b8d1883b0;  1 drivers
v0x562b8c8dc730_0 .net "s1", 0 0, L_0x562b8d1880e0;  1 drivers
S_0x562b8c302300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c304a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1880e0 .functor XOR 1, L_0x562b8d188580, L_0x562b8d1886b0, C4<0>, C4<0>;
L_0x562b8d188190 .functor AND 1, L_0x562b8d188580, L_0x562b8d1886b0, C4<1>, C4<1>;
v0x562b8c8e4c60_0 .net "S", 0 0, L_0x562b8d1880e0;  alias, 1 drivers
v0x562b8c8e4d20_0 .net "a", 0 0, L_0x562b8d188580;  alias, 1 drivers
v0x562b8c8e42e0_0 .net "b", 0 0, L_0x562b8d1886b0;  alias, 1 drivers
v0x562b8c8e33f0_0 .net "cout", 0 0, L_0x562b8d188190;  alias, 1 drivers
S_0x562b8c2de400 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c304a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d188220 .functor XOR 1, L_0x562b8d187cf0, L_0x562b8d1880e0, C4<0>, C4<0>;
L_0x562b8d1883b0 .functor AND 1, L_0x562b8d187cf0, L_0x562b8d1880e0, C4<1>, C4<1>;
v0x562b8c8e3040_0 .net "S", 0 0, L_0x562b8d188220;  alias, 1 drivers
v0x562b8c8e3100_0 .net "a", 0 0, L_0x562b8d187cf0;  alias, 1 drivers
v0x562b8c8e2470_0 .net "b", 0 0, L_0x562b8d1880e0;  alias, 1 drivers
v0x562b8c8e1af0_0 .net "cout", 0 0, L_0x562b8d1883b0;  alias, 1 drivers
S_0x562b8c2f37b0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c8df020 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c2f0fe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2f37b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d188a60 .functor OR 1, L_0x562b8d188800, L_0x562b8d1889d0, C4<0>, C4<0>;
v0x562b8c8d2310_0 .net "S", 0 0, L_0x562b8d188890;  1 drivers
v0x562b8c8d0bf0_0 .net "a", 0 0, L_0x562b8d188ba0;  1 drivers
v0x562b8c8d0270_0 .net "b", 0 0, L_0x562b8d188cd0;  1 drivers
v0x562b8c8cfdd0_0 .net "cin", 0 0, L_0x562b8d188440;  alias, 1 drivers
v0x562b8c8ce390_0 .net "cout", 0 0, L_0x562b8d188a60;  alias, 1 drivers
v0x562b8c8cd6d0_0 .net "cout1", 0 0, L_0x562b8d188800;  1 drivers
v0x562b8c8cd770_0 .net "cout2", 0 0, L_0x562b8d1889d0;  1 drivers
v0x562b8c8ccd50_0 .net "s1", 0 0, L_0x562b8d188750;  1 drivers
S_0x562b8c2ee8b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2f0fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d188750 .functor XOR 1, L_0x562b8d188ba0, L_0x562b8d188cd0, C4<0>, C4<0>;
L_0x562b8d188800 .functor AND 1, L_0x562b8d188ba0, L_0x562b8d188cd0, C4<1>, C4<1>;
v0x562b8c8dbdb0_0 .net "S", 0 0, L_0x562b8d188750;  alias, 1 drivers
v0x562b8c8dbe50_0 .net "a", 0 0, L_0x562b8d188ba0;  alias, 1 drivers
v0x562b8c8db910_0 .net "b", 0 0, L_0x562b8d188cd0;  alias, 1 drivers
v0x562b8c8d4640_0 .net "cout", 0 0, L_0x562b8d188800;  alias, 1 drivers
S_0x562b8c2ec180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2f0fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d188890 .functor XOR 1, L_0x562b8d188440, L_0x562b8d188750, C4<0>, C4<0>;
L_0x562b8d1889d0 .functor AND 1, L_0x562b8d188440, L_0x562b8d188750, C4<1>, C4<1>;
v0x562b8c8cf4a0_0 .net "S", 0 0, L_0x562b8d188890;  alias, 1 drivers
v0x562b8c8cf540_0 .net "a", 0 0, L_0x562b8d188440;  alias, 1 drivers
v0x562b8c8d2ae0_0 .net "b", 0 0, L_0x562b8d188750;  alias, 1 drivers
v0x562b8c8cf830_0 .net "cout", 0 0, L_0x562b8d1889d0;  alias, 1 drivers
S_0x562b8c2d0320 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c8d0370 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c2cdb90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2d0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d189140 .functor OR 1, L_0x562b8d188f20, L_0x562b8d1890b0, C4<0>, C4<0>;
v0x562b8c8c81e0_0 .net "S", 0 0, L_0x562b8d188fb0;  1 drivers
v0x562b8c8cacc0_0 .net "a", 0 0, L_0x562b8d189280;  1 drivers
v0x562b8c8c95a0_0 .net "b", 0 0, L_0x562b8d1893b0;  1 drivers
v0x562b8c8c8c20_0 .net "cin", 0 0, L_0x562b8d188a60;  alias, 1 drivers
v0x562b8c8c8780_0 .net "cout", 0 0, L_0x562b8d189140;  alias, 1 drivers
v0x562b8c8c6d40_0 .net "cout1", 0 0, L_0x562b8d188f20;  1 drivers
v0x562b8c8c6de0_0 .net "cout2", 0 0, L_0x562b8d1890b0;  1 drivers
v0x562b8c8c6080_0 .net "s1", 0 0, L_0x562b8d188e70;  1 drivers
S_0x562b8c2e8db0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2cdb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d188e70 .functor XOR 1, L_0x562b8d189280, L_0x562b8d1893b0, C4<0>, C4<0>;
L_0x562b8d188f20 .functor AND 1, L_0x562b8d189280, L_0x562b8d1893b0, C4<1>, C4<1>;
v0x562b8c8cc8b0_0 .net "S", 0 0, L_0x562b8d188e70;  alias, 1 drivers
v0x562b8c8cc950_0 .net "a", 0 0, L_0x562b8d189280;  alias, 1 drivers
v0x562b8c8c4510_0 .net "b", 0 0, L_0x562b8d1893b0;  alias, 1 drivers
v0x562b8c8c3140_0 .net "cout", 0 0, L_0x562b8d188f20;  alias, 1 drivers
S_0x562b8c2e65e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2cdb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d188fb0 .functor XOR 1, L_0x562b8d188a60, L_0x562b8d188e70, C4<0>, C4<0>;
L_0x562b8d1890b0 .functor AND 1, L_0x562b8d188a60, L_0x562b8d188e70, C4<1>, C4<1>;
v0x562b8c8c2930_0 .net "S", 0 0, L_0x562b8d188fb0;  alias, 1 drivers
v0x562b8c8c29d0_0 .net "a", 0 0, L_0x562b8d188a60;  alias, 1 drivers
v0x562b8c8c7e50_0 .net "b", 0 0, L_0x562b8d188e70;  alias, 1 drivers
v0x562b8c8cb490_0 .net "cout", 0 0, L_0x562b8d1890b0;  alias, 1 drivers
S_0x562b8c2e3eb0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c8c96a0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c2e1780 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2e3eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1897d0 .functor OR 1, L_0x562b8d189520, L_0x562b8d189740, C4<0>, C4<0>;
v0x562b8c8be570_0 .net "S", 0 0, L_0x562b8d1895b0;  1 drivers
v0x562b8c8bd680_0 .net "a", 0 0, L_0x562b8d189910;  1 drivers
v0x562b8c8bd2d0_0 .net "b", 0 0, L_0x562b8d189a40;  1 drivers
v0x562b8c8bc700_0 .net "cin", 0 0, L_0x562b8d189140;  alias, 1 drivers
v0x562b8c8bbd80_0 .net "cout", 0 0, L_0x562b8d1897d0;  alias, 1 drivers
v0x562b8c8bb8e0_0 .net "cout1", 0 0, L_0x562b8d189520;  1 drivers
v0x562b8c8bb980_0 .net "cout2", 0 0, L_0x562b8d189740;  1 drivers
v0x562b8c8b8bb0_0 .net "s1", 0 0, L_0x562b8d188e00;  1 drivers
S_0x562b8c2dca40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2e1780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d188e00 .functor XOR 1, L_0x562b8d189910, L_0x562b8d189a40, C4<0>, C4<0>;
L_0x562b8d189520 .functor AND 1, L_0x562b8d189910, L_0x562b8d189a40, C4<1>, C4<1>;
v0x562b8c8c5700_0 .net "S", 0 0, L_0x562b8d188e00;  alias, 1 drivers
v0x562b8c8c57a0_0 .net "a", 0 0, L_0x562b8d189910;  alias, 1 drivers
v0x562b8c8bb050_0 .net "b", 0 0, L_0x562b8d189a40;  alias, 1 drivers
v0x562b8c8c16a0_0 .net "cout", 0 0, L_0x562b8d189520;  alias, 1 drivers
S_0x562b8c2da2b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2e1780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1895b0 .functor XOR 1, L_0x562b8d189140, L_0x562b8d188e00, C4<0>, C4<0>;
L_0x562b8d189740 .functor AND 1, L_0x562b8d189140, L_0x562b8d188e00, C4<1>, C4<1>;
v0x562b8c8bb3e0_0 .net "S", 0 0, L_0x562b8d1895b0;  alias, 1 drivers
v0x562b8c8bb480_0 .net "a", 0 0, L_0x562b8d189140;  alias, 1 drivers
v0x562b8c8c0f70_0 .net "b", 0 0, L_0x562b8d188e00;  alias, 1 drivers
v0x562b8c8beef0_0 .net "cout", 0 0, L_0x562b8d189740;  alias, 1 drivers
S_0x562b8c2d6d00 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c8bd3d0 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8c2d4570 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2d6d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d189f60 .functor OR 1, L_0x562b8d189cb0, L_0x562b8d189ed0, C4<0>, C4<0>;
v0x562b8c8b5450_0 .net "S", 0 0, L_0x562b8d189d40;  1 drivers
v0x562b8c875a80_0 .net "a", 0 0, L_0x562b8d18a0a0;  1 drivers
v0x562b8c86eb20_0 .net "b", 0 0, L_0x562b8d18a1d0;  1 drivers
v0x562b8c86e740_0 .net "cin", 0 0, L_0x562b8d1897d0;  alias, 1 drivers
v0x562b8c89cec0_0 .net "cout", 0 0, L_0x562b8d189f60;  alias, 1 drivers
v0x562b8c8920a0_0 .net "cout1", 0 0, L_0x562b8d189cb0;  1 drivers
v0x562b8c892140_0 .net "cout2", 0 0, L_0x562b8d189ed0;  1 drivers
v0x562b8c890e60_0 .net "s1", 0 0, L_0x562b8d189c00;  1 drivers
S_0x562b8c2c80a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2d4570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d189c00 .functor XOR 1, L_0x562b8d18a0a0, L_0x562b8d18a1d0, C4<0>, C4<0>;
L_0x562b8d189cb0 .functor AND 1, L_0x562b8d18a0a0, L_0x562b8d18a1d0, C4<1>, C4<1>;
v0x562b8c8b8230_0 .net "S", 0 0, L_0x562b8d189c00;  alias, 1 drivers
v0x562b8c8b82d0_0 .net "a", 0 0, L_0x562b8d18a0a0;  alias, 1 drivers
v0x562b8c8b7ae0_0 .net "b", 0 0, L_0x562b8d18a1d0;  alias, 1 drivers
v0x562b8c8b71f0_0 .net "cout", 0 0, L_0x562b8d189cb0;  alias, 1 drivers
S_0x562b8c2ba1d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2d4570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d189d40 .functor XOR 1, L_0x562b8d1897d0, L_0x562b8d189c00, C4<0>, C4<0>;
L_0x562b8d189ed0 .functor AND 1, L_0x562b8d1897d0, L_0x562b8d189c00, C4<1>, C4<1>;
v0x562b8c8b6e40_0 .net "S", 0 0, L_0x562b8d189d40;  alias, 1 drivers
v0x562b8c8b6ee0_0 .net "a", 0 0, L_0x562b8d1897d0;  alias, 1 drivers
v0x562b8c8b6270_0 .net "b", 0 0, L_0x562b8d189c00;  alias, 1 drivers
v0x562b8c8b58f0_0 .net "cout", 0 0, L_0x562b8d189ed0;  alias, 1 drivers
S_0x562b8c2c0a50 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c86ec20 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8c2b6c40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2c0a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d18a670 .functor OR 1, L_0x562b8d18a450, L_0x562b8d18a5e0, C4<0>, C4<0>;
v0x562b8c8a2d80_0 .net "S", 0 0, L_0x562b8d18a4e0;  1 drivers
v0x562b8c8a2400_0 .net "a", 0 0, L_0x562b8d18a7b0;  1 drivers
v0x562b8c8a0650_0 .net "b", 0 0, L_0x562b8d18a8e0;  1 drivers
v0x562b8c89fcd0_0 .net "cin", 0 0, L_0x562b8d189f60;  alias, 1 drivers
v0x562b8c89ede0_0 .net "cout", 0 0, L_0x562b8d18a670;  alias, 1 drivers
v0x562b8c89ea30_0 .net "cout1", 0 0, L_0x562b8d18a450;  1 drivers
v0x562b8c89ead0_0 .net "cout2", 0 0, L_0x562b8d18a5e0;  1 drivers
v0x562b8c89de60_0 .net "s1", 0 0, L_0x562b8d18a3a0;  1 drivers
S_0x562b8c2b4540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2b6c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18a3a0 .functor XOR 1, L_0x562b8d18a7b0, L_0x562b8d18a8e0, C4<0>, C4<0>;
L_0x562b8d18a450 .functor AND 1, L_0x562b8d18a7b0, L_0x562b8d18a8e0, C4<1>, C4<1>;
v0x562b8c88aeb0_0 .net "S", 0 0, L_0x562b8d18a3a0;  alias, 1 drivers
v0x562b8c88af50_0 .net "a", 0 0, L_0x562b8d18a7b0;  alias, 1 drivers
v0x562b8c87d0d0_0 .net "b", 0 0, L_0x562b8d18a8e0;  alias, 1 drivers
v0x562b8c86d250_0 .net "cout", 0 0, L_0x562b8d18a450;  alias, 1 drivers
S_0x562b8c287f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2b6c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18a4e0 .functor XOR 1, L_0x562b8d189f60, L_0x562b8d18a3a0, C4<0>, C4<0>;
L_0x562b8d18a5e0 .functor AND 1, L_0x562b8d189f60, L_0x562b8d18a3a0, C4<1>, C4<1>;
v0x562b8c8a7560_0 .net "S", 0 0, L_0x562b8d18a4e0;  alias, 1 drivers
v0x562b8c8a7600_0 .net "a", 0 0, L_0x562b8d189f60;  alias, 1 drivers
v0x562b8c8a54b0_0 .net "b", 0 0, L_0x562b8d18a3a0;  alias, 1 drivers
v0x562b8c8a4b30_0 .net "cout", 0 0, L_0x562b8d18a5e0;  alias, 1 drivers
S_0x562b8c29d2d0 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c8a0750 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8c29ab00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c29d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d18ae20 .functor OR 1, L_0x562b8d18ab70, L_0x562b8d18ad90, C4<0>, C4<0>;
v0x562b8c8807f0_0 .net "S", 0 0, L_0x562b8d18ac00;  1 drivers
v0x562b8c880440_0 .net "a", 0 0, L_0x562b8d18a300;  1 drivers
v0x562b8c87f870_0 .net "b", 0 0, L_0x562b8d18aff0;  1 drivers
v0x562b8c87eef0_0 .net "cin", 0 0, L_0x562b8d18a670;  alias, 1 drivers
v0x562b8c87ea50_0 .net "cout", 0 0, L_0x562b8d18ae20;  alias, 1 drivers
v0x562b8c89aab0_0 .net "cout1", 0 0, L_0x562b8d18ab70;  1 drivers
v0x562b8c89ab50_0 .net "cout2", 0 0, L_0x562b8d18ad90;  1 drivers
v0x562b8c89a130_0 .net "s1", 0 0, L_0x562b8d18aac0;  1 drivers
S_0x562b8c2983d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c29ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18aac0 .functor XOR 1, L_0x562b8d18a300, L_0x562b8d18aff0, C4<0>, C4<0>;
L_0x562b8d18ab70 .functor AND 1, L_0x562b8d18a300, L_0x562b8d18aff0, C4<1>, C4<1>;
v0x562b8c89d620_0 .net "S", 0 0, L_0x562b8d18aac0;  alias, 1 drivers
v0x562b8c89d6c0_0 .net "a", 0 0, L_0x562b8d18a300;  alias, 1 drivers
v0x562b8c89d220_0 .net "b", 0 0, L_0x562b8d18aff0;  alias, 1 drivers
v0x562b8c8848a0_0 .net "cout", 0 0, L_0x562b8d18ab70;  alias, 1 drivers
S_0x562b8c295ca0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c29ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18ac00 .functor XOR 1, L_0x562b8d18a670, L_0x562b8d18aac0, C4<0>, C4<0>;
L_0x562b8d18ad90 .functor AND 1, L_0x562b8d18a670, L_0x562b8d18aac0, C4<1>, C4<1>;
v0x562b8c884170_0 .net "S", 0 0, L_0x562b8d18ac00;  alias, 1 drivers
v0x562b8c884210_0 .net "a", 0 0, L_0x562b8d18a670;  alias, 1 drivers
v0x562b8c882060_0 .net "b", 0 0, L_0x562b8d18aac0;  alias, 1 drivers
v0x562b8c8816e0_0 .net "cout", 0 0, L_0x562b8d18ad90;  alias, 1 drivers
S_0x562b8c279e40 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c87f970 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8c2776b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c279e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d18b540 .functor OR 1, L_0x562b8d18b290, L_0x562b8d18b4b0, C4<0>, C4<0>;
v0x562b8c893460_0 .net "S", 0 0, L_0x562b8d18b320;  1 drivers
v0x562b8c892ae0_0 .net "a", 0 0, L_0x562b8d18b680;  1 drivers
v0x562b8c892640_0 .net "b", 0 0, L_0x562b8d18b7b0;  1 drivers
v0x562b8c890890_0 .net "cin", 0 0, L_0x562b8d18ae20;  alias, 1 drivers
v0x562b8c88e780_0 .net "cout", 0 0, L_0x562b8d18b540;  alias, 1 drivers
v0x562b8c88de00_0 .net "cout1", 0 0, L_0x562b8d18b290;  1 drivers
v0x562b8c88dea0_0 .net "cout2", 0 0, L_0x562b8d18b4b0;  1 drivers
v0x562b8c88cf10_0 .net "s1", 0 0, L_0x562b8d18b1e0;  1 drivers
S_0x562b8c2928d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2776b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18b1e0 .functor XOR 1, L_0x562b8d18b680, L_0x562b8d18b7b0, C4<0>, C4<0>;
L_0x562b8d18b290 .functor AND 1, L_0x562b8d18b680, L_0x562b8d18b7b0, C4<1>, C4<1>;
v0x562b8c898380_0 .net "S", 0 0, L_0x562b8d18b1e0;  alias, 1 drivers
v0x562b8c898420_0 .net "a", 0 0, L_0x562b8d18b680;  alias, 1 drivers
v0x562b8c897a00_0 .net "b", 0 0, L_0x562b8d18b7b0;  alias, 1 drivers
v0x562b8c895c50_0 .net "cout", 0 0, L_0x562b8d18b290;  alias, 1 drivers
S_0x562b8c290100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2776b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18b320 .functor XOR 1, L_0x562b8d18ae20, L_0x562b8d18b1e0, C4<0>, C4<0>;
L_0x562b8d18b4b0 .functor AND 1, L_0x562b8d18ae20, L_0x562b8d18b1e0, C4<1>, C4<1>;
v0x562b8c8952d0_0 .net "S", 0 0, L_0x562b8d18b320;  alias, 1 drivers
v0x562b8c895370_0 .net "a", 0 0, L_0x562b8d18ae20;  alias, 1 drivers
v0x562b8c8943e0_0 .net "b", 0 0, L_0x562b8d18b1e0;  alias, 1 drivers
v0x562b8c894030_0 .net "cout", 0 0, L_0x562b8d18b4b0;  alias, 1 drivers
S_0x562b8c28d9d0 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c892740 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8c28b2a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c28d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d18bd10 .functor OR 1, L_0x562b8d18ba60, L_0x562b8d18bc80, C4<0>, C4<0>;
v0x562b8c8880c0_0 .net "S", 0 0, L_0x562b8d18baf0;  1 drivers
v0x562b8c8871d0_0 .net "a", 0 0, L_0x562b8d18be50;  1 drivers
v0x562b8c886e20_0 .net "b", 0 0, L_0x562b8d18c190;  1 drivers
v0x562b8c886250_0 .net "cin", 0 0, L_0x562b8d18b540;  alias, 1 drivers
v0x562b8c8858d0_0 .net "cout", 0 0, L_0x562b8d18bd10;  alias, 1 drivers
v0x562b8c885430_0 .net "cout1", 0 0, L_0x562b8d18ba60;  1 drivers
v0x562b8c8854d0_0 .net "cout2", 0 0, L_0x562b8d18bc80;  1 drivers
v0x562b8c87e160_0 .net "s1", 0 0, L_0x562b8d18b9b0;  1 drivers
S_0x562b8c286560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c28b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18b9b0 .functor XOR 1, L_0x562b8d18be50, L_0x562b8d18c190, C4<0>, C4<0>;
L_0x562b8d18ba60 .functor AND 1, L_0x562b8d18be50, L_0x562b8d18c190, C4<1>, C4<1>;
v0x562b8c88cb60_0 .net "S", 0 0, L_0x562b8d18b9b0;  alias, 1 drivers
v0x562b8c88cc00_0 .net "a", 0 0, L_0x562b8d18be50;  alias, 1 drivers
v0x562b8c88bf90_0 .net "b", 0 0, L_0x562b8d18c190;  alias, 1 drivers
v0x562b8c88b610_0 .net "cout", 0 0, L_0x562b8d18ba60;  alias, 1 drivers
S_0x562b8c283dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c28b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18baf0 .functor XOR 1, L_0x562b8d18b540, L_0x562b8d18b9b0, C4<0>, C4<0>;
L_0x562b8d18bc80 .functor AND 1, L_0x562b8d18b540, L_0x562b8d18b9b0, C4<1>, C4<1>;
v0x562b8c88b210_0 .net "S", 0 0, L_0x562b8d18baf0;  alias, 1 drivers
v0x562b8c88b2b0_0 .net "a", 0 0, L_0x562b8d18b540;  alias, 1 drivers
v0x562b8c88ab50_0 .net "b", 0 0, L_0x562b8d18b9b0;  alias, 1 drivers
v0x562b8c888a40_0 .net "cout", 0 0, L_0x562b8d18bc80;  alias, 1 drivers
S_0x562b8c280820 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c886f20 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8c27e090 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c280820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d18c700 .functor OR 1, L_0x562b8d18c450, L_0x562b8d18c670, C4<0>, C4<0>;
v0x562b8c8798f0_0 .net "S", 0 0, L_0x562b8d18c4e0;  1 drivers
v0x562b8c877eb0_0 .net "a", 0 0, L_0x562b8d18c840;  1 drivers
v0x562b8c8771f0_0 .net "b", 0 0, L_0x562b8d18c970;  1 drivers
v0x562b8c876870_0 .net "cin", 0 0, L_0x562b8d18bd10;  alias, 1 drivers
v0x562b8c8763d0_0 .net "cout", 0 0, L_0x562b8d18c700;  alias, 1 drivers
v0x562b8c86e030_0 .net "cout1", 0 0, L_0x562b8d18c450;  1 drivers
v0x562b8c86e0d0_0 .net "cout2", 0 0, L_0x562b8d18c670;  1 drivers
v0x562b8c86cc60_0 .net "s1", 0 0, L_0x562b8d18c3a0;  1 drivers
S_0x562b8c271bc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c27e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18c3a0 .functor XOR 1, L_0x562b8d18c840, L_0x562b8d18c970, C4<0>, C4<0>;
L_0x562b8d18c450 .functor AND 1, L_0x562b8d18c840, L_0x562b8d18c970, C4<1>, C4<1>;
v0x562b8c878fc0_0 .net "S", 0 0, L_0x562b8d18c3a0;  alias, 1 drivers
v0x562b8c879060_0 .net "a", 0 0, L_0x562b8d18c840;  alias, 1 drivers
v0x562b8c87c600_0 .net "b", 0 0, L_0x562b8d18c970;  alias, 1 drivers
v0x562b8c879350_0 .net "cout", 0 0, L_0x562b8d18c450;  alias, 1 drivers
S_0x562b8c263cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c27e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18c4e0 .functor XOR 1, L_0x562b8d18bd10, L_0x562b8d18c3a0, C4<0>, C4<0>;
L_0x562b8d18c670 .functor AND 1, L_0x562b8d18bd10, L_0x562b8d18c3a0, C4<1>, C4<1>;
v0x562b8c87be30_0 .net "S", 0 0, L_0x562b8d18c4e0;  alias, 1 drivers
v0x562b8c87bed0_0 .net "a", 0 0, L_0x562b8d18bd10;  alias, 1 drivers
v0x562b8c87a710_0 .net "b", 0 0, L_0x562b8d18c3a0;  alias, 1 drivers
v0x562b8c879d90_0 .net "cout", 0 0, L_0x562b8d18c670;  alias, 1 drivers
S_0x562b8c26a570 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c8772f0 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8c24c480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c26a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d18d100 .functor OR 1, L_0x562b8d18ce50, L_0x562b8d18d070, C4<0>, C4<0>;
v0x562b8c8722a0_0 .net "S", 0 0, L_0x562b8d18cee0;  1 drivers
v0x562b8c870860_0 .net "a", 0 0, L_0x562b8d18d240;  1 drivers
v0x562b8c86fba0_0 .net "b", 0 0, L_0x562b8d18d370;  1 drivers
v0x562b8c86f220_0 .net "cin", 0 0, L_0x562b8d18c700;  alias, 1 drivers
v0x562b8c839fe0_0 .net "cout", 0 0, L_0x562b8d18d100;  alias, 1 drivers
v0x562b8c833080_0 .net "cout1", 0 0, L_0x562b8d18ce50;  1 drivers
v0x562b8c833120_0 .net "cout2", 0 0, L_0x562b8d18d070;  1 drivers
v0x562b8c832ca0_0 .net "s1", 0 0, L_0x562b8d18cda0;  1 drivers
S_0x562b8c261830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c24c480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18cda0 .functor XOR 1, L_0x562b8d18d240, L_0x562b8d18d370, C4<0>, C4<0>;
L_0x562b8d18ce50 .functor AND 1, L_0x562b8d18d240, L_0x562b8d18d370, C4<1>, C4<1>;
v0x562b8c871970_0 .net "S", 0 0, L_0x562b8d18cda0;  alias, 1 drivers
v0x562b8c871a10_0 .net "a", 0 0, L_0x562b8d18d240;  alias, 1 drivers
v0x562b8c874fb0_0 .net "b", 0 0, L_0x562b8d18d370;  alias, 1 drivers
v0x562b8c871d00_0 .net "cout", 0 0, L_0x562b8d18ce50;  alias, 1 drivers
S_0x562b8c25f060 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c24c480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18cee0 .functor XOR 1, L_0x562b8d18c700, L_0x562b8d18cda0, C4<0>, C4<0>;
L_0x562b8d18d070 .functor AND 1, L_0x562b8d18c700, L_0x562b8d18cda0, C4<1>, C4<1>;
v0x562b8c8747e0_0 .net "S", 0 0, L_0x562b8d18cee0;  alias, 1 drivers
v0x562b8c874880_0 .net "a", 0 0, L_0x562b8d18c700;  alias, 1 drivers
v0x562b8c8730c0_0 .net "b", 0 0, L_0x562b8d18cda0;  alias, 1 drivers
v0x562b8c872740_0 .net "cout", 0 0, L_0x562b8d18d070;  alias, 1 drivers
S_0x562b8c25c930 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8c2fe290;
 .timescale 0 0;
P_0x562b8c86fca0 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8c25a200 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c25c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d18d900 .functor OR 1, L_0x562b8d18d650, L_0x562b8d18d870, C4<0>, C4<0>;
v0x562b8c86bac0_0 .net "S", 0 0, L_0x562b8d18d6e0;  1 drivers
v0x562b8c869a10_0 .net "a", 0 0, L_0x562b8d18da00;  1 drivers
v0x562b8c869090_0 .net "b", 0 0, L_0x562b8d18db30;  1 drivers
v0x562b8c8672e0_0 .net "cin", 0 0, L_0x562b8d18d100;  alias, 1 drivers
v0x562b8c866960_0 .net "cout", 0 0, L_0x562b8d18d900;  alias, 1 drivers
v0x562b8c864bb0_0 .net "cout1", 0 0, L_0x562b8d18d650;  1 drivers
v0x562b8c864c50_0 .net "cout2", 0 0, L_0x562b8d18d870;  1 drivers
v0x562b8c864230_0 .net "s1", 0 0, L_0x562b8d18d5a0;  1 drivers
S_0x562b8c23e3a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c25a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18d5a0 .functor XOR 1, L_0x562b8d18da00, L_0x562b8d18db30, C4<0>, C4<0>;
L_0x562b8d18d650 .functor AND 1, L_0x562b8d18da00, L_0x562b8d18db30, C4<1>, C4<1>;
v0x562b8c861420_0 .net "S", 0 0, L_0x562b8d18d5a0;  alias, 1 drivers
v0x562b8c8614c0_0 .net "a", 0 0, L_0x562b8d18da00;  alias, 1 drivers
v0x562b8c856600_0 .net "b", 0 0, L_0x562b8d18db30;  alias, 1 drivers
v0x562b8c8553c0_0 .net "cout", 0 0, L_0x562b8d18d650;  alias, 1 drivers
S_0x562b8c23bc10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c25a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d18d6e0 .functor XOR 1, L_0x562b8d18d100, L_0x562b8d18d5a0, C4<0>, C4<0>;
L_0x562b8d18d870 .functor AND 1, L_0x562b8d18d100, L_0x562b8d18d5a0, C4<1>, C4<1>;
v0x562b8c84f410_0 .net "S", 0 0, L_0x562b8d18d6e0;  alias, 1 drivers
v0x562b8c84f4b0_0 .net "a", 0 0, L_0x562b8d18d100;  alias, 1 drivers
v0x562b8c841630_0 .net "b", 0 0, L_0x562b8d18d5a0;  alias, 1 drivers
v0x562b8c8317b0_0 .net "cout", 0 0, L_0x562b8d18d870;  alias, 1 drivers
S_0x562b8c256e30 .scope module, "ins12" "karatsuba_8" 3 151, 3 122 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /OUTPUT 16 "Z";
L_0x562b8d2390e0 .functor XOR 1, L_0x562b8d200a70, L_0x562b8d204780, C4<0>, C4<0>;
L_0x562b8d241160 .functor AND 1, L_0x562b8d24e880, L_0x562b8d24e920, C4<1>, C4<1>;
v0x562b8cd8f320_0 .net "X", 7 0, L_0x562b8d24ea60;  1 drivers
v0x562b8cd8f3c0_0 .net "Y", 7 0, L_0x562b8d24eb00;  1 drivers
v0x562b8cd8f460_0 .net "Z", 15 0, L_0x562b8d24e9c0;  alias, 1 drivers
v0x562b8cd8f500_0 .net *"_ivl_20", 0 0, L_0x562b8d2390e0;  1 drivers
L_0x7f38f70e1a28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8cd8f5a0_0 .net/2u *"_ivl_26", 7 0, L_0x7f38f70e1a28;  1 drivers
L_0x7f38f70e1a70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cd8f640_0 .net/2u *"_ivl_30", 3 0, L_0x7f38f70e1a70;  1 drivers
L_0x7f38f70e1ab8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cd8f6e0_0 .net/2u *"_ivl_32", 3 0, L_0x7f38f70e1ab8;  1 drivers
L_0x7f38f70e1b00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8cd8f780_0 .net/2u *"_ivl_36", 7 0, L_0x7f38f70e1b00;  1 drivers
L_0x7f38f70e1b90 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x562b8cd8f820_0 .net/2u *"_ivl_42", 7 0, L_0x7f38f70e1b90;  1 drivers
v0x562b8cd8f8c0_0 .net *"_ivl_44", 0 0, L_0x562b8d24e880;  1 drivers
L_0x7f38f70e1bd8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x562b8cd8f960_0 .net/2u *"_ivl_46", 7 0, L_0x7f38f70e1bd8;  1 drivers
v0x562b8cd8fa00_0 .net *"_ivl_48", 0 0, L_0x562b8d24e920;  1 drivers
v0x562b8cd8faa0_0 .net *"_ivl_51", 0 0, L_0x562b8d241160;  1 drivers
L_0x7f38f70e1c20 .functor BUFT 1, C4<1111111000000001>, C4<0>, C4<0>, C4<0>;
v0x562b8cd8fb40_0 .net/2u *"_ivl_52", 15 0, L_0x7f38f70e1c20;  1 drivers
v0x562b8cd8fbe0_0 .net "a", 3 0, L_0x562b8d200780;  1 drivers
v0x562b8cd8fc80_0 .net "a_abs", 3 0, L_0x562b8d202640;  1 drivers
v0x562b8cd8fd20_0 .net "b", 3 0, L_0x562b8d204530;  1 drivers
v0x562b8cd8fdc0_0 .net "b_abs", 3 0, L_0x562b8d206250;  1 drivers
v0x562b8cd8fe60_0 .net "c1", 0 0, L_0x562b8d23cf50;  1 drivers
v0x562b8cd8ff00_0 .net "c2", 0 0, L_0x562b8d240cc0;  1 drivers
v0x562b8cd8ffa0_0 .net "c3", 0 0, L_0x562b8d248030;  1 drivers
v0x562b8cd90040_0 .net "c4", 0 0, L_0x562b8d24e810;  1 drivers
v0x562b8cd900e0_0 .net "neg_a", 0 0, L_0x562b8d200a70;  1 drivers
v0x562b8cd90180_0 .net "neg_b", 0 0, L_0x562b8d204780;  1 drivers
v0x562b8cd90220_0 .net "temp", 15 0, L_0x562b8d247e90;  1 drivers
v0x562b8cd902c0_0 .net "term1", 15 0, L_0x562b8d240d50;  1 drivers
v0x562b8cd90360_0 .net "term2", 15 0, L_0x562b8d240e90;  1 drivers
v0x562b8cd90400_0 .net "term3", 15 0, L_0x562b8d241020;  1 drivers
v0x562b8cd904a0_0 .net "z0", 7 0, L_0x562b8d1fe1d0;  1 drivers
v0x562b8cd90540_0 .net "z1", 7 0, L_0x562b8d240ae0;  1 drivers
v0x562b8cd905e0_0 .net "z1_1", 7 0, L_0x562b8d239170;  1 drivers
v0x562b8cd90680_0 .net "z1_2", 7 0, L_0x562b8d23ce20;  1 drivers
v0x562b8cd90720_0 .net "z1_3", 7 0, L_0x562b8d235190;  1 drivers
v0x562b8cd909d0_0 .net "z1_4", 7 0, L_0x562b8d238ed0;  1 drivers
v0x562b8cd90a70_0 .net "z2", 7 0, L_0x562b8d1ccb10;  1 drivers
v0x562b8cd90b10_0 .net "z_og", 15 0, L_0x562b8d24e5e0;  1 drivers
L_0x562b8d1ccc50 .part L_0x562b8d24ea60, 4, 4;
L_0x562b8d1cccf0 .part L_0x562b8d24eb00, 4, 4;
L_0x562b8d1fe310 .part L_0x562b8d24ea60, 0, 4;
L_0x562b8d1fe400 .part L_0x562b8d24eb00, 0, 4;
L_0x562b8d202800 .part L_0x562b8d24ea60, 0, 4;
L_0x562b8d2028a0 .part L_0x562b8d24ea60, 4, 4;
L_0x562b8d206410 .part L_0x562b8d24eb00, 4, 4;
L_0x562b8d2064b0 .part L_0x562b8d24eb00, 0, 4;
L_0x562b8d239170 .functor MUXZ 8, L_0x562b8d235190, L_0x562b8d238ed0, L_0x562b8d2390e0, C4<>;
L_0x562b8d240d50 .concat [ 8 8 0 0], L_0x562b8d1fe1d0, L_0x7f38f70e1a28;
L_0x562b8d240e90 .concat [ 4 8 4 0], L_0x7f38f70e1ab8, L_0x562b8d240ae0, L_0x7f38f70e1a70;
L_0x562b8d241020 .concat [ 8 8 0 0], L_0x7f38f70e1b00, L_0x562b8d1ccb10;
L_0x562b8d24e880 .cmp/eq 8, L_0x562b8d24ea60, L_0x7f38f70e1b90;
L_0x562b8d24e920 .cmp/eq 8, L_0x562b8d24eb00, L_0x7f38f70e1bd8;
L_0x562b8d24e9c0 .functor MUXZ 16, L_0x562b8d24e5e0, L_0x7f38f70e1c20, L_0x562b8d241160, C4<>;
S_0x562b8c254660 .scope module, "ins1" "subtractor_Nbit" 3 128, 3 35 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c23ad20 .param/l "N" 0 3 35, +C4<00000000000000000000000000000100>;
L_0x562b8d200820 .functor NOT 4, L_0x562b8d2028a0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f38f70e0510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d200710 .functor BUFZ 1, L_0x7f38f70e0510, C4<0>, C4<0>, C4<0>;
L_0x562b8d200a70 .functor NOT 1, L_0x562b8d2009d0, C4<0>, C4<0>, C4<0>;
v0x562b8c814d10_0 .net "D", 3 0, L_0x562b8d200780;  alias, 1 drivers
v0x562b8c813dc0_0 .net *"_ivl_35", 0 0, L_0x562b8d200710;  1 drivers
v0x562b8c813e80_0 .net "a", 3 0, L_0x562b8d202800;  1 drivers
v0x562b8c813440_0 .net "abs_D", 3 0, L_0x562b8d202640;  alias, 1 drivers
v0x562b8c813500_0 .net "b", 3 0, L_0x562b8d2028a0;  1 drivers
v0x562b8c812cf0_0 .net "b_comp", 3 0, L_0x562b8d200820;  1 drivers
v0x562b8c812490_0 .net "carry", 4 0, L_0x562b8d2008b0;  1 drivers
v0x562b8c811540_0 .net "cin", 0 0, L_0x7f38f70e0510;  1 drivers
v0x562b8c811600_0 .net "is_pos", 0 0, L_0x562b8d2009d0;  1 drivers
v0x562b8c810bc0_0 .net "negative", 0 0, L_0x562b8d200a70;  alias, 1 drivers
v0x562b8c810c60_0 .net "twos", 3 0, L_0x562b8d2024c0;  1 drivers
L_0x562b8d1fe980 .part L_0x562b8d202800, 0, 1;
L_0x562b8d1feab0 .part L_0x562b8d200820, 0, 1;
L_0x562b8d1febe0 .part L_0x562b8d2008b0, 0, 1;
L_0x562b8d1ff110 .part L_0x562b8d202800, 1, 1;
L_0x562b8d1ff240 .part L_0x562b8d200820, 1, 1;
L_0x562b8d1ff370 .part L_0x562b8d2008b0, 1, 1;
L_0x562b8d1ff9b0 .part L_0x562b8d202800, 2, 1;
L_0x562b8d1ffae0 .part L_0x562b8d200820, 2, 1;
L_0x562b8d1ffc60 .part L_0x562b8d2008b0, 2, 1;
L_0x562b8d2001d0 .part L_0x562b8d202800, 3, 1;
L_0x562b8d200390 .part L_0x562b8d200820, 3, 1;
L_0x562b8d200550 .part L_0x562b8d2008b0, 3, 1;
L_0x562b8d200780 .concat8 [ 1 1 1 1], L_0x562b8d1fe6c0, L_0x562b8d1fee10, L_0x562b8d1ff6b0, L_0x562b8d1ffed0;
LS_0x562b8d2008b0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d200710, L_0x562b8d1fe8f0, L_0x562b8d1ff080, L_0x562b8d1ff920;
LS_0x562b8d2008b0_0_4 .concat8 [ 1 0 0 0], L_0x562b8d200140;
L_0x562b8d2008b0 .concat8 [ 4 1 0 0], LS_0x562b8d2008b0_0_0, LS_0x562b8d2008b0_0_4;
L_0x562b8d2009d0 .part L_0x562b8d2008b0, 4, 1;
L_0x562b8d202640 .functor MUXZ 4, L_0x562b8d2024c0, L_0x562b8d200780, L_0x562b8d2009d0, C4<>;
S_0x562b8c251f30 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c254660;
 .timescale 0 0;
P_0x562b8c2510d0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c24f800 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c251f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1fe8f0 .functor OR 1, L_0x562b8d1fe600, L_0x562b8d1fe860, C4<0>, C4<0>;
v0x562b8c84b380_0 .net "S", 0 0, L_0x562b8d1fe6c0;  1 drivers
v0x562b8c84a7b0_0 .net "a", 0 0, L_0x562b8d1fe980;  1 drivers
v0x562b8c849e30_0 .net "b", 0 0, L_0x562b8d1feab0;  1 drivers
v0x562b8c849990_0 .net "cin", 0 0, L_0x562b8d1febe0;  1 drivers
v0x562b8c8426c0_0 .net "cout", 0 0, L_0x562b8d1fe8f0;  1 drivers
v0x562b8c842760_0 .net "cout1", 0 0, L_0x562b8d1fe600;  1 drivers
v0x562b8c83d520_0 .net "cout2", 0 0, L_0x562b8d1fe860;  1 drivers
v0x562b8c840b60_0 .net "s1", 0 0, L_0x562b8d1fe4f0;  1 drivers
S_0x562b8c24aac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c24f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fe4f0 .functor XOR 1, L_0x562b8d1fe980, L_0x562b8d1feab0, C4<0>, C4<0>;
L_0x562b8d1fe600 .functor AND 1, L_0x562b8d1fe980, L_0x562b8d1feab0, C4<1>, C4<1>;
v0x562b8c84fb70_0 .net "S", 0 0, L_0x562b8d1fe4f0;  alias, 1 drivers
v0x562b8c84fc10_0 .net "a", 0 0, L_0x562b8d1fe980;  alias, 1 drivers
v0x562b8c84f770_0 .net "b", 0 0, L_0x562b8d1feab0;  alias, 1 drivers
v0x562b8c84f0b0_0 .net "cout", 0 0, L_0x562b8d1fe600;  alias, 1 drivers
S_0x562b8c248330 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c24f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fe6c0 .functor XOR 1, L_0x562b8d1febe0, L_0x562b8d1fe4f0, C4<0>, C4<0>;
L_0x562b8d1fe860 .functor AND 1, L_0x562b8d1febe0, L_0x562b8d1fe4f0, C4<1>, C4<1>;
v0x562b8c84cfa0_0 .net "S", 0 0, L_0x562b8d1fe6c0;  alias, 1 drivers
v0x562b8c84d040_0 .net "a", 0 0, L_0x562b8d1febe0;  alias, 1 drivers
v0x562b8c84c620_0 .net "b", 0 0, L_0x562b8d1fe4f0;  alias, 1 drivers
v0x562b8c84b730_0 .net "cout", 0 0, L_0x562b8d1fe860;  alias, 1 drivers
S_0x562b8c244d80 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c254660;
 .timescale 0 0;
P_0x562b8c849f30 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8c2425f0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c244d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ff080 .functor OR 1, L_0x562b8d1fed80, L_0x562b8d1feff0, C4<0>, C4<0>;
v0x562b8c83b750_0 .net "S", 0 0, L_0x562b8d1fee10;  1 drivers
v0x562b8c83add0_0 .net "a", 0 0, L_0x562b8d1ff110;  1 drivers
v0x562b8c83a930_0 .net "b", 0 0, L_0x562b8d1ff240;  1 drivers
v0x562b8c832590_0 .net "cin", 0 0, L_0x562b8d1ff370;  1 drivers
v0x562b8c8311c0_0 .net "cout", 0 0, L_0x562b8d1ff080;  1 drivers
v0x562b8c831260_0 .net "cout1", 0 0, L_0x562b8d1fed80;  1 drivers
v0x562b8c8309b0_0 .net "cout2", 0 0, L_0x562b8d1feff0;  1 drivers
v0x562b8c835ed0_0 .net "s1", 0 0, L_0x562b8d1fed10;  1 drivers
S_0x562b8c236120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2425f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fed10 .functor XOR 1, L_0x562b8d1ff110, L_0x562b8d1ff240, C4<0>, C4<0>;
L_0x562b8d1fed80 .functor AND 1, L_0x562b8d1ff110, L_0x562b8d1ff240, C4<1>, C4<1>;
v0x562b8c83d8b0_0 .net "S", 0 0, L_0x562b8d1fed10;  alias, 1 drivers
v0x562b8c83d970_0 .net "a", 0 0, L_0x562b8d1ff110;  alias, 1 drivers
v0x562b8c840390_0 .net "b", 0 0, L_0x562b8d1ff240;  alias, 1 drivers
v0x562b8c83ec70_0 .net "cout", 0 0, L_0x562b8d1fed80;  alias, 1 drivers
S_0x562b8c228250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2425f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fee10 .functor XOR 1, L_0x562b8d1ff370, L_0x562b8d1fed10, C4<0>, C4<0>;
L_0x562b8d1feff0 .functor AND 1, L_0x562b8d1ff370, L_0x562b8d1fed10, C4<1>, C4<1>;
v0x562b8c83e2f0_0 .net "S", 0 0, L_0x562b8d1fee10;  alias, 1 drivers
v0x562b8c83e3b0_0 .net "a", 0 0, L_0x562b8d1ff370;  alias, 1 drivers
v0x562b8c83de50_0 .net "b", 0 0, L_0x562b8d1fed10;  alias, 1 drivers
v0x562b8c83c410_0 .net "cout", 0 0, L_0x562b8d1feff0;  alias, 1 drivers
S_0x562b8c22ead0 .scope generate, "genblk1[2]" "genblk1[2]" 3 49, 3 49 0, S_0x562b8c254660;
 .timescale 0 0;
P_0x562b8c83aa30 .param/l "i" 0 3 49, +C4<010>;
S_0x562b8c2a96f0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c22ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ff920 .functor OR 1, L_0x562b8d1ff5d0, L_0x562b8d1ff890, C4<0>, C4<0>;
v0x562b8c834dc0_0 .net "S", 0 0, L_0x562b8d1ff6b0;  1 drivers
v0x562b8c834e80_0 .net "a", 0 0, L_0x562b8d1ff9b0;  1 drivers
v0x562b8c834100_0 .net "b", 0 0, L_0x562b8d1ffae0;  1 drivers
v0x562b8c833780_0 .net "cin", 0 0, L_0x562b8d1ffc60;  1 drivers
v0x562b8c8adb00_0 .net "cout", 0 0, L_0x562b8d1ff920;  1 drivers
v0x562b8c8b4150_0 .net "cout1", 0 0, L_0x562b8d1ff5d0;  1 drivers
v0x562b8c8b41f0_0 .net "cout2", 0 0, L_0x562b8d1ff890;  1 drivers
v0x562b8c8ade90_0 .net "s1", 0 0, L_0x562b8d1ff4a0;  1 drivers
S_0x562b8c2a6ff0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2a96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ff4a0 .functor XOR 1, L_0x562b8d1ff9b0, L_0x562b8d1ffae0, C4<0>, C4<0>;
L_0x562b8d1ff5d0 .functor AND 1, L_0x562b8d1ff9b0, L_0x562b8d1ffae0, C4<1>, C4<1>;
v0x562b8c839510_0 .net "S", 0 0, L_0x562b8d1ff4a0;  alias, 1 drivers
v0x562b8c8395b0_0 .net "a", 0 0, L_0x562b8d1ff9b0;  alias, 1 drivers
v0x562b8c836260_0 .net "b", 0 0, L_0x562b8d1ffae0;  alias, 1 drivers
v0x562b8c838d40_0 .net "cout", 0 0, L_0x562b8d1ff5d0;  alias, 1 drivers
S_0x562b8c224e40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2a96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ff6b0 .functor XOR 1, L_0x562b8d1ffc60, L_0x562b8d1ff4a0, C4<0>, C4<0>;
L_0x562b8d1ff890 .functor AND 1, L_0x562b8d1ffc60, L_0x562b8d1ff4a0, C4<1>, C4<1>;
v0x562b8c837620_0 .net "S", 0 0, L_0x562b8d1ff6b0;  alias, 1 drivers
v0x562b8c8376c0_0 .net "a", 0 0, L_0x562b8d1ffc60;  alias, 1 drivers
v0x562b8c836ca0_0 .net "b", 0 0, L_0x562b8d1ff4a0;  alias, 1 drivers
v0x562b8c836800_0 .net "cout", 0 0, L_0x562b8d1ff890;  alias, 1 drivers
S_0x562b8c222700 .scope generate, "genblk1[3]" "genblk1[3]" 3 49, 3 49 0, S_0x562b8c254660;
 .timescale 0 0;
P_0x562b8c834200 .param/l "i" 0 3 49, +C4<011>;
S_0x562b8c21ffd0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c222700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d200140 .functor OR 1, L_0x562b8d1ffe40, L_0x562b8d2000b0, C4<0>, C4<0>;
v0x562b8c8ae830_0 .net "S", 0 0, L_0x562b8d1ffed0;  1 drivers
v0x562b8c8ae390_0 .net "a", 0 0, L_0x562b8d2001d0;  1 drivers
v0x562b8c8ab660_0 .net "b", 0 0, L_0x562b8d200390;  1 drivers
v0x562b8c8aace0_0 .net "cin", 0 0, L_0x562b8d200550;  1 drivers
v0x562b8c8aa590_0 .net "cout", 0 0, L_0x562b8d200140;  1 drivers
v0x562b8c8aa630_0 .net "cout1", 0 0, L_0x562b8d1ffe40;  1 drivers
v0x562b8c8a9ca0_0 .net "cout2", 0 0, L_0x562b8d2000b0;  1 drivers
v0x562b8c8a98f0_0 .net "s1", 0 0, L_0x562b8d1ffd90;  1 drivers
S_0x562b8c21d8a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c21ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ffd90 .functor XOR 1, L_0x562b8d2001d0, L_0x562b8d200390, C4<0>, C4<0>;
L_0x562b8d1ffe40 .functor AND 1, L_0x562b8d2001d0, L_0x562b8d200390, C4<1>, C4<1>;
v0x562b8c8b3a20_0 .net "S", 0 0, L_0x562b8d1ffd90;  alias, 1 drivers
v0x562b8c8b3ae0_0 .net "a", 0 0, L_0x562b8d2001d0;  alias, 1 drivers
v0x562b8c8b19a0_0 .net "b", 0 0, L_0x562b8d200390;  alias, 1 drivers
v0x562b8c8b1020_0 .net "cout", 0 0, L_0x562b8d1ffe40;  alias, 1 drivers
S_0x562b8c1f8530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c21ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ffed0 .functor XOR 1, L_0x562b8d200550, L_0x562b8d1ffd90, C4<0>, C4<0>;
L_0x562b8d2000b0 .functor AND 1, L_0x562b8d200550, L_0x562b8d1ffd90, C4<1>, C4<1>;
v0x562b8c8b0130_0 .net "S", 0 0, L_0x562b8d1ffed0;  alias, 1 drivers
v0x562b8c8b01f0_0 .net "a", 0 0, L_0x562b8d200550;  alias, 1 drivers
v0x562b8c8afd80_0 .net "b", 0 0, L_0x562b8d1ffd90;  alias, 1 drivers
v0x562b8c8af1b0_0 .net "cout", 0 0, L_0x562b8d2000b0;  alias, 1 drivers
S_0x562b8c1cddb0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c254660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8c1f30d0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d200ae0 .functor NOT 4, L_0x562b8d200780, C4<0000>, C4<0000>, C4<0000>;
v0x562b8c816640_0 .net "cout", 0 0, L_0x562b8d2025d0;  1 drivers
v0x562b8c815cc0_0 .net "i", 3 0, L_0x562b8d200780;  alias, 1 drivers
v0x562b8c815d80_0 .net "o", 3 0, L_0x562b8d2024c0;  alias, 1 drivers
v0x562b8c815570_0 .net "temp2", 3 0, L_0x562b8d200ae0;  1 drivers
S_0x562b8c1f6760 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c1cddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c1ebb40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e04c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d202560 .functor BUFZ 1, L_0x7f38f70e04c8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2025d0 .functor BUFZ 1, L_0x562b8d202160, C4<0>, C4<0>, C4<0>;
v0x562b8c81b490_0 .net "S", 3 0, L_0x562b8d2024c0;  alias, 1 drivers
v0x562b8c819e10_0 .net "a", 3 0, L_0x562b8d200ae0;  alias, 1 drivers
L_0x7f38f70e0480 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c818ec0_0 .net "b", 3 0, L_0x7f38f70e0480;  1 drivers
v0x562b8c818540 .array "carry", 0 4;
v0x562b8c818540_0 .net v0x562b8c818540 0, 0 0, L_0x562b8d202560; 1 drivers
v0x562b8c818540_1 .net v0x562b8c818540 1, 0 0, L_0x562b8d200fc0; 1 drivers
v0x562b8c818540_2 .net v0x562b8c818540 2, 0 0, L_0x562b8d201570; 1 drivers
v0x562b8c818540_3 .net v0x562b8c818540 3, 0 0, L_0x562b8d201bb0; 1 drivers
v0x562b8c818540_4 .net v0x562b8c818540 4, 0 0, L_0x562b8d202160; 1 drivers
v0x562b8c817df0_0 .net "cin", 0 0, L_0x7f38f70e04c8;  1 drivers
v0x562b8c817590_0 .net "cout", 0 0, L_0x562b8d2025d0;  alias, 1 drivers
L_0x562b8d2010c0 .part L_0x562b8d200ae0, 0, 1;
L_0x562b8d2011f0 .part L_0x7f38f70e0480, 0, 1;
L_0x562b8d201670 .part L_0x562b8d200ae0, 1, 1;
L_0x562b8d201830 .part L_0x7f38f70e0480, 1, 1;
L_0x562b8d201cb0 .part L_0x562b8d200ae0, 2, 1;
L_0x562b8d201de0 .part L_0x7f38f70e0480, 2, 1;
L_0x562b8d2021d0 .part L_0x562b8d200ae0, 3, 1;
L_0x562b8d202300 .part L_0x7f38f70e0480, 3, 1;
L_0x562b8d2024c0 .concat8 [ 1 1 1 1], L_0x562b8d200e30, L_0x562b8d201400, L_0x562b8d201a40, L_0x562b8d201ff0;
S_0x562b8c1f3f30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c1f6760;
 .timescale 0 0;
P_0x562b8c1e45c0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c1f1800 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1f3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d200fc0 .functor OR 1, L_0x562b8d200d50, L_0x562b8c7de690, C4<0>, C4<0>;
v0x562b8ca77f40_0 .net "S", 0 0, L_0x562b8d200e30;  1 drivers
v0x562b8ca78000_0 .net "a", 0 0, L_0x562b8d2010c0;  1 drivers
v0x562b8ca775c0_0 .net "b", 0 0, L_0x562b8d2011f0;  1 drivers
v0x562b8ca75810_0 .net "cin", 0 0, L_0x562b8d202560;  alias, 1 drivers
v0x562b8ca74e90_0 .net "cout", 0 0, L_0x562b8d200fc0;  alias, 1 drivers
v0x562b8ca730e0_0 .net "cout1", 0 0, L_0x562b8d200d50;  1 drivers
v0x562b8ca73180_0 .net "cout2", 0 0, L_0x562b8c7de690;  1 drivers
v0x562b8ca72760_0 .net "s1", 0 0, L_0x562b8d200c50;  1 drivers
S_0x562b8c1ef0d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1f1800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d200c50 .functor XOR 1, L_0x562b8d2010c0, L_0x562b8d2011f0, C4<0>, C4<0>;
L_0x562b8d200d50 .functor AND 1, L_0x562b8d2010c0, L_0x562b8d2011f0, C4<1>, C4<1>;
v0x562b8c8a8d20_0 .net "S", 0 0, L_0x562b8d200c50;  alias, 1 drivers
v0x562b8c8a8dc0_0 .net "a", 0 0, L_0x562b8d2010c0;  alias, 1 drivers
v0x562b8c8a8440_0 .net "b", 0 0, L_0x562b8d2011f0;  alias, 1 drivers
v0x562b8ca6f420_0 .net "cout", 0 0, L_0x562b8d200d50;  alias, 1 drivers
S_0x562b8c1ec9a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1f1800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d200e30 .functor XOR 1, L_0x562b8d202560, L_0x562b8d200c50, C4<0>, C4<0>;
L_0x562b8c7de690 .functor AND 1, L_0x562b8d202560, L_0x562b8d200c50, C4<1>, C4<1>;
v0x562b8ca7a690_0 .net "S", 0 0, L_0x562b8d200e30;  alias, 1 drivers
v0x562b8ca7a730_0 .net "a", 0 0, L_0x562b8d202560;  alias, 1 drivers
v0x562b8ca6f7b0_0 .net "b", 0 0, L_0x562b8d200c50;  alias, 1 drivers
v0x562b8ca79f60_0 .net "cout", 0 0, L_0x562b8c7de690;  alias, 1 drivers
S_0x562b8c1ea270 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c1f6760;
 .timescale 0 0;
P_0x562b8ca776c0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c1e7b40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1ea270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d201570 .functor OR 1, L_0x562b8d201390, L_0x562b8d201500, C4<0>, C4<0>;
v0x562b8ca6c760_0 .net "S", 0 0, L_0x562b8d201400;  1 drivers
v0x562b8ca6c010_0 .net "a", 0 0, L_0x562b8d201670;  1 drivers
v0x562b8ca6b7b0_0 .net "b", 0 0, L_0x562b8d201830;  1 drivers
v0x562b8ca6a860_0 .net "cin", 0 0, L_0x562b8d200fc0;  alias, 1 drivers
v0x562b8ca69ee0_0 .net "cout", 0 0, L_0x562b8d201570;  alias, 1 drivers
v0x562b8ca69790_0 .net "cout1", 0 0, L_0x562b8d201390;  1 drivers
v0x562b8ca69830_0 .net "cout2", 0 0, L_0x562b8d201500;  1 drivers
v0x562b8ca68f30_0 .net "s1", 0 0, L_0x562b8d201320;  1 drivers
S_0x562b8c1e5410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1e7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d201320 .functor XOR 1, L_0x562b8d201670, L_0x562b8d201830, C4<0>, C4<0>;
L_0x562b8d201390 .functor AND 1, L_0x562b8d201670, L_0x562b8d201830, C4<1>, C4<1>;
v0x562b8ca71870_0 .net "S", 0 0, L_0x562b8d201320;  alias, 1 drivers
v0x562b8ca71930_0 .net "a", 0 0, L_0x562b8d201670;  alias, 1 drivers
v0x562b8ca714c0_0 .net "b", 0 0, L_0x562b8d201830;  alias, 1 drivers
v0x562b8ca708f0_0 .net "cout", 0 0, L_0x562b8d201390;  alias, 1 drivers
S_0x562b8c1b6490 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1e7b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d201400 .functor XOR 1, L_0x562b8d200fc0, L_0x562b8d201320, C4<0>, C4<0>;
L_0x562b8d201500 .functor AND 1, L_0x562b8d200fc0, L_0x562b8d201320, C4<1>, C4<1>;
v0x562b8ca700b0_0 .net "S", 0 0, L_0x562b8d201400;  alias, 1 drivers
v0x562b8ca70170_0 .net "a", 0 0, L_0x562b8d200fc0;  alias, 1 drivers
v0x562b8ca6fcb0_0 .net "b", 0 0, L_0x562b8d201320;  alias, 1 drivers
v0x562b8ca6d0e0_0 .net "cout", 0 0, L_0x562b8d201500;  alias, 1 drivers
S_0x562b8c1b3cc0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c1f6760;
 .timescale 0 0;
P_0x562b8ca6b8b0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c1b1590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1b3cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d201bb0 .functor OR 1, L_0x562b8d2019d0, L_0x562b8d201b40, C4<0>, C4<0>;
v0x562b8ca64d20_0 .net "S", 0 0, L_0x562b8d201a40;  1 drivers
v0x562b8c82f290_0 .net "a", 0 0, L_0x562b8d201cb0;  1 drivers
v0x562b8c82d2f0_0 .net "b", 0 0, L_0x562b8d201de0;  1 drivers
v0x562b8c82c970_0 .net "cin", 0 0, L_0x562b8d201570;  alias, 1 drivers
v0x562b8c82abc0_0 .net "cout", 0 0, L_0x562b8d201bb0;  alias, 1 drivers
v0x562b8c82a240_0 .net "cout1", 0 0, L_0x562b8d2019d0;  1 drivers
v0x562b8c82a2e0_0 .net "cout2", 0 0, L_0x562b8d201b40;  1 drivers
v0x562b8c828490_0 .net "s1", 0 0, L_0x562b8d201960;  1 drivers
S_0x562b8c1aee60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1b1590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d201960 .functor XOR 1, L_0x562b8d201cb0, L_0x562b8d201de0, C4<0>, C4<0>;
L_0x562b8d2019d0 .functor AND 1, L_0x562b8d201cb0, L_0x562b8d201de0, C4<1>, C4<1>;
v0x562b8ca67fe0_0 .net "S", 0 0, L_0x562b8d201960;  alias, 1 drivers
v0x562b8ca680a0_0 .net "a", 0 0, L_0x562b8d201cb0;  alias, 1 drivers
v0x562b8ca67660_0 .net "b", 0 0, L_0x562b8d201de0;  alias, 1 drivers
v0x562b8ca66f10_0 .net "cout", 0 0, L_0x562b8d2019d0;  alias, 1 drivers
S_0x562b8c1e23e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1b1590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d201a40 .functor XOR 1, L_0x562b8d201570, L_0x562b8d201960, C4<0>, C4<0>;
L_0x562b8d201b40 .functor AND 1, L_0x562b8d201570, L_0x562b8d201960, C4<1>, C4<1>;
v0x562b8ca66620_0 .net "S", 0 0, L_0x562b8d201a40;  alias, 1 drivers
v0x562b8ca666e0_0 .net "a", 0 0, L_0x562b8d201570;  alias, 1 drivers
v0x562b8ca66270_0 .net "b", 0 0, L_0x562b8d201960;  alias, 1 drivers
v0x562b8ca656a0_0 .net "cout", 0 0, L_0x562b8d201b40;  alias, 1 drivers
S_0x562b8c1dfbb0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c1f6760;
 .timescale 0 0;
P_0x562b8c82d3f0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c1dd480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1dfbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d202160 .functor OR 1, L_0x562b8d201f80, L_0x562b8d2020f0, C4<0>, C4<0>;
v0x562b8c820580_0 .net "S", 0 0, L_0x562b8d201ff0;  1 drivers
v0x562b8c81e7d0_0 .net "a", 0 0, L_0x562b8d2021d0;  1 drivers
v0x562b8c81de50_0 .net "b", 0 0, L_0x562b8d202300;  1 drivers
v0x562b8c81cf60_0 .net "cin", 0 0, L_0x562b8d201bb0;  alias, 1 drivers
v0x562b8c81cbb0_0 .net "cout", 0 0, L_0x562b8d202160;  alias, 1 drivers
v0x562b8c81c080_0 .net "cout1", 0 0, L_0x562b8d201f80;  1 drivers
v0x562b8c81c120_0 .net "cout2", 0 0, L_0x562b8d2020f0;  1 drivers
v0x562b8c81b840_0 .net "s1", 0 0, L_0x562b8d201f10;  1 drivers
S_0x562b8c1dad50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1dd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d201f10 .functor XOR 1, L_0x562b8d2021d0, L_0x562b8d202300, C4<0>, C4<0>;
L_0x562b8d201f80 .functor AND 1, L_0x562b8d2021d0, L_0x562b8d202300, C4<1>, C4<1>;
v0x562b8c827b10_0 .net "S", 0 0, L_0x562b8d201f10;  alias, 1 drivers
v0x562b8c827bb0_0 .net "a", 0 0, L_0x562b8d2021d0;  alias, 1 drivers
v0x562b8c825d60_0 .net "b", 0 0, L_0x562b8d202300;  alias, 1 drivers
v0x562b8c8253e0_0 .net "cout", 0 0, L_0x562b8d201f80;  alias, 1 drivers
S_0x562b8c1d8620 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1dd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d201ff0 .functor XOR 1, L_0x562b8d201bb0, L_0x562b8d201f10, C4<0>, C4<0>;
L_0x562b8d2020f0 .functor AND 1, L_0x562b8d201bb0, L_0x562b8d201f10, C4<1>, C4<1>;
v0x562b8c823630_0 .net "S", 0 0, L_0x562b8d201ff0;  alias, 1 drivers
v0x562b8c8236d0_0 .net "a", 0 0, L_0x562b8d201bb0;  alias, 1 drivers
v0x562b8c822cb0_0 .net "b", 0 0, L_0x562b8d201f10;  alias, 1 drivers
v0x562b8c820f00_0 .net "cout", 0 0, L_0x562b8d2020f0;  alias, 1 drivers
S_0x562b8c1d5ef0 .scope module, "ins11" "karatsuba_4" 3 124, 3 98 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x562b8d1c16a0 .functor XOR 1, L_0x562b8d1b2bb0, L_0x562b8d1b5b70, C4<0>, C4<0>;
L_0x562b8d1c4d10 .functor AND 1, L_0x562b8d1cc890, L_0x562b8d1cc980, C4<1>, C4<1>;
v0x562b8c316320_0 .net "X", 3 0, L_0x562b8d1ccc50;  1 drivers
v0x562b8c262a40_0 .net "Y", 3 0, L_0x562b8d1cccf0;  1 drivers
v0x562b8c315220_0 .net "Z", 7 0, L_0x562b8d1ccb10;  alias, 1 drivers
v0x562b8c30a5b0_0 .net *"_ivl_20", 0 0, L_0x562b8d1c16a0;  1 drivers
L_0x7f38f70def20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c2627a0_0 .net/2u *"_ivl_26", 3 0, L_0x7f38f70def20;  1 drivers
L_0x7f38f70def68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c33edb0_0 .net/2u *"_ivl_30", 1 0, L_0x7f38f70def68;  1 drivers
L_0x7f38f70defb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c33cd70_0 .net/2u *"_ivl_32", 1 0, L_0x7f38f70defb0;  1 drivers
L_0x7f38f70deff8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c33c3f0_0 .net/2u *"_ivl_36", 3 0, L_0x7f38f70deff8;  1 drivers
L_0x7f38f70df088 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8c33a640_0 .net/2u *"_ivl_42", 3 0, L_0x7f38f70df088;  1 drivers
v0x562b8c339cc0_0 .net *"_ivl_44", 0 0, L_0x562b8d1cc890;  1 drivers
L_0x7f38f70df0d0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8c339d80_0 .net/2u *"_ivl_46", 3 0, L_0x7f38f70df0d0;  1 drivers
v0x562b8c337f10_0 .net *"_ivl_48", 0 0, L_0x562b8d1cc980;  1 drivers
v0x562b8c337fb0_0 .net *"_ivl_51", 0 0, L_0x562b8d1c4d10;  1 drivers
L_0x7f38f70df118 .functor BUFT 1, C4<11100001>, C4<0>, C4<0>, C4<0>;
v0x562b8c337590_0 .net/2u *"_ivl_52", 7 0, L_0x7f38f70df118;  1 drivers
v0x562b8c3357e0_0 .net "a", 1 0, L_0x562b8d1b2700;  1 drivers
v0x562b8c3358a0_0 .net "a_abs", 1 0, L_0x562b8c5908a0;  1 drivers
v0x562b8c334e60_0 .net "b", 1 0, L_0x562b8d1b5820;  1 drivers
v0x562b8c334f00_0 .net "b_abs", 1 0, L_0x562b8d1b6a50;  1 drivers
v0x562b8c332730_0 .net "c1", 0 0, L_0x562b8d1c2f80;  1 drivers
v0x562b8c330980_0 .net "c2", 0 0, L_0x562b8d1c48e0;  1 drivers
v0x562b8c330a20_0 .net "c3", 0 0, L_0x562b8d1c8a40;  1 drivers
v0x562b8c330000_0 .net "c4", 0 0, L_0x562b8d1cc800;  1 drivers
v0x562b8c3300a0_0 .net "neg_a", 0 0, L_0x562b8d1b2bb0;  1 drivers
v0x562b8c32e250_0 .net "neg_b", 0 0, L_0x562b8d1b5b70;  1 drivers
v0x562b8c32e2f0_0 .net "temp", 7 0, L_0x562b8d1c8910;  1 drivers
v0x562b8c32d8d0_0 .net "term1", 7 0, L_0x562b8d1c4950;  1 drivers
v0x562b8c32d970_0 .net "term2", 7 0, L_0x562b8d1c4a40;  1 drivers
v0x562b8c32c9e0_0 .net "term3", 7 0, L_0x562b8d1c4bd0;  1 drivers
v0x562b8c32ca80_0 .net "z0", 3 0, L_0x562b8d1b1290;  1 drivers
v0x562b8c32c630_0 .net "z1", 3 0, L_0x562b8d1c4740;  1 drivers
v0x562b8c32c6d0_0 .net "z1_1", 3 0, L_0x562b8d1c1710;  1 drivers
v0x562b8c32bc40_0 .net "z1_2", 3 0, L_0x562b8d1c2e70;  1 drivers
v0x562b8c32b400_0 .net "z1_3", 3 0, L_0x562b8d1bfa30;  1 drivers
v0x562b8c32b4a0_0 .net "z1_4", 3 0, L_0x562b8d1c1520;  1 drivers
v0x562b8c32b000_0 .net "z2", 3 0, L_0x562b8d1a6b30;  1 drivers
v0x562b8c32b0a0_0 .net "z_og", 7 0, L_0x562b8d1cc620;  1 drivers
L_0x562b8d1a6dd0 .part L_0x562b8d1ccc50, 2, 2;
L_0x562b8d1a6e70 .part L_0x562b8d1cccf0, 2, 2;
L_0x562b8d1b1590 .part L_0x562b8d1ccc50, 0, 2;
L_0x562b8d1b1630 .part L_0x562b8d1cccf0, 0, 2;
L_0x562b8d1349b0 .part L_0x562b8d1ccc50, 0, 2;
L_0x562b8d134a50 .part L_0x562b8d1ccc50, 2, 2;
L_0x562b8d1b6b80 .part L_0x562b8d1cccf0, 2, 2;
L_0x562b8d1b6c20 .part L_0x562b8d1cccf0, 0, 2;
L_0x562b8d1c1710 .functor MUXZ 4, L_0x562b8d1bfa30, L_0x562b8d1c1520, L_0x562b8d1c16a0, C4<>;
L_0x562b8d1c4950 .concat [ 4 4 0 0], L_0x562b8d1b1290, L_0x7f38f70def20;
L_0x562b8d1c4a40 .concat [ 2 4 2 0], L_0x7f38f70defb0, L_0x562b8d1c4740, L_0x7f38f70def68;
L_0x562b8d1c4bd0 .concat [ 4 4 0 0], L_0x7f38f70deff8, L_0x562b8d1a6b30;
L_0x562b8d1cc890 .cmp/eq 4, L_0x562b8d1ccc50, L_0x7f38f70df088;
L_0x562b8d1cc980 .cmp/eq 4, L_0x562b8d1cccf0, L_0x7f38f70df0d0;
L_0x562b8d1ccb10 .functor MUXZ 8, L_0x562b8d1cc620, L_0x7f38f70df118, L_0x562b8d1c4d10, C4<>;
S_0x562b8c1d37c0 .scope module, "ins1" "subtractor_Nbit" 3 106, 3 35 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c1aaab0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d1b27a0 .functor NOT 2, L_0x562b8d134a50, C4<00>, C4<00>, C4<00>;
L_0x7f38f70de860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b29c0 .functor BUFZ 1, L_0x7f38f70de860, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b2bb0 .functor NOT 1, L_0x562b8d1b2a80, C4<0>, C4<0>, C4<0>;
v0x562b8c7b31c0_0 .net "D", 1 0, L_0x562b8d1b2700;  alias, 1 drivers
v0x562b8c7b2e60_0 .net *"_ivl_21", 0 0, L_0x562b8d1b29c0;  1 drivers
v0x562b8c7b2f20_0 .net "a", 1 0, L_0x562b8d1349b0;  1 drivers
v0x562b8c760ad0_0 .net "abs_D", 1 0, L_0x562b8c5908a0;  alias, 1 drivers
v0x562b8c760b90_0 .net "b", 1 0, L_0x562b8d134a50;  1 drivers
v0x562b8c760430_0 .net "b_comp", 1 0, L_0x562b8d1b27a0;  1 drivers
v0x562b8c75e3f0_0 .net "carry", 2 0, L_0x562b8d1b2830;  1 drivers
v0x562b8c75da70_0 .net "cin", 0 0, L_0x7f38f70de860;  1 drivers
v0x562b8c75db30_0 .net "is_pos", 0 0, L_0x562b8d1b2a80;  1 drivers
v0x562b8c75bcc0_0 .net "negative", 0 0, L_0x562b8d1b2bb0;  alias, 1 drivers
v0x562b8c75bd60_0 .net "twos", 1 0, L_0x562b8d1b3d10;  1 drivers
L_0x562b8d1b1be0 .part L_0x562b8d1349b0, 0, 1;
L_0x562b8d1b1d10 .part L_0x562b8d1b27a0, 0, 1;
L_0x562b8d1b1e40 .part L_0x562b8d1b2830, 0, 1;
L_0x562b8d1b2370 .part L_0x562b8d1349b0, 1, 1;
L_0x562b8d1b24a0 .part L_0x562b8d1b27a0, 1, 1;
L_0x562b8d1b25d0 .part L_0x562b8d1b2830, 1, 1;
L_0x562b8d1b2700 .concat8 [ 1 1 0 0], L_0x562b8d1b18e0, L_0x562b8d1b2070;
L_0x562b8d1b2830 .concat8 [ 1 1 1 0], L_0x562b8d1b29c0, L_0x562b8d1b1b50, L_0x562b8d1b22e0;
L_0x562b8d1b2a80 .part L_0x562b8d1b2830, 2, 1;
L_0x562b8c5908a0 .functor MUXZ 2, L_0x562b8d1b3d10, L_0x562b8d1b2700, L_0x562b8d1b2a80, C4<>;
S_0x562b8c1d1090 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c1d37c0;
 .timescale 0 0;
P_0x562b8c1a3490 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c1cc530 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c1d1090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b1b50 .functor OR 1, L_0x562b8d1b1800, L_0x562b8d1b1ac0, C4<0>, C4<0>;
v0x562b8c80c440_0 .net "S", 0 0, L_0x562b8d1b18e0;  1 drivers
v0x562b8c80c500_0 .net "a", 0 0, L_0x562b8d1b1be0;  1 drivers
v0x562b8c80bac0_0 .net "b", 0 0, L_0x562b8d1b1d10;  1 drivers
v0x562b8c80b370_0 .net "cin", 0 0, L_0x562b8d1b1e40;  1 drivers
v0x562b8c80ab10_0 .net "cout", 0 0, L_0x562b8d1b1b50;  1 drivers
v0x562b8c80abb0_0 .net "cout1", 0 0, L_0x562b8d1b1800;  1 drivers
v0x562b8c809bc0_0 .net "cout2", 0 0, L_0x562b8d1b1ac0;  1 drivers
v0x562b8c809240_0 .net "s1", 0 0, L_0x562b8d1b16d0;  1 drivers
S_0x562b8c1c9d60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1cc530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b16d0 .functor XOR 1, L_0x562b8d1b1be0, L_0x562b8d1b1d10, C4<0>, C4<0>;
L_0x562b8d1b1800 .functor AND 1, L_0x562b8d1b1be0, L_0x562b8d1b1d10, C4<1>, C4<1>;
v0x562b8c810510_0 .net "S", 0 0, L_0x562b8d1b16d0;  alias, 1 drivers
v0x562b8c80fc10_0 .net "a", 0 0, L_0x562b8d1b1be0;  alias, 1 drivers
v0x562b8c80fcb0_0 .net "b", 0 0, L_0x562b8d1b1d10;  alias, 1 drivers
v0x562b8c80ecc0_0 .net "cout", 0 0, L_0x562b8d1b1800;  alias, 1 drivers
S_0x562b8c1c7630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1cc530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b18e0 .functor XOR 1, L_0x562b8d1b1e40, L_0x562b8d1b16d0, C4<0>, C4<0>;
L_0x562b8d1b1ac0 .functor AND 1, L_0x562b8d1b1e40, L_0x562b8d1b16d0, C4<1>, C4<1>;
v0x562b8c80e340_0 .net "S", 0 0, L_0x562b8d1b18e0;  alias, 1 drivers
v0x562b8c80e400_0 .net "a", 0 0, L_0x562b8d1b1e40;  alias, 1 drivers
v0x562b8c80dbf0_0 .net "b", 0 0, L_0x562b8d1b16d0;  alias, 1 drivers
v0x562b8c80d390_0 .net "cout", 0 0, L_0x562b8d1b1ac0;  alias, 1 drivers
S_0x562b8c1c4f00 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c1d37c0;
 .timescale 0 0;
P_0x562b8c80bbc0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8c1c1b30 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c1c4f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b22e0 .functor OR 1, L_0x562b8d1b1fe0, L_0x562b8d1b2250, C4<0>, C4<0>;
v0x562b8c6045b0_0 .net "S", 0 0, L_0x562b8d1b2070;  1 drivers
v0x562b8c7b2ba0_0 .net "a", 0 0, L_0x562b8d1b2370;  1 drivers
v0x562b8c78ae00_0 .net "b", 0 0, L_0x562b8d1b24a0;  1 drivers
v0x562b8c4ea650_0 .net "cin", 0 0, L_0x562b8d1b25d0;  1 drivers
v0x562b8c789ce0_0 .net "cout", 0 0, L_0x562b8d1b22e0;  1 drivers
v0x562b8c789d80_0 .net "cout1", 0 0, L_0x562b8d1b1fe0;  1 drivers
v0x562b8c775770_0 .net "cout2", 0 0, L_0x562b8d1b2250;  1 drivers
v0x562b8c4ea3b0_0 .net "s1", 0 0, L_0x562b8d1b1f70;  1 drivers
S_0x562b8c1bf360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1c1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b1f70 .functor XOR 1, L_0x562b8d1b2370, L_0x562b8d1b24a0, C4<0>, C4<0>;
L_0x562b8d1b1fe0 .functor AND 1, L_0x562b8d1b2370, L_0x562b8d1b24a0, C4<1>, C4<1>;
v0x562b8c808af0_0 .net "S", 0 0, L_0x562b8d1b1f70;  alias, 1 drivers
v0x562b8c808bb0_0 .net "a", 0 0, L_0x562b8d1b2370;  alias, 1 drivers
v0x562b8c808200_0 .net "b", 0 0, L_0x562b8d1b24a0;  alias, 1 drivers
v0x562b8c807e50_0 .net "cout", 0 0, L_0x562b8d1b1fe0;  alias, 1 drivers
S_0x562b8c1bcc30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1c1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b2070 .functor XOR 1, L_0x562b8d1b25d0, L_0x562b8d1b1f70, C4<0>, C4<0>;
L_0x562b8d1b2250 .functor AND 1, L_0x562b8d1b25d0, L_0x562b8d1b1f70, C4<1>, C4<1>;
v0x562b8c807280_0 .net "S", 0 0, L_0x562b8d1b2070;  alias, 1 drivers
v0x562b8c807340_0 .net "a", 0 0, L_0x562b8d1b25d0;  alias, 1 drivers
v0x562b8c806900_0 .net "b", 0 0, L_0x562b8d1b1f70;  alias, 1 drivers
v0x562b8c806460_0 .net "cout", 0 0, L_0x562b8d1b2250;  alias, 1 drivers
S_0x562b8c1ba500 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c1d37c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c78af00 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1b2c70 .functor NOT 2, L_0x562b8d1b2700, C4<00>, C4<00>, C4<00>;
v0x562b8c7b4610_0 .net "cout", 0 0, L_0x562b8d1b3e40;  1 drivers
v0x562b8c7b4260_0 .net "i", 1 0, L_0x562b8d1b2700;  alias, 1 drivers
v0x562b8c7b4320_0 .net "o", 1 0, L_0x562b8d1b3d10;  alias, 1 drivers
v0x562b8c7b38c0_0 .net "temp2", 1 0, L_0x562b8d1b2c70;  1 drivers
S_0x562b8c196600 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c1ba500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c181fe0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70de818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b3db0 .functor BUFZ 1, L_0x7f38f70de818, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b3e40 .functor BUFZ 1, L_0x562b8d1b3920, C4<0>, C4<0>, C4<0>;
v0x562b8c7ba3f0_0 .net "S", 1 0, L_0x562b8d1b3d10;  alias, 1 drivers
v0x562b8c7b8640_0 .net "a", 1 0, L_0x562b8d1b2c70;  alias, 1 drivers
L_0x7f38f70de7d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c7b7cc0_0 .net "b", 1 0, L_0x7f38f70de7d0;  1 drivers
v0x562b8c7b5f10 .array "carry", 0 2;
v0x562b8c7b5f10_0 .net v0x562b8c7b5f10 0, 0 0, L_0x562b8d1b3db0; 1 drivers
v0x562b8c7b5f10_1 .net v0x562b8c7b5f10 1, 0 0, L_0x562b8d1b3270; 1 drivers
v0x562b8c7b5f10_2 .net v0x562b8c7b5f10 2, 0 0, L_0x562b8d1b3920; 1 drivers
v0x562b8c7b5590_0 .net "cin", 0 0, L_0x7f38f70de818;  1 drivers
v0x562b8c7b5630_0 .net "cout", 0 0, L_0x562b8d1b3e40;  alias, 1 drivers
L_0x562b8d1b33b0 .part L_0x562b8d1b2c70, 0, 1;
L_0x562b8d1b3500 .part L_0x7f38f70de7d0, 0, 1;
L_0x562b8d1b3a20 .part L_0x562b8d1b2c70, 1, 1;
L_0x562b8d1b3be0 .part L_0x7f38f70de7d0, 1, 1;
L_0x562b8d1b3d10 .concat8 [ 1 1 0 0], L_0x562b8d1b2fc0, L_0x562b8d1b3750;
S_0x562b8c1ab9b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c196600;
 .timescale 0 0;
P_0x562b8c168b20 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c1a91e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1ab9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b3270 .functor OR 1, L_0x562b8d1b2ee0, L_0x562b8d1b3150, C4<0>, C4<0>;
v0x562b8c7d0e20_0 .net "S", 0 0, L_0x562b8d1b2fc0;  1 drivers
v0x562b8c7d0ee0_0 .net "a", 0 0, L_0x562b8d1b33b0;  1 drivers
v0x562b8c7d04a0_0 .net "b", 0 0, L_0x562b8d1b3500;  1 drivers
v0x562b8c7ce6f0_0 .net "cin", 0 0, L_0x562b8d1b3db0;  alias, 1 drivers
v0x562b8c7cdd70_0 .net "cout", 0 0, L_0x562b8d1b3270;  alias, 1 drivers
v0x562b8c7cbfc0_0 .net "cout1", 0 0, L_0x562b8d1b2ee0;  1 drivers
v0x562b8c7cc060_0 .net "cout2", 0 0, L_0x562b8d1b3150;  1 drivers
v0x562b8c7cb640_0 .net "s1", 0 0, L_0x562b8d1b2de0;  1 drivers
S_0x562b8c1a6ab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1a91e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b2de0 .functor XOR 1, L_0x562b8d1b33b0, L_0x562b8d1b3500, C4<0>, C4<0>;
L_0x562b8d1b2ee0 .functor AND 1, L_0x562b8d1b33b0, L_0x562b8d1b3500, C4<1>, C4<1>;
v0x562b8c7d83b0_0 .net "S", 0 0, L_0x562b8d1b2de0;  alias, 1 drivers
v0x562b8c7d8450_0 .net "a", 0 0, L_0x562b8d1b33b0;  alias, 1 drivers
v0x562b8c7d7a30_0 .net "b", 0 0, L_0x562b8d1b3500;  alias, 1 drivers
v0x562b8c7d5c80_0 .net "cout", 0 0, L_0x562b8d1b2ee0;  alias, 1 drivers
S_0x562b8c1a4380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1a91e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b2fc0 .functor XOR 1, L_0x562b8d1b3db0, L_0x562b8d1b2de0, C4<0>, C4<0>;
L_0x562b8d1b3150 .functor AND 1, L_0x562b8d1b3db0, L_0x562b8d1b2de0, C4<1>, C4<1>;
v0x562b8c7d5300_0 .net "S", 0 0, L_0x562b8d1b2fc0;  alias, 1 drivers
v0x562b8c7d53a0_0 .net "a", 0 0, L_0x562b8d1b3db0;  alias, 1 drivers
v0x562b8c7d3550_0 .net "b", 0 0, L_0x562b8d1b2de0;  alias, 1 drivers
v0x562b8c7d2bd0_0 .net "cout", 0 0, L_0x562b8d1b3150;  alias, 1 drivers
S_0x562b8c188520 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c196600;
 .timescale 0 0;
P_0x562b8c7d05a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c185d90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c188520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b3920 .functor OR 1, L_0x562b8d1b36c0, L_0x562b8d1b3890, C4<0>, C4<0>;
v0x562b8c7c2300_0 .net "S", 0 0, L_0x562b8d1b3750;  1 drivers
v0x562b8c7c1980_0 .net "a", 0 0, L_0x562b8d1b3a20;  1 drivers
v0x562b8c7bfbd0_0 .net "b", 0 0, L_0x562b8d1b3be0;  1 drivers
v0x562b8c7bf250_0 .net "cin", 0 0, L_0x562b8d1b3270;  alias, 1 drivers
v0x562b8c7bd4a0_0 .net "cout", 0 0, L_0x562b8d1b3920;  alias, 1 drivers
v0x562b8c7bcb20_0 .net "cout1", 0 0, L_0x562b8d1b36c0;  1 drivers
v0x562b8c7bcbc0_0 .net "cout2", 0 0, L_0x562b8d1b3890;  1 drivers
v0x562b8c7bad70_0 .net "s1", 0 0, L_0x562b8d1b3630;  1 drivers
S_0x562b8c1a0fb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c185d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b3630 .functor XOR 1, L_0x562b8d1b3a20, L_0x562b8d1b3be0, C4<0>, C4<0>;
L_0x562b8d1b36c0 .functor AND 1, L_0x562b8d1b3a20, L_0x562b8d1b3be0, C4<1>, C4<1>;
v0x562b8c7c9890_0 .net "S", 0 0, L_0x562b8d1b3630;  alias, 1 drivers
v0x562b8c7c9950_0 .net "a", 0 0, L_0x562b8d1b3a20;  alias, 1 drivers
v0x562b8c7c8f10_0 .net "b", 0 0, L_0x562b8d1b3be0;  alias, 1 drivers
v0x562b8c7c7160_0 .net "cout", 0 0, L_0x562b8d1b36c0;  alias, 1 drivers
S_0x562b8c19e7e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c185d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b3750 .functor XOR 1, L_0x562b8d1b3270, L_0x562b8d1b3630, C4<0>, C4<0>;
L_0x562b8d1b3890 .functor AND 1, L_0x562b8d1b3270, L_0x562b8d1b3630, C4<1>, C4<1>;
v0x562b8c7c67e0_0 .net "S", 0 0, L_0x562b8d1b3750;  alias, 1 drivers
v0x562b8c7c68a0_0 .net "a", 0 0, L_0x562b8d1b3270;  alias, 1 drivers
v0x562b8c7c4a30_0 .net "b", 0 0, L_0x562b8d1b3630;  alias, 1 drivers
v0x562b8c7c40b0_0 .net "cout", 0 0, L_0x562b8d1b3890;  alias, 1 drivers
S_0x562b8c19c0b0 .scope module, "ins11" "karatsuba_2" 3 104, 3 73 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d1a18d0 .functor XOR 1, L_0x562b8d19efc0, L_0x562b8d19ff90, C4<0>, C4<0>;
v0x562b8c69efd0_0 .net "X", 1 0, L_0x562b8d1a6dd0;  1 drivers
v0x562b8c686650_0 .net "Y", 1 0, L_0x562b8d1a6e70;  1 drivers
v0x562b8c685f20_0 .net "Z", 3 0, L_0x562b8d1a6b30;  alias, 1 drivers
v0x562b8c683e10_0 .net *"_ivl_20", 0 0, L_0x562b8d1a18d0;  1 drivers
L_0x7f38f70de1a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c683ed0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70de1a0;  1 drivers
L_0x7f38f70de1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c683490_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70de1e8;  1 drivers
L_0x7f38f70de230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c6825a0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70de230;  1 drivers
L_0x7f38f70de278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c6821f0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70de278;  1 drivers
v0x562b8c681620_0 .net "a", 0 0, L_0x562b8d19ea90;  1 drivers
v0x562b8c6816c0_0 .net "a_abs", 0 0, L_0x562b8d19f5f0;  1 drivers
v0x562b8c680ca0_0 .net "b", 0 0, L_0x562b8d19fa60;  1 drivers
v0x562b8c680d40_0 .net "b_abs", 0 0, L_0x562b8d1a05c0;  1 drivers
v0x562b8c680800_0 .net "c1", 0 0, L_0x562b8d1a2800;  1 drivers
v0x562b8c69c860_0 .net "c2", 0 0, L_0x562b8d1a3690;  1 drivers
v0x562b8c69c900_0 .net "c3", 0 0, L_0x562b8d1a5240;  1 drivers
v0x562b8c69bee0_0 .net "c4", 0 0, L_0x562b8d1a6d60;  1 drivers
v0x562b8c69bf80_0 .net "neg_a", 0 0, L_0x562b8d19efc0;  1 drivers
v0x562b8c69a130_0 .net "neg_b", 0 0, L_0x562b8d19ff90;  1 drivers
v0x562b8c69a1d0_0 .net "temp", 3 0, L_0x562b8d1a5130;  1 drivers
v0x562b8c6997b0_0 .net "term1", 3 0, L_0x562b8d1a3700;  1 drivers
v0x562b8c699850_0 .net "term2", 3 0, L_0x562b8d1a37a0;  1 drivers
v0x562b8c697a00_0 .net "term3", 3 0, L_0x562b8d1a3840;  1 drivers
v0x562b8c697080_0 .net "z0", 1 0, L_0x562b8d19e6b0;  1 drivers
v0x562b8c696190_0 .net "z1", 1 0, L_0x562b8d1a34f0;  1 drivers
v0x562b8c696230_0 .net "z1_1", 1 0, L_0x562b8d1a1940;  1 drivers
v0x562b8c695de0_0 .net "z1_2", 1 0, L_0x562b8d1a26f0;  1 drivers
v0x562b8c695210_0 .net "z1_3", 1 0, L_0x562b8d1a09c0;  1 drivers
v0x562b8c694890_0 .net "z1_4", 1 0, L_0x562b8d1a1750;  1 drivers
v0x562b8c6943f0_0 .net "z2", 1 0, L_0x562b8d19e460;  1 drivers
L_0x562b8d19e500 .part L_0x562b8d1a6dd0, 1, 1;
L_0x562b8d19e5a0 .part L_0x562b8d1a6e70, 1, 1;
L_0x562b8d19e750 .part L_0x562b8d1a6dd0, 0, 1;
L_0x562b8d19e7f0 .part L_0x562b8d1a6e70, 0, 1;
L_0x562b8d19f690 .part L_0x562b8d1a6dd0, 0, 1;
L_0x562b8d19f730 .part L_0x562b8d1a6dd0, 1, 1;
L_0x562b8d1a0660 .part L_0x562b8d1a6e70, 1, 1;
L_0x562b8d1a0700 .part L_0x562b8d1a6e70, 0, 1;
L_0x562b8d1a1940 .functor MUXZ 2, L_0x562b8d1a09c0, L_0x562b8d1a1750, L_0x562b8d1a18d0, C4<>;
L_0x562b8d1a3700 .concat [ 2 2 0 0], L_0x562b8d19e6b0, L_0x7f38f70de1a0;
L_0x562b8d1a37a0 .concat [ 1 2 1 0], L_0x7f38f70de230, L_0x562b8d1a34f0, L_0x7f38f70de1e8;
L_0x562b8d1a3840 .concat [ 2 2 0 0], L_0x7f38f70de278, L_0x562b8d19e460;
S_0x562b8c199980 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c1474a0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d19eda0 .functor NOT 1, L_0x562b8d19f730, C4<0>, C4<0>, C4<0>;
L_0x7f38f70ddf60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d19eeb0 .functor BUFZ 1, L_0x7f38f70ddf60, C4<0>, C4<0>, C4<0>;
L_0x562b8d19efc0 .functor NOT 1, L_0x562b8d19ef20, C4<0>, C4<0>, C4<0>;
v0x562b8c79f130_0 .net "D", 0 0, L_0x562b8d19ea90;  alias, 1 drivers
v0x562b8c79f1d0_0 .net *"_ivl_9", 0 0, L_0x562b8d19eeb0;  1 drivers
v0x562b8c79d380_0 .net "a", 0 0, L_0x562b8d19f690;  1 drivers
v0x562b8c79ca00_0 .net "abs_D", 0 0, L_0x562b8d19f5f0;  alias, 1 drivers
v0x562b8c79cac0_0 .net "b", 0 0, L_0x562b8d19f730;  1 drivers
v0x562b8c79ac50_0 .net "b_comp", 0 0, L_0x562b8d19eda0;  1 drivers
v0x562b8c79a2d0_0 .net "carry", 1 0, L_0x562b8d19ee10;  1 drivers
v0x562b8c798520_0 .net "cin", 0 0, L_0x7f38f70ddf60;  1 drivers
v0x562b8c7985e0_0 .net "is_pos", 0 0, L_0x562b8d19ef20;  1 drivers
v0x562b8c797ba0_0 .net "negative", 0 0, L_0x562b8d19efc0;  alias, 1 drivers
v0x562b8c797c40_0 .net "twos", 0 0, L_0x562b8d19f2a0;  1 drivers
L_0x562b8d19ec70 .part L_0x562b8d19ee10, 0, 1;
L_0x562b8d19ee10 .concat8 [ 1 1 0 0], L_0x562b8d19eeb0, L_0x562b8d19ec00;
L_0x562b8d19ef20 .part L_0x562b8d19ee10, 1, 1;
L_0x562b8d19f5f0 .functor MUXZ 1, L_0x562b8d19f2a0, L_0x562b8d19ea90, L_0x562b8d19ef20, C4<>;
S_0x562b8c194c40 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c199980;
 .timescale 0 0;
P_0x562b8c13d8a0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c1924b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c194c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d19ec00 .functor OR 1, L_0x562b8d19e900, L_0x562b8d19eb90, C4<0>, C4<0>;
v0x562b8c753db0_0 .net "S", 0 0, L_0x562b8d19ea90;  alias, 1 drivers
v0x562b8c753e70_0 .net "a", 0 0, L_0x562b8d19f690;  alias, 1 drivers
v0x562b8c752000_0 .net "b", 0 0, L_0x562b8d19eda0;  alias, 1 drivers
v0x562b8c751680_0 .net "cin", 0 0, L_0x562b8d19ec70;  1 drivers
v0x562b8c74f8d0_0 .net "cout", 0 0, L_0x562b8d19ec00;  1 drivers
v0x562b8c74f970_0 .net "cout1", 0 0, L_0x562b8d19e900;  1 drivers
v0x562b8c74ef50_0 .net "cout2", 0 0, L_0x562b8d19eb90;  1 drivers
v0x562b8c74e060_0 .net "s1", 0 0, L_0x562b8d19e890;  1 drivers
S_0x562b8c18ef00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1924b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d19e890 .functor XOR 1, L_0x562b8d19f690, L_0x562b8d19eda0, C4<0>, C4<0>;
L_0x562b8d19e900 .functor AND 1, L_0x562b8d19f690, L_0x562b8d19eda0, C4<1>, C4<1>;
v0x562b8c75b3e0_0 .net "S", 0 0, L_0x562b8d19e890;  alias, 1 drivers
v0x562b8c759590_0 .net "a", 0 0, L_0x562b8d19f690;  alias, 1 drivers
v0x562b8c759630_0 .net "b", 0 0, L_0x562b8d19eda0;  alias, 1 drivers
v0x562b8c758c10_0 .net "cout", 0 0, L_0x562b8d19e900;  alias, 1 drivers
S_0x562b8c18c770 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1924b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d19ea90 .functor XOR 1, L_0x562b8d19ec70, L_0x562b8d19e890, C4<0>, C4<0>;
L_0x562b8d19eb90 .functor AND 1, L_0x562b8d19ec70, L_0x562b8d19e890, C4<1>, C4<1>;
v0x562b8c756e60_0 .net "S", 0 0, L_0x562b8d19ea90;  alias, 1 drivers
v0x562b8c756f20_0 .net "a", 0 0, L_0x562b8d19ec70;  alias, 1 drivers
v0x562b8c7564e0_0 .net "b", 0 0, L_0x562b8d19e890;  alias, 1 drivers
v0x562b8c754730_0 .net "cout", 0 0, L_0x562b8d19eb90;  alias, 1 drivers
S_0x562b8c1802a0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c199980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c752100 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d19f030 .functor NOT 1, L_0x562b8d19ea90, C4<0>, C4<0>, C4<0>;
v0x562b8c7a1860_0 .net "cout", 0 0, L_0x562b8d19f580;  1 drivers
v0x562b8c7a1920_0 .net "i", 0 0, L_0x562b8d19ea90;  alias, 1 drivers
v0x562b8c79fab0_0 .net "o", 0 0, L_0x562b8d19f2a0;  alias, 1 drivers
v0x562b8c79fb50_0 .net "temp2", 0 0, L_0x562b8d19f030;  1 drivers
S_0x562b8c1723d0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c1802a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c11ec50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70ddf18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d19f510 .functor BUFZ 1, L_0x7f38f70ddf18, C4<0>, C4<0>, C4<0>;
L_0x562b8d19f580 .functor BUFZ 1, L_0x562b8d19f4a0, C4<0>, C4<0>, C4<0>;
v0x562b8c7a7040_0 .net "S", 0 0, L_0x562b8d19f2a0;  alias, 1 drivers
v0x562b8c7a66c0_0 .net "a", 0 0, L_0x562b8d19f030;  alias, 1 drivers
L_0x7f38f70dded0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c7a4910_0 .net "b", 0 0, L_0x7f38f70dded0;  1 drivers
v0x562b8c7a49b0 .array "carry", 0 1;
v0x562b8c7a49b0_0 .net v0x562b8c7a49b0 0, 0 0, L_0x562b8d19f510; 1 drivers
v0x562b8c7a49b0_1 .net v0x562b8c7a49b0 1, 0 0, L_0x562b8d19f4a0; 1 drivers
v0x562b8c7a3f90_0 .net "cin", 0 0, L_0x7f38f70ddf18;  1 drivers
v0x562b8c7a21e0_0 .net "cout", 0 0, L_0x562b8d19f580;  alias, 1 drivers
S_0x562b8c178c50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c1723d0;
 .timescale 0 0;
P_0x562b8c0efb30 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c16ee40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c178c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d19f4a0 .functor OR 1, L_0x562b8d19f1a0, L_0x562b8d19f3a0, C4<0>, C4<0>;
v0x562b8c7ae5d0_0 .net "S", 0 0, L_0x562b8d19f2a0;  alias, 1 drivers
v0x562b8c7ae690_0 .net "a", 0 0, L_0x562b8d19f030;  alias, 1 drivers
v0x562b8c7adc50_0 .net "b", 0 0, L_0x7f38f70dded0;  alias, 1 drivers
v0x562b8c7abea0_0 .net "cin", 0 0, L_0x562b8d19f510;  alias, 1 drivers
v0x562b8c7ab520_0 .net "cout", 0 0, L_0x562b8d19f4a0;  alias, 1 drivers
v0x562b8c7ab5c0_0 .net "cout1", 0 0, L_0x562b8d19f1a0;  1 drivers
v0x562b8c7a9770_0 .net "cout2", 0 0, L_0x562b8d19f3a0;  1 drivers
v0x562b8c7a8df0_0 .net "s1", 0 0, L_0x562b8d19f130;  1 drivers
S_0x562b8c16c740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c16ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d19f130 .functor XOR 1, L_0x562b8d19f030, L_0x7f38f70dded0, C4<0>, C4<0>;
L_0x562b8d19f1a0 .functor AND 1, L_0x562b8d19f030, L_0x7f38f70dded0, C4<1>, C4<1>;
v0x562b8c74dcb0_0 .net "S", 0 0, L_0x562b8d19f130;  alias, 1 drivers
v0x562b8c74dd50_0 .net "a", 0 0, L_0x562b8d19f030;  alias, 1 drivers
v0x562b8c74d0e0_0 .net "b", 0 0, L_0x7f38f70dded0;  alias, 1 drivers
v0x562b8c74c760_0 .net "cout", 0 0, L_0x562b8d19f1a0;  alias, 1 drivers
S_0x562b8c140120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c16ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d19f2a0 .functor XOR 1, L_0x562b8d19f510, L_0x562b8d19f130, C4<0>, C4<0>;
L_0x562b8d19f3a0 .functor AND 1, L_0x562b8d19f510, L_0x562b8d19f130, C4<1>, C4<1>;
v0x562b8c74c360_0 .net "S", 0 0, L_0x562b8d19f2a0;  alias, 1 drivers
v0x562b8c74c420_0 .net "a", 0 0, L_0x562b8d19f510;  alias, 1 drivers
v0x562b8c7b0d00_0 .net "b", 0 0, L_0x562b8d19f130;  alias, 1 drivers
v0x562b8c7b0380_0 .net "cout", 0 0, L_0x562b8d19f3a0;  alias, 1 drivers
S_0x562b8c1554d0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d19e3f0 .functor AND 1, L_0x562b8d19e500, L_0x562b8d19e5a0, C4<1>, C4<1>;
v0x562b8c795df0_0 .net "X", 0 0, L_0x562b8d19e500;  1 drivers
v0x562b8c795eb0_0 .net "Y", 0 0, L_0x562b8d19e5a0;  1 drivers
v0x562b8c795470_0 .net "Z", 1 0, L_0x562b8d19e460;  alias, 1 drivers
L_0x7f38f70dde40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c795510_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dde40;  1 drivers
v0x562b8c7936c0_0 .net "z", 0 0, L_0x562b8d19e3f0;  1 drivers
L_0x562b8d19e460 .concat [ 1 1 0 0], L_0x562b8d19e3f0, L_0x7f38f70dde40;
S_0x562b8c152d00 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d19e640 .functor AND 1, L_0x562b8d19e750, L_0x562b8d19e7f0, C4<1>, C4<1>;
v0x562b8c792d40_0 .net "X", 0 0, L_0x562b8d19e750;  1 drivers
v0x562b8c792de0_0 .net "Y", 0 0, L_0x562b8d19e7f0;  1 drivers
v0x562b8c790f90_0 .net "Z", 1 0, L_0x562b8d19e6b0;  alias, 1 drivers
L_0x7f38f70dde88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c791030_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dde88;  1 drivers
v0x562b8c790610_0 .net "z", 0 0, L_0x562b8d19e640;  1 drivers
L_0x562b8d19e6b0 .concat [ 1 1 0 0], L_0x562b8d19e640, L_0x7f38f70dde88;
S_0x562b8c1505d0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c10ba00 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d19fd70 .functor NOT 1, L_0x562b8d1a0700, C4<0>, C4<0>, C4<0>;
L_0x7f38f70de038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d19fe80 .functor BUFZ 1, L_0x7f38f70de038, C4<0>, C4<0>, C4<0>;
L_0x562b8d19ff90 .functor NOT 1, L_0x562b8d19fef0, C4<0>, C4<0>, C4<0>;
v0x562b8c770370_0 .net "D", 0 0, L_0x562b8d19fa60;  alias, 1 drivers
v0x562b8c770410_0 .net *"_ivl_9", 0 0, L_0x562b8d19fe80;  1 drivers
v0x562b8c76e5c0_0 .net "a", 0 0, L_0x562b8d1a0660;  1 drivers
v0x562b8c76dc40_0 .net "abs_D", 0 0, L_0x562b8d1a05c0;  alias, 1 drivers
v0x562b8c76dd00_0 .net "b", 0 0, L_0x562b8d1a0700;  1 drivers
v0x562b8c76be90_0 .net "b_comp", 0 0, L_0x562b8d19fd70;  1 drivers
v0x562b8c76b510_0 .net "carry", 1 0, L_0x562b8d19fde0;  1 drivers
v0x562b8c769760_0 .net "cin", 0 0, L_0x7f38f70de038;  1 drivers
v0x562b8c769820_0 .net "is_pos", 0 0, L_0x562b8d19fef0;  1 drivers
v0x562b8c768de0_0 .net "negative", 0 0, L_0x562b8d19ff90;  alias, 1 drivers
v0x562b8c768e80_0 .net "twos", 0 0, L_0x562b8d1a0270;  1 drivers
L_0x562b8d19fc40 .part L_0x562b8d19fde0, 0, 1;
L_0x562b8d19fde0 .concat8 [ 1 1 0 0], L_0x562b8d19fe80, L_0x562b8d19fbd0;
L_0x562b8d19fef0 .part L_0x562b8d19fde0, 1, 1;
L_0x562b8d1a05c0 .functor MUXZ 1, L_0x562b8d1a0270, L_0x562b8d19fa60, L_0x562b8d19fef0, C4<>;
S_0x562b8c14dea0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c1505d0;
 .timescale 0 0;
P_0x562b8c101e00 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c132040 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c14dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d19fbd0 .functor OR 1, L_0x562b8d19f8d0, L_0x562b8d19fb60, C4<0>, C4<0>;
v0x562b8c78b3a0_0 .net "S", 0 0, L_0x562b8d19fa60;  alias, 1 drivers
v0x562b8c78b460_0 .net "a", 0 0, L_0x562b8d1a0660;  alias, 1 drivers
v0x562b8c7897e0_0 .net "b", 0 0, L_0x562b8d19fd70;  alias, 1 drivers
v0x562b8c7877a0_0 .net "cin", 0 0, L_0x562b8d19fc40;  1 drivers
v0x562b8c786e20_0 .net "cout", 0 0, L_0x562b8d19fbd0;  1 drivers
v0x562b8c785070_0 .net "cout1", 0 0, L_0x562b8d19f8d0;  1 drivers
v0x562b8c785110_0 .net "cout2", 0 0, L_0x562b8d19fb60;  1 drivers
v0x562b8c7846f0_0 .net "s1", 0 0, L_0x562b8d19f860;  1 drivers
S_0x562b8c12f8b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c132040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d19f860 .functor XOR 1, L_0x562b8d1a0660, L_0x562b8d19fd70, C4<0>, C4<0>;
L_0x562b8d19f8d0 .functor AND 1, L_0x562b8d1a0660, L_0x562b8d19fd70, C4<1>, C4<1>;
v0x562b8c78e900_0 .net "S", 0 0, L_0x562b8d19f860;  alias, 1 drivers
v0x562b8c78dee0_0 .net "a", 0 0, L_0x562b8d1a0660;  alias, 1 drivers
v0x562b8c78df80_0 .net "b", 0 0, L_0x562b8d19fd70;  alias, 1 drivers
v0x562b8c78cf60_0 .net "cout", 0 0, L_0x562b8d19f8d0;  alias, 1 drivers
S_0x562b8c14aad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c132040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d19fa60 .functor XOR 1, L_0x562b8d19fc40, L_0x562b8d19f860, C4<0>, C4<0>;
L_0x562b8d19fb60 .functor AND 1, L_0x562b8d19fc40, L_0x562b8d19f860, C4<1>, C4<1>;
v0x562b8c78cbb0_0 .net "S", 0 0, L_0x562b8d19fa60;  alias, 1 drivers
v0x562b8c78cc50_0 .net "a", 0 0, L_0x562b8d19fc40;  alias, 1 drivers
v0x562b8c78bfe0_0 .net "b", 0 0, L_0x562b8d19f860;  alias, 1 drivers
v0x562b8c78b7a0_0 .net "cout", 0 0, L_0x562b8d19fb60;  alias, 1 drivers
S_0x562b8c148300 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c1505d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c7898e0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1a0000 .functor NOT 1, L_0x562b8d19fa60, C4<0>, C4<0>, C4<0>;
v0x562b8c772aa0_0 .net "cout", 0 0, L_0x562b8d1a0550;  1 drivers
v0x562b8c772b60_0 .net "i", 0 0, L_0x562b8d19fa60;  alias, 1 drivers
v0x562b8c770cf0_0 .net "o", 0 0, L_0x562b8d1a0270;  alias, 1 drivers
v0x562b8c770d90_0 .net "temp2", 0 0, L_0x562b8d1a0000;  1 drivers
S_0x562b8c145bd0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c148300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c0db870 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70ddff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a04e0 .functor BUFZ 1, L_0x7f38f70ddff0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a0550 .functor BUFZ 1, L_0x562b8d1a0470, C4<0>, C4<0>, C4<0>;
v0x562b8c776670_0 .net "S", 0 0, L_0x562b8d1a0270;  alias, 1 drivers
v0x562b8c775e30_0 .net "a", 0 0, L_0x562b8d1a0000;  alias, 1 drivers
L_0x7f38f70ddfa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c775a30_0 .net "b", 0 0, L_0x7f38f70ddfa8;  1 drivers
v0x562b8c775ad0 .array "carry", 0 1;
v0x562b8c775ad0_0 .net v0x562b8c775ad0 0, 0 0, L_0x562b8d1a04e0; 1 drivers
v0x562b8c775ad0_1 .net v0x562b8c775ad0 1, 0 0, L_0x562b8d1a0470; 1 drivers
v0x562b8c775460_0 .net "cin", 0 0, L_0x7f38f70ddff0;  1 drivers
v0x562b8c773420_0 .net "cout", 0 0, L_0x562b8d1a0550;  alias, 1 drivers
S_0x562b8c1434a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c145bd0;
 .timescale 0 0;
P_0x562b8c0d42e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c13e760 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1434a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a0470 .functor OR 1, L_0x562b8d1a0170, L_0x562b8d1a0370, C4<0>, C4<0>;
v0x562b8c77b3b0_0 .net "S", 0 0, L_0x562b8d1a0270;  alias, 1 drivers
v0x562b8c77b470_0 .net "a", 0 0, L_0x562b8d1a0000;  alias, 1 drivers
v0x562b8c77aa30_0 .net "b", 0 0, L_0x7f38f70ddfa8;  alias, 1 drivers
v0x562b8c778c80_0 .net "cin", 0 0, L_0x562b8d1a04e0;  alias, 1 drivers
v0x562b8c778300_0 .net "cout", 0 0, L_0x562b8d1a0470;  alias, 1 drivers
v0x562b8c7783a0_0 .net "cout1", 0 0, L_0x562b8d1a0170;  1 drivers
v0x562b8c777410_0 .net "cout2", 0 0, L_0x562b8d1a0370;  1 drivers
v0x562b8c777060_0 .net "s1", 0 0, L_0x562b8d1a0100;  1 drivers
S_0x562b8c13bfd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c13e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a0100 .functor XOR 1, L_0x562b8d1a0000, L_0x7f38f70ddfa8, C4<0>, C4<0>;
L_0x562b8d1a0170 .functor AND 1, L_0x562b8d1a0000, L_0x7f38f70ddfa8, C4<1>, C4<1>;
v0x562b8c782940_0 .net "S", 0 0, L_0x562b8d1a0100;  alias, 1 drivers
v0x562b8c7829e0_0 .net "a", 0 0, L_0x562b8d1a0000;  alias, 1 drivers
v0x562b8c781fc0_0 .net "b", 0 0, L_0x7f38f70ddfa8;  alias, 1 drivers
v0x562b8c780210_0 .net "cout", 0 0, L_0x562b8d1a0170;  alias, 1 drivers
S_0x562b8c138a20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c13e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a0270 .functor XOR 1, L_0x562b8d1a04e0, L_0x562b8d1a0100, C4<0>, C4<0>;
L_0x562b8d1a0370 .functor AND 1, L_0x562b8d1a04e0, L_0x562b8d1a0100, C4<1>, C4<1>;
v0x562b8c77f890_0 .net "S", 0 0, L_0x562b8d1a0270;  alias, 1 drivers
v0x562b8c77f950_0 .net "a", 0 0, L_0x562b8d1a04e0;  alias, 1 drivers
v0x562b8c77dae0_0 .net "b", 0 0, L_0x562b8d1a0100;  alias, 1 drivers
v0x562b8c77d160_0 .net "cout", 0 0, L_0x562b8d1a0370;  alias, 1 drivers
S_0x562b8c136290 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1a0830 .functor AND 1, L_0x562b8d19f5f0, L_0x562b8d1a05c0, C4<1>, C4<1>;
v0x562b8c767030_0 .net "X", 0 0, L_0x562b8d19f5f0;  alias, 1 drivers
v0x562b8c7670d0_0 .net "Y", 0 0, L_0x562b8d1a05c0;  alias, 1 drivers
v0x562b8c7666b0_0 .net "Z", 1 0, L_0x562b8d1a09c0;  alias, 1 drivers
L_0x7f38f70de080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c766750_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70de080;  1 drivers
v0x562b8c764900_0 .net "z", 0 0, L_0x562b8d1a0830;  1 drivers
L_0x562b8d1a09c0 .concat [ 1 1 0 0], L_0x562b8d1a0830, L_0x7f38f70de080;
S_0x562b8c129dc0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c093fe0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70de158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a2790 .functor BUFZ 1, L_0x7f38f70de158, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a2800 .functor BUFZ 1, L_0x562b8d1a2420, C4<0>, C4<0>, C4<0>;
v0x562b8c73b720_0 .net "S", 1 0, L_0x562b8d1a26f0;  alias, 1 drivers
v0x562b8c739970_0 .net "a", 1 0, L_0x562b8d19e6b0;  alias, 1 drivers
v0x562b8c738ff0_0 .net "b", 1 0, L_0x562b8d19e460;  alias, 1 drivers
v0x562b8c738100 .array "carry", 0 2;
v0x562b8c738100_0 .net v0x562b8c738100 0, 0 0, L_0x562b8d1a2790; 1 drivers
v0x562b8c738100_1 .net v0x562b8c738100 1, 0 0, L_0x562b8d1a1d50; 1 drivers
v0x562b8c738100_2 .net v0x562b8c738100 2, 0 0, L_0x562b8d1a2420; 1 drivers
v0x562b8c737d50_0 .net "cin", 0 0, L_0x7f38f70de158;  1 drivers
v0x562b8c737360_0 .net "cout", 0 0, L_0x562b8d1a2800;  alias, 1 drivers
L_0x562b8d1a1e50 .part L_0x562b8d19e6b0, 0, 1;
L_0x562b8d1a2010 .part L_0x562b8d19e460, 0, 1;
L_0x562b8d1a2490 .part L_0x562b8d19e6b0, 1, 1;
L_0x562b8d1a25c0 .part L_0x562b8d19e460, 1, 1;
L_0x562b8d1a26f0 .concat8 [ 1 1 0 0], L_0x562b8d1a1b50, L_0x562b8d1a22b0;
S_0x562b8c11bef0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c129dc0;
 .timescale 0 0;
P_0x562b8c0c2690 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c122770 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c11bef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a1d50 .functor OR 1, L_0x562b8d1a1ae0, L_0x562b8d1a1c50, C4<0>, C4<0>;
v0x562b8c6a9bd0_0 .net "S", 0 0, L_0x562b8d1a1b50;  1 drivers
v0x562b8c6a9c90_0 .net "a", 0 0, L_0x562b8d1a1e50;  1 drivers
v0x562b8c736460_0 .net "b", 0 0, L_0x562b8d1a2010;  1 drivers
v0x562b8c721a40_0 .net "cin", 0 0, L_0x562b8d1a2790;  alias, 1 drivers
v0x562b8c66e160_0 .net "cout", 0 0, L_0x562b8d1a1d50;  alias, 1 drivers
v0x562b8c66e200_0 .net "cout1", 0 0, L_0x562b8d1a1ae0;  1 drivers
v0x562b8c720940_0 .net "cout2", 0 0, L_0x562b8d1a1c50;  1 drivers
v0x562b8c715cd0_0 .net "s1", 0 0, L_0x562b8d1a1a70;  1 drivers
S_0x562b8c104680 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c122770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a1a70 .functor XOR 1, L_0x562b8d1a1e50, L_0x562b8d1a2010, C4<0>, C4<0>;
L_0x562b8d1a1ae0 .functor AND 1, L_0x562b8d1a1e50, L_0x562b8d1a2010, C4<1>, C4<1>;
v0x562b8c763f80_0 .net "S", 0 0, L_0x562b8d1a1a70;  alias, 1 drivers
v0x562b8c764020_0 .net "a", 0 0, L_0x562b8d1a1e50;  alias, 1 drivers
v0x562b8c763090_0 .net "b", 0 0, L_0x562b8d1a2010;  alias, 1 drivers
v0x562b8c762ce0_0 .net "cout", 0 0, L_0x562b8d1a1ae0;  alias, 1 drivers
S_0x562b8c119a30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c122770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a1b50 .functor XOR 1, L_0x562b8d1a2790, L_0x562b8d1a1a70, C4<0>, C4<0>;
L_0x562b8d1a1c50 .functor AND 1, L_0x562b8d1a2790, L_0x562b8d1a1a70, C4<1>, C4<1>;
v0x562b8c762110_0 .net "S", 0 0, L_0x562b8d1a1b50;  alias, 1 drivers
v0x562b8c7621d0_0 .net "a", 0 0, L_0x562b8d1a2790;  alias, 1 drivers
v0x562b8c7618d0_0 .net "b", 0 0, L_0x562b8d1a1a70;  alias, 1 drivers
v0x562b8c7614d0_0 .net "cout", 0 0, L_0x562b8d1a1c50;  alias, 1 drivers
S_0x562b8c117260 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c129dc0;
 .timescale 0 0;
P_0x562b8c736560 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c114b30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c117260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a2420 .functor OR 1, L_0x562b8d1a2240, L_0x562b8d1a23b0, C4<0>, C4<0>;
v0x562b8c743630_0 .net "S", 0 0, L_0x562b8d1a22b0;  1 drivers
v0x562b8c742cb0_0 .net "a", 0 0, L_0x562b8d1a2490;  1 drivers
v0x562b8c740f00_0 .net "b", 0 0, L_0x562b8d1a25c0;  1 drivers
v0x562b8c740580_0 .net "cin", 0 0, L_0x562b8d1a1d50;  alias, 1 drivers
v0x562b8c73e7d0_0 .net "cout", 0 0, L_0x562b8d1a2420;  alias, 1 drivers
v0x562b8c73de50_0 .net "cout1", 0 0, L_0x562b8d1a2240;  1 drivers
v0x562b8c73def0_0 .net "cout2", 0 0, L_0x562b8d1a23b0;  1 drivers
v0x562b8c73c0a0_0 .net "s1", 0 0, L_0x562b8d1a21d0;  1 drivers
S_0x562b8c112400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c114b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a21d0 .functor XOR 1, L_0x562b8d1a2490, L_0x562b8d1a25c0, C4<0>, C4<0>;
L_0x562b8d1a2240 .functor AND 1, L_0x562b8d1a2490, L_0x562b8d1a25c0, C4<1>, C4<1>;
v0x562b8c66dec0_0 .net "S", 0 0, L_0x562b8d1a21d0;  alias, 1 drivers
v0x562b8c66df80_0 .net "a", 0 0, L_0x562b8d1a2490;  alias, 1 drivers
v0x562b8c74a4d0_0 .net "b", 0 0, L_0x562b8d1a25c0;  alias, 1 drivers
v0x562b8c748490_0 .net "cout", 0 0, L_0x562b8d1a2240;  alias, 1 drivers
S_0x562b8c0f65a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c114b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a22b0 .functor XOR 1, L_0x562b8d1a1d50, L_0x562b8d1a21d0, C4<0>, C4<0>;
L_0x562b8d1a23b0 .functor AND 1, L_0x562b8d1a1d50, L_0x562b8d1a21d0, C4<1>, C4<1>;
v0x562b8c747b10_0 .net "S", 0 0, L_0x562b8d1a22b0;  alias, 1 drivers
v0x562b8c747bd0_0 .net "a", 0 0, L_0x562b8d1a1d50;  alias, 1 drivers
v0x562b8c745d60_0 .net "b", 0 0, L_0x562b8d1a21d0;  alias, 1 drivers
v0x562b8c7453e0_0 .net "cout", 0 0, L_0x562b8d1a23b0;  alias, 1 drivers
S_0x562b8c0f3e10 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c741000 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d1a3590 .functor BUFZ 1, L_0x562b8d1a2800, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a3690 .functor BUFZ 1, L_0x562b8d1a3190, C4<0>, C4<0>, C4<0>;
v0x562b8c727d20_0 .net "S", 1 0, L_0x562b8d1a34f0;  alias, 1 drivers
v0x562b8c7273a0_0 .net "a", 1 0, L_0x562b8d1a26f0;  alias, 1 drivers
v0x562b8c7255f0_0 .net "b", 1 0, L_0x562b8d1a1940;  alias, 1 drivers
v0x562b8c724c70 .array "carry", 0 2;
v0x562b8c724c70_0 .net v0x562b8c724c70 0, 0 0, L_0x562b8d1a3590; 1 drivers
v0x562b8c724c70_1 .net v0x562b8c724c70 1, 0 0, L_0x562b8d1a2b50; 1 drivers
v0x562b8c724c70_2 .net v0x562b8c724c70 2, 0 0, L_0x562b8d1a3190; 1 drivers
v0x562b8c723d80_0 .net "cin", 0 0, L_0x562b8d1a2800;  alias, 1 drivers
v0x562b8c723e20_0 .net "cout", 0 0, L_0x562b8d1a3690;  alias, 1 drivers
L_0x562b8d1a2c50 .part L_0x562b8d1a26f0, 0, 1;
L_0x562b8d1a2e10 .part L_0x562b8d1a1940, 0, 1;
L_0x562b8d1a3200 .part L_0x562b8d1a26f0, 1, 1;
L_0x562b8d1a3330 .part L_0x562b8d1a1940, 1, 1;
L_0x562b8d1a34f0 .concat8 [ 1 1 0 0], L_0x562b8d1a2950, L_0x562b8d1a3020;
S_0x562b8c10f030 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0f3e10;
 .timescale 0 0;
P_0x562b8c0a6ca0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c10c860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c10f030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a2b50 .functor OR 1, L_0x562b8d1a28e0, L_0x562b8d1a2a50, C4<0>, C4<0>;
v0x562b8c705af0_0 .net "S", 0 0, L_0x562b8d1a2950;  1 drivers
v0x562b8c705170_0 .net "a", 0 0, L_0x562b8d1a2c50;  1 drivers
v0x562b8c7033c0_0 .net "b", 0 0, L_0x562b8d1a2e10;  1 drivers
v0x562b8c702a40_0 .net "cin", 0 0, L_0x562b8d1a3590;  alias, 1 drivers
v0x562b8c701b50_0 .net "cout", 0 0, L_0x562b8d1a2b50;  alias, 1 drivers
v0x562b8c701bf0_0 .net "cout1", 0 0, L_0x562b8d1a28e0;  1 drivers
v0x562b8c7017a0_0 .net "cout2", 0 0, L_0x562b8d1a2a50;  1 drivers
v0x562b8c700bd0_0 .net "s1", 0 0, L_0x562b8d1a2870;  1 drivers
S_0x562b8c10a130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c10c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a2870 .functor XOR 1, L_0x562b8d1a2c50, L_0x562b8d1a2e10, C4<0>, C4<0>;
L_0x562b8d1a28e0 .functor AND 1, L_0x562b8d1a2c50, L_0x562b8d1a2e10, C4<1>, C4<1>;
v0x562b8c736b20_0 .net "S", 0 0, L_0x562b8d1a2870;  alias, 1 drivers
v0x562b8c736be0_0 .net "a", 0 0, L_0x562b8d1a2c50;  alias, 1 drivers
v0x562b8c736720_0 .net "b", 0 0, L_0x562b8d1a2e10;  alias, 1 drivers
v0x562b8c70aa00_0 .net "cout", 0 0, L_0x562b8d1a28e0;  alias, 1 drivers
S_0x562b8c107a00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c10c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a2950 .functor XOR 1, L_0x562b8d1a3590, L_0x562b8d1a2870, C4<0>, C4<0>;
L_0x562b8d1a2a50 .functor AND 1, L_0x562b8d1a3590, L_0x562b8d1a2870, C4<1>, C4<1>;
v0x562b8c70a2d0_0 .net "S", 0 0, L_0x562b8d1a2950;  alias, 1 drivers
v0x562b8c70a390_0 .net "a", 0 0, L_0x562b8d1a3590;  alias, 1 drivers
v0x562b8c708220_0 .net "b", 0 0, L_0x562b8d1a2870;  alias, 1 drivers
v0x562b8c7078a0_0 .net "cout", 0 0, L_0x562b8d1a2a50;  alias, 1 drivers
S_0x562b8c102cc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0f3e10;
 .timescale 0 0;
P_0x562b8c7034c0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c100530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c102cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a3190 .functor OR 1, L_0x562b8d1a2fb0, L_0x562b8d1a3120, C4<0>, C4<0>;
v0x562b8c731060_0 .net "S", 0 0, L_0x562b8d1a3020;  1 drivers
v0x562b8c72f2b0_0 .net "a", 0 0, L_0x562b8d1a3200;  1 drivers
v0x562b8c72e930_0 .net "b", 0 0, L_0x562b8d1a3330;  1 drivers
v0x562b8c72cb80_0 .net "cin", 0 0, L_0x562b8d1a2b50;  alias, 1 drivers
v0x562b8c72c200_0 .net "cout", 0 0, L_0x562b8d1a3190;  alias, 1 drivers
v0x562b8c72a450_0 .net "cout1", 0 0, L_0x562b8d1a2fb0;  1 drivers
v0x562b8c72a4f0_0 .net "cout2", 0 0, L_0x562b8d1a3120;  1 drivers
v0x562b8c729ad0_0 .net "s1", 0 0, L_0x562b8d1a2f40;  1 drivers
S_0x562b8c0fcf80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c100530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a2f40 .functor XOR 1, L_0x562b8d1a3200, L_0x562b8d1a3330, C4<0>, C4<0>;
L_0x562b8d1a2fb0 .functor AND 1, L_0x562b8d1a3200, L_0x562b8d1a3330, C4<1>, C4<1>;
v0x562b8c700390_0 .net "S", 0 0, L_0x562b8d1a2f40;  alias, 1 drivers
v0x562b8c700450_0 .net "a", 0 0, L_0x562b8d1a3200;  alias, 1 drivers
v0x562b8c6fff90_0 .net "b", 0 0, L_0x562b8d1a3330;  alias, 1 drivers
v0x562b8c736150_0 .net "cout", 0 0, L_0x562b8d1a2fb0;  alias, 1 drivers
S_0x562b8c0fa7f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c100530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a3020 .functor XOR 1, L_0x562b8d1a2b50, L_0x562b8d1a2f40, C4<0>, C4<0>;
L_0x562b8d1a3120 .functor AND 1, L_0x562b8d1a2b50, L_0x562b8d1a2f40, C4<1>, C4<1>;
v0x562b8c734110_0 .net "S", 0 0, L_0x562b8d1a3020;  alias, 1 drivers
v0x562b8c7341d0_0 .net "a", 0 0, L_0x562b8d1a2b50;  alias, 1 drivers
v0x562b8c733790_0 .net "b", 0 0, L_0x562b8d1a2f40;  alias, 1 drivers
v0x562b8c7319e0_0 .net "cout", 0 0, L_0x562b8d1a3120;  alias, 1 drivers
S_0x562b8c0ee320 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c72ea30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70de2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a51d0 .functor BUFZ 1, L_0x7f38f70de2c0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a5240 .functor BUFZ 1, L_0x562b8d1a4e60, C4<0>, C4<0>, C4<0>;
v0x562b8c6da2f0_0 .net "S", 3 0, L_0x562b8d1a5130;  alias, 1 drivers
v0x562b8c6d9970_0 .net "a", 3 0, L_0x562b8d1a3700;  alias, 1 drivers
v0x562b8c6d8a80_0 .net "b", 3 0, L_0x562b8d1a37a0;  alias, 1 drivers
v0x562b8c6d86d0 .array "carry", 0 4;
v0x562b8c6d86d0_0 .net v0x562b8c6d86d0 0, 0 0, L_0x562b8d1a51d0; 1 drivers
v0x562b8c6d86d0_1 .net v0x562b8c6d86d0 1, 0 0, L_0x562b8d1a3c30; 1 drivers
v0x562b8c6d86d0_2 .net v0x562b8c6d86d0 2, 0 0, L_0x562b8d1a41e0; 1 drivers
v0x562b8c6d86d0_3 .net v0x562b8c6d86d0 3, 0 0, L_0x562b8d1a48b0; 1 drivers
v0x562b8c6d86d0_4 .net v0x562b8c6d86d0 4, 0 0, L_0x562b8d1a4e60; 1 drivers
v0x562b8c6d7b00_0 .net "cin", 0 0, L_0x7f38f70de2c0;  1 drivers
v0x562b8c6d7180_0 .net "cout", 0 0, L_0x562b8d1a5240;  alias, 1 drivers
L_0x562b8d1a3d30 .part L_0x562b8d1a3700, 0, 1;
L_0x562b8d1a3e60 .part L_0x562b8d1a37a0, 0, 1;
L_0x562b8d1a42e0 .part L_0x562b8d1a3700, 1, 1;
L_0x562b8d1a44a0 .part L_0x562b8d1a37a0, 1, 1;
L_0x562b8d1a49b0 .part L_0x562b8d1a3700, 2, 1;
L_0x562b8d1a4ae0 .part L_0x562b8d1a37a0, 2, 1;
L_0x562b8d1a4ed0 .part L_0x562b8d1a3700, 3, 1;
L_0x562b8d1a5000 .part L_0x562b8d1a37a0, 3, 1;
L_0x562b8d1a5130 .concat8 [ 1 1 1 1], L_0x562b8d1a3a30, L_0x562b8d1a4070, L_0x562b8d1a4740, L_0x562b8d1a4cf0;
S_0x562b8c0e0450 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0ee320;
 .timescale 0 0;
P_0x562b8c077630 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c0e6cd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0e0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a3c30 .functor OR 1, L_0x562b8d1a39c0, L_0x562b8d1a3b30, C4<0>, C4<0>;
v0x562b8c71d940_0 .net "S", 0 0, L_0x562b8d1a3a30;  1 drivers
v0x562b8c71da00_0 .net "a", 0 0, L_0x562b8d1a3d30;  1 drivers
v0x562b8c71bb90_0 .net "b", 0 0, L_0x562b8d1a3e60;  1 drivers
v0x562b8c71b210_0 .net "cin", 0 0, L_0x562b8d1a51d0;  alias, 1 drivers
v0x562b8c719460_0 .net "cout", 0 0, L_0x562b8d1a3c30;  alias, 1 drivers
v0x562b8c718ae0_0 .net "cout1", 0 0, L_0x562b8d1a39c0;  1 drivers
v0x562b8c718b80_0 .net "cout2", 0 0, L_0x562b8d1a3b30;  1 drivers
v0x562b8c717bf0_0 .net "s1", 0 0, L_0x562b8d1a3950;  1 drivers
S_0x562b8c1618f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0e6cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a3950 .functor XOR 1, L_0x562b8d1a3d30, L_0x562b8d1a3e60, C4<0>, C4<0>;
L_0x562b8d1a39c0 .functor AND 1, L_0x562b8d1a3d30, L_0x562b8d1a3e60, C4<1>, C4<1>;
v0x562b8c7239d0_0 .net "S", 0 0, L_0x562b8d1a3950;  alias, 1 drivers
v0x562b8c723a70_0 .net "a", 0 0, L_0x562b8d1a3d30;  alias, 1 drivers
v0x562b8c722e00_0 .net "b", 0 0, L_0x562b8d1a3e60;  alias, 1 drivers
v0x562b8c722480_0 .net "cout", 0 0, L_0x562b8d1a39c0;  alias, 1 drivers
S_0x562b8c15f1f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0e6cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a3a30 .functor XOR 1, L_0x562b8d1a51d0, L_0x562b8d1a3950, C4<0>, C4<0>;
L_0x562b8d1a3b30 .functor AND 1, L_0x562b8d1a51d0, L_0x562b8d1a3950, C4<1>, C4<1>;
v0x562b8c721fe0_0 .net "S", 0 0, L_0x562b8d1a3a30;  alias, 1 drivers
v0x562b8c722080_0 .net "a", 0 0, L_0x562b8d1a51d0;  alias, 1 drivers
v0x562b8c720370_0 .net "b", 0 0, L_0x562b8d1a3950;  alias, 1 drivers
v0x562b8c71e2c0_0 .net "cout", 0 0, L_0x562b8d1a3b30;  alias, 1 drivers
S_0x562b8c0de5a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0ee320;
 .timescale 0 0;
P_0x562b8c71bc90 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c0b3e20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0de5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a41e0 .functor OR 1, L_0x562b8d1a4000, L_0x562b8d1a4170, C4<0>, C4<0>;
v0x562b8c712f40_0 .net "S", 0 0, L_0x562b8d1a4070;  1 drivers
v0x562b8c711190_0 .net "a", 0 0, L_0x562b8d1a42e0;  1 drivers
v0x562b8c710810_0 .net "b", 0 0, L_0x562b8d1a44a0;  1 drivers
v0x562b8c70ea60_0 .net "cin", 0 0, L_0x562b8d1a3c30;  alias, 1 drivers
v0x562b8c70e0e0_0 .net "cout", 0 0, L_0x562b8d1a41e0;  alias, 1 drivers
v0x562b8c70d1f0_0 .net "cout1", 0 0, L_0x562b8d1a4000;  1 drivers
v0x562b8c70d290_0 .net "cout2", 0 0, L_0x562b8d1a4170;  1 drivers
v0x562b8c70ce40_0 .net "s1", 0 0, L_0x562b8d1a3f90;  1 drivers
S_0x562b8c0dc7d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0b3e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a3f90 .functor XOR 1, L_0x562b8d1a42e0, L_0x562b8d1a44a0, C4<0>, C4<0>;
L_0x562b8d1a4000 .functor AND 1, L_0x562b8d1a42e0, L_0x562b8d1a44a0, C4<1>, C4<1>;
v0x562b8c717840_0 .net "S", 0 0, L_0x562b8d1a3f90;  alias, 1 drivers
v0x562b8c717900_0 .net "a", 0 0, L_0x562b8d1a42e0;  alias, 1 drivers
v0x562b8c716c70_0 .net "b", 0 0, L_0x562b8d1a44a0;  alias, 1 drivers
v0x562b8c716430_0 .net "cout", 0 0, L_0x562b8d1a4000;  alias, 1 drivers
S_0x562b8c0d9fa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0b3e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a4070 .functor XOR 1, L_0x562b8d1a3c30, L_0x562b8d1a3f90, C4<0>, C4<0>;
L_0x562b8d1a4170 .functor AND 1, L_0x562b8d1a3c30, L_0x562b8d1a3f90, C4<1>, C4<1>;
v0x562b8c716030_0 .net "S", 0 0, L_0x562b8d1a4070;  alias, 1 drivers
v0x562b8c7160f0_0 .net "a", 0 0, L_0x562b8d1a3c30;  alias, 1 drivers
v0x562b8c715970_0 .net "b", 0 0, L_0x562b8d1a3f90;  alias, 1 drivers
v0x562b8c7138c0_0 .net "cout", 0 0, L_0x562b8d1a4170;  alias, 1 drivers
S_0x562b8c0d7870 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c0ee320;
 .timescale 0 0;
P_0x562b8c710910 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c0d5140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0d7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a48b0 .functor OR 1, L_0x562b8d1a46d0, L_0x562b8d1a4840, C4<0>, C4<0>;
v0x562b8c6f5150_0 .net "S", 0 0, L_0x562b8d1a4740;  1 drivers
v0x562b8c6ea330_0 .net "a", 0 0, L_0x562b8d1a49b0;  1 drivers
v0x562b8c6e90f0_0 .net "b", 0 0, L_0x562b8d1a4ae0;  1 drivers
v0x562b8c6e3140_0 .net "cin", 0 0, L_0x562b8d1a41e0;  alias, 1 drivers
v0x562b8c6d5360_0 .net "cout", 0 0, L_0x562b8d1a48b0;  alias, 1 drivers
v0x562b8c6c54e0_0 .net "cout1", 0 0, L_0x562b8d1a46d0;  1 drivers
v0x562b8c6c5580_0 .net "cout2", 0 0, L_0x562b8d1a4840;  1 drivers
v0x562b8c6ff7f0_0 .net "s1", 0 0, L_0x562b8d1a4660;  1 drivers
S_0x562b8c0d2a10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0d5140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a4660 .functor XOR 1, L_0x562b8d1a49b0, L_0x562b8d1a4ae0, C4<0>, C4<0>;
L_0x562b8d1a46d0 .functor AND 1, L_0x562b8d1a49b0, L_0x562b8d1a4ae0, C4<1>, C4<1>;
v0x562b8c70c270_0 .net "S", 0 0, L_0x562b8d1a4660;  alias, 1 drivers
v0x562b8c70c330_0 .net "a", 0 0, L_0x562b8d1a49b0;  alias, 1 drivers
v0x562b8c70b8f0_0 .net "b", 0 0, L_0x562b8d1a4ae0;  alias, 1 drivers
v0x562b8c70b450_0 .net "cout", 0 0, L_0x562b8d1a46d0;  alias, 1 drivers
S_0x562b8c0d02e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0d5140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a4740 .functor XOR 1, L_0x562b8d1a41e0, L_0x562b8d1a4660, C4<0>, C4<0>;
L_0x562b8d1a4840 .functor AND 1, L_0x562b8d1a41e0, L_0x562b8d1a4660, C4<1>, C4<1>;
v0x562b8c6cdd10_0 .net "S", 0 0, L_0x562b8d1a4740;  alias, 1 drivers
v0x562b8c6cddd0_0 .net "a", 0 0, L_0x562b8d1a41e0;  alias, 1 drivers
v0x562b8c6c6db0_0 .net "b", 0 0, L_0x562b8d1a4660;  alias, 1 drivers
v0x562b8c6c69d0_0 .net "cout", 0 0, L_0x562b8d1a4840;  alias, 1 drivers
S_0x562b8c0cdbb0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c0ee320;
 .timescale 0 0;
P_0x562b8c6e91f0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c0cb480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0cdbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a4e60 .functor OR 1, L_0x562b8d1a4c80, L_0x562b8d1a4df0, C4<0>, C4<0>;
v0x562b8c6f7070_0 .net "S", 0 0, L_0x562b8d1a4cf0;  1 drivers
v0x562b8c6f6cc0_0 .net "a", 0 0, L_0x562b8d1a4ed0;  1 drivers
v0x562b8c6f60f0_0 .net "b", 0 0, L_0x562b8d1a5000;  1 drivers
v0x562b8c6f58b0_0 .net "cin", 0 0, L_0x562b8d1a48b0;  alias, 1 drivers
v0x562b8c6f54b0_0 .net "cout", 0 0, L_0x562b8d1a4e60;  alias, 1 drivers
v0x562b8c6dcb30_0 .net "cout1", 0 0, L_0x562b8d1a4c80;  1 drivers
v0x562b8c6dcbd0_0 .net "cout2", 0 0, L_0x562b8d1a4df0;  1 drivers
v0x562b8c6dc400_0 .net "s1", 0 0, L_0x562b8d1a4c10;  1 drivers
S_0x562b8c09c500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0cb480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a4c10 .functor XOR 1, L_0x562b8d1a4ed0, L_0x562b8d1a5000, C4<0>, C4<0>;
L_0x562b8d1a4c80 .functor AND 1, L_0x562b8d1a4ed0, L_0x562b8d1a5000, C4<1>, C4<1>;
v0x562b8c6fd740_0 .net "S", 0 0, L_0x562b8d1a4c10;  alias, 1 drivers
v0x562b8c6fd7e0_0 .net "a", 0 0, L_0x562b8d1a4ed0;  alias, 1 drivers
v0x562b8c6fcdc0_0 .net "b", 0 0, L_0x562b8d1a5000;  alias, 1 drivers
v0x562b8c6fb010_0 .net "cout", 0 0, L_0x562b8d1a4c80;  alias, 1 drivers
S_0x562b8c099d30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0cb480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a4cf0 .functor XOR 1, L_0x562b8d1a48b0, L_0x562b8d1a4c10, C4<0>, C4<0>;
L_0x562b8d1a4df0 .functor AND 1, L_0x562b8d1a48b0, L_0x562b8d1a4c10, C4<1>, C4<1>;
v0x562b8c6fa690_0 .net "S", 0 0, L_0x562b8d1a4cf0;  alias, 1 drivers
v0x562b8c6fa730_0 .net "a", 0 0, L_0x562b8d1a48b0;  alias, 1 drivers
v0x562b8c6f88e0_0 .net "b", 0 0, L_0x562b8d1a4c10;  alias, 1 drivers
v0x562b8c6f7f60_0 .net "cout", 0 0, L_0x562b8d1a4df0;  alias, 1 drivers
S_0x562b8c097600 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c09b600 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1a0a60 .functor NOT 2, L_0x562b8d1a09c0, C4<00>, C4<00>, C4<00>;
v0x562b8c6d4890_0 .net "cout", 0 0, L_0x562b8d1a1860;  1 drivers
v0x562b8c6d15e0_0 .net "i", 1 0, L_0x562b8d1a09c0;  alias, 1 drivers
v0x562b8c6d40c0_0 .net "o", 1 0, L_0x562b8d1a1750;  alias, 1 drivers
v0x562b8c6d29a0_0 .net "temp2", 1 0, L_0x562b8d1a0a60;  1 drivers
S_0x562b8c094ed0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c097600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c023910 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70de110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a17f0 .functor BUFZ 1, L_0x7f38f70de110, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a1860 .functor BUFZ 1, L_0x562b8d1a13f0, C4<0>, C4<0>, C4<0>;
v0x562b8c6de4e0_0 .net "S", 1 0, L_0x562b8d1a1750;  alias, 1 drivers
v0x562b8c6ddb60_0 .net "a", 1 0, L_0x562b8d1a0a60;  alias, 1 drivers
L_0x7f38f70de0c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c6dd6c0_0 .net "b", 1 0, L_0x7f38f70de0c8;  1 drivers
v0x562b8c6d63f0 .array "carry", 0 2;
v0x562b8c6d63f0_0 .net v0x562b8c6d63f0 0, 0 0, L_0x562b8d1a17f0; 1 drivers
v0x562b8c6d63f0_1 .net v0x562b8c6d63f0 1, 0 0, L_0x562b8d1a0e40; 1 drivers
v0x562b8c6d63f0_2 .net v0x562b8c6d63f0 2, 0 0, L_0x562b8d1a13f0; 1 drivers
v0x562b8c6d1250_0 .net "cin", 0 0, L_0x7f38f70de110;  1 drivers
v0x562b8c6d12f0_0 .net "cout", 0 0, L_0x562b8d1a1860;  alias, 1 drivers
L_0x562b8d1a0f40 .part L_0x562b8d1a0a60, 0, 1;
L_0x562b8d1a1070 .part L_0x7f38f70de0c8, 0, 1;
L_0x562b8d1a1460 .part L_0x562b8d1a0a60, 1, 1;
L_0x562b8d1a1620 .part L_0x7f38f70de0c8, 1, 1;
L_0x562b8d1a1750 .concat8 [ 1 1 0 0], L_0x562b8d1a0c40, L_0x562b8d1a1280;
S_0x562b8c0c8450 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c094ed0;
 .timescale 0 0;
P_0x562b8c01b410 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c0c5c20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0c8450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a0e40 .functor OR 1, L_0x562b8d1a0bd0, L_0x562b8d1a0d40, C4<0>, C4<0>;
v0x562b8c6edee0_0 .net "S", 0 0, L_0x562b8d1a0c40;  1 drivers
v0x562b8c6ed560_0 .net "a", 0 0, L_0x562b8d1a0f40;  1 drivers
v0x562b8c6ec670_0 .net "b", 0 0, L_0x562b8d1a1070;  1 drivers
v0x562b8c6ec2c0_0 .net "cin", 0 0, L_0x562b8d1a17f0;  alias, 1 drivers
v0x562b8c6eb6f0_0 .net "cout", 0 0, L_0x562b8d1a0e40;  alias, 1 drivers
v0x562b8c6eb790_0 .net "cout1", 0 0, L_0x562b8d1a0bd0;  1 drivers
v0x562b8c6ead70_0 .net "cout2", 0 0, L_0x562b8d1a0d40;  1 drivers
v0x562b8c6ea8d0_0 .net "s1", 0 0, L_0x562b8d1a0b60;  1 drivers
S_0x562b8c0c34f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0c5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a0b60 .functor XOR 1, L_0x562b8d1a0f40, L_0x562b8d1a1070, C4<0>, C4<0>;
L_0x562b8d1a0bd0 .functor AND 1, L_0x562b8d1a0f40, L_0x562b8d1a1070, C4<1>, C4<1>;
v0x562b8c6d6ce0_0 .net "S", 0 0, L_0x562b8d1a0b60;  alias, 1 drivers
v0x562b8c6d6d80_0 .net "a", 0 0, L_0x562b8d1a0f40;  alias, 1 drivers
v0x562b8c6f4df0_0 .net "b", 0 0, L_0x562b8d1a1070;  alias, 1 drivers
v0x562b8c6f2d40_0 .net "cout", 0 0, L_0x562b8d1a0bd0;  alias, 1 drivers
S_0x562b8c0c0dc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0c5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a0c40 .functor XOR 1, L_0x562b8d1a17f0, L_0x562b8d1a0b60, C4<0>, C4<0>;
L_0x562b8d1a0d40 .functor AND 1, L_0x562b8d1a17f0, L_0x562b8d1a0b60, C4<1>, C4<1>;
v0x562b8c6f23c0_0 .net "S", 0 0, L_0x562b8d1a0c40;  alias, 1 drivers
v0x562b8c6f2480_0 .net "a", 0 0, L_0x562b8d1a17f0;  alias, 1 drivers
v0x562b8c6f0610_0 .net "b", 0 0, L_0x562b8d1a0b60;  alias, 1 drivers
v0x562b8c6efc90_0 .net "cout", 0 0, L_0x562b8d1a0d40;  alias, 1 drivers
S_0x562b8c0be690 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c094ed0;
 .timescale 0 0;
P_0x562b8c6ec770 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c0bbf60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0be690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a13f0 .functor OR 1, L_0x562b8d1a1210, L_0x562b8d1a1380, C4<0>, C4<0>;
v0x562b8c6e38a0_0 .net "S", 0 0, L_0x562b8d1a1280;  1 drivers
v0x562b8c6e34a0_0 .net "a", 0 0, L_0x562b8d1a1460;  1 drivers
v0x562b8c6e2de0_0 .net "b", 0 0, L_0x562b8d1a1620;  1 drivers
v0x562b8c6e0cd0_0 .net "cin", 0 0, L_0x562b8d1a0e40;  alias, 1 drivers
v0x562b8c6e0350_0 .net "cout", 0 0, L_0x562b8d1a13f0;  alias, 1 drivers
v0x562b8c6df460_0 .net "cout1", 0 0, L_0x562b8d1a1210;  1 drivers
v0x562b8c6df500_0 .net "cout2", 0 0, L_0x562b8d1a1380;  1 drivers
v0x562b8c6df0b0_0 .net "s1", 0 0, L_0x562b8d1a11a0;  1 drivers
S_0x562b8c0b9830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0bbf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a11a0 .functor XOR 1, L_0x562b8d1a1460, L_0x562b8d1a1620, C4<0>, C4<0>;
L_0x562b8d1a1210 .functor AND 1, L_0x562b8d1a1460, L_0x562b8d1a1620, C4<1>, C4<1>;
v0x562b8c6e8b20_0 .net "S", 0 0, L_0x562b8d1a11a0;  alias, 1 drivers
v0x562b8c6e8be0_0 .net "a", 0 0, L_0x562b8d1a1460;  alias, 1 drivers
v0x562b8c6e6a10_0 .net "b", 0 0, L_0x562b8d1a1620;  alias, 1 drivers
v0x562b8c6e6090_0 .net "cout", 0 0, L_0x562b8d1a1210;  alias, 1 drivers
S_0x562b8c0b7100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0bbf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a1280 .functor XOR 1, L_0x562b8d1a0e40, L_0x562b8d1a11a0, C4<0>, C4<0>;
L_0x562b8d1a1380 .functor AND 1, L_0x562b8d1a0e40, L_0x562b8d1a11a0, C4<1>, C4<1>;
v0x562b8c6e51a0_0 .net "S", 0 0, L_0x562b8d1a1280;  alias, 1 drivers
v0x562b8c6e5260_0 .net "a", 0 0, L_0x562b8d1a0e40;  alias, 1 drivers
v0x562b8c6e4df0_0 .net "b", 0 0, L_0x562b8d1a11a0;  alias, 1 drivers
v0x562b8c6e4220_0 .net "cout", 0 0, L_0x562b8d1a1380;  alias, 1 drivers
S_0x562b8c0b25a0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c19c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6e2ee0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d1a6c60 .functor BUFZ 1, L_0x562b8d1a5240, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a6d60 .functor BUFZ 1, L_0x562b8d1a67c0, C4<0>, C4<0>, C4<0>;
v0x562b8c6a2400_0 .net "S", 3 0, L_0x562b8d1a6b30;  alias, 1 drivers
v0x562b8c6a1a80_0 .net "a", 3 0, L_0x562b8d1a5130;  alias, 1 drivers
v0x562b8c6a0b90_0 .net "b", 3 0, L_0x562b8d1a3840;  alias, 1 drivers
v0x562b8c6a07e0 .array "carry", 0 4;
v0x562b8c6a07e0_0 .net v0x562b8c6a07e0 0, 0 0, L_0x562b8d1a6c60; 1 drivers
v0x562b8c6a07e0_1 .net v0x562b8c6a07e0 1, 0 0, L_0x562b8d1a5590; 1 drivers
v0x562b8c6a07e0_2 .net v0x562b8c6a07e0 2, 0 0, L_0x562b8d1a5bd0; 1 drivers
v0x562b8c6a07e0_3 .net v0x562b8c6a07e0 3, 0 0, L_0x562b8d1a6210; 1 drivers
v0x562b8c6a07e0_4 .net v0x562b8c6a07e0 4, 0 0, L_0x562b8d1a67c0; 1 drivers
v0x562b8c69fc10_0 .net "cin", 0 0, L_0x562b8d1a5240;  alias, 1 drivers
v0x562b8c69f3d0_0 .net "cout", 0 0, L_0x562b8d1a6d60;  alias, 1 drivers
L_0x562b8d1a5690 .part L_0x562b8d1a5130, 0, 1;
L_0x562b8d1a5850 .part L_0x562b8d1a3840, 0, 1;
L_0x562b8d1a5cd0 .part L_0x562b8d1a5130, 1, 1;
L_0x562b8d1a5e00 .part L_0x562b8d1a3840, 1, 1;
L_0x562b8d1a6310 .part L_0x562b8d1a5130, 2, 1;
L_0x562b8d1a6440 .part L_0x562b8d1a3840, 2, 1;
L_0x562b8d1a6880 .part L_0x562b8d1a5130, 3, 1;
L_0x562b8d1a69b0 .part L_0x562b8d1a3840, 3, 1;
L_0x562b8d1a6b30 .concat8 [ 1 1 1 1], L_0x562b8d1a5390, L_0x562b8d1a5a60, L_0x562b8d1a60a0, L_0x562b8d1a6650;
S_0x562b8c0afdd0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0b25a0;
 .timescale 0 0;
P_0x562b8bffc470 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c0ad6a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0afdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a5590 .functor OR 1, L_0x562b8d1a5320, L_0x562b8d1a5490, C4<0>, C4<0>;
v0x562b8c6c62c0_0 .net "S", 0 0, L_0x562b8d1a5390;  1 drivers
v0x562b8c6c4ef0_0 .net "a", 0 0, L_0x562b8d1a5690;  1 drivers
v0x562b8c6c46e0_0 .net "b", 0 0, L_0x562b8d1a5850;  1 drivers
v0x562b8c6c9c00_0 .net "cin", 0 0, L_0x562b8d1a6c60;  alias, 1 drivers
v0x562b8c6cd240_0 .net "cout", 0 0, L_0x562b8d1a5590;  alias, 1 drivers
v0x562b8c6cd2e0_0 .net "cout1", 0 0, L_0x562b8d1a5320;  1 drivers
v0x562b8c6c9f90_0 .net "cout2", 0 0, L_0x562b8d1a5490;  1 drivers
v0x562b8c6cca70_0 .net "s1", 0 0, L_0x562b8d1a52b0;  1 drivers
S_0x562b8c0aaf70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0ad6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a52b0 .functor XOR 1, L_0x562b8d1a5690, L_0x562b8d1a5850, C4<0>, C4<0>;
L_0x562b8d1a5320 .functor AND 1, L_0x562b8d1a5690, L_0x562b8d1a5850, C4<1>, C4<1>;
v0x562b8c6d2020_0 .net "S", 0 0, L_0x562b8d1a52b0;  alias, 1 drivers
v0x562b8c6d20e0_0 .net "a", 0 0, L_0x562b8d1a5690;  alias, 1 drivers
v0x562b8c6d1b80_0 .net "b", 0 0, L_0x562b8d1a5850;  alias, 1 drivers
v0x562b8c6d0140_0 .net "cout", 0 0, L_0x562b8d1a5320;  alias, 1 drivers
S_0x562b8c0a7ba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0ad6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a5390 .functor XOR 1, L_0x562b8d1a6c60, L_0x562b8d1a52b0, C4<0>, C4<0>;
L_0x562b8d1a5490 .functor AND 1, L_0x562b8d1a6c60, L_0x562b8d1a52b0, C4<1>, C4<1>;
v0x562b8c6cf480_0 .net "S", 0 0, L_0x562b8d1a5390;  alias, 1 drivers
v0x562b8c6cf540_0 .net "a", 0 0, L_0x562b8d1a6c60;  alias, 1 drivers
v0x562b8c6ceb00_0 .net "b", 0 0, L_0x562b8d1a52b0;  alias, 1 drivers
v0x562b8c6ce660_0 .net "cout", 0 0, L_0x562b8d1a5490;  alias, 1 drivers
S_0x562b8c0a53d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0b25a0;
 .timescale 0 0;
P_0x562b8c6c47e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c0a2ca0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0a53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a5bd0 .functor OR 1, L_0x562b8d1a59f0, L_0x562b8d1a5b60, C4<0>, C4<0>;
v0x562b8c6bce00_0 .net "S", 0 0, L_0x562b8d1a5a60;  1 drivers
v0x562b8c6c3450_0 .net "a", 0 0, L_0x562b8d1a5cd0;  1 drivers
v0x562b8c6bd190_0 .net "b", 0 0, L_0x562b8d1a5e00;  1 drivers
v0x562b8c6c2d20_0 .net "cin", 0 0, L_0x562b8d1a5590;  alias, 1 drivers
v0x562b8c6c0ca0_0 .net "cout", 0 0, L_0x562b8d1a5bd0;  alias, 1 drivers
v0x562b8c6c0320_0 .net "cout1", 0 0, L_0x562b8d1a59f0;  1 drivers
v0x562b8c6c03c0_0 .net "cout2", 0 0, L_0x562b8d1a5b60;  1 drivers
v0x562b8c6bf430_0 .net "s1", 0 0, L_0x562b8d1a5980;  1 drivers
S_0x562b8c0a0570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0a2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a5980 .functor XOR 1, L_0x562b8d1a5cd0, L_0x562b8d1a5e00, C4<0>, C4<0>;
L_0x562b8d1a59f0 .functor AND 1, L_0x562b8d1a5cd0, L_0x562b8d1a5e00, C4<1>, C4<1>;
v0x562b8c6cb350_0 .net "S", 0 0, L_0x562b8d1a5980;  alias, 1 drivers
v0x562b8c6cb410_0 .net "a", 0 0, L_0x562b8d1a5cd0;  alias, 1 drivers
v0x562b8c6ca9d0_0 .net "b", 0 0, L_0x562b8d1a5e00;  alias, 1 drivers
v0x562b8c6ca530_0 .net "cout", 0 0, L_0x562b8d1a59f0;  alias, 1 drivers
S_0x562b8c07c670 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0a2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a5a60 .functor XOR 1, L_0x562b8d1a5590, L_0x562b8d1a5980, C4<0>, C4<0>;
L_0x562b8d1a5b60 .functor AND 1, L_0x562b8d1a5590, L_0x562b8d1a5980, C4<1>, C4<1>;
v0x562b8c6c8af0_0 .net "S", 0 0, L_0x562b8d1a5a60;  alias, 1 drivers
v0x562b8c6c8bb0_0 .net "a", 0 0, L_0x562b8d1a5590;  alias, 1 drivers
v0x562b8c6c7e30_0 .net "b", 0 0, L_0x562b8d1a5980;  alias, 1 drivers
v0x562b8c6c74b0_0 .net "cout", 0 0, L_0x562b8d1a5b60;  alias, 1 drivers
S_0x562b8c091a20 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c0b25a0;
 .timescale 0 0;
P_0x562b8c6bd290 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c08f250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c091a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a6210 .functor OR 1, L_0x562b8d1a6030, L_0x562b8d1a61a0, C4<0>, C4<0>;
v0x562b8c6b9890_0 .net "S", 0 0, L_0x562b8d1a60a0;  1 drivers
v0x562b8c6b8fa0_0 .net "a", 0 0, L_0x562b8d1a6310;  1 drivers
v0x562b8c6b8bf0_0 .net "b", 0 0, L_0x562b8d1a6440;  1 drivers
v0x562b8c6b8020_0 .net "cin", 0 0, L_0x562b8d1a5bd0;  alias, 1 drivers
v0x562b8c6b76a0_0 .net "cout", 0 0, L_0x562b8d1a6210;  alias, 1 drivers
v0x562b8c6b7200_0 .net "cout1", 0 0, L_0x562b8d1a6030;  1 drivers
v0x562b8c6b72a0_0 .net "cout2", 0 0, L_0x562b8d1a61a0;  1 drivers
v0x562b8c677830_0 .net "s1", 0 0, L_0x562b8d1a5fc0;  1 drivers
S_0x562b8c08cb20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c08f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a5fc0 .functor XOR 1, L_0x562b8d1a6310, L_0x562b8d1a6440, C4<0>, C4<0>;
L_0x562b8d1a6030 .functor AND 1, L_0x562b8d1a6310, L_0x562b8d1a6440, C4<1>, C4<1>;
v0x562b8c6bf080_0 .net "S", 0 0, L_0x562b8d1a5fc0;  alias, 1 drivers
v0x562b8c6bf140_0 .net "a", 0 0, L_0x562b8d1a6310;  alias, 1 drivers
v0x562b8c6be4b0_0 .net "b", 0 0, L_0x562b8d1a6440;  alias, 1 drivers
v0x562b8c6bdb30_0 .net "cout", 0 0, L_0x562b8d1a6030;  alias, 1 drivers
S_0x562b8c08a3f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c08f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a60a0 .functor XOR 1, L_0x562b8d1a5bd0, L_0x562b8d1a5fc0, C4<0>, C4<0>;
L_0x562b8d1a61a0 .functor AND 1, L_0x562b8d1a5bd0, L_0x562b8d1a5fc0, C4<1>, C4<1>;
v0x562b8c6bd690_0 .net "S", 0 0, L_0x562b8d1a60a0;  alias, 1 drivers
v0x562b8c6bd750_0 .net "a", 0 0, L_0x562b8d1a5bd0;  alias, 1 drivers
v0x562b8c6ba960_0 .net "b", 0 0, L_0x562b8d1a5fc0;  alias, 1 drivers
v0x562b8c6b9fe0_0 .net "cout", 0 0, L_0x562b8d1a61a0;  alias, 1 drivers
S_0x562b8c06e590 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c0b25a0;
 .timescale 0 0;
P_0x562b8c6b8cf0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c06be00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c06e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a67c0 .functor OR 1, L_0x562b8d1a65e0, L_0x562b8d1a6750, C4<0>, C4<0>;
v0x562b8c67ee80_0 .net "S", 0 0, L_0x562b8d1a6650;  1 drivers
v0x562b8c66f000_0 .net "a", 0 0, L_0x562b8d1a6880;  1 drivers
v0x562b8c6a9310_0 .net "b", 0 0, L_0x562b8d1a69b0;  1 drivers
v0x562b8c6a7260_0 .net "cin", 0 0, L_0x562b8d1a6210;  alias, 1 drivers
v0x562b8c6a68e0_0 .net "cout", 0 0, L_0x562b8d1a67c0;  alias, 1 drivers
v0x562b8c6a4b30_0 .net "cout1", 0 0, L_0x562b8d1a65e0;  1 drivers
v0x562b8c6a4bd0_0 .net "cout2", 0 0, L_0x562b8d1a6750;  1 drivers
v0x562b8c6a41b0_0 .net "s1", 0 0, L_0x562b8d1a6570;  1 drivers
S_0x562b8c087020 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c06be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a6570 .functor XOR 1, L_0x562b8d1a6880, L_0x562b8d1a69b0, C4<0>, C4<0>;
L_0x562b8d1a65e0 .functor AND 1, L_0x562b8d1a6880, L_0x562b8d1a69b0, C4<1>, C4<1>;
v0x562b8c6708d0_0 .net "S", 0 0, L_0x562b8d1a6570;  alias, 1 drivers
v0x562b8c670970_0 .net "a", 0 0, L_0x562b8d1a6880;  alias, 1 drivers
v0x562b8c6704f0_0 .net "b", 0 0, L_0x562b8d1a69b0;  alias, 1 drivers
v0x562b8c69ec70_0 .net "cout", 0 0, L_0x562b8d1a65e0;  alias, 1 drivers
S_0x562b8c084850 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c06be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a6650 .functor XOR 1, L_0x562b8d1a6210, L_0x562b8d1a6570, C4<0>, C4<0>;
L_0x562b8d1a6750 .functor AND 1, L_0x562b8d1a6210, L_0x562b8d1a6570, C4<1>, C4<1>;
v0x562b8c693e50_0 .net "S", 0 0, L_0x562b8d1a6650;  alias, 1 drivers
v0x562b8c693ef0_0 .net "a", 0 0, L_0x562b8d1a6210;  alias, 1 drivers
v0x562b8c692c10_0 .net "b", 0 0, L_0x562b8d1a6570;  alias, 1 drivers
v0x562b8c68cc60_0 .net "cout", 0 0, L_0x562b8d1a6750;  alias, 1 drivers
S_0x562b8c082120 .scope module, "ins12" "karatsuba_2" 3 105, 3 73 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d1aad50 .functor XOR 1, L_0x562b8d1a7e00, L_0x562b8d1a9000, C4<0>, C4<0>;
v0x562b8c5a47a0_0 .net "X", 1 0, L_0x562b8d1b1590;  1 drivers
v0x562b8c5a43f0_0 .net "Y", 1 0, L_0x562b8d1b1630;  1 drivers
v0x562b8c5a3820_0 .net "Z", 3 0, L_0x562b8d1b1290;  alias, 1 drivers
v0x562b8c5a2ea0_0 .net *"_ivl_20", 0 0, L_0x562b8d1aad50;  1 drivers
L_0x7f38f70de668 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c5a2f60_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70de668;  1 drivers
L_0x7f38f70de6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c5a2a00_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70de6b0;  1 drivers
L_0x7f38f70de6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c5a0c50_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70de6f8;  1 drivers
L_0x7f38f70de740 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c59eb40_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70de740;  1 drivers
v0x562b8c59e1c0_0 .net "a", 0 0, L_0x562b8d1a7880;  1 drivers
v0x562b8c59e260_0 .net "a_abs", 0 0, L_0x562b8d1a8570;  1 drivers
v0x562b8c59d2d0_0 .net "b", 0 0, L_0x562b8d1a8a80;  1 drivers
v0x562b8c59d370_0 .net "b_abs", 0 0, L_0x562b8d1a9770;  1 drivers
v0x562b8c59cf20_0 .net "c1", 0 0, L_0x562b8d1ac010;  1 drivers
v0x562b8c59c350_0 .net "c2", 0 0, L_0x562b8d1ad1c0;  1 drivers
v0x562b8c59c3f0_0 .net "c3", 0 0, L_0x562b8d1af490;  1 drivers
v0x562b8c59b9d0_0 .net "c4", 0 0, L_0x562b8d1b1500;  1 drivers
v0x562b8c59ba70_0 .net "neg_a", 0 0, L_0x562b8d1a7e00;  1 drivers
v0x562b8c59af10_0 .net "neg_b", 0 0, L_0x562b8d1a9000;  1 drivers
v0x562b8c59afb0_0 .net "temp", 3 0, L_0x562b8d1af360;  1 drivers
v0x562b8c598e00_0 .net "term1", 3 0, L_0x562b8d1ad250;  1 drivers
v0x562b8c598ea0_0 .net "term2", 3 0, L_0x562b8d1ad2f0;  1 drivers
v0x562b8c598480_0 .net "term3", 3 0, L_0x562b8d1ad430;  1 drivers
v0x562b8c597590_0 .net "z0", 1 0, L_0x562b8d1a7270;  1 drivers
v0x562b8c5971e0_0 .net "z1", 1 0, L_0x562b8d1acfe0;  1 drivers
v0x562b8c597280_0 .net "z1_1", 1 0, L_0x562b8d1aadc0;  1 drivers
v0x562b8c596610_0 .net "z1_2", 1 0, L_0x562b8d1abee0;  1 drivers
v0x562b8c595c90_0 .net "z1_3", 1 0, L_0x562b8d1a9c10;  1 drivers
v0x562b8c5957f0_0 .net "z1_4", 1 0, L_0x562b8d1aabd0;  1 drivers
v0x562b8c58e520_0 .net "z2", 1 0, L_0x562b8d1a6f80;  1 drivers
L_0x562b8d1a7020 .part L_0x562b8d1b1590, 1, 1;
L_0x562b8d1a7110 .part L_0x562b8d1b1630, 1, 1;
L_0x562b8d1a73b0 .part L_0x562b8d1b1590, 0, 1;
L_0x562b8d1a74f0 .part L_0x562b8d1b1630, 0, 1;
L_0x562b8d1a8610 .part L_0x562b8d1b1590, 0, 1;
L_0x562b8d1a86b0 .part L_0x562b8d1b1590, 1, 1;
L_0x562b8d1a9810 .part L_0x562b8d1b1630, 1, 1;
L_0x562b8d1a98b0 .part L_0x562b8d1b1630, 0, 1;
L_0x562b8d1aadc0 .functor MUXZ 2, L_0x562b8d1a9c10, L_0x562b8d1aabd0, L_0x562b8d1aad50, C4<>;
L_0x562b8d1ad250 .concat [ 2 2 0 0], L_0x562b8d1a7270, L_0x7f38f70de668;
L_0x562b8d1ad2f0 .concat [ 1 2 1 0], L_0x7f38f70de6f8, L_0x562b8d1acfe0, L_0x7f38f70de6b0;
L_0x562b8d1ad430 .concat [ 2 2 0 0], L_0x7f38f70de740, L_0x562b8d1a6f80;
S_0x562b8c07f9f0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c1fad30 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1a7b90 .functor NOT 1, L_0x562b8d1a86b0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70de428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a7ca0 .functor BUFZ 1, L_0x7f38f70de428, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a7e00 .functor NOT 1, L_0x562b8d1a7d60, C4<0>, C4<0>, C4<0>;
v0x562b8c676d60_0 .net "D", 0 0, L_0x562b8d1a7880;  alias, 1 drivers
v0x562b8c676e00_0 .net *"_ivl_9", 0 0, L_0x562b8d1a7ca0;  1 drivers
v0x562b8c673ab0_0 .net "a", 0 0, L_0x562b8d1a8610;  1 drivers
v0x562b8c676590_0 .net "abs_D", 0 0, L_0x562b8d1a8570;  alias, 1 drivers
v0x562b8c676650_0 .net "b", 0 0, L_0x562b8d1a86b0;  1 drivers
v0x562b8c674e70_0 .net "b_comp", 0 0, L_0x562b8d1a7b90;  1 drivers
v0x562b8c6744f0_0 .net "carry", 1 0, L_0x562b8d1a7c00;  1 drivers
v0x562b8c674050_0 .net "cin", 0 0, L_0x7f38f70de428;  1 drivers
v0x562b8c674110_0 .net "is_pos", 0 0, L_0x562b8d1a7d60;  1 drivers
v0x562b8c672610_0 .net "negative", 0 0, L_0x562b8d1a7e00;  alias, 1 drivers
v0x562b8c6726b0_0 .net "twos", 0 0, L_0x562b8d1a8180;  1 drivers
L_0x562b8d1a7a60 .part L_0x562b8d1a7c00, 0, 1;
L_0x562b8d1a7c00 .concat8 [ 1 1 0 0], L_0x562b8d1a7ca0, L_0x562b8d1a79f0;
L_0x562b8d1a7d60 .part L_0x562b8d1a7c00, 1, 1;
L_0x562b8d1a8570 .functor MUXZ 1, L_0x562b8d1a8180, L_0x562b8d1a7880, L_0x562b8d1a7d60, C4<>;
S_0x562b8c07acb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c07f9f0;
 .timescale 0 0;
P_0x562b8c800f50 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c078520 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c07acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a79f0 .functor OR 1, L_0x562b8d1a76a0, L_0x562b8d1a7980, C4<0>, C4<0>;
v0x562b8c68d3c0_0 .net "S", 0 0, L_0x562b8d1a7880;  alias, 1 drivers
v0x562b8c68d480_0 .net "a", 0 0, L_0x562b8d1a8610;  alias, 1 drivers
v0x562b8c68cfc0_0 .net "b", 0 0, L_0x562b8d1a7b90;  alias, 1 drivers
v0x562b8c68c900_0 .net "cin", 0 0, L_0x562b8d1a7a60;  1 drivers
v0x562b8c68a7f0_0 .net "cout", 0 0, L_0x562b8d1a79f0;  1 drivers
v0x562b8c689e70_0 .net "cout1", 0 0, L_0x562b8d1a76a0;  1 drivers
v0x562b8c689f10_0 .net "cout2", 0 0, L_0x562b8d1a7980;  1 drivers
v0x562b8c688f80_0 .net "s1", 0 0, L_0x562b8d1a7630;  1 drivers
S_0x562b8c074f70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c078520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a7630 .functor XOR 1, L_0x562b8d1a8610, L_0x562b8d1a7b90, C4<0>, C4<0>;
L_0x562b8d1a76a0 .functor AND 1, L_0x562b8d1a8610, L_0x562b8d1a7b90, C4<1>, C4<1>;
v0x562b8c6926e0_0 .net "S", 0 0, L_0x562b8d1a7630;  alias, 1 drivers
v0x562b8c690530_0 .net "a", 0 0, L_0x562b8d1a8610;  alias, 1 drivers
v0x562b8c6905d0_0 .net "b", 0 0, L_0x562b8d1a7b90;  alias, 1 drivers
v0x562b8c68fbb0_0 .net "cout", 0 0, L_0x562b8d1a76a0;  alias, 1 drivers
S_0x562b8c0727e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c078520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a7880 .functor XOR 1, L_0x562b8d1a7a60, L_0x562b8d1a7630, C4<0>, C4<0>;
L_0x562b8d1a7980 .functor AND 1, L_0x562b8d1a7a60, L_0x562b8d1a7630, C4<1>, C4<1>;
v0x562b8c68ecc0_0 .net "S", 0 0, L_0x562b8d1a7880;  alias, 1 drivers
v0x562b8c68ed60_0 .net "a", 0 0, L_0x562b8d1a7a60;  alias, 1 drivers
v0x562b8c68e910_0 .net "b", 0 0, L_0x562b8d1a7630;  alias, 1 drivers
v0x562b8c68dd40_0 .net "cout", 0 0, L_0x562b8d1a7980;  alias, 1 drivers
S_0x562b8c066310 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c07f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c68d0c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1a7f10 .functor NOT 1, L_0x562b8d1a7880, C4<0>, C4<0>, C4<0>;
v0x562b8c66ea10_0 .net "cout", 0 0, L_0x562b8d1a8460;  1 drivers
v0x562b8c66ead0_0 .net "i", 0 0, L_0x562b8d1a7880;  alias, 1 drivers
v0x562b8c673720_0 .net "o", 0 0, L_0x562b8d1a8180;  alias, 1 drivers
v0x562b8c6737c0_0 .net "temp2", 0 0, L_0x562b8d1a7f10;  1 drivers
S_0x562b8c058440 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c066310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c7dd640 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70de3e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a83f0 .functor BUFZ 1, L_0x7f38f70de3e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a8460 .functor BUFZ 1, L_0x562b8d1a8380, C4<0>, C4<0>, C4<0>;
v0x562b8c679c60_0 .net "S", 0 0, L_0x562b8d1a8180;  alias, 1 drivers
v0x562b8c678fa0_0 .net "a", 0 0, L_0x562b8d1a7f10;  alias, 1 drivers
L_0x7f38f70de398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c678620_0 .net "b", 0 0, L_0x7f38f70de398;  1 drivers
v0x562b8c6786c0 .array "carry", 0 1;
v0x562b8c6786c0_0 .net v0x562b8c6786c0 0, 0 0, L_0x562b8d1a83f0; 1 drivers
v0x562b8c6786c0_1 .net v0x562b8c6786c0 1, 0 0, L_0x562b8d1a8380; 1 drivers
v0x562b8c678180_0 .net "cin", 0 0, L_0x7f38f70de3e0;  1 drivers
v0x562b8c66fde0_0 .net "cout", 0 0, L_0x562b8d1a8460;  alias, 1 drivers
S_0x562b8c05ecc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c058440;
 .timescale 0 0;
P_0x562b8c24a7a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c054eb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c05ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a8380 .functor OR 1, L_0x562b8d1a8080, L_0x562b8d1a8280, C4<0>, C4<0>;
v0x562b8c67e3b0_0 .net "S", 0 0, L_0x562b8d1a8180;  alias, 1 drivers
v0x562b8c67e470_0 .net "a", 0 0, L_0x562b8d1a7f10;  alias, 1 drivers
v0x562b8c67b100_0 .net "b", 0 0, L_0x7f38f70de398;  alias, 1 drivers
v0x562b8c67dbe0_0 .net "cin", 0 0, L_0x562b8d1a83f0;  alias, 1 drivers
v0x562b8c67c4c0_0 .net "cout", 0 0, L_0x562b8d1a8380;  alias, 1 drivers
v0x562b8c67c560_0 .net "cout1", 0 0, L_0x562b8d1a8080;  1 drivers
v0x562b8c67bb40_0 .net "cout2", 0 0, L_0x562b8d1a8280;  1 drivers
v0x562b8c67b6a0_0 .net "s1", 0 0, L_0x562b8d1a8010;  1 drivers
S_0x562b8c0527b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c054eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a8010 .functor XOR 1, L_0x562b8d1a7f10, L_0x7f38f70de398, C4<0>, C4<0>;
L_0x562b8d1a8080 .functor AND 1, L_0x562b8d1a7f10, L_0x7f38f70de398, C4<1>, C4<1>;
v0x562b8c688bd0_0 .net "S", 0 0, L_0x562b8d1a8010;  alias, 1 drivers
v0x562b8c688c70_0 .net "a", 0 0, L_0x562b8d1a7f10;  alias, 1 drivers
v0x562b8c688000_0 .net "b", 0 0, L_0x7f38f70de398;  alias, 1 drivers
v0x562b8c687680_0 .net "cout", 0 0, L_0x562b8d1a8080;  alias, 1 drivers
S_0x562b8c026190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c054eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a8180 .functor XOR 1, L_0x562b8d1a83f0, L_0x562b8d1a8010, C4<0>, C4<0>;
L_0x562b8d1a8280 .functor AND 1, L_0x562b8d1a83f0, L_0x562b8d1a8010, C4<1>, C4<1>;
v0x562b8c6871e0_0 .net "S", 0 0, L_0x562b8d1a8180;  alias, 1 drivers
v0x562b8c6872a0_0 .net "a", 0 0, L_0x562b8d1a83f0;  alias, 1 drivers
v0x562b8c67ff10_0 .net "b", 0 0, L_0x562b8d1a8010;  alias, 1 drivers
v0x562b8c67ad70_0 .net "cout", 0 0, L_0x562b8d1a8280;  alias, 1 drivers
S_0x562b8c03b540 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1a6f10 .functor AND 1, L_0x562b8d1a7020, L_0x562b8d1a7110, C4<1>, C4<1>;
v0x562b8c671950_0 .net "X", 0 0, L_0x562b8d1a7020;  1 drivers
v0x562b8c671a10_0 .net "Y", 0 0, L_0x562b8d1a7110;  1 drivers
v0x562b8c670fd0_0 .net "Z", 1 0, L_0x562b8d1a6f80;  alias, 1 drivers
L_0x7f38f70de308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c671070_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70de308;  1 drivers
v0x562b8c63bd90_0 .net "z", 0 0, L_0x562b8d1a6f10;  1 drivers
L_0x562b8d1a6f80 .concat [ 1 1 0 0], L_0x562b8d1a6f10, L_0x7f38f70de308;
S_0x562b8c038d70 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1a7200 .functor AND 1, L_0x562b8d1a73b0, L_0x562b8d1a74f0, C4<1>, C4<1>;
v0x562b8c634e30_0 .net "X", 0 0, L_0x562b8d1a73b0;  1 drivers
v0x562b8c634ed0_0 .net "Y", 0 0, L_0x562b8d1a74f0;  1 drivers
v0x562b8c634a50_0 .net "Z", 1 0, L_0x562b8d1a7270;  alias, 1 drivers
L_0x7f38f70de350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c634af0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70de350;  1 drivers
v0x562b8c6631d0_0 .net "z", 0 0, L_0x562b8d1a7200;  1 drivers
L_0x562b8d1a7270 .concat [ 1 1 0 0], L_0x562b8d1a7200, L_0x7f38f70de350;
S_0x562b8c036640 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c1c17d0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1a8d90 .functor NOT 1, L_0x562b8d1a98b0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70de500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a8ea0 .functor BUFZ 1, L_0x7f38f70de500, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a9000 .functor NOT 1, L_0x562b8d1a8f60, C4<0>, C4<0>, C4<0>;
v0x562b8c65bf60_0 .net "D", 0 0, L_0x562b8d1a8a80;  alias, 1 drivers
v0x562b8c65c000_0 .net *"_ivl_9", 0 0, L_0x562b8d1a8ea0;  1 drivers
v0x562b8c65b5e0_0 .net "a", 0 0, L_0x562b8d1a9810;  1 drivers
v0x562b8c65a6f0_0 .net "abs_D", 0 0, L_0x562b8d1a9770;  alias, 1 drivers
v0x562b8c65a7b0_0 .net "b", 0 0, L_0x562b8d1a98b0;  1 drivers
v0x562b8c65a340_0 .net "b_comp", 0 0, L_0x562b8d1a8d90;  1 drivers
v0x562b8c659770_0 .net "carry", 1 0, L_0x562b8d1a8e00;  1 drivers
v0x562b8c658df0_0 .net "cin", 0 0, L_0x7f38f70de500;  1 drivers
v0x562b8c658eb0_0 .net "is_pos", 0 0, L_0x562b8d1a8f60;  1 drivers
v0x562b8c658950_0 .net "negative", 0 0, L_0x562b8d1a9000;  alias, 1 drivers
v0x562b8c6589f0_0 .net "twos", 0 0, L_0x562b8d1a9380;  1 drivers
L_0x562b8d1a8c60 .part L_0x562b8d1a8e00, 0, 1;
L_0x562b8d1a8e00 .concat8 [ 1 1 0 0], L_0x562b8d1a8ea0, L_0x562b8d1a8bf0;
L_0x562b8d1a8f60 .part L_0x562b8d1a8e00, 1, 1;
L_0x562b8d1a9770 .functor MUXZ 1, L_0x562b8d1a9380, L_0x562b8d1a8a80, L_0x562b8d1a8f60, C4<>;
S_0x562b8c033f10 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c036640;
 .timescale 0 0;
P_0x562b8c1660d0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c0180b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c033f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a8bf0 .functor OR 1, L_0x562b8d1a88a0, L_0x562b8d1a8b80, C4<0>, C4<0>;
v0x562b8c66b7c0_0 .net "S", 0 0, L_0x562b8d1a8a80;  alias, 1 drivers
v0x562b8c66b880_0 .net "a", 0 0, L_0x562b8d1a9810;  alias, 1 drivers
v0x562b8c66ae40_0 .net "b", 0 0, L_0x562b8d1a8d90;  alias, 1 drivers
v0x562b8c669090_0 .net "cin", 0 0, L_0x562b8d1a8c60;  1 drivers
v0x562b8c668710_0 .net "cout", 0 0, L_0x562b8d1a8bf0;  1 drivers
v0x562b8c666960_0 .net "cout1", 0 0, L_0x562b8d1a88a0;  1 drivers
v0x562b8c666a00_0 .net "cout2", 0 0, L_0x562b8d1a8b80;  1 drivers
v0x562b8c665fe0_0 .net "s1", 0 0, L_0x562b8d1a8830;  1 drivers
S_0x562b8c015920 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0180b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a8830 .functor XOR 1, L_0x562b8d1a9810, L_0x562b8d1a8d90, C4<0>, C4<0>;
L_0x562b8d1a88a0 .functor AND 1, L_0x562b8d1a9810, L_0x562b8d1a8d90, C4<1>, C4<1>;
v0x562b8c658450_0 .net "S", 0 0, L_0x562b8d1a8830;  alias, 1 drivers
v0x562b8c657170_0 .net "a", 0 0, L_0x562b8d1a9810;  alias, 1 drivers
v0x562b8c657210_0 .net "b", 0 0, L_0x562b8d1a8d90;  alias, 1 drivers
v0x562b8c6511c0_0 .net "cout", 0 0, L_0x562b8d1a88a0;  alias, 1 drivers
S_0x562b8c030b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0180b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a8a80 .functor XOR 1, L_0x562b8d1a8c60, L_0x562b8d1a8830, C4<0>, C4<0>;
L_0x562b8d1a8b80 .functor AND 1, L_0x562b8d1a8c60, L_0x562b8d1a8830, C4<1>, C4<1>;
v0x562b8c6433e0_0 .net "S", 0 0, L_0x562b8d1a8a80;  alias, 1 drivers
v0x562b8c643480_0 .net "a", 0 0, L_0x562b8d1a8c60;  alias, 1 drivers
v0x562b8c633560_0 .net "b", 0 0, L_0x562b8d1a8830;  alias, 1 drivers
v0x562b8c66d870_0 .net "cout", 0 0, L_0x562b8d1a8b80;  alias, 1 drivers
S_0x562b8c02e370 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c036640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c66af40 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1a9110 .functor NOT 1, L_0x562b8d1a8a80, C4<0>, C4<0>, C4<0>;
v0x562b8c65e690_0 .net "cout", 0 0, L_0x562b8d1a9660;  1 drivers
v0x562b8c65e750_0 .net "i", 0 0, L_0x562b8d1a8a80;  alias, 1 drivers
v0x562b8c65dd10_0 .net "o", 0 0, L_0x562b8d1a9380;  alias, 1 drivers
v0x562b8c65ddb0_0 .net "temp2", 0 0, L_0x562b8d1a9110;  1 drivers
S_0x562b8c02bc40 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c02e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c107710 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70de4b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a95f0 .functor BUFZ 1, L_0x7f38f70de4b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1a9660 .functor BUFZ 1, L_0x562b8d1a9580, C4<0>, C4<0>, C4<0>;
v0x562b8c645200_0 .net "S", 0 0, L_0x562b8d1a9380;  alias, 1 drivers
v0x562b8c644d60_0 .net "a", 0 0, L_0x562b8d1a9110;  alias, 1 drivers
L_0x7f38f70de470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c662e70_0 .net "b", 0 0, L_0x7f38f70de470;  1 drivers
v0x562b8c662f10 .array "carry", 0 1;
v0x562b8c662f10_0 .net v0x562b8c662f10 0, 0 0, L_0x562b8d1a95f0; 1 drivers
v0x562b8c662f10_1 .net v0x562b8c662f10 1, 0 0, L_0x562b8d1a9580; 1 drivers
v0x562b8c660dc0_0 .net "cin", 0 0, L_0x7f38f70de4b8;  1 drivers
v0x562b8c660440_0 .net "cout", 0 0, L_0x562b8d1a9660;  alias, 1 drivers
S_0x562b8c029510 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c02bc40;
 .timescale 0 0;
P_0x562b8c1569c0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c0247d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c029510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1a9580 .functor OR 1, L_0x562b8d1a9280, L_0x562b8d1a9480, C4<0>, C4<0>;
v0x562b8c64a480_0 .net "S", 0 0, L_0x562b8d1a9380;  alias, 1 drivers
v0x562b8c64a540_0 .net "a", 0 0, L_0x562b8d1a9110;  alias, 1 drivers
v0x562b8c648370_0 .net "b", 0 0, L_0x7f38f70de470;  alias, 1 drivers
v0x562b8c6479f0_0 .net "cin", 0 0, L_0x562b8d1a95f0;  alias, 1 drivers
v0x562b8c646b00_0 .net "cout", 0 0, L_0x562b8d1a9580;  alias, 1 drivers
v0x562b8c646ba0_0 .net "cout1", 0 0, L_0x562b8d1a9280;  1 drivers
v0x562b8c646750_0 .net "cout2", 0 0, L_0x562b8d1a9480;  1 drivers
v0x562b8c645b80_0 .net "s1", 0 0, L_0x562b8d1a9210;  1 drivers
S_0x562b8c022040 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0247d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a9210 .functor XOR 1, L_0x562b8d1a9110, L_0x7f38f70de470, C4<0>, C4<0>;
L_0x562b8d1a9280 .functor AND 1, L_0x562b8d1a9110, L_0x7f38f70de470, C4<1>, C4<1>;
v0x562b8c6650f0_0 .net "S", 0 0, L_0x562b8d1a9210;  alias, 1 drivers
v0x562b8c665190_0 .net "a", 0 0, L_0x562b8d1a9110;  alias, 1 drivers
v0x562b8c664d40_0 .net "b", 0 0, L_0x7f38f70de470;  alias, 1 drivers
v0x562b8c664170_0 .net "cout", 0 0, L_0x562b8d1a9280;  alias, 1 drivers
S_0x562b8c01ea90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0247d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a9380 .functor XOR 1, L_0x562b8d1a95f0, L_0x562b8d1a9210, C4<0>, C4<0>;
L_0x562b8d1a9480 .functor AND 1, L_0x562b8d1a95f0, L_0x562b8d1a9210, C4<1>, C4<1>;
v0x562b8c663930_0 .net "S", 0 0, L_0x562b8d1a9380;  alias, 1 drivers
v0x562b8c6639f0_0 .net "a", 0 0, L_0x562b8d1a95f0;  alias, 1 drivers
v0x562b8c663530_0 .net "b", 0 0, L_0x562b8d1a9210;  alias, 1 drivers
v0x562b8c64abb0_0 .net "cout", 0 0, L_0x562b8d1a9480;  alias, 1 drivers
S_0x562b8c01c300 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1a9a80 .functor AND 1, L_0x562b8d1a8570, L_0x562b8d1a9770, C4<1>, C4<1>;
v0x562b8c656ba0_0 .net "X", 0 0, L_0x562b8d1a8570;  alias, 1 drivers
v0x562b8c656c40_0 .net "Y", 0 0, L_0x562b8d1a9770;  alias, 1 drivers
v0x562b8c654a90_0 .net "Z", 1 0, L_0x562b8d1a9c10;  alias, 1 drivers
L_0x7f38f70de548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c654b30_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70de548;  1 drivers
v0x562b8c654110_0 .net "z", 0 0, L_0x562b8d1a9a80;  1 drivers
L_0x562b8d1a9c10 .concat [ 1 1 0 0], L_0x562b8d1a9a80, L_0x7f38f70de548;
S_0x562b8c00fe30 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c017d90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70de620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1abf80 .functor BUFZ 1, L_0x7f38f70de620, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ac010 .functor BUFZ 1, L_0x562b8d1abbd0, C4<0>, C4<0>, C4<0>;
v0x562b8c634340_0 .net "S", 1 0, L_0x562b8d1abee0;  alias, 1 drivers
v0x562b8c632f70_0 .net "a", 1 0, L_0x562b8d1a7270;  alias, 1 drivers
v0x562b8c632760_0 .net "b", 1 0, L_0x562b8d1a6f80;  alias, 1 drivers
v0x562b8c637c80 .array "carry", 0 2;
v0x562b8c637c80_0 .net v0x562b8c637c80 0, 0 0, L_0x562b8d1abf80; 1 drivers
v0x562b8c637c80_1 .net v0x562b8c637c80 1, 0 0, L_0x562b8d1ab3e0; 1 drivers
v0x562b8c637c80_2 .net v0x562b8c637c80 2, 0 0, L_0x562b8d1abbd0; 1 drivers
v0x562b8c63b2c0_0 .net "cin", 0 0, L_0x7f38f70de620;  1 drivers
v0x562b8c638010_0 .net "cout", 0 0, L_0x562b8d1ac010;  alias, 1 drivers
L_0x562b8d1ab520 .part L_0x562b8d1a7270, 0, 1;
L_0x562b8d1ab700 .part L_0x562b8d1a6f80, 0, 1;
L_0x562b8d1abc80 .part L_0x562b8d1a7270, 1, 1;
L_0x562b8d1abdb0 .part L_0x562b8d1a6f80, 1, 1;
L_0x562b8d1abee0 .concat8 [ 1 1 0 0], L_0x562b8d1ab130, L_0x562b8d1aba00;
S_0x562b8c001f60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c00fe30;
 .timescale 0 0;
P_0x562b8bffa8e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c0087e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c001f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ab3e0 .functor OR 1, L_0x562b8d1ab050, L_0x562b8d1ab2c0, C4<0>, C4<0>;
v0x562b8c64ed50_0 .net "S", 0 0, L_0x562b8d1ab130;  1 drivers
v0x562b8c64ee10_0 .net "a", 0 0, L_0x562b8d1ab520;  1 drivers
v0x562b8c64e3d0_0 .net "b", 0 0, L_0x562b8d1ab700;  1 drivers
v0x562b8c64d4e0_0 .net "cin", 0 0, L_0x562b8d1abf80;  alias, 1 drivers
v0x562b8c64d130_0 .net "cout", 0 0, L_0x562b8d1ab3e0;  alias, 1 drivers
v0x562b8c64d1d0_0 .net "cout1", 0 0, L_0x562b8d1ab050;  1 drivers
v0x562b8c64c560_0 .net "cout2", 0 0, L_0x562b8d1ab2c0;  1 drivers
v0x562b8c64bbe0_0 .net "s1", 0 0, L_0x562b8d1aaf90;  1 drivers
S_0x562b8bfea6f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0087e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1aaf90 .functor XOR 1, L_0x562b8d1ab520, L_0x562b8d1ab700, C4<0>, C4<0>;
L_0x562b8d1ab050 .functor AND 1, L_0x562b8d1ab520, L_0x562b8d1ab700, C4<1>, C4<1>;
v0x562b8c653220_0 .net "S", 0 0, L_0x562b8d1aaf90;  alias, 1 drivers
v0x562b8c6532c0_0 .net "a", 0 0, L_0x562b8d1ab520;  alias, 1 drivers
v0x562b8c652e70_0 .net "b", 0 0, L_0x562b8d1ab700;  alias, 1 drivers
v0x562b8c6522a0_0 .net "cout", 0 0, L_0x562b8d1ab050;  alias, 1 drivers
S_0x562b8bfffaa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0087e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ab130 .functor XOR 1, L_0x562b8d1abf80, L_0x562b8d1aaf90, C4<0>, C4<0>;
L_0x562b8d1ab2c0 .functor AND 1, L_0x562b8d1abf80, L_0x562b8d1aaf90, C4<1>, C4<1>;
v0x562b8c651920_0 .net "S", 0 0, L_0x562b8d1ab130;  alias, 1 drivers
v0x562b8c6519e0_0 .net "a", 0 0, L_0x562b8d1abf80;  alias, 1 drivers
v0x562b8c651520_0 .net "b", 0 0, L_0x562b8d1aaf90;  alias, 1 drivers
v0x562b8c650e60_0 .net "cout", 0 0, L_0x562b8d1ab2c0;  alias, 1 drivers
S_0x562b8bffd2d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c00fe30;
 .timescale 0 0;
P_0x562b8c64e4d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8bffaba0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bffd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1abbd0 .functor OR 1, L_0x562b8d1ab970, L_0x562b8d1abb40, C4<0>, C4<0>;
v0x562b8c640a20_0 .net "S", 0 0, L_0x562b8d1aba00;  1 drivers
v0x562b8c6400a0_0 .net "a", 0 0, L_0x562b8d1abc80;  1 drivers
v0x562b8c63fc00_0 .net "b", 0 0, L_0x562b8d1abdb0;  1 drivers
v0x562b8c63e1c0_0 .net "cin", 0 0, L_0x562b8d1ab3e0;  alias, 1 drivers
v0x562b8c63d500_0 .net "cout", 0 0, L_0x562b8d1abbd0;  alias, 1 drivers
v0x562b8c63cb80_0 .net "cout1", 0 0, L_0x562b8d1ab970;  1 drivers
v0x562b8c63cc20_0 .net "cout2", 0 0, L_0x562b8d1abb40;  1 drivers
v0x562b8c63c6e0_0 .net "s1", 0 0, L_0x562b8d1ab8c0;  1 drivers
S_0x562b8bff8470 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bffaba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ab8c0 .functor XOR 1, L_0x562b8d1abc80, L_0x562b8d1abdb0, C4<0>, C4<0>;
L_0x562b8d1ab970 .functor AND 1, L_0x562b8d1abc80, L_0x562b8d1abdb0, C4<1>, C4<1>;
v0x562b8c64b740_0 .net "S", 0 0, L_0x562b8d1ab8c0;  alias, 1 drivers
v0x562b8c64b800_0 .net "a", 0 0, L_0x562b8d1abc80;  alias, 1 drivers
v0x562b8c644470_0 .net "b", 0 0, L_0x562b8d1abdb0;  alias, 1 drivers
v0x562b8c63f2d0_0 .net "cout", 0 0, L_0x562b8d1ab970;  alias, 1 drivers
S_0x562b8bfdc610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bffaba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1aba00 .functor XOR 1, L_0x562b8d1ab3e0, L_0x562b8d1ab8c0, C4<0>, C4<0>;
L_0x562b8d1abb40 .functor AND 1, L_0x562b8d1ab3e0, L_0x562b8d1ab8c0, C4<1>, C4<1>;
v0x562b8c642910_0 .net "S", 0 0, L_0x562b8d1aba00;  alias, 1 drivers
v0x562b8c6429d0_0 .net "a", 0 0, L_0x562b8d1ab3e0;  alias, 1 drivers
v0x562b8c63f660_0 .net "b", 0 0, L_0x562b8d1ab8c0;  alias, 1 drivers
v0x562b8c642140_0 .net "cout", 0 0, L_0x562b8d1abb40;  alias, 1 drivers
S_0x562b8bfd9e80 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c63fd00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d1ad080 .functor BUFZ 1, L_0x562b8d1ac010, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ad1c0 .functor BUFZ 1, L_0x562b8d1acc40, C4<0>, C4<0>, C4<0>;
v0x562b8c6315b0_0 .net "S", 1 0, L_0x562b8d1acfe0;  alias, 1 drivers
v0x562b8c6266d0_0 .net "a", 1 0, L_0x562b8d1abee0;  alias, 1 drivers
v0x562b8c630e80_0 .net "b", 1 0, L_0x562b8d1aadc0;  alias, 1 drivers
v0x562b8c62ee60 .array "carry", 0 2;
v0x562b8c62ee60_0 .net v0x562b8c62ee60 0, 0 0, L_0x562b8d1ad080; 1 drivers
v0x562b8c62ee60_1 .net v0x562b8c62ee60 1, 0 0, L_0x562b8d1ac4e0; 1 drivers
v0x562b8c62ee60_2 .net v0x562b8c62ee60 2, 0 0, L_0x562b8d1acc40; 1 drivers
v0x562b8c62e4e0_0 .net "cin", 0 0, L_0x562b8d1ac010;  alias, 1 drivers
v0x562b8c62e580_0 .net "cout", 0 0, L_0x562b8d1ad1c0;  alias, 1 drivers
L_0x562b8d1ac620 .part L_0x562b8d1abee0, 0, 1;
L_0x562b8d1ac800 .part L_0x562b8d1aadc0, 0, 1;
L_0x562b8d1accf0 .part L_0x562b8d1abee0, 1, 1;
L_0x562b8d1ace20 .part L_0x562b8d1aadc0, 1, 1;
L_0x562b8d1acfe0 .concat8 [ 1 1 0 0], L_0x562b8d1ac230, L_0x562b8d1aca70;
S_0x562b8bff50a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8bfd9e80;
 .timescale 0 0;
P_0x562b8cd163a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8bff28d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bff50a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ac4e0 .functor OR 1, L_0x562b8d1ac150, L_0x562b8d1ac3c0, C4<0>, C4<0>;
v0x562b8c635530_0 .net "S", 0 0, L_0x562b8d1ac230;  1 drivers
v0x562b8c6af8b0_0 .net "a", 0 0, L_0x562b8d1ac620;  1 drivers
v0x562b8c6b5f00_0 .net "b", 0 0, L_0x562b8d1ac800;  1 drivers
v0x562b8c6afc40_0 .net "cin", 0 0, L_0x562b8d1ad080;  alias, 1 drivers
v0x562b8c6b57d0_0 .net "cout", 0 0, L_0x562b8d1ac4e0;  alias, 1 drivers
v0x562b8c6b5870_0 .net "cout1", 0 0, L_0x562b8d1ac150;  1 drivers
v0x562b8c6b3750_0 .net "cout2", 0 0, L_0x562b8d1ac3c0;  1 drivers
v0x562b8c6b2dd0_0 .net "s1", 0 0, L_0x562b8d1ac0a0;  1 drivers
S_0x562b8bff01a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bff28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ac0a0 .functor XOR 1, L_0x562b8d1ac620, L_0x562b8d1ac800, C4<0>, C4<0>;
L_0x562b8d1ac150 .functor AND 1, L_0x562b8d1ac620, L_0x562b8d1ac800, C4<1>, C4<1>;
v0x562b8c63aaf0_0 .net "S", 0 0, L_0x562b8d1ac0a0;  alias, 1 drivers
v0x562b8c63abb0_0 .net "a", 0 0, L_0x562b8d1ac620;  alias, 1 drivers
v0x562b8c6393d0_0 .net "b", 0 0, L_0x562b8d1ac800;  alias, 1 drivers
v0x562b8c638a50_0 .net "cout", 0 0, L_0x562b8d1ac150;  alias, 1 drivers
S_0x562b8bfeda70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bff28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ac230 .functor XOR 1, L_0x562b8d1ad080, L_0x562b8d1ac0a0, C4<0>, C4<0>;
L_0x562b8d1ac3c0 .functor AND 1, L_0x562b8d1ad080, L_0x562b8d1ac0a0, C4<1>, C4<1>;
v0x562b8c6385b0_0 .net "S", 0 0, L_0x562b8d1ac230;  alias, 1 drivers
v0x562b8c638670_0 .net "a", 0 0, L_0x562b8d1ad080;  alias, 1 drivers
v0x562b8c636b70_0 .net "b", 0 0, L_0x562b8d1ac0a0;  alias, 1 drivers
v0x562b8c635eb0_0 .net "cout", 0 0, L_0x562b8d1ac3c0;  alias, 1 drivers
S_0x562b8bfe8d30 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8bfd9e80;
 .timescale 0 0;
P_0x562b8c6b6000 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8bfe65a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bfe8d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1acc40 .functor OR 1, L_0x562b8d1ac9e0, L_0x562b8d1acbb0, C4<0>, C4<0>;
v0x562b8c6aca90_0 .net "S", 0 0, L_0x562b8d1aca70;  1 drivers
v0x562b8c6ac340_0 .net "a", 0 0, L_0x562b8d1accf0;  1 drivers
v0x562b8c6aba50_0 .net "b", 0 0, L_0x562b8d1ace20;  1 drivers
v0x562b8c6ab6a0_0 .net "cin", 0 0, L_0x562b8d1ac4e0;  alias, 1 drivers
v0x562b8c6aaad0_0 .net "cout", 0 0, L_0x562b8d1acc40;  alias, 1 drivers
v0x562b8c6aa1f0_0 .net "cout1", 0 0, L_0x562b8d1ac9e0;  1 drivers
v0x562b8c6aa290_0 .net "cout2", 0 0, L_0x562b8d1acbb0;  1 drivers
v0x562b8c626340_0 .net "s1", 0 0, L_0x562b8d1ac930;  1 drivers
S_0x562b8bfe2ff0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bfe65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ac930 .functor XOR 1, L_0x562b8d1accf0, L_0x562b8d1ace20, C4<0>, C4<0>;
L_0x562b8d1ac9e0 .functor AND 1, L_0x562b8d1accf0, L_0x562b8d1ace20, C4<1>, C4<1>;
v0x562b8c6b1ee0_0 .net "S", 0 0, L_0x562b8d1ac930;  alias, 1 drivers
v0x562b8c6b1fa0_0 .net "a", 0 0, L_0x562b8d1accf0;  alias, 1 drivers
v0x562b8c6b1b30_0 .net "b", 0 0, L_0x562b8d1ace20;  alias, 1 drivers
v0x562b8c6b0f60_0 .net "cout", 0 0, L_0x562b8d1ac9e0;  alias, 1 drivers
S_0x562b8bfe0860 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bfe65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1aca70 .functor XOR 1, L_0x562b8d1ac4e0, L_0x562b8d1ac930, C4<0>, C4<0>;
L_0x562b8d1acbb0 .functor AND 1, L_0x562b8d1ac4e0, L_0x562b8d1ac930, C4<1>, C4<1>;
v0x562b8c6b05e0_0 .net "S", 0 0, L_0x562b8d1aca70;  alias, 1 drivers
v0x562b8c6b06a0_0 .net "a", 0 0, L_0x562b8d1ac4e0;  alias, 1 drivers
v0x562b8c6b0140_0 .net "b", 0 0, L_0x562b8d1ac930;  alias, 1 drivers
v0x562b8c6ad410_0 .net "cout", 0 0, L_0x562b8d1acbb0;  alias, 1 drivers
S_0x562b8bfd4390 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6abb50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70de788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1af400 .functor BUFZ 1, L_0x7f38f70de788, C4<0>, C4<0>, C4<0>;
L_0x562b8d1af490 .functor BUFZ 1, L_0x562b8d1aefb0, C4<0>, C4<0>, C4<0>;
v0x562b8c5ee850_0 .net "S", 3 0, L_0x562b8d1af360;  alias, 1 drivers
v0x562b8c5c2b30_0 .net "a", 3 0, L_0x562b8d1ad250;  alias, 1 drivers
v0x562b8c5c2400_0 .net "b", 3 0, L_0x562b8d1ad2f0;  alias, 1 drivers
v0x562b8c5c0350 .array "carry", 0 4;
v0x562b8c5c0350_0 .net v0x562b8c5c0350 0, 0 0, L_0x562b8d1af400; 1 drivers
v0x562b8c5c0350_1 .net v0x562b8c5c0350 1, 0 0, L_0x562b8d1ada80; 1 drivers
v0x562b8c5c0350_2 .net v0x562b8c5c0350 2, 0 0, L_0x562b8d1ae150; 1 drivers
v0x562b8c5c0350_3 .net v0x562b8c5c0350 3, 0 0, L_0x562b8d1ae900; 1 drivers
v0x562b8c5c0350_4 .net v0x562b8c5c0350 4, 0 0, L_0x562b8d1aefb0; 1 drivers
v0x562b8c5bf9d0_0 .net "cin", 0 0, L_0x7f38f70de788;  1 drivers
v0x562b8c5bdc20_0 .net "cout", 0 0, L_0x562b8d1af490;  alias, 1 drivers
L_0x562b8d1adbc0 .part L_0x562b8d1ad250, 0, 1;
L_0x562b8d1add10 .part L_0x562b8d1ad2f0, 0, 1;
L_0x562b8d1ae290 .part L_0x562b8d1ad250, 1, 1;
L_0x562b8d1ae450 .part L_0x562b8d1ad2f0, 1, 1;
L_0x562b8d1aea40 .part L_0x562b8d1ad250, 2, 1;
L_0x562b8d1aeb70 .part L_0x562b8d1ad2f0, 2, 1;
L_0x562b8d1af0b0 .part L_0x562b8d1ad250, 3, 1;
L_0x562b8d1af1e0 .part L_0x562b8d1ad2f0, 3, 1;
L_0x562b8d1af360 .concat8 [ 1 1 1 1], L_0x562b8d1ad7d0, L_0x562b8d1adf80, L_0x562b8d1ae730, L_0x562b8d1aede0;
S_0x562b8bfc6670 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8bfd4390;
 .timescale 0 0;
P_0x562b8cc438a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8bfccd40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bfc6670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ada80 .functor OR 1, L_0x562b8d1ad6f0, L_0x562b8d1ad960, C4<0>, C4<0>;
v0x562b8c627810_0 .net "S", 0 0, L_0x562b8d1ad7d0;  1 drivers
v0x562b8c6278d0_0 .net "a", 0 0, L_0x562b8d1adbc0;  1 drivers
v0x562b8c626fd0_0 .net "b", 0 0, L_0x562b8d1add10;  1 drivers
v0x562b8c626bd0_0 .net "cin", 0 0, L_0x562b8d1af400;  alias, 1 drivers
v0x562b8c624000_0 .net "cout", 0 0, L_0x562b8d1ada80;  alias, 1 drivers
v0x562b8c623680_0 .net "cout1", 0 0, L_0x562b8d1ad6f0;  1 drivers
v0x562b8c623720_0 .net "cout2", 0 0, L_0x562b8d1ad960;  1 drivers
v0x562b8c622f30_0 .net "s1", 0 0, L_0x562b8d1ad5e0;  1 drivers
S_0x562b8c047960 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bfccd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ad5e0 .functor XOR 1, L_0x562b8d1adbc0, L_0x562b8d1add10, C4<0>, C4<0>;
L_0x562b8d1ad6f0 .functor AND 1, L_0x562b8d1adbc0, L_0x562b8d1add10, C4<1>, C4<1>;
v0x562b8c62c730_0 .net "S", 0 0, L_0x562b8d1ad5e0;  alias, 1 drivers
v0x562b8c62c7d0_0 .net "a", 0 0, L_0x562b8d1adbc0;  alias, 1 drivers
v0x562b8c62bdb0_0 .net "b", 0 0, L_0x562b8d1add10;  alias, 1 drivers
v0x562b8c62a000_0 .net "cout", 0 0, L_0x562b8d1ad6f0;  alias, 1 drivers
S_0x562b8c045260 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bfccd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ad7d0 .functor XOR 1, L_0x562b8d1af400, L_0x562b8d1ad5e0, C4<0>, C4<0>;
L_0x562b8d1ad960 .functor AND 1, L_0x562b8d1af400, L_0x562b8d1ad5e0, C4<1>, C4<1>;
v0x562b8c629680_0 .net "S", 0 0, L_0x562b8d1ad7d0;  alias, 1 drivers
v0x562b8c629720_0 .net "a", 0 0, L_0x562b8d1af400;  alias, 1 drivers
v0x562b8c628790_0 .net "b", 0 0, L_0x562b8d1ad5e0;  alias, 1 drivers
v0x562b8c6283e0_0 .net "cout", 0 0, L_0x562b8d1ad960;  alias, 1 drivers
S_0x562b8c20de70 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8bfd4390;
 .timescale 0 0;
P_0x562b8c6270d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c20b730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c20de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ae150 .functor OR 1, L_0x562b8d1adef0, L_0x562b8d1ae0c0, C4<0>, C4<0>;
v0x562b8c61e580_0 .net "S", 0 0, L_0x562b8d1adf80;  1 drivers
v0x562b8c61de30_0 .net "a", 0 0, L_0x562b8d1ae290;  1 drivers
v0x562b8c61d540_0 .net "b", 0 0, L_0x562b8d1ae450;  1 drivers
v0x562b8c61d190_0 .net "cin", 0 0, L_0x562b8d1ada80;  alias, 1 drivers
v0x562b8c61c5c0_0 .net "cout", 0 0, L_0x562b8d1ae150;  alias, 1 drivers
v0x562b8c61bc40_0 .net "cout1", 0 0, L_0x562b8d1adef0;  1 drivers
v0x562b8c61bce0_0 .net "cout2", 0 0, L_0x562b8d1ae0c0;  1 drivers
v0x562b8c61b7a0_0 .net "s1", 0 0, L_0x562b8d1ade40;  1 drivers
S_0x562b8c209000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c20b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ade40 .functor XOR 1, L_0x562b8d1ae290, L_0x562b8d1ae450, C4<0>, C4<0>;
L_0x562b8d1adef0 .functor AND 1, L_0x562b8d1ae290, L_0x562b8d1ae450, C4<1>, C4<1>;
v0x562b8c6226d0_0 .net "S", 0 0, L_0x562b8d1ade40;  alias, 1 drivers
v0x562b8c622790_0 .net "a", 0 0, L_0x562b8d1ae290;  alias, 1 drivers
v0x562b8c621780_0 .net "b", 0 0, L_0x562b8d1ae450;  alias, 1 drivers
v0x562b8c620e00_0 .net "cout", 0 0, L_0x562b8d1adef0;  alias, 1 drivers
S_0x562b8c2068d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c20b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1adf80 .functor XOR 1, L_0x562b8d1ada80, L_0x562b8d1ade40, C4<0>, C4<0>;
L_0x562b8d1ae0c0 .functor AND 1, L_0x562b8d1ada80, L_0x562b8d1ade40, C4<1>, C4<1>;
v0x562b8c6206b0_0 .net "S", 0 0, L_0x562b8d1adf80;  alias, 1 drivers
v0x562b8c620770_0 .net "a", 0 0, L_0x562b8d1ada80;  alias, 1 drivers
v0x562b8c61fe50_0 .net "b", 0 0, L_0x562b8d1ade40;  alias, 1 drivers
v0x562b8c61ef00_0 .net "cout", 0 0, L_0x562b8d1ae0c0;  alias, 1 drivers
S_0x562b8c8045e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8bfd4390;
 .timescale 0 0;
P_0x562b8c61d640 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c801db0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8045e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ae900 .functor OR 1, L_0x562b8d1ae6a0, L_0x562b8d1ae870, C4<0>, C4<0>;
v0x562b8c525ff0_0 .net "S", 0 0, L_0x562b8d1ae730;  1 drivers
v0x562b8c602600_0 .net "a", 0 0, L_0x562b8d1aea40;  1 drivers
v0x562b8c6005c0_0 .net "b", 0 0, L_0x562b8d1aeb70;  1 drivers
v0x562b8c5ffc40_0 .net "cin", 0 0, L_0x562b8d1ae150;  alias, 1 drivers
v0x562b8c5fde90_0 .net "cout", 0 0, L_0x562b8d1ae900;  alias, 1 drivers
v0x562b8c5fd510_0 .net "cout1", 0 0, L_0x562b8d1ae6a0;  1 drivers
v0x562b8c5fd5b0_0 .net "cout2", 0 0, L_0x562b8d1ae870;  1 drivers
v0x562b8c5fb760_0 .net "s1", 0 0, L_0x562b8d1ae610;  1 drivers
S_0x562b8c7ff680 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c801db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ae610 .functor XOR 1, L_0x562b8d1aea40, L_0x562b8d1aeb70, C4<0>, C4<0>;
L_0x562b8d1ae6a0 .functor AND 1, L_0x562b8d1aea40, L_0x562b8d1aeb70, C4<1>, C4<1>;
v0x562b8c561d00_0 .net "S", 0 0, L_0x562b8d1ae610;  alias, 1 drivers
v0x562b8c561dc0_0 .net "a", 0 0, L_0x562b8d1aea40;  alias, 1 drivers
v0x562b8c5ee590_0 .net "b", 0 0, L_0x562b8d1aeb70;  alias, 1 drivers
v0x562b8c5d9b70_0 .net "cout", 0 0, L_0x562b8d1ae6a0;  alias, 1 drivers
S_0x562b8c7fcf50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c801db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ae730 .functor XOR 1, L_0x562b8d1ae150, L_0x562b8d1ae610, C4<0>, C4<0>;
L_0x562b8d1ae870 .functor AND 1, L_0x562b8d1ae150, L_0x562b8d1ae610, C4<1>, C4<1>;
v0x562b8c526290_0 .net "S", 0 0, L_0x562b8d1ae730;  alias, 1 drivers
v0x562b8c526350_0 .net "a", 0 0, L_0x562b8d1ae150;  alias, 1 drivers
v0x562b8c5d8a70_0 .net "b", 0 0, L_0x562b8d1ae610;  alias, 1 drivers
v0x562b8c5cde00_0 .net "cout", 0 0, L_0x562b8d1ae870;  alias, 1 drivers
S_0x562b8c7fa820 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8bfd4390;
 .timescale 0 0;
P_0x562b8c6006c0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c7f80f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7fa820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1aefb0 .functor OR 1, L_0x562b8d1aed50, L_0x562b8d1aef20, C4<0>, C4<0>;
v0x562b8c5f3850_0 .net "S", 0 0, L_0x562b8d1aede0;  1 drivers
v0x562b8c5f1aa0_0 .net "a", 0 0, L_0x562b8d1af0b0;  1 drivers
v0x562b8c5f1120_0 .net "b", 0 0, L_0x562b8d1af1e0;  1 drivers
v0x562b8c5f0230_0 .net "cin", 0 0, L_0x562b8d1ae900;  alias, 1 drivers
v0x562b8c5efe80_0 .net "cout", 0 0, L_0x562b8d1aefb0;  alias, 1 drivers
v0x562b8c5ef490_0 .net "cout1", 0 0, L_0x562b8d1aed50;  1 drivers
v0x562b8c5ef530_0 .net "cout2", 0 0, L_0x562b8d1aef20;  1 drivers
v0x562b8c5eec50_0 .net "s1", 0 0, L_0x562b8d1aeca0;  1 drivers
S_0x562b8c7f59c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7f80f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1aeca0 .functor XOR 1, L_0x562b8d1af0b0, L_0x562b8d1af1e0, C4<0>, C4<0>;
L_0x562b8d1aed50 .functor AND 1, L_0x562b8d1af0b0, L_0x562b8d1af1e0, C4<1>, C4<1>;
v0x562b8c5fade0_0 .net "S", 0 0, L_0x562b8d1aeca0;  alias, 1 drivers
v0x562b8c5fae80_0 .net "a", 0 0, L_0x562b8d1af0b0;  alias, 1 drivers
v0x562b8c5f9030_0 .net "b", 0 0, L_0x562b8d1af1e0;  alias, 1 drivers
v0x562b8c5f86b0_0 .net "cout", 0 0, L_0x562b8d1aed50;  alias, 1 drivers
S_0x562b8c7f3290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7f80f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1aede0 .functor XOR 1, L_0x562b8d1ae900, L_0x562b8d1aeca0, C4<0>, C4<0>;
L_0x562b8d1aef20 .functor AND 1, L_0x562b8d1ae900, L_0x562b8d1aeca0, C4<1>, C4<1>;
v0x562b8c5f6900_0 .net "S", 0 0, L_0x562b8d1aede0;  alias, 1 drivers
v0x562b8c5f69a0_0 .net "a", 0 0, L_0x562b8d1ae900;  alias, 1 drivers
v0x562b8c5f5f80_0 .net "b", 0 0, L_0x562b8d1aeca0;  alias, 1 drivers
v0x562b8c5f41d0_0 .net "cout", 0 0, L_0x562b8d1aef20;  alias, 1 drivers
S_0x562b8cbc0160 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c068820 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1a9d50 .functor NOT 2, L_0x562b8d1a9c10, C4<00>, C4<00>, C4<00>;
v0x562b8c5d63f0_0 .net "cout", 0 0, L_0x562b8d1aace0;  1 drivers
v0x562b8c5d5a70_0 .net "i", 1 0, L_0x562b8d1a9c10;  alias, 1 drivers
v0x562b8c5d3cc0_0 .net "o", 1 0, L_0x562b8d1aabd0;  alias, 1 drivers
v0x562b8c5d3340_0 .net "temp2", 1 0, L_0x562b8d1a9d50;  1 drivers
S_0x562b8cbe9510 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cbc0160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cc9a860 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70de5d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1aac70 .functor BUFZ 1, L_0x7f38f70de5d8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1aace0 .functor BUFZ 1, L_0x562b8d1aa820, C4<0>, C4<0>, C4<0>;
v0x562b8c5dbb00_0 .net "S", 1 0, L_0x562b8d1aabd0;  alias, 1 drivers
v0x562b8c5daf30_0 .net "a", 1 0, L_0x562b8d1a9d50;  alias, 1 drivers
L_0x7f38f70de590 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c5da5b0_0 .net "b", 1 0, L_0x7f38f70de590;  1 drivers
v0x562b8c5da110 .array "carry", 0 2;
v0x562b8c5da110_0 .net v0x562b8c5da110 0, 0 0, L_0x562b8d1aac70; 1 drivers
v0x562b8c5da110_1 .net v0x562b8c5da110 1, 0 0, L_0x562b8d1aa270; 1 drivers
v0x562b8c5da110_2 .net v0x562b8c5da110 2, 0 0, L_0x562b8d1aa820; 1 drivers
v0x562b8c5d84a0_0 .net "cin", 0 0, L_0x7f38f70de5d8;  1 drivers
v0x562b8c5d8540_0 .net "cout", 0 0, L_0x562b8d1aace0;  alias, 1 drivers
L_0x562b8d1aa370 .part L_0x562b8d1a9d50, 0, 1;
L_0x562b8d1aa4a0 .part L_0x7f38f70de590, 0, 1;
L_0x562b8d1aa8e0 .part L_0x562b8d1a9d50, 1, 1;
L_0x562b8d1aaaa0 .part L_0x7f38f70de590, 1, 1;
L_0x562b8d1aabd0 .concat8 [ 1 1 0 0], L_0x562b8d1aa020, L_0x562b8d1aa6b0;
S_0x562b8cbd5190 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cbe9510;
 .timescale 0 0;
P_0x562b8cc8d4f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cbaa200 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbd5190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1aa270 .functor OR 1, L_0x562b8d1a9f60, L_0x562b8d1aa170, C4<0>, C4<0>;
v0x562b8c5b84c0_0 .net "S", 0 0, L_0x562b8d1aa020;  1 drivers
v0x562b8c5b8580_0 .net "a", 0 0, L_0x562b8d1aa370;  1 drivers
v0x562b8c5b80c0_0 .net "b", 0 0, L_0x562b8d1aa4a0;  1 drivers
v0x562b8c5ee280_0 .net "cin", 0 0, L_0x562b8d1aac70;  alias, 1 drivers
v0x562b8c5ec240_0 .net "cout", 0 0, L_0x562b8d1aa270;  alias, 1 drivers
v0x562b8c5eb8c0_0 .net "cout1", 0 0, L_0x562b8d1a9f60;  1 drivers
v0x562b8c5eb960_0 .net "cout2", 0 0, L_0x562b8d1aa170;  1 drivers
v0x562b8c5e9b10_0 .net "s1", 0 0, L_0x562b8d1a9ea0;  1 drivers
S_0x562b8cb69f60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbaa200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1a9ea0 .functor XOR 1, L_0x562b8d1aa370, L_0x562b8d1aa4a0, C4<0>, C4<0>;
L_0x562b8d1a9f60 .functor AND 1, L_0x562b8d1aa370, L_0x562b8d1aa4a0, C4<1>, C4<1>;
v0x562b8c5bd2a0_0 .net "S", 0 0, L_0x562b8d1a9ea0;  alias, 1 drivers
v0x562b8c5bd340_0 .net "a", 0 0, L_0x562b8d1aa370;  alias, 1 drivers
v0x562b8c5bb4f0_0 .net "b", 0 0, L_0x562b8d1aa4a0;  alias, 1 drivers
v0x562b8c5bab70_0 .net "cout", 0 0, L_0x562b8d1a9f60;  alias, 1 drivers
S_0x562b8cb95e80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbaa200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1aa020 .functor XOR 1, L_0x562b8d1aac70, L_0x562b8d1a9ea0, C4<0>, C4<0>;
L_0x562b8d1aa170 .functor AND 1, L_0x562b8d1aac70, L_0x562b8d1a9ea0, C4<1>, C4<1>;
v0x562b8c5b9c80_0 .net "S", 0 0, L_0x562b8d1aa020;  alias, 1 drivers
v0x562b8c5b9d20_0 .net "a", 0 0, L_0x562b8d1aac70;  alias, 1 drivers
v0x562b8c5b98d0_0 .net "b", 0 0, L_0x562b8d1a9ea0;  alias, 1 drivers
v0x562b8c5b8d00_0 .net "cout", 0 0, L_0x562b8d1aa170;  alias, 1 drivers
S_0x562b8cb80000 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cbe9510;
 .timescale 0 0;
P_0x562b8c5b81c0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cb75600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb80000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1aa820 .functor OR 1, L_0x562b8d1aa640, L_0x562b8d1aa7b0, C4<0>, C4<0>;
v0x562b8c5e1c00_0 .net "S", 0 0, L_0x562b8d1aa6b0;  1 drivers
v0x562b8c5e1cc0_0 .net "a", 0 0, L_0x562b8d1aa8e0;  1 drivers
v0x562b8c5dfe50_0 .net "b", 0 0, L_0x562b8d1aaaa0;  1 drivers
v0x562b8c5df4d0_0 .net "cin", 0 0, L_0x562b8d1aa270;  alias, 1 drivers
v0x562b8c5dd720_0 .net "cout", 0 0, L_0x562b8d1aa820;  alias, 1 drivers
v0x562b8c5dcda0_0 .net "cout1", 0 0, L_0x562b8d1aa640;  1 drivers
v0x562b8c5dce40_0 .net "cout2", 0 0, L_0x562b8d1aa7b0;  1 drivers
v0x562b8c5dbeb0_0 .net "s1", 0 0, L_0x562b8d1aa5d0;  1 drivers
S_0x562b8cb5f480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb75600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1aa5d0 .functor XOR 1, L_0x562b8d1aa8e0, L_0x562b8d1aaaa0, C4<0>, C4<0>;
L_0x562b8d1aa640 .functor AND 1, L_0x562b8d1aa8e0, L_0x562b8d1aaaa0, C4<1>, C4<1>;
v0x562b8c5e9190_0 .net "S", 0 0, L_0x562b8d1aa5d0;  alias, 1 drivers
v0x562b8c5e9230_0 .net "a", 0 0, L_0x562b8d1aa8e0;  alias, 1 drivers
v0x562b8c5e73e0_0 .net "b", 0 0, L_0x562b8d1aaaa0;  alias, 1 drivers
v0x562b8c5e6a60_0 .net "cout", 0 0, L_0x562b8d1aa640;  alias, 1 drivers
S_0x562b8cb3c040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb75600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1aa6b0 .functor XOR 1, L_0x562b8d1aa270, L_0x562b8d1aa5d0, C4<0>, C4<0>;
L_0x562b8d1aa7b0 .functor AND 1, L_0x562b8d1aa270, L_0x562b8d1aa5d0, C4<1>, C4<1>;
v0x562b8c5e4cb0_0 .net "S", 0 0, L_0x562b8d1aa6b0;  alias, 1 drivers
v0x562b8c5e4d50_0 .net "a", 0 0, L_0x562b8d1aa270;  alias, 1 drivers
v0x562b8c5e4330_0 .net "b", 0 0, L_0x562b8d1aa5d0;  alias, 1 drivers
v0x562b8c5e2580_0 .net "cout", 0 0, L_0x562b8d1aa7b0;  alias, 1 drivers
S_0x562b8cb54a80 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c082120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c5dff50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d1b13c0 .functor BUFZ 1, L_0x562b8d1af490, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b1500 .functor BUFZ 1, L_0x562b8d1b0ee0, C4<0>, C4<0>, C4<0>;
v0x562b8c5aae70_0 .net "S", 3 0, L_0x562b8d1b1290;  alias, 1 drivers
v0x562b8c5aa4f0_0 .net "a", 3 0, L_0x562b8d1af360;  alias, 1 drivers
v0x562b8c5a8740_0 .net "b", 3 0, L_0x562b8d1ad430;  alias, 1 drivers
v0x562b8c5a7dc0 .array "carry", 0 4;
v0x562b8c5a7dc0_0 .net v0x562b8c5a7dc0 0, 0 0, L_0x562b8d1b13c0; 1 drivers
v0x562b8c5a7dc0_1 .net v0x562b8c5a7dc0 1, 0 0, L_0x562b8d1af9b0; 1 drivers
v0x562b8c5a7dc0_2 .net v0x562b8c5a7dc0 2, 0 0, L_0x562b8d1b0110; 1 drivers
v0x562b8c5a7dc0_3 .net v0x562b8c5a7dc0 3, 0 0, L_0x562b8d1b0830; 1 drivers
v0x562b8c5a7dc0_4 .net v0x562b8c5a7dc0 4, 0 0, L_0x562b8d1b0ee0; 1 drivers
v0x562b8c5a6010_0 .net "cin", 0 0, L_0x562b8d1af490;  alias, 1 drivers
v0x562b8c5a5690_0 .net "cout", 0 0, L_0x562b8d1b1500;  alias, 1 drivers
L_0x562b8d1afaf0 .part L_0x562b8d1af360, 0, 1;
L_0x562b8d1afcd0 .part L_0x562b8d1ad430, 0, 1;
L_0x562b8d1b0250 .part L_0x562b8d1af360, 1, 1;
L_0x562b8d1b0380 .part L_0x562b8d1ad430, 1, 1;
L_0x562b8d1b0970 .part L_0x562b8d1af360, 2, 1;
L_0x562b8d1b0aa0 .part L_0x562b8d1ad430, 2, 1;
L_0x562b8d1b0fe0 .part L_0x562b8d1af360, 3, 1;
L_0x562b8d1b1110 .part L_0x562b8d1ad430, 3, 1;
L_0x562b8d1b1290 .concat8 [ 1 1 1 1], L_0x562b8d1af700, L_0x562b8d1aff40, L_0x562b8d1b0660, L_0x562b8d1b0d10;
S_0x562b8cb48760 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cb54a80;
 .timescale 0 0;
P_0x562b8cc2e890 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cb42a20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb48760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1af9b0 .functor OR 1, L_0x562b8d1af620, L_0x562b8d1af890, C4<0>, C4<0>;
v0x562b8c5ce160_0 .net "S", 0 0, L_0x562b8d1af700;  1 drivers
v0x562b8c5cdaa0_0 .net "a", 0 0, L_0x562b8d1afaf0;  1 drivers
v0x562b8c5cb9f0_0 .net "b", 0 0, L_0x562b8d1afcd0;  1 drivers
v0x562b8c5cb070_0 .net "cin", 0 0, L_0x562b8d1b13c0;  alias, 1 drivers
v0x562b8c5c92c0_0 .net "cout", 0 0, L_0x562b8d1af9b0;  alias, 1 drivers
v0x562b8c5c9360_0 .net "cout1", 0 0, L_0x562b8d1af620;  1 drivers
v0x562b8c5c8940_0 .net "cout2", 0 0, L_0x562b8d1af890;  1 drivers
v0x562b8c5c6b90_0 .net "s1", 0 0, L_0x562b8d1af520;  1 drivers
S_0x562b8cb33d00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb42a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1af520 .functor XOR 1, L_0x562b8d1afaf0, L_0x562b8d1afcd0, C4<0>, C4<0>;
L_0x562b8d1af620 .functor AND 1, L_0x562b8d1afaf0, L_0x562b8d1afcd0, C4<1>, C4<1>;
v0x562b8c5d1590_0 .net "S", 0 0, L_0x562b8d1af520;  alias, 1 drivers
v0x562b8c5d1630_0 .net "a", 0 0, L_0x562b8d1afaf0;  alias, 1 drivers
v0x562b8c5d0c10_0 .net "b", 0 0, L_0x562b8d1afcd0;  alias, 1 drivers
v0x562b8c5cfd20_0 .net "cout", 0 0, L_0x562b8d1af620;  alias, 1 drivers
S_0x562b8cb2c6b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb42a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1af700 .functor XOR 1, L_0x562b8d1b13c0, L_0x562b8d1af520, C4<0>, C4<0>;
L_0x562b8d1af890 .functor AND 1, L_0x562b8d1b13c0, L_0x562b8d1af520, C4<1>, C4<1>;
v0x562b8c5cf970_0 .net "S", 0 0, L_0x562b8d1af700;  alias, 1 drivers
v0x562b8c5cfa30_0 .net "a", 0 0, L_0x562b8d1b13c0;  alias, 1 drivers
v0x562b8c5ceda0_0 .net "b", 0 0, L_0x562b8d1af520;  alias, 1 drivers
v0x562b8c5ce560_0 .net "cout", 0 0, L_0x562b8d1af890;  alias, 1 drivers
S_0x562b8cb22960 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cb54a80;
 .timescale 0 0;
P_0x562b8c5cbaf0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cb08fa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb22960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b0110 .functor OR 1, L_0x562b8d1afeb0, L_0x562b8d1b0080, C4<0>, C4<0>;
v0x562b8c585e40_0 .net "S", 0 0, L_0x562b8d1aff40;  1 drivers
v0x562b8c585f00_0 .net "a", 0 0, L_0x562b8d1b0250;  1 drivers
v0x562b8c57eee0_0 .net "b", 0 0, L_0x562b8d1b0380;  1 drivers
v0x562b8c57eb00_0 .net "cin", 0 0, L_0x562b8d1af9b0;  alias, 1 drivers
v0x562b8c5ad280_0 .net "cout", 0 0, L_0x562b8d1b0110;  alias, 1 drivers
v0x562b8c5a2460_0 .net "cout1", 0 0, L_0x562b8d1afeb0;  1 drivers
v0x562b8c5a2500_0 .net "cout2", 0 0, L_0x562b8d1b0080;  1 drivers
v0x562b8c5a1220_0 .net "s1", 0 0, L_0x562b8d1afe00;  1 drivers
S_0x562b8cae5b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb08fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1afe00 .functor XOR 1, L_0x562b8d1b0250, L_0x562b8d1b0380, C4<0>, C4<0>;
L_0x562b8d1afeb0 .functor AND 1, L_0x562b8d1b0250, L_0x562b8d1b0380, C4<1>, C4<1>;
v0x562b8c5c6210_0 .net "S", 0 0, L_0x562b8d1afe00;  alias, 1 drivers
v0x562b8c5c62b0_0 .net "a", 0 0, L_0x562b8d1b0250;  alias, 1 drivers
v0x562b8c5c5320_0 .net "b", 0 0, L_0x562b8d1b0380;  alias, 1 drivers
v0x562b8c5c4f70_0 .net "cout", 0 0, L_0x562b8d1afeb0;  alias, 1 drivers
S_0x562b8cafe5a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb08fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1aff40 .functor XOR 1, L_0x562b8d1af9b0, L_0x562b8d1afe00, C4<0>, C4<0>;
L_0x562b8d1b0080 .functor AND 1, L_0x562b8d1af9b0, L_0x562b8d1afe00, C4<1>, C4<1>;
v0x562b8c5c43a0_0 .net "S", 0 0, L_0x562b8d1aff40;  alias, 1 drivers
v0x562b8c5c4440_0 .net "a", 0 0, L_0x562b8d1af9b0;  alias, 1 drivers
v0x562b8c5c3a20_0 .net "b", 0 0, L_0x562b8d1afe00;  alias, 1 drivers
v0x562b8c5c3580_0 .net "cout", 0 0, L_0x562b8d1b0080;  alias, 1 drivers
S_0x562b8caf2280 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cb54a80;
 .timescale 0 0;
P_0x562b8c57efe0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8caec540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8caf2280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b0830 .functor OR 1, L_0x562b8d1b05d0, L_0x562b8d1b07a0, C4<0>, C4<0>;
v0x562b8c5b3140_0 .net "S", 0 0, L_0x562b8d1b0660;  1 drivers
v0x562b8c5b3200_0 .net "a", 0 0, L_0x562b8d1b0970;  1 drivers
v0x562b8c5b27c0_0 .net "b", 0 0, L_0x562b8d1b0aa0;  1 drivers
v0x562b8c5b0a10_0 .net "cin", 0 0, L_0x562b8d1b0110;  alias, 1 drivers
v0x562b8c5b0090_0 .net "cout", 0 0, L_0x562b8d1b0830;  alias, 1 drivers
v0x562b8c5af1a0_0 .net "cout1", 0 0, L_0x562b8d1b05d0;  1 drivers
v0x562b8c5af240_0 .net "cout2", 0 0, L_0x562b8d1b07a0;  1 drivers
v0x562b8c5aedf0_0 .net "s1", 0 0, L_0x562b8d1b0540;  1 drivers
S_0x562b8cadd820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8caec540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b0540 .functor XOR 1, L_0x562b8d1b0970, L_0x562b8d1b0aa0, C4<0>, C4<0>;
L_0x562b8d1b05d0 .functor AND 1, L_0x562b8d1b0970, L_0x562b8d1b0aa0, C4<1>, C4<1>;
v0x562b8c59b270_0 .net "S", 0 0, L_0x562b8d1b0540;  alias, 1 drivers
v0x562b8c59b310_0 .net "a", 0 0, L_0x562b8d1b0970;  alias, 1 drivers
v0x562b8c58d490_0 .net "b", 0 0, L_0x562b8d1b0aa0;  alias, 1 drivers
v0x562b8c57d610_0 .net "cout", 0 0, L_0x562b8d1b05d0;  alias, 1 drivers
S_0x562b8cad61d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8caec540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b0660 .functor XOR 1, L_0x562b8d1b0110, L_0x562b8d1b0540, C4<0>, C4<0>;
L_0x562b8d1b07a0 .functor AND 1, L_0x562b8d1b0110, L_0x562b8d1b0540, C4<1>, C4<1>;
v0x562b8c5b7920_0 .net "S", 0 0, L_0x562b8d1b0660;  alias, 1 drivers
v0x562b8c5b79c0_0 .net "a", 0 0, L_0x562b8d1b0110;  alias, 1 drivers
v0x562b8c5b5870_0 .net "b", 0 0, L_0x562b8d1b0540;  alias, 1 drivers
v0x562b8c5b4ef0_0 .net "cout", 0 0, L_0x562b8d1b07a0;  alias, 1 drivers
S_0x562b8cacd500 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cb54a80;
 .timescale 0 0;
P_0x562b8c5b28c0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8caaa0c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cacd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b0ee0 .functor OR 1, L_0x562b8d1b0c80, L_0x562b8d1b0e50, C4<0>, C4<0>;
v0x562b8c591aa0_0 .net "S", 0 0, L_0x562b8d1b0d10;  1 drivers
v0x562b8c590bb0_0 .net "a", 0 0, L_0x562b8d1b0fe0;  1 drivers
v0x562b8c590800_0 .net "b", 0 0, L_0x562b8d1b1110;  1 drivers
v0x562b8c58fc30_0 .net "cin", 0 0, L_0x562b8d1b0830;  alias, 1 drivers
v0x562b8c58f2b0_0 .net "cout", 0 0, L_0x562b8d1b0ee0;  alias, 1 drivers
v0x562b8c58ee10_0 .net "cout1", 0 0, L_0x562b8d1b0c80;  1 drivers
v0x562b8c58eeb0_0 .net "cout2", 0 0, L_0x562b8d1b0e50;  1 drivers
v0x562b8c5acf20_0 .net "s1", 0 0, L_0x562b8d1b0bd0;  1 drivers
S_0x562b8cac2b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8caaa0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b0bd0 .functor XOR 1, L_0x562b8d1b0fe0, L_0x562b8d1b1110, C4<0>, C4<0>;
L_0x562b8d1b0c80 .functor AND 1, L_0x562b8d1b0fe0, L_0x562b8d1b1110, C4<1>, C4<1>;
v0x562b8c5ae220_0 .net "S", 0 0, L_0x562b8d1b0bd0;  alias, 1 drivers
v0x562b8c5ae2c0_0 .net "a", 0 0, L_0x562b8d1b0fe0;  alias, 1 drivers
v0x562b8c5ad9e0_0 .net "b", 0 0, L_0x562b8d1b1110;  alias, 1 drivers
v0x562b8c5ad5e0_0 .net "cout", 0 0, L_0x562b8d1b0c80;  alias, 1 drivers
S_0x562b8cab67e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8caaa0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b0d10 .functor XOR 1, L_0x562b8d1b0830, L_0x562b8d1b0bd0, C4<0>, C4<0>;
L_0x562b8d1b0e50 .functor AND 1, L_0x562b8d1b0830, L_0x562b8d1b0bd0, C4<1>, C4<1>;
v0x562b8c594c60_0 .net "S", 0 0, L_0x562b8d1b0d10;  alias, 1 drivers
v0x562b8c594d00_0 .net "a", 0 0, L_0x562b8d1b0830;  alias, 1 drivers
v0x562b8c594530_0 .net "b", 0 0, L_0x562b8d1b0bd0;  alias, 1 drivers
v0x562b8c592420_0 .net "cout", 0 0, L_0x562b8d1b0e50;  alias, 1 drivers
S_0x562b8cab0aa0 .scope module, "ins2" "subtractor_Nbit" 3 107, 3 35 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cbdd300 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d1b58c0 .functor NOT 2, L_0x562b8d1b6c20, C4<00>, C4<00>, C4<00>;
L_0x7f38f70de938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b59d0 .functor BUFZ 1, L_0x7f38f70de938, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b5b70 .functor NOT 1, L_0x562b8d1b5a40, C4<0>, C4<0>, C4<0>;
v0x562b8c55a530_0 .net "D", 1 0, L_0x562b8d1b5820;  alias, 1 drivers
v0x562b8c559bb0_0 .net *"_ivl_21", 0 0, L_0x562b8d1b59d0;  1 drivers
v0x562b8c559c70_0 .net "a", 1 0, L_0x562b8d1b6b80;  1 drivers
v0x562b8c558cc0_0 .net "abs_D", 1 0, L_0x562b8d1b6a50;  alias, 1 drivers
v0x562b8c558d80_0 .net "b", 1 0, L_0x562b8d1b6c20;  1 drivers
v0x562b8c558910_0 .net "b_comp", 1 0, L_0x562b8d1b58c0;  1 drivers
v0x562b8c557d40_0 .net "carry", 2 0, L_0x562b8d1b5930;  1 drivers
v0x562b8c557500_0 .net "cin", 0 0, L_0x7f38f70de938;  1 drivers
v0x562b8c5575c0_0 .net "is_pos", 0 0, L_0x562b8d1b5a40;  1 drivers
v0x562b8c557100_0 .net "negative", 0 0, L_0x562b8d1b5b70;  alias, 1 drivers
v0x562b8c5571a0_0 .net "twos", 1 0, L_0x562b8d1b68d0;  1 drivers
L_0x562b8d135060 .part L_0x562b8d1b6b80, 0, 1;
L_0x562b8d1b4f70 .part L_0x562b8d1b58c0, 0, 1;
L_0x562b8d1b50a0 .part L_0x562b8d1b5930, 0, 1;
L_0x562b8d1b5490 .part L_0x562b8d1b6b80, 1, 1;
L_0x562b8d1b55c0 .part L_0x562b8d1b58c0, 1, 1;
L_0x562b8d1b56f0 .part L_0x562b8d1b5930, 1, 1;
L_0x562b8d1b5820 .concat8 [ 1 1 0 0], L_0x562b8d134d60, L_0x562b8d1b52b0;
L_0x562b8d1b5930 .concat8 [ 1 1 1 0], L_0x562b8d1b59d0, L_0x562b8d134fd0, L_0x562b8d1b5420;
L_0x562b8d1b5a40 .part L_0x562b8d1b5930, 2, 1;
L_0x562b8d1b6a50 .functor MUXZ 2, L_0x562b8d1b68d0, L_0x562b8d1b5820, L_0x562b8d1b5a40, C4<>;
S_0x562b8caa1d80 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cab0aa0;
 .timescale 0 0;
P_0x562b8cbd5bd0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ca9a730 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8caa1d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d134fd0 .functor OR 1, L_0x562b8d134c80, L_0x562b8d134f40, C4<0>, C4<0>;
v0x562b8c589cb0_0 .net "S", 0 0, L_0x562b8d134d60;  1 drivers
v0x562b8c589d70_0 .net "a", 0 0, L_0x562b8d135060;  1 drivers
v0x562b8c588270_0 .net "b", 0 0, L_0x562b8d1b4f70;  1 drivers
v0x562b8c5875b0_0 .net "cin", 0 0, L_0x562b8d1b50a0;  1 drivers
v0x562b8c586c30_0 .net "cout", 0 0, L_0x562b8d134fd0;  1 drivers
v0x562b8c586790_0 .net "cout1", 0 0, L_0x562b8d134c80;  1 drivers
v0x562b8c586830_0 .net "cout2", 0 0, L_0x562b8d134f40;  1 drivers
v0x562b8c57e3f0_0 .net "s1", 0 0, L_0x562b8d134b80;  1 drivers
S_0x562b8cb15410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca9a730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d134b80 .functor XOR 1, L_0x562b8d135060, L_0x562b8d1b4f70, C4<0>, C4<0>;
L_0x562b8d134c80 .functor AND 1, L_0x562b8d135060, L_0x562b8d1b4f70, C4<1>, C4<1>;
v0x562b8c589420_0 .net "S", 0 0, L_0x562b8d134b80;  alias, 1 drivers
v0x562b8c58c9c0_0 .net "a", 0 0, L_0x562b8d135060;  alias, 1 drivers
v0x562b8c58ca60_0 .net "b", 0 0, L_0x562b8d1b4f70;  alias, 1 drivers
v0x562b8c589710_0 .net "cout", 0 0, L_0x562b8d134c80;  alias, 1 drivers
S_0x562b8ca90b10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca9a730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d134d60 .functor XOR 1, L_0x562b8d1b50a0, L_0x562b8d134b80, C4<0>, C4<0>;
L_0x562b8d134f40 .functor AND 1, L_0x562b8d1b50a0, L_0x562b8d134b80, C4<1>, C4<1>;
v0x562b8c58c1f0_0 .net "S", 0 0, L_0x562b8d134d60;  alias, 1 drivers
v0x562b8c58c290_0 .net "a", 0 0, L_0x562b8d1b50a0;  alias, 1 drivers
v0x562b8c58aad0_0 .net "b", 0 0, L_0x562b8d134b80;  alias, 1 drivers
v0x562b8c58a150_0 .net "cout", 0 0, L_0x562b8d134f40;  alias, 1 drivers
S_0x562b8ca62330 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cab0aa0;
 .timescale 0 0;
P_0x562b8c588370 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8ca22090 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ca62330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b5420 .functor OR 1, L_0x562b8d1b5240, L_0x562b8d1b53b0, C4<0>, C4<0>;
v0x562b8c583480_0 .net "S", 0 0, L_0x562b8d1b52b0;  1 drivers
v0x562b8c583540_0 .net "a", 0 0, L_0x562b8d1b5490;  1 drivers
v0x562b8c582b00_0 .net "b", 0 0, L_0x562b8d1b55c0;  1 drivers
v0x562b8c582660_0 .net "cin", 0 0, L_0x562b8d1b56f0;  1 drivers
v0x562b8c580c20_0 .net "cout", 0 0, L_0x562b8d1b5420;  1 drivers
v0x562b8c57ff60_0 .net "cout1", 0 0, L_0x562b8d1b5240;  1 drivers
v0x562b8c580000_0 .net "cout2", 0 0, L_0x562b8d1b53b0;  1 drivers
v0x562b8c57f5e0_0 .net "s1", 0 0, L_0x562b8d1b51d0;  1 drivers
S_0x562b8ca4dfb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca22090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b51d0 .functor XOR 1, L_0x562b8d1b5490, L_0x562b8d1b55c0, C4<0>, C4<0>;
L_0x562b8d1b5240 .functor AND 1, L_0x562b8d1b5490, L_0x562b8d1b55c0, C4<1>, C4<1>;
v0x562b8c57d020_0 .net "S", 0 0, L_0x562b8d1b51d0;  alias, 1 drivers
v0x562b8c57d0c0_0 .net "a", 0 0, L_0x562b8d1b5490;  alias, 1 drivers
v0x562b8c57c810_0 .net "b", 0 0, L_0x562b8d1b55c0;  alias, 1 drivers
v0x562b8c581d30_0 .net "cout", 0 0, L_0x562b8d1b5240;  alias, 1 drivers
S_0x562b8ca38130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca22090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b52b0 .functor XOR 1, L_0x562b8d1b56f0, L_0x562b8d1b51d0, C4<0>, C4<0>;
L_0x562b8d1b53b0 .functor AND 1, L_0x562b8d1b56f0, L_0x562b8d1b51d0, C4<1>, C4<1>;
v0x562b8c585370_0 .net "S", 0 0, L_0x562b8d1b52b0;  alias, 1 drivers
v0x562b8c585410_0 .net "a", 0 0, L_0x562b8d1b56f0;  alias, 1 drivers
v0x562b8c5820c0_0 .net "b", 0 0, L_0x562b8d1b51d0;  alias, 1 drivers
v0x562b8c584ba0_0 .net "cout", 0 0, L_0x562b8d1b53b0;  alias, 1 drivers
S_0x562b8ca2d730 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cab0aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c582c00 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1b5be0 .functor NOT 2, L_0x562b8d1b5820, C4<00>, C4<00>, C4<00>;
v0x562b8c55ea10_0 .net "cout", 0 0, L_0x562b8d1b69e0;  1 drivers
v0x562b8c55cc60_0 .net "i", 1 0, L_0x562b8d1b5820;  alias, 1 drivers
v0x562b8c55cd20_0 .net "o", 1 0, L_0x562b8d1b68d0;  alias, 1 drivers
v0x562b8c55c2e0_0 .net "temp2", 1 0, L_0x562b8d1b5be0;  1 drivers
S_0x562b8ca175b0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ca2d730;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb9e970 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70de8f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b6970 .functor BUFZ 1, L_0x7f38f70de8f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b69e0 .functor BUFZ 1, L_0x562b8d1b6570, C4<0>, C4<0>, C4<0>;
v0x562b8c544d90_0 .net "S", 1 0, L_0x562b8d1b68d0;  alias, 1 drivers
v0x562b8c536fb0_0 .net "a", 1 0, L_0x562b8d1b5be0;  alias, 1 drivers
L_0x7f38f70de8a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c527130_0 .net "b", 1 0, L_0x7f38f70de8a8;  1 drivers
v0x562b8c561440 .array "carry", 0 2;
v0x562b8c561440_0 .net v0x562b8c561440 0, 0 0, L_0x562b8d1b6970; 1 drivers
v0x562b8c561440_1 .net v0x562b8c561440 1, 0 0, L_0x562b8d1b5fc0; 1 drivers
v0x562b8c561440_2 .net v0x562b8c561440 2, 0 0, L_0x562b8d1b6570; 1 drivers
v0x562b8c55f390_0 .net "cin", 0 0, L_0x7f38f70de8f0;  1 drivers
v0x562b8c55f430_0 .net "cout", 0 0, L_0x562b8d1b69e0;  alias, 1 drivers
L_0x562b8d1b60c0 .part L_0x562b8d1b5be0, 0, 1;
L_0x562b8d1b61f0 .part L_0x7f38f70de8a8, 0, 1;
L_0x562b8d1b65e0 .part L_0x562b8d1b5be0, 1, 1;
L_0x562b8d1b67a0 .part L_0x7f38f70de8a8, 1, 1;
L_0x562b8d1b68d0 .concat8 [ 1 1 0 0], L_0x562b8d1b5dc0, L_0x562b8d1b6400;
S_0x562b8c9f4170 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca175b0;
 .timescale 0 0;
P_0x562b8cb6aba0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca0cbb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9f4170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b5fc0 .functor OR 1, L_0x562b8d1b5d50, L_0x562b8d1b5ec0, C4<0>, C4<0>;
v0x562b8c577560_0 .net "S", 0 0, L_0x562b8d1b5dc0;  1 drivers
v0x562b8c5771b0_0 .net "a", 0 0, L_0x562b8d1b60c0;  1 drivers
v0x562b8c5765e0_0 .net "b", 0 0, L_0x562b8d1b61f0;  1 drivers
v0x562b8c575c60_0 .net "cin", 0 0, L_0x562b8d1b6970;  alias, 1 drivers
v0x562b8c5757c0_0 .net "cout", 0 0, L_0x562b8d1b5fc0;  alias, 1 drivers
v0x562b8c572a90_0 .net "cout1", 0 0, L_0x562b8d1b5d50;  1 drivers
v0x562b8c572b30_0 .net "cout2", 0 0, L_0x562b8d1b5ec0;  1 drivers
v0x562b8c572110_0 .net "s1", 0 0, L_0x562b8d1b5ce0;  1 drivers
S_0x562b8ca00890 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca0cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b5ce0 .functor XOR 1, L_0x562b8d1b60c0, L_0x562b8d1b61f0, C4<0>, C4<0>;
L_0x562b8d1b5d50 .functor AND 1, L_0x562b8d1b60c0, L_0x562b8d1b61f0, C4<1>, C4<1>;
v0x562b8c574f30_0 .net "S", 0 0, L_0x562b8d1b5ce0;  alias, 1 drivers
v0x562b8c574fd0_0 .net "a", 0 0, L_0x562b8d1b60c0;  alias, 1 drivers
v0x562b8c57b580_0 .net "b", 0 0, L_0x562b8d1b61f0;  alias, 1 drivers
v0x562b8c5752c0_0 .net "cout", 0 0, L_0x562b8d1b5d50;  alias, 1 drivers
S_0x562b8c9fab50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca0cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b5dc0 .functor XOR 1, L_0x562b8d1b6970, L_0x562b8d1b5ce0, C4<0>, C4<0>;
L_0x562b8d1b5ec0 .functor AND 1, L_0x562b8d1b6970, L_0x562b8d1b5ce0, C4<1>, C4<1>;
v0x562b8c57ae50_0 .net "S", 0 0, L_0x562b8d1b5dc0;  alias, 1 drivers
v0x562b8c57aef0_0 .net "a", 0 0, L_0x562b8d1b6970;  alias, 1 drivers
v0x562b8c578dd0_0 .net "b", 0 0, L_0x562b8d1b5ce0;  alias, 1 drivers
v0x562b8c578450_0 .net "cout", 0 0, L_0x562b8d1b5ec0;  alias, 1 drivers
S_0x562b8c9ebe30 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ca175b0;
 .timescale 0 0;
P_0x562b8c5766e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c9e47e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9ebe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b6570 .functor OR 1, L_0x562b8d1b6390, L_0x562b8d1b6500, C4<0>, C4<0>;
v0x562b8c52f960_0 .net "S", 0 0, L_0x562b8d1b6400;  1 drivers
v0x562b8c52fa20_0 .net "a", 0 0, L_0x562b8d1b65e0;  1 drivers
v0x562b8c528a00_0 .net "b", 0 0, L_0x562b8d1b67a0;  1 drivers
v0x562b8c528620_0 .net "cin", 0 0, L_0x562b8d1b5fc0;  alias, 1 drivers
v0x562b8c556da0_0 .net "cout", 0 0, L_0x562b8d1b6570;  alias, 1 drivers
v0x562b8c54bf80_0 .net "cout1", 0 0, L_0x562b8d1b6390;  1 drivers
v0x562b8c54c020_0 .net "cout2", 0 0, L_0x562b8d1b6500;  1 drivers
v0x562b8c54ad40_0 .net "s1", 0 0, L_0x562b8d1b6320;  1 drivers
S_0x562b8c9daa90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9e47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b6320 .functor XOR 1, L_0x562b8d1b65e0, L_0x562b8d1b67a0, C4<0>, C4<0>;
L_0x562b8d1b6390 .functor AND 1, L_0x562b8d1b65e0, L_0x562b8d1b67a0, C4<1>, C4<1>;
v0x562b8c5719c0_0 .net "S", 0 0, L_0x562b8d1b6320;  alias, 1 drivers
v0x562b8c571a60_0 .net "a", 0 0, L_0x562b8d1b65e0;  alias, 1 drivers
v0x562b8c5710d0_0 .net "b", 0 0, L_0x562b8d1b67a0;  alias, 1 drivers
v0x562b8c570d20_0 .net "cout", 0 0, L_0x562b8d1b6390;  alias, 1 drivers
S_0x562b8c9c10d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9e47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b6400 .functor XOR 1, L_0x562b8d1b5fc0, L_0x562b8d1b6320, C4<0>, C4<0>;
L_0x562b8d1b6500 .functor AND 1, L_0x562b8d1b5fc0, L_0x562b8d1b6320, C4<1>, C4<1>;
v0x562b8c570150_0 .net "S", 0 0, L_0x562b8d1b6400;  alias, 1 drivers
v0x562b8c5701f0_0 .net "a", 0 0, L_0x562b8d1b5fc0;  alias, 1 drivers
v0x562b8c56f7d0_0 .net "b", 0 0, L_0x562b8d1b6320;  alias, 1 drivers
v0x562b8c56f330_0 .net "cout", 0 0, L_0x562b8d1b6500;  alias, 1 drivers
S_0x562b8c99dc90 .scope module, "ins3" "karatsuba_2" 3 108, 3 73 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d1ba230 .functor XOR 1, L_0x562b8d1b7a40, L_0x562b8d1b8980, C4<0>, C4<0>;
v0x562b8c481640_0 .net "X", 1 0, L_0x562b8c5908a0;  alias, 1 drivers
v0x562b8c480f80_0 .net "Y", 1 0, L_0x562b8d1b6a50;  alias, 1 drivers
v0x562b8c47ee70_0 .net "Z", 3 0, L_0x562b8d1bfa30;  alias, 1 drivers
v0x562b8c47e4f0_0 .net *"_ivl_20", 0 0, L_0x562b8d1ba230;  1 drivers
L_0x7f38f70dece0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c47e590_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70dece0;  1 drivers
L_0x7f38f70ded28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c47d600_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70ded28;  1 drivers
L_0x7f38f70ded70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c47d6c0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70ded70;  1 drivers
L_0x7f38f70dedb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c47d250_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70dedb8;  1 drivers
v0x562b8c47c680_0 .net "a", 0 0, L_0x562b8d1b7510;  1 drivers
v0x562b8c47c720_0 .net "a_abs", 0 0, L_0x562b8d1b8070;  1 drivers
v0x562b8c47bd00_0 .net "b", 0 0, L_0x562b8d1b8450;  1 drivers
v0x562b8c47bda0_0 .net "b_abs", 0 0, L_0x562b8d1b8fb0;  1 drivers
v0x562b8c47b860_0 .net "c1", 0 0, L_0x562b8d1bb250;  1 drivers
v0x562b8c474590_0 .net "c2", 0 0, L_0x562b8d1bc180;  1 drivers
v0x562b8c474630_0 .net "c3", 0 0, L_0x562b8d1be0f0;  1 drivers
v0x562b8c46f3f0_0 .net "c4", 0 0, L_0x562b8d1bfc60;  1 drivers
v0x562b8c46f490_0 .net "neg_a", 0 0, L_0x562b8d1b7a40;  1 drivers
v0x562b8c46f780_0 .net "neg_b", 0 0, L_0x562b8d1b8980;  1 drivers
v0x562b8c46f820_0 .net "temp", 3 0, L_0x562b8d1bdfe0;  1 drivers
v0x562b8c472260_0 .net "term1", 3 0, L_0x562b8d1bc1f0;  1 drivers
v0x562b8c472300_0 .net "term2", 3 0, L_0x562b8d1bc2e0;  1 drivers
v0x562b8c470b40_0 .net "term3", 3 0, L_0x562b8d1bc470;  1 drivers
v0x562b8c4701c0_0 .net "z0", 1 0, L_0x562b8d1b7130;  1 drivers
v0x562b8c46fd20_0 .net "z1", 1 0, L_0x562b8d1bbfe0;  1 drivers
v0x562b8c46fdc0_0 .net "z1_1", 1 0, L_0x562b8d1ba2a0;  1 drivers
v0x562b8c46e2e0_0 .net "z1_2", 1 0, L_0x562b8d1bb140;  1 drivers
v0x562b8c46d620_0 .net "z1_3", 1 0, L_0x562b8d1b9320;  1 drivers
v0x562b8c46cca0_0 .net "z1_4", 1 0, L_0x562b8d1ba0b0;  1 drivers
v0x562b8c46c800_0 .net "z2", 1 0, L_0x562b8d1b6dc0;  1 drivers
L_0x562b8d1b6e60 .part L_0x562b8c5908a0, 1, 1;
L_0x562b8d1b6f90 .part L_0x562b8d1b6a50, 1, 1;
L_0x562b8d1b71d0 .part L_0x562b8c5908a0, 0, 1;
L_0x562b8d1b7270 .part L_0x562b8d1b6a50, 0, 1;
L_0x562b8d1b8110 .part L_0x562b8c5908a0, 0, 1;
L_0x562b8d1b81b0 .part L_0x562b8c5908a0, 1, 1;
L_0x562b8d1b9050 .part L_0x562b8d1b6a50, 1, 1;
L_0x562b8d1b90f0 .part L_0x562b8d1b6a50, 0, 1;
L_0x562b8d1ba2a0 .functor MUXZ 2, L_0x562b8d1b9320, L_0x562b8d1ba0b0, L_0x562b8d1ba230, C4<>;
L_0x562b8d1bc1f0 .concat [ 2 2 0 0], L_0x562b8d1b7130, L_0x7f38f70dece0;
L_0x562b8d1bc2e0 .concat [ 1 2 1 0], L_0x7f38f70ded70, L_0x562b8d1bbfe0, L_0x7f38f70ded28;
L_0x562b8d1bc470 .concat [ 2 2 0 0], L_0x7f38f70dedb8, L_0x562b8d1b6dc0;
S_0x562b8c9b66d0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cb6d390 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1b7820 .functor NOT 1, L_0x562b8d1b81b0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70deaa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b7930 .functor BUFZ 1, L_0x7f38f70deaa0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b7a40 .functor NOT 1, L_0x562b8d1b79a0, C4<0>, C4<0>, C4<0>;
v0x562b8c540130_0 .net "D", 0 0, L_0x562b8d1b7510;  alias, 1 drivers
v0x562b8c5401d0_0 .net *"_ivl_9", 0 0, L_0x562b8d1b7930;  1 drivers
v0x562b8c53f7b0_0 .net "a", 0 0, L_0x562b8d1b8110;  1 drivers
v0x562b8c53f310_0 .net "abs_D", 0 0, L_0x562b8d1b8070;  alias, 1 drivers
v0x562b8c53f3d0_0 .net "b", 0 0, L_0x562b8d1b81b0;  1 drivers
v0x562b8c538040_0 .net "b_comp", 0 0, L_0x562b8d1b7820;  1 drivers
v0x562b8c532ea0_0 .net "carry", 1 0, L_0x562b8d1b7890;  1 drivers
v0x562b8c5364e0_0 .net "cin", 0 0, L_0x7f38f70deaa0;  1 drivers
v0x562b8c5365a0_0 .net "is_pos", 0 0, L_0x562b8d1b79a0;  1 drivers
v0x562b8c533230_0 .net "negative", 0 0, L_0x562b8d1b7a40;  alias, 1 drivers
v0x562b8c5332d0_0 .net "twos", 0 0, L_0x562b8d1b7d20;  1 drivers
L_0x562b8d1b76f0 .part L_0x562b8d1b7890, 0, 1;
L_0x562b8d1b7890 .concat8 [ 1 1 0 0], L_0x562b8d1b7930, L_0x562b8d1b7680;
L_0x562b8d1b79a0 .part L_0x562b8d1b7890, 1, 1;
L_0x562b8d1b8070 .functor MUXZ 1, L_0x562b8d1b7d20, L_0x562b8d1b7510, L_0x562b8d1b79a0, C4<>;
S_0x562b8c9aa3b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c9b66d0;
 .timescale 0 0;
P_0x562b8cb4a4d0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c9a4670 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c9aa3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b7680 .functor OR 1, L_0x562b8d1b7380, L_0x562b8d1b7610, C4<0>, C4<0>;
v0x562b8c539750_0 .net "S", 0 0, L_0x562b8d1b7510;  alias, 1 drivers
v0x562b8c538dd0_0 .net "a", 0 0, L_0x562b8d1b8110;  alias, 1 drivers
v0x562b8c538930_0 .net "b", 0 0, L_0x562b8d1b7820;  alias, 1 drivers
v0x562b8c554990_0 .net "cin", 0 0, L_0x562b8d1b76f0;  1 drivers
v0x562b8c554010_0 .net "cout", 0 0, L_0x562b8d1b7680;  1 drivers
v0x562b8c5540b0_0 .net "cout1", 0 0, L_0x562b8d1b7380;  1 drivers
v0x562b8c552260_0 .net "cout2", 0 0, L_0x562b8d1b7610;  1 drivers
v0x562b8c5518e0_0 .net "s1", 0 0, L_0x562b8d1b7310;  1 drivers
S_0x562b8c995950 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9a4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b7310 .functor XOR 1, L_0x562b8d1b8110, L_0x562b8d1b7820, C4<0>, C4<0>;
L_0x562b8d1b7380 .functor AND 1, L_0x562b8d1b8110, L_0x562b8d1b7820, C4<1>, C4<1>;
v0x562b8c53e820_0 .net "S", 0 0, L_0x562b8d1b7310;  alias, 1 drivers
v0x562b8c53e050_0 .net "a", 0 0, L_0x562b8d1b8110;  alias, 1 drivers
v0x562b8c53e0f0_0 .net "b", 0 0, L_0x562b8d1b7820;  alias, 1 drivers
v0x562b8c53bf40_0 .net "cout", 0 0, L_0x562b8d1b7380;  alias, 1 drivers
S_0x562b8c98e300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9a4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b7510 .functor XOR 1, L_0x562b8d1b76f0, L_0x562b8d1b7310, C4<0>, C4<0>;
L_0x562b8d1b7610 .functor AND 1, L_0x562b8d1b76f0, L_0x562b8d1b7310, C4<1>, C4<1>;
v0x562b8c53b5c0_0 .net "S", 0 0, L_0x562b8d1b7510;  alias, 1 drivers
v0x562b8c53b660_0 .net "a", 0 0, L_0x562b8d1b76f0;  alias, 1 drivers
v0x562b8c53a6d0_0 .net "b", 0 0, L_0x562b8d1b7310;  alias, 1 drivers
v0x562b8c53a320_0 .net "cout", 0 0, L_0x562b8d1b7610;  alias, 1 drivers
S_0x562b8c985630 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c9b66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c538a30 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1b7ab0 .functor NOT 1, L_0x562b8d1b7510, C4<0>, C4<0>, C4<0>;
v0x562b8c5410b0_0 .net "cout", 0 0, L_0x562b8d1b8000;  1 drivers
v0x562b8c541170_0 .net "i", 0 0, L_0x562b8d1b7510;  alias, 1 drivers
v0x562b8c540d00_0 .net "o", 0 0, L_0x562b8d1b7d20;  alias, 1 drivers
v0x562b8c540da0_0 .net "temp2", 0 0, L_0x562b8d1b7ab0;  1 drivers
S_0x562b8c9621f0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c985630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb3a490 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dea58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b7f90 .functor BUFZ 1, L_0x7f38f70dea58, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b8000 .functor BUFZ 1, L_0x562b8d1b7f20, C4<0>, C4<0>, C4<0>;
v0x562b8c5454f0_0 .net "S", 0 0, L_0x562b8d1b7d20;  alias, 1 drivers
v0x562b8c5450f0_0 .net "a", 0 0, L_0x562b8d1b7ab0;  alias, 1 drivers
L_0x7f38f70dea10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c544a30_0 .net "b", 0 0, L_0x7f38f70dea10;  1 drivers
v0x562b8c544ad0 .array "carry", 0 1;
v0x562b8c544ad0_0 .net v0x562b8c544ad0 0, 0 0, L_0x562b8d1b7f90; 1 drivers
v0x562b8c544ad0_1 .net v0x562b8c544ad0 1, 0 0, L_0x562b8d1b7f20; 1 drivers
v0x562b8c542920_0 .net "cin", 0 0, L_0x7f38f70dea58;  1 drivers
v0x562b8c541fa0_0 .net "cout", 0 0, L_0x562b8d1b8000;  alias, 1 drivers
S_0x562b8c97ac30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c9621f0;
 .timescale 0 0;
P_0x562b8cb4b890 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c96e910 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c97ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b7f20 .functor OR 1, L_0x562b8d1b7c20, L_0x562b8d1b7e20, C4<0>, C4<0>;
v0x562b8c54c520_0 .net "S", 0 0, L_0x562b8d1b7d20;  alias, 1 drivers
v0x562b8c54a770_0 .net "a", 0 0, L_0x562b8d1b7ab0;  alias, 1 drivers
v0x562b8c548660_0 .net "b", 0 0, L_0x7f38f70dea10;  alias, 1 drivers
v0x562b8c547ce0_0 .net "cin", 0 0, L_0x562b8d1b7f90;  alias, 1 drivers
v0x562b8c546df0_0 .net "cout", 0 0, L_0x562b8d1b7f20;  alias, 1 drivers
v0x562b8c546a40_0 .net "cout1", 0 0, L_0x562b8d1b7c20;  1 drivers
v0x562b8c546ae0_0 .net "cout2", 0 0, L_0x562b8d1b7e20;  1 drivers
v0x562b8c545e70_0 .net "s1", 0 0, L_0x562b8d1b7bb0;  1 drivers
S_0x562b8c968bd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c96e910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b7bb0 .functor XOR 1, L_0x562b8d1b7ab0, L_0x7f38f70dea10, C4<0>, C4<0>;
L_0x562b8d1b7c20 .functor AND 1, L_0x562b8d1b7ab0, L_0x7f38f70dea10, C4<1>, C4<1>;
v0x562b8c54fb30_0 .net "S", 0 0, L_0x562b8d1b7bb0;  alias, 1 drivers
v0x562b8c54fbd0_0 .net "a", 0 0, L_0x562b8d1b7ab0;  alias, 1 drivers
v0x562b8c54f1b0_0 .net "b", 0 0, L_0x7f38f70dea10;  alias, 1 drivers
v0x562b8c54e2c0_0 .net "cout", 0 0, L_0x562b8d1b7c20;  alias, 1 drivers
S_0x562b8c959eb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c96e910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b7d20 .functor XOR 1, L_0x562b8d1b7f90, L_0x562b8d1b7bb0, C4<0>, C4<0>;
L_0x562b8d1b7e20 .functor AND 1, L_0x562b8d1b7f90, L_0x562b8d1b7bb0, C4<1>, C4<1>;
v0x562b8c54df10_0 .net "S", 0 0, L_0x562b8d1b7d20;  alias, 1 drivers
v0x562b8c54dfb0_0 .net "a", 0 0, L_0x562b8d1b7f90;  alias, 1 drivers
v0x562b8c54d340_0 .net "b", 0 0, L_0x562b8d1b7bb0;  alias, 1 drivers
v0x562b8c54c9c0_0 .net "cout", 0 0, L_0x562b8d1b7e20;  alias, 1 drivers
S_0x562b8c952860 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1b6d50 .functor AND 1, L_0x562b8d1b6e60, L_0x562b8d1b6f90, C4<1>, C4<1>;
v0x562b8c535d10_0 .net "X", 0 0, L_0x562b8d1b6e60;  1 drivers
v0x562b8c5345f0_0 .net "Y", 0 0, L_0x562b8d1b6f90;  1 drivers
v0x562b8c5346b0_0 .net "Z", 1 0, L_0x562b8d1b6dc0;  alias, 1 drivers
L_0x7f38f70de980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c533c70_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70de980;  1 drivers
v0x562b8c533d30_0 .net "z", 0 0, L_0x562b8d1b6d50;  1 drivers
L_0x562b8d1b6dc0 .concat [ 1 1 0 0], L_0x562b8d1b6d50, L_0x7f38f70de980;
S_0x562b8c9cd540 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1b70c0 .functor AND 1, L_0x562b8d1b71d0, L_0x562b8d1b7270, C4<1>, C4<1>;
v0x562b8c5337d0_0 .net "X", 0 0, L_0x562b8d1b71d0;  1 drivers
v0x562b8c533870_0 .net "Y", 0 0, L_0x562b8d1b7270;  1 drivers
v0x562b8c531d90_0 .net "Z", 1 0, L_0x562b8d1b7130;  alias, 1 drivers
L_0x7f38f70de9c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c531e30_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70de9c8;  1 drivers
v0x562b8c5310d0_0 .net "z", 0 0, L_0x562b8d1b70c0;  1 drivers
L_0x562b8d1b7130 .concat [ 1 1 0 0], L_0x562b8d1b70c0, L_0x7f38f70de9c8;
S_0x562b8c9483a0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cb302e0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1b8760 .functor NOT 1, L_0x562b8d1b90f0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70deb78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b8870 .functor BUFZ 1, L_0x7f38f70deb78, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b8980 .functor NOT 1, L_0x562b8d1b88e0, C4<0>, C4<0>, C4<0>;
v0x562b8c51ba60_0 .net "D", 0 0, L_0x562b8d1b8450;  alias, 1 drivers
v0x562b8c51bb00_0 .net *"_ivl_9", 0 0, L_0x562b8d1b8870;  1 drivers
v0x562b8c51b660_0 .net "a", 0 0, L_0x562b8d1b9050;  1 drivers
v0x562b8c502ce0_0 .net "abs_D", 0 0, L_0x562b8d1b8fb0;  alias, 1 drivers
v0x562b8c502da0_0 .net "b", 0 0, L_0x562b8d1b90f0;  1 drivers
v0x562b8c5025b0_0 .net "b_comp", 0 0, L_0x562b8d1b8760;  1 drivers
v0x562b8c5004a0_0 .net "carry", 1 0, L_0x562b8d1b87d0;  1 drivers
v0x562b8c4ffb20_0 .net "cin", 0 0, L_0x7f38f70deb78;  1 drivers
v0x562b8c4ffbe0_0 .net "is_pos", 0 0, L_0x562b8d1b88e0;  1 drivers
v0x562b8c4fec30_0 .net "negative", 0 0, L_0x562b8d1b8980;  alias, 1 drivers
v0x562b8c4fecd0_0 .net "twos", 0 0, L_0x562b8d1b8c60;  1 drivers
L_0x562b8d1b8630 .part L_0x562b8d1b87d0, 0, 1;
L_0x562b8d1b87d0 .concat8 [ 1 1 0 0], L_0x562b8d1b8870, L_0x562b8d1b85c0;
L_0x562b8d1b88e0 .part L_0x562b8d1b87d0, 1, 1;
L_0x562b8d1b8fb0 .functor MUXZ 1, L_0x562b8d1b8c60, L_0x562b8d1b8450, L_0x562b8d1b88e0, C4<>;
S_0x562b8c908100 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c9483a0;
 .timescale 0 0;
P_0x562b8cb29da0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c934020 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c908100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b85c0 .functor OR 1, L_0x562b8d1b82c0, L_0x562b8d1b8550, C4<0>, C4<0>;
v0x562b8c52bbe0_0 .net "S", 0 0, L_0x562b8d1b8450;  alias, 1 drivers
v0x562b8c52e6c0_0 .net "a", 0 0, L_0x562b8d1b9050;  alias, 1 drivers
v0x562b8c52cfa0_0 .net "b", 0 0, L_0x562b8d1b8760;  alias, 1 drivers
v0x562b8c52c620_0 .net "cin", 0 0, L_0x562b8d1b8630;  1 drivers
v0x562b8c52c180_0 .net "cout", 0 0, L_0x562b8d1b85c0;  1 drivers
v0x562b8c52a740_0 .net "cout1", 0 0, L_0x562b8d1b82c0;  1 drivers
v0x562b8c52a7e0_0 .net "cout2", 0 0, L_0x562b8d1b8550;  1 drivers
v0x562b8c529a80_0 .net "s1", 0 0, L_0x562b8d1b8250;  1 drivers
S_0x562b8c91e1a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c934020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b8250 .functor XOR 1, L_0x562b8d1b9050, L_0x562b8d1b8760, C4<0>, C4<0>;
L_0x562b8d1b82c0 .functor AND 1, L_0x562b8d1b9050, L_0x562b8d1b8760, C4<1>, C4<1>;
v0x562b8c5307f0_0 .net "S", 0 0, L_0x562b8d1b8250;  alias, 1 drivers
v0x562b8c5302b0_0 .net "a", 0 0, L_0x562b8d1b9050;  alias, 1 drivers
v0x562b8c530350_0 .net "b", 0 0, L_0x562b8d1b8760;  alias, 1 drivers
v0x562b8c527f10_0 .net "cout", 0 0, L_0x562b8d1b82c0;  alias, 1 drivers
S_0x562b8c9137a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c934020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b8450 .functor XOR 1, L_0x562b8d1b8630, L_0x562b8d1b8250, C4<0>, C4<0>;
L_0x562b8d1b8550 .functor AND 1, L_0x562b8d1b8630, L_0x562b8d1b8250, C4<1>, C4<1>;
v0x562b8c526b40_0 .net "S", 0 0, L_0x562b8d1b8450;  alias, 1 drivers
v0x562b8c526be0_0 .net "a", 0 0, L_0x562b8d1b8630;  alias, 1 drivers
v0x562b8c52b850_0 .net "b", 0 0, L_0x562b8d1b8250;  alias, 1 drivers
v0x562b8c52ee90_0 .net "cout", 0 0, L_0x562b8d1b8550;  alias, 1 drivers
S_0x562b8c8fd620 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c9483a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c52d0a0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1b89f0 .functor NOT 1, L_0x562b8d1b8450, C4<0>, C4<0>, C4<0>;
v0x562b8c51ce70_0 .net "cout", 0 0, L_0x562b8d1b8f40;  1 drivers
v0x562b8c51cf30_0 .net "i", 0 0, L_0x562b8d1b8450;  alias, 1 drivers
v0x562b8c51c2a0_0 .net "o", 0 0, L_0x562b8d1b8c60;  alias, 1 drivers
v0x562b8c51c340_0 .net "temp2", 0 0, L_0x562b8d1b89f0;  1 drivers
S_0x562b8c8da1e0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c8fd620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cae2740 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70deb30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b8ed0 .functor BUFZ 1, L_0x7f38f70deb30, C4<0>, C4<0>, C4<0>;
L_0x562b8d1b8f40 .functor BUFZ 1, L_0x562b8d1b8e60, C4<0>, C4<0>, C4<0>;
v0x562b8c5211c0_0 .net "S", 0 0, L_0x562b8d1b8c60;  alias, 1 drivers
v0x562b8c520840_0 .net "a", 0 0, L_0x562b8d1b89f0;  alias, 1 drivers
L_0x7f38f70deae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c51ea90_0 .net "b", 0 0, L_0x7f38f70deae8;  1 drivers
v0x562b8c51eb30 .array "carry", 0 1;
v0x562b8c51eb30_0 .net v0x562b8c51eb30 0, 0 0, L_0x562b8d1b8ed0; 1 drivers
v0x562b8c51eb30_1 .net v0x562b8c51eb30 1, 0 0, L_0x562b8d1b8e60; 1 drivers
v0x562b8c51e110_0 .net "cin", 0 0, L_0x7f38f70deb30;  1 drivers
v0x562b8c51d220_0 .net "cout", 0 0, L_0x562b8d1b8f40;  alias, 1 drivers
S_0x562b8c8f2c20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c8da1e0;
 .timescale 0 0;
P_0x562b8caf7220 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c8e6900 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8f2c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b8e60 .functor OR 1, L_0x562b8d1b8b60, L_0x562b8d1b8d60, C4<0>, C4<0>;
v0x562b8c50f2a0_0 .net "S", 0 0, L_0x562b8d1b8c60;  alias, 1 drivers
v0x562b8c5092f0_0 .net "a", 0 0, L_0x562b8d1b89f0;  alias, 1 drivers
v0x562b8c4fb510_0 .net "b", 0 0, L_0x7f38f70deae8;  alias, 1 drivers
v0x562b8c4eb690_0 .net "cin", 0 0, L_0x562b8d1b8ed0;  alias, 1 drivers
v0x562b8c5259a0_0 .net "cout", 0 0, L_0x562b8d1b8e60;  alias, 1 drivers
v0x562b8c5238f0_0 .net "cout1", 0 0, L_0x562b8d1b8b60;  1 drivers
v0x562b8c523990_0 .net "cout2", 0 0, L_0x562b8d1b8d60;  1 drivers
v0x562b8c522f70_0 .net "s1", 0 0, L_0x562b8d1b8af0;  1 drivers
S_0x562b8c8e0bc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8e6900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b8af0 .functor XOR 1, L_0x562b8d1b89f0, L_0x7f38f70deae8, C4<0>, C4<0>;
L_0x562b8d1b8b60 .functor AND 1, L_0x562b8d1b89f0, L_0x7f38f70deae8, C4<1>, C4<1>;
v0x562b8c529100_0 .net "S", 0 0, L_0x562b8d1b8af0;  alias, 1 drivers
v0x562b8c5291a0_0 .net "a", 0 0, L_0x562b8d1b89f0;  alias, 1 drivers
v0x562b8c4f3ec0_0 .net "b", 0 0, L_0x7f38f70deae8;  alias, 1 drivers
v0x562b8c4ecf60_0 .net "cout", 0 0, L_0x562b8d1b8b60;  alias, 1 drivers
S_0x562b8c8d1ea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8e6900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b8c60 .functor XOR 1, L_0x562b8d1b8ed0, L_0x562b8d1b8af0, C4<0>, C4<0>;
L_0x562b8d1b8d60 .functor AND 1, L_0x562b8d1b8ed0, L_0x562b8d1b8af0, C4<1>, C4<1>;
v0x562b8c4ecb80_0 .net "S", 0 0, L_0x562b8d1b8c60;  alias, 1 drivers
v0x562b8c4ecc20_0 .net "a", 0 0, L_0x562b8d1b8ed0;  alias, 1 drivers
v0x562b8c51b300_0 .net "b", 0 0, L_0x562b8d1b8af0;  alias, 1 drivers
v0x562b8c5104e0_0 .net "cout", 0 0, L_0x562b8d1b8d60;  alias, 1 drivers
S_0x562b8c8ca850 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1b9190 .functor AND 1, L_0x562b8d1b8070, L_0x562b8d1b8fb0, C4<1>, C4<1>;
v0x562b8c4fe880_0 .net "X", 0 0, L_0x562b8d1b8070;  alias, 1 drivers
v0x562b8c4fe920_0 .net "Y", 0 0, L_0x562b8d1b8fb0;  alias, 1 drivers
v0x562b8c4fdcb0_0 .net "Z", 1 0, L_0x562b8d1b9320;  alias, 1 drivers
L_0x7f38f70debc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c4fdd50_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70debc0;  1 drivers
v0x562b8c4fd330_0 .net "z", 0 0, L_0x562b8d1b9190;  1 drivers
L_0x562b8d1b9320 .concat [ 1 1 0 0], L_0x562b8d1b9190, L_0x7f38f70debc0;
S_0x562b8c8c0b00 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cae81a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dec98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1bb1e0 .functor BUFZ 1, L_0x7f38f70dec98, C4<0>, C4<0>, C4<0>;
L_0x562b8d1bb250 .functor BUFZ 1, L_0x562b8d1bae70, C4<0>, C4<0>, C4<0>;
v0x562b8c505260_0 .net "S", 1 0, L_0x562b8d1bb140;  alias, 1 drivers
v0x562b8c504690_0 .net "a", 1 0, L_0x562b8d1b7130;  alias, 1 drivers
v0x562b8c503d10_0 .net "b", 1 0, L_0x562b8d1b6dc0;  alias, 1 drivers
v0x562b8c503870 .array "carry", 0 2;
v0x562b8c503870_0 .net v0x562b8c503870 0, 0 0, L_0x562b8d1bb1e0; 1 drivers
v0x562b8c503870_1 .net v0x562b8c503870 1, 0 0, L_0x562b8d1ba7a0; 1 drivers
v0x562b8c503870_2 .net v0x562b8c503870 2, 0 0, L_0x562b8d1bae70; 1 drivers
v0x562b8c4fc5a0_0 .net "cin", 0 0, L_0x7f38f70dec98;  1 drivers
v0x562b8c4f7400_0 .net "cout", 0 0, L_0x562b8d1bb250;  alias, 1 drivers
L_0x562b8d1ba8a0 .part L_0x562b8d1b7130, 0, 1;
L_0x562b8d1baa60 .part L_0x562b8d1b6dc0, 0, 1;
L_0x562b8d1baee0 .part L_0x562b8d1b7130, 1, 1;
L_0x562b8d1bb010 .part L_0x562b8d1b6dc0, 1, 1;
L_0x562b8d1bb140 .concat8 [ 1 1 0 0], L_0x562b8d1ba550, L_0x562b8d1bad00;
S_0x562b8c8a7140 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c8c0b00;
 .timescale 0 0;
P_0x562b8cadb840 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c883d00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8a7140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ba7a0 .functor OR 1, L_0x562b8d1ba490, L_0x562b8d1ba6a0, C4<0>, C4<0>;
v0x562b8c514090_0 .net "S", 0 0, L_0x562b8d1ba550;  1 drivers
v0x562b8c513710_0 .net "a", 0 0, L_0x562b8d1ba8a0;  1 drivers
v0x562b8c512820_0 .net "b", 0 0, L_0x562b8d1baa60;  1 drivers
v0x562b8c512470_0 .net "cin", 0 0, L_0x562b8d1bb1e0;  alias, 1 drivers
v0x562b8c5118a0_0 .net "cout", 0 0, L_0x562b8d1ba7a0;  alias, 1 drivers
v0x562b8c510f20_0 .net "cout1", 0 0, L_0x562b8d1ba490;  1 drivers
v0x562b8c510fc0_0 .net "cout2", 0 0, L_0x562b8d1ba6a0;  1 drivers
v0x562b8c510a80_0 .net "s1", 0 0, L_0x562b8d1ba3d0;  1 drivers
S_0x562b8c89c740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c883d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ba3d0 .functor XOR 1, L_0x562b8d1ba8a0, L_0x562b8d1baa60, C4<0>, C4<0>;
L_0x562b8d1ba490 .functor AND 1, L_0x562b8d1ba8a0, L_0x562b8d1baa60, C4<1>, C4<1>;
v0x562b8c4fce90_0 .net "S", 0 0, L_0x562b8d1ba3d0;  alias, 1 drivers
v0x562b8c4fcf30_0 .net "a", 0 0, L_0x562b8d1ba8a0;  alias, 1 drivers
v0x562b8c51afa0_0 .net "b", 0 0, L_0x562b8d1baa60;  alias, 1 drivers
v0x562b8c518ef0_0 .net "cout", 0 0, L_0x562b8d1ba490;  alias, 1 drivers
S_0x562b8c890420 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c883d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ba550 .functor XOR 1, L_0x562b8d1bb1e0, L_0x562b8d1ba3d0, C4<0>, C4<0>;
L_0x562b8d1ba6a0 .functor AND 1, L_0x562b8d1bb1e0, L_0x562b8d1ba3d0, C4<1>, C4<1>;
v0x562b8c518570_0 .net "S", 0 0, L_0x562b8d1ba550;  alias, 1 drivers
v0x562b8c518610_0 .net "a", 0 0, L_0x562b8d1bb1e0;  alias, 1 drivers
v0x562b8c5167c0_0 .net "b", 0 0, L_0x562b8d1ba3d0;  alias, 1 drivers
v0x562b8c515e40_0 .net "cout", 0 0, L_0x562b8d1ba6a0;  alias, 1 drivers
S_0x562b8c88a6e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c8c0b00;
 .timescale 0 0;
P_0x562b8c512920 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c87b9c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c88a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1bae70 .functor OR 1, L_0x562b8d1bac90, L_0x562b8d1bae00, C4<0>, C4<0>;
v0x562b8c509a50_0 .net "S", 0 0, L_0x562b8d1bad00;  1 drivers
v0x562b8c509b10_0 .net "a", 0 0, L_0x562b8d1baee0;  1 drivers
v0x562b8c509650_0 .net "b", 0 0, L_0x562b8d1bb010;  1 drivers
v0x562b8c508f90_0 .net "cin", 0 0, L_0x562b8d1ba7a0;  alias, 1 drivers
v0x562b8c506e80_0 .net "cout", 0 0, L_0x562b8d1bae70;  alias, 1 drivers
v0x562b8c506500_0 .net "cout1", 0 0, L_0x562b8d1bac90;  1 drivers
v0x562b8c5065a0_0 .net "cout2", 0 0, L_0x562b8d1bae00;  1 drivers
v0x562b8c505610_0 .net "s1", 0 0, L_0x562b8d1bac20;  1 drivers
S_0x562b8c874370 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c87b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bac20 .functor XOR 1, L_0x562b8d1baee0, L_0x562b8d1bb010, C4<0>, C4<0>;
L_0x562b8d1bac90 .functor AND 1, L_0x562b8d1baee0, L_0x562b8d1bb010, C4<1>, C4<1>;
v0x562b8c50ecd0_0 .net "S", 0 0, L_0x562b8d1bac20;  alias, 1 drivers
v0x562b8c50ed70_0 .net "a", 0 0, L_0x562b8d1baee0;  alias, 1 drivers
v0x562b8c50cbc0_0 .net "b", 0 0, L_0x562b8d1bb010;  alias, 1 drivers
v0x562b8c50c240_0 .net "cout", 0 0, L_0x562b8d1bac90;  alias, 1 drivers
S_0x562b8c86b6a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c87b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bad00 .functor XOR 1, L_0x562b8d1ba7a0, L_0x562b8d1bac20, C4<0>, C4<0>;
L_0x562b8d1bae00 .functor AND 1, L_0x562b8d1ba7a0, L_0x562b8d1bac20, C4<1>, C4<1>;
v0x562b8c50b350_0 .net "S", 0 0, L_0x562b8d1bad00;  alias, 1 drivers
v0x562b8c50b3f0_0 .net "a", 0 0, L_0x562b8d1ba7a0;  alias, 1 drivers
v0x562b8c50afa0_0 .net "b", 0 0, L_0x562b8d1bac20;  alias, 1 drivers
v0x562b8c50a3d0_0 .net "cout", 0 0, L_0x562b8d1bae00;  alias, 1 drivers
S_0x562b8c848260 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c509750 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d1bc080 .functor BUFZ 1, L_0x562b8d1bb250, C4<0>, C4<0>, C4<0>;
L_0x562b8d1bc180 .functor BUFZ 1, L_0x562b8d1bbc80, C4<0>, C4<0>, C4<0>;
v0x562b8c567d70_0 .net "S", 1 0, L_0x562b8d1bbfe0;  alias, 1 drivers
v0x562b8c56d900_0 .net "a", 1 0, L_0x562b8d1bb140;  alias, 1 drivers
v0x562b8c56b880_0 .net "b", 1 0, L_0x562b8d1ba2a0;  alias, 1 drivers
v0x562b8c56af00 .array "carry", 0 2;
v0x562b8c56af00_0 .net v0x562b8c56af00 0, 0 0, L_0x562b8d1bc080; 1 drivers
v0x562b8c56af00_1 .net v0x562b8c56af00 1, 0 0, L_0x562b8d1bb640; 1 drivers
v0x562b8c56af00_2 .net v0x562b8c56af00 2, 0 0, L_0x562b8d1bbc80; 1 drivers
v0x562b8c56a010_0 .net "cin", 0 0, L_0x562b8d1bb250;  alias, 1 drivers
v0x562b8c56a0b0_0 .net "cout", 0 0, L_0x562b8d1bc180;  alias, 1 drivers
L_0x562b8d1bb740 .part L_0x562b8d1bb140, 0, 1;
L_0x562b8d1bb900 .part L_0x562b8d1ba2a0, 0, 1;
L_0x562b8d1bbcf0 .part L_0x562b8d1bb140, 1, 1;
L_0x562b8d1bbe20 .part L_0x562b8d1ba2a0, 1, 1;
L_0x562b8d1bbfe0 .concat8 [ 1 1 0 0], L_0x562b8d1bb3f0, L_0x562b8d1bbb10;
S_0x562b8c860ca0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c848260;
 .timescale 0 0;
P_0x562b8cab8550 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c854980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c860ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1bb640 .functor OR 1, L_0x562b8d1bb330, L_0x562b8d1bb540, C4<0>, C4<0>;
v0x562b8c4f62f0_0 .net "S", 0 0, L_0x562b8d1bb3f0;  1 drivers
v0x562b8c4f5630_0 .net "a", 0 0, L_0x562b8d1bb740;  1 drivers
v0x562b8c4f4cb0_0 .net "b", 0 0, L_0x562b8d1bb900;  1 drivers
v0x562b8c4f4810_0 .net "cin", 0 0, L_0x562b8d1bc080;  alias, 1 drivers
v0x562b8c4ec470_0 .net "cout", 0 0, L_0x562b8d1bb640;  alias, 1 drivers
v0x562b8c4ec510_0 .net "cout1", 0 0, L_0x562b8d1bb330;  1 drivers
v0x562b8c4eb0a0_0 .net "cout2", 0 0, L_0x562b8d1bb540;  1 drivers
v0x562b8c4ea860_0 .net "s1", 0 0, L_0x562b8d1bb2c0;  1 drivers
S_0x562b8c84ec40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c854980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bb2c0 .functor XOR 1, L_0x562b8d1bb740, L_0x562b8d1bb900, C4<0>, C4<0>;
L_0x562b8d1bb330 .functor AND 1, L_0x562b8d1bb740, L_0x562b8d1bb900, C4<1>, C4<1>;
v0x562b8c4faa40_0 .net "S", 0 0, L_0x562b8d1bb2c0;  alias, 1 drivers
v0x562b8c4faae0_0 .net "a", 0 0, L_0x562b8d1bb740;  alias, 1 drivers
v0x562b8c4f7790_0 .net "b", 0 0, L_0x562b8d1bb900;  alias, 1 drivers
v0x562b8c4fa270_0 .net "cout", 0 0, L_0x562b8d1bb330;  alias, 1 drivers
S_0x562b8c83ff20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c854980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bb3f0 .functor XOR 1, L_0x562b8d1bc080, L_0x562b8d1bb2c0, C4<0>, C4<0>;
L_0x562b8d1bb540 .functor AND 1, L_0x562b8d1bc080, L_0x562b8d1bb2c0, C4<1>, C4<1>;
v0x562b8c4f8b50_0 .net "S", 0 0, L_0x562b8d1bb3f0;  alias, 1 drivers
v0x562b8c4f8c10_0 .net "a", 0 0, L_0x562b8d1bc080;  alias, 1 drivers
v0x562b8c4f81d0_0 .net "b", 0 0, L_0x562b8d1bb2c0;  alias, 1 drivers
v0x562b8c4f7d30_0 .net "cout", 0 0, L_0x562b8d1bb540;  alias, 1 drivers
S_0x562b8c8388d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c848260;
 .timescale 0 0;
P_0x562b8c4f4db0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c8b35b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8388d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1bbc80 .functor OR 1, L_0x562b8d1bbaa0, L_0x562b8d1bbc10, C4<0>, C4<0>;
v0x562b8c4f06e0_0 .net "S", 0 0, L_0x562b8d1bbb10;  1 drivers
v0x562b8c4f07a0_0 .net "a", 0 0, L_0x562b8d1bbcf0;  1 drivers
v0x562b8c4eeca0_0 .net "b", 0 0, L_0x562b8d1bbe20;  1 drivers
v0x562b8c4edfe0_0 .net "cin", 0 0, L_0x562b8d1bb640;  alias, 1 drivers
v0x562b8c4ed660_0 .net "cout", 0 0, L_0x562b8d1bbc80;  alias, 1 drivers
v0x562b8c5679e0_0 .net "cout1", 0 0, L_0x562b8d1bbaa0;  1 drivers
v0x562b8c567a80_0 .net "cout2", 0 0, L_0x562b8d1bbc10;  1 drivers
v0x562b8c56e030_0 .net "s1", 0 0, L_0x562b8d1bba30;  1 drivers
S_0x562b8ca79b40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8b35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bba30 .functor XOR 1, L_0x562b8d1bbcf0, L_0x562b8d1bbe20, C4<0>, C4<0>;
L_0x562b8d1bbaa0 .functor AND 1, L_0x562b8d1bbcf0, L_0x562b8d1bbe20, C4<1>, C4<1>;
v0x562b8c4efdb0_0 .net "S", 0 0, L_0x562b8d1bba30;  alias, 1 drivers
v0x562b8c4efe50_0 .net "a", 0 0, L_0x562b8d1bbcf0;  alias, 1 drivers
v0x562b8c4f33f0_0 .net "b", 0 0, L_0x562b8d1bbe20;  alias, 1 drivers
v0x562b8c4f0140_0 .net "cout", 0 0, L_0x562b8d1bbaa0;  alias, 1 drivers
S_0x562b8c7600b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8b35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bbb10 .functor XOR 1, L_0x562b8d1bb640, L_0x562b8d1bba30, C4<0>, C4<0>;
L_0x562b8d1bbc10 .functor AND 1, L_0x562b8d1bb640, L_0x562b8d1bba30, C4<1>, C4<1>;
v0x562b8c4f2c20_0 .net "S", 0 0, L_0x562b8d1bbb10;  alias, 1 drivers
v0x562b8c4f2cc0_0 .net "a", 0 0, L_0x562b8d1bb640;  alias, 1 drivers
v0x562b8c4f1500_0 .net "b", 0 0, L_0x562b8d1bba30;  alias, 1 drivers
v0x562b8c4f0b80_0 .net "cout", 0 0, L_0x562b8d1bbc10;  alias, 1 drivers
S_0x562b8c789460 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4eeda0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dee00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1be080 .functor BUFZ 1, L_0x7f38f70dee00, C4<0>, C4<0>, C4<0>;
L_0x562b8d1be0f0 .functor BUFZ 1, L_0x562b8d1bdc70, C4<0>, C4<0>, C4<0>;
v0x562b8c49e530_0 .net "S", 3 0, L_0x562b8d1bdfe0;  alias, 1 drivers
v0x562b8c49e130_0 .net "a", 3 0, L_0x562b8d1bc1f0;  alias, 1 drivers
v0x562b8c4d42f0_0 .net "b", 3 0, L_0x562b8d1bc2e0;  alias, 1 drivers
v0x562b8c4d22b0 .array "carry", 0 4;
v0x562b8c4d22b0_0 .net v0x562b8c4d22b0 0, 0 0, L_0x562b8d1be080; 1 drivers
v0x562b8c4d22b0_1 .net v0x562b8c4d22b0 1, 0 0, L_0x562b8d1bca40; 1 drivers
v0x562b8c4d22b0_2 .net v0x562b8c4d22b0 2, 0 0, L_0x562b8d1bcff0; 1 drivers
v0x562b8c4d22b0_3 .net v0x562b8c4d22b0 3, 0 0, L_0x562b8d1bd6c0; 1 drivers
v0x562b8c4d22b0_4 .net v0x562b8c4d22b0 4, 0 0, L_0x562b8d1bdc70; 1 drivers
v0x562b8c4d1930_0 .net "cin", 0 0, L_0x7f38f70dee00;  1 drivers
v0x562b8c4cfb80_0 .net "cout", 0 0, L_0x562b8d1be0f0;  alias, 1 drivers
L_0x562b8d1bcb40 .part L_0x562b8d1bc1f0, 0, 1;
L_0x562b8d1bcc70 .part L_0x562b8d1bc2e0, 0, 1;
L_0x562b8d1bd0f0 .part L_0x562b8d1bc1f0, 1, 1;
L_0x562b8d1bd2b0 .part L_0x562b8d1bc2e0, 1, 1;
L_0x562b8d1bd7c0 .part L_0x562b8d1bc1f0, 2, 1;
L_0x562b8d1bd8f0 .part L_0x562b8d1bc2e0, 2, 1;
L_0x562b8d1bdd30 .part L_0x562b8d1bc1f0, 3, 1;
L_0x562b8d1bde60 .part L_0x562b8d1bc2e0, 3, 1;
L_0x562b8d1bdfe0 .concat8 [ 1 1 1 1], L_0x562b8d1bc7f0, L_0x562b8d1bce80, L_0x562b8d1bd550, L_0x562b8d1bdb00;
S_0x562b8c7750e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c789460;
 .timescale 0 0;
P_0x562b8ca956d0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c74a150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7750e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1bca40 .functor OR 1, L_0x562b8d1bc730, L_0x562b8d1bc940, C4<0>, C4<0>;
v0x562b8c564470_0 .net "S", 0 0, L_0x562b8d1bc7f0;  1 drivers
v0x562b8c564530_0 .net "a", 0 0, L_0x562b8d1bcb40;  1 drivers
v0x562b8c563b80_0 .net "b", 0 0, L_0x562b8d1bcc70;  1 drivers
v0x562b8c5637d0_0 .net "cin", 0 0, L_0x562b8d1be080;  alias, 1 drivers
v0x562b8c562c00_0 .net "cout", 0 0, L_0x562b8d1bca40;  alias, 1 drivers
v0x562b8c562320_0 .net "cout1", 0 0, L_0x562b8d1bc730;  1 drivers
v0x562b8c5623c0_0 .net "cout2", 0 0, L_0x562b8d1bc940;  1 drivers
v0x562b8c447d70_0 .net "s1", 0 0, L_0x562b8d1bc620;  1 drivers
S_0x562b8c709eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c74a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bc620 .functor XOR 1, L_0x562b8d1bcb40, L_0x562b8d1bcc70, C4<0>, C4<0>;
L_0x562b8d1bc730 .functor AND 1, L_0x562b8d1bcb40, L_0x562b8d1bcc70, C4<1>, C4<1>;
v0x562b8c569c60_0 .net "S", 0 0, L_0x562b8d1bc620;  alias, 1 drivers
v0x562b8c569d00_0 .net "a", 0 0, L_0x562b8d1bcb40;  alias, 1 drivers
v0x562b8c569090_0 .net "b", 0 0, L_0x562b8d1bcc70;  alias, 1 drivers
v0x562b8c568710_0 .net "cout", 0 0, L_0x562b8d1bc730;  alias, 1 drivers
S_0x562b8c735dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c74a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bc7f0 .functor XOR 1, L_0x562b8d1be080, L_0x562b8d1bc620, C4<0>, C4<0>;
L_0x562b8d1bc940 .functor AND 1, L_0x562b8d1be080, L_0x562b8d1bc620, C4<1>, C4<1>;
v0x562b8c568270_0 .net "S", 0 0, L_0x562b8d1bc7f0;  alias, 1 drivers
v0x562b8c568310_0 .net "a", 0 0, L_0x562b8d1be080;  alias, 1 drivers
v0x562b8c565540_0 .net "b", 0 0, L_0x562b8d1bc620;  alias, 1 drivers
v0x562b8c564bc0_0 .net "cout", 0 0, L_0x562b8d1bc940;  alias, 1 drivers
S_0x562b8c71ff50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c789460;
 .timescale 0 0;
P_0x562b8c563c80 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c715550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c71ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1bcff0 .functor OR 1, L_0x562b8d1bce10, L_0x562b8d1bcf80, C4<0>, C4<0>;
v0x562b8c4e8670_0 .net "S", 0 0, L_0x562b8d1bce80;  1 drivers
v0x562b8c4e8730_0 .net "a", 0 0, L_0x562b8d1bd0f0;  1 drivers
v0x562b8c4e6630_0 .net "b", 0 0, L_0x562b8d1bd2b0;  1 drivers
v0x562b8c4e5cb0_0 .net "cin", 0 0, L_0x562b8d1bca40;  alias, 1 drivers
v0x562b8c4e3f00_0 .net "cout", 0 0, L_0x562b8d1bcff0;  alias, 1 drivers
v0x562b8c4e3580_0 .net "cout1", 0 0, L_0x562b8d1bce10;  1 drivers
v0x562b8c4e3620_0 .net "cout2", 0 0, L_0x562b8d1bcf80;  1 drivers
v0x562b8c4e17d0_0 .net "s1", 0 0, L_0x562b8d1bcda0;  1 drivers
S_0x562b8c6ff3d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c715550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bcda0 .functor XOR 1, L_0x562b8d1bd0f0, L_0x562b8d1bd2b0, C4<0>, C4<0>;
L_0x562b8d1bce10 .functor AND 1, L_0x562b8d1bd0f0, L_0x562b8d1bd2b0, C4<1>, C4<1>;
v0x562b8c4d4600_0 .net "S", 0 0, L_0x562b8d1bcda0;  alias, 1 drivers
v0x562b8c4d46a0_0 .net "a", 0 0, L_0x562b8d1bd0f0;  alias, 1 drivers
v0x562b8c4bfbe0_0 .net "b", 0 0, L_0x562b8d1bd2b0;  alias, 1 drivers
v0x562b8c40c300_0 .net "cout", 0 0, L_0x562b8d1bce10;  alias, 1 drivers
S_0x562b8c6dbf90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c715550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bce80 .functor XOR 1, L_0x562b8d1bca40, L_0x562b8d1bcda0, C4<0>, C4<0>;
L_0x562b8d1bcf80 .functor AND 1, L_0x562b8d1bca40, L_0x562b8d1bcda0, C4<1>, C4<1>;
v0x562b8c4beae0_0 .net "S", 0 0, L_0x562b8d1bce80;  alias, 1 drivers
v0x562b8c4beb80_0 .net "a", 0 0, L_0x562b8d1bca40;  alias, 1 drivers
v0x562b8c4b3e70_0 .net "b", 0 0, L_0x562b8d1bcda0;  alias, 1 drivers
v0x562b8c40c060_0 .net "cout", 0 0, L_0x562b8d1bcf80;  alias, 1 drivers
S_0x562b8c6f49d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c789460;
 .timescale 0 0;
P_0x562b8c4e6730 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c6e86b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6f49d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1bd6c0 .functor OR 1, L_0x562b8d1bd4e0, L_0x562b8d1bd650, C4<0>, C4<0>;
v0x562b8c4d98c0_0 .net "S", 0 0, L_0x562b8d1bd550;  1 drivers
v0x562b8c4d9980_0 .net "a", 0 0, L_0x562b8d1bd7c0;  1 drivers
v0x562b8c4d7b10_0 .net "b", 0 0, L_0x562b8d1bd8f0;  1 drivers
v0x562b8c4d7190_0 .net "cin", 0 0, L_0x562b8d1bcff0;  alias, 1 drivers
v0x562b8c4d62a0_0 .net "cout", 0 0, L_0x562b8d1bd6c0;  alias, 1 drivers
v0x562b8c4d5ef0_0 .net "cout1", 0 0, L_0x562b8d1bd4e0;  1 drivers
v0x562b8c4d5f90_0 .net "cout2", 0 0, L_0x562b8d1bd650;  1 drivers
v0x562b8c4d5500_0 .net "s1", 0 0, L_0x562b8d1bd470;  1 drivers
S_0x562b8c6e2970 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6e86b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bd470 .functor XOR 1, L_0x562b8d1bd7c0, L_0x562b8d1bd8f0, C4<0>, C4<0>;
L_0x562b8d1bd4e0 .functor AND 1, L_0x562b8d1bd7c0, L_0x562b8d1bd8f0, C4<1>, C4<1>;
v0x562b8c4e0e50_0 .net "S", 0 0, L_0x562b8d1bd470;  alias, 1 drivers
v0x562b8c4e0ef0_0 .net "a", 0 0, L_0x562b8d1bd7c0;  alias, 1 drivers
v0x562b8c4df0a0_0 .net "b", 0 0, L_0x562b8d1bd8f0;  alias, 1 drivers
v0x562b8c4de720_0 .net "cout", 0 0, L_0x562b8d1bd4e0;  alias, 1 drivers
S_0x562b8c6d3c50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6e86b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bd550 .functor XOR 1, L_0x562b8d1bcff0, L_0x562b8d1bd470, C4<0>, C4<0>;
L_0x562b8d1bd650 .functor AND 1, L_0x562b8d1bcff0, L_0x562b8d1bd470, C4<1>, C4<1>;
v0x562b8c4dc970_0 .net "S", 0 0, L_0x562b8d1bd550;  alias, 1 drivers
v0x562b8c4dca10_0 .net "a", 0 0, L_0x562b8d1bcff0;  alias, 1 drivers
v0x562b8c4dbff0_0 .net "b", 0 0, L_0x562b8d1bd470;  alias, 1 drivers
v0x562b8c4da240_0 .net "cout", 0 0, L_0x562b8d1bd650;  alias, 1 drivers
S_0x562b8c6cc600 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c789460;
 .timescale 0 0;
P_0x562b8c4d7c10 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c6c28b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6cc600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1bdc70 .functor OR 1, L_0x562b8d1bda90, L_0x562b8d1bdc00, C4<0>, C4<0>;
v0x562b8c4a3c90_0 .net "S", 0 0, L_0x562b8d1bdb00;  1 drivers
v0x562b8c4a3310_0 .net "a", 0 0, L_0x562b8d1bdd30;  1 drivers
v0x562b8c4a1560_0 .net "b", 0 0, L_0x562b8d1bde60;  1 drivers
v0x562b8c4a0be0_0 .net "cin", 0 0, L_0x562b8d1bd6c0;  alias, 1 drivers
v0x562b8c49fcf0_0 .net "cout", 0 0, L_0x562b8d1bdc70;  alias, 1 drivers
v0x562b8c49f940_0 .net "cout1", 0 0, L_0x562b8d1bda90;  1 drivers
v0x562b8c49f9e0_0 .net "cout2", 0 0, L_0x562b8d1bdc00;  1 drivers
v0x562b8c49ed70_0 .net "s1", 0 0, L_0x562b8d1bda20;  1 drivers
S_0x562b8c6a8ef0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bda20 .functor XOR 1, L_0x562b8d1bdd30, L_0x562b8d1bde60, C4<0>, C4<0>;
L_0x562b8d1bda90 .functor AND 1, L_0x562b8d1bdd30, L_0x562b8d1bde60, C4<1>, C4<1>;
v0x562b8c4d4cc0_0 .net "S", 0 0, L_0x562b8d1bda20;  alias, 1 drivers
v0x562b8c4d4d60_0 .net "a", 0 0, L_0x562b8d1bdd30;  alias, 1 drivers
v0x562b8c4d48c0_0 .net "b", 0 0, L_0x562b8d1bde60;  alias, 1 drivers
v0x562b8c4a8ba0_0 .net "cout", 0 0, L_0x562b8d1bda90;  alias, 1 drivers
S_0x562b8c685ab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bdb00 .functor XOR 1, L_0x562b8d1bd6c0, L_0x562b8d1bda20, C4<0>, C4<0>;
L_0x562b8d1bdc00 .functor AND 1, L_0x562b8d1bd6c0, L_0x562b8d1bda20, C4<1>, C4<1>;
v0x562b8c4a8470_0 .net "S", 0 0, L_0x562b8d1bdb00;  alias, 1 drivers
v0x562b8c4a8510_0 .net "a", 0 0, L_0x562b8d1bd6c0;  alias, 1 drivers
v0x562b8c4a63c0_0 .net "b", 0 0, L_0x562b8d1bda20;  alias, 1 drivers
v0x562b8c4a5a40_0 .net "cout", 0 0, L_0x562b8d1bdc00;  alias, 1 drivers
S_0x562b8c69e4f0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8caed160 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1b93c0 .functor NOT 2, L_0x562b8d1b9320, C4<00>, C4<00>, C4<00>;
v0x562b8c4b1a60_0 .net "cout", 0 0, L_0x562b8d1ba1c0;  1 drivers
v0x562b8c4b10e0_0 .net "i", 1 0, L_0x562b8d1b9320;  alias, 1 drivers
v0x562b8c4af330_0 .net "o", 1 0, L_0x562b8d1ba0b0;  alias, 1 drivers
v0x562b8c4ae9b0_0 .net "temp2", 1 0, L_0x562b8d1b93c0;  1 drivers
S_0x562b8c6921d0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c69e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ca1ddc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dec50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ba150 .functor BUFZ 1, L_0x7f38f70dec50, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ba1c0 .functor BUFZ 1, L_0x562b8d1b9d50, C4<0>, C4<0>, C4<0>;
v0x562b8c4b59e0_0 .net "S", 1 0, L_0x562b8d1ba0b0;  alias, 1 drivers
v0x562b8c4b4e10_0 .net "a", 1 0, L_0x562b8d1b93c0;  alias, 1 drivers
L_0x7f38f70dec08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c4b45d0_0 .net "b", 1 0, L_0x7f38f70dec08;  1 drivers
v0x562b8c4b41d0 .array "carry", 0 2;
v0x562b8c4b41d0_0 .net v0x562b8c4b41d0 0, 0 0, L_0x562b8d1ba150; 1 drivers
v0x562b8c4b41d0_1 .net v0x562b8c4b41d0 1, 0 0, L_0x562b8d1b97a0; 1 drivers
v0x562b8c4b41d0_2 .net v0x562b8c4b41d0 2, 0 0, L_0x562b8d1b9d50; 1 drivers
v0x562b8c4b3b10_0 .net "cin", 0 0, L_0x7f38f70dec50;  1 drivers
v0x562b8c4b3bb0_0 .net "cout", 0 0, L_0x562b8d1ba1c0;  alias, 1 drivers
L_0x562b8d1b98a0 .part L_0x562b8d1b93c0, 0, 1;
L_0x562b8d1b99d0 .part L_0x7f38f70dec08, 0, 1;
L_0x562b8d1b9dc0 .part L_0x562b8d1b93c0, 1, 1;
L_0x562b8d1b9f80 .part L_0x7f38f70dec08, 1, 1;
L_0x562b8d1ba0b0 .concat8 [ 1 1 0 0], L_0x562b8d1b95a0, L_0x562b8d1b9be0;
S_0x562b8c68c490 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c6921d0;
 .timescale 0 0;
P_0x562b8ca4c3e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c67d770 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c68c490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b97a0 .functor OR 1, L_0x562b8d1b9530, L_0x562b8d1b96a0, C4<0>, C4<0>;
v0x562b8c4c7c70_0 .net "S", 0 0, L_0x562b8d1b95a0;  1 drivers
v0x562b8c4c7d30_0 .net "a", 0 0, L_0x562b8d1b98a0;  1 drivers
v0x562b8c4c5ec0_0 .net "b", 0 0, L_0x562b8d1b99d0;  1 drivers
v0x562b8c4c5540_0 .net "cin", 0 0, L_0x562b8d1ba150;  alias, 1 drivers
v0x562b8c4c3790_0 .net "cout", 0 0, L_0x562b8d1b97a0;  alias, 1 drivers
v0x562b8c4c2e10_0 .net "cout1", 0 0, L_0x562b8d1b9530;  1 drivers
v0x562b8c4c2eb0_0 .net "cout2", 0 0, L_0x562b8d1b96a0;  1 drivers
v0x562b8c4c1f20_0 .net "s1", 0 0, L_0x562b8d1b94c0;  1 drivers
S_0x562b8c676120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c67d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b94c0 .functor XOR 1, L_0x562b8d1b98a0, L_0x562b8d1b99d0, C4<0>, C4<0>;
L_0x562b8d1b9530 .functor AND 1, L_0x562b8d1b98a0, L_0x562b8d1b99d0, C4<1>, C4<1>;
v0x562b8c4cf200_0 .net "S", 0 0, L_0x562b8d1b94c0;  alias, 1 drivers
v0x562b8c4cf2a0_0 .net "a", 0 0, L_0x562b8d1b98a0;  alias, 1 drivers
v0x562b8c4cd450_0 .net "b", 0 0, L_0x562b8d1b99d0;  alias, 1 drivers
v0x562b8c4ccad0_0 .net "cout", 0 0, L_0x562b8d1b9530;  alias, 1 drivers
S_0x562b8c66d450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c67d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b95a0 .functor XOR 1, L_0x562b8d1ba150, L_0x562b8d1b94c0, C4<0>, C4<0>;
L_0x562b8d1b96a0 .functor AND 1, L_0x562b8d1ba150, L_0x562b8d1b94c0, C4<1>, C4<1>;
v0x562b8c4cad20_0 .net "S", 0 0, L_0x562b8d1b95a0;  alias, 1 drivers
v0x562b8c4cadc0_0 .net "a", 0 0, L_0x562b8d1ba150;  alias, 1 drivers
v0x562b8c4ca3a0_0 .net "b", 0 0, L_0x562b8d1b94c0;  alias, 1 drivers
v0x562b8c4c85f0_0 .net "cout", 0 0, L_0x562b8d1b96a0;  alias, 1 drivers
S_0x562b8c64a010 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c6921d0;
 .timescale 0 0;
P_0x562b8c4c5fc0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c662a50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c64a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b9d50 .functor OR 1, L_0x562b8d1b9b70, L_0x562b8d1b9ce0, C4<0>, C4<0>;
v0x562b8c4bbae0_0 .net "S", 0 0, L_0x562b8d1b9be0;  1 drivers
v0x562b8c4bbba0_0 .net "a", 0 0, L_0x562b8d1b9dc0;  1 drivers
v0x562b8c4b9d30_0 .net "b", 0 0, L_0x562b8d1b9f80;  1 drivers
v0x562b8c4b93b0_0 .net "cin", 0 0, L_0x562b8d1b97a0;  alias, 1 drivers
v0x562b8c4b7600_0 .net "cout", 0 0, L_0x562b8d1b9d50;  alias, 1 drivers
v0x562b8c4b6c80_0 .net "cout1", 0 0, L_0x562b8d1b9b70;  1 drivers
v0x562b8c4b6d20_0 .net "cout2", 0 0, L_0x562b8d1b9ce0;  1 drivers
v0x562b8c4b5d90_0 .net "s1", 0 0, L_0x562b8d1b9b00;  1 drivers
S_0x562b8c656730 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c662a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b9b00 .functor XOR 1, L_0x562b8d1b9dc0, L_0x562b8d1b9f80, C4<0>, C4<0>;
L_0x562b8d1b9b70 .functor AND 1, L_0x562b8d1b9dc0, L_0x562b8d1b9f80, C4<1>, C4<1>;
v0x562b8c4c1b70_0 .net "S", 0 0, L_0x562b8d1b9b00;  alias, 1 drivers
v0x562b8c4c1c10_0 .net "a", 0 0, L_0x562b8d1b9dc0;  alias, 1 drivers
v0x562b8c4c0fa0_0 .net "b", 0 0, L_0x562b8d1b9f80;  alias, 1 drivers
v0x562b8c4c0620_0 .net "cout", 0 0, L_0x562b8d1b9b70;  alias, 1 drivers
S_0x562b8c6509f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c662a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b9be0 .functor XOR 1, L_0x562b8d1b97a0, L_0x562b8d1b9b00, C4<0>, C4<0>;
L_0x562b8d1b9ce0 .functor AND 1, L_0x562b8d1b97a0, L_0x562b8d1b9b00, C4<1>, C4<1>;
v0x562b8c4c0180_0 .net "S", 0 0, L_0x562b8d1b9be0;  alias, 1 drivers
v0x562b8c4c0220_0 .net "a", 0 0, L_0x562b8d1b97a0;  alias, 1 drivers
v0x562b8c4be510_0 .net "b", 0 0, L_0x562b8d1b9b00;  alias, 1 drivers
v0x562b8c4bc460_0 .net "cout", 0 0, L_0x562b8d1b9ce0;  alias, 1 drivers
S_0x562b8c641cd0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c99dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4b9e30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d1bfb60 .functor BUFZ 1, L_0x562b8d1be0f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1bfc60 .functor BUFZ 1, L_0x562b8d1bf760, C4<0>, C4<0>, C4<0>;
v0x562b8c484bb0_0 .net "S", 3 0, L_0x562b8d1bfa30;  alias, 1 drivers
v0x562b8c484230_0 .net "a", 3 0, L_0x562b8d1bdfe0;  alias, 1 drivers
v0x562b8c483340_0 .net "b", 3 0, L_0x562b8d1bc470;  alias, 1 drivers
v0x562b8c482f90 .array "carry", 0 4;
v0x562b8c482f90_0 .net v0x562b8c482f90 0, 0 0, L_0x562b8d1bfb60; 1 drivers
v0x562b8c482f90_1 .net v0x562b8c482f90 1, 0 0, L_0x562b8d1be530; 1 drivers
v0x562b8c482f90_2 .net v0x562b8c482f90 2, 0 0, L_0x562b8d1beb70; 1 drivers
v0x562b8c482f90_3 .net v0x562b8c482f90 3, 0 0, L_0x562b8d1bf1b0; 1 drivers
v0x562b8c482f90_4 .net v0x562b8c482f90 4, 0 0, L_0x562b8d1bf760; 1 drivers
v0x562b8c4823c0_0 .net "cin", 0 0, L_0x562b8d1be0f0;  alias, 1 drivers
v0x562b8c481a40_0 .net "cout", 0 0, L_0x562b8d1bfc60;  alias, 1 drivers
L_0x562b8d1be630 .part L_0x562b8d1bdfe0, 0, 1;
L_0x562b8d1be7f0 .part L_0x562b8d1bc470, 0, 1;
L_0x562b8d1bec70 .part L_0x562b8d1bdfe0, 1, 1;
L_0x562b8d1beda0 .part L_0x562b8d1bc470, 1, 1;
L_0x562b8d1bf2b0 .part L_0x562b8d1bdfe0, 2, 1;
L_0x562b8d1bf3e0 .part L_0x562b8d1bc470, 2, 1;
L_0x562b8d1bf7d0 .part L_0x562b8d1bdfe0, 3, 1;
L_0x562b8d1bf900 .part L_0x562b8d1bc470, 3, 1;
L_0x562b8d1bfa30 .concat8 [ 1 1 1 1], L_0x562b8d1be2e0, L_0x562b8d1bea00, L_0x562b8d1bf040, L_0x562b8d1bf5f0;
S_0x562b8c63a680 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c641cd0;
 .timescale 0 0;
P_0x562b8ca2e700 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c6b5360 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c63a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1be530 .functor OR 1, L_0x562b8d1be220, L_0x562b8d1be430, C4<0>, C4<0>;
v0x562b8c4a95f0_0 .net "S", 0 0, L_0x562b8d1be2e0;  1 drivers
v0x562b8c46beb0_0 .net "a", 0 0, L_0x562b8d1be630;  1 drivers
v0x562b8c464f50_0 .net "b", 0 0, L_0x562b8d1be7f0;  1 drivers
v0x562b8c464b70_0 .net "cin", 0 0, L_0x562b8d1bfb60;  alias, 1 drivers
v0x562b8c4932f0_0 .net "cout", 0 0, L_0x562b8d1be530;  alias, 1 drivers
v0x562b8c493390_0 .net "cout1", 0 0, L_0x562b8d1be220;  1 drivers
v0x562b8c4884d0_0 .net "cout2", 0 0, L_0x562b8d1be430;  1 drivers
v0x562b8c487290_0 .net "s1", 0 0, L_0x562b8d1be160;  1 drivers
S_0x562b8c630a60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6b5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1be160 .functor XOR 1, L_0x562b8d1be630, L_0x562b8d1be7f0, C4<0>, C4<0>;
L_0x562b8d1be220 .functor AND 1, L_0x562b8d1be630, L_0x562b8d1be7f0, C4<1>, C4<1>;
v0x562b8c4acc00_0 .net "S", 0 0, L_0x562b8d1be160;  alias, 1 drivers
v0x562b8c4acca0_0 .net "a", 0 0, L_0x562b8d1be630;  alias, 1 drivers
v0x562b8c4ac280_0 .net "b", 0 0, L_0x562b8d1be7f0;  alias, 1 drivers
v0x562b8c4ab390_0 .net "cout", 0 0, L_0x562b8d1be220;  alias, 1 drivers
S_0x562b8c602280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6b5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1be2e0 .functor XOR 1, L_0x562b8d1bfb60, L_0x562b8d1be160, C4<0>, C4<0>;
L_0x562b8d1be430 .functor AND 1, L_0x562b8d1bfb60, L_0x562b8d1be160, C4<1>, C4<1>;
v0x562b8c4aafe0_0 .net "S", 0 0, L_0x562b8d1be2e0;  alias, 1 drivers
v0x562b8c4ab0a0_0 .net "a", 0 0, L_0x562b8d1bfb60;  alias, 1 drivers
v0x562b8c4aa410_0 .net "b", 0 0, L_0x562b8d1be160;  alias, 1 drivers
v0x562b8c4a9a90_0 .net "cout", 0 0, L_0x562b8d1be430;  alias, 1 drivers
S_0x562b8c5c1fe0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c641cd0;
 .timescale 0 0;
P_0x562b8c465050 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c5edf00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5c1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1beb70 .functor OR 1, L_0x562b8d1be990, L_0x562b8d1beb00, C4<0>, C4<0>;
v0x562b8c4991b0_0 .net "S", 0 0, L_0x562b8d1bea00;  1 drivers
v0x562b8c499270_0 .net "a", 0 0, L_0x562b8d1bec70;  1 drivers
v0x562b8c498830_0 .net "b", 0 0, L_0x562b8d1beda0;  1 drivers
v0x562b8c496a80_0 .net "cin", 0 0, L_0x562b8d1be530;  alias, 1 drivers
v0x562b8c496100_0 .net "cout", 0 0, L_0x562b8d1beb70;  alias, 1 drivers
v0x562b8c495210_0 .net "cout1", 0 0, L_0x562b8d1be990;  1 drivers
v0x562b8c4952b0_0 .net "cout2", 0 0, L_0x562b8d1beb00;  1 drivers
v0x562b8c494e60_0 .net "s1", 0 0, L_0x562b8d1be920;  1 drivers
S_0x562b8c5d8080 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5edf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1be920 .functor XOR 1, L_0x562b8d1bec70, L_0x562b8d1beda0, C4<0>, C4<0>;
L_0x562b8d1be990 .functor AND 1, L_0x562b8d1bec70, L_0x562b8d1beda0, C4<1>, C4<1>;
v0x562b8c4812e0_0 .net "S", 0 0, L_0x562b8d1be920;  alias, 1 drivers
v0x562b8c481380_0 .net "a", 0 0, L_0x562b8d1bec70;  alias, 1 drivers
v0x562b8c473500_0 .net "b", 0 0, L_0x562b8d1beda0;  alias, 1 drivers
v0x562b8c463680_0 .net "cout", 0 0, L_0x562b8d1be990;  alias, 1 drivers
S_0x562b8c5cd680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5edf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bea00 .functor XOR 1, L_0x562b8d1be530, L_0x562b8d1be920, C4<0>, C4<0>;
L_0x562b8d1beb00 .functor AND 1, L_0x562b8d1be530, L_0x562b8d1be920, C4<1>, C4<1>;
v0x562b8c49d990_0 .net "S", 0 0, L_0x562b8d1bea00;  alias, 1 drivers
v0x562b8c49da30_0 .net "a", 0 0, L_0x562b8d1be530;  alias, 1 drivers
v0x562b8c49b8e0_0 .net "b", 0 0, L_0x562b8d1be920;  alias, 1 drivers
v0x562b8c49af60_0 .net "cout", 0 0, L_0x562b8d1beb00;  alias, 1 drivers
S_0x562b8c5b7500 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c641cd0;
 .timescale 0 0;
P_0x562b8c498930 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c5940c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5b7500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1bf1b0 .functor OR 1, L_0x562b8d1befd0, L_0x562b8d1bf140, C4<0>, C4<0>;
v0x562b8c477b10_0 .net "S", 0 0, L_0x562b8d1bf040;  1 drivers
v0x562b8c477bd0_0 .net "a", 0 0, L_0x562b8d1bf2b0;  1 drivers
v0x562b8c476c20_0 .net "b", 0 0, L_0x562b8d1bf3e0;  1 drivers
v0x562b8c476870_0 .net "cin", 0 0, L_0x562b8d1beb70;  alias, 1 drivers
v0x562b8c475ca0_0 .net "cout", 0 0, L_0x562b8d1bf1b0;  alias, 1 drivers
v0x562b8c475320_0 .net "cout1", 0 0, L_0x562b8d1befd0;  1 drivers
v0x562b8c4753c0_0 .net "cout2", 0 0, L_0x562b8d1bf140;  1 drivers
v0x562b8c474e80_0 .net "s1", 0 0, L_0x562b8d1bef60;  1 drivers
S_0x562b8c5acb00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bef60 .functor XOR 1, L_0x562b8d1bf2b0, L_0x562b8d1bf3e0, C4<0>, C4<0>;
L_0x562b8d1befd0 .functor AND 1, L_0x562b8d1bf2b0, L_0x562b8d1bf3e0, C4<1>, C4<1>;
v0x562b8c494290_0 .net "S", 0 0, L_0x562b8d1bef60;  alias, 1 drivers
v0x562b8c494330_0 .net "a", 0 0, L_0x562b8d1bf2b0;  alias, 1 drivers
v0x562b8c493a50_0 .net "b", 0 0, L_0x562b8d1bf3e0;  alias, 1 drivers
v0x562b8c493650_0 .net "cout", 0 0, L_0x562b8d1befd0;  alias, 1 drivers
S_0x562b8c5a07e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5940c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bf040 .functor XOR 1, L_0x562b8d1beb70, L_0x562b8d1bef60, C4<0>, C4<0>;
L_0x562b8d1bf140 .functor AND 1, L_0x562b8d1beb70, L_0x562b8d1bef60, C4<1>, C4<1>;
v0x562b8c47acd0_0 .net "S", 0 0, L_0x562b8d1bf040;  alias, 1 drivers
v0x562b8c47ad70_0 .net "a", 0 0, L_0x562b8d1beb70;  alias, 1 drivers
v0x562b8c47a5a0_0 .net "b", 0 0, L_0x562b8d1bef60;  alias, 1 drivers
v0x562b8c478490_0 .net "cout", 0 0, L_0x562b8d1bf140;  alias, 1 drivers
S_0x562b8c59aaa0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c641cd0;
 .timescale 0 0;
P_0x562b8c476d20 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c58bd80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c59aaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1bf760 .functor OR 1, L_0x562b8d1bf580, L_0x562b8d1bf6f0, C4<0>, C4<0>;
v0x562b8c48b700_0 .net "S", 0 0, L_0x562b8d1bf5f0;  1 drivers
v0x562b8c48a810_0 .net "a", 0 0, L_0x562b8d1bf7d0;  1 drivers
v0x562b8c48a460_0 .net "b", 0 0, L_0x562b8d1bf900;  1 drivers
v0x562b8c489890_0 .net "cin", 0 0, L_0x562b8d1bf1b0;  alias, 1 drivers
v0x562b8c488f10_0 .net "cout", 0 0, L_0x562b8d1bf760;  alias, 1 drivers
v0x562b8c488a70_0 .net "cout1", 0 0, L_0x562b8d1bf580;  1 drivers
v0x562b8c488b10_0 .net "cout2", 0 0, L_0x562b8d1bf6f0;  1 drivers
v0x562b8c486cc0_0 .net "s1", 0 0, L_0x562b8d1bf510;  1 drivers
S_0x562b8c584730 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c58bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bf510 .functor XOR 1, L_0x562b8d1bf7d0, L_0x562b8d1bf900, C4<0>, C4<0>;
L_0x562b8d1bf580 .functor AND 1, L_0x562b8d1bf7d0, L_0x562b8d1bf900, C4<1>, C4<1>;
v0x562b8c492f90_0 .net "S", 0 0, L_0x562b8d1bf510;  alias, 1 drivers
v0x562b8c493030_0 .net "a", 0 0, L_0x562b8d1bf7d0;  alias, 1 drivers
v0x562b8c490ee0_0 .net "b", 0 0, L_0x562b8d1bf900;  alias, 1 drivers
v0x562b8c490560_0 .net "cout", 0 0, L_0x562b8d1bf580;  alias, 1 drivers
S_0x562b8c57a9e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c58bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bf5f0 .functor XOR 1, L_0x562b8d1bf1b0, L_0x562b8d1bf510, C4<0>, C4<0>;
L_0x562b8d1bf6f0 .functor AND 1, L_0x562b8d1bf1b0, L_0x562b8d1bf510, C4<1>, C4<1>;
v0x562b8c48e7b0_0 .net "S", 0 0, L_0x562b8d1bf5f0;  alias, 1 drivers
v0x562b8c48e850_0 .net "a", 0 0, L_0x562b8d1bf1b0;  alias, 1 drivers
v0x562b8c48de30_0 .net "b", 0 0, L_0x562b8d1bf510;  alias, 1 drivers
v0x562b8c48c080_0 .net "cout", 0 0, L_0x562b8d1bf6f0;  alias, 1 drivers
S_0x562b8c561020 .scope module, "ins4" "rca_Nbit" 3 111, 3 18 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c9f5e30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70deed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1c2f10 .functor BUFZ 1, L_0x7f38f70deed8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1c2f80 .functor BUFZ 1, L_0x562b8d1c2c30, C4<0>, C4<0>, C4<0>;
v0x562b8c43e980_0 .net "S", 3 0, L_0x562b8d1c2e70;  alias, 1 drivers
v0x562b8c43ddb0_0 .net "a", 3 0, L_0x562b8d1b1290;  alias, 1 drivers
v0x562b8c43d570_0 .net "b", 3 0, L_0x562b8d1a6b30;  alias, 1 drivers
v0x562b8c43d610 .array "carry", 0 4;
v0x562b8c43d610_0 .net v0x562b8c43d610 0, 0 0, L_0x562b8d1c2f10; 1 drivers
v0x562b8c43d610_1 .net v0x562b8c43d610 1, 0 0, L_0x562b8d1c1b20; 1 drivers
v0x562b8c43d610_2 .net v0x562b8c43d610 2, 0 0, L_0x562b8d1c20d0; 1 drivers
v0x562b8c43d610_3 .net v0x562b8c43d610 3, 0 0, L_0x562b8d1c2680; 1 drivers
v0x562b8c43d610_4 .net v0x562b8c43d610 4, 0 0, L_0x562b8d1c2c30; 1 drivers
v0x562b8c43d170_0 .net "cin", 0 0, L_0x7f38f70deed8;  1 drivers
v0x562b8c4247f0_0 .net "cout", 0 0, L_0x562b8d1c2f80;  alias, 1 drivers
L_0x562b8d1c1c20 .part L_0x562b8d1b1290, 0, 1;
L_0x562b8d1c1d50 .part L_0x562b8d1a6b30, 0, 1;
L_0x562b8d1c21d0 .part L_0x562b8d1b1290, 1, 1;
L_0x562b8d1c2300 .part L_0x562b8d1a6b30, 1, 1;
L_0x562b8d1c2780 .part L_0x562b8d1b1290, 2, 1;
L_0x562b8d1c28b0 .part L_0x562b8d1a6b30, 2, 1;
L_0x562b8d1c2ca0 .part L_0x562b8d1b1290, 3, 1;
L_0x562b8d1c2dd0 .part L_0x562b8d1a6b30, 3, 1;
L_0x562b8d1c2e70 .concat8 [ 1 1 1 1], L_0x562b8d1c1920, L_0x562b8d1c1f60, L_0x562b8d1c2510, L_0x562b8d1c2ac0;
S_0x562b8c53dbe0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c561020;
 .timescale 0 0;
P_0x562b8c9e8410 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c556620 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c53dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c1b20 .functor OR 1, L_0x562b8d1c18b0, L_0x562b8d1c1a20, C4<0>, C4<0>;
v0x562b8c46ac10_0 .net "S", 0 0, L_0x562b8d1c1920;  1 drivers
v0x562b8c46acd0_0 .net "a", 0 0, L_0x562b8d1c1c20;  1 drivers
v0x562b8c4694f0_0 .net "b", 0 0, L_0x562b8d1c1d50;  1 drivers
v0x562b8c468b70_0 .net "cin", 0 0, L_0x562b8d1c2f10;  alias, 1 drivers
v0x562b8c4686d0_0 .net "cout", 0 0, L_0x562b8d1c1b20;  alias, 1 drivers
v0x562b8c468770_0 .net "cout1", 0 0, L_0x562b8d1c18b0;  1 drivers
v0x562b8c466c90_0 .net "cout2", 0 0, L_0x562b8d1c1a20;  1 drivers
v0x562b8c465fd0_0 .net "s1", 0 0, L_0x562b8d1c1840;  1 drivers
S_0x562b8c54a300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c556620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c1840 .functor XOR 1, L_0x562b8d1c1c20, L_0x562b8d1c1d50, C4<0>, C4<0>;
L_0x562b8d1c18b0 .functor AND 1, L_0x562b8d1c1c20, L_0x562b8d1c1d50, C4<1>, C4<1>;
v0x562b8c464460_0 .net "S", 0 0, L_0x562b8d1c1840;  alias, 1 drivers
v0x562b8c464500_0 .net "a", 0 0, L_0x562b8d1c1c20;  alias, 1 drivers
v0x562b8c463090_0 .net "b", 0 0, L_0x562b8d1c1d50;  alias, 1 drivers
v0x562b8c462880_0 .net "cout", 0 0, L_0x562b8d1c18b0;  alias, 1 drivers
S_0x562b8c5445c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c556620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c1920 .functor XOR 1, L_0x562b8d1c2f10, L_0x562b8d1c1840, C4<0>, C4<0>;
L_0x562b8d1c1a20 .functor AND 1, L_0x562b8d1c2f10, L_0x562b8d1c1840, C4<1>, C4<1>;
v0x562b8c467da0_0 .net "S", 0 0, L_0x562b8d1c1920;  alias, 1 drivers
v0x562b8c467e40_0 .net "a", 0 0, L_0x562b8d1c2f10;  alias, 1 drivers
v0x562b8c46b3e0_0 .net "b", 0 0, L_0x562b8d1c1840;  alias, 1 drivers
v0x562b8c468130_0 .net "cout", 0 0, L_0x562b8d1c1a20;  alias, 1 drivers
S_0x562b8c5358a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c561020;
 .timescale 0 0;
P_0x562b8c4695f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c52e250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5358a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c20d0 .functor OR 1, L_0x562b8d1c1ef0, L_0x562b8d1c2060, C4<0>, C4<0>;
v0x562b8c45e4c0_0 .net "S", 0 0, L_0x562b8d1c1f60;  1 drivers
v0x562b8c45e580_0 .net "a", 0 0, L_0x562b8d1c21d0;  1 drivers
v0x562b8c45d5d0_0 .net "b", 0 0, L_0x562b8d1c2300;  1 drivers
v0x562b8c45d220_0 .net "cin", 0 0, L_0x562b8d1c1b20;  alias, 1 drivers
v0x562b8c45c650_0 .net "cout", 0 0, L_0x562b8d1c20d0;  alias, 1 drivers
v0x562b8c45bcd0_0 .net "cout1", 0 0, L_0x562b8d1c1ef0;  1 drivers
v0x562b8c45bd70_0 .net "cout2", 0 0, L_0x562b8d1c2060;  1 drivers
v0x562b8c45b830_0 .net "s1", 0 0, L_0x562b8d1c1e80;  1 drivers
S_0x562b8c525580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c52e250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c1e80 .functor XOR 1, L_0x562b8d1c21d0, L_0x562b8d1c2300, C4<0>, C4<0>;
L_0x562b8d1c1ef0 .functor AND 1, L_0x562b8d1c21d0, L_0x562b8d1c2300, C4<1>, C4<1>;
v0x562b8c465650_0 .net "S", 0 0, L_0x562b8d1c1e80;  alias, 1 drivers
v0x562b8c4656f0_0 .net "a", 0 0, L_0x562b8d1c21d0;  alias, 1 drivers
v0x562b8c45afa0_0 .net "b", 0 0, L_0x562b8d1c2300;  alias, 1 drivers
v0x562b8c4615f0_0 .net "cout", 0 0, L_0x562b8d1c1ef0;  alias, 1 drivers
S_0x562b8c502140 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c52e250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c1f60 .functor XOR 1, L_0x562b8d1c1b20, L_0x562b8d1c1e80, C4<0>, C4<0>;
L_0x562b8d1c2060 .functor AND 1, L_0x562b8d1c1b20, L_0x562b8d1c1e80, C4<1>, C4<1>;
v0x562b8c45b330_0 .net "S", 0 0, L_0x562b8d1c1f60;  alias, 1 drivers
v0x562b8c45b3d0_0 .net "a", 0 0, L_0x562b8d1c1b20;  alias, 1 drivers
v0x562b8c460ec0_0 .net "b", 0 0, L_0x562b8d1c1e80;  alias, 1 drivers
v0x562b8c45ee40_0 .net "cout", 0 0, L_0x562b8d1c2060;  alias, 1 drivers
S_0x562b8c51ab80 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c561020;
 .timescale 0 0;
P_0x562b8c45d6d0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c50e860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c51ab80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c2680 .functor OR 1, L_0x562b8d1c24a0, L_0x562b8d1c2610, C4<0>, C4<0>;
v0x562b8c455840_0 .net "S", 0 0, L_0x562b8d1c2510;  1 drivers
v0x562b8c455900_0 .net "a", 0 0, L_0x562b8d1c2780;  1 drivers
v0x562b8c4553a0_0 .net "b", 0 0, L_0x562b8d1c28b0;  1 drivers
v0x562b8c4159d0_0 .net "cin", 0 0, L_0x562b8d1c20d0;  alias, 1 drivers
v0x562b8c40ea70_0 .net "cout", 0 0, L_0x562b8d1c2680;  alias, 1 drivers
v0x562b8c40e690_0 .net "cout1", 0 0, L_0x562b8d1c24a0;  1 drivers
v0x562b8c40e730_0 .net "cout2", 0 0, L_0x562b8d1c2610;  1 drivers
v0x562b8c43ce10_0 .net "s1", 0 0, L_0x562b8d1c2430;  1 drivers
S_0x562b8c508b20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c50e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c2430 .functor XOR 1, L_0x562b8d1c2780, L_0x562b8d1c28b0, C4<0>, C4<0>;
L_0x562b8d1c24a0 .functor AND 1, L_0x562b8d1c2780, L_0x562b8d1c28b0, C4<1>, C4<1>;
v0x562b8c458b00_0 .net "S", 0 0, L_0x562b8d1c2430;  alias, 1 drivers
v0x562b8c458ba0_0 .net "a", 0 0, L_0x562b8d1c2780;  alias, 1 drivers
v0x562b8c458180_0 .net "b", 0 0, L_0x562b8d1c28b0;  alias, 1 drivers
v0x562b8c457a30_0 .net "cout", 0 0, L_0x562b8d1c24a0;  alias, 1 drivers
S_0x562b8c4f9e00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c50e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c2510 .functor XOR 1, L_0x562b8d1c20d0, L_0x562b8d1c2430, C4<0>, C4<0>;
L_0x562b8d1c2610 .functor AND 1, L_0x562b8d1c20d0, L_0x562b8d1c2430, C4<1>, C4<1>;
v0x562b8c457140_0 .net "S", 0 0, L_0x562b8d1c2510;  alias, 1 drivers
v0x562b8c4571e0_0 .net "a", 0 0, L_0x562b8d1c20d0;  alias, 1 drivers
v0x562b8c456d90_0 .net "b", 0 0, L_0x562b8d1c2430;  alias, 1 drivers
v0x562b8c4561c0_0 .net "cout", 0 0, L_0x562b8d1c2610;  alias, 1 drivers
S_0x562b8c4f27b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c561020;
 .timescale 0 0;
P_0x562b8c4554a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c56d490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4f27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c2c30 .functor OR 1, L_0x562b8d1c2a50, L_0x562b8d1c2bc0, C4<0>, C4<0>;
v0x562b8c445400_0 .net "S", 0 0, L_0x562b8d1c2ac0;  1 drivers
v0x562b8c444a80_0 .net "a", 0 0, L_0x562b8d1c2ca0;  1 drivers
v0x562b8c442cd0_0 .net "b", 0 0, L_0x562b8d1c2dd0;  1 drivers
v0x562b8c442350_0 .net "cin", 0 0, L_0x562b8d1c2680;  alias, 1 drivers
v0x562b8c4405a0_0 .net "cout", 0 0, L_0x562b8d1c2c30;  alias, 1 drivers
v0x562b8c43fc20_0 .net "cout1", 0 0, L_0x562b8d1c2a50;  1 drivers
v0x562b8c43fcc0_0 .net "cout2", 0 0, L_0x562b8d1c2bc0;  1 drivers
v0x562b8c43ed30_0 .net "s1", 0 0, L_0x562b8d1c29e0;  1 drivers
S_0x562b8c4e82f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c56d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c29e0 .functor XOR 1, L_0x562b8d1c2ca0, L_0x562b8d1c2dd0, C4<0>, C4<0>;
L_0x562b8d1c2a50 .functor AND 1, L_0x562b8d1c2ca0, L_0x562b8d1c2dd0, C4<1>, C4<1>;
v0x562b8c431ff0_0 .net "S", 0 0, L_0x562b8d1c29e0;  alias, 1 drivers
v0x562b8c432090_0 .net "a", 0 0, L_0x562b8d1c2ca0;  alias, 1 drivers
v0x562b8c430db0_0 .net "b", 0 0, L_0x562b8d1c2dd0;  alias, 1 drivers
v0x562b8c42ae00_0 .net "cout", 0 0, L_0x562b8d1c2a50;  alias, 1 drivers
S_0x562b8c4a8050 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c56d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c2ac0 .functor XOR 1, L_0x562b8d1c2680, L_0x562b8d1c29e0, C4<0>, C4<0>;
L_0x562b8d1c2bc0 .functor AND 1, L_0x562b8d1c2680, L_0x562b8d1c29e0, C4<1>, C4<1>;
v0x562b8c41d020_0 .net "S", 0 0, L_0x562b8d1c2ac0;  alias, 1 drivers
v0x562b8c41d0c0_0 .net "a", 0 0, L_0x562b8d1c2680;  alias, 1 drivers
v0x562b8c40d1a0_0 .net "b", 0 0, L_0x562b8d1c29e0;  alias, 1 drivers
v0x562b8c4474b0_0 .net "cout", 0 0, L_0x562b8d1c2bc0;  alias, 1 drivers
S_0x562b8c4d3f70 .scope module, "ins5" "rca_Nbit" 3 112, 3 18 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c9afcd0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d1c47e0 .functor BUFZ 1, L_0x562b8d1c2f80, C4<0>, C4<0>, C4<0>;
L_0x562b8d1c48e0 .functor BUFZ 1, L_0x562b8d1c4470, C4<0>, C4<0>, C4<0>;
v0x562b8c4118c0_0 .net "S", 3 0, L_0x562b8d1c4740;  alias, 1 drivers
v0x562b8c414f00_0 .net "a", 3 0, L_0x562b8d1c2e70;  alias, 1 drivers
v0x562b8c411c50_0 .net "b", 3 0, L_0x562b8d1c1710;  alias, 1 drivers
v0x562b8c414730 .array "carry", 0 4;
v0x562b8c414730_0 .net v0x562b8c414730 0, 0 0, L_0x562b8d1c47e0; 1 drivers
v0x562b8c414730_1 .net v0x562b8c414730 1, 0 0, L_0x562b8d1c3240; 1 drivers
v0x562b8c414730_2 .net v0x562b8c414730 2, 0 0, L_0x562b8d1c3880; 1 drivers
v0x562b8c414730_3 .net v0x562b8c414730 3, 0 0, L_0x562b8d1c3ec0; 1 drivers
v0x562b8c414730_4 .net v0x562b8c414730 4, 0 0, L_0x562b8d1c4470; 1 drivers
v0x562b8c413010_0 .net "cin", 0 0, L_0x562b8d1c2f80;  alias, 1 drivers
v0x562b8c412690_0 .net "cout", 0 0, L_0x562b8d1c48e0;  alias, 1 drivers
L_0x562b8d1c3340 .part L_0x562b8d1c2e70, 0, 1;
L_0x562b8d1c3500 .part L_0x562b8d1c1710, 0, 1;
L_0x562b8d1c3980 .part L_0x562b8d1c2e70, 1, 1;
L_0x562b8d1c3ab0 .part L_0x562b8d1c1710, 1, 1;
L_0x562b8d1c3fc0 .part L_0x562b8d1c2e70, 2, 1;
L_0x562b8d1c40f0 .part L_0x562b8d1c1710, 2, 1;
L_0x562b8d1c44e0 .part L_0x562b8d1c2e70, 3, 1;
L_0x562b8d1c4610 .part L_0x562b8d1c1710, 3, 1;
L_0x562b8d1c4740 .concat8 [ 1 1 1 1], L_0x562b8d1c30d0, L_0x562b8d1c3710, L_0x562b8d1c3d50, L_0x562b8d1c4300;
S_0x562b8c4be0f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c4d3f70;
 .timescale 0 0;
P_0x562b8c9a6be0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c4b36f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4be0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c3240 .functor OR 1, L_0x562b8d1c3060, L_0x562b8d1c3140, C4<0>, C4<0>;
v0x562b8c41ee40_0 .net "S", 0 0, L_0x562b8d1c30d0;  1 drivers
v0x562b8c41ef00_0 .net "a", 0 0, L_0x562b8d1c3340;  1 drivers
v0x562b8c41e9a0_0 .net "b", 0 0, L_0x562b8d1c3500;  1 drivers
v0x562b8c43aa00_0 .net "cin", 0 0, L_0x562b8d1c47e0;  alias, 1 drivers
v0x562b8c43a080_0 .net "cout", 0 0, L_0x562b8d1c3240;  alias, 1 drivers
v0x562b8c4382d0_0 .net "cout1", 0 0, L_0x562b8d1c3060;  1 drivers
v0x562b8c438370_0 .net "cout2", 0 0, L_0x562b8d1c3140;  1 drivers
v0x562b8c437950_0 .net "s1", 0 0, L_0x562b8d1c2ff0;  1 drivers
S_0x562b8c49d570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4b36f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c2ff0 .functor XOR 1, L_0x562b8d1c3340, L_0x562b8d1c3500, C4<0>, C4<0>;
L_0x562b8d1c3060 .functor AND 1, L_0x562b8d1c3340, L_0x562b8d1c3500, C4<1>, C4<1>;
v0x562b8c4240c0_0 .net "S", 0 0, L_0x562b8d1c2ff0;  alias, 1 drivers
v0x562b8c424160_0 .net "a", 0 0, L_0x562b8d1c3340;  alias, 1 drivers
v0x562b8c421fb0_0 .net "b", 0 0, L_0x562b8d1c3500;  alias, 1 drivers
v0x562b8c421630_0 .net "cout", 0 0, L_0x562b8d1c3060;  alias, 1 drivers
S_0x562b8c47a130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4b36f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c30d0 .functor XOR 1, L_0x562b8d1c47e0, L_0x562b8d1c2ff0, C4<0>, C4<0>;
L_0x562b8d1c3140 .functor AND 1, L_0x562b8d1c47e0, L_0x562b8d1c2ff0, C4<1>, C4<1>;
v0x562b8c420740_0 .net "S", 0 0, L_0x562b8d1c30d0;  alias, 1 drivers
v0x562b8c4207e0_0 .net "a", 0 0, L_0x562b8d1c47e0;  alias, 1 drivers
v0x562b8c420390_0 .net "b", 0 0, L_0x562b8d1c2ff0;  alias, 1 drivers
v0x562b8c41f7c0_0 .net "cout", 0 0, L_0x562b8d1c3140;  alias, 1 drivers
S_0x562b8c492b70 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c4d3f70;
 .timescale 0 0;
P_0x562b8c41eaa0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c486850 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c492b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c3880 .functor OR 1, L_0x562b8d1c36a0, L_0x562b8d1c3810, C4<0>, C4<0>;
v0x562b8c432590_0 .net "S", 0 0, L_0x562b8d1c3710;  1 drivers
v0x562b8c432650_0 .net "a", 0 0, L_0x562b8d1c3980;  1 drivers
v0x562b8c4307e0_0 .net "b", 0 0, L_0x562b8d1c3ab0;  1 drivers
v0x562b8c42e6d0_0 .net "cin", 0 0, L_0x562b8d1c3240;  alias, 1 drivers
v0x562b8c42dd50_0 .net "cout", 0 0, L_0x562b8d1c3880;  alias, 1 drivers
v0x562b8c42ce60_0 .net "cout1", 0 0, L_0x562b8d1c36a0;  1 drivers
v0x562b8c42cf00_0 .net "cout2", 0 0, L_0x562b8d1c3810;  1 drivers
v0x562b8c42cab0_0 .net "s1", 0 0, L_0x562b8d1c3630;  1 drivers
S_0x562b8c480b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c486850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c3630 .functor XOR 1, L_0x562b8d1c3980, L_0x562b8d1c3ab0, C4<0>, C4<0>;
L_0x562b8d1c36a0 .functor AND 1, L_0x562b8d1c3980, L_0x562b8d1c3ab0, C4<1>, C4<1>;
v0x562b8c435ba0_0 .net "S", 0 0, L_0x562b8d1c3630;  alias, 1 drivers
v0x562b8c435c40_0 .net "a", 0 0, L_0x562b8d1c3980;  alias, 1 drivers
v0x562b8c435220_0 .net "b", 0 0, L_0x562b8d1c3ab0;  alias, 1 drivers
v0x562b8c434330_0 .net "cout", 0 0, L_0x562b8d1c36a0;  alias, 1 drivers
S_0x562b8c471df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c486850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c3710 .functor XOR 1, L_0x562b8d1c3240, L_0x562b8d1c3630, C4<0>, C4<0>;
L_0x562b8d1c3810 .functor AND 1, L_0x562b8d1c3240, L_0x562b8d1c3630, C4<1>, C4<1>;
v0x562b8c433f80_0 .net "S", 0 0, L_0x562b8d1c3710;  alias, 1 drivers
v0x562b8c434020_0 .net "a", 0 0, L_0x562b8d1c3240;  alias, 1 drivers
v0x562b8c4333b0_0 .net "b", 0 0, L_0x562b8d1c3630;  alias, 1 drivers
v0x562b8c432a30_0 .net "cout", 0 0, L_0x562b8d1c3810;  alias, 1 drivers
S_0x562b8c46a7a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c4d3f70;
 .timescale 0 0;
P_0x562b8c4308e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c460a50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c46a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c3ec0 .functor OR 1, L_0x562b8d1c3ce0, L_0x562b8d1c3e50, C4<0>, C4<0>;
v0x562b8c427120_0 .net "S", 0 0, L_0x562b8d1c3d50;  1 drivers
v0x562b8c4271e0_0 .net "a", 0 0, L_0x562b8d1c3fc0;  1 drivers
v0x562b8c426d70_0 .net "b", 0 0, L_0x562b8d1c40f0;  1 drivers
v0x562b8c4261a0_0 .net "cin", 0 0, L_0x562b8d1c3880;  alias, 1 drivers
v0x562b8c425820_0 .net "cout", 0 0, L_0x562b8d1c3ec0;  alias, 1 drivers
v0x562b8c425380_0 .net "cout1", 0 0, L_0x562b8d1c3ce0;  1 drivers
v0x562b8c425420_0 .net "cout2", 0 0, L_0x562b8d1c3e50;  1 drivers
v0x562b8c41e0b0_0 .net "s1", 0 0, L_0x562b8d1c3c70;  1 drivers
S_0x562b8c447090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c460a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c3c70 .functor XOR 1, L_0x562b8d1c3fc0, L_0x562b8d1c40f0, C4<0>, C4<0>;
L_0x562b8d1c3ce0 .functor AND 1, L_0x562b8d1c3fc0, L_0x562b8d1c40f0, C4<1>, C4<1>;
v0x562b8c42bee0_0 .net "S", 0 0, L_0x562b8d1c3c70;  alias, 1 drivers
v0x562b8c42bf80_0 .net "a", 0 0, L_0x562b8d1c3fc0;  alias, 1 drivers
v0x562b8c42b560_0 .net "b", 0 0, L_0x562b8d1c40f0;  alias, 1 drivers
v0x562b8c42b160_0 .net "cout", 0 0, L_0x562b8d1c3ce0;  alias, 1 drivers
S_0x562b8c423c50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c460a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c3d50 .functor XOR 1, L_0x562b8d1c3880, L_0x562b8d1c3c70, C4<0>, C4<0>;
L_0x562b8d1c3e50 .functor AND 1, L_0x562b8d1c3880, L_0x562b8d1c3c70, C4<1>, C4<1>;
v0x562b8c42aaa0_0 .net "S", 0 0, L_0x562b8d1c3d50;  alias, 1 drivers
v0x562b8c42ab40_0 .net "a", 0 0, L_0x562b8d1c3880;  alias, 1 drivers
v0x562b8c428990_0 .net "b", 0 0, L_0x562b8d1c3c70;  alias, 1 drivers
v0x562b8c428010_0 .net "cout", 0 0, L_0x562b8d1c3e50;  alias, 1 drivers
S_0x562b8c43c690 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c4d3f70;
 .timescale 0 0;
P_0x562b8c426e70 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c430370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c43c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c4470 .functor OR 1, L_0x562b8d1c4290, L_0x562b8d1c4400, C4<0>, C4<0>;
v0x562b8c419840_0 .net "S", 0 0, L_0x562b8d1c4300;  1 drivers
v0x562b8c417e00_0 .net "a", 0 0, L_0x562b8d1c44e0;  1 drivers
v0x562b8c417140_0 .net "b", 0 0, L_0x562b8d1c4610;  1 drivers
v0x562b8c4167c0_0 .net "cin", 0 0, L_0x562b8d1c3ec0;  alias, 1 drivers
v0x562b8c416320_0 .net "cout", 0 0, L_0x562b8d1c4470;  alias, 1 drivers
v0x562b8c40df80_0 .net "cout1", 0 0, L_0x562b8d1c4290;  1 drivers
v0x562b8c40e020_0 .net "cout2", 0 0, L_0x562b8d1c4400;  1 drivers
v0x562b8c40cbb0_0 .net "s1", 0 0, L_0x562b8d1c4220;  1 drivers
S_0x562b8c42a630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c430370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c4220 .functor XOR 1, L_0x562b8d1c44e0, L_0x562b8d1c4610, C4<0>, C4<0>;
L_0x562b8d1c4290 .functor AND 1, L_0x562b8d1c44e0, L_0x562b8d1c4610, C4<1>, C4<1>;
v0x562b8c418f10_0 .net "S", 0 0, L_0x562b8d1c4220;  alias, 1 drivers
v0x562b8c418fb0_0 .net "a", 0 0, L_0x562b8d1c44e0;  alias, 1 drivers
v0x562b8c41c550_0 .net "b", 0 0, L_0x562b8d1c4610;  alias, 1 drivers
v0x562b8c4192a0_0 .net "cout", 0 0, L_0x562b8d1c4290;  alias, 1 drivers
S_0x562b8c41b910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c430370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c4300 .functor XOR 1, L_0x562b8d1c3ec0, L_0x562b8d1c4220, C4<0>, C4<0>;
L_0x562b8d1c4400 .functor AND 1, L_0x562b8d1c3ec0, L_0x562b8d1c4220, C4<1>, C4<1>;
v0x562b8c41bd80_0 .net "S", 0 0, L_0x562b8d1c4300;  alias, 1 drivers
v0x562b8c41be20_0 .net "a", 0 0, L_0x562b8d1c3ec0;  alias, 1 drivers
v0x562b8c41a660_0 .net "b", 0 0, L_0x562b8d1c4220;  alias, 1 drivers
v0x562b8c419ce0_0 .net "cout", 0 0, L_0x562b8d1c4400;  alias, 1 drivers
S_0x562b8c4142c0 .scope module, "ins6" "rca_Nbit" 3 116, 3 18 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c417240 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70df040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1c89b0 .functor BUFZ 1, L_0x7f38f70df040, C4<0>, C4<0>, C4<0>;
L_0x562b8d1c8a40 .functor BUFZ 1, L_0x562b8d1c8520, C4<0>, C4<0>, C4<0>;
v0x562b8c449bf0_0 .net "S", 7 0, L_0x562b8d1c8910;  alias, 1 drivers
v0x562b8c449840_0 .net "a", 7 0, L_0x562b8d1c4950;  alias, 1 drivers
v0x562b8c448c70_0 .net "b", 7 0, L_0x562b8d1c4a40;  alias, 1 drivers
v0x562b8c448390 .array "carry", 0 8;
v0x562b8c448390_0 .net v0x562b8c448390 0, 0 0, L_0x562b8d1c89b0; 1 drivers
v0x562b8c448390_1 .net v0x562b8c448390 1, 0 0, L_0x562b8d1c5220; 1 drivers
v0x562b8c448390_2 .net v0x562b8c448390 2, 0 0, L_0x562b8d1c5940; 1 drivers
v0x562b8c448390_3 .net v0x562b8c448390 3, 0 0, L_0x562b8d1c60f0; 1 drivers
v0x562b8c448390_4 .net v0x562b8c448390 4, 0 0, L_0x562b8d1c67a0; 1 drivers
v0x562b8c448390_5 .net v0x562b8c448390 5, 0 0, L_0x562b8d1c6ef0; 1 drivers
v0x562b8c448390_6 .net v0x562b8c448390 6, 0 0, L_0x562b8d1c75a0; 1 drivers
v0x562b8c448390_7 .net v0x562b8c448390 7, 0 0, L_0x562b8d1c7e10; 1 drivers
v0x562b8c448390_8 .net v0x562b8c448390 8, 0 0, L_0x562b8d1c8520; 1 drivers
v0x562b8c60f370_0 .net "cin", 0 0, L_0x7f38f70df040;  1 drivers
v0x562b8c61a5e0_0 .net "cout", 0 0, L_0x562b8d1c8a40;  alias, 1 drivers
L_0x562b8d1c5360 .part L_0x562b8d1c4950, 0, 1;
L_0x562b8d1c54b0 .part L_0x562b8d1c4a40, 0, 1;
L_0x562b8d1c5a80 .part L_0x562b8d1c4950, 1, 1;
L_0x562b8d1c5c40 .part L_0x562b8d1c4a40, 1, 1;
L_0x562b8d1c6230 .part L_0x562b8d1c4950, 2, 1;
L_0x562b8d1c6360 .part L_0x562b8d1c4a40, 2, 1;
L_0x562b8d1c68e0 .part L_0x562b8d1c4950, 3, 1;
L_0x562b8d1c6a10 .part L_0x562b8d1c4a40, 3, 1;
L_0x562b8d1c7030 .part L_0x562b8d1c4950, 4, 1;
L_0x562b8d1c7160 .part L_0x562b8d1c4a40, 4, 1;
L_0x562b8d1c76e0 .part L_0x562b8d1c4950, 5, 1;
L_0x562b8d1c7920 .part L_0x562b8d1c4a40, 5, 1;
L_0x562b8d1c7f50 .part L_0x562b8d1c4950, 6, 1;
L_0x562b8d1c8080 .part L_0x562b8d1c4a40, 6, 1;
L_0x562b8d1c8620 .part L_0x562b8d1c4950, 7, 1;
L_0x562b8d1c8750 .part L_0x562b8d1c4a40, 7, 1;
LS_0x562b8d1c8910_0_0 .concat8 [ 1 1 1 1], L_0x562b8d1c4f70, L_0x562b8d1c5720, L_0x562b8d1c5f20, L_0x562b8d1c65d0;
LS_0x562b8d1c8910_0_4 .concat8 [ 1 1 1 1], L_0x562b8d1c6cd0, L_0x562b8d1c73d0, L_0x562b8d1c7c80, L_0x562b8d1c8300;
L_0x562b8d1c8910 .concat8 [ 4 4 0 0], LS_0x562b8d1c8910_0_0, LS_0x562b8d1c8910_0_4;
S_0x562b8c40b5f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c4142c0;
 .timescale 0 0;
P_0x562b8c972610 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c3e81b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c40b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c5220 .functor OR 1, L_0x562b8d1c4e90, L_0x562b8d1c5100, C4<0>, C4<0>;
v0x562b8c3d2bf0_0 .net "S", 0 0, L_0x562b8d1c4f70;  1 drivers
v0x562b8c401370_0 .net "a", 0 0, L_0x562b8d1c5360;  1 drivers
v0x562b8c3f6550_0 .net "b", 0 0, L_0x562b8d1c54b0;  1 drivers
v0x562b8c3f5310_0 .net "cin", 0 0, L_0x562b8d1c89b0;  alias, 1 drivers
v0x562b8c3ef360_0 .net "cout", 0 0, L_0x562b8d1c5220;  alias, 1 drivers
v0x562b8c3ef400_0 .net "cout1", 0 0, L_0x562b8d1c4e90;  1 drivers
v0x562b8c3e1580_0 .net "cout2", 0 0, L_0x562b8d1c5100;  1 drivers
v0x562b8c3d1700_0 .net "s1", 0 0, L_0x562b8d1c4d80;  1 drivers
S_0x562b8c400bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3e81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c4d80 .functor XOR 1, L_0x562b8d1c5360, L_0x562b8d1c54b0, C4<0>, C4<0>;
L_0x562b8d1c4e90 .functor AND 1, L_0x562b8d1c5360, L_0x562b8d1c54b0, C4<1>, C4<1>;
v0x562b8c4121f0_0 .net "S", 0 0, L_0x562b8d1c4d80;  alias, 1 drivers
v0x562b8c412290_0 .net "a", 0 0, L_0x562b8d1c5360;  alias, 1 drivers
v0x562b8c4107b0_0 .net "b", 0 0, L_0x562b8d1c54b0;  alias, 1 drivers
v0x562b8c40faf0_0 .net "cout", 0 0, L_0x562b8d1c4e90;  alias, 1 drivers
S_0x562b8c3f48d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3e81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c4f70 .functor XOR 1, L_0x562b8d1c89b0, L_0x562b8d1c4d80, C4<0>, C4<0>;
L_0x562b8d1c5100 .functor AND 1, L_0x562b8d1c89b0, L_0x562b8d1c4d80, C4<1>, C4<1>;
v0x562b8c40f170_0 .net "S", 0 0, L_0x562b8d1c4f70;  alias, 1 drivers
v0x562b8c40f230_0 .net "a", 0 0, L_0x562b8d1c89b0;  alias, 1 drivers
v0x562b8c3d9f30_0 .net "b", 0 0, L_0x562b8d1c4d80;  alias, 1 drivers
v0x562b8c3d2fd0_0 .net "cout", 0 0, L_0x562b8d1c5100;  alias, 1 drivers
S_0x562b8c3eeb90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c4142c0;
 .timescale 0 0;
P_0x562b8c3f6650 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c3dfe70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3eeb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c5940 .functor OR 1, L_0x562b8d1c5690, L_0x562b8d1c58b0, C4<0>, C4<0>;
v0x562b8c404180_0 .net "S", 0 0, L_0x562b8d1c5720;  1 drivers
v0x562b8c404240_0 .net "a", 0 0, L_0x562b8d1c5a80;  1 drivers
v0x562b8c403290_0 .net "b", 0 0, L_0x562b8d1c5c40;  1 drivers
v0x562b8c402ee0_0 .net "cin", 0 0, L_0x562b8d1c5220;  alias, 1 drivers
v0x562b8c402310_0 .net "cout", 0 0, L_0x562b8d1c5940;  alias, 1 drivers
v0x562b8c401ad0_0 .net "cout1", 0 0, L_0x562b8d1c5690;  1 drivers
v0x562b8c401b70_0 .net "cout2", 0 0, L_0x562b8d1c58b0;  1 drivers
v0x562b8c4016d0_0 .net "s1", 0 0, L_0x562b8d1c55e0;  1 drivers
S_0x562b8c3d8820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3dfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c55e0 .functor XOR 1, L_0x562b8d1c5a80, L_0x562b8d1c5c40, C4<0>, C4<0>;
L_0x562b8d1c5690 .functor AND 1, L_0x562b8d1c5a80, L_0x562b8d1c5c40, C4<1>, C4<1>;
v0x562b8c40ba10_0 .net "S", 0 0, L_0x562b8d1c55e0;  alias, 1 drivers
v0x562b8c40bab0_0 .net "a", 0 0, L_0x562b8d1c5a80;  alias, 1 drivers
v0x562b8c409960_0 .net "b", 0 0, L_0x562b8d1c5c40;  alias, 1 drivers
v0x562b8c408fe0_0 .net "cout", 0 0, L_0x562b8d1c5690;  alias, 1 drivers
S_0x562b8c453500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3dfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c5720 .functor XOR 1, L_0x562b8d1c5220, L_0x562b8d1c55e0, C4<0>, C4<0>;
L_0x562b8d1c58b0 .functor AND 1, L_0x562b8d1c5220, L_0x562b8d1c55e0, C4<1>, C4<1>;
v0x562b8c407230_0 .net "S", 0 0, L_0x562b8d1c5720;  alias, 1 drivers
v0x562b8c4072d0_0 .net "a", 0 0, L_0x562b8d1c5220;  alias, 1 drivers
v0x562b8c4068b0_0 .net "b", 0 0, L_0x562b8d1c55e0;  alias, 1 drivers
v0x562b8c404b00_0 .net "cout", 0 0, L_0x562b8d1c58b0;  alias, 1 drivers
S_0x562b8c619a90 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c4142c0;
 .timescale 0 0;
P_0x562b8c403390 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c354990 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c619a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c60f0 .functor OR 1, L_0x562b8d1c5e90, L_0x562b8d1c6060, C4<0>, C4<0>;
v0x562b8c3e3d20_0 .net "S", 0 0, L_0x562b8d1c5f20;  1 drivers
v0x562b8c3e3de0_0 .net "a", 0 0, L_0x562b8d1c6230;  1 drivers
v0x562b8c3e33a0_0 .net "b", 0 0, L_0x562b8d1c6360;  1 drivers
v0x562b8c3e2f00_0 .net "cin", 0 0, L_0x562b8d1c5940;  alias, 1 drivers
v0x562b8c401010_0 .net "cout", 0 0, L_0x562b8d1c60f0;  alias, 1 drivers
v0x562b8c3fef60_0 .net "cout1", 0 0, L_0x562b8d1c5e90;  1 drivers
v0x562b8c3ff000_0 .net "cout2", 0 0, L_0x562b8d1c6060;  1 drivers
v0x562b8c3fe5e0_0 .net "s1", 0 0, L_0x562b8d1c5e00;  1 drivers
S_0x562b8c37dd50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c354990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c5e00 .functor XOR 1, L_0x562b8d1c6230, L_0x562b8d1c6360, C4<0>, C4<0>;
L_0x562b8d1c5e90 .functor AND 1, L_0x562b8d1c6230, L_0x562b8d1c6360, C4<1>, C4<1>;
v0x562b8c3e8d50_0 .net "S", 0 0, L_0x562b8d1c5e00;  alias, 1 drivers
v0x562b8c3e8df0_0 .net "a", 0 0, L_0x562b8d1c6230;  alias, 1 drivers
v0x562b8c3e8620_0 .net "b", 0 0, L_0x562b8d1c6360;  alias, 1 drivers
v0x562b8c3e6510_0 .net "cout", 0 0, L_0x562b8d1c5e90;  alias, 1 drivers
S_0x562b8c3699c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c354990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c5f20 .functor XOR 1, L_0x562b8d1c5940, L_0x562b8d1c5e00, C4<0>, C4<0>;
L_0x562b8d1c6060 .functor AND 1, L_0x562b8d1c5940, L_0x562b8d1c5e00, C4<1>, C4<1>;
v0x562b8c3e5b90_0 .net "S", 0 0, L_0x562b8d1c5f20;  alias, 1 drivers
v0x562b8c3e5c30_0 .net "a", 0 0, L_0x562b8d1c5940;  alias, 1 drivers
v0x562b8c3e4ca0_0 .net "b", 0 0, L_0x562b8d1c5e00;  alias, 1 drivers
v0x562b8c3e48f0_0 .net "cout", 0 0, L_0x562b8d1c6060;  alias, 1 drivers
S_0x562b8c33ea30 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c4142c0;
 .timescale 0 0;
P_0x562b8c3e34a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c2fe790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c33ea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c67a0 .functor OR 1, L_0x562b8d1c6540, L_0x562b8d1c6710, C4<0>, C4<0>;
v0x562b8c3f7910_0 .net "S", 0 0, L_0x562b8d1c65d0;  1 drivers
v0x562b8c3f6f90_0 .net "a", 0 0, L_0x562b8d1c68e0;  1 drivers
v0x562b8c3f6af0_0 .net "b", 0 0, L_0x562b8d1c6a10;  1 drivers
v0x562b8c3f4d40_0 .net "cin", 0 0, L_0x562b8d1c60f0;  alias, 1 drivers
v0x562b8c3f2c30_0 .net "cout", 0 0, L_0x562b8d1c67a0;  alias, 1 drivers
v0x562b8c3f22b0_0 .net "cout1", 0 0, L_0x562b8d1c6540;  1 drivers
v0x562b8c3f2350_0 .net "cout2", 0 0, L_0x562b8d1c6710;  1 drivers
v0x562b8c3f13c0_0 .net "s1", 0 0, L_0x562b8d1c6490;  1 drivers
S_0x562b8c32a6b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2fe790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c6490 .functor XOR 1, L_0x562b8d1c68e0, L_0x562b8d1c6a10, C4<0>, C4<0>;
L_0x562b8d1c6540 .functor AND 1, L_0x562b8d1c68e0, L_0x562b8d1c6a10, C4<1>, C4<1>;
v0x562b8c3fc830_0 .net "S", 0 0, L_0x562b8d1c6490;  alias, 1 drivers
v0x562b8c3fc8d0_0 .net "a", 0 0, L_0x562b8d1c68e0;  alias, 1 drivers
v0x562b8c3fbeb0_0 .net "b", 0 0, L_0x562b8d1c6a10;  alias, 1 drivers
v0x562b8c3fa100_0 .net "cout", 0 0, L_0x562b8d1c6540;  alias, 1 drivers
S_0x562b8c314830 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2fe790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c65d0 .functor XOR 1, L_0x562b8d1c60f0, L_0x562b8d1c6490, C4<0>, C4<0>;
L_0x562b8d1c6710 .functor AND 1, L_0x562b8d1c60f0, L_0x562b8d1c6490, C4<1>, C4<1>;
v0x562b8c3f9780_0 .net "S", 0 0, L_0x562b8d1c65d0;  alias, 1 drivers
v0x562b8c3f9820_0 .net "a", 0 0, L_0x562b8d1c60f0;  alias, 1 drivers
v0x562b8c3f8890_0 .net "b", 0 0, L_0x562b8d1c6490;  alias, 1 drivers
v0x562b8c3f84e0_0 .net "cout", 0 0, L_0x562b8d1c6710;  alias, 1 drivers
S_0x562b8c309e30 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c4142c0;
 .timescale 0 0;
P_0x562b8c9440a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c2f3cb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c309e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c6ef0 .functor OR 1, L_0x562b8d1c6c40, L_0x562b8d1c6e60, C4<0>, C4<0>;
v0x562b8c3ec570_0 .net "S", 0 0, L_0x562b8d1c6cd0;  1 drivers
v0x562b8c3ec630_0 .net "a", 0 0, L_0x562b8d1c7030;  1 drivers
v0x562b8c3eb680_0 .net "b", 0 0, L_0x562b8d1c7160;  1 drivers
v0x562b8c3eb2d0_0 .net "cin", 0 0, L_0x562b8d1c67a0;  alias, 1 drivers
v0x562b8c3ea700_0 .net "cout", 0 0, L_0x562b8d1c6ef0;  alias, 1 drivers
v0x562b8c3e9d80_0 .net "cout1", 0 0, L_0x562b8d1c6c40;  1 drivers
v0x562b8c3e9e20_0 .net "cout2", 0 0, L_0x562b8d1c6e60;  1 drivers
v0x562b8c3e98e0_0 .net "s1", 0 0, L_0x562b8d1c6b90;  1 drivers
S_0x562b8c2d0870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2f3cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c6b90 .functor XOR 1, L_0x562b8d1c7030, L_0x562b8d1c7160, C4<0>, C4<0>;
L_0x562b8d1c6c40 .functor AND 1, L_0x562b8d1c7030, L_0x562b8d1c7160, C4<1>, C4<1>;
v0x562b8c3f1010_0 .net "S", 0 0, L_0x562b8d1c6b90;  alias, 1 drivers
v0x562b8c3f10b0_0 .net "a", 0 0, L_0x562b8d1c7030;  alias, 1 drivers
v0x562b8c3f0440_0 .net "b", 0 0, L_0x562b8d1c7160;  alias, 1 drivers
v0x562b8c3efac0_0 .net "cout", 0 0, L_0x562b8d1c6c40;  alias, 1 drivers
S_0x562b8c2e92b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2f3cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c6cd0 .functor XOR 1, L_0x562b8d1c67a0, L_0x562b8d1c6b90, C4<0>, C4<0>;
L_0x562b8d1c6e60 .functor AND 1, L_0x562b8d1c67a0, L_0x562b8d1c6b90, C4<1>, C4<1>;
v0x562b8c3ef6c0_0 .net "S", 0 0, L_0x562b8d1c6cd0;  alias, 1 drivers
v0x562b8c3ef760_0 .net "a", 0 0, L_0x562b8d1c67a0;  alias, 1 drivers
v0x562b8c3ef000_0 .net "b", 0 0, L_0x562b8d1c6b90;  alias, 1 drivers
v0x562b8c3ecef0_0 .net "cout", 0 0, L_0x562b8d1c6e60;  alias, 1 drivers
S_0x562b8c2dcf90 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c4142c0;
 .timescale 0 0;
P_0x562b8c3eb780 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c2d7250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2dcf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c75a0 .functor OR 1, L_0x562b8d1c7340, L_0x562b8d1c7510, C4<0>, C4<0>;
v0x562b8c3de240_0 .net "S", 0 0, L_0x562b8d1c73d0;  1 drivers
v0x562b8c3ddda0_0 .net "a", 0 0, L_0x562b8d1c76e0;  1 drivers
v0x562b8c3dc360_0 .net "b", 0 0, L_0x562b8d1c7920;  1 drivers
v0x562b8c3db6a0_0 .net "cin", 0 0, L_0x562b8d1c6ef0;  alias, 1 drivers
v0x562b8c3dad20_0 .net "cout", 0 0, L_0x562b8d1c75a0;  alias, 1 drivers
v0x562b8c3da880_0 .net "cout1", 0 0, L_0x562b8d1c7340;  1 drivers
v0x562b8c3da920_0 .net "cout2", 0 0, L_0x562b8d1c7510;  1 drivers
v0x562b8c3d24e0_0 .net "s1", 0 0, L_0x562b8d1c7290;  1 drivers
S_0x562b8c2c8530 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2d7250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c7290 .functor XOR 1, L_0x562b8d1c76e0, L_0x562b8d1c7920, C4<0>, C4<0>;
L_0x562b8d1c7340 .functor AND 1, L_0x562b8d1c76e0, L_0x562b8d1c7920, C4<1>, C4<1>;
v0x562b8c3e2610_0 .net "S", 0 0, L_0x562b8d1c7290;  alias, 1 drivers
v0x562b8c3e26b0_0 .net "a", 0 0, L_0x562b8d1c76e0;  alias, 1 drivers
v0x562b8c3dd470_0 .net "b", 0 0, L_0x562b8d1c7920;  alias, 1 drivers
v0x562b8c3e0ab0_0 .net "cout", 0 0, L_0x562b8d1c7340;  alias, 1 drivers
S_0x562b8c2c0ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2d7250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c73d0 .functor XOR 1, L_0x562b8d1c6ef0, L_0x562b8d1c7290, C4<0>, C4<0>;
L_0x562b8d1c7510 .functor AND 1, L_0x562b8d1c6ef0, L_0x562b8d1c7290, C4<1>, C4<1>;
v0x562b8c3dd800_0 .net "S", 0 0, L_0x562b8d1c73d0;  alias, 1 drivers
v0x562b8c3dd8a0_0 .net "a", 0 0, L_0x562b8d1c6ef0;  alias, 1 drivers
v0x562b8c3e02e0_0 .net "b", 0 0, L_0x562b8d1c7290;  alias, 1 drivers
v0x562b8c3debc0_0 .net "cout", 0 0, L_0x562b8d1c7510;  alias, 1 drivers
S_0x562b8c2b7190 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c4142c0;
 .timescale 0 0;
P_0x562b8c3dc460 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c29d7d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2b7190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c7e10 .functor OR 1, L_0x562b8d1c7bf0, L_0x562b8d1c7d80, C4<0>, C4<0>;
v0x562b8c3d7570_0 .net "S", 0 0, L_0x562b8d1c7c80;  1 drivers
v0x562b8c3d6bf0_0 .net "a", 0 0, L_0x562b8d1c7f50;  1 drivers
v0x562b8c3d6750_0 .net "b", 0 0, L_0x562b8d1c8080;  1 drivers
v0x562b8c3d4d10_0 .net "cin", 0 0, L_0x562b8d1c75a0;  alias, 1 drivers
v0x562b8c3d4050_0 .net "cout", 0 0, L_0x562b8d1c7e10;  alias, 1 drivers
v0x562b8c3d36d0_0 .net "cout1", 0 0, L_0x562b8d1c7bf0;  1 drivers
v0x562b8c3d3770_0 .net "cout2", 0 0, L_0x562b8d1c7d80;  1 drivers
v0x562b8c44da50_0 .net "s1", 0 0, L_0x562b8d1c7b40;  1 drivers
S_0x562b8c27a390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c29d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c7b40 .functor XOR 1, L_0x562b8d1c7f50, L_0x562b8d1c8080, C4<0>, C4<0>;
L_0x562b8d1c7bf0 .functor AND 1, L_0x562b8d1c7f50, L_0x562b8d1c8080, C4<1>, C4<1>;
v0x562b8c3d1110_0 .net "S", 0 0, L_0x562b8d1c7b40;  alias, 1 drivers
v0x562b8c3d11b0_0 .net "a", 0 0, L_0x562b8d1c7f50;  alias, 1 drivers
v0x562b8c3d08d0_0 .net "b", 0 0, L_0x562b8d1c8080;  alias, 1 drivers
v0x562b8c3d5e20_0 .net "cout", 0 0, L_0x562b8d1c7bf0;  alias, 1 drivers
S_0x562b8c292dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c29d7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c7c80 .functor XOR 1, L_0x562b8d1c75a0, L_0x562b8d1c7b40, C4<0>, C4<0>;
L_0x562b8d1c7d80 .functor AND 1, L_0x562b8d1c75a0, L_0x562b8d1c7b40, C4<1>, C4<1>;
v0x562b8c3d9460_0 .net "S", 0 0, L_0x562b8d1c7c80;  alias, 1 drivers
v0x562b8c3d9500_0 .net "a", 0 0, L_0x562b8d1c75a0;  alias, 1 drivers
v0x562b8c3d61b0_0 .net "b", 0 0, L_0x562b8d1c7b40;  alias, 1 drivers
v0x562b8c3d8c90_0 .net "cout", 0 0, L_0x562b8d1c7d80;  alias, 1 drivers
S_0x562b8c286ab0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c4142c0;
 .timescale 0 0;
P_0x562b8c3d6850 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c280d70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c286ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c8520 .functor OR 1, L_0x562b8d1c8270, L_0x562b8d1c8490, C4<0>, C4<0>;
v0x562b8c44fcd0_0 .net "S", 0 0, L_0x562b8d1c8300;  1 drivers
v0x562b8c44f100_0 .net "a", 0 0, L_0x562b8d1c8620;  1 drivers
v0x562b8c44e780_0 .net "b", 0 0, L_0x562b8d1c8750;  1 drivers
v0x562b8c44e2e0_0 .net "cin", 0 0, L_0x562b8d1c7e10;  alias, 1 drivers
v0x562b8c44b5b0_0 .net "cout", 0 0, L_0x562b8d1c8520;  alias, 1 drivers
v0x562b8c44ac30_0 .net "cout1", 0 0, L_0x562b8d1c8270;  1 drivers
v0x562b8c44acd0_0 .net "cout2", 0 0, L_0x562b8d1c8490;  1 drivers
v0x562b8c44a4e0_0 .net "s1", 0 0, L_0x562b8d1c7ad0;  1 drivers
S_0x562b8c272050 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c280d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c7ad0 .functor XOR 1, L_0x562b8d1c8620, L_0x562b8d1c8750, C4<0>, C4<0>;
L_0x562b8d1c8270 .functor AND 1, L_0x562b8d1c8620, L_0x562b8d1c8750, C4<1>, C4<1>;
v0x562b8c4540a0_0 .net "S", 0 0, L_0x562b8d1c7ad0;  alias, 1 drivers
v0x562b8c454140_0 .net "a", 0 0, L_0x562b8d1c8620;  alias, 1 drivers
v0x562b8c44dde0_0 .net "b", 0 0, L_0x562b8d1c8750;  alias, 1 drivers
v0x562b8c453970_0 .net "cout", 0 0, L_0x562b8d1c8270;  alias, 1 drivers
S_0x562b8c26aa00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c280d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c8300 .functor XOR 1, L_0x562b8d1c7e10, L_0x562b8d1c7ad0, C4<0>, C4<0>;
L_0x562b8d1c8490 .functor AND 1, L_0x562b8d1c7e10, L_0x562b8d1c7ad0, C4<1>, C4<1>;
v0x562b8c4518f0_0 .net "S", 0 0, L_0x562b8d1c8300;  alias, 1 drivers
v0x562b8c451990_0 .net "a", 0 0, L_0x562b8d1c7e10;  alias, 1 drivers
v0x562b8c450f70_0 .net "b", 0 0, L_0x562b8d1c7ad0;  alias, 1 drivers
v0x562b8c450080_0 .net "cout", 0 0, L_0x562b8d1c8490;  alias, 1 drivers
S_0x562b8c261d30 .scope module, "ins69" "twos_compliment" 3 109, 3 60 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8c913cb0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d1bfcd0 .functor NOT 4, L_0x562b8d1bfa30, C4<0000>, C4<0000>, C4<0000>;
v0x562b8c3b1d90_0 .net "cout", 0 0, L_0x562b8d1c1630;  1 drivers
v0x562b8c3b1410_0 .net "i", 3 0, L_0x562b8d1bfa30;  alias, 1 drivers
v0x562b8c3af660_0 .net "o", 3 0, L_0x562b8d1c1520;  alias, 1 drivers
v0x562b8c3aece0_0 .net "temp2", 3 0, L_0x562b8d1bfcd0;  1 drivers
S_0x562b8c23e8f0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c261d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c8f3490 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dee90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1c15c0 .functor BUFZ 1, L_0x7f38f70dee90, C4<0>, C4<0>, C4<0>;
L_0x562b8d1c1630 .functor BUFZ 1, L_0x562b8d1c11c0, C4<0>, C4<0>, C4<0>;
v0x562b8c3b9320_0 .net "S", 3 0, L_0x562b8d1c1520;  alias, 1 drivers
v0x562b8c3b89a0_0 .net "a", 3 0, L_0x562b8d1bfcd0;  alias, 1 drivers
L_0x7f38f70dee48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c3b6bf0_0 .net "b", 3 0, L_0x7f38f70dee48;  1 drivers
v0x562b8c3b6270 .array "carry", 0 4;
v0x562b8c3b6270_0 .net v0x562b8c3b6270 0, 0 0, L_0x562b8d1c15c0; 1 drivers
v0x562b8c3b6270_1 .net v0x562b8c3b6270 1, 0 0, L_0x562b8d1c0020; 1 drivers
v0x562b8c3b6270_2 .net v0x562b8c3b6270 2, 0 0, L_0x562b8d1c05d0; 1 drivers
v0x562b8c3b6270_3 .net v0x562b8c3b6270 3, 0 0, L_0x562b8d1c0c10; 1 drivers
v0x562b8c3b6270_4 .net v0x562b8c3b6270 4, 0 0, L_0x562b8d1c11c0; 1 drivers
v0x562b8c3b44c0_0 .net "cin", 0 0, L_0x7f38f70dee90;  1 drivers
v0x562b8c3b3b40_0 .net "cout", 0 0, L_0x562b8d1c1630;  alias, 1 drivers
L_0x562b8d1c0120 .part L_0x562b8d1bfcd0, 0, 1;
L_0x562b8d1c0250 .part L_0x7f38f70dee48, 0, 1;
L_0x562b8d1c06d0 .part L_0x562b8d1bfcd0, 1, 1;
L_0x562b8d1c0890 .part L_0x7f38f70dee48, 1, 1;
L_0x562b8d1c0d10 .part L_0x562b8d1bfcd0, 2, 1;
L_0x562b8d1c0e40 .part L_0x7f38f70dee48, 2, 1;
L_0x562b8d1c1230 .part L_0x562b8d1bfcd0, 3, 1;
L_0x562b8d1c1360 .part L_0x7f38f70dee48, 3, 1;
L_0x562b8d1c1520 .concat8 [ 1 1 1 1], L_0x562b8d1bfe20, L_0x562b8d1c0460, L_0x562b8d1c0aa0, L_0x562b8d1c1050;
S_0x562b8c257330 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c23e8f0;
 .timescale 0 0;
P_0x562b8c8f6c20 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c24b010 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c257330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c0020 .functor OR 1, L_0x562b8d1bfdb0, L_0x562b8d1bff20, C4<0>, C4<0>;
v0x562b8c613030_0 .net "S", 0 0, L_0x562b8d1bfe20;  1 drivers
v0x562b8c6126b0_0 .net "a", 0 0, L_0x562b8d1c0120;  1 drivers
v0x562b8c6117c0_0 .net "b", 0 0, L_0x562b8d1c0250;  1 drivers
v0x562b8c611410_0 .net "cin", 0 0, L_0x562b8d1c15c0;  alias, 1 drivers
v0x562b8c610840_0 .net "cout", 0 0, L_0x562b8d1c0020;  alias, 1 drivers
v0x562b8c6108e0_0 .net "cout1", 0 0, L_0x562b8d1bfdb0;  1 drivers
v0x562b8c610000_0 .net "cout2", 0 0, L_0x562b8d1bff20;  1 drivers
v0x562b8c60fc00_0 .net "s1", 0 0, L_0x562b8d1bfd40;  1 drivers
S_0x562b8c2452d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c24b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bfd40 .functor XOR 1, L_0x562b8d1c0120, L_0x562b8d1c0250, C4<0>, C4<0>;
L_0x562b8d1bfdb0 .functor AND 1, L_0x562b8d1c0120, L_0x562b8d1c0250, C4<1>, C4<1>;
v0x562b8c60f700_0 .net "S", 0 0, L_0x562b8d1bfd40;  alias, 1 drivers
v0x562b8c60f7a0_0 .net "a", 0 0, L_0x562b8d1c0120;  alias, 1 drivers
v0x562b8c619eb0_0 .net "b", 0 0, L_0x562b8d1c0250;  alias, 1 drivers
v0x562b8c617e90_0 .net "cout", 0 0, L_0x562b8d1bfdb0;  alias, 1 drivers
S_0x562b8c2365b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c24b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1bfe20 .functor XOR 1, L_0x562b8d1c15c0, L_0x562b8d1bfd40, C4<0>, C4<0>;
L_0x562b8d1bff20 .functor AND 1, L_0x562b8d1c15c0, L_0x562b8d1bfd40, C4<1>, C4<1>;
v0x562b8c617510_0 .net "S", 0 0, L_0x562b8d1bfe20;  alias, 1 drivers
v0x562b8c6175b0_0 .net "a", 0 0, L_0x562b8d1c15c0;  alias, 1 drivers
v0x562b8c615760_0 .net "b", 0 0, L_0x562b8d1bfd40;  alias, 1 drivers
v0x562b8c614de0_0 .net "cout", 0 0, L_0x562b8d1bff20;  alias, 1 drivers
S_0x562b8c22ef60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c23e8f0;
 .timescale 0 0;
P_0x562b8c6118c0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c2a9c40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c22ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c05d0 .functor OR 1, L_0x562b8d1c03f0, L_0x562b8d1c0560, C4<0>, C4<0>;
v0x562b8c6096e0_0 .net "S", 0 0, L_0x562b8d1c0460;  1 drivers
v0x562b8c6097a0_0 .net "a", 0 0, L_0x562b8d1c06d0;  1 drivers
v0x562b8c608e80_0 .net "b", 0 0, L_0x562b8d1c0890;  1 drivers
v0x562b8c607f30_0 .net "cin", 0 0, L_0x562b8d1c0020;  alias, 1 drivers
v0x562b8c6075b0_0 .net "cout", 0 0, L_0x562b8d1c05d0;  alias, 1 drivers
v0x562b8c606e60_0 .net "cout1", 0 0, L_0x562b8d1c03f0;  1 drivers
v0x562b8c606f00_0 .net "cout2", 0 0, L_0x562b8d1c0560;  1 drivers
v0x562b8c606570_0 .net "s1", 0 0, L_0x562b8d1c0380;  1 drivers
S_0x562b8c225340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2a9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c0380 .functor XOR 1, L_0x562b8d1c06d0, L_0x562b8d1c0890, C4<0>, C4<0>;
L_0x562b8d1c03f0 .functor AND 1, L_0x562b8d1c06d0, L_0x562b8d1c0890, C4<1>, C4<1>;
v0x562b8c60d030_0 .net "S", 0 0, L_0x562b8d1c0380;  alias, 1 drivers
v0x562b8c60d0d0_0 .net "a", 0 0, L_0x562b8d1c06d0;  alias, 1 drivers
v0x562b8c60c6b0_0 .net "b", 0 0, L_0x562b8d1c0890;  alias, 1 drivers
v0x562b8c60bf60_0 .net "cout", 0 0, L_0x562b8d1c03f0;  alias, 1 drivers
S_0x562b8c1f6c30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2a9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c0460 .functor XOR 1, L_0x562b8d1c0020, L_0x562b8d1c0380, C4<0>, C4<0>;
L_0x562b8d1c0560 .functor AND 1, L_0x562b8d1c0020, L_0x562b8d1c0380, C4<1>, C4<1>;
v0x562b8c60b700_0 .net "S", 0 0, L_0x562b8d1c0460;  alias, 1 drivers
v0x562b8c60b7a0_0 .net "a", 0 0, L_0x562b8d1c0020;  alias, 1 drivers
v0x562b8c60a7b0_0 .net "b", 0 0, L_0x562b8d1c0380;  alias, 1 drivers
v0x562b8c609e30_0 .net "cout", 0 0, L_0x562b8d1c0560;  alias, 1 drivers
S_0x562b8c1b6990 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c23e8f0;
 .timescale 0 0;
P_0x562b8c608f80 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c1e28b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1b6990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c0c10 .functor OR 1, L_0x562b8d1c0a30, L_0x562b8d1c0ba0, C4<0>, C4<0>;
v0x562b8c0df000_0 .net "S", 0 0, L_0x562b8d1c0aa0;  1 drivers
v0x562b8c0df0c0_0 .net "a", 0 0, L_0x562b8d1c0d10;  1 drivers
v0x562b8c37e5d0_0 .net "b", 0 0, L_0x562b8d1c0e40;  1 drivers
v0x562b8c0ded60_0 .net "cin", 0 0, L_0x562b8d1c05d0;  alias, 1 drivers
v0x562b8c3ccca0_0 .net "cout", 0 0, L_0x562b8d1c0c10;  alias, 1 drivers
v0x562b8c3cc320_0 .net "cout1", 0 0, L_0x562b8d1c0a30;  1 drivers
v0x562b8c3cc3c0_0 .net "cout2", 0 0, L_0x562b8d1c0ba0;  1 drivers
v0x562b8c3ca570_0 .net "s1", 0 0, L_0x562b8d1c09c0;  1 drivers
S_0x562b8c1cca30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1e28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c09c0 .functor XOR 1, L_0x562b8d1c0d10, L_0x562b8d1c0e40, C4<0>, C4<0>;
L_0x562b8d1c0a30 .functor AND 1, L_0x562b8d1c0d10, L_0x562b8d1c0e40, C4<1>, C4<1>;
v0x562b8c6061c0_0 .net "S", 0 0, L_0x562b8d1c09c0;  alias, 1 drivers
v0x562b8c606260_0 .net "a", 0 0, L_0x562b8d1c0d10;  alias, 1 drivers
v0x562b8c6055f0_0 .net "b", 0 0, L_0x562b8d1c0e40;  alias, 1 drivers
v0x562b8c604c70_0 .net "cout", 0 0, L_0x562b8d1c0a30;  alias, 1 drivers
S_0x562b8c1c2030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1e28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c0aa0 .functor XOR 1, L_0x562b8d1c05d0, L_0x562b8d1c09c0, C4<0>, C4<0>;
L_0x562b8d1c0ba0 .functor AND 1, L_0x562b8d1c05d0, L_0x562b8d1c09c0, C4<1>, C4<1>;
v0x562b8c1f8f60_0 .net "S", 0 0, L_0x562b8d1c0aa0;  alias, 1 drivers
v0x562b8c1f9000_0 .net "a", 0 0, L_0x562b8d1c05d0;  alias, 1 drivers
v0x562b8c3a7490_0 .net "b", 0 0, L_0x562b8d1c09c0;  alias, 1 drivers
v0x562b8c37f6f0_0 .net "cout", 0 0, L_0x562b8d1c0ba0;  alias, 1 drivers
S_0x562b8c1abeb0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c23e8f0;
 .timescale 0 0;
P_0x562b8c37e6d0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c188a70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1abeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c11c0 .functor OR 1, L_0x562b8d1c0fe0, L_0x562b8d1c1150, C4<0>, C4<0>;
v0x562b8c3c2660_0 .net "S", 0 0, L_0x562b8d1c1050;  1 drivers
v0x562b8c3c08b0_0 .net "a", 0 0, L_0x562b8d1c1230;  1 drivers
v0x562b8c3bff30_0 .net "b", 0 0, L_0x562b8d1c1360;  1 drivers
v0x562b8c3be180_0 .net "cin", 0 0, L_0x562b8d1c0c10;  alias, 1 drivers
v0x562b8c3bd800_0 .net "cout", 0 0, L_0x562b8d1c11c0;  alias, 1 drivers
v0x562b8c3bba50_0 .net "cout1", 0 0, L_0x562b8d1c0fe0;  1 drivers
v0x562b8c3bbaf0_0 .net "cout2", 0 0, L_0x562b8d1c1150;  1 drivers
v0x562b8c3bb0d0_0 .net "s1", 0 0, L_0x562b8d1c0f70;  1 drivers
S_0x562b8c1a14b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c188a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c0f70 .functor XOR 1, L_0x562b8d1c1230, L_0x562b8d1c1360, C4<0>, C4<0>;
L_0x562b8d1c0fe0 .functor AND 1, L_0x562b8d1c1230, L_0x562b8d1c1360, C4<1>, C4<1>;
v0x562b8c3c9bf0_0 .net "S", 0 0, L_0x562b8d1c0f70;  alias, 1 drivers
v0x562b8c3c9c90_0 .net "a", 0 0, L_0x562b8d1c1230;  alias, 1 drivers
v0x562b8c3c7e40_0 .net "b", 0 0, L_0x562b8d1c1360;  alias, 1 drivers
v0x562b8c3c74c0_0 .net "cout", 0 0, L_0x562b8d1c0fe0;  alias, 1 drivers
S_0x562b8c195190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c188a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c1050 .functor XOR 1, L_0x562b8d1c0c10, L_0x562b8d1c0f70, C4<0>, C4<0>;
L_0x562b8d1c1150 .functor AND 1, L_0x562b8d1c0c10, L_0x562b8d1c0f70, C4<1>, C4<1>;
v0x562b8c3c5710_0 .net "S", 0 0, L_0x562b8d1c1050;  alias, 1 drivers
v0x562b8c3c57b0_0 .net "a", 0 0, L_0x562b8d1c0c10;  alias, 1 drivers
v0x562b8c3c4d90_0 .net "b", 0 0, L_0x562b8d1c0f70;  alias, 1 drivers
v0x562b8c3c2fe0_0 .net "cout", 0 0, L_0x562b8d1c1150;  alias, 1 drivers
S_0x562b8c18f450 .scope module, "ins7" "rca_Nbit" 3 117, 3 18 0, S_0x562b8c1d5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c3c4e90 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d1cc6c0 .functor BUFZ 1, L_0x562b8d1c8a40, C4<0>, C4<0>, C4<0>;
L_0x562b8d1cc800 .functor BUFZ 1, L_0x562b8d1cc230, C4<0>, C4<0>, C4<0>;
v0x562b8c3575c0_0 .net "S", 7 0, L_0x562b8d1cc620;  alias, 1 drivers
v0x562b8c3569f0_0 .net "a", 7 0, L_0x562b8d1c8910;  alias, 1 drivers
v0x562b8c3561b0_0 .net "b", 7 0, L_0x562b8d1c4bd0;  alias, 1 drivers
v0x562b8c355db0 .array "carry", 0 8;
v0x562b8c355db0_0 .net v0x562b8c355db0 0, 0 0, L_0x562b8d1cc6c0; 1 drivers
v0x562b8c355db0_1 .net v0x562b8c355db0 1, 0 0, L_0x562b8d1c8fb0; 1 drivers
v0x562b8c355db0_2 .net v0x562b8c355db0 2, 0 0, L_0x562b8d1c9710; 1 drivers
v0x562b8c355db0_3 .net v0x562b8c355db0 3, 0 0, L_0x562b8d1c9e30; 1 drivers
v0x562b8c355db0_4 .net v0x562b8c355db0 4, 0 0, L_0x562b8d1ca530; 1 drivers
v0x562b8c355db0_5 .net v0x562b8c355db0 5, 0 0, L_0x562b8d1cac80; 1 drivers
v0x562b8c355db0_6 .net v0x562b8c355db0 6, 0 0, L_0x562b8d1cb3b0; 1 drivers
v0x562b8c355db0_7 .net v0x562b8c355db0 7, 0 0, L_0x562b8d1cbba0; 1 drivers
v0x562b8c355db0_8 .net v0x562b8c355db0 8, 0 0, L_0x562b8d1cc230; 1 drivers
v0x562b8c29e4b0_0 .net "cin", 0 0, L_0x562b8d1c8a40;  alias, 1 drivers
v0x562b8c32ad40_0 .net "cout", 0 0, L_0x562b8d1cc800;  alias, 1 drivers
L_0x562b8d1c90f0 .part L_0x562b8d1c8910, 0, 1;
L_0x562b8d1c92d0 .part L_0x562b8d1c4bd0, 0, 1;
L_0x562b8d1c9850 .part L_0x562b8d1c8910, 1, 1;
L_0x562b8d1c9980 .part L_0x562b8d1c4bd0, 1, 1;
L_0x562b8d1c9f70 .part L_0x562b8d1c8910, 2, 1;
L_0x562b8d1ca0a0 .part L_0x562b8d1c4bd0, 2, 1;
L_0x562b8d1ca670 .part L_0x562b8d1c8910, 3, 1;
L_0x562b8d1ca7a0 .part L_0x562b8d1c4bd0, 3, 1;
L_0x562b8d1cadc0 .part L_0x562b8d1c8910, 4, 1;
L_0x562b8d1cb000 .part L_0x562b8d1c4bd0, 4, 1;
L_0x562b8d1cb4f0 .part L_0x562b8d1c8910, 5, 1;
L_0x562b8d1cb620 .part L_0x562b8d1c4bd0, 5, 1;
L_0x562b8d1cbce0 .part L_0x562b8d1c8910, 6, 1;
L_0x562b8d1cbe10 .part L_0x562b8d1c4bd0, 6, 1;
L_0x562b8d1cc330 .part L_0x562b8d1c8910, 7, 1;
L_0x562b8d1cc460 .part L_0x562b8d1c4bd0, 7, 1;
LS_0x562b8d1cc620_0_0 .concat8 [ 1 1 1 1], L_0x562b8d1c8d00, L_0x562b8d1c9540, L_0x562b8d1c9c60, L_0x562b8d1ca310;
LS_0x562b8d1cc620_0_4 .concat8 [ 1 1 1 1], L_0x562b8d1caa60, L_0x562b8d1cb1e0, L_0x562b8d1cba10, L_0x562b8d1cc010;
L_0x562b8d1cc620 .concat8 [ 4 4 0 0], LS_0x562b8d1cc620_0_0, LS_0x562b8d1cc620_0_4;
S_0x562b8c180730 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c18f450;
 .timescale 0 0;
P_0x562b8c8be660 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c1790e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c180730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c8fb0 .functor OR 1, L_0x562b8d1c8c20, L_0x562b8d1c8e90, C4<0>, C4<0>;
v0x562b8c3a81b0_0 .net "S", 0 0, L_0x562b8d1c8d00;  1 drivers
v0x562b8c3a7ab0_0 .net "a", 0 0, L_0x562b8d1c90f0;  1 drivers
v0x562b8c3a7750_0 .net "b", 0 0, L_0x562b8d1c92d0;  1 drivers
v0x562b8c3553b0_0 .net "cin", 0 0, L_0x562b8d1cc6c0;  alias, 1 drivers
v0x562b8c354d10_0 .net "cout", 0 0, L_0x562b8d1c8fb0;  alias, 1 drivers
v0x562b8c354db0_0 .net "cout1", 0 0, L_0x562b8d1c8c20;  1 drivers
v0x562b8c352cd0_0 .net "cout2", 0 0, L_0x562b8d1c8e90;  1 drivers
v0x562b8c352350_0 .net "s1", 0 0, L_0x562b8d1c8ad0;  1 drivers
S_0x562b8c16f390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1790e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c8ad0 .functor XOR 1, L_0x562b8d1c90f0, L_0x562b8d1c92d0, C4<0>, C4<0>;
L_0x562b8d1c8c20 .functor AND 1, L_0x562b8d1c90f0, L_0x562b8d1c92d0, C4<1>, C4<1>;
v0x562b8c3acf30_0 .net "S", 0 0, L_0x562b8d1c8ad0;  alias, 1 drivers
v0x562b8c3acfd0_0 .net "a", 0 0, L_0x562b8d1c90f0;  alias, 1 drivers
v0x562b8c3ac5b0_0 .net "b", 0 0, L_0x562b8d1c92d0;  alias, 1 drivers
v0x562b8c3aa800_0 .net "cout", 0 0, L_0x562b8d1c8c20;  alias, 1 drivers
S_0x562b8c1559d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1790e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c8d00 .functor XOR 1, L_0x562b8d1cc6c0, L_0x562b8d1c8ad0, C4<0>, C4<0>;
L_0x562b8d1c8e90 .functor AND 1, L_0x562b8d1cc6c0, L_0x562b8d1c8ad0, C4<1>, C4<1>;
v0x562b8c3a9e80_0 .net "S", 0 0, L_0x562b8d1c8d00;  alias, 1 drivers
v0x562b8c3a9f40_0 .net "a", 0 0, L_0x562b8d1cc6c0;  alias, 1 drivers
v0x562b8c3a8f00_0 .net "b", 0 0, L_0x562b8d1c8ad0;  alias, 1 drivers
v0x562b8c3a8b50_0 .net "cout", 0 0, L_0x562b8d1c8e90;  alias, 1 drivers
S_0x562b8c132590 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c18f450;
 .timescale 0 0;
P_0x562b8c3a7850 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c14afd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c132590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c9710 .functor OR 1, L_0x562b8d1c94b0, L_0x562b8d1c9680, C4<0>, C4<0>;
v0x562b8c349010_0 .net "S", 0 0, L_0x562b8d1c9540;  1 drivers
v0x562b8c3490d0_0 .net "a", 0 0, L_0x562b8d1c9850;  1 drivers
v0x562b8c348690_0 .net "b", 0 0, L_0x562b8d1c9980;  1 drivers
v0x562b8c3468e0_0 .net "cin", 0 0, L_0x562b8d1c8fb0;  alias, 1 drivers
v0x562b8c345f60_0 .net "cout", 0 0, L_0x562b8d1c9710;  alias, 1 drivers
v0x562b8c3441b0_0 .net "cout1", 0 0, L_0x562b8d1c94b0;  1 drivers
v0x562b8c344250_0 .net "cout2", 0 0, L_0x562b8d1c9680;  1 drivers
v0x562b8c343830_0 .net "s1", 0 0, L_0x562b8d1c9400;  1 drivers
S_0x562b8c13ecb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c14afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c9400 .functor XOR 1, L_0x562b8d1c9850, L_0x562b8d1c9980, C4<0>, C4<0>;
L_0x562b8d1c94b0 .functor AND 1, L_0x562b8d1c9850, L_0x562b8d1c9980, C4<1>, C4<1>;
v0x562b8c3505a0_0 .net "S", 0 0, L_0x562b8d1c9400;  alias, 1 drivers
v0x562b8c350640_0 .net "a", 0 0, L_0x562b8d1c9850;  alias, 1 drivers
v0x562b8c34fc20_0 .net "b", 0 0, L_0x562b8d1c9980;  alias, 1 drivers
v0x562b8c34de70_0 .net "cout", 0 0, L_0x562b8d1c94b0;  alias, 1 drivers
S_0x562b8c138f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c14afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c9540 .functor XOR 1, L_0x562b8d1c8fb0, L_0x562b8d1c9400, C4<0>, C4<0>;
L_0x562b8d1c9680 .functor AND 1, L_0x562b8d1c8fb0, L_0x562b8d1c9400, C4<1>, C4<1>;
v0x562b8c34d4f0_0 .net "S", 0 0, L_0x562b8d1c9540;  alias, 1 drivers
v0x562b8c34d590_0 .net "a", 0 0, L_0x562b8d1c8fb0;  alias, 1 drivers
v0x562b8c34b740_0 .net "b", 0 0, L_0x562b8d1c9400;  alias, 1 drivers
v0x562b8c34adc0_0 .net "cout", 0 0, L_0x562b8d1c9680;  alias, 1 drivers
S_0x562b8c12a250 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c18f450;
 .timescale 0 0;
P_0x562b8c348790 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c122c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c12a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1c9e30 .functor OR 1, L_0x562b8d1c9bd0, L_0x562b8d1c9da0, C4<0>, C4<0>;
v0x562b8c3a4c70_0 .net "S", 0 0, L_0x562b8d1c9c60;  1 drivers
v0x562b8c3a4d30_0 .net "a", 0 0, L_0x562b8d1c9f70;  1 drivers
v0x562b8c3a2ec0_0 .net "b", 0 0, L_0x562b8d1ca0a0;  1 drivers
v0x562b8c3a2540_0 .net "cin", 0 0, L_0x562b8d1c9710;  alias, 1 drivers
v0x562b8c3a0790_0 .net "cout", 0 0, L_0x562b8d1c9e30;  alias, 1 drivers
v0x562b8c39fe10_0 .net "cout1", 0 0, L_0x562b8d1c9bd0;  1 drivers
v0x562b8c39feb0_0 .net "cout2", 0 0, L_0x562b8d1c9da0;  1 drivers
v0x562b8c39e060_0 .net "s1", 0 0, L_0x562b8d1c9b40;  1 drivers
S_0x562b8c119f30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c122c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c9b40 .functor XOR 1, L_0x562b8d1c9f70, L_0x562b8d1ca0a0, C4<0>, C4<0>;
L_0x562b8d1c9bd0 .functor AND 1, L_0x562b8d1c9f70, L_0x562b8d1ca0a0, C4<1>, C4<1>;
v0x562b8c342940_0 .net "S", 0 0, L_0x562b8d1c9b40;  alias, 1 drivers
v0x562b8c3429e0_0 .net "a", 0 0, L_0x562b8d1c9f70;  alias, 1 drivers
v0x562b8c342590_0 .net "b", 0 0, L_0x562b8d1ca0a0;  alias, 1 drivers
v0x562b8c3419c0_0 .net "cout", 0 0, L_0x562b8d1c9bd0;  alias, 1 drivers
S_0x562b8c0f6af0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c122c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1c9c60 .functor XOR 1, L_0x562b8d1c9710, L_0x562b8d1c9b40, C4<0>, C4<0>;
L_0x562b8d1c9da0 .functor AND 1, L_0x562b8d1c9710, L_0x562b8d1c9b40, C4<1>, C4<1>;
v0x562b8c341040_0 .net "S", 0 0, L_0x562b8d1c9c60;  alias, 1 drivers
v0x562b8c3410e0_0 .net "a", 0 0, L_0x562b8d1c9710;  alias, 1 drivers
v0x562b8c340c40_0 .net "b", 0 0, L_0x562b8d1c9b40;  alias, 1 drivers
v0x562b8c3a55f0_0 .net "cout", 0 0, L_0x562b8d1c9da0;  alias, 1 drivers
S_0x562b8c10f530 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c18f450;
 .timescale 0 0;
P_0x562b8c3a2fc0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c103210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c10f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ca530 .functor OR 1, L_0x562b8d1ca280, L_0x562b8d1ca4a0, C4<0>, C4<0>;
v0x562b8c396150_0 .net "S", 0 0, L_0x562b8d1ca310;  1 drivers
v0x562b8c3943a0_0 .net "a", 0 0, L_0x562b8d1ca670;  1 drivers
v0x562b8c393a20_0 .net "b", 0 0, L_0x562b8d1ca7a0;  1 drivers
v0x562b8c391c70_0 .net "cin", 0 0, L_0x562b8d1c9e30;  alias, 1 drivers
v0x562b8c3912f0_0 .net "cout", 0 0, L_0x562b8d1ca530;  alias, 1 drivers
v0x562b8c38f540_0 .net "cout1", 0 0, L_0x562b8d1ca280;  1 drivers
v0x562b8c38f5e0_0 .net "cout2", 0 0, L_0x562b8d1ca4a0;  1 drivers
v0x562b8c38ebc0_0 .net "s1", 0 0, L_0x562b8d1ca1d0;  1 drivers
S_0x562b8c0fd4d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c103210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ca1d0 .functor XOR 1, L_0x562b8d1ca670, L_0x562b8d1ca7a0, C4<0>, C4<0>;
L_0x562b8d1ca280 .functor AND 1, L_0x562b8d1ca670, L_0x562b8d1ca7a0, C4<1>, C4<1>;
v0x562b8c39d6e0_0 .net "S", 0 0, L_0x562b8d1ca1d0;  alias, 1 drivers
v0x562b8c39d780_0 .net "a", 0 0, L_0x562b8d1ca670;  alias, 1 drivers
v0x562b8c39b930_0 .net "b", 0 0, L_0x562b8d1ca7a0;  alias, 1 drivers
v0x562b8c39afb0_0 .net "cout", 0 0, L_0x562b8d1ca280;  alias, 1 drivers
S_0x562b8c0ee7b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c103210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ca310 .functor XOR 1, L_0x562b8d1c9e30, L_0x562b8d1ca1d0, C4<0>, C4<0>;
L_0x562b8d1ca4a0 .functor AND 1, L_0x562b8d1c9e30, L_0x562b8d1ca1d0, C4<1>, C4<1>;
v0x562b8c399200_0 .net "S", 0 0, L_0x562b8d1ca310;  alias, 1 drivers
v0x562b8c3992a0_0 .net "a", 0 0, L_0x562b8d1c9e30;  alias, 1 drivers
v0x562b8c398880_0 .net "b", 0 0, L_0x562b8d1ca1d0;  alias, 1 drivers
v0x562b8c396ad0_0 .net "cout", 0 0, L_0x562b8d1ca4a0;  alias, 1 drivers
S_0x562b8c0e7160 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c18f450;
 .timescale 0 0;
P_0x562b8c888b30 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c161e40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0e7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1cac80 .functor OR 1, L_0x562b8d1ca9d0, L_0x562b8d1cabf0, C4<0>, C4<0>;
v0x562b8c385880_0 .net "S", 0 0, L_0x562b8d1caa60;  1 drivers
v0x562b8c385940_0 .net "a", 0 0, L_0x562b8d1cadc0;  1 drivers
v0x562b8c384f00_0 .net "b", 0 0, L_0x562b8d1cb000;  1 drivers
v0x562b8c383150_0 .net "cin", 0 0, L_0x562b8d1ca530;  alias, 1 drivers
v0x562b8c3827d0_0 .net "cout", 0 0, L_0x562b8d1cac80;  alias, 1 drivers
v0x562b8c381850_0 .net "cout1", 0 0, L_0x562b8d1ca9d0;  1 drivers
v0x562b8c3818f0_0 .net "cout2", 0 0, L_0x562b8d1cabf0;  1 drivers
v0x562b8c3814a0_0 .net "s1", 0 0, L_0x562b8d1ca920;  1 drivers
S_0x562b8c0dcca0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c161e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ca920 .functor XOR 1, L_0x562b8d1cadc0, L_0x562b8d1cb000, C4<0>, C4<0>;
L_0x562b8d1ca9d0 .functor AND 1, L_0x562b8d1cadc0, L_0x562b8d1cb000, C4<1>, C4<1>;
v0x562b8c38ce10_0 .net "S", 0 0, L_0x562b8d1ca920;  alias, 1 drivers
v0x562b8c38ceb0_0 .net "a", 0 0, L_0x562b8d1cadc0;  alias, 1 drivers
v0x562b8c38c490_0 .net "b", 0 0, L_0x562b8d1cb000;  alias, 1 drivers
v0x562b8c38a6e0_0 .net "cout", 0 0, L_0x562b8d1ca9d0;  alias, 1 drivers
S_0x562b8c09ca00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c161e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1caa60 .functor XOR 1, L_0x562b8d1ca530, L_0x562b8d1ca920, C4<0>, C4<0>;
L_0x562b8d1cabf0 .functor AND 1, L_0x562b8d1ca530, L_0x562b8d1ca920, C4<1>, C4<1>;
v0x562b8c389d60_0 .net "S", 0 0, L_0x562b8d1caa60;  alias, 1 drivers
v0x562b8c389e00_0 .net "a", 0 0, L_0x562b8d1ca530;  alias, 1 drivers
v0x562b8c387fb0_0 .net "b", 0 0, L_0x562b8d1ca920;  alias, 1 drivers
v0x562b8c387630_0 .net "cout", 0 0, L_0x562b8d1cabf0;  alias, 1 drivers
S_0x562b8c0c8920 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c18f450;
 .timescale 0 0;
P_0x562b8c385000 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c0b2aa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0c8920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1cb3b0 .functor OR 1, L_0x562b8d1cb150, L_0x562b8d1cb320, C4<0>, C4<0>;
v0x562b8c379960_0 .net "S", 0 0, L_0x562b8d1cb1e0;  1 drivers
v0x562b8c378fe0_0 .net "a", 0 0, L_0x562b8d1cb4f0;  1 drivers
v0x562b8c377230_0 .net "b", 0 0, L_0x562b8d1cb620;  1 drivers
v0x562b8c3768b0_0 .net "cin", 0 0, L_0x562b8d1cac80;  alias, 1 drivers
v0x562b8c374b00_0 .net "cout", 0 0, L_0x562b8d1cb3b0;  alias, 1 drivers
v0x562b8c374180_0 .net "cout1", 0 0, L_0x562b8d1cb150;  1 drivers
v0x562b8c374220_0 .net "cout2", 0 0, L_0x562b8d1cb320;  1 drivers
v0x562b8c3723d0_0 .net "s1", 0 0, L_0x562b8d1cb0a0;  1 drivers
S_0x562b8c0a80a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0b2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cb0a0 .functor XOR 1, L_0x562b8d1cb4f0, L_0x562b8d1cb620, C4<0>, C4<0>;
L_0x562b8d1cb150 .functor AND 1, L_0x562b8d1cb4f0, L_0x562b8d1cb620, C4<1>, C4<1>;
v0x562b8c3808d0_0 .net "S", 0 0, L_0x562b8d1cb0a0;  alias, 1 drivers
v0x562b8c380970_0 .net "a", 0 0, L_0x562b8d1cb4f0;  alias, 1 drivers
v0x562b8c380090_0 .net "b", 0 0, L_0x562b8d1cb620;  alias, 1 drivers
v0x562b8c37fc90_0 .net "cout", 0 0, L_0x562b8d1cb150;  alias, 1 drivers
S_0x562b8c091f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0b2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cb1e0 .functor XOR 1, L_0x562b8d1cac80, L_0x562b8d1cb0a0, C4<0>, C4<0>;
L_0x562b8d1cb320 .functor AND 1, L_0x562b8d1cac80, L_0x562b8d1cb0a0, C4<1>, C4<1>;
v0x562b8c37e0d0_0 .net "S", 0 0, L_0x562b8d1cb1e0;  alias, 1 drivers
v0x562b8c37e170_0 .net "a", 0 0, L_0x562b8d1cac80;  alias, 1 drivers
v0x562b8c37c090_0 .net "b", 0 0, L_0x562b8d1cb0a0;  alias, 1 drivers
v0x562b8c37b710_0 .net "cout", 0 0, L_0x562b8d1cb320;  alias, 1 drivers
S_0x562b8c06eae0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c18f450;
 .timescale 0 0;
P_0x562b8c377330 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c087520 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c06eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1cbba0 .functor OR 1, L_0x562b8d1cb980, L_0x562b8d1cbb10, C4<0>, C4<0>;
v0x562b8c36b950_0 .net "S", 0 0, L_0x562b8d1cba10;  1 drivers
v0x562b8c36af60_0 .net "a", 0 0, L_0x562b8d1cbce0;  1 drivers
v0x562b8c36a720_0 .net "b", 0 0, L_0x562b8d1cbe10;  1 drivers
v0x562b8c36a320_0 .net "cin", 0 0, L_0x562b8d1cb3b0;  alias, 1 drivers
v0x562b8c369d40_0 .net "cout", 0 0, L_0x562b8d1cbba0;  alias, 1 drivers
v0x562b8c367d00_0 .net "cout1", 0 0, L_0x562b8d1cb980;  1 drivers
v0x562b8c367da0_0 .net "cout2", 0 0, L_0x562b8d1cbb10;  1 drivers
v0x562b8c367380_0 .net "s1", 0 0, L_0x562b8d1cb8d0;  1 drivers
S_0x562b8c07b200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c087520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cb8d0 .functor XOR 1, L_0x562b8d1cbce0, L_0x562b8d1cbe10, C4<0>, C4<0>;
L_0x562b8d1cb980 .functor AND 1, L_0x562b8d1cbce0, L_0x562b8d1cbe10, C4<1>, C4<1>;
v0x562b8c371a50_0 .net "S", 0 0, L_0x562b8d1cb8d0;  alias, 1 drivers
v0x562b8c371af0_0 .net "a", 0 0, L_0x562b8d1cbce0;  alias, 1 drivers
v0x562b8c36fca0_0 .net "b", 0 0, L_0x562b8d1cbe10;  alias, 1 drivers
v0x562b8c36f320_0 .net "cout", 0 0, L_0x562b8d1cb980;  alias, 1 drivers
S_0x562b8c0754c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c087520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cba10 .functor XOR 1, L_0x562b8d1cb3b0, L_0x562b8d1cb8d0, C4<0>, C4<0>;
L_0x562b8d1cbb10 .functor AND 1, L_0x562b8d1cb3b0, L_0x562b8d1cb8d0, C4<1>, C4<1>;
v0x562b8c36d570_0 .net "S", 0 0, L_0x562b8d1cba10;  alias, 1 drivers
v0x562b8c36d610_0 .net "a", 0 0, L_0x562b8d1cb3b0;  alias, 1 drivers
v0x562b8c36cbf0_0 .net "b", 0 0, L_0x562b8d1cb8d0;  alias, 1 drivers
v0x562b8c36bd00_0 .net "cout", 0 0, L_0x562b8d1cbb10;  alias, 1 drivers
S_0x562b8c0667a0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c18f450;
 .timescale 0 0;
P_0x562b8c36a820 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c05f150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0667a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1cc230 .functor OR 1, L_0x562b8d1cbf80, L_0x562b8d1cc1a0, C4<0>, C4<0>;
v0x562b8c35e040_0 .net "S", 0 0, L_0x562b8d1cc010;  1 drivers
v0x562b8c35d6c0_0 .net "a", 0 0, L_0x562b8d1cc330;  1 drivers
v0x562b8c35b910_0 .net "b", 0 0, L_0x562b8d1cc460;  1 drivers
v0x562b8c35af90_0 .net "cin", 0 0, L_0x562b8d1cbba0;  alias, 1 drivers
v0x562b8c3591e0_0 .net "cout", 0 0, L_0x562b8d1cc230;  alias, 1 drivers
v0x562b8c358860_0 .net "cout1", 0 0, L_0x562b8d1cbf80;  1 drivers
v0x562b8c358900_0 .net "cout2", 0 0, L_0x562b8d1cc1a0;  1 drivers
v0x562b8c357970_0 .net "s1", 0 0, L_0x562b8d1cb860;  1 drivers
S_0x562b8c055400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c05f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cb860 .functor XOR 1, L_0x562b8d1cc330, L_0x562b8d1cc460, C4<0>, C4<0>;
L_0x562b8d1cbf80 .functor AND 1, L_0x562b8d1cc330, L_0x562b8d1cc460, C4<1>, C4<1>;
v0x562b8c3655d0_0 .net "S", 0 0, L_0x562b8d1cb860;  alias, 1 drivers
v0x562b8c365670_0 .net "a", 0 0, L_0x562b8d1cc330;  alias, 1 drivers
v0x562b8c364c50_0 .net "b", 0 0, L_0x562b8d1cc460;  alias, 1 drivers
v0x562b8c362ea0_0 .net "cout", 0 0, L_0x562b8d1cbf80;  alias, 1 drivers
S_0x562b8c03ba40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c05f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cc010 .functor XOR 1, L_0x562b8d1cbba0, L_0x562b8d1cb860, C4<0>, C4<0>;
L_0x562b8d1cc1a0 .functor AND 1, L_0x562b8d1cbba0, L_0x562b8d1cb860, C4<1>, C4<1>;
v0x562b8c362520_0 .net "S", 0 0, L_0x562b8d1cc010;  alias, 1 drivers
v0x562b8c3625c0_0 .net "a", 0 0, L_0x562b8d1cbba0;  alias, 1 drivers
v0x562b8c360770_0 .net "b", 0 0, L_0x562b8d1cb860;  alias, 1 drivers
v0x562b8c35fdf0_0 .net "cout", 0 0, L_0x562b8d1cc1a0;  alias, 1 drivers
S_0x562b8c018600 .scope module, "ins12" "karatsuba_4" 3 125, 3 98 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x562b8d1f1f40 .functor XOR 1, L_0x562b8d1e3490, L_0x562b8d1e5660, C4<0>, C4<0>;
L_0x562b8d1f6470 .functor AND 1, L_0x562b8d1fdf50, L_0x562b8d1fe040, C4<1>, C4<1>;
v0x562b8cc724f0_0 .net "X", 3 0, L_0x562b8d1fe310;  1 drivers
v0x562b8cc6fdc0_0 .net "Y", 3 0, L_0x562b8d1fe400;  1 drivers
v0x562b8cc6d690_0 .net "Z", 7 0, L_0x562b8d1fe1d0;  alias, 1 drivers
v0x562b8cc6af60_0 .net *"_ivl_20", 0 0, L_0x562b8d1f1f40;  1 drivers
L_0x7f38f70e0240 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cc68830_0 .net/2u *"_ivl_26", 3 0, L_0x7f38f70e0240;  1 drivers
L_0x7f38f70e0288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cc39640_0 .net/2u *"_ivl_30", 1 0, L_0x7f38f70e0288;  1 drivers
L_0x7f38f70e02d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cc36f10_0 .net/2u *"_ivl_32", 1 0, L_0x7f38f70e02d0;  1 drivers
L_0x7f38f70e0318 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cc347e0_0 .net/2u *"_ivl_36", 3 0, L_0x7f38f70e0318;  1 drivers
L_0x7f38f70e03a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8cc320b0_0 .net/2u *"_ivl_42", 3 0, L_0x7f38f70e03a8;  1 drivers
v0x562b8cc2f980_0 .net *"_ivl_44", 0 0, L_0x562b8d1fdf50;  1 drivers
L_0x7f38f70e03f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8cc2fa40_0 .net/2u *"_ivl_46", 3 0, L_0x7f38f70e03f0;  1 drivers
v0x562b8cc2d250_0 .net *"_ivl_48", 0 0, L_0x562b8d1fe040;  1 drivers
v0x562b8cc2d310_0 .net *"_ivl_51", 0 0, L_0x562b8d1f6470;  1 drivers
L_0x7f38f70e0438 .functor BUFT 1, C4<11100001>, C4<0>, C4<0>, C4<0>;
v0x562b8cc2ab20_0 .net/2u *"_ivl_52", 7 0, L_0x7f38f70e0438;  1 drivers
v0x562b8cc2abe0_0 .net "a", 1 0, L_0x562b8d1e3140;  1 drivers
v0x562b8cc283f0_0 .net "a_abs", 1 0, L_0x562b8d1e4370;  1 drivers
v0x562b8cc25cc0_0 .net "b", 1 0, L_0x562b8d1e5310;  1 drivers
v0x562b8cc25d60_0 .net "b_abs", 1 0, L_0x562b8d1e6540;  1 drivers
v0x562b8cc20e60_0 .net "c1", 0 0, L_0x562b8d1f4120;  1 drivers
v0x562b8cc1e730_0 .net "c2", 0 0, L_0x562b8d1f6070;  1 drivers
v0x562b8cc1e7d0_0 .net "c3", 0 0, L_0x562b8d1fa150;  1 drivers
v0x562b8cc1c000_0 .net "c4", 0 0, L_0x562b8d1fdec0;  1 drivers
v0x562b8cc1c0a0_0 .net "neg_a", 0 0, L_0x562b8d1e3490;  1 drivers
v0x562b8cc198d0_0 .net "neg_b", 0 0, L_0x562b8d1e5660;  1 drivers
v0x562b8cc19970_0 .net "temp", 7 0, L_0x562b8d1fa020;  1 drivers
v0x562b8cc171a0_0 .net "term1", 7 0, L_0x562b8d1f6100;  1 drivers
v0x562b8cc17240_0 .net "term2", 7 0, L_0x562b8d1f61f0;  1 drivers
v0x562b8cbbff50_0 .net "term3", 7 0, L_0x562b8d1f6330;  1 drivers
v0x562b8cbbfff0_0 .net "z0", 3 0, L_0x562b8d1e20c0;  1 drivers
v0x562b8cbbf680_0 .net "z1", 3 0, L_0x562b8d1f5e90;  1 drivers
v0x562b8cbbf720_0 .net "z1_1", 3 0, L_0x562b8d1f1fd0;  1 drivers
v0x562b8cbbcf50_0 .net "z1_2", 3 0, L_0x562b8d1f3ff0;  1 drivers
v0x562b8cbba820_0 .net "z1_3", 3 0, L_0x562b8d1eff20;  1 drivers
v0x562b8cbba8c0_0 .net "z1_4", 3 0, L_0x562b8d1f1d80;  1 drivers
v0x562b8cbb80f0_0 .net "z2", 3 0, L_0x562b8d1d7950;  1 drivers
v0x562b8cbb8190_0 .net "z_og", 7 0, L_0x562b8d1fdce0;  1 drivers
L_0x562b8d1d7c50 .part L_0x562b8d1fe310, 2, 2;
L_0x562b8d1d7cf0 .part L_0x562b8d1fe400, 2, 2;
L_0x562b8d1e2360 .part L_0x562b8d1fe310, 0, 2;
L_0x562b8d1e2400 .part L_0x562b8d1fe400, 0, 2;
L_0x562b8d1e44a0 .part L_0x562b8d1fe310, 0, 2;
L_0x562b8d1e4540 .part L_0x562b8d1fe310, 2, 2;
L_0x562b8d1e6670 .part L_0x562b8d1fe400, 2, 2;
L_0x562b8d1e6710 .part L_0x562b8d1fe400, 0, 2;
L_0x562b8d1f1fd0 .functor MUXZ 4, L_0x562b8d1eff20, L_0x562b8d1f1d80, L_0x562b8d1f1f40, C4<>;
L_0x562b8d1f6100 .concat [ 4 4 0 0], L_0x562b8d1e20c0, L_0x7f38f70e0240;
L_0x562b8d1f61f0 .concat [ 2 4 2 0], L_0x7f38f70e02d0, L_0x562b8d1f5e90, L_0x7f38f70e0288;
L_0x562b8d1f6330 .concat [ 4 4 0 0], L_0x7f38f70e0318, L_0x562b8d1d7950;
L_0x562b8d1fdf50 .cmp/eq 4, L_0x562b8d1fe310, L_0x7f38f70e03a8;
L_0x562b8d1fe040 .cmp/eq 4, L_0x562b8d1fe400, L_0x7f38f70e03f0;
L_0x562b8d1fe1d0 .functor MUXZ 8, L_0x562b8d1fdce0, L_0x7f38f70e0438, L_0x562b8d1f6470, C4<>;
S_0x562b8c031040 .scope module, "ins1" "subtractor_Nbit" 3 106, 3 35 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c835fc0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d1e31e0 .functor NOT 2, L_0x562b8d1e4540, C4<00>, C4<00>, C4<00>;
L_0x7f38f70dfb80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e32f0 .functor BUFZ 1, L_0x7f38f70dfb80, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e3490 .functor NOT 1, L_0x562b8d1e3360, C4<0>, C4<0>, C4<0>;
v0x562b8c2bb2b0_0 .net "D", 1 0, L_0x562b8d1e3140;  alias, 1 drivers
v0x562b8c2e9a30_0 .net *"_ivl_21", 0 0, L_0x562b8d1e32f0;  1 drivers
v0x562b8c2e9af0_0 .net "a", 1 0, L_0x562b8d1e44a0;  1 drivers
v0x562b8c2dec10_0 .net "abs_D", 1 0, L_0x562b8d1e4370;  alias, 1 drivers
v0x562b8c2decd0_0 .net "b", 1 0, L_0x562b8d1e4540;  1 drivers
v0x562b8c2dd9d0_0 .net "b_comp", 1 0, L_0x562b8d1e31e0;  1 drivers
v0x562b8c2d7a20_0 .net "carry", 2 0, L_0x562b8d1e3250;  1 drivers
v0x562b8c2c9c40_0 .net "cin", 0 0, L_0x7f38f70dfb80;  1 drivers
v0x562b8c2c9d00_0 .net "is_pos", 0 0, L_0x562b8d1e3360;  1 drivers
v0x562b8c2b9dc0_0 .net "negative", 0 0, L_0x562b8d1e3490;  alias, 1 drivers
v0x562b8c2b9e60_0 .net "twos", 1 0, L_0x562b8d1e41f0;  1 drivers
L_0x562b8d1e2760 .part L_0x562b8d1e44a0, 0, 1;
L_0x562b8d1e2890 .part L_0x562b8d1e31e0, 0, 1;
L_0x562b8d1e29c0 .part L_0x562b8d1e3250, 0, 1;
L_0x562b8d1e2db0 .part L_0x562b8d1e44a0, 1, 1;
L_0x562b8d1e2ee0 .part L_0x562b8d1e31e0, 1, 1;
L_0x562b8d1e3010 .part L_0x562b8d1e3250, 1, 1;
L_0x562b8d1e3140 .concat8 [ 1 1 0 0], L_0x562b8d1e2580, L_0x562b8d1e2bd0;
L_0x562b8d1e3250 .concat8 [ 1 1 1 0], L_0x562b8d1e32f0, L_0x562b8d1e26f0, L_0x562b8d1e2d40;
L_0x562b8d1e3360 .part L_0x562b8d1e3250, 2, 1;
L_0x562b8d1e4370 .functor MUXZ 2, L_0x562b8d1e41f0, L_0x562b8d1e3140, L_0x562b8d1e3360, C4<>;
S_0x562b8c024d20 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c031040;
 .timescale 0 0;
P_0x562b8c8ae920 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c01efe0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c024d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e26f0 .functor OR 1, L_0x562b8d1e2510, L_0x562b8d1e2680, C4<0>, C4<0>;
v0x562b8c2f7ca0_0 .net "S", 0 0, L_0x562b8d1e2580;  1 drivers
v0x562b8c2f7320_0 .net "a", 0 0, L_0x562b8d1e2760;  1 drivers
v0x562b8c2f6430_0 .net "b", 0 0, L_0x562b8d1e2890;  1 drivers
v0x562b8c2f6080_0 .net "cin", 0 0, L_0x562b8d1e29c0;  1 drivers
v0x562b8c2f54b0_0 .net "cout", 0 0, L_0x562b8d1e26f0;  1 drivers
v0x562b8c2f4c70_0 .net "cout1", 0 0, L_0x562b8d1e2510;  1 drivers
v0x562b8c2f4d10_0 .net "cout2", 0 0, L_0x562b8d1e2680;  1 drivers
v0x562b8c2f4870_0 .net "s1", 0 0, L_0x562b8d1e24a0;  1 drivers
S_0x562b8c0102c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c01efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e24a0 .functor XOR 1, L_0x562b8d1e2760, L_0x562b8d1e2890, C4<0>, C4<0>;
L_0x562b8d1e2510 .functor AND 1, L_0x562b8d1e2760, L_0x562b8d1e2890, C4<1>, C4<1>;
v0x562b8c2ff380_0 .net "S", 0 0, L_0x562b8d1e24a0;  alias, 1 drivers
v0x562b8c2febb0_0 .net "a", 0 0, L_0x562b8d1e2760;  alias, 1 drivers
v0x562b8c2fec50_0 .net "b", 0 0, L_0x562b8d1e2890;  alias, 1 drivers
v0x562b8c2fcb00_0 .net "cout", 0 0, L_0x562b8d1e2510;  alias, 1 drivers
S_0x562b8c008c70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c01efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e2580 .functor XOR 1, L_0x562b8d1e29c0, L_0x562b8d1e24a0, C4<0>, C4<0>;
L_0x562b8d1e2680 .functor AND 1, L_0x562b8d1e29c0, L_0x562b8d1e24a0, C4<1>, C4<1>;
v0x562b8c2fc180_0 .net "S", 0 0, L_0x562b8d1e2580;  alias, 1 drivers
v0x562b8c2fc220_0 .net "a", 0 0, L_0x562b8d1e29c0;  alias, 1 drivers
v0x562b8c2fa3d0_0 .net "b", 0 0, L_0x562b8d1e24a0;  alias, 1 drivers
v0x562b8c2f9a50_0 .net "cout", 0 0, L_0x562b8d1e2680;  alias, 1 drivers
S_0x562b8bffffa0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c031040;
 .timescale 0 0;
P_0x562b8c2f6530 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8bfdcb60 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8bffffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e2d40 .functor OR 1, L_0x562b8d1e2b60, L_0x562b8d1e2cd0, C4<0>, C4<0>;
v0x562b8c323210_0 .net "S", 0 0, L_0x562b8d1e2bd0;  1 drivers
v0x562b8c321460_0 .net "a", 0 0, L_0x562b8d1e2db0;  1 drivers
v0x562b8c320ae0_0 .net "b", 0 0, L_0x562b8d1e2ee0;  1 drivers
v0x562b8c31ed30_0 .net "cin", 0 0, L_0x562b8d1e3010;  1 drivers
v0x562b8c31e3b0_0 .net "cout", 0 0, L_0x562b8d1e2d40;  1 drivers
v0x562b8c31c600_0 .net "cout1", 0 0, L_0x562b8d1e2b60;  1 drivers
v0x562b8c31c6a0_0 .net "cout2", 0 0, L_0x562b8d1e2cd0;  1 drivers
v0x562b8c31bc80_0 .net "s1", 0 0, L_0x562b8d1e2af0;  1 drivers
S_0x562b8bff55a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bfdcb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e2af0 .functor XOR 1, L_0x562b8d1e2db0, L_0x562b8d1e2ee0, C4<0>, C4<0>;
L_0x562b8d1e2b60 .functor AND 1, L_0x562b8d1e2db0, L_0x562b8d1e2ee0, C4<1>, C4<1>;
v0x562b8c32aa30_0 .net "S", 0 0, L_0x562b8d1e2af0;  alias, 1 drivers
v0x562b8c32aad0_0 .net "a", 0 0, L_0x562b8d1e2db0;  alias, 1 drivers
v0x562b8c3289f0_0 .net "b", 0 0, L_0x562b8d1e2ee0;  alias, 1 drivers
v0x562b8c328070_0 .net "cout", 0 0, L_0x562b8d1e2b60;  alias, 1 drivers
S_0x562b8bfe9280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bfdcb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e2bd0 .functor XOR 1, L_0x562b8d1e3010, L_0x562b8d1e2af0, C4<0>, C4<0>;
L_0x562b8d1e2cd0 .functor AND 1, L_0x562b8d1e3010, L_0x562b8d1e2af0, C4<1>, C4<1>;
v0x562b8c3262c0_0 .net "S", 0 0, L_0x562b8d1e2bd0;  alias, 1 drivers
v0x562b8c326360_0 .net "a", 0 0, L_0x562b8d1e3010;  alias, 1 drivers
v0x562b8c325940_0 .net "b", 0 0, L_0x562b8d1e2af0;  alias, 1 drivers
v0x562b8c323b90_0 .net "cout", 0 0, L_0x562b8d1e2cd0;  alias, 1 drivers
S_0x562b8bfe3540 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c031040;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c320be0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1e3500 .functor NOT 2, L_0x562b8d1e3140, C4<00>, C4<00>, C4<00>;
v0x562b8c2ffd30_0 .net "cout", 0 0, L_0x562b8d1e4300;  1 drivers
v0x562b8c2c25f0_0 .net "i", 1 0, L_0x562b8d1e3140;  alias, 1 drivers
v0x562b8c2c26b0_0 .net "o", 1 0, L_0x562b8d1e41f0;  alias, 1 drivers
v0x562b8c2bb690_0 .net "temp2", 1 0, L_0x562b8d1e3500;  1 drivers
S_0x562b8bfd4820 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8bfe3540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c816730 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dfb38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e4290 .functor BUFZ 1, L_0x7f38f70dfb38, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e4300 .functor BUFZ 1, L_0x562b8d1e3e90, C4<0>, C4<0>, C4<0>;
v0x562b8c3029c0_0 .net "S", 1 0, L_0x562b8d1e41f0;  alias, 1 drivers
v0x562b8c301ad0_0 .net "a", 1 0, L_0x562b8d1e3500;  alias, 1 drivers
L_0x7f38f70dfaf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c301720_0 .net "b", 1 0, L_0x7f38f70dfaf0;  1 drivers
v0x562b8c3017e0 .array "carry", 0 2;
v0x562b8c3017e0_0 .net v0x562b8c3017e0 0, 0 0, L_0x562b8d1e4290; 1 drivers
v0x562b8c3017e0_1 .net v0x562b8c3017e0 1, 0 0, L_0x562b8d1e38e0; 1 drivers
v0x562b8c3017e0_2 .net v0x562b8c3017e0 2, 0 0, L_0x562b8d1e3e90; 1 drivers
v0x562b8c300b50_0 .net "cin", 0 0, L_0x7f38f70dfb38;  1 drivers
v0x562b8c3001d0_0 .net "cout", 0 0, L_0x562b8d1e4300;  alias, 1 drivers
L_0x562b8d1e39e0 .part L_0x562b8d1e3500, 0, 1;
L_0x562b8d1e3b10 .part L_0x7f38f70dfaf0, 0, 1;
L_0x562b8d1e3f00 .part L_0x562b8d1e3500, 1, 1;
L_0x562b8d1e40c0 .part L_0x7f38f70dfaf0, 1, 1;
L_0x562b8d1e41f0 .concat8 [ 1 1 0 0], L_0x562b8d1e36e0, L_0x562b8d1e3d20;
S_0x562b8bfcd1d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8bfd4820;
 .timescale 0 0;
P_0x562b8c6046a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c047eb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bfcd1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e38e0 .functor OR 1, L_0x562b8d1e3670, L_0x562b8d1e37e0, C4<0>, C4<0>;
v0x562b8c3168c0_0 .net "S", 0 0, L_0x562b8d1e36e0;  1 drivers
v0x562b8c314c50_0 .net "a", 0 0, L_0x562b8d1e39e0;  1 drivers
v0x562b8c312ba0_0 .net "b", 0 0, L_0x562b8d1e3b10;  1 drivers
v0x562b8c312220_0 .net "cin", 0 0, L_0x562b8d1e4290;  alias, 1 drivers
v0x562b8c310470_0 .net "cout", 0 0, L_0x562b8d1e38e0;  alias, 1 drivers
v0x562b8c30faf0_0 .net "cout1", 0 0, L_0x562b8d1e3670;  1 drivers
v0x562b8c30fb90_0 .net "cout2", 0 0, L_0x562b8d1e37e0;  1 drivers
v0x562b8c30dd40_0 .net "s1", 0 0, L_0x562b8d1e3600;  1 drivers
S_0x562b8c20e370 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c047eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e3600 .functor XOR 1, L_0x562b8d1e39e0, L_0x562b8d1e3b10, C4<0>, C4<0>;
L_0x562b8d1e3670 .functor AND 1, L_0x562b8d1e39e0, L_0x562b8d1e3b10, C4<1>, C4<1>;
v0x562b8c319ed0_0 .net "S", 0 0, L_0x562b8d1e3600;  alias, 1 drivers
v0x562b8c319f70_0 .net "a", 0 0, L_0x562b8d1e39e0;  alias, 1 drivers
v0x562b8c319550_0 .net "b", 0 0, L_0x562b8d1e3b10;  alias, 1 drivers
v0x562b8c318660_0 .net "cout", 0 0, L_0x562b8d1e3670;  alias, 1 drivers
S_0x562b8c804ab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c047eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e36e0 .functor XOR 1, L_0x562b8d1e4290, L_0x562b8d1e3600, C4<0>, C4<0>;
L_0x562b8d1e37e0 .functor AND 1, L_0x562b8d1e4290, L_0x562b8d1e3600, C4<1>, C4<1>;
v0x562b8c3182b0_0 .net "S", 0 0, L_0x562b8d1e36e0;  alias, 1 drivers
v0x562b8c318350_0 .net "a", 0 0, L_0x562b8d1e4290;  alias, 1 drivers
v0x562b8c3176e0_0 .net "b", 0 0, L_0x562b8d1e3600;  alias, 1 drivers
v0x562b8c316d60_0 .net "cout", 0 0, L_0x562b8d1e37e0;  alias, 1 drivers
S_0x562b8cd500d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8bfd4820;
 .timescale 0 0;
P_0x562b8c312ca0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cd28dd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd500d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e3e90 .functor OR 1, L_0x562b8d1e3cb0, L_0x562b8d1e3e20, C4<0>, C4<0>;
v0x562b8c30a250_0 .net "S", 0 0, L_0x562b8d1e3d20;  1 drivers
v0x562b8c30a310_0 .net "a", 0 0, L_0x562b8d1e3f00;  1 drivers
v0x562b8c3081a0_0 .net "b", 0 0, L_0x562b8d1e40c0;  1 drivers
v0x562b8c307820_0 .net "cin", 0 0, L_0x562b8d1e38e0;  alias, 1 drivers
v0x562b8c305a70_0 .net "cout", 0 0, L_0x562b8d1e3e90;  alias, 1 drivers
v0x562b8c3050f0_0 .net "cout1", 0 0, L_0x562b8d1e3cb0;  1 drivers
v0x562b8c305190_0 .net "cout2", 0 0, L_0x562b8d1e3e20;  1 drivers
v0x562b8c303340_0 .net "s1", 0 0, L_0x562b8d1e3c40;  1 drivers
S_0x562b8cd266a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd28dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e3c40 .functor XOR 1, L_0x562b8d1e3f00, L_0x562b8d1e40c0, C4<0>, C4<0>;
L_0x562b8d1e3cb0 .functor AND 1, L_0x562b8d1e3f00, L_0x562b8d1e40c0, C4<1>, C4<1>;
v0x562b8c30d3c0_0 .net "S", 0 0, L_0x562b8d1e3c40;  alias, 1 drivers
v0x562b8c30d480_0 .net "a", 0 0, L_0x562b8d1e3f00;  alias, 1 drivers
v0x562b8c30c4d0_0 .net "b", 0 0, L_0x562b8d1e40c0;  alias, 1 drivers
v0x562b8c30c120_0 .net "cout", 0 0, L_0x562b8d1e3cb0;  alias, 1 drivers
S_0x562b8cd23f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd28dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e3d20 .functor XOR 1, L_0x562b8d1e38e0, L_0x562b8d1e3c40, C4<0>, C4<0>;
L_0x562b8d1e3e20 .functor AND 1, L_0x562b8d1e38e0, L_0x562b8d1e3c40, C4<1>, C4<1>;
v0x562b8c30b550_0 .net "S", 0 0, L_0x562b8d1e3d20;  alias, 1 drivers
v0x562b8c30b5f0_0 .net "a", 0 0, L_0x562b8d1e38e0;  alias, 1 drivers
v0x562b8c30ad10_0 .net "b", 0 0, L_0x562b8d1e3c40;  alias, 1 drivers
v0x562b8c30a910_0 .net "cout", 0 0, L_0x562b8d1e3e20;  alias, 1 drivers
S_0x562b8cd21840 .scope module, "ins11" "karatsuba_2" 3 104, 3 73 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d1d12f0 .functor XOR 1, L_0x562b8d1cdd60, L_0x562b8d1cf200, C4<0>, C4<0>;
v0x562b8c2a4190_0 .net "X", 1 0, L_0x562b8d1d7c50;  1 drivers
v0x562b8c2aa7e0_0 .net "Y", 1 0, L_0x562b8d1d7cf0;  1 drivers
v0x562b8c2a4520_0 .net "Z", 3 0, L_0x562b8d1d7950;  alias, 1 drivers
v0x562b8c2aa0b0_0 .net *"_ivl_20", 0 0, L_0x562b8d1d12f0;  1 drivers
L_0x7f38f70df4c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c2aa170_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70df4c0;  1 drivers
L_0x7f38f70df508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2a8030_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70df508;  1 drivers
L_0x7f38f70df550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2a76b0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70df550;  1 drivers
L_0x7f38f70df598 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c2a67c0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70df598;  1 drivers
v0x562b8c2a6410_0 .net "a", 0 0, L_0x562b8d1cd7a0;  1 drivers
v0x562b8c2a64b0_0 .net "a_abs", 0 0, L_0x562b8d1ce650;  1 drivers
v0x562b8c2a5840_0 .net "b", 0 0, L_0x562b8d1cebc0;  1 drivers
v0x562b8c2a58e0_0 .net "b_abs", 0 0, L_0x562b8d1cfaf0;  1 drivers
v0x562b8c2a4ec0_0 .net "c1", 0 0, L_0x562b8d1d2630;  1 drivers
v0x562b8c2a4a20_0 .net "c2", 0 0, L_0x562b8d1d37e0;  1 drivers
v0x562b8c2a4ac0_0 .net "c3", 0 0, L_0x562b8d1d5b00;  1 drivers
v0x562b8c2a1cf0_0 .net "c4", 0 0, L_0x562b8d1d7bc0;  1 drivers
v0x562b8c2a1d90_0 .net "neg_a", 0 0, L_0x562b8d1cdd60;  1 drivers
v0x562b8c2a1370_0 .net "neg_b", 0 0, L_0x562b8d1cf200;  1 drivers
v0x562b8c2a1410_0 .net "temp", 3 0, L_0x562b8d1d59d0;  1 drivers
v0x562b8c2a0c20_0 .net "term1", 3 0, L_0x562b8d1d3870;  1 drivers
v0x562b8c2a0cc0_0 .net "term2", 3 0, L_0x562b8d1d3910;  1 drivers
v0x562b8c2a0330_0 .net "term3", 3 0, L_0x562b8d1d3a50;  1 drivers
v0x562b8c29ff80_0 .net "z0", 1 0, L_0x562b8d1cd190;  1 drivers
v0x562b8c29f3b0_0 .net "z1", 1 0, L_0x562b8d1d3600;  1 drivers
v0x562b8c29f450_0 .net "z1_1", 1 0, L_0x562b8d1d1380;  1 drivers
v0x562b8c29ead0_0 .net "z1_2", 1 0, L_0x562b8d1d2500;  1 drivers
v0x562b8c21ac20_0 .net "z1_3", 1 0, L_0x562b8d1cffb0;  1 drivers
v0x562b8c225e90_0 .net "z1_4", 1 0, L_0x562b8d1d1130;  1 drivers
v0x562b8c21afb0_0 .net "z2", 1 0, L_0x562b8d1cce00;  1 drivers
L_0x562b8d1ccf40 .part L_0x562b8d1d7c50, 1, 1;
L_0x562b8d1cd030 .part L_0x562b8d1d7cf0, 1, 1;
L_0x562b8d1cd2d0 .part L_0x562b8d1d7c50, 0, 1;
L_0x562b8d1cd410 .part L_0x562b8d1d7cf0, 0, 1;
L_0x562b8d1ce6f0 .part L_0x562b8d1d7c50, 0, 1;
L_0x562b8d1ce790 .part L_0x562b8d1d7c50, 1, 1;
L_0x562b8d1cfb90 .part L_0x562b8d1d7cf0, 1, 1;
L_0x562b8d1cfc30 .part L_0x562b8d1d7cf0, 0, 1;
L_0x562b8d1d1380 .functor MUXZ 2, L_0x562b8d1cffb0, L_0x562b8d1d1130, L_0x562b8d1d12f0, C4<>;
L_0x562b8d1d3870 .concat [ 2 2 0 0], L_0x562b8d1cd190, L_0x7f38f70df4c0;
L_0x562b8d1d3910 .concat [ 1 2 1 0], L_0x7f38f70df550, L_0x562b8d1d3600, L_0x7f38f70df508;
L_0x562b8d1d3a50 .concat [ 2 2 0 0], L_0x7f38f70df598, L_0x562b8d1cce00;
S_0x562b8cd1f110 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c7a8ee0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1cdab0 .functor NOT 1, L_0x562b8d1ce790, C4<0>, C4<0>, C4<0>;
L_0x7f38f70df280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1cdc00 .functor BUFZ 1, L_0x7f38f70df280, C4<0>, C4<0>, C4<0>;
L_0x562b8d1cdd60 .functor NOT 1, L_0x562b8d1cdcc0, C4<0>, C4<0>, C4<0>;
v0x562b8c2e0ba0_0 .net "D", 0 0, L_0x562b8d1cd7a0;  alias, 1 drivers
v0x562b8c2e0c60_0 .net *"_ivl_9", 0 0, L_0x562b8d1cdc00;  1 drivers
v0x562b8c2dffd0_0 .net "a", 0 0, L_0x562b8d1ce6f0;  1 drivers
v0x562b8c2df650_0 .net "abs_D", 0 0, L_0x562b8d1ce650;  alias, 1 drivers
v0x562b8c2df1b0_0 .net "b", 0 0, L_0x562b8d1ce790;  1 drivers
v0x562b8c2dd400_0 .net "b_comp", 0 0, L_0x562b8d1cdab0;  1 drivers
v0x562b8c2db2f0_0 .net "carry", 1 0, L_0x562b8d1cdb40;  1 drivers
v0x562b8c2da970_0 .net "cin", 0 0, L_0x7f38f70df280;  1 drivers
v0x562b8c2daa30_0 .net "is_pos", 0 0, L_0x562b8d1cdcc0;  1 drivers
v0x562b8c2d9a80_0 .net "negative", 0 0, L_0x562b8d1cdd60;  alias, 1 drivers
v0x562b8c2d9b40_0 .net "twos", 0 0, L_0x562b8d1ce180;  1 drivers
L_0x562b8d1cd980 .part L_0x562b8d1cdb40, 0, 1;
L_0x562b8d1cdb40 .concat8 [ 1 1 0 0], L_0x562b8d1cdc00, L_0x562b8d1cd910;
L_0x562b8d1cdcc0 .part L_0x562b8d1cdb40, 1, 1;
L_0x562b8d1ce650 .functor MUXZ 1, L_0x562b8d1ce180, L_0x562b8d1cd7a0, L_0x562b8d1cdcc0, C4<>;
S_0x562b8cd1c9e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cd1f110;
 .timescale 0 0;
P_0x562b8c79ad40 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cd1a2b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd1c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1cd910 .functor OR 1, L_0x562b8d1cd5c0, L_0x562b8d1cd8a0, C4<0>, C4<0>;
v0x562b8c2ed1c0_0 .net "S", 0 0, L_0x562b8d1cd7a0;  alias, 1 drivers
v0x562b8c2ed260_0 .net "a", 0 0, L_0x562b8d1ce6f0;  alias, 1 drivers
v0x562b8c2ec840_0 .net "b", 0 0, L_0x562b8d1cdab0;  alias, 1 drivers
v0x562b8c2eb950_0 .net "cin", 0 0, L_0x562b8d1cd980;  1 drivers
v0x562b8c2eb5a0_0 .net "cout", 0 0, L_0x562b8d1cd910;  1 drivers
v0x562b8c2ea9d0_0 .net "cout1", 0 0, L_0x562b8d1cd5c0;  1 drivers
v0x562b8c2eaa70_0 .net "cout2", 0 0, L_0x562b8d1cd8a0;  1 drivers
v0x562b8c2ea190_0 .net "s1", 0 0, L_0x562b8d1cd550;  1 drivers
S_0x562b8cd17b80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd1a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cd550 .functor XOR 1, L_0x562b8d1ce6f0, L_0x562b8d1cdab0, C4<0>, C4<0>;
L_0x562b8d1cd5c0 .functor AND 1, L_0x562b8d1ce6f0, L_0x562b8d1cdab0, C4<1>, C4<1>;
v0x562b8c2f4170_0 .net "S", 0 0, L_0x562b8d1cd550;  alias, 1 drivers
v0x562b8c2f2020_0 .net "a", 0 0, L_0x562b8d1ce6f0;  alias, 1 drivers
v0x562b8c2f20c0_0 .net "b", 0 0, L_0x562b8d1cdab0;  alias, 1 drivers
v0x562b8c2f16a0_0 .net "cout", 0 0, L_0x562b8d1cd5c0;  alias, 1 drivers
S_0x562b8cd15450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd1a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cd7a0 .functor XOR 1, L_0x562b8d1cd980, L_0x562b8d1cd550, C4<0>, C4<0>;
L_0x562b8d1cd8a0 .functor AND 1, L_0x562b8d1cd980, L_0x562b8d1cd550, C4<1>, C4<1>;
v0x562b8c2ef8f0_0 .net "S", 0 0, L_0x562b8d1cd7a0;  alias, 1 drivers
v0x562b8c2ef9b0_0 .net "a", 0 0, L_0x562b8d1cd980;  alias, 1 drivers
v0x562b8c2eef70_0 .net "b", 0 0, L_0x562b8d1cd550;  alias, 1 drivers
v0x562b8c2ef010_0 .net "cout", 0 0, L_0x562b8d1cd8a0;  alias, 1 drivers
S_0x562b8cd12d20 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cd1f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c7381f0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1cde70 .functor NOT 1, L_0x562b8d1cd7a0, C4<0>, C4<0>, C4<0>;
v0x562b8c2e1e40_0 .net "cout", 0 0, L_0x562b8d1ce520;  1 drivers
v0x562b8c2e1f00_0 .net "i", 0 0, L_0x562b8d1cd7a0;  alias, 1 drivers
v0x562b8c2e0f50_0 .net "o", 0 0, L_0x562b8d1ce180;  alias, 1 drivers
v0x562b8c2e0ff0_0 .net "temp2", 0 0, L_0x562b8d1cde70;  1 drivers
S_0x562b8cd105f0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cd12d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c700cc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70df238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ce490 .functor BUFZ 1, L_0x7f38f70df238, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ce520 .functor BUFZ 1, L_0x562b8d1ce3e0, C4<0>, C4<0>, C4<0>;
v0x562b8c2e7620_0 .net "S", 0 0, L_0x562b8d1ce180;  alias, 1 drivers
v0x562b8c2e6ca0_0 .net "a", 0 0, L_0x562b8d1cde70;  alias, 1 drivers
L_0x7f38f70df1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2e4ef0_0 .net "b", 0 0, L_0x7f38f70df1f0;  1 drivers
v0x562b8c2e4f90 .array "carry", 0 1;
v0x562b8c2e4f90_0 .net v0x562b8c2e4f90 0, 0 0, L_0x562b8d1ce490; 1 drivers
v0x562b8c2e4f90_1 .net v0x562b8c2e4f90 1, 0 0, L_0x562b8d1ce3e0; 1 drivers
v0x562b8c2e4570_0 .net "cin", 0 0, L_0x7f38f70df238;  1 drivers
v0x562b8c2e27c0_0 .net "cout", 0 0, L_0x562b8d1ce520;  alias, 1 drivers
S_0x562b8cd0dec0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd105f0;
 .timescale 0 0;
P_0x562b8c72c2f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cd0b790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd0dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ce3e0 .functor OR 1, L_0x562b8d1ce060, L_0x562b8d1ce2c0, C4<0>, C4<0>;
v0x562b8c2cd360_0 .net "S", 0 0, L_0x562b8d1ce180;  alias, 1 drivers
v0x562b8c2cd420_0 .net "a", 0 0, L_0x562b8d1cde70;  alias, 1 drivers
v0x562b8c2ccfb0_0 .net "b", 0 0, L_0x7f38f70df1f0;  alias, 1 drivers
v0x562b8c2cc3e0_0 .net "cin", 0 0, L_0x562b8d1ce490;  alias, 1 drivers
v0x562b8c2cba60_0 .net "cout", 0 0, L_0x562b8d1ce3e0;  alias, 1 drivers
v0x562b8c2cb5c0_0 .net "cout1", 0 0, L_0x562b8d1ce060;  1 drivers
v0x562b8c2cb660_0 .net "cout2", 0 0, L_0x562b8d1ce2c0;  1 drivers
v0x562b8c2e96d0_0 .net "s1", 0 0, L_0x562b8d1cdfb0;  1 drivers
S_0x562b8cd09060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd0b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cdfb0 .functor XOR 1, L_0x562b8d1cde70, L_0x7f38f70df1f0, C4<0>, C4<0>;
L_0x562b8d1ce060 .functor AND 1, L_0x562b8d1cde70, L_0x7f38f70df1f0, C4<1>, C4<1>;
v0x562b8c2e9d90_0 .net "S", 0 0, L_0x562b8d1cdfb0;  alias, 1 drivers
v0x562b8c2e9e30_0 .net "a", 0 0, L_0x562b8d1cde70;  alias, 1 drivers
v0x562b8c2d1410_0 .net "b", 0 0, L_0x7f38f70df1f0;  alias, 1 drivers
v0x562b8c2d14b0_0 .net "cout", 0 0, L_0x562b8d1ce060;  alias, 1 drivers
S_0x562b8cd06930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd0b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ce180 .functor XOR 1, L_0x562b8d1ce490, L_0x562b8d1cdfb0, C4<0>, C4<0>;
L_0x562b8d1ce2c0 .functor AND 1, L_0x562b8d1ce490, L_0x562b8d1cdfb0, C4<1>, C4<1>;
v0x562b8c2d0ce0_0 .net "S", 0 0, L_0x562b8d1ce180;  alias, 1 drivers
v0x562b8c2d0da0_0 .net "a", 0 0, L_0x562b8d1ce490;  alias, 1 drivers
v0x562b8c2cebd0_0 .net "b", 0 0, L_0x562b8d1cdfb0;  alias, 1 drivers
v0x562b8c2ce250_0 .net "cout", 0 0, L_0x562b8d1ce2c0;  alias, 1 drivers
S_0x562b8cc626c0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1ccd90 .functor AND 1, L_0x562b8d1ccf40, L_0x562b8d1cd030, C4<1>, C4<1>;
v0x562b8c2d96d0_0 .net "X", 0 0, L_0x562b8d1ccf40;  1 drivers
v0x562b8c2d8b00_0 .net "Y", 0 0, L_0x562b8d1cd030;  1 drivers
v0x562b8c2d8bc0_0 .net "Z", 1 0, L_0x562b8d1cce00;  alias, 1 drivers
L_0x7f38f70df160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2d8180_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70df160;  1 drivers
v0x562b8c2d7d80_0 .net "z", 0 0, L_0x562b8d1ccd90;  1 drivers
L_0x562b8d1cce00 .concat [ 1 1 0 0], L_0x562b8d1ccd90, L_0x7f38f70df160;
S_0x562b8cc5ff90 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1cd120 .functor AND 1, L_0x562b8d1cd2d0, L_0x562b8d1cd410, C4<1>, C4<1>;
v0x562b8c2d76c0_0 .net "X", 0 0, L_0x562b8d1cd2d0;  1 drivers
v0x562b8c2d7760_0 .net "Y", 0 0, L_0x562b8d1cd410;  1 drivers
v0x562b8c2d55b0_0 .net "Z", 1 0, L_0x562b8d1cd190;  alias, 1 drivers
L_0x7f38f70df1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2d5650_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70df1a8;  1 drivers
v0x562b8c2d4c30_0 .net "z", 0 0, L_0x562b8d1cd120;  1 drivers
L_0x562b8d1cd190 .concat [ 1 1 0 0], L_0x562b8d1cd120, L_0x7f38f70df1a8;
S_0x562b8cc5d860 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c6f5240 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1cef50 .functor NOT 1, L_0x562b8d1cfc30, C4<0>, C4<0>, C4<0>;
L_0x7f38f70df358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1cf0a0 .functor BUFZ 1, L_0x7f38f70df358, C4<0>, C4<0>, C4<0>;
L_0x562b8d1cf200 .functor NOT 1, L_0x562b8d1cf160, C4<0>, C4<0>, C4<0>;
v0x562b8c2bbd90_0 .net "D", 0 0, L_0x562b8d1cebc0;  alias, 1 drivers
v0x562b8c2bbe50_0 .net *"_ivl_9", 0 0, L_0x562b8d1cf0a0;  1 drivers
v0x562b8c2b16e0_0 .net "a", 0 0, L_0x562b8d1cfb90;  1 drivers
v0x562b8c2b7d30_0 .net "abs_D", 0 0, L_0x562b8d1cfaf0;  alias, 1 drivers
v0x562b8c2b1a70_0 .net "b", 0 0, L_0x562b8d1cfc30;  1 drivers
v0x562b8c2b7600_0 .net "b_comp", 0 0, L_0x562b8d1cef50;  1 drivers
v0x562b8c2b5580_0 .net "carry", 1 0, L_0x562b8d1cefe0;  1 drivers
v0x562b8c2b4c00_0 .net "cin", 0 0, L_0x7f38f70df358;  1 drivers
v0x562b8c2b4cc0_0 .net "is_pos", 0 0, L_0x562b8d1cf160;  1 drivers
v0x562b8c2b3d10_0 .net "negative", 0 0, L_0x562b8d1cf200;  alias, 1 drivers
v0x562b8c2b3dd0_0 .net "twos", 0 0, L_0x562b8d1cf620;  1 drivers
L_0x562b8d1cee20 .part L_0x562b8d1cefe0, 0, 1;
L_0x562b8d1cefe0 .concat8 [ 1 1 0 0], L_0x562b8d1cf0a0, L_0x562b8d1ced90;
L_0x562b8d1cf160 .part L_0x562b8d1cefe0, 1, 1;
L_0x562b8d1cfaf0 .functor MUXZ 1, L_0x562b8d1cf620, L_0x562b8d1cebc0, L_0x562b8d1cf160, C4<>;
S_0x562b8cc5b130 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cc5d860;
 .timescale 0 0;
P_0x562b8c6ff8e0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cc58a00 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cc5b130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ced90 .functor OR 1, L_0x562b8d1ce9c0, L_0x562b8d1ced00, C4<0>, C4<0>;
v0x562b8c2cacd0_0 .net "S", 0 0, L_0x562b8d1cebc0;  alias, 1 drivers
v0x562b8c2cad90_0 .net "a", 0 0, L_0x562b8d1cfb90;  alias, 1 drivers
v0x562b8c2c5b30_0 .net "b", 0 0, L_0x562b8d1cef50;  alias, 1 drivers
v0x562b8c2c9170_0 .net "cin", 0 0, L_0x562b8d1cee20;  1 drivers
v0x562b8c2c5ec0_0 .net "cout", 0 0, L_0x562b8d1ced90;  1 drivers
v0x562b8c2c89a0_0 .net "cout1", 0 0, L_0x562b8d1ce9c0;  1 drivers
v0x562b8c2c8a40_0 .net "cout2", 0 0, L_0x562b8d1ced00;  1 drivers
v0x562b8c2c7280_0 .net "s1", 0 0, L_0x562b8d1ce910;  1 drivers
S_0x562b8cc562d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc58a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ce910 .functor XOR 1, L_0x562b8d1cfb90, L_0x562b8d1cef50, C4<0>, C4<0>;
L_0x562b8d1ce9c0 .functor AND 1, L_0x562b8d1cfb90, L_0x562b8d1cef50, C4<1>, C4<1>;
v0x562b8c2d3de0_0 .net "S", 0 0, L_0x562b8d1ce910;  alias, 1 drivers
v0x562b8c2d3990_0 .net "a", 0 0, L_0x562b8d1cfb90;  alias, 1 drivers
v0x562b8c2d3a30_0 .net "b", 0 0, L_0x562b8d1cef50;  alias, 1 drivers
v0x562b8c2d2dc0_0 .net "cout", 0 0, L_0x562b8d1ce9c0;  alias, 1 drivers
S_0x562b8cc53ba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc58a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cebc0 .functor XOR 1, L_0x562b8d1cee20, L_0x562b8d1ce910, C4<0>, C4<0>;
L_0x562b8d1ced00 .functor AND 1, L_0x562b8d1cee20, L_0x562b8d1ce910, C4<1>, C4<1>;
v0x562b8c2d2e80_0 .net "S", 0 0, L_0x562b8d1cebc0;  alias, 1 drivers
v0x562b8c2d2440_0 .net "a", 0 0, L_0x562b8d1cee20;  alias, 1 drivers
v0x562b8c2d2500_0 .net "b", 0 0, L_0x562b8d1ce910;  alias, 1 drivers
v0x562b8c2d1fa0_0 .net "cout", 0 0, L_0x562b8d1ced00;  alias, 1 drivers
S_0x562b8cc51470 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cc5d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c6d8b70 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1cf310 .functor NOT 1, L_0x562b8d1cebc0, C4<0>, C4<0>, C4<0>;
v0x562b8c2bd3d0_0 .net "cout", 0 0, L_0x562b8d1cf9c0;  1 drivers
v0x562b8c2bd490_0 .net "i", 0 0, L_0x562b8d1cebc0;  alias, 1 drivers
v0x562b8c2bc710_0 .net "o", 0 0, L_0x562b8d1cf620;  alias, 1 drivers
v0x562b8c2bc7b0_0 .net "temp2", 0 0, L_0x562b8d1cf310;  1 drivers
S_0x562b8cc4ed40 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cc51470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6ea9c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70df310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1cf930 .functor BUFZ 1, L_0x7f38f70df310, C4<0>, C4<0>, C4<0>;
L_0x562b8d1cf9c0 .functor BUFZ 1, L_0x562b8d1cf880, C4<0>, C4<0>, C4<0>;
v0x562b8c2be870_0 .net "S", 0 0, L_0x562b8d1cf620;  alias, 1 drivers
v0x562b8c2c1350_0 .net "a", 0 0, L_0x562b8d1cf310;  alias, 1 drivers
L_0x7f38f70df2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2bfc30_0 .net "b", 0 0, L_0x7f38f70df2c8;  1 drivers
v0x562b8c2bfcd0 .array "carry", 0 1;
v0x562b8c2bfcd0_0 .net v0x562b8c2bfcd0 0, 0 0, L_0x562b8d1cf930; 1 drivers
v0x562b8c2bfcd0_1 .net v0x562b8c2bfcd0 1, 0 0, L_0x562b8d1cf880; 1 drivers
v0x562b8c2bf2b0_0 .net "cin", 0 0, L_0x7f38f70df310;  1 drivers
v0x562b8c2bee10_0 .net "cout", 0 0, L_0x562b8d1cf9c0;  alias, 1 drivers
S_0x562b8cc4c610 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc4ed40;
 .timescale 0 0;
P_0x562b8c6e0440 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc49ee0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc4c610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1cf880 .functor OR 1, L_0x562b8d1cf500, L_0x562b8d1cf760, C4<0>, C4<0>;
v0x562b8c2c2f40_0 .net "S", 0 0, L_0x562b8d1cf620;  alias, 1 drivers
v0x562b8c2c3000_0 .net "a", 0 0, L_0x562b8d1cf310;  alias, 1 drivers
v0x562b8c2baba0_0 .net "b", 0 0, L_0x7f38f70df2c8;  alias, 1 drivers
v0x562b8c2b97d0_0 .net "cin", 0 0, L_0x562b8d1cf930;  alias, 1 drivers
v0x562b8c2b8fc0_0 .net "cout", 0 0, L_0x562b8d1cf880;  alias, 1 drivers
v0x562b8c2be4e0_0 .net "cout1", 0 0, L_0x562b8d1cf500;  1 drivers
v0x562b8c2be580_0 .net "cout2", 0 0, L_0x562b8d1cf760;  1 drivers
v0x562b8c2c1b20_0 .net "s1", 0 0, L_0x562b8d1cf450;  1 drivers
S_0x562b8cc477b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc49ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cf450 .functor XOR 1, L_0x562b8d1cf310, L_0x7f38f70df2c8, C4<0>, C4<0>;
L_0x562b8d1cf500 .functor AND 1, L_0x562b8d1cf310, L_0x7f38f70df2c8, C4<1>, C4<1>;
v0x562b8c2c6900_0 .net "S", 0 0, L_0x562b8d1cf450;  alias, 1 drivers
v0x562b8c2c69a0_0 .net "a", 0 0, L_0x562b8d1cf310;  alias, 1 drivers
v0x562b8c2c6460_0 .net "b", 0 0, L_0x7f38f70df2c8;  alias, 1 drivers
v0x562b8c2c6500_0 .net "cout", 0 0, L_0x562b8d1cf500;  alias, 1 drivers
S_0x562b8cc45080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc49ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1cf620 .functor XOR 1, L_0x562b8d1cf930, L_0x562b8d1cf450, C4<0>, C4<0>;
L_0x562b8d1cf760 .functor AND 1, L_0x562b8d1cf930, L_0x562b8d1cf450, C4<1>, C4<1>;
v0x562b8c2c4a20_0 .net "S", 0 0, L_0x562b8d1cf620;  alias, 1 drivers
v0x562b8c2c4ac0_0 .net "a", 0 0, L_0x562b8d1cf930;  alias, 1 drivers
v0x562b8c2c3d60_0 .net "b", 0 0, L_0x562b8d1cf450;  alias, 1 drivers
v0x562b8c2c33e0_0 .net "cout", 0 0, L_0x562b8d1cf760;  alias, 1 drivers
S_0x562b8cc42950 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1cfe00 .functor AND 1, L_0x562b8d1ce650, L_0x562b8d1cfaf0, C4<1>, C4<1>;
v0x562b8c2b3960_0 .net "X", 0 0, L_0x562b8d1ce650;  alias, 1 drivers
v0x562b8c2b3a20_0 .net "Y", 0 0, L_0x562b8d1cfaf0;  alias, 1 drivers
v0x562b8c2b2d90_0 .net "Z", 1 0, L_0x562b8d1cffb0;  alias, 1 drivers
L_0x7f38f70df3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2b2e30_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70df3a0;  1 drivers
v0x562b8c2b2410_0 .net "z", 0 0, L_0x562b8d1cfe00;  1 drivers
L_0x562b8d1cffb0 .concat [ 1 1 0 0], L_0x562b8d1cfe00, L_0x7f38f70df3a0;
S_0x562b8cc40220 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6c2e10 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70df478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d25a0 .functor BUFZ 1, L_0x7f38f70df478, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d2630 .functor BUFZ 1, L_0x562b8d1d21f0, C4<0>, C4<0>, C4<0>;
v0x562b8c29b1c0_0 .net "S", 1 0, L_0x562b8d1d2500;  alias, 1 drivers
v0x562b8c29b280_0 .net "a", 1 0, L_0x562b8d1cd190;  alias, 1 drivers
v0x562b8c299410_0 .net "b", 1 0, L_0x562b8d1cce00;  alias, 1 drivers
v0x562b8c298a90 .array "carry", 0 2;
v0x562b8c298a90_0 .net v0x562b8c298a90 0, 0 0, L_0x562b8d1d25a0; 1 drivers
v0x562b8c298a90_1 .net v0x562b8c298a90 1, 0 0, L_0x562b8d1d1a00; 1 drivers
v0x562b8c298a90_2 .net v0x562b8c298a90 2, 0 0, L_0x562b8d1d21f0; 1 drivers
v0x562b8c296ce0_0 .net "cin", 0 0, L_0x7f38f70df478;  1 drivers
v0x562b8c296360_0 .net "cout", 0 0, L_0x562b8d1d2630;  alias, 1 drivers
L_0x562b8d1d1b40 .part L_0x562b8d1cd190, 0, 1;
L_0x562b8d1d1d20 .part L_0x562b8d1cce00, 0, 1;
L_0x562b8d1d22a0 .part L_0x562b8d1cd190, 1, 1;
L_0x562b8d1d23d0 .part L_0x562b8d1cce00, 1, 1;
L_0x562b8d1d2500 .concat8 [ 1 1 0 0], L_0x562b8d1d1750, L_0x562b8d1d2020;
S_0x562b8cd023b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc40220;
 .timescale 0 0;
P_0x562b8c6b9980 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ccdb0b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd023b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d1a00 .functor OR 1, L_0x562b8d1d1670, L_0x562b8d1d18e0, C4<0>, C4<0>;
v0x562b8c2ad880_0 .net "S", 0 0, L_0x562b8d1d1750;  1 drivers
v0x562b8c2ad940_0 .net "a", 0 0, L_0x562b8d1d1b40;  1 drivers
v0x562b8c2ad4d0_0 .net "b", 0 0, L_0x562b8d1d1d20;  1 drivers
v0x562b8c2ac900_0 .net "cin", 0 0, L_0x562b8d1d25a0;  alias, 1 drivers
v0x562b8c2abf80_0 .net "cout", 0 0, L_0x562b8d1d1a00;  alias, 1 drivers
v0x562b8c2abae0_0 .net "cout1", 0 0, L_0x562b8d1d1670;  1 drivers
v0x562b8c2abb80_0 .net "cout2", 0 0, L_0x562b8d1d18e0;  1 drivers
v0x562b8c26c110_0 .net "s1", 0 0, L_0x562b8d1d1570;  1 drivers
S_0x562b8ccd8980 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccdb0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d1570 .functor XOR 1, L_0x562b8d1d1b40, L_0x562b8d1d1d20, C4<0>, C4<0>;
L_0x562b8d1d1670 .functor AND 1, L_0x562b8d1d1b40, L_0x562b8d1d1d20, C4<1>, C4<1>;
v0x562b8c2b1f70_0 .net "S", 0 0, L_0x562b8d1d1570;  alias, 1 drivers
v0x562b8c2b2010_0 .net "a", 0 0, L_0x562b8d1d1b40;  alias, 1 drivers
v0x562b8c2af240_0 .net "b", 0 0, L_0x562b8d1d1d20;  alias, 1 drivers
v0x562b8c2af2e0_0 .net "cout", 0 0, L_0x562b8d1d1670;  alias, 1 drivers
S_0x562b8ccd6250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccdb0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d1750 .functor XOR 1, L_0x562b8d1d25a0, L_0x562b8d1d1570, C4<0>, C4<0>;
L_0x562b8d1d18e0 .functor AND 1, L_0x562b8d1d25a0, L_0x562b8d1d1570, C4<1>, C4<1>;
v0x562b8c2ae8c0_0 .net "S", 0 0, L_0x562b8d1d1750;  alias, 1 drivers
v0x562b8c2ae960_0 .net "a", 0 0, L_0x562b8d1d25a0;  alias, 1 drivers
v0x562b8c2ae170_0 .net "b", 0 0, L_0x562b8d1d1570;  alias, 1 drivers
v0x562b8c2ae210_0 .net "cout", 0 0, L_0x562b8d1d18e0;  alias, 1 drivers
S_0x562b8ccd3b20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cc40220;
 .timescale 0 0;
P_0x562b8c695ed0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ccd13f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccd3b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d21f0 .functor OR 1, L_0x562b8d1d1f90, L_0x562b8d1d2160, C4<0>, C4<0>;
v0x562b8c281540_0 .net "S", 0 0, L_0x562b8d1d2020;  1 drivers
v0x562b8c281600_0 .net "a", 0 0, L_0x562b8d1d22a0;  1 drivers
v0x562b8c273760_0 .net "b", 0 0, L_0x562b8d1d23d0;  1 drivers
v0x562b8c2638e0_0 .net "cin", 0 0, L_0x562b8d1d1a00;  alias, 1 drivers
v0x562b8c263980_0 .net "cout", 0 0, L_0x562b8d1d21f0;  alias, 1 drivers
v0x562b8c29dbf0_0 .net "cout1", 0 0, L_0x562b8d1d1f90;  1 drivers
v0x562b8c29dc90_0 .net "cout2", 0 0, L_0x562b8d1d2160;  1 drivers
v0x562b8c29bb40_0 .net "s1", 0 0, L_0x562b8d1d1ee0;  1 drivers
S_0x562b8cccecc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccd13f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d1ee0 .functor XOR 1, L_0x562b8d1d22a0, L_0x562b8d1d23d0, C4<0>, C4<0>;
L_0x562b8d1d1f90 .functor AND 1, L_0x562b8d1d22a0, L_0x562b8d1d23d0, C4<1>, C4<1>;
v0x562b8c2651b0_0 .net "S", 0 0, L_0x562b8d1d1ee0;  alias, 1 drivers
v0x562b8c265250_0 .net "a", 0 0, L_0x562b8d1d22a0;  alias, 1 drivers
v0x562b8c264dd0_0 .net "b", 0 0, L_0x562b8d1d23d0;  alias, 1 drivers
v0x562b8c264e70_0 .net "cout", 0 0, L_0x562b8d1d1f90;  alias, 1 drivers
S_0x562b8cccc590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccd13f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d2020 .functor XOR 1, L_0x562b8d1d1a00, L_0x562b8d1d1ee0, C4<0>, C4<0>;
L_0x562b8d1d2160 .functor AND 1, L_0x562b8d1d1a00, L_0x562b8d1d1ee0, C4<1>, C4<1>;
v0x562b8c293550_0 .net "S", 0 0, L_0x562b8d1d2020;  alias, 1 drivers
v0x562b8c293610_0 .net "a", 0 0, L_0x562b8d1d1a00;  alias, 1 drivers
v0x562b8c288730_0 .net "b", 0 0, L_0x562b8d1d1ee0;  alias, 1 drivers
v0x562b8c2874f0_0 .net "cout", 0 0, L_0x562b8d1d2160;  alias, 1 drivers
S_0x562b8ccc9e60 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c689070 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d1d36a0 .functor BUFZ 1, L_0x562b8d1d2630, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d37e0 .functor BUFZ 1, L_0x562b8d1d3260, C4<0>, C4<0>, C4<0>;
v0x562b8c28a6c0_0 .net "S", 1 0, L_0x562b8d1d3600;  alias, 1 drivers
v0x562b8c28a780_0 .net "a", 1 0, L_0x562b8d1d2500;  alias, 1 drivers
v0x562b8c289af0_0 .net "b", 1 0, L_0x562b8d1d1380;  alias, 1 drivers
v0x562b8c289170 .array "carry", 0 2;
v0x562b8c289170_0 .net v0x562b8c289170 0, 0 0, L_0x562b8d1d36a0; 1 drivers
v0x562b8c289170_1 .net v0x562b8c289170 1, 0 0, L_0x562b8d1d2b00; 1 drivers
v0x562b8c289170_2 .net v0x562b8c289170 2, 0 0, L_0x562b8d1d3260; 1 drivers
v0x562b8c288cd0_0 .net "cin", 0 0, L_0x562b8d1d2630;  alias, 1 drivers
v0x562b8c286f20_0 .net "cout", 0 0, L_0x562b8d1d37e0;  alias, 1 drivers
L_0x562b8d1d2c40 .part L_0x562b8d1d2500, 0, 1;
L_0x562b8d1d2e20 .part L_0x562b8d1d1380, 0, 1;
L_0x562b8d1d3310 .part L_0x562b8d1d2500, 1, 1;
L_0x562b8d1d3440 .part L_0x562b8d1d1380, 1, 1;
L_0x562b8d1d3600 .concat8 [ 1 1 0 0], L_0x562b8d1d2850, L_0x562b8d1d3090;
S_0x562b8ccc7730 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ccc9e60;
 .timescale 0 0;
P_0x562b8c678270 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ccc5000 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccc7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d2b00 .functor OR 1, L_0x562b8d1d2770, L_0x562b8d1d29e0, C4<0>, C4<0>;
v0x562b8c27af30_0 .net "S", 0 0, L_0x562b8d1d2850;  1 drivers
v0x562b8c27aff0_0 .net "a", 0 0, L_0x562b8d1d2c40;  1 drivers
v0x562b8c27a800_0 .net "b", 0 0, L_0x562b8d1d2e20;  1 drivers
v0x562b8c2786f0_0 .net "cin", 0 0, L_0x562b8d1d36a0;  alias, 1 drivers
v0x562b8c277d70_0 .net "cout", 0 0, L_0x562b8d1d2b00;  alias, 1 drivers
v0x562b8c276e80_0 .net "cout1", 0 0, L_0x562b8d1d2770;  1 drivers
v0x562b8c276f20_0 .net "cout2", 0 0, L_0x562b8d1d29e0;  1 drivers
v0x562b8c276ad0_0 .net "s1", 0 0, L_0x562b8d1d26c0;  1 drivers
S_0x562b8ccc28d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccc5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d26c0 .functor XOR 1, L_0x562b8d1d2c40, L_0x562b8d1d2e20, C4<0>, C4<0>;
L_0x562b8d1d2770 .functor AND 1, L_0x562b8d1d2c40, L_0x562b8d1d2e20, C4<1>, C4<1>;
v0x562b8c295470_0 .net "S", 0 0, L_0x562b8d1d26c0;  alias, 1 drivers
v0x562b8c295510_0 .net "a", 0 0, L_0x562b8d1d2c40;  alias, 1 drivers
v0x562b8c2950c0_0 .net "b", 0 0, L_0x562b8d1d2e20;  alias, 1 drivers
v0x562b8c295160_0 .net "cout", 0 0, L_0x562b8d1d2770;  alias, 1 drivers
S_0x562b8ccc01a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccc5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d2850 .functor XOR 1, L_0x562b8d1d36a0, L_0x562b8d1d26c0, C4<0>, C4<0>;
L_0x562b8d1d29e0 .functor AND 1, L_0x562b8d1d36a0, L_0x562b8d1d26c0, C4<1>, C4<1>;
v0x562b8c2944f0_0 .net "S", 0 0, L_0x562b8d1d2850;  alias, 1 drivers
v0x562b8c294590_0 .net "a", 0 0, L_0x562b8d1d36a0;  alias, 1 drivers
v0x562b8c293cb0_0 .net "b", 0 0, L_0x562b8d1d26c0;  alias, 1 drivers
v0x562b8c2938b0_0 .net "cout", 0 0, L_0x562b8d1d29e0;  alias, 1 drivers
S_0x562b8ccbda70 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ccc9e60;
 .timescale 0 0;
P_0x562b8c6452f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ccbb340 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccbda70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d3260 .functor OR 1, L_0x562b8d1d3000, L_0x562b8d1d31d0, C4<0>, C4<0>;
v0x562b8c28ea10_0 .net "S", 0 0, L_0x562b8d1d3090;  1 drivers
v0x562b8c28ead0_0 .net "a", 0 0, L_0x562b8d1d3310;  1 drivers
v0x562b8c28e090_0 .net "b", 0 0, L_0x562b8d1d3440;  1 drivers
v0x562b8c28c2e0_0 .net "cin", 0 0, L_0x562b8d1d2b00;  alias, 1 drivers
v0x562b8c28c380_0 .net "cout", 0 0, L_0x562b8d1d3260;  alias, 1 drivers
v0x562b8c28b960_0 .net "cout1", 0 0, L_0x562b8d1d3000;  1 drivers
v0x562b8c28ba00_0 .net "cout2", 0 0, L_0x562b8d1d31d0;  1 drivers
v0x562b8c28aa70_0 .net "s1", 0 0, L_0x562b8d1d2f50;  1 drivers
S_0x562b8ccb8c10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccbb340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d2f50 .functor XOR 1, L_0x562b8d1d3310, L_0x562b8d1d3440, C4<0>, C4<0>;
L_0x562b8d1d3000 .functor AND 1, L_0x562b8d1d3310, L_0x562b8d1d3440, C4<1>, C4<1>;
v0x562b8c275f00_0 .net "S", 0 0, L_0x562b8d1d2f50;  alias, 1 drivers
v0x562b8c275fa0_0 .net "a", 0 0, L_0x562b8d1d3310;  alias, 1 drivers
v0x562b8c275580_0 .net "b", 0 0, L_0x562b8d1d3440;  alias, 1 drivers
v0x562b8c275620_0 .net "cout", 0 0, L_0x562b8d1d3000;  alias, 1 drivers
S_0x562b8ccb20f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccbb340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d3090 .functor XOR 1, L_0x562b8d1d2b00, L_0x562b8d1d2f50, C4<0>, C4<0>;
L_0x562b8d1d31d0 .functor AND 1, L_0x562b8d1d2b00, L_0x562b8d1d2f50, C4<1>, C4<1>;
v0x562b8c2750e0_0 .net "S", 0 0, L_0x562b8d1d3090;  alias, 1 drivers
v0x562b8c2751a0_0 .net "a", 0 0, L_0x562b8d1d2b00;  alias, 1 drivers
v0x562b8c291140_0 .net "b", 0 0, L_0x562b8d1d2f50;  alias, 1 drivers
v0x562b8c2907c0_0 .net "cout", 0 0, L_0x562b8d1d31d0;  alias, 1 drivers
S_0x562b8ccaf9c0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c63d5f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70df5e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d5a70 .functor BUFZ 1, L_0x7f38f70df5e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d5b00 .functor BUFZ 1, L_0x562b8d1d5620, C4<0>, C4<0>, C4<0>;
v0x562b8c257ab0_0 .net "S", 3 0, L_0x562b8d1d59d0;  alias, 1 drivers
v0x562b8c24cc90_0 .net "a", 3 0, L_0x562b8d1d3870;  alias, 1 drivers
v0x562b8c24ba50_0 .net "b", 3 0, L_0x562b8d1d3910;  alias, 1 drivers
v0x562b8c24bb10 .array "carry", 0 4;
v0x562b8c24bb10_0 .net v0x562b8c24bb10 0, 0 0, L_0x562b8d1d5a70; 1 drivers
v0x562b8c24bb10_1 .net v0x562b8c24bb10 1, 0 0, L_0x562b8d1d40a0; 1 drivers
v0x562b8c24bb10_2 .net v0x562b8c24bb10 2, 0 0, L_0x562b8d1d47c0; 1 drivers
v0x562b8c24bb10_3 .net v0x562b8c24bb10 3, 0 0, L_0x562b8d1d4f70; 1 drivers
v0x562b8c24bb10_4 .net v0x562b8c24bb10 4, 0 0, L_0x562b8d1d5620; 1 drivers
v0x562b8c245aa0_0 .net "cin", 0 0, L_0x7f38f70df5e0;  1 drivers
v0x562b8c237cc0_0 .net "cout", 0 0, L_0x562b8d1d5b00;  alias, 1 drivers
L_0x562b8d1d41e0 .part L_0x562b8d1d3870, 0, 1;
L_0x562b8d1d4330 .part L_0x562b8d1d3910, 0, 1;
L_0x562b8d1d4900 .part L_0x562b8d1d3870, 1, 1;
L_0x562b8d1d4ac0 .part L_0x562b8d1d3910, 1, 1;
L_0x562b8d1d50b0 .part L_0x562b8d1d3870, 2, 1;
L_0x562b8d1d51e0 .part L_0x562b8d1d3910, 2, 1;
L_0x562b8d1d5720 .part L_0x562b8d1d3870, 3, 1;
L_0x562b8d1d5850 .part L_0x562b8d1d3910, 3, 1;
L_0x562b8d1d59d0 .concat8 [ 1 1 1 1], L_0x562b8d1d3df0, L_0x562b8d1d45a0, L_0x562b8d1d4da0, L_0x562b8d1d5450;
S_0x562b8ccad290 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ccaf9c0;
 .timescale 0 0;
P_0x562b8c637d70 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ccaab60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccad290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d40a0 .functor OR 1, L_0x562b8d1d3d10, L_0x562b8d1d3f80, C4<0>, C4<0>;
v0x562b8c281ca0_0 .net "S", 0 0, L_0x562b8d1d3df0;  1 drivers
v0x562b8c281d60_0 .net "a", 0 0, L_0x562b8d1d41e0;  1 drivers
v0x562b8c2818a0_0 .net "b", 0 0, L_0x562b8d1d4330;  1 drivers
v0x562b8c2811e0_0 .net "cin", 0 0, L_0x562b8d1d5a70;  alias, 1 drivers
v0x562b8c27f0d0_0 .net "cout", 0 0, L_0x562b8d1d40a0;  alias, 1 drivers
v0x562b8c27e750_0 .net "cout1", 0 0, L_0x562b8d1d3d10;  1 drivers
v0x562b8c27e7f0_0 .net "cout2", 0 0, L_0x562b8d1d3f80;  1 drivers
v0x562b8c27d860_0 .net "s1", 0 0, L_0x562b8d1d3c00;  1 drivers
S_0x562b8cca8430 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccaab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d3c00 .functor XOR 1, L_0x562b8d1d41e0, L_0x562b8d1d4330, C4<0>, C4<0>;
L_0x562b8d1d3d10 .functor AND 1, L_0x562b8d1d41e0, L_0x562b8d1d4330, C4<1>, C4<1>;
v0x562b8c284e10_0 .net "S", 0 0, L_0x562b8d1d3c00;  alias, 1 drivers
v0x562b8c284eb0_0 .net "a", 0 0, L_0x562b8d1d41e0;  alias, 1 drivers
v0x562b8c284490_0 .net "b", 0 0, L_0x562b8d1d4330;  alias, 1 drivers
v0x562b8c284530_0 .net "cout", 0 0, L_0x562b8d1d3d10;  alias, 1 drivers
S_0x562b8cca5d00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccaab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d3df0 .functor XOR 1, L_0x562b8d1d5a70, L_0x562b8d1d3c00, C4<0>, C4<0>;
L_0x562b8d1d3f80 .functor AND 1, L_0x562b8d1d5a70, L_0x562b8d1d3c00, C4<1>, C4<1>;
v0x562b8c2835a0_0 .net "S", 0 0, L_0x562b8d1d3df0;  alias, 1 drivers
v0x562b8c283640_0 .net "a", 0 0, L_0x562b8d1d5a70;  alias, 1 drivers
v0x562b8c2831f0_0 .net "b", 0 0, L_0x562b8d1d3c00;  alias, 1 drivers
v0x562b8c282620_0 .net "cout", 0 0, L_0x562b8d1d3f80;  alias, 1 drivers
S_0x562b8cca35d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ccaf9c0;
 .timescale 0 0;
P_0x562b8c61c6b0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cca0ea0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cca35d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d47c0 .functor OR 1, L_0x562b8d1d4510, L_0x562b8d1d4730, C4<0>, C4<0>;
v0x562b8c26f650_0 .net "S", 0 0, L_0x562b8d1d45a0;  1 drivers
v0x562b8c26f710_0 .net "a", 0 0, L_0x562b8d1d4900;  1 drivers
v0x562b8c272c90_0 .net "b", 0 0, L_0x562b8d1d4ac0;  1 drivers
v0x562b8c26f9e0_0 .net "cin", 0 0, L_0x562b8d1d40a0;  alias, 1 drivers
v0x562b8c26fa80_0 .net "cout", 0 0, L_0x562b8d1d47c0;  alias, 1 drivers
v0x562b8c2724c0_0 .net "cout1", 0 0, L_0x562b8d1d4510;  1 drivers
v0x562b8c272560_0 .net "cout2", 0 0, L_0x562b8d1d4730;  1 drivers
v0x562b8c270da0_0 .net "s1", 0 0, L_0x562b8d1d4460;  1 drivers
S_0x562b8cc9e770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cca0ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d4460 .functor XOR 1, L_0x562b8d1d4900, L_0x562b8d1d4ac0, C4<0>, C4<0>;
L_0x562b8d1d4510 .functor AND 1, L_0x562b8d1d4900, L_0x562b8d1d4ac0, C4<1>, C4<1>;
v0x562b8c27d4b0_0 .net "S", 0 0, L_0x562b8d1d4460;  alias, 1 drivers
v0x562b8c27d550_0 .net "a", 0 0, L_0x562b8d1d4900;  alias, 1 drivers
v0x562b8c27c8e0_0 .net "b", 0 0, L_0x562b8d1d4ac0;  alias, 1 drivers
v0x562b8c27c980_0 .net "cout", 0 0, L_0x562b8d1d4510;  alias, 1 drivers
S_0x562b8cc9c040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cca0ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d45a0 .functor XOR 1, L_0x562b8d1d40a0, L_0x562b8d1d4460, C4<0>, C4<0>;
L_0x562b8d1d4730 .functor AND 1, L_0x562b8d1d40a0, L_0x562b8d1d4460, C4<1>, C4<1>;
v0x562b8c27bf60_0 .net "S", 0 0, L_0x562b8d1d45a0;  alias, 1 drivers
v0x562b8c27c020_0 .net "a", 0 0, L_0x562b8d1d40a0;  alias, 1 drivers
v0x562b8c27bac0_0 .net "b", 0 0, L_0x562b8d1d4460;  alias, 1 drivers
v0x562b8c2747f0_0 .net "cout", 0 0, L_0x562b8d1d4730;  alias, 1 drivers
S_0x562b8cc99910 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ccaf9c0;
 .timescale 0 0;
P_0x562b8c5f42c0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cc971e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc99910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d4f70 .functor OR 1, L_0x562b8d1d4d10, L_0x562b8d1d4ee0, C4<0>, C4<0>;
v0x562b8c26ca60_0 .net "S", 0 0, L_0x562b8d1d4da0;  1 drivers
v0x562b8c26cb20_0 .net "a", 0 0, L_0x562b8d1d50b0;  1 drivers
v0x562b8c2646c0_0 .net "b", 0 0, L_0x562b8d1d51e0;  1 drivers
v0x562b8c2632f0_0 .net "cin", 0 0, L_0x562b8d1d47c0;  alias, 1 drivers
v0x562b8c263390_0 .net "cout", 0 0, L_0x562b8d1d4f70;  alias, 1 drivers
v0x562b8c268000_0 .net "cout1", 0 0, L_0x562b8d1d4d10;  1 drivers
v0x562b8c2680a0_0 .net "cout2", 0 0, L_0x562b8d1d4ee0;  1 drivers
v0x562b8c26b640_0 .net "s1", 0 0, L_0x562b8d1d4c80;  1 drivers
S_0x562b8cc94ab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc971e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d4c80 .functor XOR 1, L_0x562b8d1d50b0, L_0x562b8d1d51e0, C4<0>, C4<0>;
L_0x562b8d1d4d10 .functor AND 1, L_0x562b8d1d50b0, L_0x562b8d1d51e0, C4<1>, C4<1>;
v0x562b8c270420_0 .net "S", 0 0, L_0x562b8d1d4c80;  alias, 1 drivers
v0x562b8c2704c0_0 .net "a", 0 0, L_0x562b8d1d50b0;  alias, 1 drivers
v0x562b8c26ff80_0 .net "b", 0 0, L_0x562b8d1d51e0;  alias, 1 drivers
v0x562b8c270020_0 .net "cout", 0 0, L_0x562b8d1d4d10;  alias, 1 drivers
S_0x562b8cc92380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc971e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d4da0 .functor XOR 1, L_0x562b8d1d47c0, L_0x562b8d1d4c80, C4<0>, C4<0>;
L_0x562b8d1d4ee0 .functor AND 1, L_0x562b8d1d47c0, L_0x562b8d1d4c80, C4<1>, C4<1>;
v0x562b8c26e540_0 .net "S", 0 0, L_0x562b8d1d4da0;  alias, 1 drivers
v0x562b8c26e600_0 .net "a", 0 0, L_0x562b8d1d47c0;  alias, 1 drivers
v0x562b8c26d880_0 .net "b", 0 0, L_0x562b8d1d4c80;  alias, 1 drivers
v0x562b8c26cf00_0 .net "cout", 0 0, L_0x562b8d1d4ee0;  alias, 1 drivers
S_0x562b8cc8fc50 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ccaf9c0;
 .timescale 0 0;
P_0x562b8c5bfac0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cc8aa40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc8fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d5620 .functor OR 1, L_0x562b8d1d53c0, L_0x562b8d1d5590, C4<0>, C4<0>;
v0x562b8c266ef0_0 .net "S", 0 0, L_0x562b8d1d5450;  1 drivers
v0x562b8c266fb0_0 .net "a", 0 0, L_0x562b8d1d5720;  1 drivers
v0x562b8c266230_0 .net "b", 0 0, L_0x562b8d1d5850;  1 drivers
v0x562b8c2658b0_0 .net "cin", 0 0, L_0x562b8d1d4f70;  alias, 1 drivers
v0x562b8c230670_0 .net "cout", 0 0, L_0x562b8d1d5620;  alias, 1 drivers
v0x562b8c229710_0 .net "cout1", 0 0, L_0x562b8d1d53c0;  1 drivers
v0x562b8c2297b0_0 .net "cout2", 0 0, L_0x562b8d1d5590;  1 drivers
v0x562b8c229330_0 .net "s1", 0 0, L_0x562b8d1d5310;  1 drivers
S_0x562b8cc88310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc8aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d5310 .functor XOR 1, L_0x562b8d1d5720, L_0x562b8d1d5850, C4<0>, C4<0>;
L_0x562b8d1d53c0 .functor AND 1, L_0x562b8d1d5720, L_0x562b8d1d5850, C4<1>, C4<1>;
v0x562b8c268390_0 .net "S", 0 0, L_0x562b8d1d5310;  alias, 1 drivers
v0x562b8c268430_0 .net "a", 0 0, L_0x562b8d1d5720;  alias, 1 drivers
v0x562b8c26ae70_0 .net "b", 0 0, L_0x562b8d1d5850;  alias, 1 drivers
v0x562b8c26af10_0 .net "cout", 0 0, L_0x562b8d1d53c0;  alias, 1 drivers
S_0x562b8cc85be0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc8aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d5450 .functor XOR 1, L_0x562b8d1d4f70, L_0x562b8d1d5310, C4<0>, C4<0>;
L_0x562b8d1d5590 .functor AND 1, L_0x562b8d1d4f70, L_0x562b8d1d5310, C4<1>, C4<1>;
v0x562b8c269750_0 .net "S", 0 0, L_0x562b8d1d5450;  alias, 1 drivers
v0x562b8c2697f0_0 .net "a", 0 0, L_0x562b8d1d4f70;  alias, 1 drivers
v0x562b8c268dd0_0 .net "b", 0 0, L_0x562b8d1d5310;  alias, 1 drivers
v0x562b8c268930_0 .net "cout", 0 0, L_0x562b8d1d5590;  alias, 1 drivers
S_0x562b8cc834b0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c2b1b10 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1d0070 .functor NOT 2, L_0x562b8d1cffb0, C4<00>, C4<00>, C4<00>;
v0x562b8c252f70_0 .net "cout", 0 0, L_0x562b8d1d1260;  1 drivers
v0x562b8c253030_0 .net "i", 1 0, L_0x562b8d1cffb0;  alias, 1 drivers
v0x562b8c2525f0_0 .net "o", 1 0, L_0x562b8d1d1130;  alias, 1 drivers
v0x562b8c250840_0 .net "temp2", 1 0, L_0x562b8d1d0070;  1 drivers
S_0x562b8cc80d80 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cc834b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c5dbfa0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70df430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d11d0 .functor BUFZ 1, L_0x7f38f70df430, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d1260 .functor BUFZ 1, L_0x562b8d1d0d40, C4<0>, C4<0>, C4<0>;
v0x562b8c239640_0 .net "S", 1 0, L_0x562b8d1d1130;  alias, 1 drivers
v0x562b8c239700_0 .net "a", 1 0, L_0x562b8d1d0070;  alias, 1 drivers
L_0x7f38f70df3e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c257750_0 .net "b", 1 0, L_0x7f38f70df3e8;  1 drivers
v0x562b8c257810 .array "carry", 0 2;
v0x562b8c257810_0 .net v0x562b8c257810 0, 0 0, L_0x562b8d1d11d0; 1 drivers
v0x562b8c257810_1 .net v0x562b8c257810 1, 0 0, L_0x562b8d1d0690; 1 drivers
v0x562b8c257810_2 .net v0x562b8c257810 2, 0 0, L_0x562b8d1d0d40; 1 drivers
v0x562b8c2556a0_0 .net "cin", 0 0, L_0x7f38f70df430;  1 drivers
v0x562b8c254d20_0 .net "cout", 0 0, L_0x562b8d1d1260;  alias, 1 drivers
L_0x562b8d1d07d0 .part L_0x562b8d1d0070, 0, 1;
L_0x562b8d1d0920 .part L_0x7f38f70df3e8, 0, 1;
L_0x562b8d1d0e40 .part L_0x562b8d1d0070, 1, 1;
L_0x562b8d1d1000 .part L_0x7f38f70df3e8, 1, 1;
L_0x562b8d1d1130 .concat8 [ 1 1 0 0], L_0x562b8d1d03e0, L_0x562b8d1d0b70;
S_0x562b8cc7e650 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc80d80;
 .timescale 0 0;
P_0x562b8c5ce250 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc7bf20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc7e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d0690 .functor OR 1, L_0x562b8d1d0300, L_0x562b8d1d0570, C4<0>, C4<0>;
v0x562b8c25cff0_0 .net "S", 0 0, L_0x562b8d1d03e0;  1 drivers
v0x562b8c25d0b0_0 .net "a", 0 0, L_0x562b8d1d07d0;  1 drivers
v0x562b8c25b240_0 .net "b", 0 0, L_0x562b8d1d0920;  1 drivers
v0x562b8c25a8c0_0 .net "cin", 0 0, L_0x562b8d1d11d0;  alias, 1 drivers
v0x562b8c2599d0_0 .net "cout", 0 0, L_0x562b8d1d0690;  alias, 1 drivers
v0x562b8c259620_0 .net "cout1", 0 0, L_0x562b8d1d0300;  1 drivers
v0x562b8c2596c0_0 .net "cout2", 0 0, L_0x562b8d1d0570;  1 drivers
v0x562b8c258a50_0 .net "s1", 0 0, L_0x562b8d1d0200;  1 drivers
S_0x562b8cc797f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc7bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d0200 .functor XOR 1, L_0x562b8d1d07d0, L_0x562b8d1d0920, C4<0>, C4<0>;
L_0x562b8d1d0300 .functor AND 1, L_0x562b8d1d07d0, L_0x562b8d1d0920, C4<1>, C4<1>;
v0x562b8c227e40_0 .net "S", 0 0, L_0x562b8d1d0200;  alias, 1 drivers
v0x562b8c227ee0_0 .net "a", 0 0, L_0x562b8d1d07d0;  alias, 1 drivers
v0x562b8c262150_0 .net "b", 0 0, L_0x562b8d1d0920;  alias, 1 drivers
v0x562b8c2621f0_0 .net "cout", 0 0, L_0x562b8d1d0300;  alias, 1 drivers
S_0x562b8cc770c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc7bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d03e0 .functor XOR 1, L_0x562b8d1d11d0, L_0x562b8d1d0200, C4<0>, C4<0>;
L_0x562b8d1d0570 .functor AND 1, L_0x562b8d1d11d0, L_0x562b8d1d0200, C4<1>, C4<1>;
v0x562b8c2600a0_0 .net "S", 0 0, L_0x562b8d1d03e0;  alias, 1 drivers
v0x562b8c260160_0 .net "a", 0 0, L_0x562b8d1d11d0;  alias, 1 drivers
v0x562b8c25f720_0 .net "b", 0 0, L_0x562b8d1d0200;  alias, 1 drivers
v0x562b8c25d970_0 .net "cout", 0 0, L_0x562b8d1d0570;  alias, 1 drivers
S_0x562b8cc74990 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cc80d80;
 .timescale 0 0;
P_0x562b8c58f3a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cc72260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc74990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d0d40 .functor OR 1, L_0x562b8d1d0ae0, L_0x562b8d1d0cb0, C4<0>, C4<0>;
v0x562b8c23c2d0_0 .net "S", 0 0, L_0x562b8d1d0b70;  1 drivers
v0x562b8c23c390_0 .net "a", 0 0, L_0x562b8d1d0e40;  1 drivers
v0x562b8c23b3e0_0 .net "b", 0 0, L_0x562b8d1d1000;  1 drivers
v0x562b8c23b030_0 .net "cin", 0 0, L_0x562b8d1d0690;  alias, 1 drivers
v0x562b8c23b0d0_0 .net "cout", 0 0, L_0x562b8d1d0d40;  alias, 1 drivers
v0x562b8c23a460_0 .net "cout1", 0 0, L_0x562b8d1d0ae0;  1 drivers
v0x562b8c23a500_0 .net "cout2", 0 0, L_0x562b8d1d0cb0;  1 drivers
v0x562b8c239ae0_0 .net "s1", 0 0, L_0x562b8d1d0a50;  1 drivers
S_0x562b8cc6fb30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc72260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d0a50 .functor XOR 1, L_0x562b8d1d0e40, L_0x562b8d1d1000, C4<0>, C4<0>;
L_0x562b8d1d0ae0 .functor AND 1, L_0x562b8d1d0e40, L_0x562b8d1d1000, C4<1>, C4<1>;
v0x562b8c258210_0 .net "S", 0 0, L_0x562b8d1d0a50;  alias, 1 drivers
v0x562b8c2582b0_0 .net "a", 0 0, L_0x562b8d1d0e40;  alias, 1 drivers
v0x562b8c257e10_0 .net "b", 0 0, L_0x562b8d1d1000;  alias, 1 drivers
v0x562b8c257eb0_0 .net "cout", 0 0, L_0x562b8d1d0ae0;  alias, 1 drivers
S_0x562b8cc6d400 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc72260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d0b70 .functor XOR 1, L_0x562b8d1d0690, L_0x562b8d1d0a50, C4<0>, C4<0>;
L_0x562b8d1d0cb0 .functor AND 1, L_0x562b8d1d0690, L_0x562b8d1d0a50, C4<1>, C4<1>;
v0x562b8c23f490_0 .net "S", 0 0, L_0x562b8d1d0b70;  alias, 1 drivers
v0x562b8c23f550_0 .net "a", 0 0, L_0x562b8d1d0690;  alias, 1 drivers
v0x562b8c23ed60_0 .net "b", 0 0, L_0x562b8d1d0a50;  alias, 1 drivers
v0x562b8c23cc50_0 .net "cout", 0 0, L_0x562b8d1d0cb0;  alias, 1 drivers
S_0x562b8cc6acd0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cd21840;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c596700 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d1d7a80 .functor BUFZ 1, L_0x562b8d1d5b00, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d7bc0 .functor BUFZ 1, L_0x562b8d1d75a0, C4<0>, C4<0>, C4<0>;
v0x562b8c22d330_0 .net "S", 3 0, L_0x562b8d1d7950;  alias, 1 drivers
v0x562b8c22ce90_0 .net "a", 3 0, L_0x562b8d1d59d0;  alias, 1 drivers
v0x562b8c22cf50_0 .net "b", 3 0, L_0x562b8d1d3a50;  alias, 1 drivers
v0x562b8c22b450 .array "carry", 0 4;
v0x562b8c22b450_0 .net v0x562b8c22b450 0, 0 0, L_0x562b8d1d7a80; 1 drivers
v0x562b8c22b450_1 .net v0x562b8c22b450 1, 0 0, L_0x562b8d1d6020; 1 drivers
v0x562b8c22b450_2 .net v0x562b8c22b450 2, 0 0, L_0x562b8d1d6780; 1 drivers
v0x562b8c22b450_3 .net v0x562b8c22b450 3, 0 0, L_0x562b8d1d6ea0; 1 drivers
v0x562b8c22b450_4 .net v0x562b8c22b450 4, 0 0, L_0x562b8d1d75a0; 1 drivers
v0x562b8c22a790_0 .net "cin", 0 0, L_0x562b8d1d5b00;  alias, 1 drivers
v0x562b8c229e10_0 .net "cout", 0 0, L_0x562b8d1d7bc0;  alias, 1 drivers
L_0x562b8d1d6160 .part L_0x562b8d1d59d0, 0, 1;
L_0x562b8d1d6340 .part L_0x562b8d1d3a50, 0, 1;
L_0x562b8d1d68c0 .part L_0x562b8d1d59d0, 1, 1;
L_0x562b8d1d69f0 .part L_0x562b8d1d3a50, 1, 1;
L_0x562b8d1d6fe0 .part L_0x562b8d1d59d0, 2, 1;
L_0x562b8d1d7110 .part L_0x562b8d1d3a50, 2, 1;
L_0x562b8d1d76a0 .part L_0x562b8d1d59d0, 3, 1;
L_0x562b8d1d77d0 .part L_0x562b8d1d3a50, 3, 1;
L_0x562b8d1d7950 .concat8 [ 1 1 1 1], L_0x562b8d1d5d70, L_0x562b8d1d65b0, L_0x562b8d1d6cd0, L_0x562b8d1d7380;
S_0x562b8cc685a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc6acd0;
 .timescale 0 0;
P_0x562b8c58e610 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc393b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc685a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d6020 .functor OR 1, L_0x562b8d1d5c90, L_0x562b8d1d5f00, C4<0>, C4<0>;
v0x562b8c24d230_0 .net "S", 0 0, L_0x562b8d1d5d70;  1 drivers
v0x562b8c24d2f0_0 .net "a", 0 0, L_0x562b8d1d6160;  1 drivers
v0x562b8c24b480_0 .net "b", 0 0, L_0x562b8d1d6340;  1 drivers
v0x562b8c249370_0 .net "cin", 0 0, L_0x562b8d1d7a80;  alias, 1 drivers
v0x562b8c2489f0_0 .net "cout", 0 0, L_0x562b8d1d6020;  alias, 1 drivers
v0x562b8c247b00_0 .net "cout1", 0 0, L_0x562b8d1d5c90;  1 drivers
v0x562b8c247ba0_0 .net "cout2", 0 0, L_0x562b8d1d5f00;  1 drivers
v0x562b8c247750_0 .net "s1", 0 0, L_0x562b8d1d5b90;  1 drivers
S_0x562b8cc36c80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc393b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d5b90 .functor XOR 1, L_0x562b8d1d6160, L_0x562b8d1d6340, C4<0>, C4<0>;
L_0x562b8d1d5c90 .functor AND 1, L_0x562b8d1d6160, L_0x562b8d1d6340, C4<1>, C4<1>;
v0x562b8c24fec0_0 .net "S", 0 0, L_0x562b8d1d5b90;  alias, 1 drivers
v0x562b8c24ff60_0 .net "a", 0 0, L_0x562b8d1d6160;  alias, 1 drivers
v0x562b8c24efd0_0 .net "b", 0 0, L_0x562b8d1d6340;  alias, 1 drivers
v0x562b8c24f070_0 .net "cout", 0 0, L_0x562b8d1d5c90;  alias, 1 drivers
S_0x562b8cc34550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc393b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d5d70 .functor XOR 1, L_0x562b8d1d7a80, L_0x562b8d1d5b90, C4<0>, C4<0>;
L_0x562b8d1d5f00 .functor AND 1, L_0x562b8d1d7a80, L_0x562b8d1d5b90, C4<1>, C4<1>;
v0x562b8c24ec20_0 .net "S", 0 0, L_0x562b8d1d5d70;  alias, 1 drivers
v0x562b8c24ecc0_0 .net "a", 0 0, L_0x562b8d1d7a80;  alias, 1 drivers
v0x562b8c24e050_0 .net "b", 0 0, L_0x562b8d1d5b90;  alias, 1 drivers
v0x562b8c24d6d0_0 .net "cout", 0 0, L_0x562b8d1d5f00;  alias, 1 drivers
S_0x562b8cc31e20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cc6acd0;
 .timescale 0 0;
P_0x562b8c577650 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cc2f6f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc31e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d6780 .functor OR 1, L_0x562b8d1d6520, L_0x562b8d1d66f0, C4<0>, C4<0>;
v0x562b8c242cb0_0 .net "S", 0 0, L_0x562b8d1d65b0;  1 drivers
v0x562b8c242d70_0 .net "a", 0 0, L_0x562b8d1d68c0;  1 drivers
v0x562b8c241dc0_0 .net "b", 0 0, L_0x562b8d1d69f0;  1 drivers
v0x562b8c241a10_0 .net "cin", 0 0, L_0x562b8d1d6020;  alias, 1 drivers
v0x562b8c241ab0_0 .net "cout", 0 0, L_0x562b8d1d6780;  alias, 1 drivers
v0x562b8c240e40_0 .net "cout1", 0 0, L_0x562b8d1d6520;  1 drivers
v0x562b8c240ee0_0 .net "cout2", 0 0, L_0x562b8d1d66f0;  1 drivers
v0x562b8c2404c0_0 .net "s1", 0 0, L_0x562b8d1d6470;  1 drivers
S_0x562b8cc2cfc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc2f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d6470 .functor XOR 1, L_0x562b8d1d68c0, L_0x562b8d1d69f0, C4<0>, C4<0>;
L_0x562b8d1d6520 .functor AND 1, L_0x562b8d1d68c0, L_0x562b8d1d69f0, C4<1>, C4<1>;
v0x562b8c246b80_0 .net "S", 0 0, L_0x562b8d1d6470;  alias, 1 drivers
v0x562b8c246c20_0 .net "a", 0 0, L_0x562b8d1d68c0;  alias, 1 drivers
v0x562b8c246200_0 .net "b", 0 0, L_0x562b8d1d69f0;  alias, 1 drivers
v0x562b8c2462a0_0 .net "cout", 0 0, L_0x562b8d1d6520;  alias, 1 drivers
S_0x562b8cc2a890 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc2f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d65b0 .functor XOR 1, L_0x562b8d1d6020, L_0x562b8d1d6470, C4<0>, C4<0>;
L_0x562b8d1d66f0 .functor AND 1, L_0x562b8d1d6020, L_0x562b8d1d6470, C4<1>, C4<1>;
v0x562b8c245e00_0 .net "S", 0 0, L_0x562b8d1d65b0;  alias, 1 drivers
v0x562b8c245ec0_0 .net "a", 0 0, L_0x562b8d1d6020;  alias, 1 drivers
v0x562b8c245740_0 .net "b", 0 0, L_0x562b8d1d6470;  alias, 1 drivers
v0x562b8c243630_0 .net "cout", 0 0, L_0x562b8d1d66f0;  alias, 1 drivers
S_0x562b8cc28160 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cc6acd0;
 .timescale 0 0;
P_0x562b8c54ae30 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cc25a30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc28160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d6ea0 .functor OR 1, L_0x562b8d1d6c40, L_0x562b8d1d6e10, C4<0>, C4<0>;
v0x562b8c236a20_0 .net "S", 0 0, L_0x562b8d1d6cd0;  1 drivers
v0x562b8c236ae0_0 .net "a", 0 0, L_0x562b8d1d6fe0;  1 drivers
v0x562b8c235300_0 .net "b", 0 0, L_0x562b8d1d7110;  1 drivers
v0x562b8c234980_0 .net "cin", 0 0, L_0x562b8d1d6780;  alias, 1 drivers
v0x562b8c234a20_0 .net "cout", 0 0, L_0x562b8d1d6ea0;  alias, 1 drivers
v0x562b8c2344e0_0 .net "cout1", 0 0, L_0x562b8d1d6c40;  1 drivers
v0x562b8c234580_0 .net "cout2", 0 0, L_0x562b8d1d6e10;  1 drivers
v0x562b8c232aa0_0 .net "s1", 0 0, L_0x562b8d1d6bb0;  1 drivers
S_0x562b8cc23300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc25a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d6bb0 .functor XOR 1, L_0x562b8d1d6fe0, L_0x562b8d1d7110, C4<0>, C4<0>;
L_0x562b8d1d6c40 .functor AND 1, L_0x562b8d1d6fe0, L_0x562b8d1d7110, C4<1>, C4<1>;
v0x562b8c240020_0 .net "S", 0 0, L_0x562b8d1d6bb0;  alias, 1 drivers
v0x562b8c2400c0_0 .net "a", 0 0, L_0x562b8d1d6fe0;  alias, 1 drivers
v0x562b8c238d50_0 .net "b", 0 0, L_0x562b8d1d7110;  alias, 1 drivers
v0x562b8c238df0_0 .net "cout", 0 0, L_0x562b8d1d6c40;  alias, 1 drivers
S_0x562b8cc20bd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc25a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d6cd0 .functor XOR 1, L_0x562b8d1d6780, L_0x562b8d1d6bb0, C4<0>, C4<0>;
L_0x562b8d1d6e10 .functor AND 1, L_0x562b8d1d6780, L_0x562b8d1d6bb0, C4<1>, C4<1>;
v0x562b8c233bb0_0 .net "S", 0 0, L_0x562b8d1d6cd0;  alias, 1 drivers
v0x562b8c233c70_0 .net "a", 0 0, L_0x562b8d1d6780;  alias, 1 drivers
v0x562b8c2371f0_0 .net "b", 0 0, L_0x562b8d1d6bb0;  alias, 1 drivers
v0x562b8c233f40_0 .net "cout", 0 0, L_0x562b8d1d6e10;  alias, 1 drivers
S_0x562b8cc1e4a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cc6acd0;
 .timescale 0 0;
P_0x562b8c52bcd0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cc1bd70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc1e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d75a0 .functor OR 1, L_0x562b8d1d72f0, L_0x562b8d1d7510, C4<0>, C4<0>;
v0x562b8c227040_0 .net "S", 0 0, L_0x562b8d1d7380;  1 drivers
v0x562b8c227100_0 .net "a", 0 0, L_0x562b8d1d76a0;  1 drivers
v0x562b8c22c560_0 .net "b", 0 0, L_0x562b8d1d77d0;  1 drivers
v0x562b8c22fba0_0 .net "cin", 0 0, L_0x562b8d1d6ea0;  alias, 1 drivers
v0x562b8c22c8f0_0 .net "cout", 0 0, L_0x562b8d1d75a0;  alias, 1 drivers
v0x562b8c22f3d0_0 .net "cout1", 0 0, L_0x562b8d1d72f0;  1 drivers
v0x562b8c22f470_0 .net "cout2", 0 0, L_0x562b8d1d7510;  1 drivers
v0x562b8c22dcb0_0 .net "s1", 0 0, L_0x562b8d1d7240;  1 drivers
S_0x562b8cc19640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc1bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d7240 .functor XOR 1, L_0x562b8d1d76a0, L_0x562b8d1d77d0, C4<0>, C4<0>;
L_0x562b8d1d72f0 .functor AND 1, L_0x562b8d1d76a0, L_0x562b8d1d77d0, C4<1>, C4<1>;
v0x562b8c231de0_0 .net "S", 0 0, L_0x562b8d1d7240;  alias, 1 drivers
v0x562b8c231e80_0 .net "a", 0 0, L_0x562b8d1d76a0;  alias, 1 drivers
v0x562b8c231460_0 .net "b", 0 0, L_0x562b8d1d77d0;  alias, 1 drivers
v0x562b8c231500_0 .net "cout", 0 0, L_0x562b8d1d72f0;  alias, 1 drivers
S_0x562b8cc16f10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc1bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d7380 .functor XOR 1, L_0x562b8d1d6ea0, L_0x562b8d1d7240, C4<0>, C4<0>;
L_0x562b8d1d7510 .functor AND 1, L_0x562b8d1d6ea0, L_0x562b8d1d7240, C4<1>, C4<1>;
v0x562b8c230fc0_0 .net "S", 0 0, L_0x562b8d1d7380;  alias, 1 drivers
v0x562b8c231060_0 .net "a", 0 0, L_0x562b8d1d6ea0;  alias, 1 drivers
v0x562b8c228c20_0 .net "b", 0 0, L_0x562b8d1d7240;  alias, 1 drivers
v0x562b8c227850_0 .net "cout", 0 0, L_0x562b8d1d7510;  alias, 1 drivers
S_0x562b8cbbf3f0 .scope module, "ins12" "karatsuba_2" 3 105, 3 73 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d1dc2d0 .functor XOR 1, L_0x562b8d1d8d40, L_0x562b8d1da1e0, C4<0>, C4<0>;
v0x562b8c139aa0_0 .net "X", 1 0, L_0x562b8d1e2360;  1 drivers
v0x562b8c1393e0_0 .net "Y", 1 0, L_0x562b8d1e2400;  1 drivers
v0x562b8c1372d0_0 .net "Z", 3 0, L_0x562b8d1e20c0;  alias, 1 drivers
v0x562b8c136950_0 .net *"_ivl_20", 0 0, L_0x562b8d1dc2d0;  1 drivers
L_0x7f38f70df988 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c136a10_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70df988;  1 drivers
L_0x7f38f70df9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c135a60_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70df9d0;  1 drivers
L_0x7f38f70dfa18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c1356b0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70dfa18;  1 drivers
L_0x7f38f70dfa60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c134ae0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70dfa60;  1 drivers
v0x562b8c134160_0 .net "a", 0 0, L_0x562b8d1d8700;  1 drivers
v0x562b8c134200_0 .net "a_abs", 0 0, L_0x562b8d1d9630;  1 drivers
v0x562b8c133cc0_0 .net "b", 0 0, L_0x562b8d1d9ba0;  1 drivers
v0x562b8c133d60_0 .net "b_abs", 0 0, L_0x562b8d1daad0;  1 drivers
v0x562b8c12c9f0_0 .net "c1", 0 0, L_0x562b8d1dd610;  1 drivers
v0x562b8c127850_0 .net "c2", 0 0, L_0x562b8d1de7c0;  1 drivers
v0x562b8c1278f0_0 .net "c3", 0 0, L_0x562b8d1e0870;  1 drivers
v0x562b8c12ae90_0 .net "c4", 0 0, L_0x562b8d1e22f0;  1 drivers
v0x562b8c12af30_0 .net "neg_a", 0 0, L_0x562b8d1d8d40;  1 drivers
v0x562b8c12a6c0_0 .net "neg_b", 0 0, L_0x562b8d1da1e0;  1 drivers
v0x562b8c12a760_0 .net "temp", 3 0, L_0x562b8d1e0760;  1 drivers
v0x562b8c128fa0_0 .net "term1", 3 0, L_0x562b8d1de850;  1 drivers
v0x562b8c129040_0 .net "term2", 3 0, L_0x562b8d1de8f0;  1 drivers
v0x562b8c128620_0 .net "term3", 3 0, L_0x562b8d1dea30;  1 drivers
v0x562b8c128180_0 .net "z0", 1 0, L_0x562b8d1d80f0;  1 drivers
v0x562b8c126740_0 .net "z1", 1 0, L_0x562b8d1de5e0;  1 drivers
v0x562b8c1267e0_0 .net "z1_1", 1 0, L_0x562b8d1dc360;  1 drivers
v0x562b8c125a80_0 .net "z1_2", 1 0, L_0x562b8d1dd4e0;  1 drivers
v0x562b8c125100_0 .net "z1_3", 1 0, L_0x562b8d1daf90;  1 drivers
v0x562b8c124c60_0 .net "z1_4", 1 0, L_0x562b8d1dc110;  1 drivers
v0x562b8c11c8c0_0 .net "z2", 1 0, L_0x562b8d1d7e00;  1 drivers
L_0x562b8d1d7ea0 .part L_0x562b8d1e2360, 1, 1;
L_0x562b8d1d7f90 .part L_0x562b8d1e2400, 1, 1;
L_0x562b8d1d8230 .part L_0x562b8d1e2360, 0, 1;
L_0x562b8d1d8370 .part L_0x562b8d1e2400, 0, 1;
L_0x562b8d1d96d0 .part L_0x562b8d1e2360, 0, 1;
L_0x562b8d1d9770 .part L_0x562b8d1e2360, 1, 1;
L_0x562b8d1dab70 .part L_0x562b8d1e2400, 1, 1;
L_0x562b8d1dac10 .part L_0x562b8d1e2400, 0, 1;
L_0x562b8d1dc360 .functor MUXZ 2, L_0x562b8d1daf90, L_0x562b8d1dc110, L_0x562b8d1dc2d0, C4<>;
L_0x562b8d1de850 .concat [ 2 2 0 0], L_0x562b8d1d80f0, L_0x7f38f70df988;
L_0x562b8d1de8f0 .concat [ 1 2 1 0], L_0x7f38f70dfa18, L_0x562b8d1de5e0, L_0x7f38f70df9d0;
L_0x562b8d1dea30 .concat [ 2 2 0 0], L_0x7f38f70dfa60, L_0x562b8d1d7e00;
S_0x562b8cbbccc0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c5212b0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1d8a90 .functor NOT 1, L_0x562b8d1d9770, C4<0>, C4<0>, C4<0>;
L_0x7f38f70df748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d8be0 .functor BUFZ 1, L_0x7f38f70df748, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d8d40 .functor NOT 1, L_0x562b8d1d8ca0, C4<0>, C4<0>, C4<0>;
v0x562b8c1e2f40_0 .net "D", 0 0, L_0x562b8d1d8700;  alias, 1 drivers
v0x562b8c1e3000_0 .net *"_ivl_9", 0 0, L_0x562b8d1d8be0;  1 drivers
v0x562b8c1ce520_0 .net "a", 0 0, L_0x562b8d1d96d0;  1 drivers
v0x562b8c11ac40_0 .net "abs_D", 0 0, L_0x562b8d1d9630;  alias, 1 drivers
v0x562b8c1cd420_0 .net "b", 0 0, L_0x562b8d1d9770;  1 drivers
v0x562b8c1c27b0_0 .net "b_comp", 0 0, L_0x562b8d1d8a90;  1 drivers
v0x562b8c11a9a0_0 .net "carry", 1 0, L_0x562b8d1d8b20;  1 drivers
v0x562b8c1f6fb0_0 .net "cin", 0 0, L_0x7f38f70df748;  1 drivers
v0x562b8c1f7070_0 .net "is_pos", 0 0, L_0x562b8d1d8ca0;  1 drivers
v0x562b8c1f4f70_0 .net "negative", 0 0, L_0x562b8d1d8d40;  alias, 1 drivers
v0x562b8c1f5030_0 .net "twos", 0 0, L_0x562b8d1d9160;  1 drivers
L_0x562b8d1d8960 .part L_0x562b8d1d8b20, 0, 1;
L_0x562b8d1d8b20 .concat8 [ 1 1 0 0], L_0x562b8d1d8be0, L_0x562b8d1d88d0;
L_0x562b8d1d8ca0 .part L_0x562b8d1d8b20, 1, 1;
L_0x562b8d1d9630 .functor MUXZ 1, L_0x562b8d1d9160, L_0x562b8d1d8700, L_0x562b8d1d8ca0, C4<>;
S_0x562b8cbba590 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cbbccc0;
 .timescale 0 0;
P_0x562b8c5026a0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cbb7e60 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cbba590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d88d0 .functor OR 1, L_0x562b8d1d8520, L_0x562b8d1d8840, C4<0>, C4<0>;
v0x562b8c21e8e0_0 .net "S", 0 0, L_0x562b8d1d8700;  alias, 1 drivers
v0x562b8c21e980_0 .net "a", 0 0, L_0x562b8d1d96d0;  alias, 1 drivers
v0x562b8c21df60_0 .net "b", 0 0, L_0x562b8d1d8a90;  alias, 1 drivers
v0x562b8c21d070_0 .net "cin", 0 0, L_0x562b8d1d8960;  1 drivers
v0x562b8c21ccc0_0 .net "cout", 0 0, L_0x562b8d1d88d0;  1 drivers
v0x562b8c21c0f0_0 .net "cout1", 0 0, L_0x562b8d1d8520;  1 drivers
v0x562b8c21c190_0 .net "cout2", 0 0, L_0x562b8d1d8840;  1 drivers
v0x562b8c21b8b0_0 .net "s1", 0 0, L_0x562b8d1d84b0;  1 drivers
S_0x562b8cbb5730 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbb7e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d84b0 .functor XOR 1, L_0x562b8d1d96d0, L_0x562b8d1d8a90, C4<0>, C4<0>;
L_0x562b8d1d8520 .functor AND 1, L_0x562b8d1d96d0, L_0x562b8d1d8a90, C4<1>, C4<1>;
v0x562b8c225800_0 .net "S", 0 0, L_0x562b8d1d84b0;  alias, 1 drivers
v0x562b8c223740_0 .net "a", 0 0, L_0x562b8d1d96d0;  alias, 1 drivers
v0x562b8c2237e0_0 .net "b", 0 0, L_0x562b8d1d8a90;  alias, 1 drivers
v0x562b8c222dc0_0 .net "cout", 0 0, L_0x562b8d1d8520;  alias, 1 drivers
S_0x562b8cbb3000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbb7e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d8700 .functor XOR 1, L_0x562b8d1d8960, L_0x562b8d1d84b0, C4<0>, C4<0>;
L_0x562b8d1d8840 .functor AND 1, L_0x562b8d1d8960, L_0x562b8d1d84b0, C4<1>, C4<1>;
v0x562b8c221010_0 .net "S", 0 0, L_0x562b8d1d8700;  alias, 1 drivers
v0x562b8c2210d0_0 .net "a", 0 0, L_0x562b8d1d8960;  alias, 1 drivers
v0x562b8c220690_0 .net "b", 0 0, L_0x562b8d1d84b0;  alias, 1 drivers
v0x562b8c220730_0 .net "cout", 0 0, L_0x562b8d1d8840;  alias, 1 drivers
S_0x562b8cbb08d0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cbbccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c50a4c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1d8e50 .functor NOT 1, L_0x562b8d1d8700, C4<0>, C4<0>, C4<0>;
v0x562b8c210080_0 .net "cout", 0 0, L_0x562b8d1d9500;  1 drivers
v0x562b8c210140_0 .net "i", 0 0, L_0x562b8d1d8700;  alias, 1 drivers
v0x562b8c1566b0_0 .net "o", 0 0, L_0x562b8d1d9160;  alias, 1 drivers
v0x562b8c156750_0 .net "temp2", 0 0, L_0x562b8d1d8e50;  1 drivers
S_0x562b8cc11d00 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cbb08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c505700 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70df700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d9470 .functor BUFZ 1, L_0x7f38f70df700, C4<0>, C4<0>, C4<0>;
L_0x562b8d1d9500 .functor BUFZ 1, L_0x562b8d1d93c0, C4<0>, C4<0>, C4<0>;
v0x562b8c212710_0 .net "S", 0 0, L_0x562b8d1d9160;  alias, 1 drivers
v0x562b8c211e20_0 .net "a", 0 0, L_0x562b8d1d8e50;  alias, 1 drivers
L_0x7f38f70df6b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c211a70_0 .net "b", 0 0, L_0x7f38f70df6b8;  1 drivers
v0x562b8c211b10 .array "carry", 0 1;
v0x562b8c211b10_0 .net v0x562b8c211b10 0, 0 0, L_0x562b8d1d9470; 1 drivers
v0x562b8c211b10_1 .net v0x562b8c211b10 1, 0 0, L_0x562b8d1d93c0; 1 drivers
v0x562b8c210ea0_0 .net "cin", 0 0, L_0x7f38f70df700;  1 drivers
v0x562b8c210520_0 .net "cout", 0 0, L_0x562b8d1d9500;  alias, 1 drivers
S_0x562b8cc0f5d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cc11d00;
 .timescale 0 0;
P_0x562b8c4fc690 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cc0cea0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cc0f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d93c0 .functor OR 1, L_0x562b8d1d9040, L_0x562b8d1d92a0, C4<0>, C4<0>;
v0x562b8c216060_0 .net "S", 0 0, L_0x562b8d1d9160;  alias, 1 drivers
v0x562b8c216120_0 .net "a", 0 0, L_0x562b8d1d8e50;  alias, 1 drivers
v0x562b8c2156e0_0 .net "b", 0 0, L_0x7f38f70df6b8;  alias, 1 drivers
v0x562b8c214f90_0 .net "cin", 0 0, L_0x562b8d1d9470;  alias, 1 drivers
v0x562b8c214730_0 .net "cout", 0 0, L_0x562b8d1d93c0;  alias, 1 drivers
v0x562b8c2137e0_0 .net "cout1", 0 0, L_0x562b8d1d9040;  1 drivers
v0x562b8c213880_0 .net "cout2", 0 0, L_0x562b8d1d92a0;  1 drivers
v0x562b8c212e60_0 .net "s1", 0 0, L_0x562b8d1d8f90;  1 drivers
S_0x562b8cc0a770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cc0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d8f90 .functor XOR 1, L_0x562b8d1d8e50, L_0x7f38f70df6b8, C4<0>, C4<0>;
L_0x562b8d1d9040 .functor AND 1, L_0x562b8d1d8e50, L_0x7f38f70df6b8, C4<1>, C4<1>;
v0x562b8c21b4b0_0 .net "S", 0 0, L_0x562b8d1d8f90;  alias, 1 drivers
v0x562b8c21b550_0 .net "a", 0 0, L_0x562b8d1d8e50;  alias, 1 drivers
v0x562b8c2188e0_0 .net "b", 0 0, L_0x7f38f70df6b8;  alias, 1 drivers
v0x562b8c218980_0 .net "cout", 0 0, L_0x562b8d1d9040;  alias, 1 drivers
S_0x562b8cc08040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cc0cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d9160 .functor XOR 1, L_0x562b8d1d9470, L_0x562b8d1d8f90, C4<0>, C4<0>;
L_0x562b8d1d92a0 .functor AND 1, L_0x562b8d1d9470, L_0x562b8d1d8f90, C4<1>, C4<1>;
v0x562b8c217f60_0 .net "S", 0 0, L_0x562b8d1d9160;  alias, 1 drivers
v0x562b8c218020_0 .net "a", 0 0, L_0x562b8d1d9470;  alias, 1 drivers
v0x562b8c217810_0 .net "b", 0 0, L_0x562b8d1d8f90;  alias, 1 drivers
v0x562b8c216fb0_0 .net "cout", 0 0, L_0x562b8d1d92a0;  alias, 1 drivers
S_0x562b8cc05910 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1d7d90 .functor AND 1, L_0x562b8d1d7ea0, L_0x562b8d1d7f90, C4<1>, C4<1>;
v0x562b8c1f45f0_0 .net "X", 0 0, L_0x562b8d1d7ea0;  1 drivers
v0x562b8c1f2840_0 .net "Y", 0 0, L_0x562b8d1d7f90;  1 drivers
v0x562b8c1f2900_0 .net "Z", 1 0, L_0x562b8d1d7e00;  alias, 1 drivers
L_0x7f38f70df628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c1f1ec0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70df628;  1 drivers
v0x562b8c1f0110_0 .net "z", 0 0, L_0x562b8d1d7d90;  1 drivers
L_0x562b8d1d7e00 .concat [ 1 1 0 0], L_0x562b8d1d7d90, L_0x7f38f70df628;
S_0x562b8cc031e0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1d8080 .functor AND 1, L_0x562b8d1d8230, L_0x562b8d1d8370, C4<1>, C4<1>;
v0x562b8c1ef790_0 .net "X", 0 0, L_0x562b8d1d8230;  1 drivers
v0x562b8c1ef830_0 .net "Y", 0 0, L_0x562b8d1d8370;  1 drivers
v0x562b8c1ed9e0_0 .net "Z", 1 0, L_0x562b8d1d80f0;  alias, 1 drivers
L_0x7f38f70df670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c1eda80_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70df670;  1 drivers
v0x562b8c1ed060_0 .net "z", 0 0, L_0x562b8d1d8080;  1 drivers
L_0x562b8d1d80f0 .concat [ 1 1 0 0], L_0x562b8d1d8080, L_0x7f38f70df670;
S_0x562b8cc00ab0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c562cf0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1d9f30 .functor NOT 1, L_0x562b8d1dac10, C4<0>, C4<0>, C4<0>;
L_0x7f38f70df820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1da080 .functor BUFZ 1, L_0x7f38f70df820, C4<0>, C4<0>, C4<0>;
L_0x562b8d1da1e0 .functor NOT 1, L_0x562b8d1da140, C4<0>, C4<0>, C4<0>;
v0x562b8c1dbd90_0 .net "D", 0 0, L_0x562b8d1d9ba0;  alias, 1 drivers
v0x562b8c1dbe50_0 .net *"_ivl_9", 0 0, L_0x562b8d1da080;  1 drivers
v0x562b8c1db410_0 .net "a", 0 0, L_0x562b8d1dab70;  1 drivers
v0x562b8c1d9660_0 .net "abs_D", 0 0, L_0x562b8d1daad0;  alias, 1 drivers
v0x562b8c1d8ce0_0 .net "b", 0 0, L_0x562b8d1dac10;  1 drivers
v0x562b8c1d6f30_0 .net "b_comp", 0 0, L_0x562b8d1d9f30;  1 drivers
v0x562b8c1d65b0_0 .net "carry", 1 0, L_0x562b8d1d9fc0;  1 drivers
v0x562b8c1d4800_0 .net "cin", 0 0, L_0x7f38f70df820;  1 drivers
v0x562b8c1d48c0_0 .net "is_pos", 0 0, L_0x562b8d1da140;  1 drivers
v0x562b8c1d3e80_0 .net "negative", 0 0, L_0x562b8d1da1e0;  alias, 1 drivers
v0x562b8c1d3f40_0 .net "twos", 0 0, L_0x562b8d1da600;  1 drivers
L_0x562b8d1d9e00 .part L_0x562b8d1d9fc0, 0, 1;
L_0x562b8d1d9fc0 .concat8 [ 1 1 0 0], L_0x562b8d1da080, L_0x562b8d1d9d70;
L_0x562b8d1da140 .part L_0x562b8d1d9fc0, 1, 1;
L_0x562b8d1daad0 .functor MUXZ 1, L_0x562b8d1da600, L_0x562b8d1d9ba0, L_0x562b8d1da140, C4<>;
S_0x562b8cbfe380 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cc00ab0;
 .timescale 0 0;
P_0x562b8c4e5da0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cbfbc50 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cbfe380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1d9d70 .functor OR 1, L_0x562b8d1d99a0, L_0x562b8d1d9ce0, C4<0>, C4<0>;
v0x562b8c1e5ad0_0 .net "S", 0 0, L_0x562b8d1d9ba0;  alias, 1 drivers
v0x562b8c1e5b90_0 .net "a", 0 0, L_0x562b8d1dab70;  alias, 1 drivers
v0x562b8c1e4be0_0 .net "b", 0 0, L_0x562b8d1d9f30;  alias, 1 drivers
v0x562b8c1e4830_0 .net "cin", 0 0, L_0x562b8d1d9e00;  1 drivers
v0x562b8c1e3e40_0 .net "cout", 0 0, L_0x562b8d1d9d70;  1 drivers
v0x562b8c1e3600_0 .net "cout1", 0 0, L_0x562b8d1d99a0;  1 drivers
v0x562b8c1e36a0_0 .net "cout2", 0 0, L_0x562b8d1d9ce0;  1 drivers
v0x562b8c1e3200_0 .net "s1", 0 0, L_0x562b8d1d98f0;  1 drivers
S_0x562b8cbf9520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbfbc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d98f0 .functor XOR 1, L_0x562b8d1dab70, L_0x562b8d1d9f30, C4<0>, C4<0>;
L_0x562b8d1d99a0 .functor AND 1, L_0x562b8d1dab70, L_0x562b8d1d9f30, C4<1>, C4<1>;
v0x562b8c1eb350_0 .net "S", 0 0, L_0x562b8d1d98f0;  alias, 1 drivers
v0x562b8c1ea930_0 .net "a", 0 0, L_0x562b8d1dab70;  alias, 1 drivers
v0x562b8c1ea9d0_0 .net "b", 0 0, L_0x562b8d1d9f30;  alias, 1 drivers
v0x562b8c1e8b80_0 .net "cout", 0 0, L_0x562b8d1d99a0;  alias, 1 drivers
S_0x562b8cbf6df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbfbc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1d9ba0 .functor XOR 1, L_0x562b8d1d9e00, L_0x562b8d1d98f0, C4<0>, C4<0>;
L_0x562b8d1d9ce0 .functor AND 1, L_0x562b8d1d9e00, L_0x562b8d1d98f0, C4<1>, C4<1>;
v0x562b8c1e8c40_0 .net "S", 0 0, L_0x562b8d1d9ba0;  alias, 1 drivers
v0x562b8c1e8200_0 .net "a", 0 0, L_0x562b8d1d9e00;  alias, 1 drivers
v0x562b8c1e82c0_0 .net "b", 0 0, L_0x562b8d1d98f0;  alias, 1 drivers
v0x562b8c1e6450_0 .net "cout", 0 0, L_0x562b8d1d9ce0;  alias, 1 drivers
S_0x562b8cbf46c0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cc00ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c4ccbc0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1da2f0 .functor NOT 1, L_0x562b8d1d9ba0, C4<0>, C4<0>, C4<0>;
v0x562b8c1de4c0_0 .net "cout", 0 0, L_0x562b8d1da9a0;  1 drivers
v0x562b8c1de580_0 .net "i", 0 0, L_0x562b8d1d9ba0;  alias, 1 drivers
v0x562b8c1ddb40_0 .net "o", 0 0, L_0x562b8d1da600;  alias, 1 drivers
v0x562b8c1ddbe0_0 .net "temp2", 0 0, L_0x562b8d1da2f0;  1 drivers
S_0x562b8cbf1f90 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cbf46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4bc550 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70df7d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1da910 .functor BUFZ 1, L_0x7f38f70df7d8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1da9a0 .functor BUFZ 1, L_0x562b8d1da860, C4<0>, C4<0>, C4<0>;
v0x562b8c1ace70_0 .net "S", 0 0, L_0x562b8d1da600;  alias, 1 drivers
v0x562b8c1aca70_0 .net "a", 0 0, L_0x562b8d1da2f0;  alias, 1 drivers
L_0x7f38f70df790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c1e2c30_0 .net "b", 0 0, L_0x7f38f70df790;  1 drivers
v0x562b8c1e2cd0 .array "carry", 0 1;
v0x562b8c1e2cd0_0 .net v0x562b8c1e2cd0 0, 0 0, L_0x562b8d1da910; 1 drivers
v0x562b8c1e2cd0_1 .net v0x562b8c1e2cd0 1, 0 0, L_0x562b8d1da860; 1 drivers
v0x562b8c1e0bf0_0 .net "cin", 0 0, L_0x7f38f70df7d8;  1 drivers
v0x562b8c1e0270_0 .net "cout", 0 0, L_0x562b8d1da9a0;  alias, 1 drivers
S_0x562b8cbef860 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cbf1f90;
 .timescale 0 0;
P_0x562b8c4b5e80 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cbe87a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbef860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1da860 .functor OR 1, L_0x562b8d1da4e0, L_0x562b8d1da740, C4<0>, C4<0>;
v0x562b8c1b1c50_0 .net "S", 0 0, L_0x562b8d1da600;  alias, 1 drivers
v0x562b8c1b1d10_0 .net "a", 0 0, L_0x562b8d1da2f0;  alias, 1 drivers
v0x562b8c1afea0_0 .net "b", 0 0, L_0x7f38f70df790;  alias, 1 drivers
v0x562b8c1af520_0 .net "cin", 0 0, L_0x562b8d1da910;  alias, 1 drivers
v0x562b8c1ae630_0 .net "cout", 0 0, L_0x562b8d1da860;  alias, 1 drivers
v0x562b8c1ae280_0 .net "cout1", 0 0, L_0x562b8d1da4e0;  1 drivers
v0x562b8c1ae320_0 .net "cout2", 0 0, L_0x562b8d1da740;  1 drivers
v0x562b8c1ad6b0_0 .net "s1", 0 0, L_0x562b8d1da430;  1 drivers
S_0x562b8cbe6070 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbe87a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1da430 .functor XOR 1, L_0x562b8d1da2f0, L_0x7f38f70df790, C4<0>, C4<0>;
L_0x562b8d1da4e0 .functor AND 1, L_0x562b8d1da2f0, L_0x7f38f70df790, C4<1>, C4<1>;
v0x562b8c1b74e0_0 .net "S", 0 0, L_0x562b8d1da430;  alias, 1 drivers
v0x562b8c1b7580_0 .net "a", 0 0, L_0x562b8d1da2f0;  alias, 1 drivers
v0x562b8c1b6db0_0 .net "b", 0 0, L_0x7f38f70df790;  alias, 1 drivers
v0x562b8c1b6e50_0 .net "cout", 0 0, L_0x562b8d1da4e0;  alias, 1 drivers
S_0x562b8cbe3940 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbe87a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1da600 .functor XOR 1, L_0x562b8d1da910, L_0x562b8d1da430, C4<0>, C4<0>;
L_0x562b8d1da740 .functor AND 1, L_0x562b8d1da910, L_0x562b8d1da430, C4<1>, C4<1>;
v0x562b8c1b4d00_0 .net "S", 0 0, L_0x562b8d1da600;  alias, 1 drivers
v0x562b8c1b4da0_0 .net "a", 0 0, L_0x562b8d1da910;  alias, 1 drivers
v0x562b8c1b4380_0 .net "b", 0 0, L_0x562b8d1da430;  alias, 1 drivers
v0x562b8c1b25d0_0 .net "cout", 0 0, L_0x562b8d1da740;  alias, 1 drivers
S_0x562b8cbe1210 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1dade0 .functor AND 1, L_0x562b8d1d9630, L_0x562b8d1daad0, C4<1>, C4<1>;
v0x562b8c1d20d0_0 .net "X", 0 0, L_0x562b8d1d9630;  alias, 1 drivers
v0x562b8c1d2190_0 .net "Y", 0 0, L_0x562b8d1daad0;  alias, 1 drivers
v0x562b8c1d1750_0 .net "Z", 1 0, L_0x562b8d1daf90;  alias, 1 drivers
L_0x7f38f70df868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c1d17f0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70df868;  1 drivers
v0x562b8c1d0860_0 .net "z", 0 0, L_0x562b8d1dade0;  1 drivers
L_0x562b8d1daf90 .concat [ 1 1 0 0], L_0x562b8d1dade0, L_0x7f38f70df868;
S_0x562b8cbdeae0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4961f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70df940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1dd580 .functor BUFZ 1, L_0x7f38f70df940, C4<0>, C4<0>, C4<0>;
L_0x562b8d1dd610 .functor BUFZ 1, L_0x562b8d1dd1d0, C4<0>, C4<0>, C4<0>;
v0x562b8c1bd2f0_0 .net "S", 1 0, L_0x562b8d1dd4e0;  alias, 1 drivers
v0x562b8c1bd3b0_0 .net "a", 1 0, L_0x562b8d1d80f0;  alias, 1 drivers
v0x562b8c1bb540_0 .net "b", 1 0, L_0x562b8d1d7e00;  alias, 1 drivers
v0x562b8c1babc0 .array "carry", 0 2;
v0x562b8c1babc0_0 .net v0x562b8c1babc0 0, 0 0, L_0x562b8d1dd580; 1 drivers
v0x562b8c1babc0_1 .net v0x562b8c1babc0 1, 0 0, L_0x562b8d1dc9e0; 1 drivers
v0x562b8c1babc0_2 .net v0x562b8c1babc0 2, 0 0, L_0x562b8d1dd1d0; 1 drivers
v0x562b8c1b9cd0_0 .net "cin", 0 0, L_0x7f38f70df940;  1 drivers
v0x562b8c1b9920_0 .net "cout", 0 0, L_0x562b8d1dd610;  alias, 1 drivers
L_0x562b8d1dcb20 .part L_0x562b8d1d80f0, 0, 1;
L_0x562b8d1dcd00 .part L_0x562b8d1d7e00, 0, 1;
L_0x562b8d1dd280 .part L_0x562b8d1d80f0, 1, 1;
L_0x562b8d1dd3b0 .part L_0x562b8d1d7e00, 1, 1;
L_0x562b8d1dd4e0 .concat8 [ 1 1 0 0], L_0x562b8d1dc730, L_0x562b8d1dd000;
S_0x562b8cbdc3b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cbdeae0;
 .timescale 0 0;
P_0x562b8c476960 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cbd9c80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbdc3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1dc9e0 .functor OR 1, L_0x562b8d1dc650, L_0x562b8d1dc8c0, C4<0>, C4<0>;
v0x562b8c1cce50_0 .net "S", 0 0, L_0x562b8d1dc730;  1 drivers
v0x562b8c1ccf10_0 .net "a", 0 0, L_0x562b8d1dcb20;  1 drivers
v0x562b8c1cada0_0 .net "b", 0 0, L_0x562b8d1dcd00;  1 drivers
v0x562b8c1ca420_0 .net "cin", 0 0, L_0x562b8d1dd580;  alias, 1 drivers
v0x562b8c1c8670_0 .net "cout", 0 0, L_0x562b8d1dc9e0;  alias, 1 drivers
v0x562b8c1c7cf0_0 .net "cout1", 0 0, L_0x562b8d1dc650;  1 drivers
v0x562b8c1c7d90_0 .net "cout2", 0 0, L_0x562b8d1dc8c0;  1 drivers
v0x562b8c1c5f40_0 .net "s1", 0 0, L_0x562b8d1dc550;  1 drivers
S_0x562b8cbd4420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbd9c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dc550 .functor XOR 1, L_0x562b8d1dcb20, L_0x562b8d1dcd00, C4<0>, C4<0>;
L_0x562b8d1dc650 .functor AND 1, L_0x562b8d1dcb20, L_0x562b8d1dcd00, C4<1>, C4<1>;
v0x562b8c1d04b0_0 .net "S", 0 0, L_0x562b8d1dc550;  alias, 1 drivers
v0x562b8c1d0550_0 .net "a", 0 0, L_0x562b8d1dcb20;  alias, 1 drivers
v0x562b8c1cf8e0_0 .net "b", 0 0, L_0x562b8d1dcd00;  alias, 1 drivers
v0x562b8c1cf980_0 .net "cout", 0 0, L_0x562b8d1dc650;  alias, 1 drivers
S_0x562b8cbd1cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbd9c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dc730 .functor XOR 1, L_0x562b8d1dd580, L_0x562b8d1dc550, C4<0>, C4<0>;
L_0x562b8d1dc8c0 .functor AND 1, L_0x562b8d1dd580, L_0x562b8d1dc550, C4<1>, C4<1>;
v0x562b8c1cef60_0 .net "S", 0 0, L_0x562b8d1dc730;  alias, 1 drivers
v0x562b8c1cf000_0 .net "a", 0 0, L_0x562b8d1dd580;  alias, 1 drivers
v0x562b8c1ceac0_0 .net "b", 0 0, L_0x562b8d1dc550;  alias, 1 drivers
v0x562b8c1ceb60_0 .net "cout", 0 0, L_0x562b8d1dc8c0;  alias, 1 drivers
S_0x562b8cbcf5c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cbdeae0;
 .timescale 0 0;
P_0x562b8c489980 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cbcce90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cbcf5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1dd1d0 .functor OR 1, L_0x562b8d1dcf70, L_0x562b8d1dd140, C4<0>, C4<0>;
v0x562b8c1c2b10_0 .net "S", 0 0, L_0x562b8d1dd000;  1 drivers
v0x562b8c1c2bd0_0 .net "a", 0 0, L_0x562b8d1dd280;  1 drivers
v0x562b8c1c2450_0 .net "b", 0 0, L_0x562b8d1dd3b0;  1 drivers
v0x562b8c1c03a0_0 .net "cin", 0 0, L_0x562b8d1dc9e0;  alias, 1 drivers
v0x562b8c1c0440_0 .net "cout", 0 0, L_0x562b8d1dd1d0;  alias, 1 drivers
v0x562b8c1bfa20_0 .net "cout1", 0 0, L_0x562b8d1dcf70;  1 drivers
v0x562b8c1bfac0_0 .net "cout2", 0 0, L_0x562b8d1dd140;  1 drivers
v0x562b8c1bdc70_0 .net "s1", 0 0, L_0x562b8d1dcec0;  1 drivers
S_0x562b8cbca760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cbcce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dcec0 .functor XOR 1, L_0x562b8d1dd280, L_0x562b8d1dd3b0, C4<0>, C4<0>;
L_0x562b8d1dcf70 .functor AND 1, L_0x562b8d1dd280, L_0x562b8d1dd3b0, C4<1>, C4<1>;
v0x562b8c1c55c0_0 .net "S", 0 0, L_0x562b8d1dcec0;  alias, 1 drivers
v0x562b8c1c5660_0 .net "a", 0 0, L_0x562b8d1dd280;  alias, 1 drivers
v0x562b8c1c46d0_0 .net "b", 0 0, L_0x562b8d1dd3b0;  alias, 1 drivers
v0x562b8c1c4770_0 .net "cout", 0 0, L_0x562b8d1dcf70;  alias, 1 drivers
S_0x562b8cbc8030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cbcce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dd000 .functor XOR 1, L_0x562b8d1dc9e0, L_0x562b8d1dcec0, C4<0>, C4<0>;
L_0x562b8d1dd140 .functor AND 1, L_0x562b8d1dc9e0, L_0x562b8d1dcec0, C4<1>, C4<1>;
v0x562b8c1c4320_0 .net "S", 0 0, L_0x562b8d1dd000;  alias, 1 drivers
v0x562b8c1c43e0_0 .net "a", 0 0, L_0x562b8d1dc9e0;  alias, 1 drivers
v0x562b8c1c3750_0 .net "b", 0 0, L_0x562b8d1dcec0;  alias, 1 drivers
v0x562b8c1c2f10_0 .net "cout", 0 0, L_0x562b8d1dd140;  alias, 1 drivers
S_0x562b8cbc5900 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c47b950 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d1de680 .functor BUFZ 1, L_0x562b8d1dd610, C4<0>, C4<0>, C4<0>;
L_0x562b8d1de7c0 .functor BUFZ 1, L_0x562b8d1de240, C4<0>, C4<0>, C4<0>;
v0x562b8c1a2bd0_0 .net "S", 1 0, L_0x562b8d1de5e0;  alias, 1 drivers
v0x562b8c1a2c90_0 .net "a", 1 0, L_0x562b8d1dd4e0;  alias, 1 drivers
v0x562b8c1a2390_0 .net "b", 1 0, L_0x562b8d1dc360;  alias, 1 drivers
v0x562b8c1a1f90 .array "carry", 0 2;
v0x562b8c1a1f90_0 .net v0x562b8c1a1f90 0, 0 0, L_0x562b8d1de680; 1 drivers
v0x562b8c1a1f90_1 .net v0x562b8c1a1f90 1, 0 0, L_0x562b8d1ddae0; 1 drivers
v0x562b8c1a1f90_2 .net v0x562b8c1a1f90 2, 0 0, L_0x562b8d1de240; 1 drivers
v0x562b8c189610_0 .net "cin", 0 0, L_0x562b8d1dd610;  alias, 1 drivers
v0x562b8c188ee0_0 .net "cout", 0 0, L_0x562b8d1de7c0;  alias, 1 drivers
L_0x562b8d1ddc20 .part L_0x562b8d1dd4e0, 0, 1;
L_0x562b8d1dde00 .part L_0x562b8d1dc360, 0, 1;
L_0x562b8d1de2f0 .part L_0x562b8d1dd4e0, 1, 1;
L_0x562b8d1de420 .part L_0x562b8d1dc360, 1, 1;
L_0x562b8d1de5e0 .concat8 [ 1 1 0 0], L_0x562b8d1dd830, L_0x562b8d1de070;
S_0x562b8cba9490 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cbc5900;
 .timescale 0 0;
P_0x562b8c46d710 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cba6d60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cba9490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ddae0 .functor OR 1, L_0x562b8d1dd750, L_0x562b8d1dd9c0, C4<0>, C4<0>;
v0x562b8c1734b0_0 .net "S", 0 0, L_0x562b8d1dd830;  1 drivers
v0x562b8c173570_0 .net "a", 0 0, L_0x562b8d1ddc20;  1 drivers
v0x562b8c1a1c30_0 .net "b", 0 0, L_0x562b8d1dde00;  1 drivers
v0x562b8c196e10_0 .net "cin", 0 0, L_0x562b8d1de680;  alias, 1 drivers
v0x562b8c195bd0_0 .net "cout", 0 0, L_0x562b8d1ddae0;  alias, 1 drivers
v0x562b8c18fc20_0 .net "cout1", 0 0, L_0x562b8d1dd750;  1 drivers
v0x562b8c18fcc0_0 .net "cout2", 0 0, L_0x562b8d1dd9c0;  1 drivers
v0x562b8c181e40_0 .net "s1", 0 0, L_0x562b8d1dd6a0;  1 drivers
S_0x562b8cba4630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cba6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dd6a0 .functor XOR 1, L_0x562b8d1ddc20, L_0x562b8d1dde00, C4<0>, C4<0>;
L_0x562b8d1dd750 .functor AND 1, L_0x562b8d1ddc20, L_0x562b8d1dde00, C4<1>, C4<1>;
v0x562b8c1b8d50_0 .net "S", 0 0, L_0x562b8d1dd6a0;  alias, 1 drivers
v0x562b8c1b8df0_0 .net "a", 0 0, L_0x562b8d1ddc20;  alias, 1 drivers
v0x562b8c1b83d0_0 .net "b", 0 0, L_0x562b8d1dde00;  alias, 1 drivers
v0x562b8c1b8470_0 .net "cout", 0 0, L_0x562b8d1dd750;  alias, 1 drivers
S_0x562b8cba1f00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cba6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dd830 .functor XOR 1, L_0x562b8d1de680, L_0x562b8d1dd6a0, C4<0>, C4<0>;
L_0x562b8d1dd9c0 .functor AND 1, L_0x562b8d1de680, L_0x562b8d1dd6a0, C4<1>, C4<1>;
v0x562b8c1b7f30_0 .net "S", 0 0, L_0x562b8d1dd830;  alias, 1 drivers
v0x562b8c1b7fd0_0 .net "a", 0 0, L_0x562b8d1de680;  alias, 1 drivers
v0x562b8c17a7f0_0 .net "b", 0 0, L_0x562b8d1dd6a0;  alias, 1 drivers
v0x562b8c173890_0 .net "cout", 0 0, L_0x562b8d1dd9c0;  alias, 1 drivers
S_0x562b8cb9f7d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cbc5900;
 .timescale 0 0;
P_0x562b8c4454f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cb9d0a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb9f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1de240 .functor OR 1, L_0x562b8d1ddfe0, L_0x562b8d1de1b0, C4<0>, C4<0>;
v0x562b8c1a7170_0 .net "S", 0 0, L_0x562b8d1de070;  1 drivers
v0x562b8c1a7230_0 .net "a", 0 0, L_0x562b8d1de2f0;  1 drivers
v0x562b8c1a53c0_0 .net "b", 0 0, L_0x562b8d1de420;  1 drivers
v0x562b8c1a4a40_0 .net "cin", 0 0, L_0x562b8d1ddae0;  alias, 1 drivers
v0x562b8c1a4ae0_0 .net "cout", 0 0, L_0x562b8d1de240;  alias, 1 drivers
v0x562b8c1a3b50_0 .net "cout1", 0 0, L_0x562b8d1ddfe0;  1 drivers
v0x562b8c1a3bf0_0 .net "cout2", 0 0, L_0x562b8d1de1b0;  1 drivers
v0x562b8c1a37a0_0 .net "s1", 0 0, L_0x562b8d1ddf30;  1 drivers
S_0x562b8cb9a970 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb9d0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ddf30 .functor XOR 1, L_0x562b8d1de2f0, L_0x562b8d1de420, C4<0>, C4<0>;
L_0x562b8d1ddfe0 .functor AND 1, L_0x562b8d1de2f0, L_0x562b8d1de420, C4<1>, C4<1>;
v0x562b8c171fc0_0 .net "S", 0 0, L_0x562b8d1ddf30;  alias, 1 drivers
v0x562b8c172060_0 .net "a", 0 0, L_0x562b8d1de2f0;  alias, 1 drivers
v0x562b8c1ac2d0_0 .net "b", 0 0, L_0x562b8d1de420;  alias, 1 drivers
v0x562b8c1ac370_0 .net "cout", 0 0, L_0x562b8d1ddfe0;  alias, 1 drivers
S_0x562b8cb69220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb9d0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1de070 .functor XOR 1, L_0x562b8d1ddae0, L_0x562b8d1ddf30, C4<0>, C4<0>;
L_0x562b8d1de1b0 .functor AND 1, L_0x562b8d1ddae0, L_0x562b8d1ddf30, C4<1>, C4<1>;
v0x562b8c1aa220_0 .net "S", 0 0, L_0x562b8d1de070;  alias, 1 drivers
v0x562b8c1aa2e0_0 .net "a", 0 0, L_0x562b8d1ddae0;  alias, 1 drivers
v0x562b8c1a98a0_0 .net "b", 0 0, L_0x562b8d1ddf30;  alias, 1 drivers
v0x562b8c1a7af0_0 .net "cout", 0 0, L_0x562b8d1de1b0;  alias, 1 drivers
S_0x562b8cb66af0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c437a40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70dfaa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e0800 .functor BUFZ 1, L_0x7f38f70dfaa8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e0870 .functor BUFZ 1, L_0x562b8d1e0490, C4<0>, C4<0>, C4<0>;
v0x562b8c17b140_0 .net "S", 3 0, L_0x562b8d1e0760;  alias, 1 drivers
v0x562b8c172da0_0 .net "a", 3 0, L_0x562b8d1de850;  alias, 1 drivers
v0x562b8c1719d0_0 .net "b", 3 0, L_0x562b8d1de8f0;  alias, 1 drivers
v0x562b8c171a90 .array "carry", 0 4;
v0x562b8c171a90_0 .net v0x562b8c171a90 0, 0 0, L_0x562b8d1e0800; 1 drivers
v0x562b8c171a90_1 .net v0x562b8c171a90 1, 0 0, L_0x562b8d1df080; 1 drivers
v0x562b8c171a90_2 .net v0x562b8c171a90 2, 0 0, L_0x562b8d1df7a0; 1 drivers
v0x562b8c171a90_3 .net v0x562b8c171a90 3, 0 0, L_0x562b8d1dff50; 1 drivers
v0x562b8c171a90_4 .net v0x562b8c171a90 4, 0 0, L_0x562b8d1e0490; 1 drivers
v0x562b8c1711c0_0 .net "cin", 0 0, L_0x7f38f70dfaa8;  1 drivers
v0x562b8c1766e0_0 .net "cout", 0 0, L_0x562b8d1e0870;  alias, 1 drivers
L_0x562b8d1df1c0 .part L_0x562b8d1de850, 0, 1;
L_0x562b8d1df310 .part L_0x562b8d1de8f0, 0, 1;
L_0x562b8d1df8e0 .part L_0x562b8d1de850, 1, 1;
L_0x562b8d1dfaa0 .part L_0x562b8d1de8f0, 1, 1;
L_0x562b8d1dffe0 .part L_0x562b8d1de850, 2, 1;
L_0x562b8d1e0110 .part L_0x562b8d1de8f0, 2, 1;
L_0x562b8d1e0500 .part L_0x562b8d1de850, 3, 1;
L_0x562b8d1e0630 .part L_0x562b8d1de8f0, 3, 1;
L_0x562b8d1e0760 .concat8 [ 1 1 1 1], L_0x562b8d1dedd0, L_0x562b8d1df580, L_0x562b8d1dfd80, L_0x562b8d1e0320;
S_0x562b8cb643c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cb66af0;
 .timescale 0 0;
P_0x562b8c42de40 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cb95110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb643c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1df080 .functor OR 1, L_0x562b8d1decf0, L_0x562b8d1def60, C4<0>, C4<0>;
v0x562b8c183c60_0 .net "S", 0 0, L_0x562b8d1dedd0;  1 drivers
v0x562b8c183d20_0 .net "a", 0 0, L_0x562b8d1df1c0;  1 drivers
v0x562b8c1837c0_0 .net "b", 0 0, L_0x562b8d1df310;  1 drivers
v0x562b8c1a18d0_0 .net "cin", 0 0, L_0x562b8d1e0800;  alias, 1 drivers
v0x562b8c19f820_0 .net "cout", 0 0, L_0x562b8d1df080;  alias, 1 drivers
v0x562b8c19eea0_0 .net "cout1", 0 0, L_0x562b8d1decf0;  1 drivers
v0x562b8c19ef40_0 .net "cout2", 0 0, L_0x562b8d1def60;  1 drivers
v0x562b8c19d0f0_0 .net "s1", 0 0, L_0x562b8d1debe0;  1 drivers
S_0x562b8cb929e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb95110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1debe0 .functor XOR 1, L_0x562b8d1df1c0, L_0x562b8d1df310, C4<0>, C4<0>;
L_0x562b8d1decf0 .functor AND 1, L_0x562b8d1df1c0, L_0x562b8d1df310, C4<1>, C4<1>;
v0x562b8c186dd0_0 .net "S", 0 0, L_0x562b8d1debe0;  alias, 1 drivers
v0x562b8c186e70_0 .net "a", 0 0, L_0x562b8d1df1c0;  alias, 1 drivers
v0x562b8c186450_0 .net "b", 0 0, L_0x562b8d1df310;  alias, 1 drivers
v0x562b8c1864f0_0 .net "cout", 0 0, L_0x562b8d1decf0;  alias, 1 drivers
S_0x562b8cb902b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb95110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dedd0 .functor XOR 1, L_0x562b8d1e0800, L_0x562b8d1debe0, C4<0>, C4<0>;
L_0x562b8d1def60 .functor AND 1, L_0x562b8d1e0800, L_0x562b8d1debe0, C4<1>, C4<1>;
v0x562b8c185560_0 .net "S", 0 0, L_0x562b8d1dedd0;  alias, 1 drivers
v0x562b8c185600_0 .net "a", 0 0, L_0x562b8d1e0800;  alias, 1 drivers
v0x562b8c1851b0_0 .net "b", 0 0, L_0x562b8d1debe0;  alias, 1 drivers
v0x562b8c1845e0_0 .net "cout", 0 0, L_0x562b8d1def60;  alias, 1 drivers
S_0x562b8cb8db80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cb66af0;
 .timescale 0 0;
P_0x562b8c41e1a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cb8b450 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb8db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1df7a0 .functor OR 1, L_0x562b8d1df4f0, L_0x562b8d1df710, C4<0>, C4<0>;
v0x562b8c1981d0_0 .net "S", 0 0, L_0x562b8d1df580;  1 drivers
v0x562b8c198290_0 .net "a", 0 0, L_0x562b8d1df8e0;  1 drivers
v0x562b8c197850_0 .net "b", 0 0, L_0x562b8d1dfaa0;  1 drivers
v0x562b8c1973b0_0 .net "cin", 0 0, L_0x562b8d1df080;  alias, 1 drivers
v0x562b8c195600_0 .net "cout", 0 0, L_0x562b8d1df7a0;  alias, 1 drivers
v0x562b8c1934f0_0 .net "cout1", 0 0, L_0x562b8d1df4f0;  1 drivers
v0x562b8c193590_0 .net "cout2", 0 0, L_0x562b8d1df710;  1 drivers
v0x562b8c192b70_0 .net "s1", 0 0, L_0x562b8d1df440;  1 drivers
S_0x562b8cb88d20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb8b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1df440 .functor XOR 1, L_0x562b8d1df8e0, L_0x562b8d1dfaa0, C4<0>, C4<0>;
L_0x562b8d1df4f0 .functor AND 1, L_0x562b8d1df8e0, L_0x562b8d1dfaa0, C4<1>, C4<1>;
v0x562b8c19c770_0 .net "S", 0 0, L_0x562b8d1df440;  alias, 1 drivers
v0x562b8c19c810_0 .net "a", 0 0, L_0x562b8d1df8e0;  alias, 1 drivers
v0x562b8c19a9c0_0 .net "b", 0 0, L_0x562b8d1dfaa0;  alias, 1 drivers
v0x562b8c19aa60_0 .net "cout", 0 0, L_0x562b8d1df4f0;  alias, 1 drivers
S_0x562b8cb865f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb8b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1df580 .functor XOR 1, L_0x562b8d1df080, L_0x562b8d1df440, C4<0>, C4<0>;
L_0x562b8d1df710 .functor AND 1, L_0x562b8d1df080, L_0x562b8d1df440, C4<1>, C4<1>;
v0x562b8c19a040_0 .net "S", 0 0, L_0x562b8d1df580;  alias, 1 drivers
v0x562b8c19a100_0 .net "a", 0 0, L_0x562b8d1df080;  alias, 1 drivers
v0x562b8c199150_0 .net "b", 0 0, L_0x562b8d1df440;  alias, 1 drivers
v0x562b8c198da0_0 .net "cout", 0 0, L_0x562b8d1df710;  alias, 1 drivers
S_0x562b8cb7f2c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cb66af0;
 .timescale 0 0;
P_0x562b8c528b00 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cb7cb90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb7f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1dff50 .functor OR 1, L_0x562b8d1dfcf0, L_0x562b8d1dfec0, C4<0>, C4<0>;
v0x562b8c18d7b0_0 .net "S", 0 0, L_0x562b8d1dfd80;  1 drivers
v0x562b8c18d870_0 .net "a", 0 0, L_0x562b8d1dffe0;  1 drivers
v0x562b8c18ce30_0 .net "b", 0 0, L_0x562b8d1e0110;  1 drivers
v0x562b8c18bf40_0 .net "cin", 0 0, L_0x562b8d1df7a0;  alias, 1 drivers
v0x562b8c18bb90_0 .net "cout", 0 0, L_0x562b8d1dff50;  alias, 1 drivers
v0x562b8c18afc0_0 .net "cout1", 0 0, L_0x562b8d1dfcf0;  1 drivers
v0x562b8c18b060_0 .net "cout2", 0 0, L_0x562b8d1dfec0;  1 drivers
v0x562b8c18a640_0 .net "s1", 0 0, L_0x562b8d1dfc60;  1 drivers
S_0x562b8cb7a460 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb7cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dfc60 .functor XOR 1, L_0x562b8d1dffe0, L_0x562b8d1e0110, C4<0>, C4<0>;
L_0x562b8d1dfcf0 .functor AND 1, L_0x562b8d1dffe0, L_0x562b8d1e0110, C4<1>, C4<1>;
v0x562b8c191c80_0 .net "S", 0 0, L_0x562b8d1dfc60;  alias, 1 drivers
v0x562b8c1918d0_0 .net "a", 0 0, L_0x562b8d1dffe0;  alias, 1 drivers
v0x562b8c191990_0 .net "b", 0 0, L_0x562b8d1e0110;  alias, 1 drivers
v0x562b8c190d00_0 .net "cout", 0 0, L_0x562b8d1dfcf0;  alias, 1 drivers
S_0x562b8cb748c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb7cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dfd80 .functor XOR 1, L_0x562b8d1df7a0, L_0x562b8d1dfc60, C4<0>, C4<0>;
L_0x562b8d1dfec0 .functor AND 1, L_0x562b8d1df7a0, L_0x562b8d1dfc60, C4<1>, C4<1>;
v0x562b8c190380_0 .net "S", 0 0, L_0x562b8d1dfd80;  alias, 1 drivers
v0x562b8c18ff80_0 .net "a", 0 0, L_0x562b8d1df7a0;  alias, 1 drivers
v0x562b8c190040_0 .net "b", 0 0, L_0x562b8d1dfc60;  alias, 1 drivers
v0x562b8c18f8c0_0 .net "cout", 0 0, L_0x562b8d1dfec0;  alias, 1 drivers
S_0x562b8cb72190 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cb66af0;
 .timescale 0 0;
P_0x562b8c77ab30 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cb6fa60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb72190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e0490 .functor OR 1, L_0x562b8d1e02b0, L_0x562b8d1e0420, C4<0>, C4<0>;
v0x562b8c17f480_0 .net "S", 0 0, L_0x562b8d1e0320;  1 drivers
v0x562b8c17f540_0 .net "a", 0 0, L_0x562b8d1e0500;  1 drivers
v0x562b8c17eb00_0 .net "b", 0 0, L_0x562b8d1e0630;  1 drivers
v0x562b8c17e660_0 .net "cin", 0 0, L_0x562b8d1dff50;  alias, 1 drivers
v0x562b8c17cc20_0 .net "cout", 0 0, L_0x562b8d1e0490;  alias, 1 drivers
v0x562b8c17bf60_0 .net "cout1", 0 0, L_0x562b8d1e02b0;  1 drivers
v0x562b8c17c000_0 .net "cout2", 0 0, L_0x562b8d1e0420;  1 drivers
v0x562b8c17b5e0_0 .net "s1", 0 0, L_0x562b8d1e0240;  1 drivers
S_0x562b8cb5e740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb6fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e0240 .functor XOR 1, L_0x562b8d1e0500, L_0x562b8d1e0630, C4<0>, C4<0>;
L_0x562b8d1e02b0 .functor AND 1, L_0x562b8d1e0500, L_0x562b8d1e0630, C4<1>, C4<1>;
v0x562b8c18a1a0_0 .net "S", 0 0, L_0x562b8d1e0240;  alias, 1 drivers
v0x562b8c182ed0_0 .net "a", 0 0, L_0x562b8d1e0500;  alias, 1 drivers
v0x562b8c182f90_0 .net "b", 0 0, L_0x562b8d1e0630;  alias, 1 drivers
v0x562b8c17dd30_0 .net "cout", 0 0, L_0x562b8d1e02b0;  alias, 1 drivers
S_0x562b8cb5c010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb6fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e0320 .functor XOR 1, L_0x562b8d1dff50, L_0x562b8d1e0240, C4<0>, C4<0>;
L_0x562b8d1e0420 .functor AND 1, L_0x562b8d1dff50, L_0x562b8d1e0240, C4<1>, C4<1>;
v0x562b8c181370_0 .net "S", 0 0, L_0x562b8d1e0320;  alias, 1 drivers
v0x562b8c17e0c0_0 .net "a", 0 0, L_0x562b8d1dff50;  alias, 1 drivers
v0x562b8c17e180_0 .net "b", 0 0, L_0x562b8d1e0240;  alias, 1 drivers
v0x562b8c180ba0_0 .net "cout", 0 0, L_0x562b8d1e0420;  alias, 1 drivers
S_0x562b8cb598e0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c1d8d80 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1db050 .functor NOT 2, L_0x562b8d1daf90, C4<00>, C4<00>, C4<00>;
v0x562b8c164b00_0 .net "cout", 0 0, L_0x562b8d1dc240;  1 drivers
v0x562b8c164180_0 .net "i", 1 0, L_0x562b8d1daf90;  alias, 1 drivers
v0x562b8c163ce0_0 .net "o", 1 0, L_0x562b8d1dc110;  alias, 1 drivers
v0x562b8c124310_0 .net "temp2", 1 0, L_0x562b8d1db050;  1 drivers
S_0x562b8cb3b2f0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cb598e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4017c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70df8f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1dc1b0 .functor BUFZ 1, L_0x7f38f70df8f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1dc240 .functor BUFZ 1, L_0x562b8d1dbd20, C4<0>, C4<0>, C4<0>;
v0x562b8c166ac0_0 .net "S", 1 0, L_0x562b8d1dc110;  alias, 1 drivers
v0x562b8c166b80_0 .net "a", 1 0, L_0x562b8d1db050;  alias, 1 drivers
L_0x7f38f70df8b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c166370_0 .net "b", 1 0, L_0x7f38f70df8b0;  1 drivers
v0x562b8c166430 .array "carry", 0 2;
v0x562b8c166430_0 .net v0x562b8c166430 0, 0 0, L_0x562b8d1dc1b0; 1 drivers
v0x562b8c166430_1 .net v0x562b8c166430 1, 0 0, L_0x562b8d1db670; 1 drivers
v0x562b8c166430_2 .net v0x562b8c166430 2, 0 0, L_0x562b8d1dbd20; 1 drivers
v0x562b8c165a80_0 .net "cin", 0 0, L_0x7f38f70df8f8;  1 drivers
v0x562b8c1656d0_0 .net "cout", 0 0, L_0x562b8d1dc240;  alias, 1 drivers
L_0x562b8d1db7b0 .part L_0x562b8d1db050, 0, 1;
L_0x562b8d1db900 .part L_0x7f38f70df8b0, 0, 1;
L_0x562b8d1dbe20 .part L_0x562b8d1db050, 1, 1;
L_0x562b8d1dbfe0 .part L_0x7f38f70df8b0, 1, 1;
L_0x562b8d1dc110 .concat8 [ 1 1 0 0], L_0x562b8d1db3c0, L_0x562b8d1dbb50;
S_0x562b8cb53d40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cb3b2f0;
 .timescale 0 0;
P_0x562b8c401100 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cb51610 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb53d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1db670 .functor OR 1, L_0x562b8d1db2e0, L_0x562b8d1db550, C4<0>, C4<0>;
v0x562b8c177010_0 .net "S", 0 0, L_0x562b8d1db3c0;  1 drivers
v0x562b8c1770d0_0 .net "a", 0 0, L_0x562b8d1db7b0;  1 drivers
v0x562b8c1755d0_0 .net "b", 0 0, L_0x562b8d1db900;  1 drivers
v0x562b8c174910_0 .net "cin", 0 0, L_0x562b8d1dc1b0;  alias, 1 drivers
v0x562b8c173f90_0 .net "cout", 0 0, L_0x562b8d1db670;  alias, 1 drivers
v0x562b8c1698e0_0 .net "cout1", 0 0, L_0x562b8d1db2e0;  1 drivers
v0x562b8c169980_0 .net "cout2", 0 0, L_0x562b8d1db550;  1 drivers
v0x562b8c16ff30_0 .net "s1", 0 0, L_0x562b8d1db1e0;  1 drivers
S_0x562b8cb4eee0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb51610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1db1e0 .functor XOR 1, L_0x562b8d1db7b0, L_0x562b8d1db900, C4<0>, C4<0>;
L_0x562b8d1db2e0 .functor AND 1, L_0x562b8d1db7b0, L_0x562b8d1db900, C4<1>, C4<1>;
v0x562b8c179d20_0 .net "S", 0 0, L_0x562b8d1db1e0;  alias, 1 drivers
v0x562b8c179dc0_0 .net "a", 0 0, L_0x562b8d1db7b0;  alias, 1 drivers
v0x562b8c176a70_0 .net "b", 0 0, L_0x562b8d1db900;  alias, 1 drivers
v0x562b8c176b10_0 .net "cout", 0 0, L_0x562b8d1db2e0;  alias, 1 drivers
S_0x562b8cb47a10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb51610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1db3c0 .functor XOR 1, L_0x562b8d1dc1b0, L_0x562b8d1db1e0, C4<0>, C4<0>;
L_0x562b8d1db550 .functor AND 1, L_0x562b8d1dc1b0, L_0x562b8d1db1e0, C4<1>, C4<1>;
v0x562b8c179550_0 .net "S", 0 0, L_0x562b8d1db3c0;  alias, 1 drivers
v0x562b8c179610_0 .net "a", 0 0, L_0x562b8d1dc1b0;  alias, 1 drivers
v0x562b8c177e30_0 .net "b", 0 0, L_0x562b8d1db1e0;  alias, 1 drivers
v0x562b8c1774b0_0 .net "cout", 0 0, L_0x562b8d1db550;  alias, 1 drivers
S_0x562b8cb41cd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cb3b2f0;
 .timescale 0 0;
P_0x562b8c3f2d20 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cb21ca0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb41cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1dbd20 .functor OR 1, L_0x562b8d1dbac0, L_0x562b8d1dbc90, C4<0>, C4<0>;
v0x562b8c16bb60_0 .net "S", 0 0, L_0x562b8d1dbb50;  1 drivers
v0x562b8c16bc20_0 .net "a", 0 0, L_0x562b8d1dbe20;  1 drivers
v0x562b8c16af90_0 .net "b", 0 0, L_0x562b8d1dbfe0;  1 drivers
v0x562b8c16a610_0 .net "cin", 0 0, L_0x562b8d1db670;  alias, 1 drivers
v0x562b8c16a6b0_0 .net "cout", 0 0, L_0x562b8d1dbd20;  alias, 1 drivers
v0x562b8c16a170_0 .net "cout1", 0 0, L_0x562b8d1dbac0;  1 drivers
v0x562b8c16a210_0 .net "cout2", 0 0, L_0x562b8d1dbc90;  1 drivers
v0x562b8c167440_0 .net "s1", 0 0, L_0x562b8d1dba30;  1 drivers
S_0x562b8cb1b960 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb21ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dba30 .functor XOR 1, L_0x562b8d1dbe20, L_0x562b8d1dbfe0, C4<0>, C4<0>;
L_0x562b8d1dbac0 .functor AND 1, L_0x562b8d1dbe20, L_0x562b8d1dbfe0, C4<1>, C4<1>;
v0x562b8c169c70_0 .net "S", 0 0, L_0x562b8d1dba30;  alias, 1 drivers
v0x562b8c169d10_0 .net "a", 0 0, L_0x562b8d1dbe20;  alias, 1 drivers
v0x562b8c16f800_0 .net "b", 0 0, L_0x562b8d1dbfe0;  alias, 1 drivers
v0x562b8c16f8a0_0 .net "cout", 0 0, L_0x562b8d1dbac0;  alias, 1 drivers
S_0x562b8cb08260 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb21ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1dbb50 .functor XOR 1, L_0x562b8d1db670, L_0x562b8d1dba30, C4<0>, C4<0>;
L_0x562b8d1dbc90 .functor AND 1, L_0x562b8d1db670, L_0x562b8d1dba30, C4<1>, C4<1>;
v0x562b8c16d780_0 .net "S", 0 0, L_0x562b8d1dbb50;  alias, 1 drivers
v0x562b8c16d840_0 .net "a", 0 0, L_0x562b8d1db670;  alias, 1 drivers
v0x562b8c16ce00_0 .net "b", 0 0, L_0x562b8d1dba30;  alias, 1 drivers
v0x562b8c16bf10_0 .net "cout", 0 0, L_0x562b8d1dbc90;  alias, 1 drivers
S_0x562b8cb05b30 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cbbf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c3decb0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d1e21f0 .functor BUFZ 1, L_0x562b8d1e0870, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e22f0 .functor BUFZ 1, L_0x562b8d1e1df0, C4<0>, C4<0>, C4<0>;
v0x562b8c13c690_0 .net "S", 3 0, L_0x562b8d1e20c0;  alias, 1 drivers
v0x562b8c13b7a0_0 .net "a", 3 0, L_0x562b8d1e0760;  alias, 1 drivers
v0x562b8c13b860_0 .net "b", 3 0, L_0x562b8d1dea30;  alias, 1 drivers
v0x562b8c13b3f0 .array "carry", 0 4;
v0x562b8c13b3f0_0 .net v0x562b8c13b3f0 0, 0 0, L_0x562b8d1e21f0; 1 drivers
v0x562b8c13b3f0_1 .net v0x562b8c13b3f0 1, 0 0, L_0x562b8d1e0bc0; 1 drivers
v0x562b8c13b3f0_2 .net v0x562b8c13b3f0 2, 0 0, L_0x562b8d1e1200; 1 drivers
v0x562b8c13b3f0_3 .net v0x562b8c13b3f0 3, 0 0, L_0x562b8d1e1840; 1 drivers
v0x562b8c13b3f0_4 .net v0x562b8c13b3f0 4, 0 0, L_0x562b8d1e1df0; 1 drivers
v0x562b8c13a820_0 .net "cin", 0 0, L_0x562b8d1e0870;  alias, 1 drivers
v0x562b8c139ea0_0 .net "cout", 0 0, L_0x562b8d1e22f0;  alias, 1 drivers
L_0x562b8d1e0cc0 .part L_0x562b8d1e0760, 0, 1;
L_0x562b8d1e0e80 .part L_0x562b8d1dea30, 0, 1;
L_0x562b8d1e1300 .part L_0x562b8d1e0760, 1, 1;
L_0x562b8d1e1430 .part L_0x562b8d1dea30, 1, 1;
L_0x562b8d1e1940 .part L_0x562b8d1e0760, 2, 1;
L_0x562b8d1e1a70 .part L_0x562b8d1dea30, 2, 1;
L_0x562b8d1e1e60 .part L_0x562b8d1e0760, 3, 1;
L_0x562b8d1e1f90 .part L_0x562b8d1dea30, 3, 1;
L_0x562b8d1e20c0 .concat8 [ 1 1 1 1], L_0x562b8d1e09c0, L_0x562b8d1e1090, L_0x562b8d1e16d0, L_0x562b8d1e1c80;
S_0x562b8cb03400 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cb05b30;
 .timescale 0 0;
P_0x562b8c3dae10 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cae4e10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb03400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e0bc0 .functor OR 1, L_0x562b8d1e0950, L_0x562b8d1e0ac0, C4<0>, C4<0>;
v0x562b8c139740_0 .net "S", 0 0, L_0x562b8d1e09c0;  1 drivers
v0x562b8c139800_0 .net "a", 0 0, L_0x562b8d1e0cc0;  1 drivers
v0x562b8c12b960_0 .net "b", 0 0, L_0x562b8d1e0e80;  1 drivers
v0x562b8c11bae0_0 .net "cin", 0 0, L_0x562b8d1e21f0;  alias, 1 drivers
v0x562b8c155df0_0 .net "cout", 0 0, L_0x562b8d1e0bc0;  alias, 1 drivers
v0x562b8c153d40_0 .net "cout1", 0 0, L_0x562b8d1e0950;  1 drivers
v0x562b8c153de0_0 .net "cout2", 0 0, L_0x562b8d1e0ac0;  1 drivers
v0x562b8c1533c0_0 .net "s1", 0 0, L_0x562b8d1e08e0;  1 drivers
S_0x562b8cafd860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cae4e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e08e0 .functor XOR 1, L_0x562b8d1e0cc0, L_0x562b8d1e0e80, C4<0>, C4<0>;
L_0x562b8d1e0950 .functor AND 1, L_0x562b8d1e0cc0, L_0x562b8d1e0e80, C4<1>, C4<1>;
v0x562b8c11d3b0_0 .net "S", 0 0, L_0x562b8d1e08e0;  alias, 1 drivers
v0x562b8c11d450_0 .net "a", 0 0, L_0x562b8d1e0cc0;  alias, 1 drivers
v0x562b8c11cfd0_0 .net "b", 0 0, L_0x562b8d1e0e80;  alias, 1 drivers
v0x562b8c11d070_0 .net "cout", 0 0, L_0x562b8d1e0950;  alias, 1 drivers
S_0x562b8cafb130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cae4e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e09c0 .functor XOR 1, L_0x562b8d1e21f0, L_0x562b8d1e08e0, C4<0>, C4<0>;
L_0x562b8d1e0ac0 .functor AND 1, L_0x562b8d1e21f0, L_0x562b8d1e08e0, C4<1>, C4<1>;
v0x562b8c14b750_0 .net "S", 0 0, L_0x562b8d1e09c0;  alias, 1 drivers
v0x562b8c14b810_0 .net "a", 0 0, L_0x562b8d1e21f0;  alias, 1 drivers
v0x562b8c140930_0 .net "b", 0 0, L_0x562b8d1e08e0;  alias, 1 drivers
v0x562b8c13f6f0_0 .net "cout", 0 0, L_0x562b8d1e0ac0;  alias, 1 drivers
S_0x562b8caf8a00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cb05b30;
 .timescale 0 0;
P_0x562b8c448480 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8caf1530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8caf8a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e1200 .functor OR 1, L_0x562b8d1e1020, L_0x562b8d1e1190, C4<0>, C4<0>;
v0x562b8c14d2c0_0 .net "S", 0 0, L_0x562b8d1e1090;  1 drivers
v0x562b8c14d380_0 .net "a", 0 0, L_0x562b8d1e1300;  1 drivers
v0x562b8c14c6f0_0 .net "b", 0 0, L_0x562b8d1e1430;  1 drivers
v0x562b8c14beb0_0 .net "cin", 0 0, L_0x562b8d1e0bc0;  alias, 1 drivers
v0x562b8c14bf50_0 .net "cout", 0 0, L_0x562b8d1e1200;  alias, 1 drivers
v0x562b8c14bab0_0 .net "cout1", 0 0, L_0x562b8d1e1020;  1 drivers
v0x562b8c14bb50_0 .net "cout2", 0 0, L_0x562b8d1e1190;  1 drivers
v0x562b8c133130_0 .net "s1", 0 0, L_0x562b8d1e0fb0;  1 drivers
S_0x562b8caeb7f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8caf1530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e0fb0 .functor XOR 1, L_0x562b8d1e1300, L_0x562b8d1e1430, C4<0>, C4<0>;
L_0x562b8d1e1020 .functor AND 1, L_0x562b8d1e1300, L_0x562b8d1e1430, C4<1>, C4<1>;
v0x562b8c151610_0 .net "S", 0 0, L_0x562b8d1e0fb0;  alias, 1 drivers
v0x562b8c1516b0_0 .net "a", 0 0, L_0x562b8d1e1300;  alias, 1 drivers
v0x562b8c150c90_0 .net "b", 0 0, L_0x562b8d1e1430;  alias, 1 drivers
v0x562b8c150d30_0 .net "cout", 0 0, L_0x562b8d1e1020;  alias, 1 drivers
S_0x562b8cacc7c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8caf1530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e1090 .functor XOR 1, L_0x562b8d1e0bc0, L_0x562b8d1e0fb0, C4<0>, C4<0>;
L_0x562b8d1e1190 .functor AND 1, L_0x562b8d1e0bc0, L_0x562b8d1e0fb0, C4<1>, C4<1>;
v0x562b8c14eee0_0 .net "S", 0 0, L_0x562b8d1e1090;  alias, 1 drivers
v0x562b8c14efa0_0 .net "a", 0 0, L_0x562b8d1e0bc0;  alias, 1 drivers
v0x562b8c14e560_0 .net "b", 0 0, L_0x562b8d1e0fb0;  alias, 1 drivers
v0x562b8c14d670_0 .net "cout", 0 0, L_0x562b8d1e1190;  alias, 1 drivers
S_0x562b8caca090 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cb05b30;
 .timescale 0 0;
P_0x562b8c6076a0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cac7960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8caca090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e1840 .functor OR 1, L_0x562b8d1e1660, L_0x562b8d1e17d0, C4<0>, C4<0>;
v0x562b8c12e100_0 .net "S", 0 0, L_0x562b8d1e16d0;  1 drivers
v0x562b8c12e1c0_0 .net "a", 0 0, L_0x562b8d1e1940;  1 drivers
v0x562b8c12d780_0 .net "b", 0 0, L_0x562b8d1e1a70;  1 drivers
v0x562b8c12d2e0_0 .net "cin", 0 0, L_0x562b8d1e1200;  alias, 1 drivers
v0x562b8c12d380_0 .net "cout", 0 0, L_0x562b8d1e1840;  alias, 1 drivers
v0x562b8c149340_0 .net "cout1", 0 0, L_0x562b8d1e1660;  1 drivers
v0x562b8c1493e0_0 .net "cout2", 0 0, L_0x562b8d1e17d0;  1 drivers
v0x562b8c1489c0_0 .net "s1", 0 0, L_0x562b8d1e15f0;  1 drivers
S_0x562b8caa9370 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cac7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e15f0 .functor XOR 1, L_0x562b8d1e1940, L_0x562b8d1e1a70, C4<0>, C4<0>;
L_0x562b8d1e1660 .functor AND 1, L_0x562b8d1e1940, L_0x562b8d1e1a70, C4<1>, C4<1>;
v0x562b8c132a00_0 .net "S", 0 0, L_0x562b8d1e15f0;  alias, 1 drivers
v0x562b8c132aa0_0 .net "a", 0 0, L_0x562b8d1e1940;  alias, 1 drivers
v0x562b8c1308f0_0 .net "b", 0 0, L_0x562b8d1e1a70;  alias, 1 drivers
v0x562b8c130990_0 .net "cout", 0 0, L_0x562b8d1e1660;  alias, 1 drivers
S_0x562b8cac1dc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cac7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e16d0 .functor XOR 1, L_0x562b8d1e1200, L_0x562b8d1e15f0, C4<0>, C4<0>;
L_0x562b8d1e17d0 .functor AND 1, L_0x562b8d1e1200, L_0x562b8d1e15f0, C4<1>, C4<1>;
v0x562b8c12ff70_0 .net "S", 0 0, L_0x562b8d1e16d0;  alias, 1 drivers
v0x562b8c130030_0 .net "a", 0 0, L_0x562b8d1e1200;  alias, 1 drivers
v0x562b8c12f080_0 .net "b", 0 0, L_0x562b8d1e15f0;  alias, 1 drivers
v0x562b8c12ecd0_0 .net "cout", 0 0, L_0x562b8d1e17d0;  alias, 1 drivers
S_0x562b8cabf690 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cb05b30;
 .timescale 0 0;
P_0x562b8c3c30d0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cabcf60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cabf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e1df0 .functor OR 1, L_0x562b8d1e1c10, L_0x562b8d1e1d80, C4<0>, C4<0>;
v0x562b8c1428c0_0 .net "S", 0 0, L_0x562b8d1e1c80;  1 drivers
v0x562b8c142980_0 .net "a", 0 0, L_0x562b8d1e1e60;  1 drivers
v0x562b8c141cf0_0 .net "b", 0 0, L_0x562b8d1e1f90;  1 drivers
v0x562b8c141370_0 .net "cin", 0 0, L_0x562b8d1e1840;  alias, 1 drivers
v0x562b8c140ed0_0 .net "cout", 0 0, L_0x562b8d1e1df0;  alias, 1 drivers
v0x562b8c13f120_0 .net "cout1", 0 0, L_0x562b8d1e1c10;  1 drivers
v0x562b8c13f1c0_0 .net "cout2", 0 0, L_0x562b8d1e1d80;  1 drivers
v0x562b8c13d010_0 .net "s1", 0 0, L_0x562b8d1e1ba0;  1 drivers
S_0x562b8cab5a90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cabcf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e1ba0 .functor XOR 1, L_0x562b8d1e1e60, L_0x562b8d1e1f90, C4<0>, C4<0>;
L_0x562b8d1e1c10 .functor AND 1, L_0x562b8d1e1e60, L_0x562b8d1e1f90, C4<1>, C4<1>;
v0x562b8c146c10_0 .net "S", 0 0, L_0x562b8d1e1ba0;  alias, 1 drivers
v0x562b8c146cb0_0 .net "a", 0 0, L_0x562b8d1e1e60;  alias, 1 drivers
v0x562b8c146290_0 .net "b", 0 0, L_0x562b8d1e1f90;  alias, 1 drivers
v0x562b8c146330_0 .net "cout", 0 0, L_0x562b8d1e1c10;  alias, 1 drivers
S_0x562b8caafd50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cabcf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e1c80 .functor XOR 1, L_0x562b8d1e1840, L_0x562b8d1e1ba0, C4<0>, C4<0>;
L_0x562b8d1e1d80 .functor AND 1, L_0x562b8d1e1840, L_0x562b8d1e1ba0, C4<1>, C4<1>;
v0x562b8c1444e0_0 .net "S", 0 0, L_0x562b8d1e1c80;  alias, 1 drivers
v0x562b8c144580_0 .net "a", 0 0, L_0x562b8d1e1840;  alias, 1 drivers
v0x562b8c143b60_0 .net "b", 0 0, L_0x562b8d1e1ba0;  alias, 1 drivers
v0x562b8c142c70_0 .net "cout", 0 0, L_0x562b8d1e1d80;  alias, 1 drivers
S_0x562b8cb14750 .scope module, "ins2" "subtractor_Nbit" 3 107, 3 35 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c3b6ce0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d1e53b0 .functor NOT 2, L_0x562b8d1e6710, C4<00>, C4<00>, C4<00>;
L_0x7f38f70dfc58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e54c0 .functor BUFZ 1, L_0x7f38f70dfc58, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e5660 .functor NOT 1, L_0x562b8d1e5530, C4<0>, C4<0>, C4<0>;
v0x562b8c106250_0 .net "D", 1 0, L_0x562b8d1e5310;  alias, 1 drivers
v0x562b8c1058d0_0 .net *"_ivl_21", 0 0, L_0x562b8d1e54c0;  1 drivers
v0x562b8c105990_0 .net "a", 1 0, L_0x562b8d1e6670;  1 drivers
v0x562b8c105430_0 .net "abs_D", 1 0, L_0x562b8d1e6540;  alias, 1 drivers
v0x562b8c1054f0_0 .net "b", 1 0, L_0x562b8d1e6710;  1 drivers
v0x562b8c103680_0 .net "b_comp", 1 0, L_0x562b8d1e53b0;  1 drivers
v0x562b8c101570_0 .net "carry", 2 0, L_0x562b8d1e5420;  1 drivers
v0x562b8c100bf0_0 .net "cin", 0 0, L_0x7f38f70dfc58;  1 drivers
v0x562b8c100cb0_0 .net "is_pos", 0 0, L_0x562b8d1e5530;  1 drivers
v0x562b8c0ffd00_0 .net "negative", 0 0, L_0x562b8d1e5660;  alias, 1 drivers
v0x562b8c0ffda0_0 .net "twos", 1 0, L_0x562b8d1e63c0;  1 drivers
L_0x562b8d1e4930 .part L_0x562b8d1e6670, 0, 1;
L_0x562b8d1e4a60 .part L_0x562b8d1e53b0, 0, 1;
L_0x562b8d1e4b90 .part L_0x562b8d1e5420, 0, 1;
L_0x562b8d1e4f80 .part L_0x562b8d1e6670, 1, 1;
L_0x562b8d1e50b0 .part L_0x562b8d1e53b0, 1, 1;
L_0x562b8d1e51e0 .part L_0x562b8d1e5420, 1, 1;
L_0x562b8d1e5310 .concat8 [ 1 1 0 0], L_0x562b8d1e4750, L_0x562b8d1e4da0;
L_0x562b8d1e5420 .concat8 [ 1 1 1 0], L_0x562b8d1e54c0, L_0x562b8d1e48c0, L_0x562b8d1e4f10;
L_0x562b8d1e5530 .part L_0x562b8d1e5420, 2, 1;
L_0x562b8d1e6540 .functor MUXZ 2, L_0x562b8d1e63c0, L_0x562b8d1e5310, L_0x562b8d1e5530, C4<>;
S_0x562b8cb0e410 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cb14750;
 .timescale 0 0;
P_0x562b8c3b1500 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ca8fe60 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cb0e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e48c0 .functor OR 1, L_0x562b8d1e46e0, L_0x562b8d1e4850, C4<0>, C4<0>;
v0x562b8c121950_0 .net "S", 0 0, L_0x562b8d1e4750;  1 drivers
v0x562b8c1219f0_0 .net "a", 0 0, L_0x562b8d1e4930;  1 drivers
v0x562b8c120fd0_0 .net "b", 0 0, L_0x562b8d1e4a60;  1 drivers
v0x562b8c120b30_0 .net "cin", 0 0, L_0x562b8d1e4b90;  1 drivers
v0x562b8c11f0f0_0 .net "cout", 0 0, L_0x562b8d1e48c0;  1 drivers
v0x562b8c11e430_0 .net "cout1", 0 0, L_0x562b8d1e46e0;  1 drivers
v0x562b8c11e4d0_0 .net "cout2", 0 0, L_0x562b8d1e4850;  1 drivers
v0x562b8c11dab0_0 .net "s1", 0 0, L_0x562b8d1e4670;  1 drivers
S_0x562b8ca8d730 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca8fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e4670 .functor XOR 1, L_0x562b8d1e4930, L_0x562b8d1e4a60, C4<0>, C4<0>;
L_0x562b8d1e46e0 .functor AND 1, L_0x562b8d1e4930, L_0x562b8d1e4a60, C4<1>, C4<1>;
v0x562b8c11b590_0 .net "S", 0 0, L_0x562b8d1e4670;  alias, 1 drivers
v0x562b8c120200_0 .net "a", 0 0, L_0x562b8d1e4930;  alias, 1 drivers
v0x562b8c1202a0_0 .net "b", 0 0, L_0x562b8d1e4a60;  alias, 1 drivers
v0x562b8c123840_0 .net "cout", 0 0, L_0x562b8d1e46e0;  alias, 1 drivers
S_0x562b8ca8b000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca8fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e4750 .functor XOR 1, L_0x562b8d1e4b90, L_0x562b8d1e4670, C4<0>, C4<0>;
L_0x562b8d1e4850 .functor AND 1, L_0x562b8d1e4b90, L_0x562b8d1e4670, C4<1>, C4<1>;
v0x562b8c120590_0 .net "S", 0 0, L_0x562b8d1e4750;  alias, 1 drivers
v0x562b8c120650_0 .net "a", 0 0, L_0x562b8d1e4b90;  alias, 1 drivers
v0x562b8c123070_0 .net "b", 0 0, L_0x562b8d1e4670;  alias, 1 drivers
v0x562b8c123110_0 .net "cout", 0 0, L_0x562b8d1e4850;  alias, 1 drivers
S_0x562b8ca85000 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cb14750;
 .timescale 0 0;
P_0x562b8c391d60 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8ca615c0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ca85000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e4f10 .functor OR 1, L_0x562b8d1e4d30, L_0x562b8d1e4ea0, C4<0>, C4<0>;
v0x562b8c103c50_0 .net "S", 0 0, L_0x562b8d1e4da0;  1 drivers
v0x562b8c103d10_0 .net "a", 0 0, L_0x562b8d1e4f80;  1 drivers
v0x562b8c0fdca0_0 .net "b", 0 0, L_0x562b8d1e50b0;  1 drivers
v0x562b8c0efec0_0 .net "cin", 0 0, L_0x562b8d1e51e0;  1 drivers
v0x562b8c0e0040_0 .net "cout", 0 0, L_0x562b8d1e4f10;  1 drivers
v0x562b8c11a350_0 .net "cout1", 0 0, L_0x562b8d1e4d30;  1 drivers
v0x562b8c11a3f0_0 .net "cout2", 0 0, L_0x562b8d1e4ea0;  1 drivers
v0x562b8c1182a0_0 .net "s1", 0 0, L_0x562b8d1e4cc0;  1 drivers
S_0x562b8ca5ee90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca615c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e4cc0 .functor XOR 1, L_0x562b8d1e4f80, L_0x562b8d1e50b0, C4<0>, C4<0>;
L_0x562b8d1e4d30 .functor AND 1, L_0x562b8d1e4f80, L_0x562b8d1e50b0, C4<1>, C4<1>;
v0x562b8c0e8870_0 .net "S", 0 0, L_0x562b8d1e4cc0;  alias, 1 drivers
v0x562b8c0e8910_0 .net "a", 0 0, L_0x562b8d1e4f80;  alias, 1 drivers
v0x562b8c0e1910_0 .net "b", 0 0, L_0x562b8d1e50b0;  alias, 1 drivers
v0x562b8c0e19b0_0 .net "cout", 0 0, L_0x562b8d1e4d30;  alias, 1 drivers
S_0x562b8ca5c760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca615c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e4da0 .functor XOR 1, L_0x562b8d1e51e0, L_0x562b8d1e4cc0, C4<0>, C4<0>;
L_0x562b8d1e4ea0 .functor AND 1, L_0x562b8d1e51e0, L_0x562b8d1e4cc0, C4<1>, C4<1>;
v0x562b8c0e1530_0 .net "S", 0 0, L_0x562b8d1e4da0;  alias, 1 drivers
v0x562b8c0e15d0_0 .net "a", 0 0, L_0x562b8d1e51e0;  alias, 1 drivers
v0x562b8c10fcb0_0 .net "b", 0 0, L_0x562b8d1e4cc0;  alias, 1 drivers
v0x562b8c104e90_0 .net "cout", 0 0, L_0x562b8d1e4ea0;  alias, 1 drivers
S_0x562b8ca5a030 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cb14750;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c3828c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1e56d0 .functor NOT 2, L_0x562b8d1e5310, C4<00>, C4<00>, C4<00>;
v0x562b8c1080c0_0 .net "cout", 0 0, L_0x562b8d1e64d0;  1 drivers
v0x562b8c1071d0_0 .net "i", 1 0, L_0x562b8d1e5310;  alias, 1 drivers
v0x562b8c107290_0 .net "o", 1 0, L_0x562b8d1e63c0;  alias, 1 drivers
v0x562b8c106e20_0 .net "temp2", 1 0, L_0x562b8d1e56d0;  1 drivers
S_0x562b8ca57900 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ca5a030;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c379a50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dfc10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e6460 .functor BUFZ 1, L_0x7f38f70dfc10, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e64d0 .functor BUFZ 1, L_0x562b8d1e6060, C4<0>, C4<0>, C4<0>;
v0x562b8c10cf20_0 .net "S", 1 0, L_0x562b8d1e63c0;  alias, 1 drivers
v0x562b8c10cfe0_0 .net "a", 1 0, L_0x562b8d1e56d0;  alias, 1 drivers
L_0x7f38f70dfbc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c10b170_0 .net "b", 1 0, L_0x7f38f70dfbc8;  1 drivers
v0x562b8c10b230 .array "carry", 0 2;
v0x562b8c10b230_0 .net v0x562b8c10b230 0, 0 0, L_0x562b8d1e6460; 1 drivers
v0x562b8c10b230_1 .net v0x562b8c10b230 1, 0 0, L_0x562b8d1e5ab0; 1 drivers
v0x562b8c10b230_2 .net v0x562b8c10b230 2, 0 0, L_0x562b8d1e6060; 1 drivers
v0x562b8c10a7f0_0 .net "cin", 0 0, L_0x7f38f70dfc10;  1 drivers
v0x562b8c108a40_0 .net "cout", 0 0, L_0x562b8d1e64d0;  alias, 1 drivers
L_0x562b8d1e5bb0 .part L_0x562b8d1e56d0, 0, 1;
L_0x562b8d1e5ce0 .part L_0x7f38f70dfbc8, 0, 1;
L_0x562b8d1e60d0 .part L_0x562b8d1e56d0, 1, 1;
L_0x562b8d1e6290 .part L_0x7f38f70dfbc8, 1, 1;
L_0x562b8d1e63c0 .concat8 [ 1 1 0 0], L_0x562b8d1e58b0, L_0x562b8d1e5ef0;
S_0x562b8ca551d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca57900;
 .timescale 0 0;
P_0x562b8c3724c0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca52aa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca551d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e5ab0 .functor OR 1, L_0x562b8d1e5840, L_0x562b8d1e59b0, C4<0>, C4<0>;
v0x562b8c111bd0_0 .net "S", 0 0, L_0x562b8d1e58b0;  1 drivers
v0x562b8c111c90_0 .net "a", 0 0, L_0x562b8d1e5bb0;  1 drivers
v0x562b8c111820_0 .net "b", 0 0, L_0x562b8d1e5ce0;  1 drivers
v0x562b8c110c50_0 .net "cin", 0 0, L_0x562b8d1e6460;  alias, 1 drivers
v0x562b8c110410_0 .net "cout", 0 0, L_0x562b8d1e5ab0;  alias, 1 drivers
v0x562b8c110010_0 .net "cout1", 0 0, L_0x562b8d1e5840;  1 drivers
v0x562b8c1100b0_0 .net "cout2", 0 0, L_0x562b8d1e59b0;  1 drivers
v0x562b8c0f7690_0 .net "s1", 0 0, L_0x562b8d1e57d0;  1 drivers
S_0x562b8ca21350 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca52aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e57d0 .functor XOR 1, L_0x562b8d1e5bb0, L_0x562b8d1e5ce0, C4<0>, C4<0>;
L_0x562b8d1e5840 .functor AND 1, L_0x562b8d1e5bb0, L_0x562b8d1e5ce0, C4<1>, C4<1>;
v0x562b8c117920_0 .net "S", 0 0, L_0x562b8d1e57d0;  alias, 1 drivers
v0x562b8c1179c0_0 .net "a", 0 0, L_0x562b8d1e5bb0;  alias, 1 drivers
v0x562b8c115b70_0 .net "b", 0 0, L_0x562b8d1e5ce0;  alias, 1 drivers
v0x562b8c115c10_0 .net "cout", 0 0, L_0x562b8d1e5840;  alias, 1 drivers
S_0x562b8ca1ec20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca52aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e58b0 .functor XOR 1, L_0x562b8d1e6460, L_0x562b8d1e57d0, C4<0>, C4<0>;
L_0x562b8d1e59b0 .functor AND 1, L_0x562b8d1e6460, L_0x562b8d1e57d0, C4<1>, C4<1>;
v0x562b8c1151f0_0 .net "S", 0 0, L_0x562b8d1e58b0;  alias, 1 drivers
v0x562b8c1152b0_0 .net "a", 0 0, L_0x562b8d1e6460;  alias, 1 drivers
v0x562b8c113440_0 .net "b", 0 0, L_0x562b8d1e57d0;  alias, 1 drivers
v0x562b8c112ac0_0 .net "cout", 0 0, L_0x562b8d1e59b0;  alias, 1 drivers
S_0x562b8ca1c4f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ca57900;
 .timescale 0 0;
P_0x562b8c367470 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ca4d240 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca1c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e6060 .functor OR 1, L_0x562b8d1e5e80, L_0x562b8d1e5ff0, C4<0>, C4<0>;
v0x562b8c0f2660_0 .net "S", 0 0, L_0x562b8d1e5ef0;  1 drivers
v0x562b8c0f2720_0 .net "a", 0 0, L_0x562b8d1e60d0;  1 drivers
v0x562b8c0f1ce0_0 .net "b", 0 0, L_0x562b8d1e6290;  1 drivers
v0x562b8c0f1840_0 .net "cin", 0 0, L_0x562b8d1e5ab0;  alias, 1 drivers
v0x562b8c0f18e0_0 .net "cout", 0 0, L_0x562b8d1e6060;  alias, 1 drivers
v0x562b8c10f950_0 .net "cout1", 0 0, L_0x562b8d1e5e80;  1 drivers
v0x562b8c10f9f0_0 .net "cout2", 0 0, L_0x562b8d1e5ff0;  1 drivers
v0x562b8c10d8a0_0 .net "s1", 0 0, L_0x562b8d1e5e10;  1 drivers
S_0x562b8ca4ab10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca4d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e5e10 .functor XOR 1, L_0x562b8d1e60d0, L_0x562b8d1e6290, C4<0>, C4<0>;
L_0x562b8d1e5e80 .functor AND 1, L_0x562b8d1e60d0, L_0x562b8d1e6290, C4<1>, C4<1>;
v0x562b8c0f6f60_0 .net "S", 0 0, L_0x562b8d1e5e10;  alias, 1 drivers
v0x562b8c0f7000_0 .net "a", 0 0, L_0x562b8d1e60d0;  alias, 1 drivers
v0x562b8c0f4e50_0 .net "b", 0 0, L_0x562b8d1e6290;  alias, 1 drivers
v0x562b8c0f4ef0_0 .net "cout", 0 0, L_0x562b8d1e5e80;  alias, 1 drivers
S_0x562b8ca483e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca4d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e5ef0 .functor XOR 1, L_0x562b8d1e5ab0, L_0x562b8d1e5e10, C4<0>, C4<0>;
L_0x562b8d1e5ff0 .functor AND 1, L_0x562b8d1e5ab0, L_0x562b8d1e5e10, C4<1>, C4<1>;
v0x562b8c0f44d0_0 .net "S", 0 0, L_0x562b8d1e5ef0;  alias, 1 drivers
v0x562b8c0f4590_0 .net "a", 0 0, L_0x562b8d1e5ab0;  alias, 1 drivers
v0x562b8c0f35e0_0 .net "b", 0 0, L_0x562b8d1e5e10;  alias, 1 drivers
v0x562b8c0f3230_0 .net "cout", 0 0, L_0x562b8d1e5ff0;  alias, 1 drivers
S_0x562b8ca45cb0 .scope module, "ins3" "karatsuba_2" 3 108, 3 73 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d1ea630 .functor XOR 1, L_0x562b8d1e7800, L_0x562b8d1e89c0, C4<0>, C4<0>;
v0x562b8c0345d0_0 .net "X", 1 0, L_0x562b8d1e4370;  alias, 1 drivers
v0x562b8c0336e0_0 .net "Y", 1 0, L_0x562b8d1e6540;  alias, 1 drivers
v0x562b8c033330_0 .net "Z", 3 0, L_0x562b8d1eff20;  alias, 1 drivers
v0x562b8c032760_0 .net *"_ivl_20", 0 0, L_0x562b8d1ea630;  1 drivers
L_0x7f38f70e0000 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c032800_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e0000;  1 drivers
L_0x7f38f70e0048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c031f20_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e0048;  1 drivers
L_0x7f38f70e0090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c031fe0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e0090;  1 drivers
L_0x7f38f70e00d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c031b20_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e00d8;  1 drivers
v0x562b8c0191a0_0 .net "a", 0 0, L_0x562b8d1e7280;  1 drivers
v0x562b8c019240_0 .net "a_abs", 0 0, L_0x562b8d1e7f70;  1 drivers
v0x562b8c018a70_0 .net "b", 0 0, L_0x562b8d1e8440;  1 drivers
v0x562b8c018b10_0 .net "b_abs", 0 0, L_0x562b8d1e9130;  1 drivers
v0x562b8c016960_0 .net "c1", 0 0, L_0x562b8d1eb6f0;  1 drivers
v0x562b8c015fe0_0 .net "c2", 0 0, L_0x562b8d1ec620;  1 drivers
v0x562b8c016080_0 .net "c3", 0 0, L_0x562b8d1ee540;  1 drivers
v0x562b8c0150f0_0 .net "c4", 0 0, L_0x562b8d1f0150;  1 drivers
v0x562b8c015190_0 .net "neg_a", 0 0, L_0x562b8d1e7800;  1 drivers
v0x562b8c014170_0 .net "neg_b", 0 0, L_0x562b8d1e89c0;  1 drivers
v0x562b8c014210_0 .net "temp", 3 0, L_0x562b8d1ee430;  1 drivers
v0x562b8c0137f0_0 .net "term1", 3 0, L_0x562b8d1ec690;  1 drivers
v0x562b8c013890_0 .net "term2", 3 0, L_0x562b8d1ec730;  1 drivers
v0x562b8c013350_0 .net "term3", 3 0, L_0x562b8d1ec870;  1 drivers
v0x562b8c02f3b0_0 .net "z0", 1 0, L_0x562b8d1e6d60;  1 drivers
v0x562b8c02ea30_0 .net "z1", 1 0, L_0x562b8d1ec480;  1 drivers
v0x562b8c02ead0_0 .net "z1_1", 1 0, L_0x562b8d1ea6a0;  1 drivers
v0x562b8c02cc80_0 .net "z1_2", 1 0, L_0x562b8d1eb5e0;  1 drivers
v0x562b8c02c300_0 .net "z1_3", 1 0, L_0x562b8d1e9590;  1 drivers
v0x562b8c02a550_0 .net "z1_4", 1 0, L_0x562b8d1ea4b0;  1 drivers
v0x562b8c029bd0_0 .net "z2", 1 0, L_0x562b8d1e6900;  1 drivers
L_0x562b8d1e6a40 .part L_0x562b8d1e4370, 1, 1;
L_0x562b8d1e6bc0 .part L_0x562b8d1e6540, 1, 1;
L_0x562b8d1e6e50 .part L_0x562b8d1e4370, 0, 1;
L_0x562b8d1e6f40 .part L_0x562b8d1e6540, 0, 1;
L_0x562b8d1e8010 .part L_0x562b8d1e4370, 0, 1;
L_0x562b8d1e80b0 .part L_0x562b8d1e4370, 1, 1;
L_0x562b8d1e91d0 .part L_0x562b8d1e6540, 1, 1;
L_0x562b8d1e9270 .part L_0x562b8d1e6540, 0, 1;
L_0x562b8d1ea6a0 .functor MUXZ 2, L_0x562b8d1e9590, L_0x562b8d1ea4b0, L_0x562b8d1ea630, C4<>;
L_0x562b8d1ec690 .concat [ 2 2 0 0], L_0x562b8d1e6d60, L_0x7f38f70e0000;
L_0x562b8d1ec730 .concat [ 1 2 1 0], L_0x7f38f70e0090, L_0x562b8d1ec480, L_0x7f38f70e0048;
L_0x562b8d1ec870 .concat [ 2 2 0 0], L_0x7f38f70e00d8, L_0x562b8d1e6900;
S_0x562b8ca43580 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c332820 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1e7590 .functor NOT 1, L_0x562b8d1e80b0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dfdc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e76a0 .functor BUFZ 1, L_0x7f38f70dfdc0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e7800 .functor NOT 1, L_0x562b8d1e7760, C4<0>, C4<0>, C4<0>;
v0x562b8c0e4af0_0 .net "D", 0 0, L_0x562b8d1e7280;  alias, 1 drivers
v0x562b8c0e4bb0_0 .net *"_ivl_9", 0 0, L_0x562b8d1e76a0;  1 drivers
v0x562b8c0e75d0_0 .net "a", 0 0, L_0x562b8d1e8010;  1 drivers
v0x562b8c0e5eb0_0 .net "abs_D", 0 0, L_0x562b8d1e7f70;  alias, 1 drivers
v0x562b8c0e5530_0 .net "b", 0 0, L_0x562b8d1e80b0;  1 drivers
v0x562b8c0e5090_0 .net "b_comp", 0 0, L_0x562b8d1e7590;  1 drivers
v0x562b8c0e3650_0 .net "carry", 1 0, L_0x562b8d1e7600;  1 drivers
v0x562b8c0e2990_0 .net "cin", 0 0, L_0x7f38f70dfdc0;  1 drivers
v0x562b8c0e2a50_0 .net "is_pos", 0 0, L_0x562b8d1e7760;  1 drivers
v0x562b8c0e2010_0 .net "negative", 0 0, L_0x562b8d1e7800;  alias, 1 drivers
v0x562b8c0e20d0_0 .net "twos", 0 0, L_0x562b8d1e7b80;  1 drivers
L_0x562b8d1e7460 .part L_0x562b8d1e7600, 0, 1;
L_0x562b8d1e7600 .concat8 [ 1 1 0 0], L_0x562b8d1e76a0, L_0x562b8d1e73f0;
L_0x562b8d1e7760 .part L_0x562b8d1e7600, 1, 1;
L_0x562b8d1e7f70 .functor MUXZ 1, L_0x562b8d1e7b80, L_0x562b8d1e7280, L_0x562b8d1e7760, C4<>;
S_0x562b8ca40e50 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ca43580;
 .timescale 0 0;
P_0x562b8c2f4960 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ca3e720 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ca40e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e73f0 .functor OR 1, L_0x562b8d1e70a0, L_0x562b8d1e7380, C4<0>, C4<0>;
v0x562b8c0fb830_0 .net "S", 0 0, L_0x562b8d1e7280;  alias, 1 drivers
v0x562b8c0fb8d0_0 .net "a", 0 0, L_0x562b8d1e8010;  alias, 1 drivers
v0x562b8c0faeb0_0 .net "b", 0 0, L_0x562b8d1e7590;  alias, 1 drivers
v0x562b8c0f9fc0_0 .net "cin", 0 0, L_0x562b8d1e7460;  1 drivers
v0x562b8c0f9c10_0 .net "cout", 0 0, L_0x562b8d1e73f0;  1 drivers
v0x562b8c0f9040_0 .net "cout1", 0 0, L_0x562b8d1e70a0;  1 drivers
v0x562b8c0f90e0_0 .net "cout2", 0 0, L_0x562b8d1e7380;  1 drivers
v0x562b8c0f86c0_0 .net "s1", 0 0, L_0x562b8d1e7030;  1 drivers
S_0x562b8ca373f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca3e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e7030 .functor XOR 1, L_0x562b8d1e8010, L_0x562b8d1e7590, C4<0>, C4<0>;
L_0x562b8d1e70a0 .functor AND 1, L_0x562b8d1e8010, L_0x562b8d1e7590, C4<1>, C4<1>;
v0x562b8c0ff9f0_0 .net "S", 0 0, L_0x562b8d1e7030;  alias, 1 drivers
v0x562b8c0fed80_0 .net "a", 0 0, L_0x562b8d1e8010;  alias, 1 drivers
v0x562b8c0fee20_0 .net "b", 0 0, L_0x562b8d1e7590;  alias, 1 drivers
v0x562b8c0fe400_0 .net "cout", 0 0, L_0x562b8d1e70a0;  alias, 1 drivers
S_0x562b8ca34cc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca3e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e7280 .functor XOR 1, L_0x562b8d1e7460, L_0x562b8d1e7030, C4<0>, C4<0>;
L_0x562b8d1e7380 .functor AND 1, L_0x562b8d1e7460, L_0x562b8d1e7030, C4<1>, C4<1>;
v0x562b8c0fe000_0 .net "S", 0 0, L_0x562b8d1e7280;  alias, 1 drivers
v0x562b8c0fe0c0_0 .net "a", 0 0, L_0x562b8d1e7460;  alias, 1 drivers
v0x562b8c0fd940_0 .net "b", 0 0, L_0x562b8d1e7030;  alias, 1 drivers
v0x562b8c0fd9e0_0 .net "cout", 0 0, L_0x562b8d1e7380;  alias, 1 drivers
S_0x562b8ca32590 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ca43580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c300c40 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1e7910 .functor NOT 1, L_0x562b8d1e7280, C4<0>, C4<0>, C4<0>;
v0x562b8c0e4760_0 .net "cout", 0 0, L_0x562b8d1e7e60;  1 drivers
v0x562b8c0e4820_0 .net "i", 0 0, L_0x562b8d1e7280;  alias, 1 drivers
v0x562b8c0e7da0_0 .net "o", 0 0, L_0x562b8d1e7b80;  alias, 1 drivers
v0x562b8c0e7e40_0 .net "temp2", 0 0, L_0x562b8d1e7910;  1 drivers
S_0x562b8ca2c9f0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ca32590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c2ea280 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dfd78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e7df0 .functor BUFZ 1, L_0x7f38f70dfd78, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e7e60 .functor BUFZ 1, L_0x562b8d1e7d80, C4<0>, C4<0>, C4<0>;
v0x562b8c0e9660_0 .net "S", 0 0, L_0x562b8d1e7b80;  alias, 1 drivers
v0x562b8c0e91c0_0 .net "a", 0 0, L_0x562b8d1e7910;  alias, 1 drivers
L_0x7f38f70dfd30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c0e0e20_0 .net "b", 0 0, L_0x7f38f70dfd30;  1 drivers
v0x562b8c0e0ec0 .array "carry", 0 1;
v0x562b8c0e0ec0_0 .net v0x562b8c0e0ec0 0, 0 0, L_0x562b8d1e7df0; 1 drivers
v0x562b8c0e0ec0_1 .net v0x562b8c0e0ec0 1, 0 0, L_0x562b8d1e7d80; 1 drivers
v0x562b8c0dfa50_0 .net "cin", 0 0, L_0x7f38f70dfd78;  1 drivers
v0x562b8c0df210_0 .net "cout", 0 0, L_0x562b8d1e7e60;  alias, 1 drivers
S_0x562b8ca2a2c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ca2c9f0;
 .timescale 0 0;
P_0x562b8c2e7710 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ca27b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca2a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e7d80 .functor OR 1, L_0x562b8d1e7a80, L_0x562b8d1e7c80, C4<0>, C4<0>;
v0x562b8c0eec20_0 .net "S", 0 0, L_0x562b8d1e7b80;  alias, 1 drivers
v0x562b8c0eece0_0 .net "a", 0 0, L_0x562b8d1e7910;  alias, 1 drivers
v0x562b8c0ed500_0 .net "b", 0 0, L_0x7f38f70dfd30;  alias, 1 drivers
v0x562b8c0ecb80_0 .net "cin", 0 0, L_0x562b8d1e7df0;  alias, 1 drivers
v0x562b8c0ec6e0_0 .net "cout", 0 0, L_0x562b8d1e7d80;  alias, 1 drivers
v0x562b8c0eaca0_0 .net "cout1", 0 0, L_0x562b8d1e7a80;  1 drivers
v0x562b8c0ead40_0 .net "cout2", 0 0, L_0x562b8d1e7c80;  1 drivers
v0x562b8c0e9fe0_0 .net "s1", 0 0, L_0x562b8d1e7a10;  1 drivers
S_0x562b8ca16870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca27b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e7a10 .functor XOR 1, L_0x562b8d1e7910, L_0x7f38f70dfd30, C4<0>, C4<0>;
L_0x562b8d1e7a80 .functor AND 1, L_0x562b8d1e7910, L_0x7f38f70dfd30, C4<1>, C4<1>;
v0x562b8c0f8220_0 .net "S", 0 0, L_0x562b8d1e7a10;  alias, 1 drivers
v0x562b8c0f82c0_0 .net "a", 0 0, L_0x562b8d1e7910;  alias, 1 drivers
v0x562b8c0f0f50_0 .net "b", 0 0, L_0x7f38f70dfd30;  alias, 1 drivers
v0x562b8c0f0ff0_0 .net "cout", 0 0, L_0x562b8d1e7a80;  alias, 1 drivers
S_0x562b8ca14140 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca27b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e7b80 .functor XOR 1, L_0x562b8d1e7df0, L_0x562b8d1e7a10, C4<0>, C4<0>;
L_0x562b8d1e7c80 .functor AND 1, L_0x562b8d1e7df0, L_0x562b8d1e7a10, C4<1>, C4<1>;
v0x562b8c0ebdb0_0 .net "S", 0 0, L_0x562b8d1e7b80;  alias, 1 drivers
v0x562b8c0ebe70_0 .net "a", 0 0, L_0x562b8d1e7df0;  alias, 1 drivers
v0x562b8c0ef3f0_0 .net "b", 0 0, L_0x562b8d1e7a10;  alias, 1 drivers
v0x562b8c0ec140_0 .net "cout", 0 0, L_0x562b8d1e7c80;  alias, 1 drivers
S_0x562b8ca11a10 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1e6890 .functor AND 1, L_0x562b8d1e6a40, L_0x562b8d1e6bc0, C4<1>, C4<1>;
v0x562b8c15c390_0 .net "X", 0 0, L_0x562b8d1e6a40;  1 drivers
v0x562b8c1629e0_0 .net "Y", 0 0, L_0x562b8d1e6bc0;  1 drivers
v0x562b8c162aa0_0 .net "Z", 1 0, L_0x562b8d1e6900;  alias, 1 drivers
L_0x7f38f70dfca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c15c720_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dfca0;  1 drivers
v0x562b8c1622b0_0 .net "z", 0 0, L_0x562b8d1e6890;  1 drivers
L_0x562b8d1e6900 .concat [ 1 1 0 0], L_0x562b8d1e6890, L_0x7f38f70dfca0;
S_0x562b8c9f3420 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1e6cf0 .functor AND 1, L_0x562b8d1e6e50, L_0x562b8d1e6f40, C4<1>, C4<1>;
v0x562b8c160230_0 .net "X", 0 0, L_0x562b8d1e6e50;  1 drivers
v0x562b8c1602d0_0 .net "Y", 0 0, L_0x562b8d1e6f40;  1 drivers
v0x562b8c15f8b0_0 .net "Z", 1 0, L_0x562b8d1e6d60;  alias, 1 drivers
L_0x7f38f70dfce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c15f950_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dfce8;  1 drivers
v0x562b8c15e9c0_0 .net "z", 0 0, L_0x562b8d1e6cf0;  1 drivers
L_0x562b8d1e6d60 .concat [ 1 1 0 0], L_0x562b8d1e6cf0, L_0x7f38f70dfce8;
S_0x562b8ca0be70 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c2ac070 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d1e8750 .functor NOT 1, L_0x562b8d1e9270, C4<0>, C4<0>, C4<0>;
L_0x7f38f70dfe98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e8860 .functor BUFZ 1, L_0x7f38f70dfe98, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e89c0 .functor NOT 1, L_0x562b8d1e8920, C4<0>, C4<0>, C4<0>;
v0x562b8c0cebf0_0 .net "D", 0 0, L_0x562b8d1e8440;  alias, 1 drivers
v0x562b8c0cecb0_0 .net *"_ivl_9", 0 0, L_0x562b8d1e8860;  1 drivers
v0x562b8c0ce270_0 .net "a", 0 0, L_0x562b8d1e91d0;  1 drivers
v0x562b8c0cc4c0_0 .net "abs_D", 0 0, L_0x562b8d1e9130;  alias, 1 drivers
v0x562b8c0cbb40_0 .net "b", 0 0, L_0x562b8d1e9270;  1 drivers
v0x562b8c0cac50_0 .net "b_comp", 0 0, L_0x562b8d1e8750;  1 drivers
v0x562b8c0ca8a0_0 .net "carry", 1 0, L_0x562b8d1e87c0;  1 drivers
v0x562b8c0c9eb0_0 .net "cin", 0 0, L_0x7f38f70dfe98;  1 drivers
v0x562b8c0c9f70_0 .net "is_pos", 0 0, L_0x562b8d1e8920;  1 drivers
v0x562b8c0c9670_0 .net "negative", 0 0, L_0x562b8d1e89c0;  alias, 1 drivers
v0x562b8c0c9730_0 .net "twos", 0 0, L_0x562b8d1e8d40;  1 drivers
L_0x562b8d1e8620 .part L_0x562b8d1e87c0, 0, 1;
L_0x562b8d1e87c0 .concat8 [ 1 1 0 0], L_0x562b8d1e8860, L_0x562b8d1e85b0;
L_0x562b8d1e8920 .part L_0x562b8d1e87c0, 1, 1;
L_0x562b8d1e9130 .functor MUXZ 1, L_0x562b8d1e8d40, L_0x562b8d1e8440, L_0x562b8d1e8920, C4<>;
S_0x562b8ca09740 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ca0be70;
 .timescale 0 0;
P_0x562b8c298b80 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ca07010 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ca09740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e85b0 .functor OR 1, L_0x562b8d1e8260, L_0x562b8d1e8540, C4<0>, C4<0>;
v0x562b8c159570_0 .net "S", 0 0, L_0x562b8d1e8440;  alias, 1 drivers
v0x562b8c159630_0 .net "a", 0 0, L_0x562b8d1e91d0;  alias, 1 drivers
v0x562b8c158e20_0 .net "b", 0 0, L_0x562b8d1e8750;  alias, 1 drivers
v0x562b8c158530_0 .net "cin", 0 0, L_0x562b8d1e8620;  1 drivers
v0x562b8c158180_0 .net "cout", 0 0, L_0x562b8d1e85b0;  1 drivers
v0x562b8c1575b0_0 .net "cout1", 0 0, L_0x562b8d1e8260;  1 drivers
v0x562b8c157650_0 .net "cout2", 0 0, L_0x562b8d1e8540;  1 drivers
v0x562b8c156cd0_0 .net "s1", 0 0, L_0x562b8d1e81f0;  1 drivers
S_0x562b8c9ffb40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca07010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e81f0 .functor XOR 1, L_0x562b8d1e91d0, L_0x562b8d1e8750, C4<0>, C4<0>;
L_0x562b8d1e8260 .functor AND 1, L_0x562b8d1e91d0, L_0x562b8d1e8750, C4<1>, C4<1>;
v0x562b8c15e6b0_0 .net "S", 0 0, L_0x562b8d1e81f0;  alias, 1 drivers
v0x562b8c15da40_0 .net "a", 0 0, L_0x562b8d1e91d0;  alias, 1 drivers
v0x562b8c15dae0_0 .net "b", 0 0, L_0x562b8d1e8750;  alias, 1 drivers
v0x562b8c15d0c0_0 .net "cout", 0 0, L_0x562b8d1e8260;  alias, 1 drivers
S_0x562b8c9f9e00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca07010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e8440 .functor XOR 1, L_0x562b8d1e8620, L_0x562b8d1e81f0, C4<0>, C4<0>;
L_0x562b8d1e8540 .functor AND 1, L_0x562b8d1e8620, L_0x562b8d1e81f0, C4<1>, C4<1>;
v0x562b8c15d180_0 .net "S", 0 0, L_0x562b8d1e8440;  alias, 1 drivers
v0x562b8c15cc20_0 .net "a", 0 0, L_0x562b8d1e8620;  alias, 1 drivers
v0x562b8c15cce0_0 .net "b", 0 0, L_0x562b8d1e81f0;  alias, 1 drivers
v0x562b8c159ef0_0 .net "cout", 0 0, L_0x562b8d1e8540;  alias, 1 drivers
S_0x562b8c9d9dd0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ca0be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c288dc0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d1e8ad0 .functor NOT 1, L_0x562b8d1e8440, C4<0>, C4<0>, C4<0>;
v0x562b8c0d1320_0 .net "cout", 0 0, L_0x562b8d1e9020;  1 drivers
v0x562b8c0d13e0_0 .net "i", 0 0, L_0x562b8d1e8440;  alias, 1 drivers
v0x562b8c0d09a0_0 .net "o", 0 0, L_0x562b8d1e8d40;  alias, 1 drivers
v0x562b8c0d0a40_0 .net "temp2", 0 0, L_0x562b8d1e8ad0;  1 drivers
S_0x562b8c9d3a90 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c9d9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c270e90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70dfe50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e8fb0 .functor BUFZ 1, L_0x7f38f70dfe50, C4<0>, C4<0>, C4<0>;
L_0x562b8d1e9020 .functor BUFZ 1, L_0x562b8d1e8f40, C4<0>, C4<0>, C4<0>;
v0x562b8c0d7f30_0 .net "S", 0 0, L_0x562b8d1e8d40;  alias, 1 drivers
v0x562b8c0d6180_0 .net "a", 0 0, L_0x562b8d1e8ad0;  alias, 1 drivers
L_0x7f38f70dfe08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c0d5800_0 .net "b", 0 0, L_0x7f38f70dfe08;  1 drivers
v0x562b8c0d58a0 .array "carry", 0 1;
v0x562b8c0d58a0_0 .net v0x562b8c0d58a0 0, 0 0, L_0x562b8d1e8fb0; 1 drivers
v0x562b8c0d58a0_1 .net v0x562b8c0d58a0 1, 0 0, L_0x562b8d1e8f40; 1 drivers
v0x562b8c0d3a50_0 .net "cin", 0 0, L_0x7f38f70dfe50;  1 drivers
v0x562b8c0d30d0_0 .net "cout", 0 0, L_0x562b8d1e9020;  alias, 1 drivers
S_0x562b8c9c0390 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c9d3a90;
 .timescale 0 0;
P_0x562b8c2659a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c9bdc60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9c0390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e8f40 .functor OR 1, L_0x562b8d1e8c40, L_0x562b8d1e8e40, C4<0>, C4<0>;
v0x562b8c0a8820_0 .net "S", 0 0, L_0x562b8d1e8d40;  alias, 1 drivers
v0x562b8c0a88e0_0 .net "a", 0 0, L_0x562b8d1e8ad0;  alias, 1 drivers
v0x562b8c000a10_0 .net "b", 0 0, L_0x7f38f70dfe08;  alias, 1 drivers
v0x562b8c0dd020_0 .net "cin", 0 0, L_0x562b8d1e8fb0;  alias, 1 drivers
v0x562b8c0dafe0_0 .net "cout", 0 0, L_0x562b8d1e8f40;  alias, 1 drivers
v0x562b8c0da660_0 .net "cout1", 0 0, L_0x562b8d1e8c40;  1 drivers
v0x562b8c0da700_0 .net "cout2", 0 0, L_0x562b8d1e8e40;  1 drivers
v0x562b8c0d88b0_0 .net "s1", 0 0, L_0x562b8d1e8bd0;  1 drivers
S_0x562b8c9bb530 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9bdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e8bd0 .functor XOR 1, L_0x562b8d1e8ad0, L_0x7f38f70dfe08, C4<0>, C4<0>;
L_0x562b8d1e8c40 .functor AND 1, L_0x562b8d1e8ad0, L_0x7f38f70dfe08, C4<1>, C4<1>;
v0x562b8c03c720_0 .net "S", 0 0, L_0x562b8d1e8bd0;  alias, 1 drivers
v0x562b8c03c7c0_0 .net "a", 0 0, L_0x562b8d1e8ad0;  alias, 1 drivers
v0x562b8c0c8fb0_0 .net "b", 0 0, L_0x7f38f70dfe08;  alias, 1 drivers
v0x562b8c0c9050_0 .net "cout", 0 0, L_0x562b8d1e8c40;  alias, 1 drivers
S_0x562b8c99cf40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9bdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e8d40 .functor XOR 1, L_0x562b8d1e8fb0, L_0x562b8d1e8bd0, C4<0>, C4<0>;
L_0x562b8d1e8e40 .functor AND 1, L_0x562b8d1e8fb0, L_0x562b8d1e8bd0, C4<1>, C4<1>;
v0x562b8c0b4590_0 .net "S", 0 0, L_0x562b8d1e8d40;  alias, 1 drivers
v0x562b8c0b4630_0 .net "a", 0 0, L_0x562b8d1e8fb0;  alias, 1 drivers
v0x562b8c000cb0_0 .net "b", 0 0, L_0x562b8d1e8bd0;  alias, 1 drivers
v0x562b8c0b3490_0 .net "cout", 0 0, L_0x562b8d1e8e40;  alias, 1 drivers
S_0x562b8c9b5990 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d1e9400 .functor AND 1, L_0x562b8d1e7f70, L_0x562b8d1e9130, C4<1>, C4<1>;
v0x562b8c0c9270_0 .net "X", 0 0, L_0x562b8d1e7f70;  alias, 1 drivers
v0x562b8c0c9330_0 .net "Y", 0 0, L_0x562b8d1e9130;  alias, 1 drivers
v0x562b8c09d550_0 .net "Z", 1 0, L_0x562b8d1e9590;  alias, 1 drivers
L_0x7f38f70dfee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c09d5f0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70dfee0;  1 drivers
v0x562b8c09ce20_0 .net "z", 0 0, L_0x562b8d1e9400;  1 drivers
L_0x562b8d1e9590 .concat [ 1 1 0 0], L_0x562b8d1e9400, L_0x7f38f70dfee0;
S_0x562b8c9b3260 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c255790 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dffb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1eb680 .functor BUFZ 1, L_0x7f38f70dffb8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1eb6f0 .functor BUFZ 1, L_0x562b8d1eb310, C4<0>, C4<0>, C4<0>;
v0x562b8c0bcfa0_0 .net "S", 1 0, L_0x562b8d1eb5e0;  alias, 1 drivers
v0x562b8c0bd060_0 .net "a", 1 0, L_0x562b8d1e6d60;  alias, 1 drivers
v0x562b8c0bc620_0 .net "b", 1 0, L_0x562b8d1e6900;  alias, 1 drivers
v0x562b8c0ba870 .array "carry", 0 2;
v0x562b8c0ba870_0 .net v0x562b8c0ba870 0, 0 0, L_0x562b8d1eb680; 1 drivers
v0x562b8c0ba870_1 .net v0x562b8c0ba870 1, 0 0, L_0x562b8d1eac40; 1 drivers
v0x562b8c0ba870_2 .net v0x562b8c0ba870 2, 0 0, L_0x562b8d1eb310; 1 drivers
v0x562b8c0b9ef0_0 .net "cin", 0 0, L_0x7f38f70dffb8;  1 drivers
v0x562b8c0b8140_0 .net "cout", 0 0, L_0x562b8d1eb6f0;  alias, 1 drivers
L_0x562b8d1ead40 .part L_0x562b8d1e6d60, 0, 1;
L_0x562b8d1eaf00 .part L_0x562b8d1e6900, 0, 1;
L_0x562b8d1eb380 .part L_0x562b8d1e6d60, 1, 1;
L_0x562b8d1eb4b0 .part L_0x562b8d1e6900, 1, 1;
L_0x562b8d1eb5e0 .concat8 [ 1 1 0 0], L_0x562b8d1ea9f0, L_0x562b8d1eb1a0;
S_0x562b8c9b0b30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c9b3260;
 .timescale 0 0;
P_0x562b8c247840 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c9a9660 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9b0b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1eac40 .functor OR 1, L_0x562b8d1ea930, L_0x562b8d1eab40, C4<0>, C4<0>;
v0x562b8c095f10_0 .net "S", 0 0, L_0x562b8d1ea9f0;  1 drivers
v0x562b8c095fd0_0 .net "a", 0 0, L_0x562b8d1ead40;  1 drivers
v0x562b8c095590_0 .net "b", 0 0, L_0x562b8d1eaf00;  1 drivers
v0x562b8c0946a0_0 .net "cin", 0 0, L_0x562b8d1eb680;  alias, 1 drivers
v0x562b8c0942f0_0 .net "cout", 0 0, L_0x562b8d1eac40;  alias, 1 drivers
v0x562b8c093720_0 .net "cout1", 0 0, L_0x562b8d1ea930;  1 drivers
v0x562b8c0937c0_0 .net "cout2", 0 0, L_0x562b8d1eab40;  1 drivers
v0x562b8c092ee0_0 .net "s1", 0 0, L_0x562b8d1ea870;  1 drivers
S_0x562b8c9a3920 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9a9660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ea870 .functor XOR 1, L_0x562b8d1ead40, L_0x562b8d1eaf00, C4<0>, C4<0>;
L_0x562b8d1ea930 .functor AND 1, L_0x562b8d1ead40, L_0x562b8d1eaf00, C4<1>, C4<1>;
v0x562b8c09ad70_0 .net "S", 0 0, L_0x562b8d1ea870;  alias, 1 drivers
v0x562b8c09ae10_0 .net "a", 0 0, L_0x562b8d1ead40;  alias, 1 drivers
v0x562b8c09a3f0_0 .net "b", 0 0, L_0x562b8d1eaf00;  alias, 1 drivers
v0x562b8c09a490_0 .net "cout", 0 0, L_0x562b8d1ea930;  alias, 1 drivers
S_0x562b8c9848f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9a9660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ea9f0 .functor XOR 1, L_0x562b8d1eb680, L_0x562b8d1ea870, C4<0>, C4<0>;
L_0x562b8d1eab40 .functor AND 1, L_0x562b8d1eb680, L_0x562b8d1ea870, C4<1>, C4<1>;
v0x562b8c098640_0 .net "S", 0 0, L_0x562b8d1ea9f0;  alias, 1 drivers
v0x562b8c0986e0_0 .net "a", 0 0, L_0x562b8d1eb680;  alias, 1 drivers
v0x562b8c097cc0_0 .net "b", 0 0, L_0x562b8d1ea870;  alias, 1 drivers
v0x562b8c097d60_0 .net "cout", 0 0, L_0x562b8d1eab40;  alias, 1 drivers
S_0x562b8c9821c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c9b3260;
 .timescale 0 0;
P_0x562b8c21cdb0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c97fa90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9821c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1eb310 .functor OR 1, L_0x562b8d1eb130, L_0x562b8d1eb2a0, C4<0>, C4<0>;
v0x562b8c0c3bb0_0 .net "S", 0 0, L_0x562b8d1eb1a0;  1 drivers
v0x562b8c0c3c70_0 .net "a", 0 0, L_0x562b8d1eb380;  1 drivers
v0x562b8c0c1e00_0 .net "b", 0 0, L_0x562b8d1eb4b0;  1 drivers
v0x562b8c0c1480_0 .net "cin", 0 0, L_0x562b8d1eac40;  alias, 1 drivers
v0x562b8c0c1520_0 .net "cout", 0 0, L_0x562b8d1eb310;  alias, 1 drivers
v0x562b8c0bf6d0_0 .net "cout1", 0 0, L_0x562b8d1eb130;  1 drivers
v0x562b8c0bf770_0 .net "cout2", 0 0, L_0x562b8d1eb2a0;  1 drivers
v0x562b8c0bed50_0 .net "s1", 0 0, L_0x562b8d1eb0c0;  1 drivers
S_0x562b8c9614a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c97fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1eb0c0 .functor XOR 1, L_0x562b8d1eb380, L_0x562b8d1eb4b0, C4<0>, C4<0>;
L_0x562b8d1eb130 .functor AND 1, L_0x562b8d1eb380, L_0x562b8d1eb4b0, C4<1>, C4<1>;
v0x562b8c092ae0_0 .net "S", 0 0, L_0x562b8d1eb0c0;  alias, 1 drivers
v0x562b8c092b80_0 .net "a", 0 0, L_0x562b8d1eb380;  alias, 1 drivers
v0x562b8c0c8ca0_0 .net "b", 0 0, L_0x562b8d1eb4b0;  alias, 1 drivers
v0x562b8c0c8d40_0 .net "cout", 0 0, L_0x562b8d1eb130;  alias, 1 drivers
S_0x562b8c979ef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c97fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1eb1a0 .functor XOR 1, L_0x562b8d1eac40, L_0x562b8d1eb0c0, C4<0>, C4<0>;
L_0x562b8d1eb2a0 .functor AND 1, L_0x562b8d1eac40, L_0x562b8d1eb0c0, C4<1>, C4<1>;
v0x562b8c0c6c60_0 .net "S", 0 0, L_0x562b8d1eb1a0;  alias, 1 drivers
v0x562b8c0c6d20_0 .net "a", 0 0, L_0x562b8d1eac40;  alias, 1 drivers
v0x562b8c0c62e0_0 .net "b", 0 0, L_0x562b8d1eb0c0;  alias, 1 drivers
v0x562b8c0c4530_0 .net "cout", 0 0, L_0x562b8d1eb2a0;  alias, 1 drivers
S_0x562b8c9777c0 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c210f90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d1ec520 .functor BUFZ 1, L_0x562b8d1eb6f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ec620 .functor BUFZ 1, L_0x562b8d1ec120, C4<0>, C4<0>, C4<0>;
v0x562b8c0a3ce0_0 .net "S", 1 0, L_0x562b8d1ec480;  alias, 1 drivers
v0x562b8c0a3da0_0 .net "a", 1 0, L_0x562b8d1eb5e0;  alias, 1 drivers
v0x562b8c0a3360_0 .net "b", 1 0, L_0x562b8d1ea6a0;  alias, 1 drivers
v0x562b8c0a15b0 .array "carry", 0 2;
v0x562b8c0a15b0_0 .net v0x562b8c0a15b0 0, 0 0, L_0x562b8d1ec520; 1 drivers
v0x562b8c0a15b0_1 .net v0x562b8c0a15b0 1, 0 0, L_0x562b8d1ebae0; 1 drivers
v0x562b8c0a15b0_2 .net v0x562b8c0a15b0 2, 0 0, L_0x562b8d1ec120; 1 drivers
v0x562b8c0a0c30_0 .net "cin", 0 0, L_0x562b8d1eb6f0;  alias, 1 drivers
v0x562b8c09fd40_0 .net "cout", 0 0, L_0x562b8d1ec620;  alias, 1 drivers
L_0x562b8d1ebbe0 .part L_0x562b8d1eb5e0, 0, 1;
L_0x562b8d1ebda0 .part L_0x562b8d1ea6a0, 0, 1;
L_0x562b8d1ec190 .part L_0x562b8d1eb5e0, 1, 1;
L_0x562b8d1ec2c0 .part L_0x562b8d1ea6a0, 1, 1;
L_0x562b8d1ec480 .concat8 [ 1 1 0 0], L_0x562b8d1eb890, L_0x562b8d1ebfb0;
S_0x562b8c975090 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c9777c0;
 .timescale 0 0;
P_0x562b8c1e32f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c96dbc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c975090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ebae0 .functor OR 1, L_0x562b8d1eb7d0, L_0x562b8d1eb9e0, C4<0>, C4<0>;
v0x562b8c0b4b30_0 .net "S", 0 0, L_0x562b8d1eb890;  1 drivers
v0x562b8c0b4bf0_0 .net "a", 0 0, L_0x562b8d1ebbe0;  1 drivers
v0x562b8c0b2ec0_0 .net "b", 0 0, L_0x562b8d1ebda0;  1 drivers
v0x562b8c0b0e10_0 .net "cin", 0 0, L_0x562b8d1ec520;  alias, 1 drivers
v0x562b8c0b0490_0 .net "cout", 0 0, L_0x562b8d1ebae0;  alias, 1 drivers
v0x562b8c0ae6e0_0 .net "cout1", 0 0, L_0x562b8d1eb7d0;  1 drivers
v0x562b8c0ae780_0 .net "cout2", 0 0, L_0x562b8d1eb9e0;  1 drivers
v0x562b8c0add60_0 .net "s1", 0 0, L_0x562b8d1eb760;  1 drivers
S_0x562b8c967e80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c96dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1eb760 .functor XOR 1, L_0x562b8d1ebbe0, L_0x562b8d1ebda0, C4<0>, C4<0>;
L_0x562b8d1eb7d0 .functor AND 1, L_0x562b8d1ebbe0, L_0x562b8d1ebda0, C4<1>, C4<1>;
v0x562b8c0b77c0_0 .net "S", 0 0, L_0x562b8d1eb760;  alias, 1 drivers
v0x562b8c0b7860_0 .net "a", 0 0, L_0x562b8d1ebbe0;  alias, 1 drivers
v0x562b8c0b68d0_0 .net "b", 0 0, L_0x562b8d1ebda0;  alias, 1 drivers
v0x562b8c0b6970_0 .net "cout", 0 0, L_0x562b8d1eb7d0;  alias, 1 drivers
S_0x562b8c9cc880 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c96dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1eb890 .functor XOR 1, L_0x562b8d1ec520, L_0x562b8d1eb760, C4<0>, C4<0>;
L_0x562b8d1eb9e0 .functor AND 1, L_0x562b8d1ec520, L_0x562b8d1eb760, C4<1>, C4<1>;
v0x562b8c0b6520_0 .net "S", 0 0, L_0x562b8d1eb890;  alias, 1 drivers
v0x562b8c0b65c0_0 .net "a", 0 0, L_0x562b8d1ec520;  alias, 1 drivers
v0x562b8c0b5950_0 .net "b", 0 0, L_0x562b8d1eb760;  alias, 1 drivers
v0x562b8c0b4fd0_0 .net "cout", 0 0, L_0x562b8d1eb9e0;  alias, 1 drivers
S_0x562b8c9c6540 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c9777c0;
 .timescale 0 0;
P_0x562b8c1db500 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c947630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c9c6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ec120 .functor OR 1, L_0x562b8d1ebf40, L_0x562b8d1ec0b0, C4<0>, C4<0>;
v0x562b8c0a8f80_0 .net "S", 0 0, L_0x562b8d1ebfb0;  1 drivers
v0x562b8c0a9040_0 .net "a", 0 0, L_0x562b8d1ec190;  1 drivers
v0x562b8c0a8b80_0 .net "b", 0 0, L_0x562b8d1ec2c0;  1 drivers
v0x562b8c0a84c0_0 .net "cin", 0 0, L_0x562b8d1ebae0;  alias, 1 drivers
v0x562b8c0a8560_0 .net "cout", 0 0, L_0x562b8d1ec120;  alias, 1 drivers
v0x562b8c0a6410_0 .net "cout1", 0 0, L_0x562b8d1ebf40;  1 drivers
v0x562b8c0a64b0_0 .net "cout2", 0 0, L_0x562b8d1ec0b0;  1 drivers
v0x562b8c0a5a90_0 .net "s1", 0 0, L_0x562b8d1ebed0;  1 drivers
S_0x562b8c944f00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c947630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ebed0 .functor XOR 1, L_0x562b8d1ec190, L_0x562b8d1ec2c0, C4<0>, C4<0>;
L_0x562b8d1ebf40 .functor AND 1, L_0x562b8d1ec190, L_0x562b8d1ec2c0, C4<1>, C4<1>;
v0x562b8c0abfb0_0 .net "S", 0 0, L_0x562b8d1ebed0;  alias, 1 drivers
v0x562b8c0ac050_0 .net "a", 0 0, L_0x562b8d1ec190;  alias, 1 drivers
v0x562b8c0ab630_0 .net "b", 0 0, L_0x562b8d1ec2c0;  alias, 1 drivers
v0x562b8c0ab6d0_0 .net "cout", 0 0, L_0x562b8d1ebf40;  alias, 1 drivers
S_0x562b8c9427d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c947630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ebfb0 .functor XOR 1, L_0x562b8d1ebae0, L_0x562b8d1ebed0, C4<0>, C4<0>;
L_0x562b8d1ec0b0 .functor AND 1, L_0x562b8d1ebae0, L_0x562b8d1ebed0, C4<1>, C4<1>;
v0x562b8c0aa740_0 .net "S", 0 0, L_0x562b8d1ebfb0;  alias, 1 drivers
v0x562b8c0aa800_0 .net "a", 0 0, L_0x562b8d1ebae0;  alias, 1 drivers
v0x562b8c0aa390_0 .net "b", 0 0, L_0x562b8d1ebed0;  alias, 1 drivers
v0x562b8c0a97c0_0 .net "cout", 0 0, L_0x562b8d1ec0b0;  alias, 1 drivers
S_0x562b8c9400a0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c195cc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e0120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ee4d0 .functor BUFZ 1, L_0x7f38f70e0120, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ee540 .functor BUFZ 1, L_0x562b8d1ee0c0, C4<0>, C4<0>, C4<0>;
v0x562b8c07ee10_0 .net "S", 3 0, L_0x562b8d1ee430;  alias, 1 drivers
v0x562b8c07e240_0 .net "a", 3 0, L_0x562b8d1ec690;  alias, 1 drivers
v0x562b8c07d8c0_0 .net "b", 3 0, L_0x562b8d1ec730;  alias, 1 drivers
v0x562b8c07d980 .array "carry", 0 4;
v0x562b8c07d980_0 .net v0x562b8c07d980 0, 0 0, L_0x562b8d1ee4d0; 1 drivers
v0x562b8c07d980_1 .net v0x562b8c07d980 1, 0 0, L_0x562b8d1ece40; 1 drivers
v0x562b8c07d980_2 .net v0x562b8c07d980 2, 0 0, L_0x562b8d1ed440; 1 drivers
v0x562b8c07d980_3 .net v0x562b8c07d980 3, 0 0, L_0x562b8d1edb10; 1 drivers
v0x562b8c07d980_4 .net v0x562b8c07d980 4, 0 0, L_0x562b8d1ee0c0; 1 drivers
v0x562b8c07d420_0 .net "cin", 0 0, L_0x7f38f70e0120;  1 drivers
v0x562b8c07b670_0 .net "cout", 0 0, L_0x562b8d1ee540;  alias, 1 drivers
L_0x562b8d1ecf40 .part L_0x562b8d1ec690, 0, 1;
L_0x562b8d1ed070 .part L_0x562b8d1ec730, 0, 1;
L_0x562b8d1ed540 .part L_0x562b8d1ec690, 1, 1;
L_0x562b8d1ed700 .part L_0x562b8d1ec730, 1, 1;
L_0x562b8d1edc10 .part L_0x562b8d1ec690, 2, 1;
L_0x562b8d1edd40 .part L_0x562b8d1ec730, 2, 1;
L_0x562b8d1ee180 .part L_0x562b8d1ec690, 3, 1;
L_0x562b8d1ee2b0 .part L_0x562b8d1ec730, 3, 1;
L_0x562b8d1ee430 .concat8 [ 1 1 1 1], L_0x562b8d1ecbf0, L_0x562b8d1ed280, L_0x562b8d1ed9a0, L_0x562b8d1edf50;
S_0x562b8c93d970 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c9400a0;
 .timescale 0 0;
P_0x562b8c1a2080 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c93b240 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c93d970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ece40 .functor OR 1, L_0x562b8d1ecb30, L_0x562b8d1ecd40, C4<0>, C4<0>;
v0x562b8c059900_0 .net "S", 0 0, L_0x562b8d1ecbf0;  1 drivers
v0x562b8c0599c0_0 .net "a", 0 0, L_0x562b8d1ecf40;  1 drivers
v0x562b8c059520_0 .net "b", 0 0, L_0x562b8d1ed070;  1 drivers
v0x562b8c087ca0_0 .net "cin", 0 0, L_0x562b8d1ee4d0;  alias, 1 drivers
v0x562b8c07ce80_0 .net "cout", 0 0, L_0x562b8d1ece40;  alias, 1 drivers
v0x562b8c07bc40_0 .net "cout1", 0 0, L_0x562b8d1ecb30;  1 drivers
v0x562b8c07bce0_0 .net "cout2", 0 0, L_0x562b8d1ecd40;  1 drivers
v0x562b8c075c90_0 .net "s1", 0 0, L_0x562b8d1eca20;  1 drivers
S_0x562b8c938b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c93b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1eca20 .functor XOR 1, L_0x562b8d1ecf40, L_0x562b8d1ed070, C4<0>, C4<0>;
L_0x562b8d1ecb30 .functor AND 1, L_0x562b8d1ecf40, L_0x562b8d1ed070, C4<1>, C4<1>;
v0x562b8c09f990_0 .net "S", 0 0, L_0x562b8d1eca20;  alias, 1 drivers
v0x562b8c09fa30_0 .net "a", 0 0, L_0x562b8d1ecf40;  alias, 1 drivers
v0x562b8c09edc0_0 .net "b", 0 0, L_0x562b8d1ed070;  alias, 1 drivers
v0x562b8c09ee60_0 .net "cout", 0 0, L_0x562b8d1ecb30;  alias, 1 drivers
S_0x562b8c9073c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c93b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ecbf0 .functor XOR 1, L_0x562b8d1ee4d0, L_0x562b8d1eca20, C4<0>, C4<0>;
L_0x562b8d1ecd40 .functor AND 1, L_0x562b8d1ee4d0, L_0x562b8d1eca20, C4<1>, C4<1>;
v0x562b8c09e440_0 .net "S", 0 0, L_0x562b8d1ecbf0;  alias, 1 drivers
v0x562b8c09e4e0_0 .net "a", 0 0, L_0x562b8d1ee4d0;  alias, 1 drivers
v0x562b8c09dfa0_0 .net "b", 0 0, L_0x562b8d1eca20;  alias, 1 drivers
v0x562b8c060860_0 .net "cout", 0 0, L_0x562b8d1ecd40;  alias, 1 drivers
S_0x562b8c904c90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c9400a0;
 .timescale 0 0;
P_0x562b8c1712b0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c902560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c904c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ed440 .functor OR 1, L_0x562b8d1ed210, L_0x562b8d1ed3d0, C4<0>, C4<0>;
v0x562b8c08db60_0 .net "S", 0 0, L_0x562b8d1ed280;  1 drivers
v0x562b8c08dc20_0 .net "a", 0 0, L_0x562b8d1ed540;  1 drivers
v0x562b8c08d1e0_0 .net "b", 0 0, L_0x562b8d1ed700;  1 drivers
v0x562b8c08b430_0 .net "cin", 0 0, L_0x562b8d1ece40;  alias, 1 drivers
v0x562b8c08b4d0_0 .net "cout", 0 0, L_0x562b8d1ed440;  alias, 1 drivers
v0x562b8c08aab0_0 .net "cout1", 0 0, L_0x562b8d1ed210;  1 drivers
v0x562b8c08ab50_0 .net "cout2", 0 0, L_0x562b8d1ed3d0;  1 drivers
v0x562b8c089bc0_0 .net "s1", 0 0, L_0x562b8d1ed1a0;  1 drivers
S_0x562b8c9332b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c902560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ed1a0 .functor XOR 1, L_0x562b8d1ed540, L_0x562b8d1ed700, C4<0>, C4<0>;
L_0x562b8d1ed210 .functor AND 1, L_0x562b8d1ed540, L_0x562b8d1ed700, C4<1>, C4<1>;
v0x562b8c067eb0_0 .net "S", 0 0, L_0x562b8d1ed1a0;  alias, 1 drivers
v0x562b8c067f50_0 .net "a", 0 0, L_0x562b8d1ed540;  alias, 1 drivers
v0x562b8c058030_0 .net "b", 0 0, L_0x562b8d1ed700;  alias, 1 drivers
v0x562b8c0580d0_0 .net "cout", 0 0, L_0x562b8d1ed210;  alias, 1 drivers
S_0x562b8c930b80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c902560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ed280 .functor XOR 1, L_0x562b8d1ece40, L_0x562b8d1ed1a0, C4<0>, C4<0>;
L_0x562b8d1ed3d0 .functor AND 1, L_0x562b8d1ece40, L_0x562b8d1ed1a0, C4<1>, C4<1>;
v0x562b8c092340_0 .net "S", 0 0, L_0x562b8d1ed280;  alias, 1 drivers
v0x562b8c092400_0 .net "a", 0 0, L_0x562b8d1ece40;  alias, 1 drivers
v0x562b8c090290_0 .net "b", 0 0, L_0x562b8d1ed1a0;  alias, 1 drivers
v0x562b8c08f910_0 .net "cout", 0 0, L_0x562b8d1ed3d0;  alias, 1 drivers
S_0x562b8c92e450 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c9400a0;
 .timescale 0 0;
P_0x562b8c124400 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c92bd20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c92e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1edb10 .functor OR 1, L_0x562b8d1ed930, L_0x562b8d1edaa0, C4<0>, C4<0>;
v0x562b8c06ef50_0 .net "S", 0 0, L_0x562b8d1ed9a0;  1 drivers
v0x562b8c06f010_0 .net "a", 0 0, L_0x562b8d1edc10;  1 drivers
v0x562b8c06ce40_0 .net "b", 0 0, L_0x562b8d1edd40;  1 drivers
v0x562b8c06c4c0_0 .net "cin", 0 0, L_0x562b8d1ed440;  alias, 1 drivers
v0x562b8c06c560_0 .net "cout", 0 0, L_0x562b8d1edb10;  alias, 1 drivers
v0x562b8c06b5d0_0 .net "cout1", 0 0, L_0x562b8d1ed930;  1 drivers
v0x562b8c06b670_0 .net "cout2", 0 0, L_0x562b8d1edaa0;  1 drivers
v0x562b8c06b220_0 .net "s1", 0 0, L_0x562b8d1ed8c0;  1 drivers
S_0x562b8c9295f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c92bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ed8c0 .functor XOR 1, L_0x562b8d1edc10, L_0x562b8d1edd40, C4<0>, C4<0>;
L_0x562b8d1ed930 .functor AND 1, L_0x562b8d1edc10, L_0x562b8d1edd40, C4<1>, C4<1>;
v0x562b8c089810_0 .net "S", 0 0, L_0x562b8d1ed8c0;  alias, 1 drivers
v0x562b8c0898b0_0 .net "a", 0 0, L_0x562b8d1edc10;  alias, 1 drivers
v0x562b8c088c40_0 .net "b", 0 0, L_0x562b8d1edd40;  alias, 1 drivers
v0x562b8c088ce0_0 .net "cout", 0 0, L_0x562b8d1ed930;  alias, 1 drivers
S_0x562b8c926ec0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c92bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ed9a0 .functor XOR 1, L_0x562b8d1ed440, L_0x562b8d1ed8c0, C4<0>, C4<0>;
L_0x562b8d1edaa0 .functor AND 1, L_0x562b8d1ed440, L_0x562b8d1ed8c0, C4<1>, C4<1>;
v0x562b8c088400_0 .net "S", 0 0, L_0x562b8d1ed9a0;  alias, 1 drivers
v0x562b8c0884c0_0 .net "a", 0 0, L_0x562b8d1ed440;  alias, 1 drivers
v0x562b8c088000_0 .net "b", 0 0, L_0x562b8d1ed8c0;  alias, 1 drivers
v0x562b8c06f680_0 .net "cout", 0 0, L_0x562b8d1edaa0;  alias, 1 drivers
S_0x562b8c924790 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c9400a0;
 .timescale 0 0;
P_0x562b8c141460 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c91d460 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c924790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ee0c0 .functor OR 1, L_0x562b8d1edee0, L_0x562b8d1ee050, C4<0>, C4<0>;
v0x562b8c084f10_0 .net "S", 0 0, L_0x562b8d1edf50;  1 drivers
v0x562b8c084fd0_0 .net "a", 0 0, L_0x562b8d1ee180;  1 drivers
v0x562b8c083160_0 .net "b", 0 0, L_0x562b8d1ee2b0;  1 drivers
v0x562b8c0827e0_0 .net "cin", 0 0, L_0x562b8d1edb10;  alias, 1 drivers
v0x562b8c080a30_0 .net "cout", 0 0, L_0x562b8d1ee0c0;  alias, 1 drivers
v0x562b8c0800b0_0 .net "cout1", 0 0, L_0x562b8d1edee0;  1 drivers
v0x562b8c080150_0 .net "cout2", 0 0, L_0x562b8d1ee050;  1 drivers
v0x562b8c07f1c0_0 .net "s1", 0 0, L_0x562b8d1ede70;  1 drivers
S_0x562b8c91ad30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c91d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ede70 .functor XOR 1, L_0x562b8d1ee180, L_0x562b8d1ee2b0, C4<0>, C4<0>;
L_0x562b8d1edee0 .functor AND 1, L_0x562b8d1ee180, L_0x562b8d1ee2b0, C4<1>, C4<1>;
v0x562b8c06a650_0 .net "S", 0 0, L_0x562b8d1ede70;  alias, 1 drivers
v0x562b8c06a6f0_0 .net "a", 0 0, L_0x562b8d1ee180;  alias, 1 drivers
v0x562b8c069cd0_0 .net "b", 0 0, L_0x562b8d1ee2b0;  alias, 1 drivers
v0x562b8c069d70_0 .net "cout", 0 0, L_0x562b8d1edee0;  alias, 1 drivers
S_0x562b8c918600 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c91d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1edf50 .functor XOR 1, L_0x562b8d1edb10, L_0x562b8d1ede70, C4<0>, C4<0>;
L_0x562b8d1ee050 .functor AND 1, L_0x562b8d1edb10, L_0x562b8d1ede70, C4<1>, C4<1>;
v0x562b8c069830_0 .net "S", 0 0, L_0x562b8d1edf50;  alias, 1 drivers
v0x562b8c0698d0_0 .net "a", 0 0, L_0x562b8d1edb10;  alias, 1 drivers
v0x562b8c087940_0 .net "b", 0 0, L_0x562b8d1ede70;  alias, 1 drivers
v0x562b8c085890_0 .net "cout", 0 0, L_0x562b8d1ee050;  alias, 1 drivers
S_0x562b8c912a60 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c0cbbe0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d1e9630 .functor NOT 2, L_0x562b8d1e9590, C4<00>, C4<00>, C4<00>;
v0x562b8c061650_0 .net "cout", 0 0, L_0x562b8d1ea5c0;  1 drivers
v0x562b8c061710_0 .net "i", 1 0, L_0x562b8d1e9590;  alias, 1 drivers
v0x562b8c0611b0_0 .net "o", 1 0, L_0x562b8d1ea4b0;  alias, 1 drivers
v0x562b8c058e10_0 .net "temp2", 1 0, L_0x562b8d1e9630;  1 drivers
S_0x562b8c910330 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c912a60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c124d50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70dff70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ea550 .functor BUFZ 1, L_0x7f38f70dff70, C4<0>, C4<0>, C4<0>;
L_0x562b8d1ea5c0 .functor BUFZ 1, L_0x562b8d1ea100, C4<0>, C4<0>, C4<0>;
v0x562b8c064b70_0 .net "S", 1 0, L_0x562b8d1ea4b0;  alias, 1 drivers
v0x562b8c064c30_0 .net "a", 1 0, L_0x562b8d1e9630;  alias, 1 drivers
L_0x7f38f70dff28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c0646d0_0 .net "b", 1 0, L_0x7f38f70dff28;  1 drivers
v0x562b8c064790 .array "carry", 0 2;
v0x562b8c064790_0 .net v0x562b8c064790 0, 0 0, L_0x562b8d1ea550; 1 drivers
v0x562b8c064790_1 .net v0x562b8c064790 1, 0 0, L_0x562b8d1e9b50; 1 drivers
v0x562b8c064790_2 .net v0x562b8c064790 2, 0 0, L_0x562b8d1ea100; 1 drivers
v0x562b8c062c90_0 .net "cin", 0 0, L_0x7f38f70dff70;  1 drivers
v0x562b8c061fd0_0 .net "cout", 0 0, L_0x562b8d1ea5c0;  alias, 1 drivers
L_0x562b8d1e9c50 .part L_0x562b8d1e9630, 0, 1;
L_0x562b8d1e9d80 .part L_0x7f38f70dff28, 0, 1;
L_0x562b8d1ea1c0 .part L_0x562b8d1e9630, 1, 1;
L_0x562b8d1ea380 .part L_0x7f38f70dff28, 1, 1;
L_0x562b8d1ea4b0 .concat8 [ 1 1 0 0], L_0x562b8d1e9900, L_0x562b8d1e9f90;
S_0x562b8c90dc00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c910330;
 .timescale 0 0;
P_0x562b8c11dba0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c8fc8e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c90dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1e9b50 .functor OR 1, L_0x562b8d1e9840, L_0x562b8d1e9a50, C4<0>, C4<0>;
v0x562b8c0763f0_0 .net "S", 0 0, L_0x562b8d1e9900;  1 drivers
v0x562b8c0764b0_0 .net "a", 0 0, L_0x562b8d1e9c50;  1 drivers
v0x562b8c075ff0_0 .net "b", 0 0, L_0x562b8d1e9d80;  1 drivers
v0x562b8c075930_0 .net "cin", 0 0, L_0x562b8d1ea550;  alias, 1 drivers
v0x562b8c073820_0 .net "cout", 0 0, L_0x562b8d1e9b50;  alias, 1 drivers
v0x562b8c072ea0_0 .net "cout1", 0 0, L_0x562b8d1e9840;  1 drivers
v0x562b8c072f40_0 .net "cout2", 0 0, L_0x562b8d1e9a50;  1 drivers
v0x562b8c071fb0_0 .net "s1", 0 0, L_0x562b8d1e9780;  1 drivers
S_0x562b8c8fa1b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8fc8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e9780 .functor XOR 1, L_0x562b8d1e9c50, L_0x562b8d1e9d80, C4<0>, C4<0>;
L_0x562b8d1e9840 .functor AND 1, L_0x562b8d1e9c50, L_0x562b8d1e9d80, C4<1>, C4<1>;
v0x562b8c079560_0 .net "S", 0 0, L_0x562b8d1e9780;  alias, 1 drivers
v0x562b8c079600_0 .net "a", 0 0, L_0x562b8d1e9c50;  alias, 1 drivers
v0x562b8c078be0_0 .net "b", 0 0, L_0x562b8d1e9d80;  alias, 1 drivers
v0x562b8c078c80_0 .net "cout", 0 0, L_0x562b8d1e9840;  alias, 1 drivers
S_0x562b8c8f7a80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8fc8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e9900 .functor XOR 1, L_0x562b8d1ea550, L_0x562b8d1e9780, C4<0>, C4<0>;
L_0x562b8d1e9a50 .functor AND 1, L_0x562b8d1ea550, L_0x562b8d1e9780, C4<1>, C4<1>;
v0x562b8c077cf0_0 .net "S", 0 0, L_0x562b8d1e9900;  alias, 1 drivers
v0x562b8c077db0_0 .net "a", 0 0, L_0x562b8d1ea550;  alias, 1 drivers
v0x562b8c077940_0 .net "b", 0 0, L_0x562b8d1e9780;  alias, 1 drivers
v0x562b8c076d70_0 .net "cout", 0 0, L_0x562b8d1e9a50;  alias, 1 drivers
S_0x562b8c8d9490 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c910330;
 .timescale 0 0;
P_0x562b8c0e9750 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c8f1ee0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8d9490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ea100 .functor OR 1, L_0x562b8d1e9f20, L_0x562b8d1ea090, C4<0>, C4<0>;
v0x562b8c063da0_0 .net "S", 0 0, L_0x562b8d1e9f90;  1 drivers
v0x562b8c063e60_0 .net "a", 0 0, L_0x562b8d1ea1c0;  1 drivers
v0x562b8c0673e0_0 .net "b", 0 0, L_0x562b8d1ea380;  1 drivers
v0x562b8c064130_0 .net "cin", 0 0, L_0x562b8d1e9b50;  alias, 1 drivers
v0x562b8c0641d0_0 .net "cout", 0 0, L_0x562b8d1ea100;  alias, 1 drivers
v0x562b8c066c10_0 .net "cout1", 0 0, L_0x562b8d1e9f20;  1 drivers
v0x562b8c066cb0_0 .net "cout2", 0 0, L_0x562b8d1ea090;  1 drivers
v0x562b8c0654f0_0 .net "s1", 0 0, L_0x562b8d1e9eb0;  1 drivers
S_0x562b8c8ef7b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e9eb0 .functor XOR 1, L_0x562b8d1ea1c0, L_0x562b8d1ea380, C4<0>, C4<0>;
L_0x562b8d1e9f20 .functor AND 1, L_0x562b8d1ea1c0, L_0x562b8d1ea380, C4<1>, C4<1>;
v0x562b8c071c00_0 .net "S", 0 0, L_0x562b8d1e9eb0;  alias, 1 drivers
v0x562b8c071ca0_0 .net "a", 0 0, L_0x562b8d1ea1c0;  alias, 1 drivers
v0x562b8c071030_0 .net "b", 0 0, L_0x562b8d1ea380;  alias, 1 drivers
v0x562b8c0710d0_0 .net "cout", 0 0, L_0x562b8d1e9f20;  alias, 1 drivers
S_0x562b8c8ed080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8f1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1e9f90 .functor XOR 1, L_0x562b8d1e9b50, L_0x562b8d1e9eb0, C4<0>, C4<0>;
L_0x562b8d1ea090 .functor AND 1, L_0x562b8d1e9b50, L_0x562b8d1e9eb0, C4<1>, C4<1>;
v0x562b8c0706b0_0 .net "S", 0 0, L_0x562b8d1e9f90;  alias, 1 drivers
v0x562b8c070770_0 .net "a", 0 0, L_0x562b8d1e9b50;  alias, 1 drivers
v0x562b8c070210_0 .net "b", 0 0, L_0x562b8d1e9eb0;  alias, 1 drivers
v0x562b8c068f40_0 .net "cout", 0 0, L_0x562b8d1ea090;  alias, 1 drivers
S_0x562b8c8e5bb0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8ca45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c0d8020 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d1f0050 .functor BUFZ 1, L_0x562b8d1ee540, C4<0>, C4<0>, C4<0>;
L_0x562b8d1f0150 .functor BUFZ 1, L_0x562b8d1efbb0, C4<0>, C4<0>, C4<0>;
v0x562b8c039db0_0 .net "S", 3 0, L_0x562b8d1eff20;  alias, 1 drivers
v0x562b8c039e70_0 .net "a", 3 0, L_0x562b8d1ee430;  alias, 1 drivers
v0x562b8c039430_0 .net "b", 3 0, L_0x562b8d1ec870;  alias, 1 drivers
v0x562b8c037680 .array "carry", 0 4;
v0x562b8c037680_0 .net v0x562b8c037680 0, 0 0, L_0x562b8d1f0050; 1 drivers
v0x562b8c037680_1 .net v0x562b8c037680 1, 0 0, L_0x562b8d1ee980; 1 drivers
v0x562b8c037680_2 .net v0x562b8c037680 2, 0 0, L_0x562b8d1eefc0; 1 drivers
v0x562b8c037680_3 .net v0x562b8c037680 3, 0 0, L_0x562b8d1ef600; 1 drivers
v0x562b8c037680_4 .net v0x562b8c037680 4, 0 0, L_0x562b8d1efbb0; 1 drivers
v0x562b8c036d00_0 .net "cin", 0 0, L_0x562b8d1ee540;  alias, 1 drivers
v0x562b8c034f50_0 .net "cout", 0 0, L_0x562b8d1f0150;  alias, 1 drivers
L_0x562b8d1eea80 .part L_0x562b8d1ee430, 0, 1;
L_0x562b8d1eec40 .part L_0x562b8d1ec870, 0, 1;
L_0x562b8d1ef0c0 .part L_0x562b8d1ee430, 1, 1;
L_0x562b8d1ef1f0 .part L_0x562b8d1ec870, 1, 1;
L_0x562b8d1ef700 .part L_0x562b8d1ee430, 2, 1;
L_0x562b8d1ef830 .part L_0x562b8d1ec870, 2, 1;
L_0x562b8d1efc70 .part L_0x562b8d1ee430, 3, 1;
L_0x562b8d1efda0 .part L_0x562b8d1ec870, 3, 1;
L_0x562b8d1eff20 .concat8 [ 1 1 1 1], L_0x562b8d1ee730, L_0x562b8d1eee50, L_0x562b8d1ef490, L_0x562b8d1efa40;
S_0x562b8c8dfe70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c8e5bb0;
 .timescale 0 0;
P_0x562b8c0943e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c8bfe40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8dfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ee980 .functor OR 1, L_0x562b8d1ee670, L_0x562b8d1ee880, C4<0>, C4<0>;
v0x562b8c05f5c0_0 .net "S", 0 0, L_0x562b8d1ee730;  1 drivers
v0x562b8c05f680_0 .net "a", 0 0, L_0x562b8d1eea80;  1 drivers
v0x562b8c05dea0_0 .net "b", 0 0, L_0x562b8d1eec40;  1 drivers
v0x562b8c05d520_0 .net "cin", 0 0, L_0x562b8d1f0050;  alias, 1 drivers
v0x562b8c05d080_0 .net "cout", 0 0, L_0x562b8d1ee980;  alias, 1 drivers
v0x562b8c05b640_0 .net "cout1", 0 0, L_0x562b8d1ee670;  1 drivers
v0x562b8c05b6e0_0 .net "cout2", 0 0, L_0x562b8d1ee880;  1 drivers
v0x562b8c05a980_0 .net "s1", 0 0, L_0x562b8d1ee5b0;  1 drivers
S_0x562b8c8b9b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8bfe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ee5b0 .functor XOR 1, L_0x562b8d1eea80, L_0x562b8d1eec40, C4<0>, C4<0>;
L_0x562b8d1ee670 .functor AND 1, L_0x562b8d1eea80, L_0x562b8d1eec40, C4<1>, C4<1>;
v0x562b8c057a40_0 .net "S", 0 0, L_0x562b8d1ee5b0;  alias, 1 drivers
v0x562b8c057ae0_0 .net "a", 0 0, L_0x562b8d1eea80;  alias, 1 drivers
v0x562b8c057230_0 .net "b", 0 0, L_0x562b8d1eec40;  alias, 1 drivers
v0x562b8c0572d0_0 .net "cout", 0 0, L_0x562b8d1ee670;  alias, 1 drivers
S_0x562b8c8a6400 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8bfe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ee730 .functor XOR 1, L_0x562b8d1f0050, L_0x562b8d1ee5b0, C4<0>, C4<0>;
L_0x562b8d1ee880 .functor AND 1, L_0x562b8d1f0050, L_0x562b8d1ee5b0, C4<1>, C4<1>;
v0x562b8c05c750_0 .net "S", 0 0, L_0x562b8d1ee730;  alias, 1 drivers
v0x562b8c05c7f0_0 .net "a", 0 0, L_0x562b8d1f0050;  alias, 1 drivers
v0x562b8c05fd90_0 .net "b", 0 0, L_0x562b8d1ee5b0;  alias, 1 drivers
v0x562b8c05cae0_0 .net "cout", 0 0, L_0x562b8d1ee880;  alias, 1 drivers
S_0x562b8c8a3cd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c8e5bb0;
 .timescale 0 0;
P_0x562b8c0b0580 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c8a15a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8a3cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1eefc0 .functor OR 1, L_0x562b8d1eede0, L_0x562b8d1eef50, C4<0>, C4<0>;
v0x562b8c0537f0_0 .net "S", 0 0, L_0x562b8d1eee50;  1 drivers
v0x562b8c0538b0_0 .net "a", 0 0, L_0x562b8d1ef0c0;  1 drivers
v0x562b8c052e70_0 .net "b", 0 0, L_0x562b8d1ef1f0;  1 drivers
v0x562b8c051f80_0 .net "cin", 0 0, L_0x562b8d1ee980;  alias, 1 drivers
v0x562b8c052020_0 .net "cout", 0 0, L_0x562b8d1eefc0;  alias, 1 drivers
v0x562b8c051bd0_0 .net "cout1", 0 0, L_0x562b8d1eede0;  1 drivers
v0x562b8c051c70_0 .net "cout2", 0 0, L_0x562b8d1eef50;  1 drivers
v0x562b8c051000_0 .net "s1", 0 0, L_0x562b8d1eed70;  1 drivers
S_0x562b8c882fb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8a15a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1eed70 .functor XOR 1, L_0x562b8d1ef0c0, L_0x562b8d1ef1f0, C4<0>, C4<0>;
L_0x562b8d1eede0 .functor AND 1, L_0x562b8d1ef0c0, L_0x562b8d1ef1f0, C4<1>, C4<1>;
v0x562b8c05a000_0 .net "S", 0 0, L_0x562b8d1eed70;  alias, 1 drivers
v0x562b8c05a0a0_0 .net "a", 0 0, L_0x562b8d1ef0c0;  alias, 1 drivers
v0x562b8c04f950_0 .net "b", 0 0, L_0x562b8d1ef1f0;  alias, 1 drivers
v0x562b8c04f9f0_0 .net "cout", 0 0, L_0x562b8d1eede0;  alias, 1 drivers
S_0x562b8c89ba00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8a15a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1eee50 .functor XOR 1, L_0x562b8d1ee980, L_0x562b8d1eed70, C4<0>, C4<0>;
L_0x562b8d1eef50 .functor AND 1, L_0x562b8d1ee980, L_0x562b8d1eed70, C4<1>, C4<1>;
v0x562b8c055fa0_0 .net "S", 0 0, L_0x562b8d1eee50;  alias, 1 drivers
v0x562b8c056060_0 .net "a", 0 0, L_0x562b8d1ee980;  alias, 1 drivers
v0x562b8c04fce0_0 .net "b", 0 0, L_0x562b8d1eed70;  alias, 1 drivers
v0x562b8c055870_0 .net "cout", 0 0, L_0x562b8d1eef50;  alias, 1 drivers
S_0x562b8c8992d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c8e5bb0;
 .timescale 0 0;
P_0x562b8c075d80 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c896ba0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8992d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1ef600 .functor OR 1, L_0x562b8d1ef420, L_0x562b8d1ef590, C4<0>, C4<0>;
v0x562b8c04baf0_0 .net "S", 0 0, L_0x562b8d1ef490;  1 drivers
v0x562b8c04bbb0_0 .net "a", 0 0, L_0x562b8d1ef700;  1 drivers
v0x562b8c04b740_0 .net "b", 0 0, L_0x562b8d1ef830;  1 drivers
v0x562b8c04ab70_0 .net "cin", 0 0, L_0x562b8d1eefc0;  alias, 1 drivers
v0x562b8c04ac10_0 .net "cout", 0 0, L_0x562b8d1ef600;  alias, 1 drivers
v0x562b8c04a1f0_0 .net "cout1", 0 0, L_0x562b8d1ef420;  1 drivers
v0x562b8c04a290_0 .net "cout2", 0 0, L_0x562b8d1ef590;  1 drivers
v0x562b8c049d50_0 .net "s1", 0 0, L_0x562b8d1ef3b0;  1 drivers
S_0x562b8c88f6d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c896ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ef3b0 .functor XOR 1, L_0x562b8d1ef700, L_0x562b8d1ef830, C4<0>, C4<0>;
L_0x562b8d1ef420 .functor AND 1, L_0x562b8d1ef700, L_0x562b8d1ef830, C4<1>, C4<1>;
v0x562b8c050680_0 .net "S", 0 0, L_0x562b8d1ef3b0;  alias, 1 drivers
v0x562b8c050720_0 .net "a", 0 0, L_0x562b8d1ef700;  alias, 1 drivers
v0x562b8c0501e0_0 .net "b", 0 0, L_0x562b8d1ef830;  alias, 1 drivers
v0x562b8c050280_0 .net "cout", 0 0, L_0x562b8d1ef420;  alias, 1 drivers
S_0x562b8c889990 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c896ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ef490 .functor XOR 1, L_0x562b8d1eefc0, L_0x562b8d1ef3b0, C4<0>, C4<0>;
L_0x562b8d1ef590 .functor AND 1, L_0x562b8d1eefc0, L_0x562b8d1ef3b0, C4<1>, C4<1>;
v0x562b8c04d4b0_0 .net "S", 0 0, L_0x562b8d1ef490;  alias, 1 drivers
v0x562b8c04d570_0 .net "a", 0 0, L_0x562b8d1eefc0;  alias, 1 drivers
v0x562b8c04cb30_0 .net "b", 0 0, L_0x562b8d1ef3b0;  alias, 1 drivers
v0x562b8c04c3e0_0 .net "cout", 0 0, L_0x562b8d1ef590;  alias, 1 drivers
S_0x562b8c86a960 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c8e5bb0;
 .timescale 0 0;
P_0x562b8c05aa70 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c868230 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c86a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1efbb0 .functor OR 1, L_0x562b8d1ef9d0, L_0x562b8d1efb40, C4<0>, C4<0>;
v0x562b8c025760_0 .net "S", 0 0, L_0x562b8d1efa40;  1 drivers
v0x562b8c025820_0 .net "a", 0 0, L_0x562b8d1efc70;  1 drivers
v0x562b8c01f7b0_0 .net "b", 0 0, L_0x562b8d1efda0;  1 drivers
v0x562b8c0119d0_0 .net "cin", 0 0, L_0x562b8d1ef600;  alias, 1 drivers
v0x562b8c011a70_0 .net "cout", 0 0, L_0x562b8d1efbb0;  alias, 1 drivers
v0x562b8c001b50_0 .net "cout1", 0 0, L_0x562b8d1ef9d0;  1 drivers
v0x562b8c001bf0_0 .net "cout2", 0 0, L_0x562b8d1efb40;  1 drivers
v0x562b8c03be60_0 .net "s1", 0 0, L_0x562b8d1ef960;  1 drivers
S_0x562b8c865b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c868230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1ef960 .functor XOR 1, L_0x562b8d1efc70, L_0x562b8d1efda0, C4<0>, C4<0>;
L_0x562b8d1ef9d0 .functor AND 1, L_0x562b8d1efc70, L_0x562b8d1efda0, C4<1>, C4<1>;
v0x562b8c00a380_0 .net "S", 0 0, L_0x562b8d1ef960;  alias, 1 drivers
v0x562b8c00a420_0 .net "a", 0 0, L_0x562b8d1efc70;  alias, 1 drivers
v0x562b8c003420_0 .net "b", 0 0, L_0x562b8d1efda0;  alias, 1 drivers
v0x562b8c0034c0_0 .net "cout", 0 0, L_0x562b8d1ef9d0;  alias, 1 drivers
S_0x562b8c847510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c868230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1efa40 .functor XOR 1, L_0x562b8d1ef600, L_0x562b8d1ef960, C4<0>, C4<0>;
L_0x562b8d1efb40 .functor AND 1, L_0x562b8d1ef600, L_0x562b8d1ef960, C4<1>, C4<1>;
v0x562b8c003040_0 .net "S", 0 0, L_0x562b8d1efa40;  alias, 1 drivers
v0x562b8c003100_0 .net "a", 0 0, L_0x562b8d1ef600;  alias, 1 drivers
v0x562b8c0317c0_0 .net "b", 0 0, L_0x562b8d1ef960;  alias, 1 drivers
v0x562b8c0269a0_0 .net "cout", 0 0, L_0x562b8d1efb40;  alias, 1 drivers
S_0x562b8c85ff60 .scope module, "ins4" "rca_Nbit" 3 111, 3 18 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c016a50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e01f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1f4090 .functor BUFZ 1, L_0x7f38f70e01f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d1f4120 .functor BUFZ 1, L_0x562b8d1f3ab0, C4<0>, C4<0>, C4<0>;
v0x562b8c006ba0_0 .net "S", 3 0, L_0x562b8d1f3ff0;  alias, 1 drivers
v0x562b8c005160_0 .net "a", 3 0, L_0x562b8d1e20c0;  alias, 1 drivers
v0x562b8c0044a0_0 .net "b", 3 0, L_0x562b8d1d7950;  alias, 1 drivers
v0x562b8c004540 .array "carry", 0 4;
v0x562b8c004540_0 .net v0x562b8c004540 0, 0 0, L_0x562b8d1f4090; 1 drivers
v0x562b8c004540_1 .net v0x562b8c004540 1, 0 0, L_0x562b8d1f2600; 1 drivers
v0x562b8c004540_2 .net v0x562b8c004540 2, 0 0, L_0x562b8d1f2cd0; 1 drivers
v0x562b8c004540_3 .net v0x562b8c004540 3, 0 0, L_0x562b8d1f33b0; 1 drivers
v0x562b8c004540_4 .net v0x562b8c004540 4, 0 0, L_0x562b8d1f3ab0; 1 drivers
v0x562b8c003b20_0 .net "cin", 0 0, L_0x7f38f70e01f8;  1 drivers
v0x562b8bfce8e0_0 .net "cout", 0 0, L_0x562b8d1f4120;  alias, 1 drivers
L_0x562b8d1f2740 .part L_0x562b8d1e20c0, 0, 1;
L_0x562b8d1f2890 .part L_0x562b8d1d7950, 0, 1;
L_0x562b8d1f2e10 .part L_0x562b8d1e20c0, 1, 1;
L_0x562b8d1f2f40 .part L_0x562b8d1d7950, 1, 1;
L_0x562b8d1f34f0 .part L_0x562b8d1e20c0, 2, 1;
L_0x562b8d1f3620 .part L_0x562b8d1d7950, 2, 1;
L_0x562b8d1f3bb0 .part L_0x562b8d1e20c0, 3, 1;
L_0x562b8d1f3df0 .part L_0x562b8d1d7950, 3, 1;
L_0x562b8d1f3ff0 .concat8 [ 1 1 1 1], L_0x562b8d1f2350, L_0x562b8d1f2b00, L_0x562b8d1f3190, L_0x562b8d1f3890;
S_0x562b8c85d830 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c85ff60;
 .timescale 0 0;
P_0x562b8c02c3f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c85b100 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c85d830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f2600 .functor OR 1, L_0x562b8d1f2270, L_0x562b8d1f24e0, C4<0>, C4<0>;
v0x562b8c026f40_0 .net "S", 0 0, L_0x562b8d1f2350;  1 drivers
v0x562b8c026fe0_0 .net "a", 0 0, L_0x562b8d1f2740;  1 drivers
v0x562b8c025190_0 .net "b", 0 0, L_0x562b8d1f2890;  1 drivers
v0x562b8c023080_0 .net "cin", 0 0, L_0x562b8d1f4090;  alias, 1 drivers
v0x562b8c022700_0 .net "cout", 0 0, L_0x562b8d1f2600;  alias, 1 drivers
v0x562b8c021810_0 .net "cout1", 0 0, L_0x562b8d1f2270;  1 drivers
v0x562b8c0218b0_0 .net "cout2", 0 0, L_0x562b8d1f24e0;  1 drivers
v0x562b8c021460_0 .net "s1", 0 0, L_0x562b8d1f2170;  1 drivers
S_0x562b8c853c30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c85b100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f2170 .functor XOR 1, L_0x562b8d1f2740, L_0x562b8d1f2890, C4<0>, C4<0>;
L_0x562b8d1f2270 .functor AND 1, L_0x562b8d1f2740, L_0x562b8d1f2890, C4<1>, C4<1>;
v0x562b8c028ce0_0 .net "S", 0 0, L_0x562b8d1f2170;  alias, 1 drivers
v0x562b8c028d80_0 .net "a", 0 0, L_0x562b8d1f2740;  alias, 1 drivers
v0x562b8c028930_0 .net "b", 0 0, L_0x562b8d1f2890;  alias, 1 drivers
v0x562b8c0289d0_0 .net "cout", 0 0, L_0x562b8d1f2270;  alias, 1 drivers
S_0x562b8c84def0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c85b100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f2350 .functor XOR 1, L_0x562b8d1f4090, L_0x562b8d1f2170, C4<0>, C4<0>;
L_0x562b8d1f24e0 .functor AND 1, L_0x562b8d1f4090, L_0x562b8d1f2170, C4<1>, C4<1>;
v0x562b8c027d60_0 .net "S", 0 0, L_0x562b8d1f2350;  alias, 1 drivers
v0x562b8c027e20_0 .net "a", 0 0, L_0x562b8d1f4090;  alias, 1 drivers
v0x562b8c0273e0_0 .net "b", 0 0, L_0x562b8d1f2170;  alias, 1 drivers
v0x562b8c027480_0 .net "cout", 0 0, L_0x562b8d1f24e0;  alias, 1 drivers
S_0x562b8c8b28f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c85ff60;
 .timescale 0 0;
P_0x562b8c0227f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c8ac5b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8b28f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f2cd0 .functor OR 1, L_0x562b8d1f2a70, L_0x562b8d1f2c40, C4<0>, C4<0>;
v0x562b8c01d340_0 .net "S", 0 0, L_0x562b8d1f2b00;  1 drivers
v0x562b8c01d3e0_0 .net "a", 0 0, L_0x562b8d1f2e10;  1 drivers
v0x562b8c01c9c0_0 .net "b", 0 0, L_0x562b8d1f2f40;  1 drivers
v0x562b8c01bad0_0 .net "cin", 0 0, L_0x562b8d1f2600;  alias, 1 drivers
v0x562b8c01b720_0 .net "cout", 0 0, L_0x562b8d1f2cd0;  alias, 1 drivers
v0x562b8c01ab50_0 .net "cout1", 0 0, L_0x562b8d1f2a70;  1 drivers
v0x562b8c01abf0_0 .net "cout2", 0 0, L_0x562b8d1f2c40;  1 drivers
v0x562b8c01a1d0_0 .net "s1", 0 0, L_0x562b8d1f29c0;  1 drivers
S_0x562b8ca78e90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8ac5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f29c0 .functor XOR 1, L_0x562b8d1f2e10, L_0x562b8d1f2f40, C4<0>, C4<0>;
L_0x562b8d1f2a70 .functor AND 1, L_0x562b8d1f2e10, L_0x562b8d1f2f40, C4<1>, C4<1>;
v0x562b8c020890_0 .net "S", 0 0, L_0x562b8d1f29c0;  alias, 1 drivers
v0x562b8c020950_0 .net "a", 0 0, L_0x562b8d1f2e10;  alias, 1 drivers
v0x562b8c01ff10_0 .net "b", 0 0, L_0x562b8d1f2f40;  alias, 1 drivers
v0x562b8c01ffd0_0 .net "cout", 0 0, L_0x562b8d1f2a70;  alias, 1 drivers
S_0x562b8ca76760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8ac5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f2b00 .functor XOR 1, L_0x562b8d1f2600, L_0x562b8d1f29c0, C4<0>, C4<0>;
L_0x562b8d1f2c40 .functor AND 1, L_0x562b8d1f2600, L_0x562b8d1f29c0, C4<1>, C4<1>;
v0x562b8c01fb10_0 .net "S", 0 0, L_0x562b8d1f2b00;  alias, 1 drivers
v0x562b8c01fbd0_0 .net "a", 0 0, L_0x562b8d1f2600;  alias, 1 drivers
v0x562b8c01f450_0 .net "b", 0 0, L_0x562b8d1f29c0;  alias, 1 drivers
v0x562b8c01f4f0_0 .net "cout", 0 0, L_0x562b8d1f2c40;  alias, 1 drivers
S_0x562b8ca74030 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c85ff60;
 .timescale 0 0;
P_0x562b8c01bbc0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ca6e030 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca74030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f33b0 .functor OR 1, L_0x562b8d1f3100, L_0x562b8d1f3320, C4<0>, C4<0>;
v0x562b8c010730_0 .net "S", 0 0, L_0x562b8d1f3190;  1 drivers
v0x562b8c0107f0_0 .net "a", 0 0, L_0x562b8d1f34f0;  1 drivers
v0x562b8c00f010_0 .net "b", 0 0, L_0x562b8d1f3620;  1 drivers
v0x562b8c00e690_0 .net "cin", 0 0, L_0x562b8d1f2cd0;  alias, 1 drivers
v0x562b8c00e730_0 .net "cout", 0 0, L_0x562b8d1f33b0;  alias, 1 drivers
v0x562b8c00e1f0_0 .net "cout1", 0 0, L_0x562b8d1f3100;  1 drivers
v0x562b8c00e290_0 .net "cout2", 0 0, L_0x562b8d1f3320;  1 drivers
v0x562b8c00c7b0_0 .net "s1", 0 0, L_0x562b8d1f3070;  1 drivers
S_0x562b8c82e240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca6e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f3070 .functor XOR 1, L_0x562b8d1f34f0, L_0x562b8d1f3620, C4<0>, C4<0>;
L_0x562b8d1f3100 .functor AND 1, L_0x562b8d1f34f0, L_0x562b8d1f3620, C4<1>, C4<1>;
v0x562b8c019d30_0 .net "S", 0 0, L_0x562b8d1f3070;  alias, 1 drivers
v0x562b8c019dd0_0 .net "a", 0 0, L_0x562b8d1f34f0;  alias, 1 drivers
v0x562b8c012a60_0 .net "b", 0 0, L_0x562b8d1f3620;  alias, 1 drivers
v0x562b8c012b00_0 .net "cout", 0 0, L_0x562b8d1f3100;  alias, 1 drivers
S_0x562b8c82bb10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca6e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f3190 .functor XOR 1, L_0x562b8d1f2cd0, L_0x562b8d1f3070, C4<0>, C4<0>;
L_0x562b8d1f3320 .functor AND 1, L_0x562b8d1f2cd0, L_0x562b8d1f3070, C4<1>, C4<1>;
v0x562b8c00d8c0_0 .net "S", 0 0, L_0x562b8d1f3190;  alias, 1 drivers
v0x562b8c00d980_0 .net "a", 0 0, L_0x562b8d1f2cd0;  alias, 1 drivers
v0x562b8c010f00_0 .net "b", 0 0, L_0x562b8d1f3070;  alias, 1 drivers
v0x562b8c00dc50_0 .net "cout", 0 0, L_0x562b8d1f3320;  alias, 1 drivers
S_0x562b8c8293e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c85ff60;
 .timescale 0 0;
P_0x562b8c666d00 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c826cb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8293e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f3ab0 .functor OR 1, L_0x562b8d1f3800, L_0x562b8d1f3a20, C4<0>, C4<0>;
v0x562b8c006330_0 .net "S", 0 0, L_0x562b8d1f3890;  1 drivers
v0x562b8c0098b0_0 .net "a", 0 0, L_0x562b8d1f3bb0;  1 drivers
v0x562b8c009950_0 .net "b", 0 0, L_0x562b8d1f3df0;  1 drivers
v0x562b8c006600_0 .net "cin", 0 0, L_0x562b8d1f33b0;  alias, 1 drivers
v0x562b8c0090e0_0 .net "cout", 0 0, L_0x562b8d1f3ab0;  alias, 1 drivers
v0x562b8c0079c0_0 .net "cout1", 0 0, L_0x562b8d1f3800;  1 drivers
v0x562b8c007a60_0 .net "cout2", 0 0, L_0x562b8d1f3a20;  1 drivers
v0x562b8c007040_0 .net "s1", 0 0, L_0x562b8d1f3750;  1 drivers
S_0x562b8c824580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c826cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f3750 .functor XOR 1, L_0x562b8d1f3bb0, L_0x562b8d1f3df0, C4<0>, C4<0>;
L_0x562b8d1f3800 .functor AND 1, L_0x562b8d1f3bb0, L_0x562b8d1f3df0, C4<1>, C4<1>;
v0x562b8c00baf0_0 .net "S", 0 0, L_0x562b8d1f3750;  alias, 1 drivers
v0x562b8c00b170_0 .net "a", 0 0, L_0x562b8d1f3bb0;  alias, 1 drivers
v0x562b8c00b230_0 .net "b", 0 0, L_0x562b8d1f3df0;  alias, 1 drivers
v0x562b8c00acd0_0 .net "cout", 0 0, L_0x562b8d1f3800;  alias, 1 drivers
S_0x562b8c821e50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c826cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f3890 .functor XOR 1, L_0x562b8d1f33b0, L_0x562b8d1f3750, C4<0>, C4<0>;
L_0x562b8d1f3a20 .functor AND 1, L_0x562b8d1f33b0, L_0x562b8d1f3750, C4<1>, C4<1>;
v0x562b8c002930_0 .net "S", 0 0, L_0x562b8d1f3890;  alias, 1 drivers
v0x562b8c001560_0 .net "a", 0 0, L_0x562b8d1f33b0;  alias, 1 drivers
v0x562b8c001620_0 .net "b", 0 0, L_0x562b8d1f3750;  alias, 1 drivers
v0x562b8c006270_0 .net "cout", 0 0, L_0x562b8d1f3a20;  alias, 1 drivers
S_0x562b8c81f720 .scope module, "ins5" "rca_Nbit" 3 112, 3 18 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c007130 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d1f5f30 .functor BUFZ 1, L_0x562b8d1f4120, C4<0>, C4<0>, C4<0>;
L_0x562b8d1f6070 .functor BUFZ 1, L_0x562b8d1f5ae0, C4<0>, C4<0>, C4<0>;
v0x562b8bfe5d70_0 .net "S", 3 0, L_0x562b8d1f5e90;  alias, 1 drivers
v0x562b8bfe5e30_0 .net "a", 3 0, L_0x562b8d1f3ff0;  alias, 1 drivers
v0x562b8bfe59c0_0 .net "b", 3 0, L_0x562b8d1f1fd0;  alias, 1 drivers
v0x562b8bfe4df0 .array "carry", 0 4;
v0x562b8bfe4df0_0 .net v0x562b8bfe4df0 0, 0 0, L_0x562b8d1f5f30; 1 drivers
v0x562b8bfe4df0_1 .net v0x562b8bfe4df0 1, 0 0, L_0x562b8d1f45b0; 1 drivers
v0x562b8bfe4df0_2 .net v0x562b8bfe4df0 2, 0 0, L_0x562b8d1f4d10; 1 drivers
v0x562b8bfe4df0_3 .net v0x562b8bfe4df0 3, 0 0, L_0x562b8d1f5430; 1 drivers
v0x562b8bfe4df0_4 .net v0x562b8bfe4df0 4, 0 0, L_0x562b8d1f5ae0; 1 drivers
v0x562b8bfe4470_0 .net "cin", 0 0, L_0x562b8d1f4120;  alias, 1 drivers
v0x562b8bfe4070_0 .net "cout", 0 0, L_0x562b8d1f6070;  alias, 1 drivers
L_0x562b8d1f46f0 .part L_0x562b8d1f3ff0, 0, 1;
L_0x562b8d1f48d0 .part L_0x562b8d1f1fd0, 0, 1;
L_0x562b8d1f4e50 .part L_0x562b8d1f3ff0, 1, 1;
L_0x562b8d1f4f80 .part L_0x562b8d1f1fd0, 1, 1;
L_0x562b8d1f5570 .part L_0x562b8d1f3ff0, 2, 1;
L_0x562b8d1f56a0 .part L_0x562b8d1f1fd0, 2, 1;
L_0x562b8d1f5be0 .part L_0x562b8d1f3ff0, 3, 1;
L_0x562b8d1f5d10 .part L_0x562b8d1f1fd0, 3, 1;
L_0x562b8d1f5e90 .concat8 [ 1 1 1 1], L_0x562b8d1f4390, L_0x562b8d1f4b40, L_0x562b8d1f5260, L_0x562b8d1f5910;
S_0x562b8c7d9300 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c81f720;
 .timescale 0 0;
P_0x562b8c659b10 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c7d6bd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7d9300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f45b0 .functor OR 1, L_0x562b8d1f42b0, L_0x562b8d1f4490, C4<0>, C4<0>;
v0x562b8bfd5f30_0 .net "S", 0 0, L_0x562b8d1f4390;  1 drivers
v0x562b8bfd5ff0_0 .net "a", 0 0, L_0x562b8d1f46f0;  1 drivers
v0x562b8bfc62f0_0 .net "b", 0 0, L_0x562b8d1f48d0;  1 drivers
v0x562b8c0003c0_0 .net "cin", 0 0, L_0x562b8d1f5f30;  alias, 1 drivers
v0x562b8bffe310_0 .net "cout", 0 0, L_0x562b8d1f45b0;  alias, 1 drivers
v0x562b8bffd990_0 .net "cout1", 0 0, L_0x562b8d1f42b0;  1 drivers
v0x562b8bffda30_0 .net "cout2", 0 0, L_0x562b8d1f4490;  1 drivers
v0x562b8bffbbe0_0 .net "s1", 0 0, L_0x562b8d1f41b0;  1 drivers
S_0x562b8c7d44a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7d6bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f41b0 .functor XOR 1, L_0x562b8d1f46f0, L_0x562b8d1f48d0, C4<0>, C4<0>;
L_0x562b8d1f42b0 .functor AND 1, L_0x562b8d1f46f0, L_0x562b8d1f48d0, C4<1>, C4<1>;
v0x562b8bfc7980_0 .net "S", 0 0, L_0x562b8d1f41b0;  alias, 1 drivers
v0x562b8bfc7630_0 .net "a", 0 0, L_0x562b8d1f46f0;  alias, 1 drivers
v0x562b8bfc76f0_0 .net "b", 0 0, L_0x562b8d1f48d0;  alias, 1 drivers
v0x562b8bff5d20_0 .net "cout", 0 0, L_0x562b8d1f42b0;  alias, 1 drivers
S_0x562b8c7d1d70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7d6bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f4390 .functor XOR 1, L_0x562b8d1f5f30, L_0x562b8d1f41b0, C4<0>, C4<0>;
L_0x562b8d1f4490 .functor AND 1, L_0x562b8d1f5f30, L_0x562b8d1f41b0, C4<1>, C4<1>;
v0x562b8bfeaf00_0 .net "S", 0 0, L_0x562b8d1f4390;  alias, 1 drivers
v0x562b8bfe9cc0_0 .net "a", 0 0, L_0x562b8d1f5f30;  alias, 1 drivers
v0x562b8bfe9d80_0 .net "b", 0 0, L_0x562b8d1f41b0;  alias, 1 drivers
v0x562b8bfe3d10_0 .net "cout", 0 0, L_0x562b8d1f4490;  alias, 1 drivers
S_0x562b8c7cf640 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c81f720;
 .timescale 0 0;
P_0x562b8bfc63f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c7ccf10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7cf640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f4d10 .functor OR 1, L_0x562b8d1f4ab0, L_0x562b8d1f4c80, C4<0>, C4<0>;
v0x562b8bff6480_0 .net "S", 0 0, L_0x562b8d1f4b40;  1 drivers
v0x562b8bff6540_0 .net "a", 0 0, L_0x562b8d1f4e50;  1 drivers
v0x562b8bff6080_0 .net "b", 0 0, L_0x562b8d1f4f80;  1 drivers
v0x562b8bfdd700_0 .net "cin", 0 0, L_0x562b8d1f45b0;  alias, 1 drivers
v0x562b8bfdd7a0_0 .net "cout", 0 0, L_0x562b8d1f4d10;  alias, 1 drivers
v0x562b8bfdcfd0_0 .net "cout1", 0 0, L_0x562b8d1f4ab0;  1 drivers
v0x562b8bfdd070_0 .net "cout2", 0 0, L_0x562b8d1f4c80;  1 drivers
v0x562b8bfdaec0_0 .net "s1", 0 0, L_0x562b8d1f4a00;  1 drivers
S_0x562b8c7ca7e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7ccf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f4a00 .functor XOR 1, L_0x562b8d1f4e50, L_0x562b8d1f4f80, C4<0>, C4<0>;
L_0x562b8d1f4ab0 .functor AND 1, L_0x562b8d1f4e50, L_0x562b8d1f4f80, C4<1>, C4<1>;
v0x562b8bffb260_0 .net "S", 0 0, L_0x562b8d1f4a00;  alias, 1 drivers
v0x562b8bff94b0_0 .net "a", 0 0, L_0x562b8d1f4e50;  alias, 1 drivers
v0x562b8bff9570_0 .net "b", 0 0, L_0x562b8d1f4f80;  alias, 1 drivers
v0x562b8bff8b30_0 .net "cout", 0 0, L_0x562b8d1f4ab0;  alias, 1 drivers
S_0x562b8c7c80b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7ccf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f4b40 .functor XOR 1, L_0x562b8d1f45b0, L_0x562b8d1f4a00, C4<0>, C4<0>;
L_0x562b8d1f4c80 .functor AND 1, L_0x562b8d1f45b0, L_0x562b8d1f4a00, C4<1>, C4<1>;
v0x562b8bff7c40_0 .net "S", 0 0, L_0x562b8d1f4b40;  alias, 1 drivers
v0x562b8bff7d00_0 .net "a", 0 0, L_0x562b8d1f45b0;  alias, 1 drivers
v0x562b8bff7890_0 .net "b", 0 0, L_0x562b8d1f4a00;  alias, 1 drivers
v0x562b8bff6cc0_0 .net "cout", 0 0, L_0x562b8d1f4c80;  alias, 1 drivers
S_0x562b8c7c5980 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c81f720;
 .timescale 0 0;
P_0x562b8c63b570 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c7c3250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7c5980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f5430 .functor OR 1, L_0x562b8d1f51d0, L_0x562b8d1f53a0, C4<0>, C4<0>;
v0x562b8bfd78b0_0 .net "S", 0 0, L_0x562b8d1f5260;  1 drivers
v0x562b8bfd7950_0 .net "a", 0 0, L_0x562b8d1f5570;  1 drivers
v0x562b8bff59c0_0 .net "b", 0 0, L_0x562b8d1f56a0;  1 drivers
v0x562b8bff3910_0 .net "cin", 0 0, L_0x562b8d1f4d10;  alias, 1 drivers
v0x562b8bff2f90_0 .net "cout", 0 0, L_0x562b8d1f5430;  alias, 1 drivers
v0x562b8bff11e0_0 .net "cout1", 0 0, L_0x562b8d1f51d0;  1 drivers
v0x562b8bff1280_0 .net "cout2", 0 0, L_0x562b8d1f53a0;  1 drivers
v0x562b8bff0860_0 .net "s1", 0 0, L_0x562b8d1f5140;  1 drivers
S_0x562b8c7c0b20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7c3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f5140 .functor XOR 1, L_0x562b8d1f5570, L_0x562b8d1f56a0, C4<0>, C4<0>;
L_0x562b8d1f51d0 .functor AND 1, L_0x562b8d1f5570, L_0x562b8d1f56a0, C4<1>, C4<1>;
v0x562b8bfda540_0 .net "S", 0 0, L_0x562b8d1f5140;  alias, 1 drivers
v0x562b8bfd9650_0 .net "a", 0 0, L_0x562b8d1f5570;  alias, 1 drivers
v0x562b8bfd9710_0 .net "b", 0 0, L_0x562b8d1f56a0;  alias, 1 drivers
v0x562b8bfd92a0_0 .net "cout", 0 0, L_0x562b8d1f51d0;  alias, 1 drivers
S_0x562b8c7be3f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7c3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f5260 .functor XOR 1, L_0x562b8d1f4d10, L_0x562b8d1f5140, C4<0>, C4<0>;
L_0x562b8d1f53a0 .functor AND 1, L_0x562b8d1f4d10, L_0x562b8d1f5140, C4<1>, C4<1>;
v0x562b8bfd86d0_0 .net "S", 0 0, L_0x562b8d1f5260;  alias, 1 drivers
v0x562b8bfd8790_0 .net "a", 0 0, L_0x562b8d1f4d10;  alias, 1 drivers
v0x562b8bfd7d50_0 .net "b", 0 0, L_0x562b8d1f5140;  alias, 1 drivers
v0x562b8bfd7df0_0 .net "cout", 0 0, L_0x562b8d1f53a0;  alias, 1 drivers
S_0x562b8c7bbcc0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c81f720;
 .timescale 0 0;
P_0x562b8bff3a00 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c7b9590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7bbcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f5ae0 .functor OR 1, L_0x562b8d1f5880, L_0x562b8d1f5a50, C4<0>, C4<0>;
v0x562b8bfec2c0_0 .net "S", 0 0, L_0x562b8d1f5910;  1 drivers
v0x562b8bfec360_0 .net "a", 0 0, L_0x562b8d1f5be0;  1 drivers
v0x562b8bfeb940_0 .net "b", 0 0, L_0x562b8d1f5d10;  1 drivers
v0x562b8bfeb4a0_0 .net "cin", 0 0, L_0x562b8d1f5430;  alias, 1 drivers
v0x562b8bfe96f0_0 .net "cout", 0 0, L_0x562b8d1f5ae0;  alias, 1 drivers
v0x562b8bfe75e0_0 .net "cout1", 0 0, L_0x562b8d1f5880;  1 drivers
v0x562b8bfe7680_0 .net "cout2", 0 0, L_0x562b8d1f5a50;  1 drivers
v0x562b8bfe6c60_0 .net "s1", 0 0, L_0x562b8d1f57d0;  1 drivers
S_0x562b8c7b6e60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7b9590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f57d0 .functor XOR 1, L_0x562b8d1f5be0, L_0x562b8d1f5d10, C4<0>, C4<0>;
L_0x562b8d1f5880 .functor AND 1, L_0x562b8d1f5be0, L_0x562b8d1f5d10, C4<1>, C4<1>;
v0x562b8bfeeab0_0 .net "S", 0 0, L_0x562b8d1f57d0;  alias, 1 drivers
v0x562b8bfeeb70_0 .net "a", 0 0, L_0x562b8d1f5be0;  alias, 1 drivers
v0x562b8bfee130_0 .net "b", 0 0, L_0x562b8d1f5d10;  alias, 1 drivers
v0x562b8bfee1f0_0 .net "cout", 0 0, L_0x562b8d1f5880;  alias, 1 drivers
S_0x562b8c75f340 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7b9590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f5910 .functor XOR 1, L_0x562b8d1f5430, L_0x562b8d1f57d0, C4<0>, C4<0>;
L_0x562b8d1f5a50 .functor AND 1, L_0x562b8d1f5430, L_0x562b8d1f57d0, C4<1>, C4<1>;
v0x562b8bfed240_0 .net "S", 0 0, L_0x562b8d1f5910;  alias, 1 drivers
v0x562b8bfed300_0 .net "a", 0 0, L_0x562b8d1f5430;  alias, 1 drivers
v0x562b8bfece90_0 .net "b", 0 0, L_0x562b8d1f57d0;  alias, 1 drivers
v0x562b8bfecf30_0 .net "cout", 0 0, L_0x562b8d1f5a50;  alias, 1 drivers
S_0x562b8c75cc10 .scope module, "ins6" "rca_Nbit" 3 116, 3 18 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8bfeb590 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e0360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1fa0c0 .functor BUFZ 1, L_0x7f38f70e0360, C4<0>, C4<0>, C4<0>;
L_0x562b8d1fa150 .functor BUFZ 1, L_0x562b8d1f9c30, C4<0>, C4<0>, C4<0>;
v0x562b8c7fdf90_0 .net "S", 7 0, L_0x562b8d1fa020;  alias, 1 drivers
v0x562b8c7fe050_0 .net "a", 7 0, L_0x562b8d1f6100;  alias, 1 drivers
v0x562b8c7fd610_0 .net "b", 7 0, L_0x562b8d1f61f0;  alias, 1 drivers
v0x562b8c7fd6d0 .array "carry", 0 8;
v0x562b8c7fd6d0_0 .net v0x562b8c7fd6d0 0, 0 0, L_0x562b8d1fa0c0; 1 drivers
v0x562b8c7fd6d0_1 .net v0x562b8c7fd6d0 1, 0 0, L_0x562b8d1f6980; 1 drivers
v0x562b8c7fd6d0_2 .net v0x562b8c7fd6d0 2, 0 0, L_0x562b8d1f7050; 1 drivers
v0x562b8c7fd6d0_3 .net v0x562b8c7fd6d0 3, 0 0, L_0x562b8d1f7800; 1 drivers
v0x562b8c7fd6d0_4 .net v0x562b8c7fd6d0 4, 0 0, L_0x562b8d1f7eb0; 1 drivers
v0x562b8c7fd6d0_5 .net v0x562b8c7fd6d0 5, 0 0, L_0x562b8d1f8600; 1 drivers
v0x562b8c7fd6d0_6 .net v0x562b8c7fd6d0 6, 0 0, L_0x562b8d1f8cb0; 1 drivers
v0x562b8c7fd6d0_7 .net v0x562b8c7fd6d0 7, 0 0, L_0x562b8d1f9520; 1 drivers
v0x562b8c7fd6d0_8 .net v0x562b8c7fd6d0 8, 0 0, L_0x562b8d1f9c30; 1 drivers
v0x562b8c7fb860_0 .net "cin", 0 0, L_0x7f38f70e0360;  1 drivers
v0x562b8c7faee0_0 .net "cout", 0 0, L_0x562b8d1fa150;  alias, 1 drivers
L_0x562b8d1f6ac0 .part L_0x562b8d1f6100, 0, 1;
L_0x562b8d1f6c10 .part L_0x562b8d1f61f0, 0, 1;
L_0x562b8d1f7190 .part L_0x562b8d1f6100, 1, 1;
L_0x562b8d1f7350 .part L_0x562b8d1f61f0, 1, 1;
L_0x562b8d1f7940 .part L_0x562b8d1f6100, 2, 1;
L_0x562b8d1f7a70 .part L_0x562b8d1f61f0, 2, 1;
L_0x562b8d1f7ff0 .part L_0x562b8d1f6100, 3, 1;
L_0x562b8d1f8120 .part L_0x562b8d1f61f0, 3, 1;
L_0x562b8d1f8740 .part L_0x562b8d1f6100, 4, 1;
L_0x562b8d1f8870 .part L_0x562b8d1f61f0, 4, 1;
L_0x562b8d1f8df0 .part L_0x562b8d1f6100, 5, 1;
L_0x562b8d1f9030 .part L_0x562b8d1f61f0, 5, 1;
L_0x562b8d1f9660 .part L_0x562b8d1f6100, 6, 1;
L_0x562b8d1f9790 .part L_0x562b8d1f61f0, 6, 1;
L_0x562b8d1f9d30 .part L_0x562b8d1f6100, 7, 1;
L_0x562b8d1f9e60 .part L_0x562b8d1f61f0, 7, 1;
LS_0x562b8d1fa020_0_0 .concat8 [ 1 1 1 1], L_0x562b8d1f66d0, L_0x562b8d1f6e80, L_0x562b8d1f7630, L_0x562b8d1f7ce0;
LS_0x562b8d1fa020_0_4 .concat8 [ 1 1 1 1], L_0x562b8d1f83e0, L_0x562b8d1f8ae0, L_0x562b8d1f9390, L_0x562b8d1f9a10;
L_0x562b8d1fa020 .concat8 [ 4 4 0 0], LS_0x562b8d1fa020_0_0, LS_0x562b8d1fa020_0_4;
S_0x562b8c75a4e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c75cc10;
 .timescale 0 0;
P_0x562b8bfe4560 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c757db0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c75a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f6980 .functor OR 1, L_0x562b8d1f65f0, L_0x562b8d1f6860, C4<0>, C4<0>;
v0x562b8bfde730_0 .net "S", 0 0, L_0x562b8d1f66d0;  1 drivers
v0x562b8bfde7f0_0 .net "a", 0 0, L_0x562b8d1f6ac0;  1 drivers
v0x562b8bfde290_0 .net "b", 0 0, L_0x562b8d1f6c10;  1 drivers
v0x562b8bfd6fc0_0 .net "cin", 0 0, L_0x562b8d1fa0c0;  alias, 1 drivers
v0x562b8bfd1e20_0 .net "cout", 0 0, L_0x562b8d1f6980;  alias, 1 drivers
v0x562b8bfd5460_0 .net "cout1", 0 0, L_0x562b8d1f65f0;  1 drivers
v0x562b8bfd5500_0 .net "cout2", 0 0, L_0x562b8d1f6860;  1 drivers
v0x562b8bfd21b0_0 .net "s1", 0 0, L_0x562b8d1f64e0;  1 drivers
S_0x562b8c755680 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c757db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f64e0 .functor XOR 1, L_0x562b8d1f6ac0, L_0x562b8d1f6c10, C4<0>, C4<0>;
L_0x562b8d1f65f0 .functor AND 1, L_0x562b8d1f6ac0, L_0x562b8d1f6c10, C4<1>, C4<1>;
v0x562b8bfe39b0_0 .net "S", 0 0, L_0x562b8d1f64e0;  alias, 1 drivers
v0x562b8bfe18a0_0 .net "a", 0 0, L_0x562b8d1f6ac0;  alias, 1 drivers
v0x562b8bfe1960_0 .net "b", 0 0, L_0x562b8d1f6c10;  alias, 1 drivers
v0x562b8bfe0f20_0 .net "cout", 0 0, L_0x562b8d1f65f0;  alias, 1 drivers
S_0x562b8c752f50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c757db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f66d0 .functor XOR 1, L_0x562b8d1fa0c0, L_0x562b8d1f64e0, C4<0>, C4<0>;
L_0x562b8d1f6860 .functor AND 1, L_0x562b8d1fa0c0, L_0x562b8d1f64e0, C4<1>, C4<1>;
v0x562b8bfe0030_0 .net "S", 0 0, L_0x562b8d1f66d0;  alias, 1 drivers
v0x562b8bfdfc80_0 .net "a", 0 0, L_0x562b8d1fa0c0;  alias, 1 drivers
v0x562b8bfdfd40_0 .net "b", 0 0, L_0x562b8d1f64e0;  alias, 1 drivers
v0x562b8bfdf0b0_0 .net "cout", 0 0, L_0x562b8d1f6860;  alias, 1 drivers
S_0x562b8c750820 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c75cc10;
 .timescale 0 0;
P_0x562b8bfd1f10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c7b1c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c750820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f7050 .functor OR 1, L_0x562b8d1f6df0, L_0x562b8d1f6fc0, C4<0>, C4<0>;
v0x562b8bfcf6d0_0 .net "S", 0 0, L_0x562b8d1f6e80;  1 drivers
v0x562b8bfcf790_0 .net "a", 0 0, L_0x562b8d1f7190;  1 drivers
v0x562b8bfcf230_0 .net "b", 0 0, L_0x562b8d1f7350;  1 drivers
v0x562b8bfc7040_0 .net "cin", 0 0, L_0x562b8d1f6980;  alias, 1 drivers
v0x562b8bfc70e0_0 .net "cout", 0 0, L_0x562b8d1f7050;  alias, 1 drivers
v0x562b8bfc5d00_0 .net "cout1", 0 0, L_0x562b8d1f6df0;  1 drivers
v0x562b8bfc5da0_0 .net "cout2", 0 0, L_0x562b8d1f6fc0;  1 drivers
v0x562b8bfc54c0_0 .net "s1", 0 0, L_0x562b8d1f6d40;  1 drivers
S_0x562b8c7af520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7b1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f6d40 .functor XOR 1, L_0x562b8d1f7190, L_0x562b8d1f7350, C4<0>, C4<0>;
L_0x562b8d1f6df0 .functor AND 1, L_0x562b8d1f7190, L_0x562b8d1f7350, C4<1>, C4<1>;
v0x562b8bfd4c90_0 .net "S", 0 0, L_0x562b8d1f6d40;  alias, 1 drivers
v0x562b8bfd3570_0 .net "a", 0 0, L_0x562b8d1f7190;  alias, 1 drivers
v0x562b8bfd3630_0 .net "b", 0 0, L_0x562b8d1f7350;  alias, 1 drivers
v0x562b8bfd2bf0_0 .net "cout", 0 0, L_0x562b8d1f6df0;  alias, 1 drivers
S_0x562b8c7acdf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7b1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f6e80 .functor XOR 1, L_0x562b8d1f6980, L_0x562b8d1f6d40, C4<0>, C4<0>;
L_0x562b8d1f6fc0 .functor AND 1, L_0x562b8d1f6980, L_0x562b8d1f6d40, C4<1>, C4<1>;
v0x562b8bfd2750_0 .net "S", 0 0, L_0x562b8d1f6e80;  alias, 1 drivers
v0x562b8bfd2810_0 .net "a", 0 0, L_0x562b8d1f6980;  alias, 1 drivers
v0x562b8bfd0d10_0 .net "b", 0 0, L_0x562b8d1f6d40;  alias, 1 drivers
v0x562b8bfd0050_0 .net "cout", 0 0, L_0x562b8d1f6fc0;  alias, 1 drivers
S_0x562b8c7aa6c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c75cc10;
 .timescale 0 0;
P_0x562b8c5ec5e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c7a7f90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7aa6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f7800 .functor OR 1, L_0x562b8d1f75a0, L_0x562b8d1f7770, C4<0>, C4<0>;
v0x562b8bfcb5a0_0 .net "S", 0 0, L_0x562b8d1f7630;  1 drivers
v0x562b8bfcb640_0 .net "a", 0 0, L_0x562b8d1f7940;  1 drivers
v0x562b8bfcb100_0 .net "b", 0 0, L_0x562b8d1f7a70;  1 drivers
v0x562b8bfc96c0_0 .net "cin", 0 0, L_0x562b8d1f7050;  alias, 1 drivers
v0x562b8bfc8a00_0 .net "cout", 0 0, L_0x562b8d1f7800;  alias, 1 drivers
v0x562b8bfc8080_0 .net "cout1", 0 0, L_0x562b8d1f75a0;  1 drivers
v0x562b8bfc8120_0 .net "cout2", 0 0, L_0x562b8d1f7770;  1 drivers
v0x562b8c042400_0 .net "s1", 0 0, L_0x562b8d1f7510;  1 drivers
S_0x562b8c7a5860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7a7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f7510 .functor XOR 1, L_0x562b8d1f7940, L_0x562b8d1f7a70, C4<0>, C4<0>;
L_0x562b8d1f75a0 .functor AND 1, L_0x562b8d1f7940, L_0x562b8d1f7a70, C4<1>, C4<1>;
v0x562b8bfca7d0_0 .net "S", 0 0, L_0x562b8d1f7510;  alias, 1 drivers
v0x562b8bfcde10_0 .net "a", 0 0, L_0x562b8d1f7940;  alias, 1 drivers
v0x562b8bfcded0_0 .net "b", 0 0, L_0x562b8d1f7a70;  alias, 1 drivers
v0x562b8bfcab60_0 .net "cout", 0 0, L_0x562b8d1f75a0;  alias, 1 drivers
S_0x562b8c7a3130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7a7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f7630 .functor XOR 1, L_0x562b8d1f7050, L_0x562b8d1f7510, C4<0>, C4<0>;
L_0x562b8d1f7770 .functor AND 1, L_0x562b8d1f7050, L_0x562b8d1f7510, C4<1>, C4<1>;
v0x562b8bfcd640_0 .net "S", 0 0, L_0x562b8d1f7630;  alias, 1 drivers
v0x562b8bfcd700_0 .net "a", 0 0, L_0x562b8d1f7050;  alias, 1 drivers
v0x562b8bfcbf20_0 .net "b", 0 0, L_0x562b8d1f7510;  alias, 1 drivers
v0x562b8bfcbfc0_0 .net "cout", 0 0, L_0x562b8d1f7770;  alias, 1 drivers
S_0x562b8c7a0a00 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c75cc10;
 .timescale 0 0;
P_0x562b8bfc97b0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c79e2d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7a0a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f7eb0 .functor OR 1, L_0x562b8d1f7c50, L_0x562b8d1f7e20, C4<0>, C4<0>;
v0x562b8c045920_0 .net "S", 0 0, L_0x562b8d1f7ce0;  1 drivers
v0x562b8c0459c0_0 .net "a", 0 0, L_0x562b8d1f7ff0;  1 drivers
v0x562b8c044a30_0 .net "b", 0 0, L_0x562b8d1f8120;  1 drivers
v0x562b8c044680_0 .net "cin", 0 0, L_0x562b8d1f7800;  alias, 1 drivers
v0x562b8c043ab0_0 .net "cout", 0 0, L_0x562b8d1f7eb0;  alias, 1 drivers
v0x562b8c043130_0 .net "cout1", 0 0, L_0x562b8d1f7c50;  1 drivers
v0x562b8c0431d0_0 .net "cout2", 0 0, L_0x562b8d1f7e20;  1 drivers
v0x562b8c042c90_0 .net "s1", 0 0, L_0x562b8d1f7ba0;  1 drivers
S_0x562b8c79bba0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c79e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f7ba0 .functor XOR 1, L_0x562b8d1f7ff0, L_0x562b8d1f8120, C4<0>, C4<0>;
L_0x562b8d1f7c50 .functor AND 1, L_0x562b8d1f7ff0, L_0x562b8d1f8120, C4<1>, C4<1>;
v0x562b8c048a50_0 .net "S", 0 0, L_0x562b8d1f7ba0;  alias, 1 drivers
v0x562b8c048b10_0 .net "a", 0 0, L_0x562b8d1f7ff0;  alias, 1 drivers
v0x562b8c042790_0 .net "b", 0 0, L_0x562b8d1f8120;  alias, 1 drivers
v0x562b8c042850_0 .net "cout", 0 0, L_0x562b8d1f7c50;  alias, 1 drivers
S_0x562b8c799470 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c79e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f7ce0 .functor XOR 1, L_0x562b8d1f7800, L_0x562b8d1f7ba0, C4<0>, C4<0>;
L_0x562b8d1f7e20 .functor AND 1, L_0x562b8d1f7800, L_0x562b8d1f7ba0, C4<1>, C4<1>;
v0x562b8c048320_0 .net "S", 0 0, L_0x562b8d1f7ce0;  alias, 1 drivers
v0x562b8c0483e0_0 .net "a", 0 0, L_0x562b8d1f7800;  alias, 1 drivers
v0x562b8c0462a0_0 .net "b", 0 0, L_0x562b8d1f7ba0;  alias, 1 drivers
v0x562b8c046340_0 .net "cout", 0 0, L_0x562b8d1f7e20;  alias, 1 drivers
S_0x562b8c796d40 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c75cc10;
 .timescale 0 0;
P_0x562b8c043ba0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c794610 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c796d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f8600 .functor OR 1, L_0x562b8d1f8350, L_0x562b8d1f8570, C4<0>, C4<0>;
v0x562b8c03e1f0_0 .net "S", 0 0, L_0x562b8d1f83e0;  1 drivers
v0x562b8c03e2b0_0 .net "a", 0 0, L_0x562b8d1f8740;  1 drivers
v0x562b8c03d620_0 .net "b", 0 0, L_0x562b8d1f8870;  1 drivers
v0x562b8c03cd40_0 .net "cin", 0 0, L_0x562b8d1f7eb0;  alias, 1 drivers
v0x562b8c203c50_0 .net "cout", 0 0, L_0x562b8d1f8600;  alias, 1 drivers
v0x562b8c20eec0_0 .net "cout1", 0 0, L_0x562b8d1f8350;  1 drivers
v0x562b8c20ef60_0 .net "cout2", 0 0, L_0x562b8d1f8570;  1 drivers
v0x562b8c203fe0_0 .net "s1", 0 0, L_0x562b8d1f82a0;  1 drivers
S_0x562b8c791ee0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c794610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f82a0 .functor XOR 1, L_0x562b8d1f8740, L_0x562b8d1f8870, C4<0>, C4<0>;
L_0x562b8d1f8350 .functor AND 1, L_0x562b8d1f8740, L_0x562b8d1f8870, C4<1>, C4<1>;
v0x562b8c03ff60_0 .net "S", 0 0, L_0x562b8d1f82a0;  alias, 1 drivers
v0x562b8c040020_0 .net "a", 0 0, L_0x562b8d1f8740;  alias, 1 drivers
v0x562b8c03f5e0_0 .net "b", 0 0, L_0x562b8d1f8870;  alias, 1 drivers
v0x562b8c03f6a0_0 .net "cout", 0 0, L_0x562b8d1f8350;  alias, 1 drivers
S_0x562b8c78f7b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c794610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f83e0 .functor XOR 1, L_0x562b8d1f7eb0, L_0x562b8d1f82a0, C4<0>, C4<0>;
L_0x562b8d1f8570 .functor AND 1, L_0x562b8d1f7eb0, L_0x562b8d1f82a0, C4<1>, C4<1>;
v0x562b8c03ee90_0 .net "S", 0 0, L_0x562b8d1f83e0;  alias, 1 drivers
v0x562b8c03ef50_0 .net "a", 0 0, L_0x562b8d1f7eb0;  alias, 1 drivers
v0x562b8c03e5a0_0 .net "b", 0 0, L_0x562b8d1f82a0;  alias, 1 drivers
v0x562b8c03e640_0 .net "cout", 0 0, L_0x562b8d1f8570;  alias, 1 drivers
S_0x562b8c7886f0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c75cc10;
 .timescale 0 0;
P_0x562b8c03ce30 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c785fc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7886f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f8cb0 .functor OR 1, L_0x562b8d1f8a50, L_0x562b8d1f8c20, C4<0>, C4<0>;
v0x562b8c206f90_0 .net "S", 0 0, L_0x562b8d1f8ae0;  1 drivers
v0x562b8c207050_0 .net "a", 0 0, L_0x562b8d1f8df0;  1 drivers
v0x562b8c2060a0_0 .net "b", 0 0, L_0x562b8d1f9030;  1 drivers
v0x562b8c205cf0_0 .net "cin", 0 0, L_0x562b8d1f8600;  alias, 1 drivers
v0x562b8c205d90_0 .net "cout", 0 0, L_0x562b8d1f8cb0;  alias, 1 drivers
v0x562b8c205120_0 .net "cout1", 0 0, L_0x562b8d1f8a50;  1 drivers
v0x562b8c2051c0_0 .net "cout2", 0 0, L_0x562b8d1f8c20;  1 drivers
v0x562b8c2048e0_0 .net "s1", 0 0, L_0x562b8d1f89a0;  1 drivers
S_0x562b8c783890 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c785fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f89a0 .functor XOR 1, L_0x562b8d1f8df0, L_0x562b8d1f9030, C4<0>, C4<0>;
L_0x562b8d1f8a50 .functor AND 1, L_0x562b8d1f8df0, L_0x562b8d1f9030, C4<1>, C4<1>;
v0x562b8c20e790_0 .net "S", 0 0, L_0x562b8d1f89a0;  alias, 1 drivers
v0x562b8c20c770_0 .net "a", 0 0, L_0x562b8d1f8df0;  alias, 1 drivers
v0x562b8c20c830_0 .net "b", 0 0, L_0x562b8d1f9030;  alias, 1 drivers
v0x562b8c20bdf0_0 .net "cout", 0 0, L_0x562b8d1f8a50;  alias, 1 drivers
S_0x562b8c781160 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c785fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f8ae0 .functor XOR 1, L_0x562b8d1f8600, L_0x562b8d1f89a0, C4<0>, C4<0>;
L_0x562b8d1f8c20 .functor AND 1, L_0x562b8d1f8600, L_0x562b8d1f89a0, C4<1>, C4<1>;
v0x562b8c20a040_0 .net "S", 0 0, L_0x562b8d1f8ae0;  alias, 1 drivers
v0x562b8c20a100_0 .net "a", 0 0, L_0x562b8d1f8600;  alias, 1 drivers
v0x562b8c2096c0_0 .net "b", 0 0, L_0x562b8d1f89a0;  alias, 1 drivers
v0x562b8c207910_0 .net "cout", 0 0, L_0x562b8d1f8c20;  alias, 1 drivers
S_0x562b8c77ea30 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c75cc10;
 .timescale 0 0;
P_0x562b8c5ae5c0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c77c300 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c77ea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f9520 .functor OR 1, L_0x562b8d1f9300, L_0x562b8d1f9490, C4<0>, C4<0>;
v0x562b8c1ff220_0 .net "S", 0 0, L_0x562b8d1f9390;  1 drivers
v0x562b8c1fe7e0_0 .net "a", 0 0, L_0x562b8d1f9660;  1 drivers
v0x562b8c1fe880_0 .net "b", 0 0, L_0x562b8d1f9790;  1 drivers
v0x562b8c1fe090_0 .net "cin", 0 0, L_0x562b8d1f8cb0;  alias, 1 drivers
v0x562b8c1fd830_0 .net "cout", 0 0, L_0x562b8d1f9520;  alias, 1 drivers
v0x562b8c1fc8e0_0 .net "cout1", 0 0, L_0x562b8d1f9300;  1 drivers
v0x562b8c1fc980_0 .net "cout2", 0 0, L_0x562b8d1f9490;  1 drivers
v0x562b8c1fbf60_0 .net "s1", 0 0, L_0x562b8d1f9250;  1 drivers
S_0x562b8c779bd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c77c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f9250 .functor XOR 1, L_0x562b8d1f9660, L_0x562b8d1f9790, C4<0>, C4<0>;
L_0x562b8d1f9300 .functor AND 1, L_0x562b8d1f9660, L_0x562b8d1f9790, C4<1>, C4<1>;
v0x562b8c2044e0_0 .net "S", 0 0, L_0x562b8d1f9250;  alias, 1 drivers
v0x562b8c2019e0_0 .net "a", 0 0, L_0x562b8d1f9660;  alias, 1 drivers
v0x562b8c201aa0_0 .net "b", 0 0, L_0x562b8d1f9790;  alias, 1 drivers
v0x562b8c201060_0 .net "cout", 0 0, L_0x562b8d1f9300;  alias, 1 drivers
S_0x562b8c774370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c77c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f9390 .functor XOR 1, L_0x562b8d1f8cb0, L_0x562b8d1f9250, C4<0>, C4<0>;
L_0x562b8d1f9490 .functor AND 1, L_0x562b8d1f8cb0, L_0x562b8d1f9250, C4<1>, C4<1>;
v0x562b8c200910_0 .net "S", 0 0, L_0x562b8d1f9390;  alias, 1 drivers
v0x562b8c2000b0_0 .net "a", 0 0, L_0x562b8d1f8cb0;  alias, 1 drivers
v0x562b8c200170_0 .net "b", 0 0, L_0x562b8d1f9250;  alias, 1 drivers
v0x562b8c1ff160_0 .net "cout", 0 0, L_0x562b8d1f9490;  alias, 1 drivers
S_0x562b8c771c40 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c75cc10;
 .timescale 0 0;
P_0x562b8c1fd920 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c76f510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c771c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f9c30 .functor OR 1, L_0x562b8d1f9980, L_0x562b8d1f9ba0, C4<0>, C4<0>;
v0x562b8c804e30_0 .net "S", 0 0, L_0x562b8d1f9a10;  1 drivers
v0x562b8c804ef0_0 .net "a", 0 0, L_0x562b8d1f9d30;  1 drivers
v0x562b8c802df0_0 .net "b", 0 0, L_0x562b8d1f9e60;  1 drivers
v0x562b8c802470_0 .net "cin", 0 0, L_0x562b8d1f9520;  alias, 1 drivers
v0x562b8c802510_0 .net "cout", 0 0, L_0x562b8d1f9c30;  alias, 1 drivers
v0x562b8c8006c0_0 .net "cout1", 0 0, L_0x562b8d1f9980;  1 drivers
v0x562b8c800760_0 .net "cout2", 0 0, L_0x562b8d1f9ba0;  1 drivers
v0x562b8c7ffd40_0 .net "s1", 0 0, L_0x562b8d1f91e0;  1 drivers
S_0x562b8c76cde0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c76f510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f91e0 .functor XOR 1, L_0x562b8d1f9d30, L_0x562b8d1f9e60, C4<0>, C4<0>;
L_0x562b8d1f9980 .functor AND 1, L_0x562b8d1f9d30, L_0x562b8d1f9e60, C4<1>, C4<1>;
v0x562b8c1fb810_0 .net "S", 0 0, L_0x562b8d1f91e0;  alias, 1 drivers
v0x562b8c1faf20_0 .net "a", 0 0, L_0x562b8d1f9d30;  alias, 1 drivers
v0x562b8c1fafe0_0 .net "b", 0 0, L_0x562b8d1f9e60;  alias, 1 drivers
v0x562b8c1fab70_0 .net "cout", 0 0, L_0x562b8d1f9980;  alias, 1 drivers
S_0x562b8c76a6b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c76f510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f9a10 .functor XOR 1, L_0x562b8d1f9520, L_0x562b8d1f91e0, C4<0>, C4<0>;
L_0x562b8d1f9ba0 .functor AND 1, L_0x562b8d1f9520, L_0x562b8d1f91e0, C4<1>, C4<1>;
v0x562b8c1f9fa0_0 .net "S", 0 0, L_0x562b8d1f9a10;  alias, 1 drivers
v0x562b8c1fa060_0 .net "a", 0 0, L_0x562b8d1f9520;  alias, 1 drivers
v0x562b8c1f9620_0 .net "b", 0 0, L_0x562b8d1f91e0;  alias, 1 drivers
v0x562b8c8054d0_0 .net "cout", 0 0, L_0x562b8d1f9ba0;  alias, 1 drivers
S_0x562b8c767f80 .scope module, "ins69" "twos_compliment" 3 109, 3 60 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8c355ea0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d1f01c0 .functor NOT 4, L_0x562b8d1eff20, C4<0000>, C4<0000>, C4<0000>;
v0x562b8cd3c9e0_0 .net "cout", 0 0, L_0x562b8d1f1eb0;  1 drivers
v0x562b8cd3caa0_0 .net "i", 3 0, L_0x562b8d1eff20;  alias, 1 drivers
v0x562b8cd3a2b0_0 .net "o", 3 0, L_0x562b8d1f1d80;  alias, 1 drivers
v0x562b8cd37b80_0 .net "temp2", 3 0, L_0x562b8d1f01c0;  1 drivers
S_0x562b8c765850 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c767f80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c576980 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e01b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d1f1e20 .functor BUFZ 1, L_0x7f38f70e01b0, C4<0>, C4<0>, C4<0>;
L_0x562b8d1f1eb0 .functor BUFZ 1, L_0x562b8d1f1940, C4<0>, C4<0>, C4<0>;
v0x562b8cd466a0_0 .net "S", 3 0, L_0x562b8d1f1d80;  alias, 1 drivers
v0x562b8cd46760_0 .net "a", 3 0, L_0x562b8d1f01c0;  alias, 1 drivers
L_0x7f38f70e0168 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cd43f70_0 .net "b", 3 0, L_0x7f38f70e0168;  1 drivers
v0x562b8cd44030 .array "carry", 0 4;
v0x562b8cd44030_0 .net v0x562b8cd44030 0, 0 0, L_0x562b8d1f1e20; 1 drivers
v0x562b8cd44030_1 .net v0x562b8cd44030 1, 0 0, L_0x562b8d1f05b0; 1 drivers
v0x562b8cd44030_2 .net v0x562b8cd44030 2, 0 0, L_0x562b8d1f0bb0; 1 drivers
v0x562b8cd44030_3 .net v0x562b8cd44030 3, 0 0, L_0x562b8d1f1240; 1 drivers
v0x562b8cd44030_4 .net v0x562b8cd44030 4, 0 0, L_0x562b8d1f1940; 1 drivers
v0x562b8cd41840_0 .net "cin", 0 0, L_0x7f38f70e01b0;  1 drivers
v0x562b8cd3f110_0 .net "cout", 0 0, L_0x562b8d1f1eb0;  alias, 1 drivers
L_0x562b8d1f06b0 .part L_0x562b8d1f01c0, 0, 1;
L_0x562b8d1f07e0 .part L_0x7f38f70e0168, 0, 1;
L_0x562b8d1f0cb0 .part L_0x562b8d1f01c0, 1, 1;
L_0x562b8d1f0e70 .part L_0x7f38f70e0168, 1, 1;
L_0x562b8d1f1380 .part L_0x562b8d1f01c0, 2, 1;
L_0x562b8d1f14b0 .part L_0x7f38f70e0168, 2, 1;
L_0x562b8d1f1a40 .part L_0x562b8d1f01c0, 3, 1;
L_0x562b8d1f1b70 .part L_0x7f38f70e0168, 3, 1;
L_0x562b8d1f1d80 .concat8 [ 1 1 1 1], L_0x562b8d1f0360, L_0x562b8d1f09f0, L_0x562b8d1f1080, L_0x562b8d1f1720;
S_0x562b8c7493e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c765850;
 .timescale 0 0;
P_0x562b8c55f730 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c746cb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7493e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f05b0 .functor OR 1, L_0x562b8d1f02a0, L_0x562b8d1f04b0, C4<0>, C4<0>;
v0x562b8c7f2a60_0 .net "S", 0 0, L_0x562b8d1f0360;  1 drivers
v0x562b8c7f2b20_0 .net "a", 0 0, L_0x562b8d1f06b0;  1 drivers
v0x562b8c7f26b0_0 .net "b", 0 0, L_0x562b8d1f07e0;  1 drivers
v0x562b8c7f1b80_0 .net "cin", 0 0, L_0x562b8d1f1e20;  alias, 1 drivers
v0x562b8c7f1340_0 .net "cout", 0 0, L_0x562b8d1f05b0;  alias, 1 drivers
v0x562b8c7f0f90_0 .net "cout1", 0 0, L_0x562b8d1f02a0;  1 drivers
v0x562b8c7f1030_0 .net "cout2", 0 0, L_0x562b8d1f04b0;  1 drivers
v0x562b8c7ef910_0 .net "s1", 0 0, L_0x562b8d1f0230;  1 drivers
S_0x562b8c744580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c746cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f0230 .functor XOR 1, L_0x562b8d1f06b0, L_0x562b8d1f07e0, C4<0>, C4<0>;
L_0x562b8d1f02a0 .functor AND 1, L_0x562b8d1f06b0, L_0x562b8d1f07e0, C4<1>, C4<1>;
v0x562b8c7f9130_0 .net "S", 0 0, L_0x562b8d1f0230;  alias, 1 drivers
v0x562b8c7f87b0_0 .net "a", 0 0, L_0x562b8d1f06b0;  alias, 1 drivers
v0x562b8c7f8870_0 .net "b", 0 0, L_0x562b8d1f07e0;  alias, 1 drivers
v0x562b8c7f6a00_0 .net "cout", 0 0, L_0x562b8d1f02a0;  alias, 1 drivers
S_0x562b8c741e50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c746cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f0360 .functor XOR 1, L_0x562b8d1f1e20, L_0x562b8d1f0230, C4<0>, C4<0>;
L_0x562b8d1f04b0 .functor AND 1, L_0x562b8d1f1e20, L_0x562b8d1f0230, C4<1>, C4<1>;
v0x562b8c7f6080_0 .net "S", 0 0, L_0x562b8d1f0360;  alias, 1 drivers
v0x562b8c7f42d0_0 .net "a", 0 0, L_0x562b8d1f1e20;  alias, 1 drivers
v0x562b8c7f4390_0 .net "b", 0 0, L_0x562b8d1f0230;  alias, 1 drivers
v0x562b8c7f3950_0 .net "cout", 0 0, L_0x562b8d1f04b0;  alias, 1 drivers
S_0x562b8c73f720 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c765850;
 .timescale 0 0;
P_0x562b8c7f1430 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c73cff0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c73f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f0bb0 .functor OR 1, L_0x562b8d1f0980, L_0x562b8d1f0b40, C4<0>, C4<0>;
v0x562b8c7eb880_0 .net "S", 0 0, L_0x562b8d1f09f0;  1 drivers
v0x562b8c7eb070_0 .net "a", 0 0, L_0x562b8d1f0cb0;  1 drivers
v0x562b8c7eb110_0 .net "b", 0 0, L_0x562b8d1f0e70;  1 drivers
v0x562b8c7ea810_0 .net "cin", 0 0, L_0x562b8d1f05b0;  alias, 1 drivers
v0x562b8c7e98c0_0 .net "cout", 0 0, L_0x562b8d1f0bb0;  alias, 1 drivers
v0x562b8c7e8f40_0 .net "cout1", 0 0, L_0x562b8d1f0980;  1 drivers
v0x562b8c7e8fe0_0 .net "cout2", 0 0, L_0x562b8d1f0b40;  1 drivers
v0x562b8c7e87f0_0 .net "s1", 0 0, L_0x562b8d1f0910;  1 drivers
S_0x562b8c73a8c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c73cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f0910 .functor XOR 1, L_0x562b8d1f0cb0, L_0x562b8d1f0e70, C4<0>, C4<0>;
L_0x562b8d1f0980 .functor AND 1, L_0x562b8d1f0cb0, L_0x562b8d1f0e70, C4<1>, C4<1>;
v0x562b8c7ee9c0_0 .net "S", 0 0, L_0x562b8d1f0910;  alias, 1 drivers
v0x562b8c7ee040_0 .net "a", 0 0, L_0x562b8d1f0cb0;  alias, 1 drivers
v0x562b8c7ee100_0 .net "b", 0 0, L_0x562b8d1f0e70;  alias, 1 drivers
v0x562b8c7ed8f0_0 .net "cout", 0 0, L_0x562b8d1f0980;  alias, 1 drivers
S_0x562b8c709170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c73cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f09f0 .functor XOR 1, L_0x562b8d1f05b0, L_0x562b8d1f0910, C4<0>, C4<0>;
L_0x562b8d1f0b40 .functor AND 1, L_0x562b8d1f05b0, L_0x562b8d1f0910, C4<1>, C4<1>;
v0x562b8c7ed090_0 .net "S", 0 0, L_0x562b8d1f09f0;  alias, 1 drivers
v0x562b8c7ec140_0 .net "a", 0 0, L_0x562b8d1f05b0;  alias, 1 drivers
v0x562b8c7ec200_0 .net "b", 0 0, L_0x562b8d1f0910;  alias, 1 drivers
v0x562b8c7eb7c0_0 .net "cout", 0 0, L_0x562b8d1f0b40;  alias, 1 drivers
S_0x562b8c706a40 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c765850;
 .timescale 0 0;
P_0x562b8c7e99b0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c704310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c706a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f1240 .functor OR 1, L_0x562b8d1f1010, L_0x562b8d1f11d0, C4<0>, C4<0>;
v0x562b8c7e5710_0 .net "S", 0 0, L_0x562b8d1f1080;  1 drivers
v0x562b8c7e57b0_0 .net "a", 0 0, L_0x562b8d1f1380;  1 drivers
v0x562b8c7e47c0_0 .net "b", 0 0, L_0x562b8d1f14b0;  1 drivers
v0x562b8c7e3e40_0 .net "cin", 0 0, L_0x562b8d1f0bb0;  alias, 1 drivers
v0x562b8c7e36f0_0 .net "cout", 0 0, L_0x562b8d1f1240;  alias, 1 drivers
v0x562b8c7e2e90_0 .net "cout1", 0 0, L_0x562b8d1f1010;  1 drivers
v0x562b8c7e2f30_0 .net "cout2", 0 0, L_0x562b8d1f11d0;  1 drivers
v0x562b8c7e1f40_0 .net "s1", 0 0, L_0x562b8d1f0fa0;  1 drivers
S_0x562b8c735060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c704310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f0fa0 .functor XOR 1, L_0x562b8d1f1380, L_0x562b8d1f14b0, C4<0>, C4<0>;
L_0x562b8d1f1010 .functor AND 1, L_0x562b8d1f1380, L_0x562b8d1f14b0, C4<1>, C4<1>;
v0x562b8c7e7f90_0 .net "S", 0 0, L_0x562b8d1f0fa0;  alias, 1 drivers
v0x562b8c7e8030_0 .net "a", 0 0, L_0x562b8d1f1380;  alias, 1 drivers
v0x562b8c7e7040_0 .net "b", 0 0, L_0x562b8d1f14b0;  alias, 1 drivers
v0x562b8c7e70e0_0 .net "cout", 0 0, L_0x562b8d1f1010;  alias, 1 drivers
S_0x562b8c732930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c704310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f1080 .functor XOR 1, L_0x562b8d1f0bb0, L_0x562b8d1f0fa0, C4<0>, C4<0>;
L_0x562b8d1f11d0 .functor AND 1, L_0x562b8d1f0bb0, L_0x562b8d1f0fa0, C4<1>, C4<1>;
v0x562b8c7e66c0_0 .net "S", 0 0, L_0x562b8d1f1080;  alias, 1 drivers
v0x562b8c7e6780_0 .net "a", 0 0, L_0x562b8d1f0bb0;  alias, 1 drivers
v0x562b8c7e5f70_0 .net "b", 0 0, L_0x562b8d1f0fa0;  alias, 1 drivers
v0x562b8c7e6010_0 .net "cout", 0 0, L_0x562b8d1f11d0;  alias, 1 drivers
S_0x562b8c730200 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c765850;
 .timescale 0 0;
P_0x562b8c7e3f30 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c72dad0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c730200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1f1940 .functor OR 1, L_0x562b8d1f1690, L_0x562b8d1f18b0, C4<0>, C4<0>;
v0x562b8c7ded40_0 .net "S", 0 0, L_0x562b8d1f1720;  1 drivers
v0x562b8c7dede0_0 .net "a", 0 0, L_0x562b8d1f1a40;  1 drivers
v0x562b8c7de5f0_0 .net "b", 0 0, L_0x562b8d1f1b70;  1 drivers
v0x562b8cd50360_0 .net "cin", 0 0, L_0x562b8d1f1240;  alias, 1 drivers
v0x562b8cd4dc30_0 .net "cout", 0 0, L_0x562b8d1f1940;  alias, 1 drivers
v0x562b8cd4b500_0 .net "cout1", 0 0, L_0x562b8d1f1690;  1 drivers
v0x562b8cd4b5a0_0 .net "cout2", 0 0, L_0x562b8d1f18b0;  1 drivers
v0x562b8cd48dd0_0 .net "s1", 0 0, L_0x562b8d1f15e0;  1 drivers
S_0x562b8c72b3a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c72dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f15e0 .functor XOR 1, L_0x562b8d1f1a40, L_0x562b8d1f1b70, C4<0>, C4<0>;
L_0x562b8d1f1690 .functor AND 1, L_0x562b8d1f1a40, L_0x562b8d1f1b70, C4<1>, C4<1>;
v0x562b8c7e15c0_0 .net "S", 0 0, L_0x562b8d1f15e0;  alias, 1 drivers
v0x562b8c7e1680_0 .net "a", 0 0, L_0x562b8d1f1a40;  alias, 1 drivers
v0x562b8c7e0e70_0 .net "b", 0 0, L_0x562b8d1f1b70;  alias, 1 drivers
v0x562b8c7e0f30_0 .net "cout", 0 0, L_0x562b8d1f1690;  alias, 1 drivers
S_0x562b8c728c70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c72dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1f1720 .functor XOR 1, L_0x562b8d1f1240, L_0x562b8d1f15e0, C4<0>, C4<0>;
L_0x562b8d1f18b0 .functor AND 1, L_0x562b8d1f1240, L_0x562b8d1f15e0, C4<1>, C4<1>;
v0x562b8c7e0610_0 .net "S", 0 0, L_0x562b8d1f1720;  alias, 1 drivers
v0x562b8c7e06d0_0 .net "a", 0 0, L_0x562b8d1f1240;  alias, 1 drivers
v0x562b8c7df6c0_0 .net "b", 0 0, L_0x562b8d1f15e0;  alias, 1 drivers
v0x562b8c7df760_0 .net "cout", 0 0, L_0x562b8d1f18b0;  alias, 1 drivers
S_0x562b8c726540 .scope module, "ins7" "rca_Nbit" 3 117, 3 18 0, S_0x562b8c018600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cd48ec0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d1fdd80 .functor BUFZ 1, L_0x562b8d1fa150, C4<0>, C4<0>, C4<0>;
L_0x562b8d1fdec0 .functor BUFZ 1, L_0x562b8d1fd8f0, C4<0>, C4<0>, C4<0>;
v0x562b8cc7e8e0_0 .net "S", 7 0, L_0x562b8d1fdce0;  alias, 1 drivers
v0x562b8cc7e9a0_0 .net "a", 7 0, L_0x562b8d1fa020;  alias, 1 drivers
v0x562b8cc7c1b0_0 .net "b", 7 0, L_0x562b8d1f6330;  alias, 1 drivers
v0x562b8cc79a80 .array "carry", 0 8;
v0x562b8cc79a80_0 .net v0x562b8cc79a80 0, 0 0, L_0x562b8d1fdd80; 1 drivers
v0x562b8cc79a80_1 .net v0x562b8cc79a80 1, 0 0, L_0x562b8d1fa6c0; 1 drivers
v0x562b8cc79a80_2 .net v0x562b8cc79a80 2, 0 0, L_0x562b8d1fae20; 1 drivers
v0x562b8cc79a80_3 .net v0x562b8cc79a80 3, 0 0, L_0x562b8d1fb540; 1 drivers
v0x562b8cc79a80_4 .net v0x562b8cc79a80 4, 0 0, L_0x562b8d1fbbf0; 1 drivers
v0x562b8cc79a80_5 .net v0x562b8cc79a80 5, 0 0, L_0x562b8d1fc340; 1 drivers
v0x562b8cc79a80_6 .net v0x562b8cc79a80 6, 0 0, L_0x562b8d1fca70; 1 drivers
v0x562b8cc79a80_7 .net v0x562b8cc79a80 7, 0 0, L_0x562b8d1fd260; 1 drivers
v0x562b8cc79a80_8 .net v0x562b8cc79a80 8, 0 0, L_0x562b8d1fd8f0; 1 drivers
v0x562b8cc77350_0 .net "cin", 0 0, L_0x562b8d1fa150;  alias, 1 drivers
v0x562b8cc74c20_0 .net "cout", 0 0, L_0x562b8d1fdec0;  alias, 1 drivers
L_0x562b8d1fa800 .part L_0x562b8d1fa020, 0, 1;
L_0x562b8d1fa9e0 .part L_0x562b8d1f6330, 0, 1;
L_0x562b8d1faf60 .part L_0x562b8d1fa020, 1, 1;
L_0x562b8d1fb090 .part L_0x562b8d1f6330, 1, 1;
L_0x562b8d1fb680 .part L_0x562b8d1fa020, 2, 1;
L_0x562b8d1fb7b0 .part L_0x562b8d1f6330, 2, 1;
L_0x562b8d1fbd30 .part L_0x562b8d1fa020, 3, 1;
L_0x562b8d1fbe60 .part L_0x562b8d1f6330, 3, 1;
L_0x562b8d1fc480 .part L_0x562b8d1fa020, 4, 1;
L_0x562b8d1fc6c0 .part L_0x562b8d1f6330, 4, 1;
L_0x562b8d1fcbb0 .part L_0x562b8d1fa020, 5, 1;
L_0x562b8d1fcce0 .part L_0x562b8d1f6330, 5, 1;
L_0x562b8d1fd3a0 .part L_0x562b8d1fa020, 6, 1;
L_0x562b8d1fd4d0 .part L_0x562b8d1f6330, 6, 1;
L_0x562b8d1fd9f0 .part L_0x562b8d1fa020, 7, 1;
L_0x562b8d1fdb20 .part L_0x562b8d1f6330, 7, 1;
LS_0x562b8d1fdce0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d1fa410, L_0x562b8d1fac50, L_0x562b8d1fb370, L_0x562b8d1fba20;
LS_0x562b8d1fdce0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d1fc120, L_0x562b8d1fc8a0, L_0x562b8d1fd0d0, L_0x562b8d1fd6d0;
L_0x562b8d1fdce0 .concat8 [ 4 4 0 0], LS_0x562b8d1fdce0_0_0, LS_0x562b8d1fdce0_0_4;
S_0x562b8c71f210 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c726540;
 .timescale 0 0;
P_0x562b8c52f140 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c71cae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c71f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1fa6c0 .functor OR 1, L_0x562b8d1fa330, L_0x562b8d1fa5a0, C4<0>, C4<0>;
v0x562b8cd29060_0 .net "S", 0 0, L_0x562b8d1fa410;  1 drivers
v0x562b8cd29100_0 .net "a", 0 0, L_0x562b8d1fa800;  1 drivers
v0x562b8cd26930_0 .net "b", 0 0, L_0x562b8d1fa9e0;  1 drivers
v0x562b8cd24200_0 .net "cin", 0 0, L_0x562b8d1fdd80;  alias, 1 drivers
v0x562b8cd21ad0_0 .net "cout", 0 0, L_0x562b8d1fa6c0;  alias, 1 drivers
v0x562b8cd1f3a0_0 .net "cout1", 0 0, L_0x562b8d1fa330;  1 drivers
v0x562b8cd1f440_0 .net "cout2", 0 0, L_0x562b8d1fa5a0;  1 drivers
v0x562b8cd1cc70_0 .net "s1", 0 0, L_0x562b8d1fa1e0;  1 drivers
S_0x562b8c71a3b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c71cae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fa1e0 .functor XOR 1, L_0x562b8d1fa800, L_0x562b8d1fa9e0, C4<0>, C4<0>;
L_0x562b8d1fa330 .functor AND 1, L_0x562b8d1fa800, L_0x562b8d1fa9e0, C4<1>, C4<1>;
v0x562b8cd35450_0 .net "S", 0 0, L_0x562b8d1fa1e0;  alias, 1 drivers
v0x562b8cd32d20_0 .net "a", 0 0, L_0x562b8d1fa800;  alias, 1 drivers
v0x562b8cd32de0_0 .net "b", 0 0, L_0x562b8d1fa9e0;  alias, 1 drivers
v0x562b8cd305f0_0 .net "cout", 0 0, L_0x562b8d1fa330;  alias, 1 drivers
S_0x562b8c714810 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c71cae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fa410 .functor XOR 1, L_0x562b8d1fdd80, L_0x562b8d1fa1e0, C4<0>, C4<0>;
L_0x562b8d1fa5a0 .functor AND 1, L_0x562b8d1fdd80, L_0x562b8d1fa1e0, C4<1>, C4<1>;
v0x562b8cd2dec0_0 .net "S", 0 0, L_0x562b8d1fa410;  alias, 1 drivers
v0x562b8cd2df80_0 .net "a", 0 0, L_0x562b8d1fdd80;  alias, 1 drivers
v0x562b8cd2b790_0 .net "b", 0 0, L_0x562b8d1fa1e0;  alias, 1 drivers
v0x562b8cd2b830_0 .net "cout", 0 0, L_0x562b8d1fa5a0;  alias, 1 drivers
S_0x562b8c7120e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c726540;
 .timescale 0 0;
P_0x562b8cd21bc0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c70f9b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7120e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1fae20 .functor OR 1, L_0x562b8d1fabc0, L_0x562b8d1fad90, C4<0>, C4<0>;
v0x562b8cd10880_0 .net "S", 0 0, L_0x562b8d1fac50;  1 drivers
v0x562b8cd10920_0 .net "a", 0 0, L_0x562b8d1faf60;  1 drivers
v0x562b8cd0e150_0 .net "b", 0 0, L_0x562b8d1fb090;  1 drivers
v0x562b8cd0ba20_0 .net "cin", 0 0, L_0x562b8d1fa6c0;  alias, 1 drivers
v0x562b8cd092f0_0 .net "cout", 0 0, L_0x562b8d1fae20;  alias, 1 drivers
v0x562b8cd06bc0_0 .net "cout1", 0 0, L_0x562b8d1fabc0;  1 drivers
v0x562b8cd06c60_0 .net "cout2", 0 0, L_0x562b8d1fad90;  1 drivers
v0x562b8cc62950_0 .net "s1", 0 0, L_0x562b8d1fab10;  1 drivers
S_0x562b8c6fe690 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c70f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fab10 .functor XOR 1, L_0x562b8d1faf60, L_0x562b8d1fb090, C4<0>, C4<0>;
L_0x562b8d1fabc0 .functor AND 1, L_0x562b8d1faf60, L_0x562b8d1fb090, C4<1>, C4<1>;
v0x562b8cd1a540_0 .net "S", 0 0, L_0x562b8d1fab10;  alias, 1 drivers
v0x562b8cd1a600_0 .net "a", 0 0, L_0x562b8d1faf60;  alias, 1 drivers
v0x562b8cd17e10_0 .net "b", 0 0, L_0x562b8d1fb090;  alias, 1 drivers
v0x562b8cd17ed0_0 .net "cout", 0 0, L_0x562b8d1fabc0;  alias, 1 drivers
S_0x562b8c6fbf60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c70f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fac50 .functor XOR 1, L_0x562b8d1fa6c0, L_0x562b8d1fab10, C4<0>, C4<0>;
L_0x562b8d1fad90 .functor AND 1, L_0x562b8d1fa6c0, L_0x562b8d1fab10, C4<1>, C4<1>;
v0x562b8cd156e0_0 .net "S", 0 0, L_0x562b8d1fac50;  alias, 1 drivers
v0x562b8cd157a0_0 .net "a", 0 0, L_0x562b8d1fa6c0;  alias, 1 drivers
v0x562b8cd12fb0_0 .net "b", 0 0, L_0x562b8d1fab10;  alias, 1 drivers
v0x562b8cd13050_0 .net "cout", 0 0, L_0x562b8d1fad90;  alias, 1 drivers
S_0x562b8c6f9830 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c726540;
 .timescale 0 0;
P_0x562b8cd0bb10 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c6db240 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6f9830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1fb540 .functor OR 1, L_0x562b8d1fb2e0, L_0x562b8d1fb4b0, C4<0>, C4<0>;
v0x562b8cc53e30_0 .net "S", 0 0, L_0x562b8d1fb370;  1 drivers
v0x562b8cc53ef0_0 .net "a", 0 0, L_0x562b8d1fb680;  1 drivers
v0x562b8cc51700_0 .net "b", 0 0, L_0x562b8d1fb7b0;  1 drivers
v0x562b8cc4efd0_0 .net "cin", 0 0, L_0x562b8d1fae20;  alias, 1 drivers
v0x562b8cc4f070_0 .net "cout", 0 0, L_0x562b8d1fb540;  alias, 1 drivers
v0x562b8cc4c8a0_0 .net "cout1", 0 0, L_0x562b8d1fb2e0;  1 drivers
v0x562b8cc4c940_0 .net "cout2", 0 0, L_0x562b8d1fb4b0;  1 drivers
v0x562b8cc4a170_0 .net "s1", 0 0, L_0x562b8d1fb250;  1 drivers
S_0x562b8c6f3c90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6db240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fb250 .functor XOR 1, L_0x562b8d1fb680, L_0x562b8d1fb7b0, C4<0>, C4<0>;
L_0x562b8d1fb2e0 .functor AND 1, L_0x562b8d1fb680, L_0x562b8d1fb7b0, C4<1>, C4<1>;
v0x562b8cc60220_0 .net "S", 0 0, L_0x562b8d1fb250;  alias, 1 drivers
v0x562b8cc602c0_0 .net "a", 0 0, L_0x562b8d1fb680;  alias, 1 drivers
v0x562b8cc5daf0_0 .net "b", 0 0, L_0x562b8d1fb7b0;  alias, 1 drivers
v0x562b8cc5db90_0 .net "cout", 0 0, L_0x562b8d1fb2e0;  alias, 1 drivers
S_0x562b8c6f1560 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6db240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fb370 .functor XOR 1, L_0x562b8d1fae20, L_0x562b8d1fb250, C4<0>, C4<0>;
L_0x562b8d1fb4b0 .functor AND 1, L_0x562b8d1fae20, L_0x562b8d1fb250, C4<1>, C4<1>;
v0x562b8cc5b3c0_0 .net "S", 0 0, L_0x562b8d1fb370;  alias, 1 drivers
v0x562b8cc5b480_0 .net "a", 0 0, L_0x562b8d1fae20;  alias, 1 drivers
v0x562b8cc58c90_0 .net "b", 0 0, L_0x562b8d1fb250;  alias, 1 drivers
v0x562b8cc56560_0 .net "cout", 0 0, L_0x562b8d1fb4b0;  alias, 1 drivers
S_0x562b8c6eee30 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c726540;
 .timescale 0 0;
P_0x562b8c4f36a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c6e7960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6eee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1fbbf0 .functor OR 1, L_0x562b8d1fb990, L_0x562b8d1fbb60, C4<0>, C4<0>;
v0x562b8ccfffd0_0 .net "S", 0 0, L_0x562b8d1fba20;  1 drivers
v0x562b8ccfd7e0_0 .net "a", 0 0, L_0x562b8d1fbd30;  1 drivers
v0x562b8ccfd880_0 .net "b", 0 0, L_0x562b8d1fbe60;  1 drivers
v0x562b8ccfb0b0_0 .net "cin", 0 0, L_0x562b8d1fb540;  alias, 1 drivers
v0x562b8ccf8980_0 .net "cout", 0 0, L_0x562b8d1fbbf0;  alias, 1 drivers
v0x562b8ccf6250_0 .net "cout1", 0 0, L_0x562b8d1fb990;  1 drivers
v0x562b8ccf62f0_0 .net "cout2", 0 0, L_0x562b8d1fbb60;  1 drivers
v0x562b8ccf3b20_0 .net "s1", 0 0, L_0x562b8d1fb8e0;  1 drivers
S_0x562b8c6e1c20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6e7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fb8e0 .functor XOR 1, L_0x562b8d1fbd30, L_0x562b8d1fbe60, C4<0>, C4<0>;
L_0x562b8d1fb990 .functor AND 1, L_0x562b8d1fbd30, L_0x562b8d1fbe60, C4<1>, C4<1>;
v0x562b8cc47a40_0 .net "S", 0 0, L_0x562b8d1fb8e0;  alias, 1 drivers
v0x562b8cc45310_0 .net "a", 0 0, L_0x562b8d1fbd30;  alias, 1 drivers
v0x562b8cc453d0_0 .net "b", 0 0, L_0x562b8d1fbe60;  alias, 1 drivers
v0x562b8cc42be0_0 .net "cout", 0 0, L_0x562b8d1fb990;  alias, 1 drivers
S_0x562b8c6c1bf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6e7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fba20 .functor XOR 1, L_0x562b8d1fb540, L_0x562b8d1fb8e0, C4<0>, C4<0>;
L_0x562b8d1fbb60 .functor AND 1, L_0x562b8d1fb540, L_0x562b8d1fb8e0, C4<1>, C4<1>;
v0x562b8cc404b0_0 .net "S", 0 0, L_0x562b8d1fba20;  alias, 1 drivers
v0x562b8cd02640_0 .net "a", 0 0, L_0x562b8d1fb540;  alias, 1 drivers
v0x562b8cd02700_0 .net "b", 0 0, L_0x562b8d1fb8e0;  alias, 1 drivers
v0x562b8ccfff10_0 .net "cout", 0 0, L_0x562b8d1fbb60;  alias, 1 drivers
S_0x562b8c6bb8b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c726540;
 .timescale 0 0;
P_0x562b8ccf3c10 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c6a81b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6bb8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1fc340 .functor OR 1, L_0x562b8d1fc090, L_0x562b8d1fc2b0, C4<0>, C4<0>;
v0x562b8cce5000_0 .net "S", 0 0, L_0x562b8d1fc120;  1 drivers
v0x562b8cce50c0_0 .net "a", 0 0, L_0x562b8d1fc480;  1 drivers
v0x562b8cce28d0_0 .net "b", 0 0, L_0x562b8d1fc6c0;  1 drivers
v0x562b8cce01a0_0 .net "cin", 0 0, L_0x562b8d1fbbf0;  alias, 1 drivers
v0x562b8ccdda70_0 .net "cout", 0 0, L_0x562b8d1fc340;  alias, 1 drivers
v0x562b8ccdb340_0 .net "cout1", 0 0, L_0x562b8d1fc090;  1 drivers
v0x562b8ccdb3e0_0 .net "cout2", 0 0, L_0x562b8d1fc2b0;  1 drivers
v0x562b8ccd8c10_0 .net "s1", 0 0, L_0x562b8d1fbfe0;  1 drivers
S_0x562b8c6a5a80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6a81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fbfe0 .functor XOR 1, L_0x562b8d1fc480, L_0x562b8d1fc6c0, C4<0>, C4<0>;
L_0x562b8d1fc090 .functor AND 1, L_0x562b8d1fc480, L_0x562b8d1fc6c0, C4<1>, C4<1>;
v0x562b8ccf13f0_0 .net "S", 0 0, L_0x562b8d1fbfe0;  alias, 1 drivers
v0x562b8cceecc0_0 .net "a", 0 0, L_0x562b8d1fc480;  alias, 1 drivers
v0x562b8cceed80_0 .net "b", 0 0, L_0x562b8d1fc6c0;  alias, 1 drivers
v0x562b8ccec590_0 .net "cout", 0 0, L_0x562b8d1fc090;  alias, 1 drivers
S_0x562b8c6a3350 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6a81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fc120 .functor XOR 1, L_0x562b8d1fbbf0, L_0x562b8d1fbfe0, C4<0>, C4<0>;
L_0x562b8d1fc2b0 .functor AND 1, L_0x562b8d1fbbf0, L_0x562b8d1fbfe0, C4<1>, C4<1>;
v0x562b8cce9e60_0 .net "S", 0 0, L_0x562b8d1fc120;  alias, 1 drivers
v0x562b8cce9f20_0 .net "a", 0 0, L_0x562b8d1fbbf0;  alias, 1 drivers
v0x562b8cce7730_0 .net "b", 0 0, L_0x562b8d1fbfe0;  alias, 1 drivers
v0x562b8cce77d0_0 .net "cout", 0 0, L_0x562b8d1fc2b0;  alias, 1 drivers
S_0x562b8c684d60 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c726540;
 .timescale 0 0;
P_0x562b8cce0290 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c69d7b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c684d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1fca70 .functor OR 1, L_0x562b8d1fc810, L_0x562b8d1fc9e0, C4<0>, C4<0>;
v0x562b8ccc79c0_0 .net "S", 0 0, L_0x562b8d1fc8a0;  1 drivers
v0x562b8ccc7a80_0 .net "a", 0 0, L_0x562b8d1fcbb0;  1 drivers
v0x562b8ccc5290_0 .net "b", 0 0, L_0x562b8d1fcce0;  1 drivers
v0x562b8ccc2b60_0 .net "cin", 0 0, L_0x562b8d1fc340;  alias, 1 drivers
v0x562b8ccc2c00_0 .net "cout", 0 0, L_0x562b8d1fca70;  alias, 1 drivers
v0x562b8ccc0430_0 .net "cout1", 0 0, L_0x562b8d1fc810;  1 drivers
v0x562b8ccc04d0_0 .net "cout2", 0 0, L_0x562b8d1fc9e0;  1 drivers
v0x562b8ccbdd00_0 .net "s1", 0 0, L_0x562b8d1fc760;  1 drivers
S_0x562b8c69b080 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c69d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fc760 .functor XOR 1, L_0x562b8d1fcbb0, L_0x562b8d1fcce0, C4<0>, C4<0>;
L_0x562b8d1fc810 .functor AND 1, L_0x562b8d1fcbb0, L_0x562b8d1fcce0, C4<1>, C4<1>;
v0x562b8ccd64e0_0 .net "S", 0 0, L_0x562b8d1fc760;  alias, 1 drivers
v0x562b8ccd3db0_0 .net "a", 0 0, L_0x562b8d1fcbb0;  alias, 1 drivers
v0x562b8ccd3e70_0 .net "b", 0 0, L_0x562b8d1fcce0;  alias, 1 drivers
v0x562b8ccd1680_0 .net "cout", 0 0, L_0x562b8d1fc810;  alias, 1 drivers
S_0x562b8c698950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c69d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fc8a0 .functor XOR 1, L_0x562b8d1fc340, L_0x562b8d1fc760, C4<0>, C4<0>;
L_0x562b8d1fc9e0 .functor AND 1, L_0x562b8d1fc340, L_0x562b8d1fc760, C4<1>, C4<1>;
v0x562b8cccef50_0 .net "S", 0 0, L_0x562b8d1fc8a0;  alias, 1 drivers
v0x562b8cccf010_0 .net "a", 0 0, L_0x562b8d1fc340;  alias, 1 drivers
v0x562b8cccc820_0 .net "b", 0 0, L_0x562b8d1fc760;  alias, 1 drivers
v0x562b8ccca0f0_0 .net "cout", 0 0, L_0x562b8d1fc9e0;  alias, 1 drivers
S_0x562b8c691480 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c726540;
 .timescale 0 0;
P_0x562b8c4a6760 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8c68b740 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c691480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1fd260 .functor OR 1, L_0x562b8d1fd040, L_0x562b8d1fd1d0, C4<0>, C4<0>;
v0x562b8ccaaeb0_0 .net "S", 0 0, L_0x562b8d1fd0d0;  1 drivers
v0x562b8cca86c0_0 .net "a", 0 0, L_0x562b8d1fd3a0;  1 drivers
v0x562b8cca8760_0 .net "b", 0 0, L_0x562b8d1fd4d0;  1 drivers
v0x562b8cca5f90_0 .net "cin", 0 0, L_0x562b8d1fca70;  alias, 1 drivers
v0x562b8cca3860_0 .net "cout", 0 0, L_0x562b8d1fd260;  alias, 1 drivers
v0x562b8cca1130_0 .net "cout1", 0 0, L_0x562b8d1fd040;  1 drivers
v0x562b8cca11d0_0 .net "cout2", 0 0, L_0x562b8d1fd1d0;  1 drivers
v0x562b8cc9ea00_0 .net "s1", 0 0, L_0x562b8d1fcf90;  1 drivers
S_0x562b8c66c710 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c68b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fcf90 .functor XOR 1, L_0x562b8d1fd3a0, L_0x562b8d1fd4d0, C4<0>, C4<0>;
L_0x562b8d1fd040 .functor AND 1, L_0x562b8d1fd3a0, L_0x562b8d1fd4d0, C4<1>, C4<1>;
v0x562b8ccbb5d0_0 .net "S", 0 0, L_0x562b8d1fcf90;  alias, 1 drivers
v0x562b8ccb8ea0_0 .net "a", 0 0, L_0x562b8d1fd3a0;  alias, 1 drivers
v0x562b8ccb8f60_0 .net "b", 0 0, L_0x562b8d1fd4d0;  alias, 1 drivers
v0x562b8ccb2380_0 .net "cout", 0 0, L_0x562b8d1fd040;  alias, 1 drivers
S_0x562b8c669fe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c68b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fd0d0 .functor XOR 1, L_0x562b8d1fca70, L_0x562b8d1fcf90, C4<0>, C4<0>;
L_0x562b8d1fd1d0 .functor AND 1, L_0x562b8d1fca70, L_0x562b8d1fcf90, C4<1>, C4<1>;
v0x562b8ccafc50_0 .net "S", 0 0, L_0x562b8d1fd0d0;  alias, 1 drivers
v0x562b8ccad520_0 .net "a", 0 0, L_0x562b8d1fca70;  alias, 1 drivers
v0x562b8ccad5e0_0 .net "b", 0 0, L_0x562b8d1fcf90;  alias, 1 drivers
v0x562b8ccaadf0_0 .net "cout", 0 0, L_0x562b8d1fd1d0;  alias, 1 drivers
S_0x562b8c6678b0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c726540;
 .timescale 0 0;
P_0x562b8cca3950 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8c6492c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6678b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1fd8f0 .functor OR 1, L_0x562b8d1fd640, L_0x562b8d1fd860, C4<0>, C4<0>;
v0x562b8cc8acd0_0 .net "S", 0 0, L_0x562b8d1fd6d0;  1 drivers
v0x562b8cc8ad90_0 .net "a", 0 0, L_0x562b8d1fd9f0;  1 drivers
v0x562b8cc885a0_0 .net "b", 0 0, L_0x562b8d1fdb20;  1 drivers
v0x562b8cc85e70_0 .net "cin", 0 0, L_0x562b8d1fd260;  alias, 1 drivers
v0x562b8cc85f10_0 .net "cout", 0 0, L_0x562b8d1fd8f0;  alias, 1 drivers
v0x562b8cc83740_0 .net "cout1", 0 0, L_0x562b8d1fd640;  1 drivers
v0x562b8cc837e0_0 .net "cout2", 0 0, L_0x562b8d1fd860;  1 drivers
v0x562b8cc81010_0 .net "s1", 0 0, L_0x562b8d1fcf20;  1 drivers
S_0x562b8c661d10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6492c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fcf20 .functor XOR 1, L_0x562b8d1fd9f0, L_0x562b8d1fdb20, C4<0>, C4<0>;
L_0x562b8d1fd640 .functor AND 1, L_0x562b8d1fd9f0, L_0x562b8d1fdb20, C4<1>, C4<1>;
v0x562b8cc9c2d0_0 .net "S", 0 0, L_0x562b8d1fcf20;  alias, 1 drivers
v0x562b8cc99ba0_0 .net "a", 0 0, L_0x562b8d1fd9f0;  alias, 1 drivers
v0x562b8cc99c60_0 .net "b", 0 0, L_0x562b8d1fdb20;  alias, 1 drivers
v0x562b8cc97470_0 .net "cout", 0 0, L_0x562b8d1fd640;  alias, 1 drivers
S_0x562b8c65f5e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6492c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1fd6d0 .functor XOR 1, L_0x562b8d1fd260, L_0x562b8d1fcf20, C4<0>, C4<0>;
L_0x562b8d1fd860 .functor AND 1, L_0x562b8d1fd260, L_0x562b8d1fcf20, C4<1>, C4<1>;
v0x562b8cc94d40_0 .net "S", 0 0, L_0x562b8d1fd6d0;  alias, 1 drivers
v0x562b8cc94e00_0 .net "a", 0 0, L_0x562b8d1fd260;  alias, 1 drivers
v0x562b8cc92610_0 .net "b", 0 0, L_0x562b8d1fcf20;  alias, 1 drivers
v0x562b8cc8fee0_0 .net "cout", 0 0, L_0x562b8d1fd860;  alias, 1 drivers
S_0x562b8c65ceb0 .scope module, "ins2" "subtractor_Nbit" 3 129, 3 35 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cbbd040 .param/l "N" 0 3 35, +C4<00000000000000000000000000000100>;
L_0x562b8d2045d0 .functor NOT 4, L_0x562b8d2064b0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f38f70e05e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2044c0 .functor BUFZ 1, L_0x7f38f70e05e8, C4<0>, C4<0>, C4<0>;
L_0x562b8d204780 .functor NOT 1, L_0x562b8d2046e0, C4<0>, C4<0>, C4<0>;
v0x562b8caec2e0_0 .net "D", 3 0, L_0x562b8d204530;  alias, 1 drivers
v0x562b8caeba80_0 .net *"_ivl_35", 0 0, L_0x562b8d2044c0;  1 drivers
v0x562b8caebb40_0 .net "a", 3 0, L_0x562b8d206410;  1 drivers
v0x562b8cadd5c0_0 .net "abs_D", 3 0, L_0x562b8d206250;  alias, 1 drivers
v0x562b8cadd680_0 .net "b", 3 0, L_0x562b8d2064b0;  1 drivers
v0x562b8cad5f70_0 .net "b_comp", 3 0, L_0x562b8d2045d0;  1 drivers
v0x562b8cacd2f0_0 .net "carry", 4 0, L_0x562b8d204640;  1 drivers
v0x562b8cacca50_0 .net "cin", 0 0, L_0x7f38f70e05e8;  1 drivers
v0x562b8caccb10_0 .net "is_pos", 0 0, L_0x562b8d2046e0;  1 drivers
v0x562b8caca320_0 .net "negative", 0 0, L_0x562b8d204780;  alias, 1 drivers
v0x562b8caca3c0_0 .net "twos", 3 0, L_0x562b8d2060d0;  1 drivers
L_0x562b8d202c90 .part L_0x562b8d206410, 0, 1;
L_0x562b8d202dc0 .part L_0x562b8d2045d0, 0, 1;
L_0x562b8d202ef0 .part L_0x562b8d204640, 0, 1;
L_0x562b8d2032e0 .part L_0x562b8d206410, 1, 1;
L_0x562b8d203410 .part L_0x562b8d2045d0, 1, 1;
L_0x562b8d203540 .part L_0x562b8d204640, 1, 1;
L_0x562b8d203930 .part L_0x562b8d206410, 2, 1;
L_0x562b8d203a60 .part L_0x562b8d2045d0, 2, 1;
L_0x562b8d203b90 .part L_0x562b8d204640, 2, 1;
L_0x562b8d203f80 .part L_0x562b8d206410, 3, 1;
L_0x562b8d204140 .part L_0x562b8d2045d0, 3, 1;
L_0x562b8d204300 .part L_0x562b8d204640, 3, 1;
L_0x562b8d204530 .concat8 [ 1 1 1 1], L_0x562b8d202ab0, L_0x562b8d203100, L_0x562b8d203750, L_0x562b8d203da0;
LS_0x562b8d204640_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2044c0, L_0x562b8d202c20, L_0x562b8d203270, L_0x562b8d2038c0;
LS_0x562b8d204640_0_4 .concat8 [ 1 0 0 0], L_0x562b8d203f10;
L_0x562b8d204640 .concat8 [ 4 1 0 0], LS_0x562b8d204640_0_0, LS_0x562b8d204640_0_4;
L_0x562b8d2046e0 .part L_0x562b8d204640, 4, 1;
L_0x562b8d206250 .functor MUXZ 4, L_0x562b8d2060d0, L_0x562b8d204530, L_0x562b8d2046e0, C4<>;
S_0x562b8c6559e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c65ceb0;
 .timescale 0 0;
P_0x562b8c4b79a0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c64fca0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c6559e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d202c20 .functor OR 1, L_0x562b8d202a40, L_0x562b8d202bb0, C4<0>, C4<0>;
v0x562b8cc0d130_0 .net "S", 0 0, L_0x562b8d202ab0;  1 drivers
v0x562b8cc0d1f0_0 .net "a", 0 0, L_0x562b8d202c90;  1 drivers
v0x562b8cc0aa00_0 .net "b", 0 0, L_0x562b8d202dc0;  1 drivers
v0x562b8cc082d0_0 .net "cin", 0 0, L_0x562b8d202ef0;  1 drivers
v0x562b8cc05ba0_0 .net "cout", 0 0, L_0x562b8d202c20;  1 drivers
v0x562b8cc03470_0 .net "cout1", 0 0, L_0x562b8d202a40;  1 drivers
v0x562b8cc03510_0 .net "cout2", 0 0, L_0x562b8d202bb0;  1 drivers
v0x562b8cc00d40_0 .net "s1", 0 0, L_0x562b8d2029d0;  1 drivers
S_0x562b8c6b46a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c64fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2029d0 .functor XOR 1, L_0x562b8d202c90, L_0x562b8d202dc0, C4<0>, C4<0>;
L_0x562b8d202a40 .functor AND 1, L_0x562b8d202c90, L_0x562b8d202dc0, C4<1>, C4<1>;
v0x562b8cbb5a60_0 .net "S", 0 0, L_0x562b8d2029d0;  alias, 1 drivers
v0x562b8cbb3290_0 .net "a", 0 0, L_0x562b8d202c90;  alias, 1 drivers
v0x562b8cbb3330_0 .net "b", 0 0, L_0x562b8d202dc0;  alias, 1 drivers
v0x562b8cbb0b60_0 .net "cout", 0 0, L_0x562b8d202a40;  alias, 1 drivers
S_0x562b8c6ae360 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c64fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d202ab0 .functor XOR 1, L_0x562b8d202ef0, L_0x562b8d2029d0, C4<0>, C4<0>;
L_0x562b8d202bb0 .functor AND 1, L_0x562b8d202ef0, L_0x562b8d2029d0, C4<1>, C4<1>;
v0x562b8cc11f90_0 .net "S", 0 0, L_0x562b8d202ab0;  alias, 1 drivers
v0x562b8cc12050_0 .net "a", 0 0, L_0x562b8d202ef0;  alias, 1 drivers
v0x562b8cc0f860_0 .net "b", 0 0, L_0x562b8d2029d0;  alias, 1 drivers
v0x562b8cc0f900_0 .net "cout", 0 0, L_0x562b8d202bb0;  alias, 1 drivers
S_0x562b8c62fdb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c65ceb0;
 .timescale 0 0;
P_0x562b8cc05c90 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8c62d680 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c62fdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d203270 .functor OR 1, L_0x562b8d203090, L_0x562b8d203200, C4<0>, C4<0>;
v0x562b8cbf2220_0 .net "S", 0 0, L_0x562b8d203100;  1 drivers
v0x562b8cbf22c0_0 .net "a", 0 0, L_0x562b8d2032e0;  1 drivers
v0x562b8cbefaf0_0 .net "b", 0 0, L_0x562b8d203410;  1 drivers
v0x562b8cbe9300_0 .net "cin", 0 0, L_0x562b8d203540;  1 drivers
v0x562b8cbe8a30_0 .net "cout", 0 0, L_0x562b8d203270;  1 drivers
v0x562b8cbe6300_0 .net "cout1", 0 0, L_0x562b8d203090;  1 drivers
v0x562b8cbe63a0_0 .net "cout2", 0 0, L_0x562b8d203200;  1 drivers
v0x562b8cbe3bd0_0 .net "s1", 0 0, L_0x562b8d203020;  1 drivers
S_0x562b8c62af50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c62d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d203020 .functor XOR 1, L_0x562b8d2032e0, L_0x562b8d203410, C4<0>, C4<0>;
L_0x562b8d203090 .functor AND 1, L_0x562b8d2032e0, L_0x562b8d203410, C4<1>, C4<1>;
v0x562b8cbfe610_0 .net "S", 0 0, L_0x562b8d203020;  alias, 1 drivers
v0x562b8cbfbee0_0 .net "a", 0 0, L_0x562b8d2032e0;  alias, 1 drivers
v0x562b8cbfbfa0_0 .net "b", 0 0, L_0x562b8d203410;  alias, 1 drivers
v0x562b8cbf97b0_0 .net "cout", 0 0, L_0x562b8d203090;  alias, 1 drivers
S_0x562b8c624f50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c62d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d203100 .functor XOR 1, L_0x562b8d203540, L_0x562b8d203020, C4<0>, C4<0>;
L_0x562b8d203200 .functor AND 1, L_0x562b8d203540, L_0x562b8d203020, C4<1>, C4<1>;
v0x562b8cbf7080_0 .net "S", 0 0, L_0x562b8d203100;  alias, 1 drivers
v0x562b8cbf7140_0 .net "a", 0 0, L_0x562b8d203540;  alias, 1 drivers
v0x562b8cbf4950_0 .net "b", 0 0, L_0x562b8d203020;  alias, 1 drivers
v0x562b8cbf49f0_0 .net "cout", 0 0, L_0x562b8d203200;  alias, 1 drivers
S_0x562b8c601510 .scope generate, "genblk1[2]" "genblk1[2]" 3 49, 3 49 0, S_0x562b8c65ceb0;
 .timescale 0 0;
P_0x562b8cbe8b20 .param/l "i" 0 3 49, +C4<010>;
S_0x562b8c5fede0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c601510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2038c0 .functor OR 1, L_0x562b8d2036e0, L_0x562b8d203850, C4<0>, C4<0>;
v0x562b8cbd4f80_0 .net "S", 0 0, L_0x562b8d203750;  1 drivers
v0x562b8cbd5020_0 .net "a", 0 0, L_0x562b8d203930;  1 drivers
v0x562b8cbd46b0_0 .net "b", 0 0, L_0x562b8d203a60;  1 drivers
v0x562b8cbd1f80_0 .net "cin", 0 0, L_0x562b8d203b90;  1 drivers
v0x562b8cbcf850_0 .net "cout", 0 0, L_0x562b8d2038c0;  1 drivers
v0x562b8cbcd120_0 .net "cout1", 0 0, L_0x562b8d2036e0;  1 drivers
v0x562b8cbcd1c0_0 .net "cout2", 0 0, L_0x562b8d203850;  1 drivers
v0x562b8cbca9f0_0 .net "s1", 0 0, L_0x562b8d203670;  1 drivers
S_0x562b8c5fc6b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5fede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d203670 .functor XOR 1, L_0x562b8d203930, L_0x562b8d203a60, C4<0>, C4<0>;
L_0x562b8d2036e0 .functor AND 1, L_0x562b8d203930, L_0x562b8d203a60, C4<1>, C4<1>;
v0x562b8cbe14a0_0 .net "S", 0 0, L_0x562b8d203670;  alias, 1 drivers
v0x562b8cbe1540_0 .net "a", 0 0, L_0x562b8d203930;  alias, 1 drivers
v0x562b8cbded70_0 .net "b", 0 0, L_0x562b8d203a60;  alias, 1 drivers
v0x562b8cbdee10_0 .net "cout", 0 0, L_0x562b8d2036e0;  alias, 1 drivers
S_0x562b8c5f9f80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5fede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d203750 .functor XOR 1, L_0x562b8d203b90, L_0x562b8d203670, C4<0>, C4<0>;
L_0x562b8d203850 .functor AND 1, L_0x562b8d203b90, L_0x562b8d203670, C4<1>, C4<1>;
v0x562b8cbdc640_0 .net "S", 0 0, L_0x562b8d203750;  alias, 1 drivers
v0x562b8cbdc700_0 .net "a", 0 0, L_0x562b8d203b90;  alias, 1 drivers
v0x562b8cbd9f10_0 .net "b", 0 0, L_0x562b8d203670;  alias, 1 drivers
v0x562b8cbd9fb0_0 .net "cout", 0 0, L_0x562b8d203850;  alias, 1 drivers
S_0x562b8c5f7850 .scope generate, "genblk1[3]" "genblk1[3]" 3 49, 3 49 0, S_0x562b8c65ceb0;
 .timescale 0 0;
P_0x562b8cbcf940 .param/l "i" 0 3 49, +C4<011>;
S_0x562b8c5f5120 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c5f7850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d203f10 .functor OR 1, L_0x562b8d203d30, L_0x562b8d203ea0, C4<0>, C4<0>;
v0x562b8cba6ff0_0 .net "S", 0 0, L_0x562b8d203da0;  1 drivers
v0x562b8cba70b0_0 .net "a", 0 0, L_0x562b8d203f80;  1 drivers
v0x562b8cba48c0_0 .net "b", 0 0, L_0x562b8d204140;  1 drivers
v0x562b8cba2190_0 .net "cin", 0 0, L_0x562b8d204300;  1 drivers
v0x562b8cb9fa60_0 .net "cout", 0 0, L_0x562b8d203f10;  1 drivers
v0x562b8cb9d330_0 .net "cout1", 0 0, L_0x562b8d203d30;  1 drivers
v0x562b8cb9d3d0_0 .net "cout2", 0 0, L_0x562b8d203ea0;  1 drivers
v0x562b8cb9ac00_0 .net "s1", 0 0, L_0x562b8d203cc0;  1 drivers
S_0x562b8c5f29f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5f5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d203cc0 .functor XOR 1, L_0x562b8d203f80, L_0x562b8d204140, C4<0>, C4<0>;
L_0x562b8d203d30 .functor AND 1, L_0x562b8d203f80, L_0x562b8d204140, C4<1>, C4<1>;
v0x562b8cbc82c0_0 .net "S", 0 0, L_0x562b8d203cc0;  alias, 1 drivers
v0x562b8cbc8380_0 .net "a", 0 0, L_0x562b8d203f80;  alias, 1 drivers
v0x562b8cbc5b90_0 .net "b", 0 0, L_0x562b8d204140;  alias, 1 drivers
v0x562b8cbc5c50_0 .net "cout", 0 0, L_0x562b8d203d30;  alias, 1 drivers
S_0x562b8c5c12a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5f5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d203da0 .functor XOR 1, L_0x562b8d204300, L_0x562b8d203cc0, C4<0>, C4<0>;
L_0x562b8d203ea0 .functor AND 1, L_0x562b8d204300, L_0x562b8d203cc0, C4<1>, C4<1>;
v0x562b8cba9ff0_0 .net "S", 0 0, L_0x562b8d203da0;  alias, 1 drivers
v0x562b8cbaa0b0_0 .net "a", 0 0, L_0x562b8d204300;  alias, 1 drivers
v0x562b8cba9720_0 .net "b", 0 0, L_0x562b8d203cc0;  alias, 1 drivers
v0x562b8cba97c0_0 .net "cout", 0 0, L_0x562b8d203ea0;  alias, 1 drivers
S_0x562b8c5beb70 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c65ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8cb9acf0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d2047f0 .functor NOT 4, L_0x562b8d204530, C4<0000>, C4<0000>, C4<0000>;
v0x562b8caf8c90_0 .net "cout", 0 0, L_0x562b8d2061e0;  1 drivers
v0x562b8caf8d30_0 .net "i", 3 0, L_0x562b8d204530;  alias, 1 drivers
v0x562b8caf2020_0 .net "o", 3 0, L_0x562b8d2060d0;  alias, 1 drivers
v0x562b8caf17c0_0 .net "temp2", 3 0, L_0x562b8d2047f0;  1 drivers
S_0x562b8c5bc440 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c5beb70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c45f1e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e05a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d206170 .functor BUFZ 1, L_0x7f38f70e05a0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2061e0 .functor BUFZ 1, L_0x562b8d205d70, C4<0>, C4<0>, C4<0>;
v0x562b8cae5900_0 .net "S", 3 0, L_0x562b8d2060d0;  alias, 1 drivers
v0x562b8cae50a0_0 .net "a", 3 0, L_0x562b8d2047f0;  alias, 1 drivers
L_0x7f38f70e0558 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cafe390_0 .net "b", 3 0, L_0x7f38f70e0558;  1 drivers
v0x562b8cafe450 .array "carry", 0 4;
v0x562b8cafe450_0 .net v0x562b8cafe450 0, 0 0, L_0x562b8d206170; 1 drivers
v0x562b8cafe450_1 .net v0x562b8cafe450 1, 0 0, L_0x562b8d204bd0; 1 drivers
v0x562b8cafe450_2 .net v0x562b8cafe450 2, 0 0, L_0x562b8d205180; 1 drivers
v0x562b8cafe450_3 .net v0x562b8cafe450 3, 0 0, L_0x562b8d2057c0; 1 drivers
v0x562b8cafe450_4 .net v0x562b8cafe450 4, 0 0, L_0x562b8d205d70; 1 drivers
v0x562b8cafdaf0_0 .net "cin", 0 0, L_0x7f38f70e05a0;  1 drivers
v0x562b8cafb3c0_0 .net "cout", 0 0, L_0x562b8d2061e0;  alias, 1 drivers
L_0x562b8d204cd0 .part L_0x562b8d2047f0, 0, 1;
L_0x562b8d204e00 .part L_0x7f38f70e0558, 0, 1;
L_0x562b8d205280 .part L_0x562b8d2047f0, 1, 1;
L_0x562b8d205440 .part L_0x7f38f70e0558, 1, 1;
L_0x562b8d2058c0 .part L_0x562b8d2047f0, 2, 1;
L_0x562b8d2059f0 .part L_0x7f38f70e0558, 2, 1;
L_0x562b8d205de0 .part L_0x562b8d2047f0, 3, 1;
L_0x562b8d205f10 .part L_0x7f38f70e0558, 3, 1;
L_0x562b8d2060d0 .concat8 [ 1 1 1 1], L_0x562b8d2049d0, L_0x562b8d205010, L_0x562b8d205650, L_0x562b8d205c00;
S_0x562b8c5ed190 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c5bc440;
 .timescale 0 0;
P_0x562b8c456560 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c5eaa60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5ed190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d204bd0 .functor OR 1, L_0x562b8d204960, L_0x562b8d204ad0, C4<0>, C4<0>;
v0x562b8cb92c70_0 .net "S", 0 0, L_0x562b8d2049d0;  1 drivers
v0x562b8cb92d30_0 .net "a", 0 0, L_0x562b8d204cd0;  1 drivers
v0x562b8cb90540_0 .net "b", 0 0, L_0x562b8d204e00;  1 drivers
v0x562b8cb905e0_0 .net "cin", 0 0, L_0x562b8d206170;  alias, 1 drivers
v0x562b8cb8de10_0 .net "cout", 0 0, L_0x562b8d204bd0;  alias, 1 drivers
v0x562b8cb8b6e0_0 .net "cout1", 0 0, L_0x562b8d204960;  1 drivers
v0x562b8cb8b780_0 .net "cout2", 0 0, L_0x562b8d204ad0;  1 drivers
v0x562b8cb88fb0_0 .net "s1", 0 0, L_0x562b8d2048f0;  1 drivers
S_0x562b8c5e8330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5eaa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2048f0 .functor XOR 1, L_0x562b8d204cd0, L_0x562b8d204e00, C4<0>, C4<0>;
L_0x562b8d204960 .functor AND 1, L_0x562b8d204cd0, L_0x562b8d204e00, C4<1>, C4<1>;
v0x562b8cb69d50_0 .net "S", 0 0, L_0x562b8d2048f0;  alias, 1 drivers
v0x562b8cb694b0_0 .net "a", 0 0, L_0x562b8d204cd0;  alias, 1 drivers
v0x562b8cb69570_0 .net "b", 0 0, L_0x562b8d204e00;  alias, 1 drivers
v0x562b8cb66d80_0 .net "cout", 0 0, L_0x562b8d204960;  alias, 1 drivers
S_0x562b8c5e5c00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5eaa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2049d0 .functor XOR 1, L_0x562b8d206170, L_0x562b8d2048f0, C4<0>, C4<0>;
L_0x562b8d204ad0 .functor AND 1, L_0x562b8d206170, L_0x562b8d2048f0, C4<1>, C4<1>;
v0x562b8cb64650_0 .net "S", 0 0, L_0x562b8d2049d0;  alias, 1 drivers
v0x562b8cb95c70_0 .net "a", 0 0, L_0x562b8d206170;  alias, 1 drivers
v0x562b8cb95d30_0 .net "b", 0 0, L_0x562b8d2048f0;  alias, 1 drivers
v0x562b8cb953a0_0 .net "cout", 0 0, L_0x562b8d204ad0;  alias, 1 drivers
S_0x562b8c5e34d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c5bc440;
 .timescale 0 0;
P_0x562b8cb8df00 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c5e0da0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5e34d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d205180 .functor OR 1, L_0x562b8d204fa0, L_0x562b8d205110, C4<0>, C4<0>;
v0x562b8cb7a6f0_0 .net "S", 0 0, L_0x562b8d205010;  1 drivers
v0x562b8cb7a790_0 .net "a", 0 0, L_0x562b8d205280;  1 drivers
v0x562b8cb753f0_0 .net "b", 0 0, L_0x562b8d205440;  1 drivers
v0x562b8cb74b50_0 .net "cin", 0 0, L_0x562b8d204bd0;  alias, 1 drivers
v0x562b8cb72420_0 .net "cout", 0 0, L_0x562b8d205180;  alias, 1 drivers
v0x562b8cb6fcf0_0 .net "cout1", 0 0, L_0x562b8d204fa0;  1 drivers
v0x562b8cb6fd90_0 .net "cout2", 0 0, L_0x562b8d205110;  1 drivers
v0x562b8cb5f270_0 .net "s1", 0 0, L_0x562b8d204f30;  1 drivers
S_0x562b8c5de670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5e0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d204f30 .functor XOR 1, L_0x562b8d205280, L_0x562b8d205440, C4<0>, C4<0>;
L_0x562b8d204fa0 .functor AND 1, L_0x562b8d205280, L_0x562b8d205440, C4<1>, C4<1>;
v0x562b8cb86880_0 .net "S", 0 0, L_0x562b8d204f30;  alias, 1 drivers
v0x562b8cb86940_0 .net "a", 0 0, L_0x562b8d205280;  alias, 1 drivers
v0x562b8cb7fdf0_0 .net "b", 0 0, L_0x562b8d205440;  alias, 1 drivers
v0x562b8cb7feb0_0 .net "cout", 0 0, L_0x562b8d204fa0;  alias, 1 drivers
S_0x562b8c5d7340 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5e0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d205010 .functor XOR 1, L_0x562b8d204bd0, L_0x562b8d204f30, C4<0>, C4<0>;
L_0x562b8d205110 .functor AND 1, L_0x562b8d204bd0, L_0x562b8d204f30, C4<1>, C4<1>;
v0x562b8cb7f550_0 .net "S", 0 0, L_0x562b8d205010;  alias, 1 drivers
v0x562b8cb7f610_0 .net "a", 0 0, L_0x562b8d204bd0;  alias, 1 drivers
v0x562b8cb7ce20_0 .net "b", 0 0, L_0x562b8d204f30;  alias, 1 drivers
v0x562b8cb7cec0_0 .net "cout", 0 0, L_0x562b8d205110;  alias, 1 drivers
S_0x562b8c5d4c10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c5bc440;
 .timescale 0 0;
P_0x562b8cb74c40 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c5d24e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5d4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2057c0 .functor OR 1, L_0x562b8d2055e0, L_0x562b8d205750, C4<0>, C4<0>;
v0x562b8cb54870_0 .net "S", 0 0, L_0x562b8d205650;  1 drivers
v0x562b8cb54930_0 .net "a", 0 0, L_0x562b8d2058c0;  1 drivers
v0x562b8cb53fd0_0 .net "b", 0 0, L_0x562b8d2059f0;  1 drivers
v0x562b8cb518a0_0 .net "cin", 0 0, L_0x562b8d205180;  alias, 1 drivers
v0x562b8cb51940_0 .net "cout", 0 0, L_0x562b8d2057c0;  alias, 1 drivers
v0x562b8cb4f170_0 .net "cout1", 0 0, L_0x562b8d2055e0;  1 drivers
v0x562b8cb4f210_0 .net "cout2", 0 0, L_0x562b8d205750;  1 drivers
v0x562b8cb48500_0 .net "s1", 0 0, L_0x562b8d205570;  1 drivers
S_0x562b8c5cc940 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5d24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d205570 .functor XOR 1, L_0x562b8d2058c0, L_0x562b8d2059f0, C4<0>, C4<0>;
L_0x562b8d2055e0 .functor AND 1, L_0x562b8d2058c0, L_0x562b8d2059f0, C4<1>, C4<1>;
v0x562b8cb5e9d0_0 .net "S", 0 0, L_0x562b8d205570;  alias, 1 drivers
v0x562b8cb5ea70_0 .net "a", 0 0, L_0x562b8d2058c0;  alias, 1 drivers
v0x562b8cb5c2a0_0 .net "b", 0 0, L_0x562b8d2059f0;  alias, 1 drivers
v0x562b8cb5c340_0 .net "cout", 0 0, L_0x562b8d2055e0;  alias, 1 drivers
S_0x562b8c5ca210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5d24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d205650 .functor XOR 1, L_0x562b8d205180, L_0x562b8d205570, C4<0>, C4<0>;
L_0x562b8d205750 .functor AND 1, L_0x562b8d205180, L_0x562b8d205570, C4<1>, C4<1>;
v0x562b8cb59b70_0 .net "S", 0 0, L_0x562b8d205650;  alias, 1 drivers
v0x562b8cb59c30_0 .net "a", 0 0, L_0x562b8d205180;  alias, 1 drivers
v0x562b8cb3bde0_0 .net "b", 0 0, L_0x562b8d205570;  alias, 1 drivers
v0x562b8cb3b580_0 .net "cout", 0 0, L_0x562b8d205750;  alias, 1 drivers
S_0x562b8c5c7ae0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c5bc440;
 .timescale 0 0;
P_0x562b8c426540 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c5b67c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5c7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d205d70 .functor OR 1, L_0x562b8d205b90, L_0x562b8d205d00, C4<0>, C4<0>;
v0x562b8cb227c0_0 .net "S", 0 0, L_0x562b8d205c00;  1 drivers
v0x562b8cb21f30_0 .net "a", 0 0, L_0x562b8d205de0;  1 drivers
v0x562b8cb21fd0_0 .net "b", 0 0, L_0x562b8d205f10;  1 drivers
v0x562b8cb08d90_0 .net "cin", 0 0, L_0x562b8d2057c0;  alias, 1 drivers
v0x562b8cb084f0_0 .net "cout", 0 0, L_0x562b8d205d70;  alias, 1 drivers
v0x562b8cb05dc0_0 .net "cout1", 0 0, L_0x562b8d205b90;  1 drivers
v0x562b8cb05e60_0 .net "cout2", 0 0, L_0x562b8d205d00;  1 drivers
v0x562b8cb03690_0 .net "s1", 0 0, L_0x562b8d205b20;  1 drivers
S_0x562b8c5b4090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5b67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d205b20 .functor XOR 1, L_0x562b8d205de0, L_0x562b8d205f10, C4<0>, C4<0>;
L_0x562b8d205b90 .functor AND 1, L_0x562b8d205de0, L_0x562b8d205f10, C4<1>, C4<1>;
v0x562b8cb47ca0_0 .net "S", 0 0, L_0x562b8d205b20;  alias, 1 drivers
v0x562b8cb427c0_0 .net "a", 0 0, L_0x562b8d205de0;  alias, 1 drivers
v0x562b8cb42880_0 .net "b", 0 0, L_0x562b8d205f10;  alias, 1 drivers
v0x562b8cb41f60_0 .net "cout", 0 0, L_0x562b8d205b90;  alias, 1 drivers
S_0x562b8c5b1960 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5b67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d205c00 .functor XOR 1, L_0x562b8d2057c0, L_0x562b8d205b20, C4<0>, C4<0>;
L_0x562b8d205d00 .functor AND 1, L_0x562b8d2057c0, L_0x562b8d205b20, C4<1>, C4<1>;
v0x562b8cb33aa0_0 .net "S", 0 0, L_0x562b8d205c00;  alias, 1 drivers
v0x562b8cb2c450_0 .net "a", 0 0, L_0x562b8d2057c0;  alias, 1 drivers
v0x562b8cb2c510_0 .net "b", 0 0, L_0x562b8d205b20;  alias, 1 drivers
v0x562b8cb22700_0 .net "cout", 0 0, L_0x562b8d205d00;  alias, 1 drivers
S_0x562b8c593370 .scope module, "ins3" "karatsuba_4" 3 131, 3 98 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x562b8d229fa0 .functor XOR 1, L_0x562b8d21b220, L_0x562b8d21dd20, C4<0>, C4<0>;
L_0x562b8d22dba0 .functor AND 1, L_0x562b8d234cf0, L_0x562b8d234ef0, C4<1>, C4<1>;
v0x562b8cc39e70_0 .net "X", 3 0, L_0x562b8d202640;  alias, 1 drivers
v0x562b8cc39f50_0 .net "Y", 3 0, L_0x562b8d206250;  alias, 1 drivers
v0x562b8cc3a020_0 .net "Z", 7 0, L_0x562b8d235190;  alias, 1 drivers
v0x562b8cc125b0_0 .net *"_ivl_20", 0 0, L_0x562b8d229fa0;  1 drivers
L_0x7f38f70e1710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cc12690_0 .net/2u *"_ivl_26", 3 0, L_0x7f38f70e1710;  1 drivers
L_0x7f38f70e1758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cc127c0_0 .net/2u *"_ivl_30", 1 0, L_0x7f38f70e1758;  1 drivers
L_0x7f38f70e17a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cc128a0_0 .net/2u *"_ivl_32", 1 0, L_0x7f38f70e17a0;  1 drivers
L_0x7f38f70e17e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cc12980_0 .net/2u *"_ivl_36", 3 0, L_0x7f38f70e17e8;  1 drivers
L_0x7f38f70e1878 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8c7d9bb0_0 .net/2u *"_ivl_42", 3 0, L_0x7f38f70e1878;  1 drivers
v0x562b8c7d9c90_0 .net *"_ivl_44", 0 0, L_0x562b8d234cf0;  1 drivers
L_0x7f38f70e18c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8c7d9d50_0 .net/2u *"_ivl_46", 3 0, L_0x7f38f70e18c0;  1 drivers
v0x562b8c7d9e30_0 .net *"_ivl_48", 0 0, L_0x562b8d234ef0;  1 drivers
v0x562b8c7d9ef0_0 .net *"_ivl_51", 0 0, L_0x562b8d22dba0;  1 drivers
L_0x7f38f70e1908 .functor BUFT 1, C4<11100001>, C4<0>, C4<0>, C4<0>;
v0x562b8c7d9fb0_0 .net/2u *"_ivl_52", 7 0, L_0x7f38f70e1908;  1 drivers
v0x562b8c7b2500_0 .net "a", 1 0, L_0x562b8d21ad70;  1 drivers
v0x562b8c7b25c0_0 .net "a_abs", 1 0, L_0x562b8d21c590;  1 drivers
v0x562b8c7b26d0_0 .net "b", 1 0, L_0x562b8d21d870;  1 drivers
v0x562b8c7b28f0_0 .net "b_abs", 1 0, L_0x562b8d21f090;  1 drivers
v0x562b8c3ce4a0_0 .net "c1", 0 0, L_0x562b8d22bcd0;  1 drivers
v0x562b8c3ce590_0 .net "c2", 0 0, L_0x562b8d22d7c0;  1 drivers
v0x562b8c3ce630_0 .net "c3", 0 0, L_0x562b8d2310f0;  1 drivers
v0x562b8c3ce720_0 .net "c4", 0 0, L_0x562b8d234c60;  1 drivers
v0x562b8c3ce7c0_0 .net "neg_a", 0 0, L_0x562b8d21b220;  1 drivers
v0x562b8c3ce860_0 .net "neg_b", 0 0, L_0x562b8d21dd20;  1 drivers
v0x562b8c3a6df0_0 .net "temp", 7 0, L_0x562b8d230fe0;  1 drivers
v0x562b8c3a6ee0_0 .net "term1", 7 0, L_0x562b8d22d830;  1 drivers
v0x562b8c3a6f80_0 .net "term2", 7 0, L_0x562b8d22d920;  1 drivers
v0x562b8c3a7020_0 .net "term3", 7 0, L_0x562b8d22da60;  1 drivers
v0x562b8c3a70c0_0 .net "z0", 3 0, L_0x562b8d2199f0;  1 drivers
v0x562b8c3a7160_0 .net "z1", 3 0, L_0x562b8d22d620;  1 drivers
v0x562b8c3a7200_0 .net "z1_1", 3 0, L_0x562b8d22a010;  1 drivers
v0x562b8cc62f70_0 .net "z1_2", 3 0, L_0x562b8d22bbc0;  1 drivers
v0x562b8cc63060_0 .net "z1_3", 3 0, L_0x562b8d228330;  1 drivers
v0x562b8cc63310_0 .net "z1_4", 3 0, L_0x562b8d229e20;  1 drivers
v0x562b8cd54540_0 .net "z2", 3 0, L_0x562b8d20f4a0;  1 drivers
v0x562b8cd545e0_0 .net "z_og", 7 0, L_0x562b8d234a80;  1 drivers
L_0x562b8d20f740 .part L_0x562b8d202640, 2, 2;
L_0x562b8d20f870 .part L_0x562b8d206250, 2, 2;
L_0x562b8d219cf0 .part L_0x562b8d202640, 0, 2;
L_0x562b8d219d90 .part L_0x562b8d206250, 0, 2;
L_0x562b8d21c6e0 .part L_0x562b8d202640, 0, 2;
L_0x562b8d21c780 .part L_0x562b8d202640, 2, 2;
L_0x562b8d21f1e0 .part L_0x562b8d206250, 2, 2;
L_0x562b8d21f280 .part L_0x562b8d206250, 0, 2;
L_0x562b8d22a010 .functor MUXZ 4, L_0x562b8d228330, L_0x562b8d229e20, L_0x562b8d229fa0, C4<>;
L_0x562b8d22d830 .concat [ 4 4 0 0], L_0x562b8d2199f0, L_0x7f38f70e1710;
L_0x562b8d22d920 .concat [ 2 4 2 0], L_0x7f38f70e17a0, L_0x562b8d22d620, L_0x7f38f70e1758;
L_0x562b8d22da60 .concat [ 4 4 0 0], L_0x7f38f70e17e8, L_0x562b8d20f4a0;
L_0x562b8d234cf0 .cmp/eq 4, L_0x562b8d202640, L_0x7f38f70e1878;
L_0x562b8d234ef0 .cmp/eq 4, L_0x562b8d206250, L_0x7f38f70e18c0;
L_0x562b8d235190 .functor MUXZ 8, L_0x562b8d234a80, L_0x7f38f70e1908, L_0x562b8d22dba0, C4<>;
S_0x562b8c5abdc0 .scope module, "ins1" "subtractor_Nbit" 3 106, 3 35 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8caec3d0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d21ae10 .functor NOT 2, L_0x562b8d21c780, C4<00>, C4<00>, C4<00>;
L_0x7f38f70e1050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d21b030 .functor BUFZ 1, L_0x7f38f70e1050, C4<0>, C4<0>, C4<0>;
L_0x562b8d21b220 .functor NOT 1, L_0x562b8d21b0f0, C4<0>, C4<0>, C4<0>;
v0x562b8ca16b00_0 .net "D", 1 0, L_0x562b8d21ad70;  alias, 1 drivers
v0x562b8ca143d0_0 .net *"_ivl_21", 0 0, L_0x562b8d21b030;  1 drivers
v0x562b8ca14490_0 .net "a", 1 0, L_0x562b8d21c6e0;  1 drivers
v0x562b8ca11ca0_0 .net "abs_D", 1 0, L_0x562b8d21c590;  alias, 1 drivers
v0x562b8ca11d60_0 .net "b", 1 0, L_0x562b8d21c780;  1 drivers
v0x562b8c9f3f10_0 .net "b_comp", 1 0, L_0x562b8d21ae10;  1 drivers
v0x562b8c9f36b0_0 .net "carry", 2 0, L_0x562b8d21aea0;  1 drivers
v0x562b8ca0c9a0_0 .net "cin", 0 0, L_0x7f38f70e1050;  1 drivers
v0x562b8ca0ca60_0 .net "is_pos", 0 0, L_0x562b8d21b0f0;  1 drivers
v0x562b8ca0c100_0 .net "negative", 0 0, L_0x562b8d21b220;  alias, 1 drivers
v0x562b8ca0c1a0_0 .net "twos", 1 0, L_0x562b8d21c3d0;  1 drivers
L_0x562b8d21a250 .part L_0x562b8d21c6e0, 0, 1;
L_0x562b8d21a380 .part L_0x562b8d21ae10, 0, 1;
L_0x562b8d21a4b0 .part L_0x562b8d21aea0, 0, 1;
L_0x562b8d21a9e0 .part L_0x562b8d21c6e0, 1, 1;
L_0x562b8d21ab10 .part L_0x562b8d21ae10, 1, 1;
L_0x562b8d21ac40 .part L_0x562b8d21aea0, 1, 1;
L_0x562b8d21ad70 .concat8 [ 1 1 0 0], L_0x562b8d219f50, L_0x562b8d21a6e0;
L_0x562b8d21aea0 .concat8 [ 1 1 1 0], L_0x562b8d21b030, L_0x562b8d21a1c0, L_0x562b8d21a950;
L_0x562b8d21b0f0 .part L_0x562b8d21aea0, 2, 1;
L_0x562b8d21c590 .functor MUXZ 2, L_0x562b8d21c3d0, L_0x562b8d21ad70, L_0x562b8d21b0f0, C4<>;
S_0x562b8c5a9690 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c5abdc0;
 .timescale 0 0;
P_0x562b8c409d00 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c5a6f60 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c5a9690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d21a1c0 .functor OR 1, L_0x562b8d219ec0, L_0x562b8d21a130, C4<0>, C4<0>;
v0x562b8cabd1f0_0 .net "S", 0 0, L_0x562b8d219f50;  1 drivers
v0x562b8cabd2b0_0 .net "a", 0 0, L_0x562b8d21a250;  1 drivers
v0x562b8cab6580_0 .net "b", 0 0, L_0x562b8d21a380;  1 drivers
v0x562b8cab6620_0 .net "cin", 0 0, L_0x562b8d21a4b0;  1 drivers
v0x562b8cab5d20_0 .net "cout", 0 0, L_0x562b8d21a1c0;  1 drivers
v0x562b8cab0840_0 .net "cout1", 0 0, L_0x562b8d219ec0;  1 drivers
v0x562b8cab08e0_0 .net "cout2", 0 0, L_0x562b8d21a130;  1 drivers
v0x562b8caaffe0_0 .net "s1", 0 0, L_0x562b8d219e30;  1 drivers
S_0x562b8c59fa90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5a6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d219e30 .functor XOR 1, L_0x562b8d21a250, L_0x562b8d21a380, C4<0>, C4<0>;
L_0x562b8d219ec0 .functor AND 1, L_0x562b8d21a250, L_0x562b8d21a380, C4<1>, C4<1>;
v0x562b8cac7c90_0 .net "S", 0 0, L_0x562b8d219e30;  alias, 1 drivers
v0x562b8caa9e60_0 .net "a", 0 0, L_0x562b8d21a250;  alias, 1 drivers
v0x562b8caa9f20_0 .net "b", 0 0, L_0x562b8d21a380;  alias, 1 drivers
v0x562b8caa9600_0 .net "cout", 0 0, L_0x562b8d219ec0;  alias, 1 drivers
S_0x562b8c599d50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5a6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d219f50 .functor XOR 1, L_0x562b8d21a4b0, L_0x562b8d219e30, C4<0>, C4<0>;
L_0x562b8d21a130 .functor AND 1, L_0x562b8d21a4b0, L_0x562b8d219e30, C4<1>, C4<1>;
v0x562b8cac28f0_0 .net "S", 0 0, L_0x562b8d219f50;  alias, 1 drivers
v0x562b8cac2050_0 .net "a", 0 0, L_0x562b8d21a4b0;  alias, 1 drivers
v0x562b8cac2110_0 .net "b", 0 0, L_0x562b8d219e30;  alias, 1 drivers
v0x562b8cabf920_0 .net "cout", 0 0, L_0x562b8d21a130;  alias, 1 drivers
S_0x562b8c579d20 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c5abdc0;
 .timescale 0 0;
P_0x562b8cab00d0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8c5739e0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c579d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d21a950 .functor OR 1, L_0x562b8d21a650, L_0x562b8d21a8c0, C4<0>, C4<0>;
v0x562b8ca85a50_0 .net "S", 0 0, L_0x562b8d21a6e0;  1 drivers
v0x562b8ca85b10_0 .net "a", 0 0, L_0x562b8d21a9e0;  1 drivers
v0x562b8ca90900_0 .net "b", 0 0, L_0x562b8d21ab10;  1 drivers
v0x562b8ca900f0_0 .net "cin", 0 0, L_0x562b8d21ac40;  1 drivers
v0x562b8ca8d9c0_0 .net "cout", 0 0, L_0x562b8d21a950;  1 drivers
v0x562b8ca8b290_0 .net "cout1", 0 0, L_0x562b8d21a650;  1 drivers
v0x562b8ca8b330_0 .net "cout2", 0 0, L_0x562b8d21a8c0;  1 drivers
v0x562b8ca62120_0 .net "s1", 0 0, L_0x562b8d21a5e0;  1 drivers
S_0x562b8c5602e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21a5e0 .functor XOR 1, L_0x562b8d21a9e0, L_0x562b8d21ab10, C4<0>, C4<0>;
L_0x562b8d21a650 .functor AND 1, L_0x562b8d21a9e0, L_0x562b8d21ab10, C4<1>, C4<1>;
v0x562b8caa1b20_0 .net "S", 0 0, L_0x562b8d21a5e0;  alias, 1 drivers
v0x562b8caa1be0_0 .net "a", 0 0, L_0x562b8d21a9e0;  alias, 1 drivers
v0x562b8ca9a4d0_0 .net "b", 0 0, L_0x562b8d21ab10;  alias, 1 drivers
v0x562b8ca9a590_0 .net "cout", 0 0, L_0x562b8d21a650;  alias, 1 drivers
S_0x562b8c55dbb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5739e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21a6e0 .functor XOR 1, L_0x562b8d21ac40, L_0x562b8d21a5e0, C4<0>, C4<0>;
L_0x562b8d21a8c0 .functor AND 1, L_0x562b8d21ac40, L_0x562b8d21a5e0, C4<1>, C4<1>;
v0x562b8cb151b0_0 .net "S", 0 0, L_0x562b8d21a6e0;  alias, 1 drivers
v0x562b8cb15270_0 .net "a", 0 0, L_0x562b8d21ac40;  alias, 1 drivers
v0x562b8cb149e0_0 .net "b", 0 0, L_0x562b8d21a5e0;  alias, 1 drivers
v0x562b8cb14a80_0 .net "cout", 0 0, L_0x562b8d21a8c0;  alias, 1 drivers
S_0x562b8c55b480 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c5abdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8ca8dab0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d21b2e0 .functor NOT 2, L_0x562b8d21ad70, C4<00>, C4<00>, C4<00>;
v0x562b8ca2a550_0 .net "cout", 0 0, L_0x562b8d21c500;  1 drivers
v0x562b8ca2a5f0_0 .net "i", 1 0, L_0x562b8d21ad70;  alias, 1 drivers
v0x562b8ca27e20_0 .net "o", 1 0, L_0x562b8d21c3d0;  alias, 1 drivers
v0x562b8ca173a0_0 .net "temp2", 1 0, L_0x562b8d21b2e0;  1 drivers
S_0x562b8c53ce90 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c55b480;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c3d6050 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e1008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d21c470 .functor BUFZ 1, L_0x7f38f70e1008, C4<0>, C4<0>, C4<0>;
L_0x562b8d21c500 .functor BUFZ 1, L_0x562b8d21bfe0, C4<0>, C4<0>, C4<0>;
v0x562b8ca34f50_0 .net "S", 1 0, L_0x562b8d21c3d0;  alias, 1 drivers
v0x562b8ca35010_0 .net "a", 1 0, L_0x562b8d21b2e0;  alias, 1 drivers
L_0x7f38f70e0fc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ca32820_0 .net "b", 1 0, L_0x7f38f70e0fc0;  1 drivers
v0x562b8ca328e0 .array "carry", 0 2;
v0x562b8ca328e0_0 .net v0x562b8ca328e0 0, 0 0, L_0x562b8d21c470; 1 drivers
v0x562b8ca328e0_1 .net v0x562b8ca328e0 1, 0 0, L_0x562b8d21b8e0; 1 drivers
v0x562b8ca328e0_2 .net v0x562b8ca328e0 2, 0 0, L_0x562b8d21bfe0; 1 drivers
v0x562b8ca2d520_0 .net "cin", 0 0, L_0x7f38f70e1008;  1 drivers
v0x562b8ca2cc80_0 .net "cout", 0 0, L_0x562b8d21c500;  alias, 1 drivers
L_0x562b8d21ba20 .part L_0x562b8d21b2e0, 0, 1;
L_0x562b8d21bb70 .part L_0x7f38f70e0fc0, 0, 1;
L_0x562b8d21c0e0 .part L_0x562b8d21b2e0, 1, 1;
L_0x562b8d21c2a0 .part L_0x7f38f70e0fc0, 1, 1;
L_0x562b8d21c3d0 .concat8 [ 1 1 0 0], L_0x562b8d21b630, L_0x562b8d21bdc0;
S_0x562b8c5558e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c53ce90;
 .timescale 0 0;
P_0x562b8c451c90 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c5531b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c5558e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d21b8e0 .functor OR 1, L_0x562b8d21b550, L_0x562b8d21b7c0, C4<0>, C4<0>;
v0x562b8ca52d30_0 .net "S", 0 0, L_0x562b8d21b630;  1 drivers
v0x562b8ca52df0_0 .net "a", 0 0, L_0x562b8d21ba20;  1 drivers
v0x562b8ca21e80_0 .net "b", 0 0, L_0x562b8d21bb70;  1 drivers
v0x562b8ca21f20_0 .net "cin", 0 0, L_0x562b8d21c470;  alias, 1 drivers
v0x562b8ca215e0_0 .net "cout", 0 0, L_0x562b8d21b8e0;  alias, 1 drivers
v0x562b8ca1eeb0_0 .net "cout1", 0 0, L_0x562b8d21b550;  1 drivers
v0x562b8ca1ef50_0 .net "cout2", 0 0, L_0x562b8d21b7c0;  1 drivers
v0x562b8ca1c780_0 .net "s1", 0 0, L_0x562b8d21b450;  1 drivers
S_0x562b8c550a80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c5531b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21b450 .functor XOR 1, L_0x562b8d21ba20, L_0x562b8d21bb70, C4<0>, C4<0>;
L_0x562b8d21b550 .functor AND 1, L_0x562b8d21ba20, L_0x562b8d21bb70, C4<1>, C4<1>;
v0x562b8ca61850_0 .net "S", 0 0, L_0x562b8d21b450;  alias, 1 drivers
v0x562b8ca5f120_0 .net "a", 0 0, L_0x562b8d21ba20;  alias, 1 drivers
v0x562b8ca5f1e0_0 .net "b", 0 0, L_0x562b8d21bb70;  alias, 1 drivers
v0x562b8ca5c9f0_0 .net "cout", 0 0, L_0x562b8d21b550;  alias, 1 drivers
S_0x562b8c5495b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c5531b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21b630 .functor XOR 1, L_0x562b8d21c470, L_0x562b8d21b450, C4<0>, C4<0>;
L_0x562b8d21b7c0 .functor AND 1, L_0x562b8d21c470, L_0x562b8d21b450, C4<1>, C4<1>;
v0x562b8ca5a2c0_0 .net "S", 0 0, L_0x562b8d21b630;  alias, 1 drivers
v0x562b8ca57b90_0 .net "a", 0 0, L_0x562b8d21c470;  alias, 1 drivers
v0x562b8ca57c50_0 .net "b", 0 0, L_0x562b8d21b450;  alias, 1 drivers
v0x562b8ca55460_0 .net "cout", 0 0, L_0x562b8d21b7c0;  alias, 1 drivers
S_0x562b8c543870 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c53ce90;
 .timescale 0 0;
P_0x562b8ca216d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c524840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c543870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d21bfe0 .functor OR 1, L_0x562b8d21bd30, L_0x562b8d21bf50, C4<0>, C4<0>;
v0x562b8ca45f40_0 .net "S", 0 0, L_0x562b8d21bdc0;  1 drivers
v0x562b8ca45fe0_0 .net "a", 0 0, L_0x562b8d21c0e0;  1 drivers
v0x562b8ca43810_0 .net "b", 0 0, L_0x562b8d21c2a0;  1 drivers
v0x562b8ca410e0_0 .net "cin", 0 0, L_0x562b8d21b8e0;  alias, 1 drivers
v0x562b8ca3e9b0_0 .net "cout", 0 0, L_0x562b8d21bfe0;  alias, 1 drivers
v0x562b8ca37f20_0 .net "cout1", 0 0, L_0x562b8d21bd30;  1 drivers
v0x562b8ca37fc0_0 .net "cout2", 0 0, L_0x562b8d21bf50;  1 drivers
v0x562b8ca37680_0 .net "s1", 0 0, L_0x562b8d21bca0;  1 drivers
S_0x562b8c522110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c524840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21bca0 .functor XOR 1, L_0x562b8d21c0e0, L_0x562b8d21c2a0, C4<0>, C4<0>;
L_0x562b8d21bd30 .functor AND 1, L_0x562b8d21c0e0, L_0x562b8d21c2a0, C4<1>, C4<1>;
v0x562b8ca4dda0_0 .net "S", 0 0, L_0x562b8d21bca0;  alias, 1 drivers
v0x562b8ca4de60_0 .net "a", 0 0, L_0x562b8d21c0e0;  alias, 1 drivers
v0x562b8ca4d4d0_0 .net "b", 0 0, L_0x562b8d21c2a0;  alias, 1 drivers
v0x562b8ca4d590_0 .net "cout", 0 0, L_0x562b8d21bd30;  alias, 1 drivers
S_0x562b8c51f9e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c524840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21bdc0 .functor XOR 1, L_0x562b8d21b8e0, L_0x562b8d21bca0, C4<0>, C4<0>;
L_0x562b8d21bf50 .functor AND 1, L_0x562b8d21b8e0, L_0x562b8d21bca0, C4<1>, C4<1>;
v0x562b8ca4ada0_0 .net "S", 0 0, L_0x562b8d21bdc0;  alias, 1 drivers
v0x562b8ca4ae60_0 .net "a", 0 0, L_0x562b8d21b8e0;  alias, 1 drivers
v0x562b8ca48670_0 .net "b", 0 0, L_0x562b8d21bca0;  alias, 1 drivers
v0x562b8ca48710_0 .net "cout", 0 0, L_0x562b8d21bf50;  alias, 1 drivers
S_0x562b8c5013f0 .scope module, "ins11" "karatsuba_2" 3 104, 3 73 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d209bb0 .functor XOR 1, L_0x562b8d2071b0, L_0x562b8d208180, C4<0>, C4<0>;
v0x562b8c649db0_0 .net "X", 1 0, L_0x562b8d20f740;  1 drivers
v0x562b8c649550_0 .net "Y", 1 0, L_0x562b8d20f870;  1 drivers
v0x562b8c662840_0 .net "Z", 3 0, L_0x562b8d20f4a0;  alias, 1 drivers
v0x562b8c661fa0_0 .net *"_ivl_20", 0 0, L_0x562b8d209bb0;  1 drivers
L_0x7f38f70e0990 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c662060_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e0990;  1 drivers
L_0x7f38f70e09d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c65f870_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e09d8;  1 drivers
L_0x7f38f70e0a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c65d140_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e0a20;  1 drivers
L_0x7f38f70e0a68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c6564d0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e0a68;  1 drivers
v0x562b8c655c70_0 .net "a", 0 0, L_0x562b8d206c80;  1 drivers
v0x562b8c655d10_0 .net "a_abs", 0 0, L_0x562b8d2077e0;  1 drivers
v0x562b8c650790_0 .net "b", 0 0, L_0x562b8d207c50;  1 drivers
v0x562b8c650830_0 .net "b_abs", 0 0, L_0x562b8d2087b0;  1 drivers
v0x562b8c64ff30_0 .net "c1", 0 0, L_0x562b8d20ac70;  1 drivers
v0x562b8c641a70_0 .net "c2", 0 0, L_0x562b8d20bba0;  1 drivers
v0x562b8c641b10_0 .net "c3", 0 0, L_0x562b8d20dac0;  1 drivers
v0x562b8c63a420_0 .net "c4", 0 0, L_0x562b8d20f6d0;  1 drivers
v0x562b8c63a4c0_0 .net "neg_a", 0 0, L_0x562b8d2071b0;  1 drivers
v0x562b8c6b5100_0 .net "neg_b", 0 0, L_0x562b8d208180;  1 drivers
v0x562b8c6b51a0_0 .net "temp", 3 0, L_0x562b8d20d9b0;  1 drivers
v0x562b8c6b4930_0 .net "term1", 3 0, L_0x562b8d20bc10;  1 drivers
v0x562b8c6b49d0_0 .net "term2", 3 0, L_0x562b8d20bcb0;  1 drivers
v0x562b8c6259a0_0 .net "term3", 3 0, L_0x562b8d20be40;  1 drivers
v0x562b8c630850_0 .net "z0", 1 0, L_0x562b8d2068a0;  1 drivers
v0x562b8c630040_0 .net "z1", 1 0, L_0x562b8d20ba00;  1 drivers
v0x562b8c6300e0_0 .net "z1_1", 1 0, L_0x562b8d209c20;  1 drivers
v0x562b8c62d910_0 .net "z1_2", 1 0, L_0x562b8d20ab60;  1 drivers
v0x562b8c62b1e0_0 .net "z1_3", 1 0, L_0x562b8d208bb0;  1 drivers
v0x562b8c602070_0 .net "z1_4", 1 0, L_0x562b8d2099e0;  1 drivers
v0x562b8c6017a0_0 .net "z2", 1 0, L_0x562b8d206650;  1 drivers
L_0x562b8d2066f0 .part L_0x562b8d20f740, 1, 1;
L_0x562b8d206790 .part L_0x562b8d20f870, 1, 1;
L_0x562b8d206940 .part L_0x562b8d20f740, 0, 1;
L_0x562b8d2069e0 .part L_0x562b8d20f870, 0, 1;
L_0x562b8d207880 .part L_0x562b8d20f740, 0, 1;
L_0x562b8d207920 .part L_0x562b8d20f740, 1, 1;
L_0x562b8d208850 .part L_0x562b8d20f870, 1, 1;
L_0x562b8d2088f0 .part L_0x562b8d20f870, 0, 1;
L_0x562b8d209c20 .functor MUXZ 2, L_0x562b8d208bb0, L_0x562b8d2099e0, L_0x562b8d209bb0, C4<>;
L_0x562b8d20bc10 .concat [ 2 2 0 0], L_0x562b8d2068a0, L_0x7f38f70e0990;
L_0x562b8d20bcb0 .concat [ 1 2 1 0], L_0x7f38f70e0a20, L_0x562b8d20ba00, L_0x7f38f70e09d8;
L_0x562b8d20be40 .concat [ 2 2 0 0], L_0x7f38f70e0a68, L_0x562b8d206650;
S_0x562b8c519e40 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ca37770 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d206f90 .functor NOT 1, L_0x562b8d207920, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e0750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2070a0 .functor BUFZ 1, L_0x7f38f70e0750, C4<0>, C4<0>, C4<0>;
L_0x562b8d2071b0 .functor NOT 1, L_0x562b8d207110, C4<0>, C4<0>, C4<0>;
v0x562b8c961f90_0 .net "D", 0 0, L_0x562b8d206c80;  alias, 1 drivers
v0x562b8c962050_0 .net *"_ivl_9", 0 0, L_0x562b8d2070a0;  1 drivers
v0x562b8c961730_0 .net "a", 0 0, L_0x562b8d207880;  1 drivers
v0x562b8c97aa20_0 .net "abs_D", 0 0, L_0x562b8d2077e0;  alias, 1 drivers
v0x562b8c97a180_0 .net "b", 0 0, L_0x562b8d207920;  1 drivers
v0x562b8c977a50_0 .net "b_comp", 0 0, L_0x562b8d206f90;  1 drivers
v0x562b8c975320_0 .net "carry", 1 0, L_0x562b8d207000;  1 drivers
v0x562b8c96e6b0_0 .net "cin", 0 0, L_0x7f38f70e0750;  1 drivers
v0x562b8c96e770_0 .net "is_pos", 0 0, L_0x562b8d207110;  1 drivers
v0x562b8c96de50_0 .net "negative", 0 0, L_0x562b8d2071b0;  alias, 1 drivers
v0x562b8c96df10_0 .net "twos", 0 0, L_0x562b8d207490;  1 drivers
L_0x562b8d206e60 .part L_0x562b8d207000, 0, 1;
L_0x562b8d207000 .concat8 [ 1 1 0 0], L_0x562b8d2070a0, L_0x562b8d206df0;
L_0x562b8d207110 .part L_0x562b8d207000, 1, 1;
L_0x562b8d2077e0 .functor MUXZ 1, L_0x562b8d207490, L_0x562b8d206c80, L_0x562b8d207110, C4<>;
S_0x562b8c517710 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c519e40;
 .timescale 0 0;
P_0x562b8c605990 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c514fe0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c517710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d206df0 .functor OR 1, L_0x562b8d206af0, L_0x562b8d206d80, C4<0>, C4<0>;
v0x562b8c9ebbd0_0 .net "S", 0 0, L_0x562b8d206c80;  alias, 1 drivers
v0x562b8c9ebc90_0 .net "a", 0 0, L_0x562b8d207880;  alias, 1 drivers
v0x562b8c9e4580_0 .net "b", 0 0, L_0x562b8d206f90;  alias, 1 drivers
v0x562b8c9da830_0 .net "cin", 0 0, L_0x562b8d206e60;  1 drivers
v0x562b8c9da060_0 .net "cout", 0 0, L_0x562b8d206df0;  1 drivers
v0x562b8c9c0ec0_0 .net "cout1", 0 0, L_0x562b8d206af0;  1 drivers
v0x562b8c9c0f60_0 .net "cout2", 0 0, L_0x562b8d206d80;  1 drivers
v0x562b8c9c0620_0 .net "s1", 0 0, L_0x562b8d206a80;  1 drivers
S_0x562b8c50db10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c514fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d206a80 .functor XOR 1, L_0x562b8d207880, L_0x562b8d206f90, C4<0>, C4<0>;
L_0x562b8d206af0 .functor AND 1, L_0x562b8d207880, L_0x562b8d206f90, C4<1>, C4<1>;
v0x562b8ca09a70_0 .net "S", 0 0, L_0x562b8d206a80;  alias, 1 drivers
v0x562b8ca072a0_0 .net "a", 0 0, L_0x562b8d207880;  alias, 1 drivers
v0x562b8ca07360_0 .net "b", 0 0, L_0x562b8d206f90;  alias, 1 drivers
v0x562b8ca00630_0 .net "cout", 0 0, L_0x562b8d206af0;  alias, 1 drivers
S_0x562b8c507dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c514fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d206c80 .functor XOR 1, L_0x562b8d206e60, L_0x562b8d206a80, C4<0>, C4<0>;
L_0x562b8d206d80 .functor AND 1, L_0x562b8d206e60, L_0x562b8d206a80, C4<1>, C4<1>;
v0x562b8c9ffdd0_0 .net "S", 0 0, L_0x562b8d206c80;  alias, 1 drivers
v0x562b8c9fa8f0_0 .net "a", 0 0, L_0x562b8d206e60;  alias, 1 drivers
v0x562b8c9fa9b0_0 .net "b", 0 0, L_0x562b8d206a80;  alias, 1 drivers
v0x562b8c9fa090_0 .net "cout", 0 0, L_0x562b8d206d80;  alias, 1 drivers
S_0x562b8c56c7d0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c519e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c9da150 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d207220 .functor NOT 1, L_0x562b8d206c80, C4<0>, C4<0>, C4<0>;
v0x562b8c982450_0 .net "cout", 0 0, L_0x562b8d207770;  1 drivers
v0x562b8c9824f0_0 .net "i", 0 0, L_0x562b8d206c80;  alias, 1 drivers
v0x562b8c97fd20_0 .net "o", 0 0, L_0x562b8d207490;  alias, 1 drivers
v0x562b8c97fdc0_0 .net "temp2", 0 0, L_0x562b8d207220;  1 drivers
S_0x562b8c566490 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c56c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c3bbdf0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e0708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d207700 .functor BUFZ 1, L_0x7f38f70e0708, C4<0>, C4<0>, C4<0>;
L_0x562b8d207770 .functor BUFZ 1, L_0x562b8d207690, C4<0>, C4<0>, C4<0>;
v0x562b8c9a3bb0_0 .net "S", 0 0, L_0x562b8d207490;  alias, 1 drivers
v0x562b8c9956f0_0 .net "a", 0 0, L_0x562b8d207220;  alias, 1 drivers
L_0x7f38f70e06c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c98e0a0_0 .net "b", 0 0, L_0x7f38f70e06c0;  1 drivers
v0x562b8c985420 .array "carry", 0 1;
v0x562b8c985420_0 .net v0x562b8c985420 0, 0 0, L_0x562b8d207700; 1 drivers
v0x562b8c985420_1 .net v0x562b8c985420 1, 0 0, L_0x562b8d207690; 1 drivers
v0x562b8c984b80_0 .net "cin", 0 0, L_0x7f38f70e0708;  1 drivers
v0x562b8c984c20_0 .net "cout", 0 0, L_0x562b8d207770;  alias, 1 drivers
S_0x562b8c4e7580 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c566490;
 .timescale 0 0;
P_0x562b8c3b4860 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c4e4e50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4e7580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d207690 .functor OR 1, L_0x562b8d207390, L_0x562b8d207590, C4<0>, C4<0>;
v0x562b8c9b34f0_0 .net "S", 0 0, L_0x562b8d207490;  alias, 1 drivers
v0x562b8c9b35b0_0 .net "a", 0 0, L_0x562b8d207220;  alias, 1 drivers
v0x562b8c9b0dc0_0 .net "b", 0 0, L_0x7f38f70e06c0;  alias, 1 drivers
v0x562b8c9b0e60_0 .net "cin", 0 0, L_0x562b8d207700;  alias, 1 drivers
v0x562b8c9aa150_0 .net "cout", 0 0, L_0x562b8d207690;  alias, 1 drivers
v0x562b8c9a98f0_0 .net "cout1", 0 0, L_0x562b8d207390;  1 drivers
v0x562b8c9a9990_0 .net "cout2", 0 0, L_0x562b8d207590;  1 drivers
v0x562b8c9a4410_0 .net "s1", 0 0, L_0x562b8d207320;  1 drivers
S_0x562b8c4e2720 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4e4e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d207320 .functor XOR 1, L_0x562b8d207220, L_0x7f38f70e06c0, C4<0>, C4<0>;
L_0x562b8d207390 .functor AND 1, L_0x562b8d207220, L_0x7f38f70e06c0, C4<1>, C4<1>;
v0x562b8c9bdef0_0 .net "S", 0 0, L_0x562b8d207320;  alias, 1 drivers
v0x562b8c9bb7c0_0 .net "a", 0 0, L_0x562b8d207220;  alias, 1 drivers
v0x562b8c9bb880_0 .net "b", 0 0, L_0x7f38f70e06c0;  alias, 1 drivers
v0x562b8c99da30_0 .net "cout", 0 0, L_0x562b8d207390;  alias, 1 drivers
S_0x562b8c4dfff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4e4e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d207490 .functor XOR 1, L_0x562b8d207700, L_0x562b8d207320, C4<0>, C4<0>;
L_0x562b8d207590 .functor AND 1, L_0x562b8d207700, L_0x562b8d207320, C4<1>, C4<1>;
v0x562b8c99d1d0_0 .net "S", 0 0, L_0x562b8d207490;  alias, 1 drivers
v0x562b8c9b64c0_0 .net "a", 0 0, L_0x562b8d207700;  alias, 1 drivers
v0x562b8c9b6580_0 .net "b", 0 0, L_0x562b8d207320;  alias, 1 drivers
v0x562b8c9b5c20_0 .net "cout", 0 0, L_0x562b8d207590;  alias, 1 drivers
S_0x562b8c4dd8c0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2065e0 .functor AND 1, L_0x562b8d2066f0, L_0x562b8d206790, C4<1>, C4<1>;
v0x562b8c968970_0 .net "X", 0 0, L_0x562b8d2066f0;  1 drivers
v0x562b8c968110_0 .net "Y", 0 0, L_0x562b8d206790;  1 drivers
v0x562b8c9681d0_0 .net "Z", 1 0, L_0x562b8d206650;  alias, 1 drivers
L_0x7f38f70e0630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c959c50_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e0630;  1 drivers
v0x562b8c952600_0 .net "z", 0 0, L_0x562b8d2065e0;  1 drivers
L_0x562b8d206650 .concat [ 1 1 0 0], L_0x562b8d2065e0, L_0x7f38f70e0630;
S_0x562b8c4db190 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d206830 .functor AND 1, L_0x562b8d206940, L_0x562b8d2069e0, C4<1>, C4<1>;
v0x562b8c9cd2e0_0 .net "X", 0 0, L_0x562b8d206940;  1 drivers
v0x562b8c9cd380_0 .net "Y", 0 0, L_0x562b8d2069e0;  1 drivers
v0x562b8c9ccb10_0 .net "Z", 1 0, L_0x562b8d2068a0;  alias, 1 drivers
L_0x7f38f70e0678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c9ccbb0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e0678;  1 drivers
v0x562b8c948190_0 .net "z", 0 0, L_0x562b8d206830;  1 drivers
L_0x562b8d2068a0 .concat [ 1 1 0 0], L_0x562b8d206830, L_0x7f38f70e0678;
S_0x562b8c4d8a60 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c9957e0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d207f60 .functor NOT 1, L_0x562b8d2088f0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e0828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d208070 .functor BUFZ 1, L_0x7f38f70e0828, C4<0>, C4<0>, C4<0>;
L_0x562b8d208180 .functor NOT 1, L_0x562b8d2080e0, C4<0>, C4<0>, C4<0>;
v0x562b8c8fcb70_0 .net "D", 0 0, L_0x562b8d207c50;  alias, 1 drivers
v0x562b8c8fcc30_0 .net *"_ivl_9", 0 0, L_0x562b8d208070;  1 drivers
v0x562b8c8fa440_0 .net "a", 0 0, L_0x562b8d208850;  1 drivers
v0x562b8c8f7d10_0 .net "abs_D", 0 0, L_0x562b8d2087b0;  alias, 1 drivers
v0x562b8c8d9f80_0 .net "b", 0 0, L_0x562b8d2088f0;  1 drivers
v0x562b8c8d9720_0 .net "b_comp", 0 0, L_0x562b8d207f60;  1 drivers
v0x562b8c8f2a10_0 .net "carry", 1 0, L_0x562b8d207fd0;  1 drivers
v0x562b8c8f2170_0 .net "cin", 0 0, L_0x7f38f70e0828;  1 drivers
v0x562b8c8f2230_0 .net "is_pos", 0 0, L_0x562b8d2080e0;  1 drivers
v0x562b8c8efa40_0 .net "negative", 0 0, L_0x562b8d208180;  alias, 1 drivers
v0x562b8c8efb00_0 .net "twos", 0 0, L_0x562b8d208460;  1 drivers
L_0x562b8d207e30 .part L_0x562b8d207fd0, 0, 1;
L_0x562b8d207fd0 .concat8 [ 1 1 0 0], L_0x562b8d208070, L_0x562b8d207dc0;
L_0x562b8d2080e0 .part L_0x562b8d207fd0, 1, 1;
L_0x562b8d2087b0 .functor MUXZ 1, L_0x562b8d208460, L_0x562b8d207c50, L_0x562b8d2080e0, C4<>;
S_0x562b8c4a7310 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c4d8a60;
 .timescale 0 0;
P_0x562b8c350940 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c4a4be0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c4a7310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d207dc0 .functor OR 1, L_0x562b8d207ac0, L_0x562b8d207d50, C4<0>, C4<0>;
v0x562b8c93b4d0_0 .net "S", 0 0, L_0x562b8d207c50;  alias, 1 drivers
v0x562b8c93b590_0 .net "a", 0 0, L_0x562b8d208850;  alias, 1 drivers
v0x562b8c938da0_0 .net "b", 0 0, L_0x562b8d207f60;  alias, 1 drivers
v0x562b8c938e40_0 .net "cin", 0 0, L_0x562b8d207e30;  1 drivers
v0x562b8c907ef0_0 .net "cout", 0 0, L_0x562b8d207dc0;  1 drivers
v0x562b8c907650_0 .net "cout1", 0 0, L_0x562b8d207ac0;  1 drivers
v0x562b8c9076f0_0 .net "cout2", 0 0, L_0x562b8d207d50;  1 drivers
v0x562b8c904f20_0 .net "s1", 0 0, L_0x562b8d207a50;  1 drivers
S_0x562b8c4a24b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4a4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d207a50 .functor XOR 1, L_0x562b8d208850, L_0x562b8d207f60, C4<0>, C4<0>;
L_0x562b8d207ac0 .functor AND 1, L_0x562b8d208850, L_0x562b8d207f60, C4<1>, C4<1>;
v0x562b8c947960_0 .net "S", 0 0, L_0x562b8d207a50;  alias, 1 drivers
v0x562b8c945190_0 .net "a", 0 0, L_0x562b8d208850;  alias, 1 drivers
v0x562b8c945250_0 .net "b", 0 0, L_0x562b8d207f60;  alias, 1 drivers
v0x562b8c942a60_0 .net "cout", 0 0, L_0x562b8d207ac0;  alias, 1 drivers
S_0x562b8c4d3200 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4a4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d207c50 .functor XOR 1, L_0x562b8d207e30, L_0x562b8d207a50, C4<0>, C4<0>;
L_0x562b8d207d50 .functor AND 1, L_0x562b8d207e30, L_0x562b8d207a50, C4<1>, C4<1>;
v0x562b8c940330_0 .net "S", 0 0, L_0x562b8d207c50;  alias, 1 drivers
v0x562b8c9403f0_0 .net "a", 0 0, L_0x562b8d207e30;  alias, 1 drivers
v0x562b8c93dc00_0 .net "b", 0 0, L_0x562b8d207a50;  alias, 1 drivers
v0x562b8c93dca0_0 .net "cout", 0 0, L_0x562b8d207d50;  alias, 1 drivers
S_0x562b8c4d0ad0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c4d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c905010 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2081f0 .functor NOT 1, L_0x562b8d207c50, C4<0>, C4<0>, C4<0>;
v0x562b8c90de90_0 .net "cout", 0 0, L_0x562b8d208740;  1 drivers
v0x562b8c90df30_0 .net "i", 0 0, L_0x562b8d207c50;  alias, 1 drivers
v0x562b8c8fd410_0 .net "o", 0 0, L_0x562b8d208460;  alias, 1 drivers
v0x562b8c8fd4b0_0 .net "temp2", 0 0, L_0x562b8d2081f0;  1 drivers
S_0x562b8c4ce3a0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c4d0ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c38d1b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e07e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2086d0 .functor BUFZ 1, L_0x7f38f70e07e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d208740 .functor BUFZ 1, L_0x562b8d208660, C4<0>, C4<0>, C4<0>;
v0x562b8c91afc0_0 .net "S", 0 0, L_0x562b8d208460;  alias, 1 drivers
v0x562b8c918890_0 .net "a", 0 0, L_0x562b8d2081f0;  alias, 1 drivers
L_0x7f38f70e0798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c913590_0 .net "b", 0 0, L_0x7f38f70e0798;  1 drivers
v0x562b8c912cf0 .array "carry", 0 1;
v0x562b8c912cf0_0 .net v0x562b8c912cf0 0, 0 0, L_0x562b8d2086d0; 1 drivers
v0x562b8c912cf0_1 .net v0x562b8c912cf0 1, 0 0, L_0x562b8d208660; 1 drivers
v0x562b8c9105c0_0 .net "cin", 0 0, L_0x7f38f70e07e0;  1 drivers
v0x562b8c910660_0 .net "cout", 0 0, L_0x562b8d208740;  alias, 1 drivers
S_0x562b8c4cbc70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c4ce3a0;
 .timescale 0 0;
P_0x562b8c385c20 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c4c9540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4cbc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d208660 .functor OR 1, L_0x562b8d208360, L_0x562b8d208560, C4<0>, C4<0>;
v0x562b8c929880_0 .net "S", 0 0, L_0x562b8d208460;  alias, 1 drivers
v0x562b8c929940_0 .net "a", 0 0, L_0x562b8d2081f0;  alias, 1 drivers
v0x562b8c927150_0 .net "b", 0 0, L_0x7f38f70e0798;  alias, 1 drivers
v0x562b8c9271f0_0 .net "cin", 0 0, L_0x562b8d2086d0;  alias, 1 drivers
v0x562b8c924a20_0 .net "cout", 0 0, L_0x562b8d208660;  alias, 1 drivers
v0x562b8c91df90_0 .net "cout1", 0 0, L_0x562b8d208360;  1 drivers
v0x562b8c91e030_0 .net "cout2", 0 0, L_0x562b8d208560;  1 drivers
v0x562b8c91d6f0_0 .net "s1", 0 0, L_0x562b8d2082f0;  1 drivers
S_0x562b8c4c6e10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4c9540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2082f0 .functor XOR 1, L_0x562b8d2081f0, L_0x7f38f70e0798, C4<0>, C4<0>;
L_0x562b8d208360 .functor AND 1, L_0x562b8d2081f0, L_0x7f38f70e0798, C4<1>, C4<1>;
v0x562b8c9027f0_0 .net "S", 0 0, L_0x562b8d2082f0;  alias, 1 drivers
v0x562b8c933e10_0 .net "a", 0 0, L_0x562b8d2081f0;  alias, 1 drivers
v0x562b8c933ed0_0 .net "b", 0 0, L_0x7f38f70e0798;  alias, 1 drivers
v0x562b8c933540_0 .net "cout", 0 0, L_0x562b8d208360;  alias, 1 drivers
S_0x562b8c4c46e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4c9540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d208460 .functor XOR 1, L_0x562b8d2086d0, L_0x562b8d2082f0, C4<0>, C4<0>;
L_0x562b8d208560 .functor AND 1, L_0x562b8d2086d0, L_0x562b8d2082f0, C4<1>, C4<1>;
v0x562b8c930e10_0 .net "S", 0 0, L_0x562b8d208460;  alias, 1 drivers
v0x562b8c92e6e0_0 .net "a", 0 0, L_0x562b8d2086d0;  alias, 1 drivers
v0x562b8c92e7a0_0 .net "b", 0 0, L_0x562b8d2082f0;  alias, 1 drivers
v0x562b8c92bfb0_0 .net "cout", 0 0, L_0x562b8d208560;  alias, 1 drivers
S_0x562b8c4bd3b0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d208a20 .functor AND 1, L_0x562b8d2077e0, L_0x562b8d2087b0, C4<1>, C4<1>;
v0x562b8c8ed310_0 .net "X", 0 0, L_0x562b8d2077e0;  alias, 1 drivers
v0x562b8c8ed3d0_0 .net "Y", 0 0, L_0x562b8d2087b0;  alias, 1 drivers
v0x562b8c8e66a0_0 .net "Z", 1 0, L_0x562b8d208bb0;  alias, 1 drivers
L_0x7f38f70e0870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c8e6740_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e0870;  1 drivers
v0x562b8c8e5e40_0 .net "z", 0 0, L_0x562b8d208a20;  1 drivers
L_0x562b8d208bb0 .concat [ 1 1 0 0], L_0x562b8d208a20, L_0x7f38f70e0870;
S_0x562b8c4bac80 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c91d7e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e0948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d20ac00 .functor BUFZ 1, L_0x7f38f70e0948, C4<0>, C4<0>, C4<0>;
L_0x562b8d20ac70 .functor BUFZ 1, L_0x562b8d20a890, C4<0>, C4<0>, C4<0>;
v0x562b8c889c20_0 .net "S", 1 0, L_0x562b8d20ab60;  alias, 1 drivers
v0x562b8c87b760_0 .net "a", 1 0, L_0x562b8d2068a0;  alias, 1 drivers
v0x562b8c87b820_0 .net "b", 1 0, L_0x562b8d206650;  alias, 1 drivers
v0x562b8c874110 .array "carry", 0 2;
v0x562b8c874110_0 .net v0x562b8c874110 0, 0 0, L_0x562b8d20ac00; 1 drivers
v0x562b8c874110_1 .net v0x562b8c874110 1, 0 0, L_0x562b8d20a1c0; 1 drivers
v0x562b8c874110_2 .net v0x562b8c874110 2, 0 0, L_0x562b8d20a890; 1 drivers
v0x562b8c86b490_0 .net "cin", 0 0, L_0x7f38f70e0948;  1 drivers
v0x562b8c86abf0_0 .net "cout", 0 0, L_0x562b8d20ac70;  alias, 1 drivers
L_0x562b8d20a2c0 .part L_0x562b8d2068a0, 0, 1;
L_0x562b8d20a480 .part L_0x562b8d206650, 0, 1;
L_0x562b8d20a900 .part L_0x562b8d2068a0, 1, 1;
L_0x562b8d20aa30 .part L_0x562b8d206650, 1, 1;
L_0x562b8d20ab60 .concat8 [ 1 1 0 0], L_0x562b8d209f70, L_0x562b8d20a720;
S_0x562b8c4b8550 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c4bac80;
 .timescale 0 0;
P_0x562b8c913680 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c4b29b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4b8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20a1c0 .functor OR 1, L_0x562b8d209eb0, L_0x562b8d20a0c0, C4<0>, C4<0>;
v0x562b8c8c08a0_0 .net "S", 0 0, L_0x562b8d209f70;  1 drivers
v0x562b8c8c0960_0 .net "a", 0 0, L_0x562b8d20a2c0;  1 drivers
v0x562b8c8c00d0_0 .net "b", 0 0, L_0x562b8d20a480;  1 drivers
v0x562b8c8c0170_0 .net "cin", 0 0, L_0x562b8d20ac00;  alias, 1 drivers
v0x562b8c8a6f30_0 .net "cout", 0 0, L_0x562b8d20a1c0;  alias, 1 drivers
v0x562b8c8a6690_0 .net "cout1", 0 0, L_0x562b8d209eb0;  1 drivers
v0x562b8c8a6730_0 .net "cout2", 0 0, L_0x562b8d20a0c0;  1 drivers
v0x562b8c8a3f60_0 .net "s1", 0 0, L_0x562b8d209df0;  1 drivers
S_0x562b8c4b0280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4b29b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d209df0 .functor XOR 1, L_0x562b8d20a2c0, L_0x562b8d20a480, C4<0>, C4<0>;
L_0x562b8d209eb0 .functor AND 1, L_0x562b8d20a2c0, L_0x562b8d20a480, C4<1>, C4<1>;
v0x562b8c8e0960_0 .net "S", 0 0, L_0x562b8d209df0;  alias, 1 drivers
v0x562b8c8e0a00_0 .net "a", 0 0, L_0x562b8d20a2c0;  alias, 1 drivers
v0x562b8c8e0100_0 .net "b", 0 0, L_0x562b8d20a480;  alias, 1 drivers
v0x562b8c8e01a0_0 .net "cout", 0 0, L_0x562b8d209eb0;  alias, 1 drivers
S_0x562b8c4adb50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4b29b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d209f70 .functor XOR 1, L_0x562b8d20ac00, L_0x562b8d209df0, C4<0>, C4<0>;
L_0x562b8d20a0c0 .functor AND 1, L_0x562b8d20ac00, L_0x562b8d209df0, C4<1>, C4<1>;
v0x562b8c8d1c40_0 .net "S", 0 0, L_0x562b8d209f70;  alias, 1 drivers
v0x562b8c8d1d00_0 .net "a", 0 0, L_0x562b8d20ac00;  alias, 1 drivers
v0x562b8c8ca5f0_0 .net "b", 0 0, L_0x562b8d209df0;  alias, 1 drivers
v0x562b8c8ca690_0 .net "cout", 0 0, L_0x562b8d20a0c0;  alias, 1 drivers
S_0x562b8c49c830 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c4bac80;
 .timescale 0 0;
P_0x562b8c8a4050 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c49a100 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c49c830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20a890 .functor OR 1, L_0x562b8d20a6b0, L_0x562b8d20a820, C4<0>, C4<0>;
v0x562b8c89bc90_0 .net "S", 0 0, L_0x562b8d20a720;  1 drivers
v0x562b8c89bd50_0 .net "a", 0 0, L_0x562b8d20a900;  1 drivers
v0x562b8c899560_0 .net "b", 0 0, L_0x562b8d20aa30;  1 drivers
v0x562b8c896e30_0 .net "cin", 0 0, L_0x562b8d20a1c0;  alias, 1 drivers
v0x562b8c8901c0_0 .net "cout", 0 0, L_0x562b8d20a890;  alias, 1 drivers
v0x562b8c88f960_0 .net "cout1", 0 0, L_0x562b8d20a6b0;  1 drivers
v0x562b8c88fa00_0 .net "cout2", 0 0, L_0x562b8d20a820;  1 drivers
v0x562b8c88a480_0 .net "s1", 0 0, L_0x562b8d20a640;  1 drivers
S_0x562b8c4979d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c49a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20a640 .functor XOR 1, L_0x562b8d20a900, L_0x562b8d20aa30, C4<0>, C4<0>;
L_0x562b8d20a6b0 .functor AND 1, L_0x562b8d20a900, L_0x562b8d20aa30, C4<1>, C4<1>;
v0x562b8c8a1830_0 .net "S", 0 0, L_0x562b8d20a640;  alias, 1 drivers
v0x562b8c8a18f0_0 .net "a", 0 0, L_0x562b8d20a900;  alias, 1 drivers
v0x562b8c883aa0_0 .net "b", 0 0, L_0x562b8d20aa30;  alias, 1 drivers
v0x562b8c883b60_0 .net "cout", 0 0, L_0x562b8d20a6b0;  alias, 1 drivers
S_0x562b8c4793e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c49a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20a720 .functor XOR 1, L_0x562b8d20a1c0, L_0x562b8d20a640, C4<0>, C4<0>;
L_0x562b8d20a820 .functor AND 1, L_0x562b8d20a1c0, L_0x562b8d20a640, C4<1>, C4<1>;
v0x562b8c883240_0 .net "S", 0 0, L_0x562b8d20a720;  alias, 1 drivers
v0x562b8c883300_0 .net "a", 0 0, L_0x562b8d20a1c0;  alias, 1 drivers
v0x562b8c89c530_0 .net "b", 0 0, L_0x562b8d20a640;  alias, 1 drivers
v0x562b8c89c5d0_0 .net "cout", 0 0, L_0x562b8d20a820;  alias, 1 drivers
S_0x562b8c491e30 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c896f20 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d20baa0 .functor BUFZ 1, L_0x562b8d20ac70, C4<0>, C4<0>, C4<0>;
L_0x562b8d20bba0 .functor BUFZ 1, L_0x562b8d20b6a0, C4<0>, C4<0>, C4<0>;
v0x562b8c82eda0_0 .net "S", 1 0, L_0x562b8d20ba00;  alias, 1 drivers
v0x562b8c82ee60_0 .net "a", 1 0, L_0x562b8d20ab60;  alias, 1 drivers
v0x562b8c82e4d0_0 .net "b", 1 0, L_0x562b8d209c20;  alias, 1 drivers
v0x562b8c82bda0 .array "carry", 0 2;
v0x562b8c82bda0_0 .net v0x562b8c82bda0 0, 0 0, L_0x562b8d20baa0; 1 drivers
v0x562b8c82bda0_1 .net v0x562b8c82bda0 1, 0 0, L_0x562b8d20b060; 1 drivers
v0x562b8c82bda0_2 .net v0x562b8c82bda0 2, 0 0, L_0x562b8d20b6a0; 1 drivers
v0x562b8c829670_0 .net "cin", 0 0, L_0x562b8d20ac70;  alias, 1 drivers
v0x562b8c826f40_0 .net "cout", 0 0, L_0x562b8d20bba0;  alias, 1 drivers
L_0x562b8d20b160 .part L_0x562b8d20ab60, 0, 1;
L_0x562b8d20b320 .part L_0x562b8d209c20, 0, 1;
L_0x562b8d20b710 .part L_0x562b8d20ab60, 1, 1;
L_0x562b8d20b840 .part L_0x562b8d209c20, 1, 1;
L_0x562b8d20ba00 .concat8 [ 1 1 0 0], L_0x562b8d20ae10, L_0x562b8d20b530;
S_0x562b8c48f700 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c491e30;
 .timescale 0 0;
P_0x562b8c874200 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c48cfd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c48f700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20b060 .functor OR 1, L_0x562b8d20ad50, L_0x562b8d20af60, C4<0>, C4<0>;
v0x562b8c8601f0_0 .net "S", 0 0, L_0x562b8d20ae10;  1 drivers
v0x562b8c860290_0 .net "a", 0 0, L_0x562b8d20b160;  1 drivers
v0x562b8c85dac0_0 .net "b", 0 0, L_0x562b8d20b320;  1 drivers
v0x562b8c85b390_0 .net "cin", 0 0, L_0x562b8d20baa0;  alias, 1 drivers
v0x562b8c854720_0 .net "cout", 0 0, L_0x562b8d20b060;  alias, 1 drivers
v0x562b8c853ec0_0 .net "cout1", 0 0, L_0x562b8d20ad50;  1 drivers
v0x562b8c853f60_0 .net "cout2", 0 0, L_0x562b8d20af60;  1 drivers
v0x562b8c84e9e0_0 .net "s1", 0 0, L_0x562b8d20ace0;  1 drivers
S_0x562b8c485b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c48cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20ace0 .functor XOR 1, L_0x562b8d20b160, L_0x562b8d20b320, C4<0>, C4<0>;
L_0x562b8d20ad50 .functor AND 1, L_0x562b8d20b160, L_0x562b8d20b320, C4<1>, C4<1>;
v0x562b8c8684c0_0 .net "S", 0 0, L_0x562b8d20ace0;  alias, 1 drivers
v0x562b8c865d90_0 .net "a", 0 0, L_0x562b8d20b160;  alias, 1 drivers
v0x562b8c865e50_0 .net "b", 0 0, L_0x562b8d20b320;  alias, 1 drivers
v0x562b8c848000_0 .net "cout", 0 0, L_0x562b8d20ad50;  alias, 1 drivers
S_0x562b8c47fdc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c48cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20ae10 .functor XOR 1, L_0x562b8d20baa0, L_0x562b8d20ace0, C4<0>, C4<0>;
L_0x562b8d20af60 .functor AND 1, L_0x562b8d20baa0, L_0x562b8d20ace0, C4<1>, C4<1>;
v0x562b8c8477a0_0 .net "S", 0 0, L_0x562b8d20ae10;  alias, 1 drivers
v0x562b8c847860_0 .net "a", 0 0, L_0x562b8d20baa0;  alias, 1 drivers
v0x562b8c860a90_0 .net "b", 0 0, L_0x562b8d20ace0;  alias, 1 drivers
v0x562b8c860b30_0 .net "cout", 0 0, L_0x562b8d20af60;  alias, 1 drivers
S_0x562b8c45fd90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c491e30;
 .timescale 0 0;
P_0x562b8c854810 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c459a50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c45fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20b6a0 .functor OR 1, L_0x562b8d20b4c0, L_0x562b8d20b630, C4<0>, C4<0>;
v0x562b8c8b2b80_0 .net "S", 0 0, L_0x562b8d20b530;  1 drivers
v0x562b8c8b2c20_0 .net "a", 0 0, L_0x562b8d20b710;  1 drivers
v0x562b8ca6ea80_0 .net "b", 0 0, L_0x562b8d20b840;  1 drivers
v0x562b8ca79930_0 .net "cin", 0 0, L_0x562b8d20b060;  alias, 1 drivers
v0x562b8ca79120_0 .net "cout", 0 0, L_0x562b8d20b6a0;  alias, 1 drivers
v0x562b8ca769f0_0 .net "cout1", 0 0, L_0x562b8d20b4c0;  1 drivers
v0x562b8ca76a90_0 .net "cout2", 0 0, L_0x562b8d20b630;  1 drivers
v0x562b8ca742c0_0 .net "s1", 0 0, L_0x562b8d20b450;  1 drivers
S_0x562b8c446350 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c459a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20b450 .functor XOR 1, L_0x562b8d20b710, L_0x562b8d20b840, C4<0>, C4<0>;
L_0x562b8d20b4c0 .functor AND 1, L_0x562b8d20b710, L_0x562b8d20b840, C4<1>, C4<1>;
v0x562b8c84e180_0 .net "S", 0 0, L_0x562b8d20b450;  alias, 1 drivers
v0x562b8c84e240_0 .net "a", 0 0, L_0x562b8d20b710;  alias, 1 drivers
v0x562b8c83fcc0_0 .net "b", 0 0, L_0x562b8d20b840;  alias, 1 drivers
v0x562b8c83fd80_0 .net "cout", 0 0, L_0x562b8d20b4c0;  alias, 1 drivers
S_0x562b8c443c20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c459a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20b530 .functor XOR 1, L_0x562b8d20b060, L_0x562b8d20b450, C4<0>, C4<0>;
L_0x562b8d20b630 .functor AND 1, L_0x562b8d20b060, L_0x562b8d20b450, C4<1>, C4<1>;
v0x562b8c838670_0 .net "S", 0 0, L_0x562b8d20b530;  alias, 1 drivers
v0x562b8c838730_0 .net "a", 0 0, L_0x562b8d20b060;  alias, 1 drivers
v0x562b8c8b3350_0 .net "b", 0 0, L_0x562b8d20b450;  alias, 1 drivers
v0x562b8c8b33f0_0 .net "cout", 0 0, L_0x562b8d20b630;  alias, 1 drivers
S_0x562b8c4414f0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ca79a20 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e0ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d20da50 .functor BUFZ 1, L_0x7f38f70e0ab0, C4<0>, C4<0>, C4<0>;
L_0x562b8d20dac0 .functor BUFZ 1, L_0x562b8d20d640, C4<0>, C4<0>, C4<0>;
v0x562b8c788980_0 .net "S", 3 0, L_0x562b8d20d9b0;  alias, 1 drivers
v0x562b8c786250_0 .net "a", 3 0, L_0x562b8d20bc10;  alias, 1 drivers
v0x562b8c783b20_0 .net "b", 3 0, L_0x562b8d20bcb0;  alias, 1 drivers
v0x562b8c783be0 .array "carry", 0 4;
v0x562b8c783be0_0 .net v0x562b8c783be0 0, 0 0, L_0x562b8d20da50; 1 drivers
v0x562b8c783be0_1 .net v0x562b8c783be0 1, 0 0, L_0x562b8d20c410; 1 drivers
v0x562b8c783be0_2 .net v0x562b8c783be0 2, 0 0, L_0x562b8d20c9c0; 1 drivers
v0x562b8c783be0_3 .net v0x562b8c783be0 3, 0 0, L_0x562b8d20d090; 1 drivers
v0x562b8c783be0_4 .net v0x562b8c783be0 4, 0 0, L_0x562b8d20d640; 1 drivers
v0x562b8c7813f0_0 .net "cin", 0 0, L_0x7f38f70e0ab0;  1 drivers
v0x562b8c77ecc0_0 .net "cout", 0 0, L_0x562b8d20dac0;  alias, 1 drivers
L_0x562b8d20c510 .part L_0x562b8d20bc10, 0, 1;
L_0x562b8d20c640 .part L_0x562b8d20bcb0, 0, 1;
L_0x562b8d20cac0 .part L_0x562b8d20bc10, 1, 1;
L_0x562b8d20cc80 .part L_0x562b8d20bcb0, 1, 1;
L_0x562b8d20d190 .part L_0x562b8d20bc10, 2, 1;
L_0x562b8d20d2c0 .part L_0x562b8d20bcb0, 2, 1;
L_0x562b8d20d700 .part L_0x562b8d20bc10, 3, 1;
L_0x562b8d20d830 .part L_0x562b8d20bcb0, 3, 1;
L_0x562b8d20d9b0 .concat8 [ 1 1 1 1], L_0x562b8d20c1c0, L_0x562b8d20c850, L_0x562b8d20cf20, L_0x562b8d20d4d0;
S_0x562b8c422f00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c4414f0;
 .timescale 0 0;
P_0x562b8c82be90 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c43b950 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c422f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20c410 .functor OR 1, L_0x562b8d20c100, L_0x562b8d20c310, C4<0>, C4<0>;
v0x562b8c7d4730_0 .net "S", 0 0, L_0x562b8d20c1c0;  1 drivers
v0x562b8c7d47d0_0 .net "a", 0 0, L_0x562b8d20c510;  1 drivers
v0x562b8c7d2000_0 .net "b", 0 0, L_0x562b8d20c640;  1 drivers
v0x562b8c7cf8d0_0 .net "cin", 0 0, L_0x562b8d20da50;  alias, 1 drivers
v0x562b8c7cd1a0_0 .net "cout", 0 0, L_0x562b8d20c410;  alias, 1 drivers
v0x562b8c7caa70_0 .net "cout1", 0 0, L_0x562b8d20c100;  1 drivers
v0x562b8c7cab10_0 .net "cout2", 0 0, L_0x562b8d20c310;  1 drivers
v0x562b8c7c8340_0 .net "s1", 0 0, L_0x562b8d20bff0;  1 drivers
S_0x562b8c439220 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c43b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20bff0 .functor XOR 1, L_0x562b8d20c510, L_0x562b8d20c640, C4<0>, C4<0>;
L_0x562b8d20c100 .functor AND 1, L_0x562b8d20c510, L_0x562b8d20c640, C4<1>, C4<1>;
v0x562b8c824810_0 .net "S", 0 0, L_0x562b8d20bff0;  alias, 1 drivers
v0x562b8c8220e0_0 .net "a", 0 0, L_0x562b8d20c510;  alias, 1 drivers
v0x562b8c8221a0_0 .net "b", 0 0, L_0x562b8d20c640;  alias, 1 drivers
v0x562b8c81f9b0_0 .net "cout", 0 0, L_0x562b8d20c100;  alias, 1 drivers
S_0x562b8c436af0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c43b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20c1c0 .functor XOR 1, L_0x562b8d20da50, L_0x562b8d20bff0, C4<0>, C4<0>;
L_0x562b8d20c310 .functor AND 1, L_0x562b8d20da50, L_0x562b8d20bff0, C4<1>, C4<1>;
v0x562b8c7d9590_0 .net "S", 0 0, L_0x562b8d20c1c0;  alias, 1 drivers
v0x562b8c7d9650_0 .net "a", 0 0, L_0x562b8d20da50;  alias, 1 drivers
v0x562b8c7d6e60_0 .net "b", 0 0, L_0x562b8d20bff0;  alias, 1 drivers
v0x562b8c7d6f00_0 .net "cout", 0 0, L_0x562b8d20c310;  alias, 1 drivers
S_0x562b8c42f620 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c4414f0;
 .timescale 0 0;
P_0x562b8c7cd290 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c4298e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c42f620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20c9c0 .functor OR 1, L_0x562b8d20c7e0, L_0x562b8d20c950, C4<0>, C4<0>;
v0x562b8c7bbf50_0 .net "S", 0 0, L_0x562b8d20c850;  1 drivers
v0x562b8c7bbff0_0 .net "a", 0 0, L_0x562b8d20cac0;  1 drivers
v0x562b8c7b9820_0 .net "b", 0 0, L_0x562b8d20cc80;  1 drivers
v0x562b8c7b70f0_0 .net "cin", 0 0, L_0x562b8d20c410;  alias, 1 drivers
v0x562b8c75fea0_0 .net "cout", 0 0, L_0x562b8d20c9c0;  alias, 1 drivers
v0x562b8c75f5d0_0 .net "cout1", 0 0, L_0x562b8d20c7e0;  1 drivers
v0x562b8c75f670_0 .net "cout2", 0 0, L_0x562b8d20c950;  1 drivers
v0x562b8c75cea0_0 .net "s1", 0 0, L_0x562b8d20c770;  1 drivers
S_0x562b8c40a8b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4298e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20c770 .functor XOR 1, L_0x562b8d20cac0, L_0x562b8d20cc80, C4<0>, C4<0>;
L_0x562b8d20c7e0 .functor AND 1, L_0x562b8d20cac0, L_0x562b8d20cc80, C4<1>, C4<1>;
v0x562b8c7c5c10_0 .net "S", 0 0, L_0x562b8d20c770;  alias, 1 drivers
v0x562b8c7c5cd0_0 .net "a", 0 0, L_0x562b8d20cac0;  alias, 1 drivers
v0x562b8c7c34e0_0 .net "b", 0 0, L_0x562b8d20cc80;  alias, 1 drivers
v0x562b8c7c35a0_0 .net "cout", 0 0, L_0x562b8d20c7e0;  alias, 1 drivers
S_0x562b8c408180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4298e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20c850 .functor XOR 1, L_0x562b8d20c410, L_0x562b8d20c770, C4<0>, C4<0>;
L_0x562b8d20c950 .functor AND 1, L_0x562b8d20c410, L_0x562b8d20c770, C4<1>, C4<1>;
v0x562b8c7c0db0_0 .net "S", 0 0, L_0x562b8d20c850;  alias, 1 drivers
v0x562b8c7c0e70_0 .net "a", 0 0, L_0x562b8d20c410;  alias, 1 drivers
v0x562b8c7be680_0 .net "b", 0 0, L_0x562b8d20c770;  alias, 1 drivers
v0x562b8c7be720_0 .net "cout", 0 0, L_0x562b8d20c950;  alias, 1 drivers
S_0x562b8c405a50 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c4414f0;
 .timescale 0 0;
P_0x562b8c7b71e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c3e7460 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c405a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20d090 .functor OR 1, L_0x562b8d20ceb0, L_0x562b8d20d020, C4<0>, C4<0>;
v0x562b8c7b1ee0_0 .net "S", 0 0, L_0x562b8d20cf20;  1 drivers
v0x562b8c7b1fa0_0 .net "a", 0 0, L_0x562b8d20d190;  1 drivers
v0x562b8c7af7b0_0 .net "b", 0 0, L_0x562b8d20d2c0;  1 drivers
v0x562b8c7ad080_0 .net "cin", 0 0, L_0x562b8d20c9c0;  alias, 1 drivers
v0x562b8c7ad120_0 .net "cout", 0 0, L_0x562b8d20d090;  alias, 1 drivers
v0x562b8c7aa950_0 .net "cout1", 0 0, L_0x562b8d20ceb0;  1 drivers
v0x562b8c7aa9f0_0 .net "cout2", 0 0, L_0x562b8d20d020;  1 drivers
v0x562b8c7a8220_0 .net "s1", 0 0, L_0x562b8d20ce40;  1 drivers
S_0x562b8c3ffeb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3e7460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20ce40 .functor XOR 1, L_0x562b8d20d190, L_0x562b8d20d2c0, C4<0>, C4<0>;
L_0x562b8d20ceb0 .functor AND 1, L_0x562b8d20d190, L_0x562b8d20d2c0, C4<1>, C4<1>;
v0x562b8c75a770_0 .net "S", 0 0, L_0x562b8d20ce40;  alias, 1 drivers
v0x562b8c75a810_0 .net "a", 0 0, L_0x562b8d20d190;  alias, 1 drivers
v0x562b8c758040_0 .net "b", 0 0, L_0x562b8d20d2c0;  alias, 1 drivers
v0x562b8c7580e0_0 .net "cout", 0 0, L_0x562b8d20ceb0;  alias, 1 drivers
S_0x562b8c3fd780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3e7460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20cf20 .functor XOR 1, L_0x562b8d20c9c0, L_0x562b8d20ce40, C4<0>, C4<0>;
L_0x562b8d20d020 .functor AND 1, L_0x562b8d20c9c0, L_0x562b8d20ce40, C4<1>, C4<1>;
v0x562b8c755910_0 .net "S", 0 0, L_0x562b8d20cf20;  alias, 1 drivers
v0x562b8c7559d0_0 .net "a", 0 0, L_0x562b8d20c9c0;  alias, 1 drivers
v0x562b8c7531e0_0 .net "b", 0 0, L_0x562b8d20ce40;  alias, 1 drivers
v0x562b8c750ab0_0 .net "cout", 0 0, L_0x562b8d20d020;  alias, 1 drivers
S_0x562b8c3fb050 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c4414f0;
 .timescale 0 0;
P_0x562b8c2efc90 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c3f3b80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3fb050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20d640 .functor OR 1, L_0x562b8d20d460, L_0x562b8d20d5d0, C4<0>, C4<0>;
v0x562b8c7997c0_0 .net "S", 0 0, L_0x562b8d20d4d0;  1 drivers
v0x562b8c796fd0_0 .net "a", 0 0, L_0x562b8d20d700;  1 drivers
v0x562b8c797070_0 .net "b", 0 0, L_0x562b8d20d830;  1 drivers
v0x562b8c7948a0_0 .net "cin", 0 0, L_0x562b8d20d090;  alias, 1 drivers
v0x562b8c792170_0 .net "cout", 0 0, L_0x562b8d20d640;  alias, 1 drivers
v0x562b8c78fa40_0 .net "cout1", 0 0, L_0x562b8d20d460;  1 drivers
v0x562b8c78fae0_0 .net "cout2", 0 0, L_0x562b8d20d5d0;  1 drivers
v0x562b8c789250_0 .net "s1", 0 0, L_0x562b8d20d3f0;  1 drivers
S_0x562b8c3ede40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3f3b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20d3f0 .functor XOR 1, L_0x562b8d20d700, L_0x562b8d20d830, C4<0>, C4<0>;
L_0x562b8d20d460 .functor AND 1, L_0x562b8d20d700, L_0x562b8d20d830, C4<1>, C4<1>;
v0x562b8c7a5af0_0 .net "S", 0 0, L_0x562b8d20d3f0;  alias, 1 drivers
v0x562b8c7a33c0_0 .net "a", 0 0, L_0x562b8d20d700;  alias, 1 drivers
v0x562b8c7a3480_0 .net "b", 0 0, L_0x562b8d20d830;  alias, 1 drivers
v0x562b8c7a0c90_0 .net "cout", 0 0, L_0x562b8d20d460;  alias, 1 drivers
S_0x562b8c452840 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3f3b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20d4d0 .functor XOR 1, L_0x562b8d20d090, L_0x562b8d20d3f0, C4<0>, C4<0>;
L_0x562b8d20d5d0 .functor AND 1, L_0x562b8d20d090, L_0x562b8d20d3f0, C4<1>, C4<1>;
v0x562b8c79e560_0 .net "S", 0 0, L_0x562b8d20d4d0;  alias, 1 drivers
v0x562b8c79be30_0 .net "a", 0 0, L_0x562b8d20d090;  alias, 1 drivers
v0x562b8c79bef0_0 .net "b", 0 0, L_0x562b8d20d3f0;  alias, 1 drivers
v0x562b8c799700_0 .net "cout", 0 0, L_0x562b8d20d5d0;  alias, 1 drivers
S_0x562b8c44c500 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c8da020 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d208c50 .functor NOT 2, L_0x562b8d208bb0, C4<00>, C4<00>, C4<00>;
v0x562b8c730490_0 .net "cout", 0 0, L_0x562b8d209af0;  1 drivers
v0x562b8c730530_0 .net "i", 1 0, L_0x562b8d208bb0;  alias, 1 drivers
v0x562b8c72dd60_0 .net "o", 1 0, L_0x562b8d2099e0;  alias, 1 drivers
v0x562b8c72b630_0 .net "temp2", 1 0, L_0x562b8d208c50;  1 drivers
S_0x562b8c618de0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c44c500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c2e5290 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e0900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d209a80 .functor BUFZ 1, L_0x7f38f70e0900, C4<0>, C4<0>, C4<0>;
L_0x562b8d209af0 .functor BUFZ 1, L_0x562b8d209630, C4<0>, C4<0>, C4<0>;
v0x562b8c7045a0_0 .net "S", 1 0, L_0x562b8d2099e0;  alias, 1 drivers
v0x562b8c704660_0 .net "a", 1 0, L_0x562b8d208c50;  alias, 1 drivers
L_0x7f38f70e08b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c735bc0_0 .net "b", 1 0, L_0x7f38f70e08b8;  1 drivers
v0x562b8c735c80 .array "carry", 0 2;
v0x562b8c735c80_0 .net v0x562b8c735c80 0, 0 0, L_0x562b8d209a80; 1 drivers
v0x562b8c735c80_1 .net v0x562b8c735c80 1, 0 0, L_0x562b8d209030; 1 drivers
v0x562b8c735c80_2 .net v0x562b8c735c80 2, 0 0, L_0x562b8d209630; 1 drivers
v0x562b8c7352f0_0 .net "cin", 0 0, L_0x7f38f70e0900;  1 drivers
v0x562b8c732bc0_0 .net "cout", 0 0, L_0x562b8d209af0;  alias, 1 drivers
L_0x562b8d209130 .part L_0x562b8d208c50, 0, 1;
L_0x562b8d209260 .part L_0x7f38f70e08b8, 0, 1;
L_0x562b8d2096f0 .part L_0x562b8d208c50, 1, 1;
L_0x562b8d2098b0 .part L_0x7f38f70e08b8, 1, 1;
L_0x562b8d2099e0 .concat8 [ 1 1 0 0], L_0x562b8d208e30, L_0x562b8d209470;
S_0x562b8c6166b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c618de0;
 .timescale 0 0;
P_0x562b8c2db690 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c613f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6166b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d209030 .functor OR 1, L_0x562b8d208dc0, L_0x562b8d208f30, C4<0>, C4<0>;
v0x562b8c76d070_0 .net "S", 0 0, L_0x562b8d208e30;  1 drivers
v0x562b8c76d130_0 .net "a", 0 0, L_0x562b8d209130;  1 drivers
v0x562b8c76a940_0 .net "b", 0 0, L_0x562b8d209260;  1 drivers
v0x562b8c76a9e0_0 .net "cin", 0 0, L_0x562b8d209a80;  alias, 1 drivers
v0x562b8c768210_0 .net "cout", 0 0, L_0x562b8d209030;  alias, 1 drivers
v0x562b8c765ae0_0 .net "cout1", 0 0, L_0x562b8d208dc0;  1 drivers
v0x562b8c765b80_0 .net "cout2", 0 0, L_0x562b8d208f30;  1 drivers
v0x562b8c749f40_0 .net "s1", 0 0, L_0x562b8d208d50;  1 drivers
S_0x562b8c60df80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c613f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d208d50 .functor XOR 1, L_0x562b8d209130, L_0x562b8d209260, C4<0>, C4<0>;
L_0x562b8d208dc0 .functor AND 1, L_0x562b8d209130, L_0x562b8d209260, C4<1>, C4<1>;
v0x562b8c77c590_0 .net "S", 0 0, L_0x562b8d208d50;  alias, 1 drivers
v0x562b8c779e60_0 .net "a", 0 0, L_0x562b8d209130;  alias, 1 drivers
v0x562b8c779f20_0 .net "b", 0 0, L_0x562b8d209260;  alias, 1 drivers
v0x562b8c774ed0_0 .net "cout", 0 0, L_0x562b8d208dc0;  alias, 1 drivers
S_0x562b8c3cdbf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c613f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d208e30 .functor XOR 1, L_0x562b8d209a80, L_0x562b8d208d50, C4<0>, C4<0>;
L_0x562b8d208f30 .functor AND 1, L_0x562b8d209a80, L_0x562b8d208d50, C4<1>, C4<1>;
v0x562b8c774600_0 .net "S", 0 0, L_0x562b8d208e30;  alias, 1 drivers
v0x562b8c771ed0_0 .net "a", 0 0, L_0x562b8d209a80;  alias, 1 drivers
v0x562b8c771f90_0 .net "b", 0 0, L_0x562b8d208d50;  alias, 1 drivers
v0x562b8c76f7a0_0 .net "cout", 0 0, L_0x562b8d208f30;  alias, 1 drivers
S_0x562b8c3cb4c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c618de0;
 .timescale 0 0;
P_0x562b8c768300 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c3c8d90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3cb4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d209630 .functor OR 1, L_0x562b8d209400, L_0x562b8d2095c0, C4<0>, C4<0>;
v0x562b8c73f9b0_0 .net "S", 0 0, L_0x562b8d209470;  1 drivers
v0x562b8c73fa50_0 .net "a", 0 0, L_0x562b8d2096f0;  1 drivers
v0x562b8c73d280_0 .net "b", 0 0, L_0x562b8d2098b0;  1 drivers
v0x562b8c73ab50_0 .net "cin", 0 0, L_0x562b8d209030;  alias, 1 drivers
v0x562b8c709ca0_0 .net "cout", 0 0, L_0x562b8d209630;  alias, 1 drivers
v0x562b8c709400_0 .net "cout1", 0 0, L_0x562b8d209400;  1 drivers
v0x562b8c7094a0_0 .net "cout2", 0 0, L_0x562b8d2095c0;  1 drivers
v0x562b8c706cd0_0 .net "s1", 0 0, L_0x562b8d209390;  1 drivers
S_0x562b8c3c6660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d209390 .functor XOR 1, L_0x562b8d2096f0, L_0x562b8d2098b0, C4<0>, C4<0>;
L_0x562b8d209400 .functor AND 1, L_0x562b8d2096f0, L_0x562b8d2098b0, C4<1>, C4<1>;
v0x562b8c749670_0 .net "S", 0 0, L_0x562b8d209390;  alias, 1 drivers
v0x562b8c749730_0 .net "a", 0 0, L_0x562b8d2096f0;  alias, 1 drivers
v0x562b8c746f40_0 .net "b", 0 0, L_0x562b8d2098b0;  alias, 1 drivers
v0x562b8c747000_0 .net "cout", 0 0, L_0x562b8d209400;  alias, 1 drivers
S_0x562b8c3c3f30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d209470 .functor XOR 1, L_0x562b8d209030, L_0x562b8d209390, C4<0>, C4<0>;
L_0x562b8d2095c0 .functor AND 1, L_0x562b8d209030, L_0x562b8d209390, C4<1>, C4<1>;
v0x562b8c744810_0 .net "S", 0 0, L_0x562b8d209470;  alias, 1 drivers
v0x562b8c7448d0_0 .net "a", 0 0, L_0x562b8d209030;  alias, 1 drivers
v0x562b8c7420e0_0 .net "b", 0 0, L_0x562b8d209390;  alias, 1 drivers
v0x562b8c742180_0 .net "cout", 0 0, L_0x562b8d2095c0;  alias, 1 drivers
S_0x562b8c3c1800 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c5013f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c73ac40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d20f5d0 .functor BUFZ 1, L_0x562b8d20dac0, C4<0>, C4<0>, C4<0>;
L_0x562b8d20f6d0 .functor BUFZ 1, L_0x562b8d20f130, C4<0>, C4<0>, C4<0>;
v0x562b8c675ec0_0 .net "S", 3 0, L_0x562b8d20f4a0;  alias, 1 drivers
v0x562b8c675f80_0 .net "a", 3 0, L_0x562b8d20d9b0;  alias, 1 drivers
v0x562b8c66d240_0 .net "b", 3 0, L_0x562b8d20be40;  alias, 1 drivers
v0x562b8c66c9a0 .array "carry", 0 4;
v0x562b8c66c9a0_0 .net v0x562b8c66c9a0 0, 0 0, L_0x562b8d20f5d0; 1 drivers
v0x562b8c66c9a0_1 .net v0x562b8c66c9a0 1, 0 0, L_0x562b8d20df00; 1 drivers
v0x562b8c66c9a0_2 .net v0x562b8c66c9a0 2, 0 0, L_0x562b8d20e540; 1 drivers
v0x562b8c66c9a0_3 .net v0x562b8c66c9a0 3, 0 0, L_0x562b8d20eb80; 1 drivers
v0x562b8c66c9a0_4 .net v0x562b8c66c9a0 4, 0 0, L_0x562b8d20f130; 1 drivers
v0x562b8c66a270_0 .net "cin", 0 0, L_0x562b8d20dac0;  alias, 1 drivers
v0x562b8c667b40_0 .net "cout", 0 0, L_0x562b8d20f6d0;  alias, 1 drivers
L_0x562b8d20e000 .part L_0x562b8d20d9b0, 0, 1;
L_0x562b8d20e1c0 .part L_0x562b8d20be40, 0, 1;
L_0x562b8d20e640 .part L_0x562b8d20d9b0, 1, 1;
L_0x562b8d20e770 .part L_0x562b8d20be40, 1, 1;
L_0x562b8d20ec80 .part L_0x562b8d20d9b0, 2, 1;
L_0x562b8d20edb0 .part L_0x562b8d20be40, 2, 1;
L_0x562b8d20f1f0 .part L_0x562b8d20d9b0, 3, 1;
L_0x562b8d20f320 .part L_0x562b8d20be40, 3, 1;
L_0x562b8d20f4a0 .concat8 [ 1 1 1 1], L_0x562b8d20dcb0, L_0x562b8d20e3d0, L_0x562b8d20ea10, L_0x562b8d20efc0;
S_0x562b8c3bf0d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c3c1800;
 .timescale 0 0;
P_0x562b8c7353e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c3bc9a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3bf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20df00 .functor OR 1, L_0x562b8d20dbf0, L_0x562b8d20de00, C4<0>, C4<0>;
v0x562b8c71a640_0 .net "S", 0 0, L_0x562b8d20dcb0;  1 drivers
v0x562b8c71a700_0 .net "a", 0 0, L_0x562b8d20e000;  1 drivers
v0x562b8c715340_0 .net "b", 0 0, L_0x562b8d20e1c0;  1 drivers
v0x562b8c714aa0_0 .net "cin", 0 0, L_0x562b8d20f5d0;  alias, 1 drivers
v0x562b8c712370_0 .net "cout", 0 0, L_0x562b8d20df00;  alias, 1 drivers
v0x562b8c70fc40_0 .net "cout1", 0 0, L_0x562b8d20dbf0;  1 drivers
v0x562b8c70fce0_0 .net "cout2", 0 0, L_0x562b8d20de00;  1 drivers
v0x562b8c6ff1c0_0 .net "s1", 0 0, L_0x562b8d20db30;  1 drivers
S_0x562b8c3ba270 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3bc9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20db30 .functor XOR 1, L_0x562b8d20e000, L_0x562b8d20e1c0, C4<0>, C4<0>;
L_0x562b8d20dbf0 .functor AND 1, L_0x562b8d20e000, L_0x562b8d20e1c0, C4<1>, C4<1>;
v0x562b8c728f00_0 .net "S", 0 0, L_0x562b8d20db30;  alias, 1 drivers
v0x562b8c7267d0_0 .net "a", 0 0, L_0x562b8d20e000;  alias, 1 drivers
v0x562b8c726890_0 .net "b", 0 0, L_0x562b8d20e1c0;  alias, 1 drivers
v0x562b8c71fd40_0 .net "cout", 0 0, L_0x562b8d20dbf0;  alias, 1 drivers
S_0x562b8c3b7b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3bc9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20dcb0 .functor XOR 1, L_0x562b8d20f5d0, L_0x562b8d20db30, C4<0>, C4<0>;
L_0x562b8d20de00 .functor AND 1, L_0x562b8d20f5d0, L_0x562b8d20db30, C4<1>, C4<1>;
v0x562b8c71f4a0_0 .net "S", 0 0, L_0x562b8d20dcb0;  alias, 1 drivers
v0x562b8c71f560_0 .net "a", 0 0, L_0x562b8d20f5d0;  alias, 1 drivers
v0x562b8c71cd70_0 .net "b", 0 0, L_0x562b8d20db30;  alias, 1 drivers
v0x562b8c71ce10_0 .net "cout", 0 0, L_0x562b8d20de00;  alias, 1 drivers
S_0x562b8c3b5410 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c3c1800;
 .timescale 0 0;
P_0x562b8c712460 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c3b2ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3b5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20e540 .functor OR 1, L_0x562b8d20e360, L_0x562b8d20e4d0, C4<0>, C4<0>;
v0x562b8c6f3f20_0 .net "S", 0 0, L_0x562b8d20e3d0;  1 drivers
v0x562b8c6f3fe0_0 .net "a", 0 0, L_0x562b8d20e640;  1 drivers
v0x562b8c6f17f0_0 .net "b", 0 0, L_0x562b8d20e770;  1 drivers
v0x562b8c6ef0c0_0 .net "cin", 0 0, L_0x562b8d20df00;  alias, 1 drivers
v0x562b8c6ef160_0 .net "cout", 0 0, L_0x562b8d20e540;  alias, 1 drivers
v0x562b8c6e8450_0 .net "cout1", 0 0, L_0x562b8d20e360;  1 drivers
v0x562b8c6e84f0_0 .net "cout2", 0 0, L_0x562b8d20e4d0;  1 drivers
v0x562b8c6e7bf0_0 .net "s1", 0 0, L_0x562b8d20e2f0;  1 drivers
S_0x562b8c3b05b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3b2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20e2f0 .functor XOR 1, L_0x562b8d20e640, L_0x562b8d20e770, C4<0>, C4<0>;
L_0x562b8d20e360 .functor AND 1, L_0x562b8d20e640, L_0x562b8d20e770, C4<1>, C4<1>;
v0x562b8c6fe920_0 .net "S", 0 0, L_0x562b8d20e2f0;  alias, 1 drivers
v0x562b8c6fc1f0_0 .net "a", 0 0, L_0x562b8d20e640;  alias, 1 drivers
v0x562b8c6fc2b0_0 .net "b", 0 0, L_0x562b8d20e770;  alias, 1 drivers
v0x562b8c6f9ac0_0 .net "cout", 0 0, L_0x562b8d20e360;  alias, 1 drivers
S_0x562b8c3ade80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3b2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20e3d0 .functor XOR 1, L_0x562b8d20df00, L_0x562b8d20e2f0, C4<0>, C4<0>;
L_0x562b8d20e4d0 .functor AND 1, L_0x562b8d20df00, L_0x562b8d20e2f0, C4<1>, C4<1>;
v0x562b8c6dbd30_0 .net "S", 0 0, L_0x562b8d20e3d0;  alias, 1 drivers
v0x562b8c6dbdf0_0 .net "a", 0 0, L_0x562b8d20df00;  alias, 1 drivers
v0x562b8c6db4d0_0 .net "b", 0 0, L_0x562b8d20e2f0;  alias, 1 drivers
v0x562b8c6f47c0_0 .net "cout", 0 0, L_0x562b8d20e4d0;  alias, 1 drivers
S_0x562b8c3ab750 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c3c1800;
 .timescale 0 0;
P_0x562b8c281450 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c353c20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3ab750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20eb80 .functor OR 1, L_0x562b8d20e9a0, L_0x562b8d20eb10, C4<0>, C4<0>;
v0x562b8c6c1e80_0 .net "S", 0 0, L_0x562b8d20ea10;  1 drivers
v0x562b8c6c1f20_0 .net "a", 0 0, L_0x562b8d20ec80;  1 drivers
v0x562b8c6a8ce0_0 .net "b", 0 0, L_0x562b8d20edb0;  1 drivers
v0x562b8c6a8440_0 .net "cin", 0 0, L_0x562b8d20e540;  alias, 1 drivers
v0x562b8c6a5d10_0 .net "cout", 0 0, L_0x562b8d20eb80;  alias, 1 drivers
v0x562b8c6a35e0_0 .net "cout1", 0 0, L_0x562b8d20e9a0;  1 drivers
v0x562b8c6a3680_0 .net "cout2", 0 0, L_0x562b8d20eb10;  1 drivers
v0x562b8c685850_0 .net "s1", 0 0, L_0x562b8d20e930;  1 drivers
S_0x562b8c3514f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c353c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20e930 .functor XOR 1, L_0x562b8d20ec80, L_0x562b8d20edb0, C4<0>, C4<0>;
L_0x562b8d20e9a0 .functor AND 1, L_0x562b8d20ec80, L_0x562b8d20edb0, C4<1>, C4<1>;
v0x562b8c6e2710_0 .net "S", 0 0, L_0x562b8d20e930;  alias, 1 drivers
v0x562b8c6e1eb0_0 .net "a", 0 0, L_0x562b8d20ec80;  alias, 1 drivers
v0x562b8c6e1f70_0 .net "b", 0 0, L_0x562b8d20edb0;  alias, 1 drivers
v0x562b8c6d39f0_0 .net "cout", 0 0, L_0x562b8d20e9a0;  alias, 1 drivers
S_0x562b8c34edc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c353c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20ea10 .functor XOR 1, L_0x562b8d20e540, L_0x562b8d20e930, C4<0>, C4<0>;
L_0x562b8d20eb10 .functor AND 1, L_0x562b8d20e540, L_0x562b8d20e930, C4<1>, C4<1>;
v0x562b8c6cc3a0_0 .net "S", 0 0, L_0x562b8d20ea10;  alias, 1 drivers
v0x562b8c6cc460_0 .net "a", 0 0, L_0x562b8d20e540;  alias, 1 drivers
v0x562b8c6c2650_0 .net "b", 0 0, L_0x562b8d20e930;  alias, 1 drivers
v0x562b8c6c26f0_0 .net "cout", 0 0, L_0x562b8d20eb10;  alias, 1 drivers
S_0x562b8c34c690 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c3c1800;
 .timescale 0 0;
P_0x562b8c6a8530 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c349f60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c34c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d20f130 .functor OR 1, L_0x562b8d20ef50, L_0x562b8d20f0c0, C4<0>, C4<0>;
v0x562b8c698be0_0 .net "S", 0 0, L_0x562b8d20efc0;  1 drivers
v0x562b8c698c80_0 .net "a", 0 0, L_0x562b8d20f1f0;  1 drivers
v0x562b8c691f70_0 .net "b", 0 0, L_0x562b8d20f320;  1 drivers
v0x562b8c691710_0 .net "cin", 0 0, L_0x562b8d20eb80;  alias, 1 drivers
v0x562b8c68c230_0 .net "cout", 0 0, L_0x562b8d20f130;  alias, 1 drivers
v0x562b8c68b9d0_0 .net "cout1", 0 0, L_0x562b8d20ef50;  1 drivers
v0x562b8c68ba70_0 .net "cout2", 0 0, L_0x562b8d20f0c0;  1 drivers
v0x562b8c67d510_0 .net "s1", 0 0, L_0x562b8d20eee0;  1 drivers
S_0x562b8c347830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c349f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20eee0 .functor XOR 1, L_0x562b8d20f1f0, L_0x562b8d20f320, C4<0>, C4<0>;
L_0x562b8d20ef50 .functor AND 1, L_0x562b8d20f1f0, L_0x562b8d20f320, C4<1>, C4<1>;
v0x562b8c684ff0_0 .net "S", 0 0, L_0x562b8d20eee0;  alias, 1 drivers
v0x562b8c6850b0_0 .net "a", 0 0, L_0x562b8d20f1f0;  alias, 1 drivers
v0x562b8c69e2e0_0 .net "b", 0 0, L_0x562b8d20f320;  alias, 1 drivers
v0x562b8c69e3a0_0 .net "cout", 0 0, L_0x562b8d20ef50;  alias, 1 drivers
S_0x562b8c345100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c349f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20efc0 .functor XOR 1, L_0x562b8d20eb80, L_0x562b8d20eee0, C4<0>, C4<0>;
L_0x562b8d20f0c0 .functor AND 1, L_0x562b8d20eb80, L_0x562b8d20eee0, C4<1>, C4<1>;
v0x562b8c69da40_0 .net "S", 0 0, L_0x562b8d20efc0;  alias, 1 drivers
v0x562b8c69db00_0 .net "a", 0 0, L_0x562b8d20eb80;  alias, 1 drivers
v0x562b8c69b310_0 .net "b", 0 0, L_0x562b8d20eee0;  alias, 1 drivers
v0x562b8c69b3b0_0 .net "cout", 0 0, L_0x562b8d20f0c0;  alias, 1 drivers
S_0x562b8c3a6540 .scope module, "ins12" "karatsuba_2" 3 105, 3 73 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d213650 .functor XOR 1, L_0x562b8d2107a0, L_0x562b8d211950, C4<0>, C4<0>;
v0x562b8c2dcd30_0 .net "X", 1 0, L_0x562b8d219cf0;  1 drivers
v0x562b8c2dc4d0_0 .net "Y", 1 0, L_0x562b8d219d90;  1 drivers
v0x562b8c2d6ff0_0 .net "Z", 3 0, L_0x562b8d2199f0;  alias, 1 drivers
v0x562b8c2d6790_0 .net *"_ivl_20", 0 0, L_0x562b8d213650;  1 drivers
L_0x7f38f70e0e58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c2d6850_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e0e58;  1 drivers
L_0x7f38f70e0ea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2c82d0_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e0ea0;  1 drivers
L_0x7f38f70e0ee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c2c0c80_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e0ee8;  1 drivers
L_0x7f38f70e0f30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c2b6f30_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e0f30;  1 drivers
v0x562b8c2b6760_0 .net "a", 0 0, L_0x562b8d210220;  1 drivers
v0x562b8c2b6800_0 .net "a_abs", 0 0, L_0x562b8d210ec0;  1 drivers
v0x562b8c29d5c0_0 .net "b", 0 0, L_0x562b8d2113d0;  1 drivers
v0x562b8c29d660_0 .net "b_abs", 0 0, L_0x562b8d212070;  1 drivers
v0x562b8c29cd20_0 .net "c1", 0 0, L_0x562b8d214770;  1 drivers
v0x562b8c29a5f0_0 .net "c2", 0 0, L_0x562b8d215920;  1 drivers
v0x562b8c29a690_0 .net "c3", 0 0, L_0x562b8d217bf0;  1 drivers
v0x562b8c297ec0_0 .net "c4", 0 0, L_0x562b8d219c60;  1 drivers
v0x562b8c297f60_0 .net "neg_a", 0 0, L_0x562b8d2107a0;  1 drivers
v0x562b8c2798d0_0 .net "neg_b", 0 0, L_0x562b8d211950;  1 drivers
v0x562b8c279970_0 .net "temp", 3 0, L_0x562b8d217ac0;  1 drivers
v0x562b8c292bc0_0 .net "term1", 3 0, L_0x562b8d2159b0;  1 drivers
v0x562b8c292c60_0 .net "term2", 3 0, L_0x562b8d215a50;  1 drivers
v0x562b8c292320_0 .net "term3", 3 0, L_0x562b8d215b90;  1 drivers
v0x562b8c28fbf0_0 .net "z0", 1 0, L_0x562b8d20fc60;  1 drivers
v0x562b8c28d4c0_0 .net "z1", 1 0, L_0x562b8d215740;  1 drivers
v0x562b8c28d560_0 .net "z1_1", 1 0, L_0x562b8d2136c0;  1 drivers
v0x562b8c286850_0 .net "z1_2", 1 0, L_0x562b8d214640;  1 drivers
v0x562b8c285ff0_0 .net "z1_3", 1 0, L_0x562b8d212510;  1 drivers
v0x562b8c280b10_0 .net "z1_4", 1 0, L_0x562b8d2134d0;  1 drivers
v0x562b8c2802b0_0 .net "z2", 1 0, L_0x562b8d20fa10;  1 drivers
L_0x562b8d20fab0 .part L_0x562b8d219cf0, 1, 1;
L_0x562b8d20fb50 .part L_0x562b8d219d90, 1, 1;
L_0x562b8d20fd50 .part L_0x562b8d219cf0, 0, 1;
L_0x562b8d20fe90 .part L_0x562b8d219d90, 0, 1;
L_0x562b8d210f60 .part L_0x562b8d219cf0, 0, 1;
L_0x562b8d211000 .part L_0x562b8d219cf0, 1, 1;
L_0x562b8d212110 .part L_0x562b8d219d90, 1, 1;
L_0x562b8d2121b0 .part L_0x562b8d219d90, 0, 1;
L_0x562b8d2136c0 .functor MUXZ 2, L_0x562b8d212510, L_0x562b8d2134d0, L_0x562b8d213650, C4<>;
L_0x562b8d2159b0 .concat [ 2 2 0 0], L_0x562b8d20fc60, L_0x7f38f70e0e58;
L_0x562b8d215a50 .concat [ 1 2 1 0], L_0x7f38f70e0ee8, L_0x562b8d215740, L_0x7f38f70e0ea0;
L_0x562b8d215b90 .concat [ 2 2 0 0], L_0x7f38f70e0f30, L_0x562b8d20fa10;
S_0x562b8c3a3e10 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c62da00 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d210530 .functor NOT 1, L_0x562b8d211000, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e0c18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d210640 .functor BUFZ 1, L_0x7f38f70e0c18, C4<0>, C4<0>, C4<0>;
L_0x562b8d2107a0 .functor NOT 1, L_0x562b8d210700, C4<0>, C4<0>, C4<0>;
v0x562b8c5b4320_0 .net "D", 0 0, L_0x562b8d210220;  alias, 1 drivers
v0x562b8c5b43e0_0 .net *"_ivl_9", 0 0, L_0x562b8d210640;  1 drivers
v0x562b8c5b1bf0_0 .net "a", 0 0, L_0x562b8d210f60;  1 drivers
v0x562b8c593e60_0 .net "abs_D", 0 0, L_0x562b8d210ec0;  alias, 1 drivers
v0x562b8c593600_0 .net "b", 0 0, L_0x562b8d211000;  1 drivers
v0x562b8c5ac8f0_0 .net "b_comp", 0 0, L_0x562b8d210530;  1 drivers
v0x562b8c5ac050_0 .net "carry", 1 0, L_0x562b8d2105a0;  1 drivers
v0x562b8c5a9920_0 .net "cin", 0 0, L_0x7f38f70e0c18;  1 drivers
v0x562b8c5a99e0_0 .net "is_pos", 0 0, L_0x562b8d210700;  1 drivers
v0x562b8c5a71f0_0 .net "negative", 0 0, L_0x562b8d2107a0;  alias, 1 drivers
v0x562b8c5a72b0_0 .net "twos", 0 0, L_0x562b8d210b20;  1 drivers
L_0x562b8d210400 .part L_0x562b8d2105a0, 0, 1;
L_0x562b8d2105a0 .concat8 [ 1 1 0 0], L_0x562b8d210640, L_0x562b8d210390;
L_0x562b8d210700 .part L_0x562b8d2105a0, 1, 1;
L_0x562b8d210ec0 .functor MUXZ 1, L_0x562b8d210b20, L_0x562b8d210220, L_0x562b8d210700, C4<>;
S_0x562b8c3a16e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c3a3e10;
 .timescale 0 0;
P_0x562b8c601890 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c39efb0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c3a16e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d210390 .functor OR 1, L_0x562b8d210040, L_0x562b8d210320, C4<0>, C4<0>;
v0x562b8c5f2c80_0 .net "S", 0 0, L_0x562b8d210220;  alias, 1 drivers
v0x562b8c5f2d40_0 .net "a", 0 0, L_0x562b8d210f60;  alias, 1 drivers
v0x562b8c5c1dd0_0 .net "b", 0 0, L_0x562b8d210530;  alias, 1 drivers
v0x562b8c5c1e70_0 .net "cin", 0 0, L_0x562b8d210400;  1 drivers
v0x562b8c5c1530_0 .net "cout", 0 0, L_0x562b8d210390;  1 drivers
v0x562b8c5bee00_0 .net "cout1", 0 0, L_0x562b8d210040;  1 drivers
v0x562b8c5beea0_0 .net "cout2", 0 0, L_0x562b8d210320;  1 drivers
v0x562b8c5bc6d0_0 .net "s1", 0 0, L_0x562b8d20ffd0;  1 drivers
S_0x562b8c39c880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c39efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d20ffd0 .functor XOR 1, L_0x562b8d210f60, L_0x562b8d210530, C4<0>, C4<0>;
L_0x562b8d210040 .functor AND 1, L_0x562b8d210f60, L_0x562b8d210530, C4<1>, C4<1>;
v0x562b8c5ff110_0 .net "S", 0 0, L_0x562b8d20ffd0;  alias, 1 drivers
v0x562b8c5fc940_0 .net "a", 0 0, L_0x562b8d210f60;  alias, 1 drivers
v0x562b8c5fc9e0_0 .net "b", 0 0, L_0x562b8d210530;  alias, 1 drivers
v0x562b8c5fa210_0 .net "cout", 0 0, L_0x562b8d210040;  alias, 1 drivers
S_0x562b8c39a150 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c39efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d210220 .functor XOR 1, L_0x562b8d210400, L_0x562b8d20ffd0, C4<0>, C4<0>;
L_0x562b8d210320 .functor AND 1, L_0x562b8d210400, L_0x562b8d20ffd0, C4<1>, C4<1>;
v0x562b8c5fa2d0_0 .net "S", 0 0, L_0x562b8d210220;  alias, 1 drivers
v0x562b8c5f7ae0_0 .net "a", 0 0, L_0x562b8d210400;  alias, 1 drivers
v0x562b8c5f7ba0_0 .net "b", 0 0, L_0x562b8d20ffd0;  alias, 1 drivers
v0x562b8c5f53b0_0 .net "cout", 0 0, L_0x562b8d210320;  alias, 1 drivers
S_0x562b8c397a20 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c3a3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c5c1620 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2108b0 .functor NOT 1, L_0x562b8d210220, C4<0>, C4<0>, C4<0>;
v0x562b8c5b72f0_0 .net "cout", 0 0, L_0x562b8d210e00;  1 drivers
v0x562b8c5b7390_0 .net "i", 0 0, L_0x562b8d210220;  alias, 1 drivers
v0x562b8c5b6a50_0 .net "o", 0 0, L_0x562b8d210b20;  alias, 1 drivers
v0x562b8c5b6af0_0 .net "temp2", 0 0, L_0x562b8d2108b0;  1 drivers
S_0x562b8c3952f0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c397a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c255a40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e0bd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d210d90 .functor BUFZ 1, L_0x7f38f70e0bd0, C4<0>, C4<0>, C4<0>;
L_0x562b8d210e00 .functor BUFZ 1, L_0x562b8d210d20, C4<0>, C4<0>, C4<0>;
v0x562b8c5d2770_0 .net "S", 0 0, L_0x562b8d210b20;  alias, 1 drivers
v0x562b8c5cd470_0 .net "a", 0 0, L_0x562b8d2108b0;  alias, 1 drivers
L_0x7f38f70e0b88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c5ccbd0_0 .net "b", 0 0, L_0x7f38f70e0b88;  1 drivers
v0x562b8c5ca4a0 .array "carry", 0 1;
v0x562b8c5ca4a0_0 .net v0x562b8c5ca4a0 0, 0 0, L_0x562b8d210d90; 1 drivers
v0x562b8c5ca4a0_1 .net v0x562b8c5ca4a0 1, 0 0, L_0x562b8d210d20; 1 drivers
v0x562b8c5c7d70_0 .net "cin", 0 0, L_0x7f38f70e0bd0;  1 drivers
v0x562b8c5c7e10_0 .net "cout", 0 0, L_0x562b8d210e00;  alias, 1 drivers
S_0x562b8c392bc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c3952f0;
 .timescale 0 0;
P_0x562b8c24e3f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c390490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c392bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d210d20 .functor OR 1, L_0x562b8d210a20, L_0x562b8d210c20, C4<0>, C4<0>;
v0x562b8c5e1030_0 .net "S", 0 0, L_0x562b8d210b20;  alias, 1 drivers
v0x562b8c5e10f0_0 .net "a", 0 0, L_0x562b8d2108b0;  alias, 1 drivers
v0x562b8c5de900_0 .net "b", 0 0, L_0x7f38f70e0b88;  alias, 1 drivers
v0x562b8c5de9a0_0 .net "cin", 0 0, L_0x562b8d210d90;  alias, 1 drivers
v0x562b8c5d7e70_0 .net "cout", 0 0, L_0x562b8d210d20;  alias, 1 drivers
v0x562b8c5d75d0_0 .net "cout1", 0 0, L_0x562b8d210a20;  1 drivers
v0x562b8c5d7670_0 .net "cout2", 0 0, L_0x562b8d210c20;  1 drivers
v0x562b8c5d4ea0_0 .net "s1", 0 0, L_0x562b8d2109b0;  1 drivers
S_0x562b8c38dd60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c390490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2109b0 .functor XOR 1, L_0x562b8d2108b0, L_0x7f38f70e0b88, C4<0>, C4<0>;
L_0x562b8d210a20 .functor AND 1, L_0x562b8d2108b0, L_0x7f38f70e0b88, C4<1>, C4<1>;
v0x562b8c5edcf0_0 .net "S", 0 0, L_0x562b8d2109b0;  alias, 1 drivers
v0x562b8c5ed420_0 .net "a", 0 0, L_0x562b8d2108b0;  alias, 1 drivers
v0x562b8c5ed4e0_0 .net "b", 0 0, L_0x7f38f70e0b88;  alias, 1 drivers
v0x562b8c5eacf0_0 .net "cout", 0 0, L_0x562b8d210a20;  alias, 1 drivers
S_0x562b8c38b630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c390490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d210b20 .functor XOR 1, L_0x562b8d210d90, L_0x562b8d2109b0, C4<0>, C4<0>;
L_0x562b8d210c20 .functor AND 1, L_0x562b8d210d90, L_0x562b8d2109b0, C4<1>, C4<1>;
v0x562b8c5e85c0_0 .net "S", 0 0, L_0x562b8d210b20;  alias, 1 drivers
v0x562b8c5e5e90_0 .net "a", 0 0, L_0x562b8d210d90;  alias, 1 drivers
v0x562b8c5e5f50_0 .net "b", 0 0, L_0x562b8d2109b0;  alias, 1 drivers
v0x562b8c5e3760_0 .net "cout", 0 0, L_0x562b8d210c20;  alias, 1 drivers
S_0x562b8c388f00 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d20f9a0 .functor AND 1, L_0x562b8d20fab0, L_0x562b8d20fb50, C4<1>, C4<1>;
v0x562b8c5a0580_0 .net "X", 0 0, L_0x562b8d20fab0;  1 drivers
v0x562b8c59fd20_0 .net "Y", 0 0, L_0x562b8d20fb50;  1 drivers
v0x562b8c59fde0_0 .net "Z", 1 0, L_0x562b8d20fa10;  alias, 1 drivers
L_0x7f38f70e0af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c59a840_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e0af8;  1 drivers
v0x562b8c599fe0_0 .net "z", 0 0, L_0x562b8d20f9a0;  1 drivers
L_0x562b8d20fa10 .concat [ 1 1 0 0], L_0x562b8d20f9a0, L_0x7f38f70e0af8;
S_0x562b8c3867d0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d20fbf0 .functor AND 1, L_0x562b8d20fd50, L_0x562b8d20fe90, C4<1>, C4<1>;
v0x562b8c58bb20_0 .net "X", 0 0, L_0x562b8d20fd50;  1 drivers
v0x562b8c58bbc0_0 .net "Y", 0 0, L_0x562b8d20fe90;  1 drivers
v0x562b8c5844d0_0 .net "Z", 1 0, L_0x562b8d20fc60;  alias, 1 drivers
L_0x7f38f70e0b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c584570_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e0b40;  1 drivers
v0x562b8c57a780_0 .net "z", 0 0, L_0x562b8d20fbf0;  1 drivers
L_0x562b8d20fc60 .concat [ 1 1 0 0], L_0x562b8d20fbf0, L_0x7f38f70e0b40;
S_0x562b8c3840a0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c5cd560 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2116e0 .functor NOT 1, L_0x562b8d2121b0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e0cf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2117f0 .functor BUFZ 1, L_0x7f38f70e0cf0, C4<0>, C4<0>, C4<0>;
L_0x562b8d211950 .functor NOT 1, L_0x562b8d2118b0, C4<0>, C4<0>, C4<0>;
v0x562b8c50dda0_0 .net "D", 0 0, L_0x562b8d2113d0;  alias, 1 drivers
v0x562b8c50de60_0 .net *"_ivl_9", 0 0, L_0x562b8d2117f0;  1 drivers
v0x562b8c5088c0_0 .net "a", 0 0, L_0x562b8d212110;  1 drivers
v0x562b8c508060_0 .net "abs_D", 0 0, L_0x562b8d212070;  alias, 1 drivers
v0x562b8c4f9ba0_0 .net "b", 0 0, L_0x562b8d2121b0;  1 drivers
v0x562b8c4f2550_0 .net "b_comp", 0 0, L_0x562b8d2116e0;  1 drivers
v0x562b8c56d230_0 .net "carry", 1 0, L_0x562b8d211750;  1 drivers
v0x562b8c56ca60_0 .net "cin", 0 0, L_0x7f38f70e0cf0;  1 drivers
v0x562b8c56cb20_0 .net "is_pos", 0 0, L_0x562b8d2118b0;  1 drivers
v0x562b8c4e80e0_0 .net "negative", 0 0, L_0x562b8d211950;  alias, 1 drivers
v0x562b8c4e81a0_0 .net "twos", 0 0, L_0x562b8d211cd0;  1 drivers
L_0x562b8d2115b0 .part L_0x562b8d211750, 0, 1;
L_0x562b8d211750 .concat8 [ 1 1 0 0], L_0x562b8d2117f0, L_0x562b8d211540;
L_0x562b8d2118b0 .part L_0x562b8d211750, 1, 1;
L_0x562b8d212070 .functor MUXZ 1, L_0x562b8d211cd0, L_0x562b8d2113d0, L_0x562b8d2118b0, C4<>;
S_0x562b8c37cfe0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c3840a0;
 .timescale 0 0;
P_0x562b8c2a83d0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c37a8b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c37cfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d211540 .functor OR 1, L_0x562b8d2111f0, L_0x562b8d2114d0, C4<0>, C4<0>;
v0x562b8c53d980_0 .net "S", 0 0, L_0x562b8d2113d0;  alias, 1 drivers
v0x562b8c53da40_0 .net "a", 0 0, L_0x562b8d212110;  alias, 1 drivers
v0x562b8c53d120_0 .net "b", 0 0, L_0x562b8d2116e0;  alias, 1 drivers
v0x562b8c53d1c0_0 .net "cin", 0 0, L_0x562b8d2115b0;  1 drivers
v0x562b8c556410_0 .net "cout", 0 0, L_0x562b8d211540;  1 drivers
v0x562b8c555b70_0 .net "cout1", 0 0, L_0x562b8d2111f0;  1 drivers
v0x562b8c555c10_0 .net "cout2", 0 0, L_0x562b8d2114d0;  1 drivers
v0x562b8c553440_0 .net "s1", 0 0, L_0x562b8d211180;  1 drivers
S_0x562b8c378180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c37a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d211180 .functor XOR 1, L_0x562b8d212110, L_0x562b8d2116e0, C4<0>, C4<0>;
L_0x562b8d2111f0 .functor AND 1, L_0x562b8d212110, L_0x562b8d2116e0, C4<1>, C4<1>;
v0x562b8c57a050_0 .net "S", 0 0, L_0x562b8d211180;  alias, 1 drivers
v0x562b8c560e10_0 .net "a", 0 0, L_0x562b8d212110;  alias, 1 drivers
v0x562b8c560ed0_0 .net "b", 0 0, L_0x562b8d2116e0;  alias, 1 drivers
v0x562b8c560570_0 .net "cout", 0 0, L_0x562b8d2111f0;  alias, 1 drivers
S_0x562b8c375a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c37a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2113d0 .functor XOR 1, L_0x562b8d2115b0, L_0x562b8d211180, C4<0>, C4<0>;
L_0x562b8d2114d0 .functor AND 1, L_0x562b8d2115b0, L_0x562b8d211180, C4<1>, C4<1>;
v0x562b8c55de40_0 .net "S", 0 0, L_0x562b8d2113d0;  alias, 1 drivers
v0x562b8c55df00_0 .net "a", 0 0, L_0x562b8d2115b0;  alias, 1 drivers
v0x562b8c55b710_0 .net "b", 0 0, L_0x562b8d211180;  alias, 1 drivers
v0x562b8c55b7b0_0 .net "cout", 0 0, L_0x562b8d2114d0;  alias, 1 drivers
S_0x562b8c373320 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c3840a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c553530 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d211a60 .functor NOT 1, L_0x562b8d2113d0, C4<0>, C4<0>, C4<0>;
v0x562b8c515270_0 .net "cout", 0 0, L_0x562b8d211fb0;  1 drivers
v0x562b8c515310_0 .net "i", 0 0, L_0x562b8d2113d0;  alias, 1 drivers
v0x562b8c50e600_0 .net "o", 0 0, L_0x562b8d211cd0;  alias, 1 drivers
v0x562b8c50e6a0_0 .net "temp2", 0 0, L_0x562b8d211a60;  1 drivers
S_0x562b8c370bf0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c373320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c218c80 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e0ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d211f40 .functor BUFZ 1, L_0x7f38f70e0ca8, C4<0>, C4<0>, C4<0>;
L_0x562b8d211fb0 .functor BUFZ 1, L_0x562b8d211ed0, C4<0>, C4<0>, C4<0>;
v0x562b8c501ee0_0 .net "S", 0 0, L_0x562b8d211cd0;  alias, 1 drivers
v0x562b8c501680_0 .net "a", 0 0, L_0x562b8d211a60;  alias, 1 drivers
L_0x7f38f70e0c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c51a970_0 .net "b", 0 0, L_0x7f38f70e0c60;  1 drivers
v0x562b8c51a0d0 .array "carry", 0 1;
v0x562b8c51a0d0_0 .net v0x562b8c51a0d0 0, 0 0, L_0x562b8d211f40; 1 drivers
v0x562b8c51a0d0_1 .net v0x562b8c51a0d0 1, 0 0, L_0x562b8d211ed0; 1 drivers
v0x562b8c5179a0_0 .net "cin", 0 0, L_0x7f38f70e0ca8;  1 drivers
v0x562b8c517a40_0 .net "cout", 0 0, L_0x562b8d211fb0;  alias, 1 drivers
S_0x562b8c36e4c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c370bf0;
 .timescale 0 0;
P_0x562b8c211240 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c368c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c36e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d211ed0 .functor OR 1, L_0x562b8d211bd0, L_0x562b8d211dd0, C4<0>, C4<0>;
v0x562b8c52dff0_0 .net "S", 0 0, L_0x562b8d211cd0;  alias, 1 drivers
v0x562b8c52e0b0_0 .net "a", 0 0, L_0x562b8d211a60;  alias, 1 drivers
v0x562b8c525370_0 .net "b", 0 0, L_0x7f38f70e0c60;  alias, 1 drivers
v0x562b8c525410_0 .net "cin", 0 0, L_0x562b8d211f40;  alias, 1 drivers
v0x562b8c524ad0_0 .net "cout", 0 0, L_0x562b8d211ed0;  alias, 1 drivers
v0x562b8c5223a0_0 .net "cout1", 0 0, L_0x562b8d211bd0;  1 drivers
v0x562b8c522440_0 .net "cout2", 0 0, L_0x562b8d211dd0;  1 drivers
v0x562b8c51fc70_0 .net "s1", 0 0, L_0x562b8d211b60;  1 drivers
S_0x562b8c366520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c368c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d211b60 .functor XOR 1, L_0x562b8d211a60, L_0x7f38f70e0c60, C4<0>, C4<0>;
L_0x562b8d211bd0 .functor AND 1, L_0x562b8d211a60, L_0x7f38f70e0c60, C4<1>, C4<1>;
v0x562b8c550d10_0 .net "S", 0 0, L_0x562b8d211b60;  alias, 1 drivers
v0x562b8c54a0a0_0 .net "a", 0 0, L_0x562b8d211a60;  alias, 1 drivers
v0x562b8c54a160_0 .net "b", 0 0, L_0x7f38f70e0c60;  alias, 1 drivers
v0x562b8c549840_0 .net "cout", 0 0, L_0x562b8d211bd0;  alias, 1 drivers
S_0x562b8c363df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c368c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d211cd0 .functor XOR 1, L_0x562b8d211f40, L_0x562b8d211b60, C4<0>, C4<0>;
L_0x562b8d211dd0 .functor AND 1, L_0x562b8d211f40, L_0x562b8d211b60, C4<1>, C4<1>;
v0x562b8c544360_0 .net "S", 0 0, L_0x562b8d211cd0;  alias, 1 drivers
v0x562b8c543b00_0 .net "a", 0 0, L_0x562b8d211f40;  alias, 1 drivers
v0x562b8c543bc0_0 .net "b", 0 0, L_0x562b8d211b60;  alias, 1 drivers
v0x562b8c535640_0 .net "cout", 0 0, L_0x562b8d211dd0;  alias, 1 drivers
S_0x562b8c3616c0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d212380 .functor AND 1, L_0x562b8d210ec0, L_0x562b8d212070, C4<1>, C4<1>;
v0x562b8c4e7810_0 .net "X", 0 0, L_0x562b8d210ec0;  alias, 1 drivers
v0x562b8c4e78d0_0 .net "Y", 0 0, L_0x562b8d212070;  alias, 1 drivers
v0x562b8c4e50e0_0 .net "Z", 1 0, L_0x562b8d212510;  alias, 1 drivers
L_0x7f38f70e0d38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c4e5180_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e0d38;  1 drivers
v0x562b8c4e29b0_0 .net "z", 0 0, L_0x562b8d212380;  1 drivers
L_0x562b8d212510 .concat [ 1 1 0 0], L_0x562b8d212380, L_0x7f38f70e0d38;
S_0x562b8c35ef90 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c51fd60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e0e10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2146e0 .functor BUFZ 1, L_0x7f38f70e0e10, C4<0>, C4<0>, C4<0>;
L_0x562b8d214770 .functor BUFZ 1, L_0x562b8d214330, C4<0>, C4<0>, C4<0>;
v0x562b8c4b87e0_0 .net "S", 1 0, L_0x562b8d214640;  alias, 1 drivers
v0x562b8c4b34e0_0 .net "a", 1 0, L_0x562b8d20fc60;  alias, 1 drivers
v0x562b8c4b35a0_0 .net "b", 1 0, L_0x562b8d20fa10;  alias, 1 drivers
v0x562b8c4b2c40 .array "carry", 0 2;
v0x562b8c4b2c40_0 .net v0x562b8c4b2c40 0, 0 0, L_0x562b8d2146e0; 1 drivers
v0x562b8c4b2c40_1 .net v0x562b8c4b2c40 1, 0 0, L_0x562b8d213c60; 1 drivers
v0x562b8c4b2c40_2 .net v0x562b8c4b2c40 2, 0 0, L_0x562b8d214330; 1 drivers
v0x562b8c4b0510_0 .net "cin", 0 0, L_0x7f38f70e0e10;  1 drivers
v0x562b8c4adde0_0 .net "cout", 0 0, L_0x562b8d214770;  alias, 1 drivers
L_0x562b8d213d60 .part L_0x562b8d20fc60, 0, 1;
L_0x562b8d213f20 .part L_0x562b8d20fa10, 0, 1;
L_0x562b8d2143e0 .part L_0x562b8d20fc60, 1, 1;
L_0x562b8d214510 .part L_0x562b8d20fa10, 1, 1;
L_0x562b8d214640 .concat8 [ 1 1 0 0], L_0x562b8d213a10, L_0x562b8d2141c0;
S_0x562b8c35c860 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c35ef90;
 .timescale 0 0;
P_0x562b8c51aa60 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c35a130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c35c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d213c60 .functor OR 1, L_0x562b8d213950, L_0x562b8d213b60, C4<0>, C4<0>;
v0x562b8c4a7e40_0 .net "S", 0 0, L_0x562b8d213a10;  1 drivers
v0x562b8c4a7f00_0 .net "a", 0 0, L_0x562b8d213d60;  1 drivers
v0x562b8c4a75a0_0 .net "b", 0 0, L_0x562b8d213f20;  1 drivers
v0x562b8c4a7640_0 .net "cin", 0 0, L_0x562b8d2146e0;  alias, 1 drivers
v0x562b8c4a4e70_0 .net "cout", 0 0, L_0x562b8d213c60;  alias, 1 drivers
v0x562b8c4a2740_0 .net "cout1", 0 0, L_0x562b8d213950;  1 drivers
v0x562b8c4a27e0_0 .net "cout2", 0 0, L_0x562b8d213b60;  1 drivers
v0x562b8c4d3d60_0 .net "s1", 0 0, L_0x562b8d213890;  1 drivers
S_0x562b8c33dcc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c35a130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d213890 .functor XOR 1, L_0x562b8d213d60, L_0x562b8d213f20, C4<0>, C4<0>;
L_0x562b8d213950 .functor AND 1, L_0x562b8d213d60, L_0x562b8d213f20, C4<1>, C4<1>;
v0x562b8c4e0280_0 .net "S", 0 0, L_0x562b8d213890;  alias, 1 drivers
v0x562b8c4e0320_0 .net "a", 0 0, L_0x562b8d213d60;  alias, 1 drivers
v0x562b8c4ddb50_0 .net "b", 0 0, L_0x562b8d213f20;  alias, 1 drivers
v0x562b8c4ddbf0_0 .net "cout", 0 0, L_0x562b8d213950;  alias, 1 drivers
S_0x562b8c33b590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c35a130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d213a10 .functor XOR 1, L_0x562b8d2146e0, L_0x562b8d213890, C4<0>, C4<0>;
L_0x562b8d213b60 .functor AND 1, L_0x562b8d2146e0, L_0x562b8d213890, C4<1>, C4<1>;
v0x562b8c4db420_0 .net "S", 0 0, L_0x562b8d213a10;  alias, 1 drivers
v0x562b8c4db4e0_0 .net "a", 0 0, L_0x562b8d2146e0;  alias, 1 drivers
v0x562b8c4d8cf0_0 .net "b", 0 0, L_0x562b8d213890;  alias, 1 drivers
v0x562b8c4d8d90_0 .net "cout", 0 0, L_0x562b8d213b60;  alias, 1 drivers
S_0x562b8c338e60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c35ef90;
 .timescale 0 0;
P_0x562b8c4d3e50 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c336730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c338e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d214330 .functor OR 1, L_0x562b8d214150, L_0x562b8d2142c0, C4<0>, C4<0>;
v0x562b8c4c97d0_0 .net "S", 0 0, L_0x562b8d2141c0;  1 drivers
v0x562b8c4c9890_0 .net "a", 0 0, L_0x562b8d2143e0;  1 drivers
v0x562b8c4c70a0_0 .net "b", 0 0, L_0x562b8d214510;  1 drivers
v0x562b8c4c4970_0 .net "cin", 0 0, L_0x562b8d213c60;  alias, 1 drivers
v0x562b8c4bdee0_0 .net "cout", 0 0, L_0x562b8d214330;  alias, 1 drivers
v0x562b8c4bd640_0 .net "cout1", 0 0, L_0x562b8d214150;  1 drivers
v0x562b8c4bd6e0_0 .net "cout2", 0 0, L_0x562b8d2142c0;  1 drivers
v0x562b8c4baf10_0 .net "s1", 0 0, L_0x562b8d2140e0;  1 drivers
S_0x562b8c334000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c336730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2140e0 .functor XOR 1, L_0x562b8d2143e0, L_0x562b8d214510, C4<0>, C4<0>;
L_0x562b8d214150 .functor AND 1, L_0x562b8d2143e0, L_0x562b8d214510, C4<1>, C4<1>;
v0x562b8c4d3490_0 .net "S", 0 0, L_0x562b8d2140e0;  alias, 1 drivers
v0x562b8c4d3550_0 .net "a", 0 0, L_0x562b8d2143e0;  alias, 1 drivers
v0x562b8c4d0d60_0 .net "b", 0 0, L_0x562b8d214510;  alias, 1 drivers
v0x562b8c4d0e20_0 .net "cout", 0 0, L_0x562b8d214150;  alias, 1 drivers
S_0x562b8c3318d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c336730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2141c0 .functor XOR 1, L_0x562b8d213c60, L_0x562b8d2140e0, C4<0>, C4<0>;
L_0x562b8d2142c0 .functor AND 1, L_0x562b8d213c60, L_0x562b8d2140e0, C4<1>, C4<1>;
v0x562b8c4ce630_0 .net "S", 0 0, L_0x562b8d2141c0;  alias, 1 drivers
v0x562b8c4ce6f0_0 .net "a", 0 0, L_0x562b8d213c60;  alias, 1 drivers
v0x562b8c4cbf00_0 .net "b", 0 0, L_0x562b8d2140e0;  alias, 1 drivers
v0x562b8c4cbfa0_0 .net "cout", 0 0, L_0x562b8d2142c0;  alias, 1 drivers
S_0x562b8c32f1a0 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4c4a60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d2157e0 .functor BUFZ 1, L_0x562b8d214770, C4<0>, C4<0>, C4<0>;
L_0x562b8d215920 .functor BUFZ 1, L_0x562b8d2153a0, C4<0>, C4<0>, C4<0>;
v0x562b8c441780_0 .net "S", 1 0, L_0x562b8d215740;  alias, 1 drivers
v0x562b8c441840_0 .net "a", 1 0, L_0x562b8d214640;  alias, 1 drivers
v0x562b8c4239f0_0 .net "b", 1 0, L_0x562b8d2136c0;  alias, 1 drivers
v0x562b8c423190 .array "carry", 0 2;
v0x562b8c423190_0 .net v0x562b8c423190 0, 0 0, L_0x562b8d2157e0; 1 drivers
v0x562b8c423190_1 .net v0x562b8c423190 1, 0 0, L_0x562b8d214c40; 1 drivers
v0x562b8c423190_2 .net v0x562b8c423190 2, 0 0, L_0x562b8d2153a0; 1 drivers
v0x562b8c43c480_0 .net "cin", 0 0, L_0x562b8d214770;  alias, 1 drivers
v0x562b8c43bbe0_0 .net "cout", 0 0, L_0x562b8d215920;  alias, 1 drivers
L_0x562b8d214d80 .part L_0x562b8d214640, 0, 1;
L_0x562b8d214f60 .part L_0x562b8d2136c0, 0, 1;
L_0x562b8d215450 .part L_0x562b8d214640, 1, 1;
L_0x562b8d215580 .part L_0x562b8d2136c0, 1, 1;
L_0x562b8d215740 .concat8 [ 1 1 0 0], L_0x562b8d214990, L_0x562b8d2151d0;
S_0x562b8c2fda50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c32f1a0;
 .timescale 0 0;
P_0x562b8c4b2d30 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c2fb320 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2fda50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d214c40 .functor OR 1, L_0x562b8d2148b0, L_0x562b8d214b20, C4<0>, C4<0>;
v0x562b8c479670_0 .net "S", 0 0, L_0x562b8d214990;  1 drivers
v0x562b8c479710_0 .net "a", 0 0, L_0x562b8d214d80;  1 drivers
v0x562b8c492960_0 .net "b", 0 0, L_0x562b8d214f60;  1 drivers
v0x562b8c4920c0_0 .net "cin", 0 0, L_0x562b8d2157e0;  alias, 1 drivers
v0x562b8c48f990_0 .net "cout", 0 0, L_0x562b8d214c40;  alias, 1 drivers
v0x562b8c48d260_0 .net "cout1", 0 0, L_0x562b8d2148b0;  1 drivers
v0x562b8c48d300_0 .net "cout2", 0 0, L_0x562b8d214b20;  1 drivers
v0x562b8c4865f0_0 .net "s1", 0 0, L_0x562b8d214800;  1 drivers
S_0x562b8c2f8bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2fb320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d214800 .functor XOR 1, L_0x562b8d214d80, L_0x562b8d214f60, C4<0>, C4<0>;
L_0x562b8d2148b0 .functor AND 1, L_0x562b8d214d80, L_0x562b8d214f60, C4<1>, C4<1>;
v0x562b8c49d360_0 .net "S", 0 0, L_0x562b8d214800;  alias, 1 drivers
v0x562b8c49cac0_0 .net "a", 0 0, L_0x562b8d214d80;  alias, 1 drivers
v0x562b8c49cb80_0 .net "b", 0 0, L_0x562b8d214f60;  alias, 1 drivers
v0x562b8c49a390_0 .net "cout", 0 0, L_0x562b8d2148b0;  alias, 1 drivers
S_0x562b8c329940 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2fb320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d214990 .functor XOR 1, L_0x562b8d2157e0, L_0x562b8d214800, C4<0>, C4<0>;
L_0x562b8d214b20 .functor AND 1, L_0x562b8d2157e0, L_0x562b8d214800, C4<1>, C4<1>;
v0x562b8c497c60_0 .net "S", 0 0, L_0x562b8d214990;  alias, 1 drivers
v0x562b8c497d20_0 .net "a", 0 0, L_0x562b8d2157e0;  alias, 1 drivers
v0x562b8c479ed0_0 .net "b", 0 0, L_0x562b8d214800;  alias, 1 drivers
v0x562b8c479f70_0 .net "cout", 0 0, L_0x562b8d214b20;  alias, 1 drivers
S_0x562b8c327210 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c32f1a0;
 .timescale 0 0;
P_0x562b8c48fa80 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c324ae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c327210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2153a0 .functor OR 1, L_0x562b8d215140, L_0x562b8d215310, C4<0>, C4<0>;
v0x562b8c46a540_0 .net "S", 0 0, L_0x562b8d2151d0;  1 drivers
v0x562b8c46a5e0_0 .net "a", 0 0, L_0x562b8d215450;  1 drivers
v0x562b8c4607f0_0 .net "b", 0 0, L_0x562b8d215580;  1 drivers
v0x562b8c460020_0 .net "cin", 0 0, L_0x562b8d214c40;  alias, 1 drivers
v0x562b8c446e80_0 .net "cout", 0 0, L_0x562b8d2153a0;  alias, 1 drivers
v0x562b8c4465e0_0 .net "cout1", 0 0, L_0x562b8d215140;  1 drivers
v0x562b8c446680_0 .net "cout2", 0 0, L_0x562b8d215310;  1 drivers
v0x562b8c443eb0_0 .net "s1", 0 0, L_0x562b8d215090;  1 drivers
S_0x562b8c3223b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c324ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d215090 .functor XOR 1, L_0x562b8d215450, L_0x562b8d215580, C4<0>, C4<0>;
L_0x562b8d215140 .functor AND 1, L_0x562b8d215450, L_0x562b8d215580, C4<1>, C4<1>;
v0x562b8c485d90_0 .net "S", 0 0, L_0x562b8d215090;  alias, 1 drivers
v0x562b8c485e50_0 .net "a", 0 0, L_0x562b8d215450;  alias, 1 drivers
v0x562b8c4808b0_0 .net "b", 0 0, L_0x562b8d215580;  alias, 1 drivers
v0x562b8c480970_0 .net "cout", 0 0, L_0x562b8d215140;  alias, 1 drivers
S_0x562b8c31fc80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c324ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2151d0 .functor XOR 1, L_0x562b8d214c40, L_0x562b8d215090, C4<0>, C4<0>;
L_0x562b8d215310 .functor AND 1, L_0x562b8d214c40, L_0x562b8d215090, C4<1>, C4<1>;
v0x562b8c480050_0 .net "S", 0 0, L_0x562b8d2151d0;  alias, 1 drivers
v0x562b8c480110_0 .net "a", 0 0, L_0x562b8d214c40;  alias, 1 drivers
v0x562b8c471b90_0 .net "b", 0 0, L_0x562b8d215090;  alias, 1 drivers
v0x562b8c471c30_0 .net "cout", 0 0, L_0x562b8d215310;  alias, 1 drivers
S_0x562b8c31d550 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c460110 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e0f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d217b60 .functor BUFZ 1, L_0x7f38f70e0f78, C4<0>, C4<0>, C4<0>;
L_0x562b8d217bf0 .functor BUFZ 1, L_0x562b8d217710, C4<0>, C4<0>, C4<0>;
v0x562b8c3b2f70_0 .net "S", 3 0, L_0x562b8d217ac0;  alias, 1 drivers
v0x562b8c3b0840_0 .net "a", 3 0, L_0x562b8d2159b0;  alias, 1 drivers
v0x562b8c3ae110_0 .net "b", 3 0, L_0x562b8d215a50;  alias, 1 drivers
v0x562b8c3ae1d0 .array "carry", 0 4;
v0x562b8c3ae1d0_0 .net v0x562b8c3ae1d0 0, 0 0, L_0x562b8d217b60; 1 drivers
v0x562b8c3ae1d0_1 .net v0x562b8c3ae1d0 1, 0 0, L_0x562b8d2161e0; 1 drivers
v0x562b8c3ae1d0_2 .net v0x562b8c3ae1d0 2, 0 0, L_0x562b8d2168b0; 1 drivers
v0x562b8c3ae1d0_3 .net v0x562b8c3ae1d0 3, 0 0, L_0x562b8d217060; 1 drivers
v0x562b8c3ae1d0_4 .net v0x562b8c3ae1d0 4, 0 0, L_0x562b8d217710; 1 drivers
v0x562b8c3ab9e0_0 .net "cin", 0 0, L_0x7f38f70e0f78;  1 drivers
v0x562b8c354780_0 .net "cout", 0 0, L_0x562b8d217bf0;  alias, 1 drivers
L_0x562b8d216320 .part L_0x562b8d2159b0, 0, 1;
L_0x562b8d216470 .part L_0x562b8d215a50, 0, 1;
L_0x562b8d2169f0 .part L_0x562b8d2159b0, 1, 1;
L_0x562b8d216bb0 .part L_0x562b8d215a50, 1, 1;
L_0x562b8d2171a0 .part L_0x562b8d2159b0, 2, 1;
L_0x562b8d2172d0 .part L_0x562b8d215a50, 2, 1;
L_0x562b8d217810 .part L_0x562b8d2159b0, 3, 1;
L_0x562b8d217940 .part L_0x562b8d215a50, 3, 1;
L_0x562b8d217ac0 .concat8 [ 1 1 1 1], L_0x562b8d215f30, L_0x562b8d2166e0, L_0x562b8d216e90, L_0x562b8d217540;
S_0x562b8c31ae20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c31d550;
 .timescale 0 0;
P_0x562b8c423280 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c313af0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c31ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2161e0 .functor OR 1, L_0x562b8d215e50, L_0x562b8d2160c0, C4<0>, C4<0>;
v0x562b8c429b70_0 .net "S", 0 0, L_0x562b8d215f30;  1 drivers
v0x562b8c429c10_0 .net "a", 0 0, L_0x562b8d216320;  1 drivers
v0x562b8c41b6b0_0 .net "b", 0 0, L_0x562b8d216470;  1 drivers
v0x562b8c414060_0 .net "cin", 0 0, L_0x562b8d217b60;  alias, 1 drivers
v0x562b8c40b3e0_0 .net "cout", 0 0, L_0x562b8d2161e0;  alias, 1 drivers
v0x562b8c40ab40_0 .net "cout1", 0 0, L_0x562b8d215e50;  1 drivers
v0x562b8c40abe0_0 .net "cout2", 0 0, L_0x562b8d2160c0;  1 drivers
v0x562b8c408410_0 .net "s1", 0 0, L_0x562b8d215d40;  1 drivers
S_0x562b8c3113c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c313af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d215d40 .functor XOR 1, L_0x562b8d216320, L_0x562b8d216470, C4<0>, C4<0>;
L_0x562b8d215e50 .functor AND 1, L_0x562b8d216320, L_0x562b8d216470, C4<1>, C4<1>;
v0x562b8c4394b0_0 .net "S", 0 0, L_0x562b8d215d40;  alias, 1 drivers
v0x562b8c436d80_0 .net "a", 0 0, L_0x562b8d216320;  alias, 1 drivers
v0x562b8c436e40_0 .net "b", 0 0, L_0x562b8d216470;  alias, 1 drivers
v0x562b8c430110_0 .net "cout", 0 0, L_0x562b8d215e50;  alias, 1 drivers
S_0x562b8c30ec90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c313af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d215f30 .functor XOR 1, L_0x562b8d217b60, L_0x562b8d215d40, C4<0>, C4<0>;
L_0x562b8d2160c0 .functor AND 1, L_0x562b8d217b60, L_0x562b8d215d40, C4<1>, C4<1>;
v0x562b8c42f8b0_0 .net "S", 0 0, L_0x562b8d215f30;  alias, 1 drivers
v0x562b8c42f970_0 .net "a", 0 0, L_0x562b8d217b60;  alias, 1 drivers
v0x562b8c42a3d0_0 .net "b", 0 0, L_0x562b8d215d40;  alias, 1 drivers
v0x562b8c42a470_0 .net "cout", 0 0, L_0x562b8d2160c0;  alias, 1 drivers
S_0x562b8c3090f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c31d550;
 .timescale 0 0;
P_0x562b8c40b4d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c3069c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3090f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2168b0 .functor OR 1, L_0x562b8d216650, L_0x562b8d216820, C4<0>, C4<0>;
v0x562b8c400140_0 .net "S", 0 0, L_0x562b8d2166e0;  1 drivers
v0x562b8c4001e0_0 .net "a", 0 0, L_0x562b8d2169f0;  1 drivers
v0x562b8c3fda10_0 .net "b", 0 0, L_0x562b8d216bb0;  1 drivers
v0x562b8c3fb2e0_0 .net "cin", 0 0, L_0x562b8d2161e0;  alias, 1 drivers
v0x562b8c3f4670_0 .net "cout", 0 0, L_0x562b8d2168b0;  alias, 1 drivers
v0x562b8c3f3e10_0 .net "cout1", 0 0, L_0x562b8d216650;  1 drivers
v0x562b8c3f3eb0_0 .net "cout2", 0 0, L_0x562b8d216820;  1 drivers
v0x562b8c3ee930_0 .net "s1", 0 0, L_0x562b8d2165a0;  1 drivers
S_0x562b8c304290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c3069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2165a0 .functor XOR 1, L_0x562b8d2169f0, L_0x562b8d216bb0, C4<0>, C4<0>;
L_0x562b8d216650 .functor AND 1, L_0x562b8d2169f0, L_0x562b8d216bb0, C4<1>, C4<1>;
v0x562b8c405ce0_0 .net "S", 0 0, L_0x562b8d2165a0;  alias, 1 drivers
v0x562b8c405da0_0 .net "a", 0 0, L_0x562b8d2169f0;  alias, 1 drivers
v0x562b8c3e7f50_0 .net "b", 0 0, L_0x562b8d216bb0;  alias, 1 drivers
v0x562b8c3e8010_0 .net "cout", 0 0, L_0x562b8d216650;  alias, 1 drivers
S_0x562b8c2f2f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c3069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2166e0 .functor XOR 1, L_0x562b8d2161e0, L_0x562b8d2165a0, C4<0>, C4<0>;
L_0x562b8d216820 .functor AND 1, L_0x562b8d2161e0, L_0x562b8d2165a0, C4<1>, C4<1>;
v0x562b8c3e76f0_0 .net "S", 0 0, L_0x562b8d2166e0;  alias, 1 drivers
v0x562b8c3e77b0_0 .net "a", 0 0, L_0x562b8d2161e0;  alias, 1 drivers
v0x562b8c4009e0_0 .net "b", 0 0, L_0x562b8d2165a0;  alias, 1 drivers
v0x562b8c400a80_0 .net "cout", 0 0, L_0x562b8d216820;  alias, 1 drivers
S_0x562b8c2f0840 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c31d550;
 .timescale 0 0;
P_0x562b8c3fb3d0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c2ee110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2f0840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d217060 .functor OR 1, L_0x562b8d216e00, L_0x562b8d216fd0, C4<0>, C4<0>;
v0x562b8c60e9d0_0 .net "S", 0 0, L_0x562b8d216e90;  1 drivers
v0x562b8c60ea90_0 .net "a", 0 0, L_0x562b8d2171a0;  1 drivers
v0x562b8c619880_0 .net "b", 0 0, L_0x562b8d2172d0;  1 drivers
v0x562b8c619070_0 .net "cin", 0 0, L_0x562b8d2168b0;  alias, 1 drivers
v0x562b8c619110_0 .net "cout", 0 0, L_0x562b8d217060;  alias, 1 drivers
v0x562b8c616940_0 .net "cout1", 0 0, L_0x562b8d216e00;  1 drivers
v0x562b8c6169e0_0 .net "cout2", 0 0, L_0x562b8d216fd0;  1 drivers
v0x562b8c614210_0 .net "s1", 0 0, L_0x562b8d216d70;  1 drivers
S_0x562b8c2cfb20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2ee110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d216d70 .functor XOR 1, L_0x562b8d2171a0, L_0x562b8d2172d0, C4<0>, C4<0>;
L_0x562b8d216e00 .functor AND 1, L_0x562b8d2171a0, L_0x562b8d2172d0, C4<1>, C4<1>;
v0x562b8c3ee0d0_0 .net "S", 0 0, L_0x562b8d216d70;  alias, 1 drivers
v0x562b8c3ee170_0 .net "a", 0 0, L_0x562b8d2171a0;  alias, 1 drivers
v0x562b8c3dfc10_0 .net "b", 0 0, L_0x562b8d2172d0;  alias, 1 drivers
v0x562b8c3dfcb0_0 .net "cout", 0 0, L_0x562b8d216e00;  alias, 1 drivers
S_0x562b8c2e8570 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2ee110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d216e90 .functor XOR 1, L_0x562b8d2168b0, L_0x562b8d216d70, C4<0>, C4<0>;
L_0x562b8d216fd0 .functor AND 1, L_0x562b8d2168b0, L_0x562b8d216d70, C4<1>, C4<1>;
v0x562b8c3d85c0_0 .net "S", 0 0, L_0x562b8d216e90;  alias, 1 drivers
v0x562b8c3d8680_0 .net "a", 0 0, L_0x562b8d2168b0;  alias, 1 drivers
v0x562b8c4532a0_0 .net "b", 0 0, L_0x562b8d216d70;  alias, 1 drivers
v0x562b8c452ad0_0 .net "cout", 0 0, L_0x562b8d216fd0;  alias, 1 drivers
S_0x562b8c2e5e40 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c31d550;
 .timescale 0 0;
P_0x562b8c172930 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c2e3710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2e5e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d217710 .functor OR 1, L_0x562b8d2174b0, L_0x562b8d217680, C4<0>, C4<0>;
v0x562b8c3c1b50_0 .net "S", 0 0, L_0x562b8d217540;  1 drivers
v0x562b8c3bf360_0 .net "a", 0 0, L_0x562b8d217810;  1 drivers
v0x562b8c3bf400_0 .net "b", 0 0, L_0x562b8d217940;  1 drivers
v0x562b8c3bcc30_0 .net "cin", 0 0, L_0x562b8d217060;  alias, 1 drivers
v0x562b8c3ba500_0 .net "cout", 0 0, L_0x562b8d217710;  alias, 1 drivers
v0x562b8c3b7dd0_0 .net "cout1", 0 0, L_0x562b8d2174b0;  1 drivers
v0x562b8c3b7e70_0 .net "cout2", 0 0, L_0x562b8d217680;  1 drivers
v0x562b8c3b56a0_0 .net "s1", 0 0, L_0x562b8d217400;  1 drivers
S_0x562b8c2dc240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2e3710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d217400 .functor XOR 1, L_0x562b8d217810, L_0x562b8d217940, C4<0>, C4<0>;
L_0x562b8d2174b0 .functor AND 1, L_0x562b8d217810, L_0x562b8d217940, C4<1>, C4<1>;
v0x562b8c3cde80_0 .net "S", 0 0, L_0x562b8d217400;  alias, 1 drivers
v0x562b8c3cb750_0 .net "a", 0 0, L_0x562b8d217810;  alias, 1 drivers
v0x562b8c3cb810_0 .net "b", 0 0, L_0x562b8d217940;  alias, 1 drivers
v0x562b8c3c9020_0 .net "cout", 0 0, L_0x562b8d2174b0;  alias, 1 drivers
S_0x562b8c2d6500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2e3710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d217540 .functor XOR 1, L_0x562b8d217060, L_0x562b8d217400, C4<0>, C4<0>;
L_0x562b8d217680 .functor AND 1, L_0x562b8d217060, L_0x562b8d217400, C4<1>, C4<1>;
v0x562b8c3c68f0_0 .net "S", 0 0, L_0x562b8d217540;  alias, 1 drivers
v0x562b8c3c41c0_0 .net "a", 0 0, L_0x562b8d217060;  alias, 1 drivers
v0x562b8c3c4280_0 .net "b", 0 0, L_0x562b8d217400;  alias, 1 drivers
v0x562b8c3c1a90_0 .net "cout", 0 0, L_0x562b8d217680;  alias, 1 drivers
S_0x562b8c2b64d0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c4f9c40 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d212600 .functor NOT 2, L_0x562b8d212510, C4<00>, C4<00>, C4<00>;
v0x562b8c378410_0 .net "cout", 0 0, L_0x562b8d2135e0;  1 drivers
v0x562b8c3784b0_0 .net "i", 1 0, L_0x562b8d212510;  alias, 1 drivers
v0x562b8c375ce0_0 .net "o", 1 0, L_0x562b8d2134d0;  alias, 1 drivers
v0x562b8c3735b0_0 .net "temp2", 1 0, L_0x562b8d212600;  1 drivers
S_0x562b8c2b0190 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c2b64d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c16b330 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e0dc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d213570 .functor BUFZ 1, L_0x7f38f70e0dc8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2135e0 .functor BUFZ 1, L_0x562b8d213120, C4<0>, C4<0>, C4<0>;
v0x562b8c384330_0 .net "S", 1 0, L_0x562b8d2134d0;  alias, 1 drivers
v0x562b8c3843f0_0 .net "a", 1 0, L_0x562b8d212600;  alias, 1 drivers
L_0x7f38f70e0d80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c37db40_0 .net "b", 1 0, L_0x7f38f70e0d80;  1 drivers
v0x562b8c37dc00 .array "carry", 0 2;
v0x562b8c37dc00_0 .net v0x562b8c37dc00 0, 0 0, L_0x562b8d213570; 1 drivers
v0x562b8c37dc00_1 .net v0x562b8c37dc00 1, 0 0, L_0x562b8d212b20; 1 drivers
v0x562b8c37dc00_2 .net v0x562b8c37dc00 2, 0 0, L_0x562b8d213120; 1 drivers
v0x562b8c37d270_0 .net "cin", 0 0, L_0x7f38f70e0dc8;  1 drivers
v0x562b8c37ab40_0 .net "cout", 0 0, L_0x562b8d2135e0;  alias, 1 drivers
L_0x562b8d212c20 .part L_0x562b8d212600, 0, 1;
L_0x562b8d212d50 .part L_0x7f38f70e0d80, 0, 1;
L_0x562b8d2131e0 .part L_0x562b8d212600, 1, 1;
L_0x562b8d2133a0 .part L_0x7f38f70e0d80, 1, 1;
L_0x562b8d2134d0 .concat8 [ 1 1 0 0], L_0x562b8d2128d0, L_0x562b8d212f60;
S_0x562b8c29ca90 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c2b0190;
 .timescale 0 0;
P_0x562b8c1540e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c29a360 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c29ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d212b20 .functor OR 1, L_0x562b8d212810, L_0x562b8d212a20, C4<0>, C4<0>;
v0x562b8c345390_0 .net "S", 0 0, L_0x562b8d2128d0;  1 drivers
v0x562b8c345450_0 .net "a", 0 0, L_0x562b8d212c20;  1 drivers
v0x562b8c3a67d0_0 .net "b", 0 0, L_0x562b8d212d50;  1 drivers
v0x562b8c3a6870_0 .net "cin", 0 0, L_0x562b8d213570;  alias, 1 drivers
v0x562b8c3a40a0_0 .net "cout", 0 0, L_0x562b8d212b20;  alias, 1 drivers
v0x562b8c3a1970_0 .net "cout1", 0 0, L_0x562b8d212810;  1 drivers
v0x562b8c3a1a10_0 .net "cout2", 0 0, L_0x562b8d212a20;  1 drivers
v0x562b8c39f240_0 .net "s1", 0 0, L_0x562b8d212750;  1 drivers
S_0x562b8c297c30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c29a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d212750 .functor XOR 1, L_0x562b8d212c20, L_0x562b8d212d50, C4<0>, C4<0>;
L_0x562b8d212810 .functor AND 1, L_0x562b8d212c20, L_0x562b8d212d50, C4<1>, C4<1>;
v0x562b8c353eb0_0 .net "S", 0 0, L_0x562b8d212750;  alias, 1 drivers
v0x562b8c351780_0 .net "a", 0 0, L_0x562b8d212c20;  alias, 1 drivers
v0x562b8c351840_0 .net "b", 0 0, L_0x562b8d212d50;  alias, 1 drivers
v0x562b8c34f050_0 .net "cout", 0 0, L_0x562b8d212810;  alias, 1 drivers
S_0x562b8c279640 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c29a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2128d0 .functor XOR 1, L_0x562b8d213570, L_0x562b8d212750, C4<0>, C4<0>;
L_0x562b8d212a20 .functor AND 1, L_0x562b8d213570, L_0x562b8d212750, C4<1>, C4<1>;
v0x562b8c34c920_0 .net "S", 0 0, L_0x562b8d2128d0;  alias, 1 drivers
v0x562b8c34a1f0_0 .net "a", 0 0, L_0x562b8d213570;  alias, 1 drivers
v0x562b8c34a2b0_0 .net "b", 0 0, L_0x562b8d212750;  alias, 1 drivers
v0x562b8c347ac0_0 .net "cout", 0 0, L_0x562b8d212a20;  alias, 1 drivers
S_0x562b8c292090 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c2b0190;
 .timescale 0 0;
P_0x562b8c3a4190 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c28f960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c292090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d213120 .functor OR 1, L_0x562b8d212ef0, L_0x562b8d2130b0, C4<0>, C4<0>;
v0x562b8c392e50_0 .net "S", 0 0, L_0x562b8d212f60;  1 drivers
v0x562b8c392ef0_0 .net "a", 0 0, L_0x562b8d2131e0;  1 drivers
v0x562b8c390720_0 .net "b", 0 0, L_0x562b8d2133a0;  1 drivers
v0x562b8c38dff0_0 .net "cin", 0 0, L_0x562b8d212b20;  alias, 1 drivers
v0x562b8c38b8c0_0 .net "cout", 0 0, L_0x562b8d213120;  alias, 1 drivers
v0x562b8c389190_0 .net "cout1", 0 0, L_0x562b8d212ef0;  1 drivers
v0x562b8c389230_0 .net "cout2", 0 0, L_0x562b8d2130b0;  1 drivers
v0x562b8c386a60_0 .net "s1", 0 0, L_0x562b8d212e80;  1 drivers
S_0x562b8c28d230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c28f960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d212e80 .functor XOR 1, L_0x562b8d2131e0, L_0x562b8d2133a0, C4<0>, C4<0>;
L_0x562b8d212ef0 .functor AND 1, L_0x562b8d2131e0, L_0x562b8d2133a0, C4<1>, C4<1>;
v0x562b8c39cb10_0 .net "S", 0 0, L_0x562b8d212e80;  alias, 1 drivers
v0x562b8c39cbd0_0 .net "a", 0 0, L_0x562b8d2131e0;  alias, 1 drivers
v0x562b8c39a3e0_0 .net "b", 0 0, L_0x562b8d2133a0;  alias, 1 drivers
v0x562b8c39a4a0_0 .net "cout", 0 0, L_0x562b8d212ef0;  alias, 1 drivers
S_0x562b8c285d60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c28f960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d212f60 .functor XOR 1, L_0x562b8d212b20, L_0x562b8d212e80, C4<0>, C4<0>;
L_0x562b8d2130b0 .functor AND 1, L_0x562b8d212b20, L_0x562b8d212e80, C4<1>, C4<1>;
v0x562b8c397cb0_0 .net "S", 0 0, L_0x562b8d212f60;  alias, 1 drivers
v0x562b8c397d70_0 .net "a", 0 0, L_0x562b8d212b20;  alias, 1 drivers
v0x562b8c395580_0 .net "b", 0 0, L_0x562b8d212e80;  alias, 1 drivers
v0x562b8c395620_0 .net "cout", 0 0, L_0x562b8d2130b0;  alias, 1 drivers
S_0x562b8c280020 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c3a6540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c38e0e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d219b20 .functor BUFZ 1, L_0x562b8d217bf0, C4<0>, C4<0>, C4<0>;
L_0x562b8d219c60 .functor BUFZ 1, L_0x562b8d219640, C4<0>, C4<0>, C4<0>;
v0x562b8c2cfdb0_0 .net "S", 3 0, L_0x562b8d2199f0;  alias, 1 drivers
v0x562b8c2cfe70_0 .net "a", 3 0, L_0x562b8d217ac0;  alias, 1 drivers
v0x562b8c2e90a0_0 .net "b", 3 0, L_0x562b8d215b90;  alias, 1 drivers
v0x562b8c2e8800 .array "carry", 0 4;
v0x562b8c2e8800_0 .net v0x562b8c2e8800 0, 0 0, L_0x562b8d219b20; 1 drivers
v0x562b8c2e8800_1 .net v0x562b8c2e8800 1, 0 0, L_0x562b8d218110; 1 drivers
v0x562b8c2e8800_2 .net v0x562b8c2e8800 2, 0 0, L_0x562b8d218870; 1 drivers
v0x562b8c2e8800_3 .net v0x562b8c2e8800 3, 0 0, L_0x562b8d218f90; 1 drivers
v0x562b8c2e8800_4 .net v0x562b8c2e8800 4, 0 0, L_0x562b8d219640; 1 drivers
v0x562b8c2e60d0_0 .net "cin", 0 0, L_0x562b8d217bf0;  alias, 1 drivers
v0x562b8c2e39a0_0 .net "cout", 0 0, L_0x562b8d219c60;  alias, 1 drivers
L_0x562b8d218250 .part L_0x562b8d217ac0, 0, 1;
L_0x562b8d218430 .part L_0x562b8d215b90, 0, 1;
L_0x562b8d2189b0 .part L_0x562b8d217ac0, 1, 1;
L_0x562b8d218ae0 .part L_0x562b8d215b90, 1, 1;
L_0x562b8d2190d0 .part L_0x562b8d217ac0, 2, 1;
L_0x562b8d219200 .part L_0x562b8d215b90, 2, 1;
L_0x562b8d219740 .part L_0x562b8d217ac0, 3, 1;
L_0x562b8d219870 .part L_0x562b8d215b90, 3, 1;
L_0x562b8d2199f0 .concat8 [ 1 1 1 1], L_0x562b8d217e60, L_0x562b8d2186a0, L_0x562b8d218dc0, L_0x562b8d219470;
S_0x562b8c260ff0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c280020;
 .timescale 0 0;
P_0x562b8c37d360 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c25e8c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c260ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d218110 .functor OR 1, L_0x562b8d217d80, L_0x562b8d217ff0, C4<0>, C4<0>;
v0x562b8c364080_0 .net "S", 0 0, L_0x562b8d217e60;  1 drivers
v0x562b8c364140_0 .net "a", 0 0, L_0x562b8d218250;  1 drivers
v0x562b8c361950_0 .net "b", 0 0, L_0x562b8d218430;  1 drivers
v0x562b8c35f220_0 .net "cin", 0 0, L_0x562b8d219b20;  alias, 1 drivers
v0x562b8c35caf0_0 .net "cout", 0 0, L_0x562b8d218110;  alias, 1 drivers
v0x562b8c35a3c0_0 .net "cout1", 0 0, L_0x562b8d217d80;  1 drivers
v0x562b8c35a460_0 .net "cout2", 0 0, L_0x562b8d217ff0;  1 drivers
v0x562b8c33e820_0 .net "s1", 0 0, L_0x562b8d217c80;  1 drivers
S_0x562b8c25c190 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c25e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d217c80 .functor XOR 1, L_0x562b8d218250, L_0x562b8d218430, C4<0>, C4<0>;
L_0x562b8d217d80 .functor AND 1, L_0x562b8d218250, L_0x562b8d218430, C4<1>, C4<1>;
v0x562b8c370e80_0 .net "S", 0 0, L_0x562b8d217c80;  alias, 1 drivers
v0x562b8c36e750_0 .net "a", 0 0, L_0x562b8d218250;  alias, 1 drivers
v0x562b8c36e810_0 .net "b", 0 0, L_0x562b8d218430;  alias, 1 drivers
v0x562b8c3697b0_0 .net "cout", 0 0, L_0x562b8d217d80;  alias, 1 drivers
S_0x562b8c23dba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c25e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d217e60 .functor XOR 1, L_0x562b8d219b20, L_0x562b8d217c80, C4<0>, C4<0>;
L_0x562b8d217ff0 .functor AND 1, L_0x562b8d219b20, L_0x562b8d217c80, C4<1>, C4<1>;
v0x562b8c368ee0_0 .net "S", 0 0, L_0x562b8d217e60;  alias, 1 drivers
v0x562b8c368fa0_0 .net "a", 0 0, L_0x562b8d219b20;  alias, 1 drivers
v0x562b8c3667b0_0 .net "b", 0 0, L_0x562b8d217c80;  alias, 1 drivers
v0x562b8c366850_0 .net "cout", 0 0, L_0x562b8d217ff0;  alias, 1 drivers
S_0x562b8c2565f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c280020;
 .timescale 0 0;
P_0x562b8c35cbe0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c253ec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2565f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d218870 .functor OR 1, L_0x562b8d218610, L_0x562b8d2187e0, C4<0>, C4<0>;
v0x562b8c32f430_0 .net "S", 0 0, L_0x562b8d2186a0;  1 drivers
v0x562b8c32f4f0_0 .net "a", 0 0, L_0x562b8d2189b0;  1 drivers
v0x562b8c2fe580_0 .net "b", 0 0, L_0x562b8d218ae0;  1 drivers
v0x562b8c2fdce0_0 .net "cin", 0 0, L_0x562b8d218110;  alias, 1 drivers
v0x562b8c2fdd80_0 .net "cout", 0 0, L_0x562b8d218870;  alias, 1 drivers
v0x562b8c2fb5b0_0 .net "cout1", 0 0, L_0x562b8d218610;  1 drivers
v0x562b8c2fb650_0 .net "cout2", 0 0, L_0x562b8d2187e0;  1 drivers
v0x562b8c2f8e80_0 .net "s1", 0 0, L_0x562b8d218560;  1 drivers
S_0x562b8c251790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c253ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d218560 .functor XOR 1, L_0x562b8d2189b0, L_0x562b8d218ae0, C4<0>, C4<0>;
L_0x562b8d218610 .functor AND 1, L_0x562b8d2189b0, L_0x562b8d218ae0, C4<1>, C4<1>;
v0x562b8c33df50_0 .net "S", 0 0, L_0x562b8d218560;  alias, 1 drivers
v0x562b8c33b820_0 .net "a", 0 0, L_0x562b8d2189b0;  alias, 1 drivers
v0x562b8c33b8e0_0 .net "b", 0 0, L_0x562b8d218ae0;  alias, 1 drivers
v0x562b8c3390f0_0 .net "cout", 0 0, L_0x562b8d218610;  alias, 1 drivers
S_0x562b8c24a2c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c253ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2186a0 .functor XOR 1, L_0x562b8d218110, L_0x562b8d218560, C4<0>, C4<0>;
L_0x562b8d2187e0 .functor AND 1, L_0x562b8d218110, L_0x562b8d218560, C4<1>, C4<1>;
v0x562b8c3369c0_0 .net "S", 0 0, L_0x562b8d2186a0;  alias, 1 drivers
v0x562b8c336a80_0 .net "a", 0 0, L_0x562b8d218110;  alias, 1 drivers
v0x562b8c334290_0 .net "b", 0 0, L_0x562b8d218560;  alias, 1 drivers
v0x562b8c331b60_0 .net "cout", 0 0, L_0x562b8d2187e0;  alias, 1 drivers
S_0x562b8c244580 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c280020;
 .timescale 0 0;
P_0x562b8c10dc40 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c2a8f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c244580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d218f90 .functor OR 1, L_0x562b8d218d30, L_0x562b8d218f00, C4<0>, C4<0>;
v0x562b8c31ff10_0 .net "S", 0 0, L_0x562b8d218dc0;  1 drivers
v0x562b8c31ffb0_0 .net "a", 0 0, L_0x562b8d2190d0;  1 drivers
v0x562b8c31d7e0_0 .net "b", 0 0, L_0x562b8d219200;  1 drivers
v0x562b8c31b0b0_0 .net "cin", 0 0, L_0x562b8d218870;  alias, 1 drivers
v0x562b8c314620_0 .net "cout", 0 0, L_0x562b8d218f90;  alias, 1 drivers
v0x562b8c313d80_0 .net "cout1", 0 0, L_0x562b8d218d30;  1 drivers
v0x562b8c313e20_0 .net "cout2", 0 0, L_0x562b8d218f00;  1 drivers
v0x562b8c311650_0 .net "s1", 0 0, L_0x562b8d218ca0;  1 drivers
S_0x562b8c2a2c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c2a8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d218ca0 .functor XOR 1, L_0x562b8d2190d0, L_0x562b8d219200, C4<0>, C4<0>;
L_0x562b8d218d30 .functor AND 1, L_0x562b8d2190d0, L_0x562b8d219200, C4<1>, C4<1>;
v0x562b8c32a4a0_0 .net "S", 0 0, L_0x562b8d218ca0;  alias, 1 drivers
v0x562b8c329bd0_0 .net "a", 0 0, L_0x562b8d2190d0;  alias, 1 drivers
v0x562b8c329c90_0 .net "b", 0 0, L_0x562b8d219200;  alias, 1 drivers
v0x562b8c3274a0_0 .net "cout", 0 0, L_0x562b8d218d30;  alias, 1 drivers
S_0x562b8c224690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c2a8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d218dc0 .functor XOR 1, L_0x562b8d218870, L_0x562b8d218ca0, C4<0>, C4<0>;
L_0x562b8d218f00 .functor AND 1, L_0x562b8d218870, L_0x562b8d218ca0, C4<1>, C4<1>;
v0x562b8c324d70_0 .net "S", 0 0, L_0x562b8d218dc0;  alias, 1 drivers
v0x562b8c324e30_0 .net "a", 0 0, L_0x562b8d218870;  alias, 1 drivers
v0x562b8c322640_0 .net "b", 0 0, L_0x562b8d218ca0;  alias, 1 drivers
v0x562b8c3226e0_0 .net "cout", 0 0, L_0x562b8d218f00;  alias, 1 drivers
S_0x562b8c221f60 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c280020;
 .timescale 0 0;
P_0x562b8c31b1a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c21f830 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c221f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d219640 .functor OR 1, L_0x562b8d2193e0, L_0x562b8d2195b0, C4<0>, C4<0>;
v0x562b8c304520_0 .net "S", 0 0, L_0x562b8d219470;  1 drivers
v0x562b8c3045c0_0 .net "a", 0 0, L_0x562b8d219740;  1 drivers
v0x562b8c2f3aa0_0 .net "b", 0 0, L_0x562b8d219870;  1 drivers
v0x562b8c2f3200_0 .net "cin", 0 0, L_0x562b8d218f90;  alias, 1 drivers
v0x562b8c2f0ad0_0 .net "cout", 0 0, L_0x562b8d219640;  alias, 1 drivers
v0x562b8c2ee3a0_0 .net "cout1", 0 0, L_0x562b8d2193e0;  1 drivers
v0x562b8c2ee440_0 .net "cout2", 0 0, L_0x562b8d2195b0;  1 drivers
v0x562b8c2d0610_0 .net "s1", 0 0, L_0x562b8d219330;  1 drivers
S_0x562b8c219830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c21f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d219330 .functor XOR 1, L_0x562b8d219740, L_0x562b8d219870, C4<0>, C4<0>;
L_0x562b8d2193e0 .functor AND 1, L_0x562b8d219740, L_0x562b8d219870, C4<1>, C4<1>;
v0x562b8c30ef20_0 .net "S", 0 0, L_0x562b8d219330;  alias, 1 drivers
v0x562b8c30efe0_0 .net "a", 0 0, L_0x562b8d219740;  alias, 1 drivers
v0x562b8c309c20_0 .net "b", 0 0, L_0x562b8d219870;  alias, 1 drivers
v0x562b8c309ce0_0 .net "cout", 0 0, L_0x562b8d2193e0;  alias, 1 drivers
S_0x562b8c1f5ec0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c21f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d219470 .functor XOR 1, L_0x562b8d218f90, L_0x562b8d219330, C4<0>, C4<0>;
L_0x562b8d2195b0 .functor AND 1, L_0x562b8d218f90, L_0x562b8d219330, C4<1>, C4<1>;
v0x562b8c309380_0 .net "S", 0 0, L_0x562b8d219470;  alias, 1 drivers
v0x562b8c309440_0 .net "a", 0 0, L_0x562b8d218f90;  alias, 1 drivers
v0x562b8c306c50_0 .net "b", 0 0, L_0x562b8d219330;  alias, 1 drivers
v0x562b8c306cf0_0 .net "cout", 0 0, L_0x562b8d2195b0;  alias, 1 drivers
S_0x562b8c1f3790 .scope module, "ins2" "subtractor_Nbit" 3 107, 3 35 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c2e61c0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d21d910 .functor NOT 2, L_0x562b8d21f280, C4<00>, C4<00>, C4<00>;
L_0x7f38f70e1128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d21db30 .functor BUFZ 1, L_0x7f38f70e1128, C4<0>, C4<0>, C4<0>;
L_0x562b8d21dd20 .functor NOT 1, L_0x562b8d21dbf0, C4<0>, C4<0>, C4<0>;
v0x562b8c1bee50_0 .net "D", 1 0, L_0x562b8d21d870;  alias, 1 drivers
v0x562b8c1bc720_0 .net *"_ivl_21", 0 0, L_0x562b8d21db30;  1 drivers
v0x562b8c1bc7e0_0 .net "a", 1 0, L_0x562b8d21f1e0;  1 drivers
v0x562b8c1abca0_0 .net "abs_D", 1 0, L_0x562b8d21f090;  alias, 1 drivers
v0x562b8c1abd60_0 .net "b", 1 0, L_0x562b8d21f280;  1 drivers
v0x562b8c1ab400_0 .net "b_comp", 1 0, L_0x562b8d21d910;  1 drivers
v0x562b8c1a8cd0_0 .net "carry", 2 0, L_0x562b8d21d9a0;  1 drivers
v0x562b8c1a65a0_0 .net "cin", 0 0, L_0x7f38f70e1128;  1 drivers
v0x562b8c1a6660_0 .net "is_pos", 0 0, L_0x562b8d21dbf0;  1 drivers
v0x562b8c188810_0 .net "negative", 0 0, L_0x562b8d21dd20;  alias, 1 drivers
v0x562b8c1888b0_0 .net "twos", 1 0, L_0x562b8d21eed0;  1 drivers
L_0x562b8d21cd50 .part L_0x562b8d21f1e0, 0, 1;
L_0x562b8d21ce80 .part L_0x562b8d21d910, 0, 1;
L_0x562b8d21cfb0 .part L_0x562b8d21d9a0, 0, 1;
L_0x562b8d21d4e0 .part L_0x562b8d21f1e0, 1, 1;
L_0x562b8d21d610 .part L_0x562b8d21d910, 1, 1;
L_0x562b8d21d740 .part L_0x562b8d21d9a0, 1, 1;
L_0x562b8d21d870 .concat8 [ 1 1 0 0], L_0x562b8d21ca50, L_0x562b8d21d1e0;
L_0x562b8d21d9a0 .concat8 [ 1 1 1 0], L_0x562b8d21db30, L_0x562b8d21ccc0, L_0x562b8d21d450;
L_0x562b8d21dbf0 .part L_0x562b8d21d9a0, 2, 1;
L_0x562b8d21f090 .functor MUXZ 2, L_0x562b8d21eed0, L_0x562b8d21d870, L_0x562b8d21dbf0, C4<>;
S_0x562b8c1f1060 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c1f3790;
 .timescale 0 0;
P_0x562b8c286940 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c1ee930 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c1f1060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d21ccc0 .functor OR 1, L_0x562b8d21c970, L_0x562b8d21cc30, C4<0>, C4<0>;
v0x562b8c25c420_0 .net "S", 0 0, L_0x562b8d21ca50;  1 drivers
v0x562b8c25c4e0_0 .net "a", 0 0, L_0x562b8d21cd50;  1 drivers
v0x562b8c23e690_0 .net "b", 0 0, L_0x562b8d21ce80;  1 drivers
v0x562b8c23de30_0 .net "cin", 0 0, L_0x562b8d21cfb0;  1 drivers
v0x562b8c257120_0 .net "cout", 0 0, L_0x562b8d21ccc0;  1 drivers
v0x562b8c256880_0 .net "cout1", 0 0, L_0x562b8d21c970;  1 drivers
v0x562b8c256920_0 .net "cout2", 0 0, L_0x562b8d21cc30;  1 drivers
v0x562b8c254150_0 .net "s1", 0 0, L_0x562b8d21c820;  1 drivers
S_0x562b8c1ec200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1ee930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21c820 .functor XOR 1, L_0x562b8d21cd50, L_0x562b8d21ce80, C4<0>, C4<0>;
L_0x562b8d21c970 .functor AND 1, L_0x562b8d21cd50, L_0x562b8d21ce80, C4<1>, C4<1>;
v0x562b8c271e90_0 .net "S", 0 0, L_0x562b8d21c820;  alias, 1 drivers
v0x562b8c26a7a0_0 .net "a", 0 0, L_0x562b8d21cd50;  alias, 1 drivers
v0x562b8c26a840_0 .net "b", 0 0, L_0x562b8d21ce80;  alias, 1 drivers
v0x562b8c261b20_0 .net "cout", 0 0, L_0x562b8d21c970;  alias, 1 drivers
S_0x562b8c1e9ad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1ee930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21ca50 .functor XOR 1, L_0x562b8d21cfb0, L_0x562b8d21c820, C4<0>, C4<0>;
L_0x562b8d21cc30 .functor AND 1, L_0x562b8d21cfb0, L_0x562b8d21c820, C4<1>, C4<1>;
v0x562b8c261bc0_0 .net "S", 0 0, L_0x562b8d21ca50;  alias, 1 drivers
v0x562b8c261280_0 .net "a", 0 0, L_0x562b8d21cfb0;  alias, 1 drivers
v0x562b8c261340_0 .net "b", 0 0, L_0x562b8d21c820;  alias, 1 drivers
v0x562b8c25eb50_0 .net "cout", 0 0, L_0x562b8d21cc30;  alias, 1 drivers
S_0x562b8c1e73a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8c1f3790;
 .timescale 0 0;
P_0x562b8c23e790 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8c1b5c50 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c1e73a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d21d450 .functor OR 1, L_0x562b8d21d150, L_0x562b8d21d3c0, C4<0>, C4<0>;
v0x562b8c22ed00_0 .net "S", 0 0, L_0x562b8d21d1e0;  1 drivers
v0x562b8c22edc0_0 .net "a", 0 0, L_0x562b8d21d4e0;  1 drivers
v0x562b8c2a99e0_0 .net "b", 0 0, L_0x562b8d21d610;  1 drivers
v0x562b8c2a9210_0 .net "cin", 0 0, L_0x562b8d21d740;  1 drivers
v0x562b8c21a280_0 .net "cout", 0 0, L_0x562b8d21d450;  1 drivers
v0x562b8c225130_0 .net "cout1", 0 0, L_0x562b8d21d150;  1 drivers
v0x562b8c2251d0_0 .net "cout2", 0 0, L_0x562b8d21d3c0;  1 drivers
v0x562b8c224920_0 .net "s1", 0 0, L_0x562b8d21d0e0;  1 drivers
S_0x562b8c1b3520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1b5c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21d0e0 .functor XOR 1, L_0x562b8d21d4e0, L_0x562b8d21d610, C4<0>, C4<0>;
L_0x562b8d21d150 .functor AND 1, L_0x562b8d21d4e0, L_0x562b8d21d610, C4<1>, C4<1>;
v0x562b8c251a20_0 .net "S", 0 0, L_0x562b8d21d0e0;  alias, 1 drivers
v0x562b8c24adb0_0 .net "a", 0 0, L_0x562b8d21d4e0;  alias, 1 drivers
v0x562b8c24ae70_0 .net "b", 0 0, L_0x562b8d21d610;  alias, 1 drivers
v0x562b8c24a550_0 .net "cout", 0 0, L_0x562b8d21d150;  alias, 1 drivers
S_0x562b8c1b0df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1b5c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21d1e0 .functor XOR 1, L_0x562b8d21d740, L_0x562b8d21d0e0, C4<0>, C4<0>;
L_0x562b8d21d3c0 .functor AND 1, L_0x562b8d21d740, L_0x562b8d21d0e0, C4<1>, C4<1>;
v0x562b8c245070_0 .net "S", 0 0, L_0x562b8d21d1e0;  alias, 1 drivers
v0x562b8c245130_0 .net "a", 0 0, L_0x562b8d21d740;  alias, 1 drivers
v0x562b8c244810_0 .net "b", 0 0, L_0x562b8d21d0e0;  alias, 1 drivers
v0x562b8c236350_0 .net "cout", 0 0, L_0x562b8d21d3c0;  alias, 1 drivers
S_0x562b8c1e1b40 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c1f3790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c21a370 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d21dde0 .functor NOT 2, L_0x562b8d21d870, C4<00>, C4<00>, C4<00>;
v0x562b8c1c7120_0 .net "cout", 0 0, L_0x562b8d21f000;  1 drivers
v0x562b8c1c71c0_0 .net "i", 1 0, L_0x562b8d21d870;  alias, 1 drivers
v0x562b8c1c1e20_0 .net "o", 1 0, L_0x562b8d21eed0;  alias, 1 drivers
v0x562b8c1c1580_0 .net "temp2", 1 0, L_0x562b8d21dde0;  1 drivers
S_0x562b8c1df410 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c1e1b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c0cef90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e10e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d21ef70 .functor BUFZ 1, L_0x7f38f70e10e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d21f000 .functor BUFZ 1, L_0x562b8d21eae0, C4<0>, C4<0>, C4<0>;
v0x562b8c1d32b0_0 .net "S", 1 0, L_0x562b8d21eed0;  alias, 1 drivers
v0x562b8c1d3370_0 .net "a", 1 0, L_0x562b8d21dde0;  alias, 1 drivers
L_0x7f38f70e1098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c1cc820_0 .net "b", 1 0, L_0x7f38f70e1098;  1 drivers
v0x562b8c1cc8e0 .array "carry", 0 2;
v0x562b8c1cc8e0_0 .net v0x562b8c1cc8e0 0, 0 0, L_0x562b8d21ef70; 1 drivers
v0x562b8c1cc8e0_1 .net v0x562b8c1cc8e0 1, 0 0, L_0x562b8d21e3e0; 1 drivers
v0x562b8c1cc8e0_2 .net v0x562b8c1cc8e0 2, 0 0, L_0x562b8d21eae0; 1 drivers
v0x562b8c1cbf80_0 .net "cin", 0 0, L_0x7f38f70e10e0;  1 drivers
v0x562b8c1c9850_0 .net "cout", 0 0, L_0x562b8d21f000;  alias, 1 drivers
L_0x562b8d21e520 .part L_0x562b8d21dde0, 0, 1;
L_0x562b8d21e670 .part L_0x7f38f70e1098, 0, 1;
L_0x562b8d21ebe0 .part L_0x562b8d21dde0, 1, 1;
L_0x562b8d21eda0 .part L_0x7f38f70e1098, 1, 1;
L_0x562b8d21eed0 .concat8 [ 1 1 0 0], L_0x562b8d21e130, L_0x562b8d21e8c0;
S_0x562b8c1dcce0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c1df410;
 .timescale 0 0;
P_0x562b8c0c8f10 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c1da5b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1dcce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d21e3e0 .functor OR 1, L_0x562b8d21e050, L_0x562b8d21e2c0, C4<0>, C4<0>;
v0x562b8c1eebc0_0 .net "S", 0 0, L_0x562b8d21e130;  1 drivers
v0x562b8c1eec80_0 .net "a", 0 0, L_0x562b8d21e520;  1 drivers
v0x562b8c1ec490_0 .net "b", 0 0, L_0x562b8d21e670;  1 drivers
v0x562b8c1ec530_0 .net "cin", 0 0, L_0x562b8d21ef70;  alias, 1 drivers
v0x562b8c1e9d60_0 .net "cout", 0 0, L_0x562b8d21e3e0;  alias, 1 drivers
v0x562b8c1e7630_0 .net "cout1", 0 0, L_0x562b8d21e050;  1 drivers
v0x562b8c1e76d0_0 .net "cout2", 0 0, L_0x562b8d21e2c0;  1 drivers
v0x562b8c1b6780_0 .net "s1", 0 0, L_0x562b8d21df50;  1 drivers
S_0x562b8c1d7e80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1da5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21df50 .functor XOR 1, L_0x562b8d21e520, L_0x562b8d21e670, C4<0>, C4<0>;
L_0x562b8d21e050 .functor AND 1, L_0x562b8d21e520, L_0x562b8d21e670, C4<1>, C4<1>;
v0x562b8c2221f0_0 .net "S", 0 0, L_0x562b8d21df50;  alias, 1 drivers
v0x562b8c21fac0_0 .net "a", 0 0, L_0x562b8d21e520;  alias, 1 drivers
v0x562b8c21fb80_0 .net "b", 0 0, L_0x562b8d21e670;  alias, 1 drivers
v0x562b8c1f6a20_0 .net "cout", 0 0, L_0x562b8d21e050;  alias, 1 drivers
S_0x562b8c1d5750 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1da5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21e130 .functor XOR 1, L_0x562b8d21ef70, L_0x562b8d21df50, C4<0>, C4<0>;
L_0x562b8d21e2c0 .functor AND 1, L_0x562b8d21ef70, L_0x562b8d21df50, C4<1>, C4<1>;
v0x562b8c1f6150_0 .net "S", 0 0, L_0x562b8d21e130;  alias, 1 drivers
v0x562b8c1f3a20_0 .net "a", 0 0, L_0x562b8d21ef70;  alias, 1 drivers
v0x562b8c1f3ae0_0 .net "b", 0 0, L_0x562b8d21df50;  alias, 1 drivers
v0x562b8c1f12f0_0 .net "cout", 0 0, L_0x562b8d21e2c0;  alias, 1 drivers
S_0x562b8c1d3020 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c1df410;
 .timescale 0 0;
P_0x562b8c1e9e50 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c1cbcf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c1d3020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d21eae0 .functor OR 1, L_0x562b8d21e830, L_0x562b8d21ea50, C4<0>, C4<0>;
v0x562b8c1e1dd0_0 .net "S", 0 0, L_0x562b8d21e8c0;  1 drivers
v0x562b8c1e1e70_0 .net "a", 0 0, L_0x562b8d21ebe0;  1 drivers
v0x562b8c1df6a0_0 .net "b", 0 0, L_0x562b8d21eda0;  1 drivers
v0x562b8c1dcf70_0 .net "cin", 0 0, L_0x562b8d21e3e0;  alias, 1 drivers
v0x562b8c1da840_0 .net "cout", 0 0, L_0x562b8d21eae0;  alias, 1 drivers
v0x562b8c1d8110_0 .net "cout1", 0 0, L_0x562b8d21e830;  1 drivers
v0x562b8c1d81b0_0 .net "cout2", 0 0, L_0x562b8d21ea50;  1 drivers
v0x562b8c1d59e0_0 .net "s1", 0 0, L_0x562b8d21e7a0;  1 drivers
S_0x562b8c1c95c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1cbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21e7a0 .functor XOR 1, L_0x562b8d21ebe0, L_0x562b8d21eda0, C4<0>, C4<0>;
L_0x562b8d21e830 .functor AND 1, L_0x562b8d21ebe0, L_0x562b8d21eda0, C4<1>, C4<1>;
v0x562b8c1b5ee0_0 .net "S", 0 0, L_0x562b8d21e7a0;  alias, 1 drivers
v0x562b8c1b5fa0_0 .net "a", 0 0, L_0x562b8d21ebe0;  alias, 1 drivers
v0x562b8c1b37b0_0 .net "b", 0 0, L_0x562b8d21eda0;  alias, 1 drivers
v0x562b8c1b3870_0 .net "cout", 0 0, L_0x562b8d21e830;  alias, 1 drivers
S_0x562b8c1c6e90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1cbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21e8c0 .functor XOR 1, L_0x562b8d21e3e0, L_0x562b8d21e7a0, C4<0>, C4<0>;
L_0x562b8d21ea50 .functor AND 1, L_0x562b8d21e3e0, L_0x562b8d21e7a0, C4<1>, C4<1>;
v0x562b8c1b1080_0 .net "S", 0 0, L_0x562b8d21e8c0;  alias, 1 drivers
v0x562b8c1b1140_0 .net "a", 0 0, L_0x562b8d21e3e0;  alias, 1 drivers
v0x562b8c1e26a0_0 .net "b", 0 0, L_0x562b8d21e7a0;  alias, 1 drivers
v0x562b8c1e2740_0 .net "cout", 0 0, L_0x562b8d21ea50;  alias, 1 drivers
S_0x562b8c1c12f0 .scope module, "ins3" "karatsuba_2" 3 108, 3 73 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d223170 .functor XOR 1, L_0x562b8d220450, L_0x562b8d221860, C4<0>, C4<0>;
v0x562b8c7fc7b0_0 .net "X", 1 0, L_0x562b8d21c590;  alias, 1 drivers
v0x562b8c7fc870_0 .net "Y", 1 0, L_0x562b8d21f090;  alias, 1 drivers
v0x562b8c7fa080_0 .net "Z", 3 0, L_0x562b8d228330;  alias, 1 drivers
v0x562b8c7fa150_0 .net *"_ivl_20", 0 0, L_0x562b8d223170;  1 drivers
L_0x7f38f70e14d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c7f7950_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e14d0;  1 drivers
L_0x7f38f70e1518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c7f7a30_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e1518;  1 drivers
L_0x7f38f70e1560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c7f5220_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e1560;  1 drivers
L_0x7f38f70e15a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8c7f5300_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e15a8;  1 drivers
v0x562b8cd4e1c0_0 .net "a", 0 0, L_0x562b8d21fe10;  1 drivers
v0x562b8cd4e260_0 .net "a_abs", 0 0, L_0x562b8d220cf0;  1 drivers
v0x562b8cd4ba90_0 .net "b", 0 0, L_0x562b8d221220;  1 drivers
v0x562b8cd4bb30_0 .net "b_abs", 0 0, L_0x562b8c73d320;  1 drivers
v0x562b8cd49360_0 .net "c1", 0 0, L_0x562b8d2240a0;  1 drivers
v0x562b8cd49450_0 .net "c2", 0 0, L_0x562b8d224f30;  1 drivers
v0x562b8cd46c30_0 .net "c3", 0 0, L_0x562b8d226ae0;  1 drivers
v0x562b8cd46d20_0 .net "c4", 0 0, L_0x562b8d228560;  1 drivers
v0x562b8cd44500_0 .net "neg_a", 0 0, L_0x562b8d220450;  1 drivers
v0x562b8cd41dd0_0 .net "neg_b", 0 0, L_0x562b8d221860;  1 drivers
v0x562b8cd41e70_0 .net "temp", 3 0, L_0x562b8d2269d0;  1 drivers
v0x562b8cd3f6a0_0 .net "term1", 3 0, L_0x562b8d224fa0;  1 drivers
v0x562b8cd3f740_0 .net "term2", 3 0, L_0x562b8d225040;  1 drivers
v0x562b8cd3cf70_0 .net "term3", 3 0, L_0x562b8d2250e0;  1 drivers
v0x562b8cd3d010_0 .net "z0", 1 0, L_0x562b8d21f880;  1 drivers
v0x562b8cd3a840_0 .net "z1", 1 0, L_0x562b8d224d90;  1 drivers
v0x562b8cd3a8e0_0 .net "z1_1", 1 0, L_0x562b8d2231e0;  1 drivers
v0x562b8cd38110_0 .net "z1_2", 1 0, L_0x562b8d223f90;  1 drivers
v0x562b8cd38200_0 .net "z1_3", 1 0, L_0x562b8d222260;  1 drivers
v0x562b8cd359e0_0 .net "z1_4", 1 0, L_0x562b8d222ff0;  1 drivers
v0x562b8cd35af0_0 .net "z2", 1 0, L_0x562b8d21f400;  1 drivers
L_0x562b8d21f540 .part L_0x562b8d21c590, 1, 1;
L_0x562b8d21f6c0 .part L_0x562b8d21f090, 1, 1;
L_0x562b8d21f9c0 .part L_0x562b8d21c590, 0, 1;
L_0x562b8d21fab0 .part L_0x562b8d21f090, 0, 1;
L_0x562b8d220d90 .part L_0x562b8d21c590, 0, 1;
L_0x562b8d220e30 .part L_0x562b8d21c590, 1, 1;
L_0x562b8d221f90 .part L_0x562b8d21f090, 1, 1;
L_0x562b8d222030 .part L_0x562b8d21f090, 0, 1;
L_0x562b8d2231e0 .functor MUXZ 2, L_0x562b8d222260, L_0x562b8d222ff0, L_0x562b8d223170, C4<>;
L_0x562b8d224fa0 .concat [ 2 2 0 0], L_0x562b8d21f880, L_0x7f38f70e14d0;
L_0x562b8d225040 .concat [ 1 2 1 0], L_0x7f38f70e1560, L_0x562b8d224d90, L_0x7f38f70e1518;
L_0x562b8d2250e0 .concat [ 2 2 0 0], L_0x7f38f70e15a8, L_0x562b8d21f400;
S_0x562b8c1bebc0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c1cc070 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2201a0 .functor NOT 1, L_0x562b8d220e30, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e1290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2202f0 .functor BUFZ 1, L_0x7f38f70e1290, C4<0>, C4<0>, C4<0>;
L_0x562b8d220450 .functor NOT 1, L_0x562b8d2203b0, C4<0>, C4<0>, C4<0>;
v0x562b8c119d20_0 .net "D", 0 0, L_0x562b8d21fe10;  alias, 1 drivers
v0x562b8c119de0_0 .net *"_ivl_9", 0 0, L_0x562b8d2202f0;  1 drivers
v0x562b8c119480_0 .net "a", 0 0, L_0x562b8d220d90;  1 drivers
v0x562b8c116d50_0 .net "abs_D", 0 0, L_0x562b8d220cf0;  alias, 1 drivers
v0x562b8c114620_0 .net "b", 0 0, L_0x562b8d220e30;  1 drivers
v0x562b8c0f6890_0 .net "b_comp", 0 0, L_0x562b8d2201a0;  1 drivers
v0x562b8c0f6030_0 .net "carry", 1 0, L_0x562b8d220230;  1 drivers
v0x562b8c10f320_0 .net "cin", 0 0, L_0x7f38f70e1290;  1 drivers
v0x562b8c10f3e0_0 .net "is_pos", 0 0, L_0x562b8d2203b0;  1 drivers
v0x562b8c10ea80_0 .net "negative", 0 0, L_0x562b8d220450;  alias, 1 drivers
v0x562b8c10eb40_0 .net "twos", 0 0, L_0x562b8d220870;  1 drivers
L_0x562b8d220070 .part L_0x562b8d220230, 0, 1;
L_0x562b8d220230 .concat8 [ 1 1 0 0], L_0x562b8d2202f0, L_0x562b8d21ffe0;
L_0x562b8d2203b0 .part L_0x562b8d220230, 1, 1;
L_0x562b8d220cf0 .functor MUXZ 1, L_0x562b8d220870, L_0x562b8d21fe10, L_0x562b8d2203b0, C4<>;
S_0x562b8c1bc490 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c1bebc0;
 .timescale 0 0;
P_0x562b8c0b11b0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c1ab170 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c1bc490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d21ffe0 .functor OR 1, L_0x562b8d21fc10, L_0x562b8d21ff50, C4<0>, C4<0>;
v0x562b8c1946d0_0 .net "S", 0 0, L_0x562b8d21fe10;  alias, 1 drivers
v0x562b8c194790_0 .net "a", 0 0, L_0x562b8d220d90;  alias, 1 drivers
v0x562b8c18f1f0_0 .net "b", 0 0, L_0x562b8d2201a0;  alias, 1 drivers
v0x562b8c18f290_0 .net "cin", 0 0, L_0x562b8d220070;  1 drivers
v0x562b8c18e990_0 .net "cout", 0 0, L_0x562b8d21ffe0;  1 drivers
v0x562b8c1804d0_0 .net "cout1", 0 0, L_0x562b8d21fc10;  1 drivers
v0x562b8c180570_0 .net "cout2", 0 0, L_0x562b8d21ff50;  1 drivers
v0x562b8c178e80_0 .net "s1", 0 0, L_0x562b8d21fba0;  1 drivers
S_0x562b8c1a8a40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c1ab170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21fba0 .functor XOR 1, L_0x562b8d220d90, L_0x562b8d2201a0, C4<0>, C4<0>;
L_0x562b8d21fc10 .functor AND 1, L_0x562b8d220d90, L_0x562b8d2201a0, C4<1>, C4<1>;
v0x562b8c188050_0 .net "S", 0 0, L_0x562b8d21fba0;  alias, 1 drivers
v0x562b8c1a12a0_0 .net "a", 0 0, L_0x562b8d220d90;  alias, 1 drivers
v0x562b8c1a1340_0 .net "b", 0 0, L_0x562b8d2201a0;  alias, 1 drivers
v0x562b8c1a0a00_0 .net "cout", 0 0, L_0x562b8d21fc10;  alias, 1 drivers
S_0x562b8c1a6310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c1ab170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d21fe10 .functor XOR 1, L_0x562b8d220070, L_0x562b8d21fba0, C4<0>, C4<0>;
L_0x562b8d21ff50 .functor AND 1, L_0x562b8d220070, L_0x562b8d21fba0, C4<1>, C4<1>;
v0x562b8c19e2d0_0 .net "S", 0 0, L_0x562b8d21fe10;  alias, 1 drivers
v0x562b8c19bba0_0 .net "a", 0 0, L_0x562b8d220070;  alias, 1 drivers
v0x562b8c19bc60_0 .net "b", 0 0, L_0x562b8d21fba0;  alias, 1 drivers
v0x562b8c194f30_0 .net "cout", 0 0, L_0x562b8d21ff50;  alias, 1 drivers
S_0x562b8c187d20 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c1bebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c18ea80 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d220560 .functor NOT 1, L_0x562b8d21fe10, C4<0>, C4<0>, C4<0>;
v0x562b8c129ff0_0 .net "cout", 0 0, L_0x562b8d220c10;  1 drivers
v0x562b8c12a090_0 .net "i", 0 0, L_0x562b8d21fe10;  alias, 1 drivers
v0x562b8c1229a0_0 .net "o", 0 0, L_0x562b8d220870;  alias, 1 drivers
v0x562b8c122a40_0 .net "temp2", 0 0, L_0x562b8d220560;  1 drivers
S_0x562b8c1a0770 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c187d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c09f160 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e1248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d220b80 .functor BUFZ 1, L_0x7f38f70e1248, C4<0>, C4<0>, C4<0>;
L_0x562b8d220c10 .functor BUFZ 1, L_0x562b8d220ad0, C4<0>, C4<0>, C4<0>;
v0x562b8c1456c0_0 .net "S", 0 0, L_0x562b8d220870;  alias, 1 drivers
v0x562b8c13ea50_0 .net "a", 0 0, L_0x562b8d220560;  alias, 1 drivers
L_0x7f38f70e1200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c13e1f0_0 .net "b", 0 0, L_0x7f38f70e1200;  1 drivers
v0x562b8c138d10 .array "carry", 0 1;
v0x562b8c138d10_0 .net v0x562b8c138d10 0, 0 0, L_0x562b8d220b80; 1 drivers
v0x562b8c138d10_1 .net v0x562b8c138d10 1, 0 0, L_0x562b8d220ad0; 1 drivers
v0x562b8c1384b0_0 .net "cin", 0 0, L_0x7f38f70e1248;  1 drivers
v0x562b8c138550_0 .net "cout", 0 0, L_0x562b8d220c10;  alias, 1 drivers
S_0x562b8c19e040 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c1a0770;
 .timescale 0 0;
P_0x562b8c08b7d0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c19b910 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c19e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d220ad0 .functor OR 1, L_0x562b8d220750, L_0x562b8d2209b0, C4<0>, C4<0>;
v0x562b8c132330_0 .net "S", 0 0, L_0x562b8d220870;  alias, 1 drivers
v0x562b8c1323f0_0 .net "a", 0 0, L_0x562b8d220560;  alias, 1 drivers
v0x562b8c131ad0_0 .net "b", 0 0, L_0x7f38f70e1200;  alias, 1 drivers
v0x562b8c131b70_0 .net "cin", 0 0, L_0x562b8d220b80;  alias, 1 drivers
v0x562b8c14adc0_0 .net "cout", 0 0, L_0x562b8d220ad0;  alias, 1 drivers
v0x562b8c14a520_0 .net "cout1", 0 0, L_0x562b8d220750;  1 drivers
v0x562b8c14a5c0_0 .net "cout2", 0 0, L_0x562b8d2209b0;  1 drivers
v0x562b8c147df0_0 .net "s1", 0 0, L_0x562b8d2206a0;  1 drivers
S_0x562b8c194440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c19b910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2206a0 .functor XOR 1, L_0x562b8d220560, L_0x7f38f70e1200, C4<0>, C4<0>;
L_0x562b8d220750 .functor AND 1, L_0x562b8d220560, L_0x7f38f70e1200, C4<1>, C4<1>;
v0x562b8c16f130_0 .net "S", 0 0, L_0x562b8d2206a0;  alias, 1 drivers
v0x562b8c16e960_0 .net "a", 0 0, L_0x562b8d220560;  alias, 1 drivers
v0x562b8c16ea20_0 .net "b", 0 0, L_0x7f38f70e1200;  alias, 1 drivers
v0x562b8c1557c0_0 .net "cout", 0 0, L_0x562b8d220750;  alias, 1 drivers
S_0x562b8c18e700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c19b910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d220870 .functor XOR 1, L_0x562b8d220b80, L_0x562b8d2206a0, C4<0>, C4<0>;
L_0x562b8d2209b0 .functor AND 1, L_0x562b8d220b80, L_0x562b8d2206a0, C4<1>, C4<1>;
v0x562b8c154f20_0 .net "S", 0 0, L_0x562b8d220870;  alias, 1 drivers
v0x562b8c1527f0_0 .net "a", 0 0, L_0x562b8d220b80;  alias, 1 drivers
v0x562b8c1528b0_0 .net "b", 0 0, L_0x562b8d2206a0;  alias, 1 drivers
v0x562b8c1500c0_0 .net "cout", 0 0, L_0x562b8d2209b0;  alias, 1 drivers
S_0x562b8c16e6d0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d21f370 .functor AND 1, L_0x562b8d21f540, L_0x562b8d21f6c0, C4<1>, C4<1>;
v0x562b8c10c350_0 .net "X", 0 0, L_0x562b8d21f540;  1 drivers
v0x562b8c109c20_0 .net "Y", 0 0, L_0x562b8d21f6c0;  1 drivers
v0x562b8c109ce0_0 .net "Z", 1 0, L_0x562b8d21f400;  alias, 1 drivers
L_0x7f38f70e1170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c102fb0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e1170;  1 drivers
v0x562b8c102750_0 .net "z", 0 0, L_0x562b8d21f370;  1 drivers
L_0x562b8d21f400 .concat [ 1 1 0 0], L_0x562b8d21f370, L_0x7f38f70e1170;
S_0x562b8c168390 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d21f7f0 .functor AND 1, L_0x562b8d21f9c0, L_0x562b8d21fab0, C4<1>, C4<1>;
v0x562b8c0fd270_0 .net "X", 0 0, L_0x562b8d21f9c0;  1 drivers
v0x562b8c0fd310_0 .net "Y", 0 0, L_0x562b8d21fab0;  1 drivers
v0x562b8c0fca10_0 .net "Z", 1 0, L_0x562b8d21f880;  alias, 1 drivers
L_0x7f38f70e11b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c0fcab0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e11b8;  1 drivers
v0x562b8c0ee550_0 .net "z", 0 0, L_0x562b8d21f7f0;  1 drivers
L_0x562b8d21f880 .concat [ 1 1 0 0], L_0x562b8d21f7f0, L_0x7f38f70e11b8;
S_0x562b8c154c90 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c13eb40 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2215b0 .functor NOT 1, L_0x562b8d222030, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e1368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d221700 .functor BUFZ 1, L_0x7f38f70e1368, C4<0>, C4<0>, C4<0>;
L_0x562b8d221860 .functor NOT 1, L_0x562b8d2217c0, C4<0>, C4<0>, C4<0>;
v0x562b8c0a75f0_0 .net "D", 0 0, L_0x562b8d221220;  alias, 1 drivers
v0x562b8c0a76b0_0 .net *"_ivl_9", 0 0, L_0x562b8d221700;  1 drivers
v0x562b8c0a4ec0_0 .net "a", 0 0, L_0x562b8d221f90;  1 drivers
v0x562b8c0a2790_0 .net "abs_D", 0 0, L_0x562b8c73d320;  alias, 1 drivers
v0x562b8c091d10_0 .net "b", 0 0, L_0x562b8d222030;  1 drivers
v0x562b8c091470_0 .net "b_comp", 0 0, L_0x562b8d2215b0;  1 drivers
v0x562b8c08ed40_0 .net "carry", 1 0, L_0x562b8d221640;  1 drivers
v0x562b8c08c610_0 .net "cin", 0 0, L_0x7f38f70e1368;  1 drivers
v0x562b8c08c6d0_0 .net "is_pos", 0 0, L_0x562b8d2217c0;  1 drivers
v0x562b8c06e880_0 .net "negative", 0 0, L_0x562b8d221860;  alias, 1 drivers
v0x562b8c06e940_0 .net "twos", 0 0, L_0x562b8d221c80;  1 drivers
L_0x562b8d221480 .part L_0x562b8d221640, 0, 1;
L_0x562b8d221640 .concat8 [ 1 1 0 0], L_0x562b8d221700, L_0x562b8d2213f0;
L_0x562b8d2217c0 .part L_0x562b8d221640, 1, 1;
L_0x562b8c73d320 .functor MUXZ 1, L_0x562b8d221c80, L_0x562b8d221220, L_0x562b8d2217c0, C4<>;
S_0x562b8c152560 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8c154c90;
 .timescale 0 0;
P_0x562b8c080dd0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8c14fe30 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8c152560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2213f0 .functor OR 1, L_0x562b8d221020, L_0x562b8d221360, C4<0>, C4<0>;
v0x562b8c0d9a90_0 .net "S", 0 0, L_0x562b8d221220;  alias, 1 drivers
v0x562b8c0d9b50_0 .net "a", 0 0, L_0x562b8d221f90;  alias, 1 drivers
v0x562b8c0d7360_0 .net "b", 0 0, L_0x562b8d2215b0;  alias, 1 drivers
v0x562b8c0d7400_0 .net "cin", 0 0, L_0x562b8d221480;  1 drivers
v0x562b8c0d4c30_0 .net "cout", 0 0, L_0x562b8d2213f0;  1 drivers
v0x562b8c0d2500_0 .net "cout1", 0 0, L_0x562b8d221020;  1 drivers
v0x562b8c0d25a0_0 .net "cout2", 0 0, L_0x562b8d221360;  1 drivers
v0x562b8c0cfdd0_0 .net "s1", 0 0, L_0x562b8d220f70;  1 drivers
S_0x562b8c131840 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c14fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d220f70 .functor XOR 1, L_0x562b8d221f90, L_0x562b8d2215b0, C4<0>, C4<0>;
L_0x562b8d221020 .functor AND 1, L_0x562b8d221f90, L_0x562b8d2215b0, C4<1>, C4<1>;
v0x562b8c0e6fa0_0 .net "S", 0 0, L_0x562b8d220f70;  alias, 1 drivers
v0x562b8c161be0_0 .net "a", 0 0, L_0x562b8d221f90;  alias, 1 drivers
v0x562b8c161ca0_0 .net "b", 0 0, L_0x562b8d2215b0;  alias, 1 drivers
v0x562b8c161410_0 .net "cout", 0 0, L_0x562b8d221020;  alias, 1 drivers
S_0x562b8c14a290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c14fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d221220 .functor XOR 1, L_0x562b8d221480, L_0x562b8d220f70, C4<0>, C4<0>;
L_0x562b8d221360 .functor AND 1, L_0x562b8d221480, L_0x562b8d220f70, C4<1>, C4<1>;
v0x562b8c0dca90_0 .net "S", 0 0, L_0x562b8d221220;  alias, 1 drivers
v0x562b8c0dcb50_0 .net "a", 0 0, L_0x562b8d221480;  alias, 1 drivers
v0x562b8c0dc1c0_0 .net "b", 0 0, L_0x562b8d220f70;  alias, 1 drivers
v0x562b8c0dc260_0 .net "cout", 0 0, L_0x562b8d221360;  alias, 1 drivers
S_0x562b8c147b60 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8c154c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c0cfec0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d221970 .functor NOT 1, L_0x562b8d221220, C4<0>, C4<0>, C4<0>;
v0x562b8c0ad190_0 .net "cout", 0 0, L_0x562b8c3907c0;  1 drivers
v0x562b8c0ad230_0 .net "i", 0 0, L_0x562b8d221220;  alias, 1 drivers
v0x562b8c0a7e90_0 .net "o", 0 0, L_0x562b8d221c80;  alias, 1 drivers
v0x562b8c0a7f30_0 .net "temp2", 0 0, L_0x562b8d221970;  1 drivers
S_0x562b8c145430 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c147b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c062370 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e1320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d200950 .functor BUFZ 1, L_0x7f38f70e1320, C4<0>, C4<0>, C4<0>;
L_0x562b8c3907c0 .functor BUFZ 1, L_0x562b8d221ee0, C4<0>, C4<0>, C4<0>;
v0x562b8c0bba50_0 .net "S", 0 0, L_0x562b8d221c80;  alias, 1 drivers
v0x562b8c0b9320_0 .net "a", 0 0, L_0x562b8d221970;  alias, 1 drivers
L_0x7f38f70e12d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c0b2890_0 .net "b", 0 0, L_0x7f38f70e12d8;  1 drivers
v0x562b8c0b1ff0 .array "carry", 0 1;
v0x562b8c0b1ff0_0 .net v0x562b8c0b1ff0 0, 0 0, L_0x562b8d200950; 1 drivers
v0x562b8c0b1ff0_1 .net v0x562b8c0b1ff0 1, 0 0, L_0x562b8d221ee0; 1 drivers
v0x562b8c0af8c0_0 .net "cin", 0 0, L_0x7f38f70e1320;  1 drivers
v0x562b8c0af960_0 .net "cout", 0 0, L_0x562b8c3907c0;  alias, 1 drivers
S_0x562b8c13df60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c145430;
 .timescale 0 0;
P_0x562b8c03a150 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c138220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c13df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d221ee0 .functor OR 1, L_0x562b8d221b60, L_0x562b8d221dc0, C4<0>, C4<0>;
v0x562b8c0c7e40_0 .net "S", 0 0, L_0x562b8d221c80;  alias, 1 drivers
v0x562b8c0c7f00_0 .net "a", 0 0, L_0x562b8d221970;  alias, 1 drivers
v0x562b8c0c5710_0 .net "b", 0 0, L_0x7f38f70e12d8;  alias, 1 drivers
v0x562b8c0c57b0_0 .net "cin", 0 0, L_0x562b8d200950;  alias, 1 drivers
v0x562b8c0c2fe0_0 .net "cout", 0 0, L_0x562b8d221ee0;  alias, 1 drivers
v0x562b8c0c08b0_0 .net "cout1", 0 0, L_0x562b8d221b60;  1 drivers
v0x562b8c0c0950_0 .net "cout2", 0 0, L_0x562b8d221dc0;  1 drivers
v0x562b8c0be180_0 .net "s1", 0 0, L_0x562b8d221ab0;  1 drivers
S_0x562b8c1191f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c138220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d221ab0 .functor XOR 1, L_0x562b8d221970, L_0x7f38f70e12d8, C4<0>, C4<0>;
L_0x562b8d221b60 .functor AND 1, L_0x562b8d221970, L_0x7f38f70e12d8, C4<1>, C4<1>;
v0x562b8c0cd6a0_0 .net "S", 0 0, L_0x562b8d221ab0;  alias, 1 drivers
v0x562b8c09c7f0_0 .net "a", 0 0, L_0x562b8d221970;  alias, 1 drivers
v0x562b8c09c8b0_0 .net "b", 0 0, L_0x7f38f70e12d8;  alias, 1 drivers
v0x562b8c09bf50_0 .net "cout", 0 0, L_0x562b8d221b60;  alias, 1 drivers
S_0x562b8c116ac0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c138220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d221c80 .functor XOR 1, L_0x562b8d200950, L_0x562b8d221ab0, C4<0>, C4<0>;
L_0x562b8d221dc0 .functor AND 1, L_0x562b8d200950, L_0x562b8d221ab0, C4<1>, C4<1>;
v0x562b8c099820_0 .net "S", 0 0, L_0x562b8d221c80;  alias, 1 drivers
v0x562b8c0970f0_0 .net "a", 0 0, L_0x562b8d200950;  alias, 1 drivers
v0x562b8c0971b0_0 .net "b", 0 0, L_0x562b8d221ab0;  alias, 1 drivers
v0x562b8c0c8710_0 .net "cout", 0 0, L_0x562b8d221dc0;  alias, 1 drivers
S_0x562b8c114390 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2220d0 .functor AND 1, L_0x562b8d220cf0, L_0x562b8c73d320, C4<1>, C4<1>;
v0x562b8c06e020_0 .net "X", 0 0, L_0x562b8d220cf0;  alias, 1 drivers
v0x562b8c06e0e0_0 .net "Y", 0 0, L_0x562b8c73d320;  alias, 1 drivers
v0x562b8c087310_0 .net "Z", 1 0, L_0x562b8d222260;  alias, 1 drivers
L_0x7f38f70e13b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8c0873b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e13b0;  1 drivers
v0x562b8c086a70_0 .net "z", 0 0, L_0x562b8d2220d0;  1 drivers
L_0x562b8d222260 .concat [ 1 1 0 0], L_0x562b8d2220d0, L_0x7f38f70e13b0;
S_0x562b8c0f5da0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c0be270 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e1488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d224030 .functor BUFZ 1, L_0x7f38f70e1488, C4<0>, C4<0>, C4<0>;
L_0x562b8d2240a0 .functor BUFZ 1, L_0x562b8d223cc0, C4<0>, C4<0>, C4<0>;
v0x562b8c02b730_0 .net "S", 1 0, L_0x562b8d223f90;  alias, 1 drivers
v0x562b8c024ac0_0 .net "a", 1 0, L_0x562b8d21f880;  alias, 1 drivers
v0x562b8c024b80_0 .net "b", 1 0, L_0x562b8d21f400;  alias, 1 drivers
v0x562b8c024260 .array "carry", 0 2;
v0x562b8c024260_0 .net v0x562b8c024260 0, 0 0, L_0x562b8d224030; 1 drivers
v0x562b8c024260_1 .net v0x562b8c024260 1, 0 0, L_0x562b8d2235f0; 1 drivers
v0x562b8c024260_2 .net v0x562b8c024260 2, 0 0, L_0x562b8d223cc0; 1 drivers
v0x562b8c01ed80_0 .net "cin", 0 0, L_0x7f38f70e1488;  1 drivers
v0x562b8c01e520_0 .net "cout", 0 0, L_0x562b8d2240a0;  alias, 1 drivers
L_0x562b8d2236f0 .part L_0x562b8d21f880, 0, 1;
L_0x562b8d2238b0 .part L_0x562b8d21f400, 0, 1;
L_0x562b8d223d30 .part L_0x562b8d21f880, 1, 1;
L_0x562b8d223e60 .part L_0x562b8d21f400, 1, 1;
L_0x562b8d223f90 .concat8 [ 1 1 0 0], L_0x562b8d2233f0, L_0x562b8d223b50;
S_0x562b8c10e7f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0f5da0;
 .timescale 0 0;
P_0x562b8c0b2980 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c10c0c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c10e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2235f0 .functor OR 1, L_0x562b8d223380, L_0x562b8d2234f0, C4<0>, C4<0>;
v0x562b8c075260_0 .net "S", 0 0, L_0x562b8d2233f0;  1 drivers
v0x562b8c075320_0 .net "a", 0 0, L_0x562b8d2236f0;  1 drivers
v0x562b8c074a00_0 .net "b", 0 0, L_0x562b8d2238b0;  1 drivers
v0x562b8c074aa0_0 .net "cin", 0 0, L_0x562b8d224030;  alias, 1 drivers
v0x562b8c066540_0 .net "cout", 0 0, L_0x562b8d2235f0;  alias, 1 drivers
v0x562b8c05eef0_0 .net "cout1", 0 0, L_0x562b8d223380;  1 drivers
v0x562b8c05ef90_0 .net "cout2", 0 0, L_0x562b8d2234f0;  1 drivers
v0x562b8c0551a0_0 .net "s1", 0 0, L_0x562b8d223310;  1 drivers
S_0x562b8c109990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c10c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d223310 .functor XOR 1, L_0x562b8d2236f0, L_0x562b8d2238b0, C4<0>, C4<0>;
L_0x562b8d223380 .functor AND 1, L_0x562b8d2236f0, L_0x562b8d2238b0, C4<1>, C4<1>;
v0x562b8c084340_0 .net "S", 0 0, L_0x562b8d223310;  alias, 1 drivers
v0x562b8c0843e0_0 .net "a", 0 0, L_0x562b8d2236f0;  alias, 1 drivers
v0x562b8c081c10_0 .net "b", 0 0, L_0x562b8d2238b0;  alias, 1 drivers
v0x562b8c081cb0_0 .net "cout", 0 0, L_0x562b8d223380;  alias, 1 drivers
S_0x562b8c1024c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c10c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2233f0 .functor XOR 1, L_0x562b8d224030, L_0x562b8d223310, C4<0>, C4<0>;
L_0x562b8d2234f0 .functor AND 1, L_0x562b8d224030, L_0x562b8d223310, C4<1>, C4<1>;
v0x562b8c07afa0_0 .net "S", 0 0, L_0x562b8d2233f0;  alias, 1 drivers
v0x562b8c07b060_0 .net "a", 0 0, L_0x562b8d224030;  alias, 1 drivers
v0x562b8c07a740_0 .net "b", 0 0, L_0x562b8d223310;  alias, 1 drivers
v0x562b8c07a7e0_0 .net "cout", 0 0, L_0x562b8d2234f0;  alias, 1 drivers
S_0x562b8c0fc780 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0f5da0;
 .timescale 0 0;
P_0x562b8c055290 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c161180 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0fc780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d223cc0 .functor OR 1, L_0x562b8d223ae0, L_0x562b8d223c50, C4<0>, C4<0>;
v0x562b8c036130_0 .net "S", 0 0, L_0x562b8d223b50;  1 drivers
v0x562b8c0361f0_0 .net "a", 0 0, L_0x562b8d223d30;  1 drivers
v0x562b8c0183a0_0 .net "b", 0 0, L_0x562b8d223e60;  1 drivers
v0x562b8c017b40_0 .net "cin", 0 0, L_0x562b8d2235f0;  alias, 1 drivers
v0x562b8c030e30_0 .net "cout", 0 0, L_0x562b8d223cc0;  alias, 1 drivers
v0x562b8c030590_0 .net "cout1", 0 0, L_0x562b8d223ae0;  1 drivers
v0x562b8c030630_0 .net "cout2", 0 0, L_0x562b8d223c50;  1 drivers
v0x562b8c02de60_0 .net "s1", 0 0, L_0x562b8d223a70;  1 drivers
S_0x562b8c15ae40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c161180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d223a70 .functor XOR 1, L_0x562b8d223d30, L_0x562b8d223e60, C4<0>, C4<0>;
L_0x562b8d223ae0 .functor AND 1, L_0x562b8d223d30, L_0x562b8d223e60, C4<1>, C4<1>;
v0x562b8c0549d0_0 .net "S", 0 0, L_0x562b8d223a70;  alias, 1 drivers
v0x562b8c054a90_0 .net "a", 0 0, L_0x562b8d223d30;  alias, 1 drivers
v0x562b8c03b830_0 .net "b", 0 0, L_0x562b8d223e60;  alias, 1 drivers
v0x562b8c03b8f0_0 .net "cout", 0 0, L_0x562b8d223ae0;  alias, 1 drivers
S_0x562b8c0dbf30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c161180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d223b50 .functor XOR 1, L_0x562b8d2235f0, L_0x562b8d223a70, C4<0>, C4<0>;
L_0x562b8d223c50 .functor AND 1, L_0x562b8d2235f0, L_0x562b8d223a70, C4<1>, C4<1>;
v0x562b8c03af90_0 .net "S", 0 0, L_0x562b8d223b50;  alias, 1 drivers
v0x562b8c03b050_0 .net "a", 0 0, L_0x562b8d2235f0;  alias, 1 drivers
v0x562b8c038860_0 .net "b", 0 0, L_0x562b8d223a70;  alias, 1 drivers
v0x562b8c038900_0 .net "cout", 0 0, L_0x562b8d223c50;  alias, 1 drivers
S_0x562b8c0d9800 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c017c30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d224e30 .functor BUFZ 1, L_0x562b8d2240a0, C4<0>, C4<0>, C4<0>;
L_0x562b8d224f30 .functor BUFZ 1, L_0x562b8d224a30, C4<0>, C4<0>, C4<0>;
v0x562b8c20e160_0 .net "S", 1 0, L_0x562b8d224d90;  alias, 1 drivers
v0x562b8c20e220_0 .net "a", 1 0, L_0x562b8d223f90;  alias, 1 drivers
v0x562b8c20d950_0 .net "b", 1 0, L_0x562b8d2231e0;  alias, 1 drivers
v0x562b8c20b220 .array "carry", 0 2;
v0x562b8c20b220_0 .net v0x562b8c20b220 0, 0 0, L_0x562b8d224e30; 1 drivers
v0x562b8c20b220_1 .net v0x562b8c20b220 1, 0 0, L_0x562b8d2243f0; 1 drivers
v0x562b8c20b220_2 .net v0x562b8c20b220 2, 0 0, L_0x562b8d224a30; 1 drivers
v0x562b8c208af0_0 .net "cin", 0 0, L_0x562b8d2240a0;  alias, 1 drivers
v0x562b8c8048a0_0 .net "cout", 0 0, L_0x562b8d224f30;  alias, 1 drivers
L_0x562b8d2244f0 .part L_0x562b8d223f90, 0, 1;
L_0x562b8d2246b0 .part L_0x562b8d2231e0, 0, 1;
L_0x562b8d224aa0 .part L_0x562b8d223f90, 1, 1;
L_0x562b8d224bd0 .part L_0x562b8d2231e0, 1, 1;
L_0x562b8d224d90 .concat8 [ 1 1 0 0], L_0x562b8d2241f0, L_0x562b8d2248c0;
S_0x562b8c0d70d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0d9800;
 .timescale 0 0;
P_0x562b8c024350 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c0d49a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0d70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2243f0 .functor OR 1, L_0x562b8d224180, L_0x562b8d2242f0, C4<0>, C4<0>;
v0x562b8bffa690_0 .net "S", 0 0, L_0x562b8d2241f0;  1 drivers
v0x562b8bffa730_0 .net "a", 0 0, L_0x562b8d2244f0;  1 drivers
v0x562b8bfdc900_0 .net "b", 0 0, L_0x562b8d2246b0;  1 drivers
v0x562b8bfdc0a0_0 .net "cin", 0 0, L_0x562b8d224e30;  alias, 1 drivers
v0x562b8bff5390_0 .net "cout", 0 0, L_0x562b8d2243f0;  alias, 1 drivers
v0x562b8bff4af0_0 .net "cout1", 0 0, L_0x562b8d224180;  1 drivers
v0x562b8bff4b90_0 .net "cout2", 0 0, L_0x562b8d2242f0;  1 drivers
v0x562b8bff23c0_0 .net "s1", 0 0, L_0x562b8d224110;  1 drivers
S_0x562b8c0d2270 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0d49a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d224110 .functor XOR 1, L_0x562b8d2244f0, L_0x562b8d2246b0, C4<0>, C4<0>;
L_0x562b8d224180 .functor AND 1, L_0x562b8d2244f0, L_0x562b8d2246b0, C4<1>, C4<1>;
v0x562b8c010060_0 .net "S", 0 0, L_0x562b8d224110;  alias, 1 drivers
v0x562b8c008a10_0 .net "a", 0 0, L_0x562b8d2244f0;  alias, 1 drivers
v0x562b8c008ad0_0 .net "b", 0 0, L_0x562b8d2246b0;  alias, 1 drivers
v0x562b8bfffd90_0 .net "cout", 0 0, L_0x562b8d224180;  alias, 1 drivers
S_0x562b8c0cfb40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0d49a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2241f0 .functor XOR 1, L_0x562b8d224e30, L_0x562b8d224110, C4<0>, C4<0>;
L_0x562b8d2242f0 .functor AND 1, L_0x562b8d224e30, L_0x562b8d224110, C4<1>, C4<1>;
v0x562b8bfff4f0_0 .net "S", 0 0, L_0x562b8d2241f0;  alias, 1 drivers
v0x562b8bfff5b0_0 .net "a", 0 0, L_0x562b8d224e30;  alias, 1 drivers
v0x562b8bffcdc0_0 .net "b", 0 0, L_0x562b8d224110;  alias, 1 drivers
v0x562b8bffce60_0 .net "cout", 0 0, L_0x562b8d2242f0;  alias, 1 drivers
S_0x562b8c0cd410 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0d9800;
 .timescale 0 0;
P_0x562b8bff5480 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c09bcc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0cd410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d224a30 .functor OR 1, L_0x562b8d224850, L_0x562b8d2249c0, C4<0>, C4<0>;
v0x562b8bfe2a80_0 .net "S", 0 0, L_0x562b8d2248c0;  1 drivers
v0x562b8bfe2b20_0 .net "a", 0 0, L_0x562b8d224aa0;  1 drivers
v0x562b8bfd45c0_0 .net "b", 0 0, L_0x562b8d224bd0;  1 drivers
v0x562b8bfccf70_0 .net "cin", 0 0, L_0x562b8d2243f0;  alias, 1 drivers
v0x562b8c047c50_0 .net "cout", 0 0, L_0x562b8d224a30;  alias, 1 drivers
v0x562b8c047480_0 .net "cout1", 0 0, L_0x562b8d224850;  1 drivers
v0x562b8c047520_0 .net "cout2", 0 0, L_0x562b8d2249c0;  1 drivers
v0x562b8c203380_0 .net "s1", 0 0, L_0x562b8d2247e0;  1 drivers
S_0x562b8c099590 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c09bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2247e0 .functor XOR 1, L_0x562b8d224aa0, L_0x562b8d224bd0, C4<0>, C4<0>;
L_0x562b8d224850 .functor AND 1, L_0x562b8d224aa0, L_0x562b8d224bd0, C4<1>, C4<1>;
v0x562b8bfefc90_0 .net "S", 0 0, L_0x562b8d2247e0;  alias, 1 drivers
v0x562b8bfefd50_0 .net "a", 0 0, L_0x562b8d224aa0;  alias, 1 drivers
v0x562b8bfe9020_0 .net "b", 0 0, L_0x562b8d224bd0;  alias, 1 drivers
v0x562b8bfe90e0_0 .net "cout", 0 0, L_0x562b8d224850;  alias, 1 drivers
S_0x562b8c096e60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c09bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2248c0 .functor XOR 1, L_0x562b8d2243f0, L_0x562b8d2247e0, C4<0>, C4<0>;
L_0x562b8d2249c0 .functor AND 1, L_0x562b8d2243f0, L_0x562b8d2247e0, C4<1>, C4<1>;
v0x562b8bfe87c0_0 .net "S", 0 0, L_0x562b8d2248c0;  alias, 1 drivers
v0x562b8bfe8880_0 .net "a", 0 0, L_0x562b8d2243f0;  alias, 1 drivers
v0x562b8bfe32e0_0 .net "b", 0 0, L_0x562b8d2247e0;  alias, 1 drivers
v0x562b8bfe3380_0 .net "cout", 0 0, L_0x562b8d2249c0;  alias, 1 drivers
S_0x562b8c0c7bb0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8bfcd060 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e15f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d226a70 .functor BUFZ 1, L_0x7f38f70e15f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d226ae0 .functor BUFZ 1, L_0x562b8d226700, C4<0>, C4<0>, C4<0>;
v0x562b8ccb0180_0 .net "S", 3 0, L_0x562b8d2269d0;  alias, 1 drivers
v0x562b8ccb0260_0 .net "a", 3 0, L_0x562b8d224fa0;  alias, 1 drivers
v0x562b8ccada50_0 .net "b", 3 0, L_0x562b8d225040;  alias, 1 drivers
v0x562b8ccadb10 .array "carry", 0 4;
v0x562b8ccadb10_0 .net v0x562b8ccadb10 0, 0 0, L_0x562b8d226a70; 1 drivers
v0x562b8ccadb10_1 .net v0x562b8ccadb10 1, 0 0, L_0x562b8d2254d0; 1 drivers
v0x562b8ccadb10_2 .net v0x562b8ccadb10 2, 0 0, L_0x562b8d225a80; 1 drivers
v0x562b8ccadb10_3 .net v0x562b8ccadb10 3, 0 0, L_0x562b8d226150; 1 drivers
v0x562b8ccadb10_4 .net v0x562b8ccadb10 4, 0 0, L_0x562b8d226700; 1 drivers
v0x562b8ccab320_0 .net "cin", 0 0, L_0x7f38f70e15f0;  1 drivers
v0x562b8cca8bf0_0 .net "cout", 0 0, L_0x562b8d226ae0;  alias, 1 drivers
L_0x562b8d2255d0 .part L_0x562b8d224fa0, 0, 1;
L_0x562b8d225700 .part L_0x562b8d225040, 0, 1;
L_0x562b8d225b80 .part L_0x562b8d224fa0, 1, 1;
L_0x562b8d225d40 .part L_0x562b8d225040, 1, 1;
L_0x562b8d226250 .part L_0x562b8d224fa0, 2, 1;
L_0x562b8d226380 .part L_0x562b8d225040, 2, 1;
L_0x562b8d226770 .part L_0x562b8d224fa0, 3, 1;
L_0x562b8d2268a0 .part L_0x562b8d225040, 3, 1;
L_0x562b8d2269d0 .concat8 [ 1 1 1 1], L_0x562b8d2252d0, L_0x562b8d225910, L_0x562b8d225fe0, L_0x562b8d226590;
S_0x562b8c0c5480 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0c7bb0;
 .timescale 0 0;
P_0x562b8c20b310 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c0c2d50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0c5480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2254d0 .functor OR 1, L_0x562b8d225260, L_0x562b8d2253d0, C4<0>, C4<0>;
v0x562b8c7f7be0_0 .net "S", 0 0, L_0x562b8d2252d0;  1 drivers
v0x562b8c7f7c80_0 .net "a", 0 0, L_0x562b8d2255d0;  1 drivers
v0x562b8c7f54b0_0 .net "b", 0 0, L_0x562b8d225700;  1 drivers
v0x562b8cd2e040_0 .net "cin", 0 0, L_0x562b8d226a70;  alias, 1 drivers
v0x562b8cd2e110_0 .net "cout", 0 0, L_0x562b8d2254d0;  alias, 1 drivers
v0x562b8cd15860_0 .net "cout1", 0 0, L_0x562b8d225260;  1 drivers
v0x562b8cd15900_0 .net "cout2", 0 0, L_0x562b8d2253d0;  1 drivers
v0x562b8cc3b860_0 .net "s1", 0 0, L_0x562b8d2251f0;  1 drivers
S_0x562b8c0c0620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0c2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2251f0 .functor XOR 1, L_0x562b8d2255d0, L_0x562b8d225700, C4<0>, C4<0>;
L_0x562b8d225260 .functor AND 1, L_0x562b8d2255d0, L_0x562b8d225700, C4<1>, C4<1>;
v0x562b8c803fd0_0 .net "S", 0 0, L_0x562b8d2251f0;  alias, 1 drivers
v0x562b8c8018a0_0 .net "a", 0 0, L_0x562b8d2255d0;  alias, 1 drivers
v0x562b8c801960_0 .net "b", 0 0, L_0x562b8d225700;  alias, 1 drivers
v0x562b8c7ff170_0 .net "cout", 0 0, L_0x562b8d225260;  alias, 1 drivers
S_0x562b8c0bdef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0c2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2252d0 .functor XOR 1, L_0x562b8d226a70, L_0x562b8d2251f0, C4<0>, C4<0>;
L_0x562b8d2253d0 .functor AND 1, L_0x562b8d226a70, L_0x562b8d2251f0, C4<1>, C4<1>;
v0x562b8c7fca40_0 .net "S", 0 0, L_0x562b8d2252d0;  alias, 1 drivers
v0x562b8c7fcb00_0 .net "a", 0 0, L_0x562b8d226a70;  alias, 1 drivers
v0x562b8c7fa310_0 .net "b", 0 0, L_0x562b8d2251f0;  alias, 1 drivers
v0x562b8c7fa3b0_0 .net "cout", 0 0, L_0x562b8d2253d0;  alias, 1 drivers
S_0x562b8c0bb7c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0c7bb0;
 .timescale 0 0;
P_0x562b8bfd03f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c0b9090 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0bb7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d225a80 .functor OR 1, L_0x562b8d2258a0, L_0x562b8d225a10, C4<0>, C4<0>;
v0x562b8cd29590_0 .net "S", 0 0, L_0x562b8d225910;  1 drivers
v0x562b8cd29650_0 .net "a", 0 0, L_0x562b8d225b80;  1 drivers
v0x562b8cd26e60_0 .net "b", 0 0, L_0x562b8d225d40;  1 drivers
v0x562b8cd24730_0 .net "cin", 0 0, L_0x562b8d2254d0;  alias, 1 drivers
v0x562b8cd22000_0 .net "cout", 0 0, L_0x562b8d225a80;  alias, 1 drivers
v0x562b8cd1f8d0_0 .net "cout1", 0 0, L_0x562b8d2258a0;  1 drivers
v0x562b8cd1f970_0 .net "cout2", 0 0, L_0x562b8d225a10;  1 drivers
v0x562b8cd1d1a0_0 .net "s1", 0 0, L_0x562b8d225830;  1 drivers
S_0x562b8c0b1d60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0b9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d225830 .functor XOR 1, L_0x562b8d225b80, L_0x562b8d225d40, C4<0>, C4<0>;
L_0x562b8d2258a0 .functor AND 1, L_0x562b8d225b80, L_0x562b8d225d40, C4<1>, C4<1>;
v0x562b8cce0320_0 .net "S", 0 0, L_0x562b8d225830;  alias, 1 drivers
v0x562b8ccc7b40_0 .net "a", 0 0, L_0x562b8d225b80;  alias, 1 drivers
v0x562b8ccc7c00_0 .net "b", 0 0, L_0x562b8d225d40;  alias, 1 drivers
v0x562b8ccfd960_0 .net "cout", 0 0, L_0x562b8d2258a0;  alias, 1 drivers
S_0x562b8c0af630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0b9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d225910 .functor XOR 1, L_0x562b8d2254d0, L_0x562b8d225830, C4<0>, C4<0>;
L_0x562b8d225a10 .functor AND 1, L_0x562b8d2254d0, L_0x562b8d225830, C4<1>, C4<1>;
v0x562b8c82f960_0 .net "S", 0 0, L_0x562b8d225910;  alias, 1 drivers
v0x562b8c82fa40_0 .net "a", 0 0, L_0x562b8d2254d0;  alias, 1 drivers
v0x562b8c3d0660_0 .net "b", 0 0, L_0x562b8d225830;  alias, 1 drivers
v0x562b8c3d0700_0 .net "cout", 0 0, L_0x562b8d225a10;  alias, 1 drivers
S_0x562b8c0acf00 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c0c7bb0;
 .timescale 0 0;
P_0x562b8c043e50 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c0a7360 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0acf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d226150 .functor OR 1, L_0x562b8d225f70, L_0x562b8d2260e0, C4<0>, C4<0>;
v0x562b8cc60750_0 .net "S", 0 0, L_0x562b8d225fe0;  1 drivers
v0x562b8cc60810_0 .net "a", 0 0, L_0x562b8d226250;  1 drivers
v0x562b8cc5e020_0 .net "b", 0 0, L_0x562b8d226380;  1 drivers
v0x562b8cc5b8f0_0 .net "cin", 0 0, L_0x562b8d225a80;  alias, 1 drivers
v0x562b8cc591c0_0 .net "cout", 0 0, L_0x562b8d226150;  alias, 1 drivers
v0x562b8cc56a90_0 .net "cout1", 0 0, L_0x562b8d225f70;  1 drivers
v0x562b8cc56b30_0 .net "cout2", 0 0, L_0x562b8d2260e0;  1 drivers
v0x562b8cc54360_0 .net "s1", 0 0, L_0x562b8d225f00;  1 drivers
S_0x562b8c0a4c30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0a7360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d225f00 .functor XOR 1, L_0x562b8d226250, L_0x562b8d226380, C4<0>, C4<0>;
L_0x562b8d225f70 .functor AND 1, L_0x562b8d226250, L_0x562b8d226380, C4<1>, C4<1>;
v0x562b8cd1aa70_0 .net "S", 0 0, L_0x562b8d225f00;  alias, 1 drivers
v0x562b8cd1ab50_0 .net "a", 0 0, L_0x562b8d226250;  alias, 1 drivers
v0x562b8cd18340_0 .net "b", 0 0, L_0x562b8d226380;  alias, 1 drivers
v0x562b8cd18400_0 .net "cout", 0 0, L_0x562b8d225f70;  alias, 1 drivers
S_0x562b8c0a2500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0a7360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d225fe0 .functor XOR 1, L_0x562b8d225a80, L_0x562b8d225f00, C4<0>, C4<0>;
L_0x562b8d2260e0 .functor AND 1, L_0x562b8d225a80, L_0x562b8d225f00, C4<1>, C4<1>;
v0x562b8cc5dc70_0 .net "S", 0 0, L_0x562b8d225fe0;  alias, 1 drivers
v0x562b8cc5dd50_0 .net "a", 0 0, L_0x562b8d225a80;  alias, 1 drivers
v0x562b8cc5b540_0 .net "b", 0 0, L_0x562b8d225f00;  alias, 1 drivers
v0x562b8cc5b5e0_0 .net "cout", 0 0, L_0x562b8d2260e0;  alias, 1 drivers
S_0x562b8c0911e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c0c7bb0;
 .timescale 0 0;
P_0x562b8c201d80 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c08eab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0911e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d226700 .functor OR 1, L_0x562b8d226520, L_0x562b8d226690, C4<0>, C4<0>;
v0x562b8ccd42e0_0 .net "S", 0 0, L_0x562b8d226590;  1 drivers
v0x562b8ccd43a0_0 .net "a", 0 0, L_0x562b8d226770;  1 drivers
v0x562b8ccd1bb0_0 .net "b", 0 0, L_0x562b8d2268a0;  1 drivers
v0x562b8cccf480_0 .net "cin", 0 0, L_0x562b8d226150;  alias, 1 drivers
v0x562b8ccccd50_0 .net "cout", 0 0, L_0x562b8d226700;  alias, 1 drivers
v0x562b8ccca620_0 .net "cout1", 0 0, L_0x562b8d226520;  1 drivers
v0x562b8ccca6c0_0 .net "cout2", 0 0, L_0x562b8d226690;  1 drivers
v0x562b8ccaaf70_0 .net "s1", 0 0, L_0x562b8d2264b0;  1 drivers
S_0x562b8c08c380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c08eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2264b0 .functor XOR 1, L_0x562b8d226770, L_0x562b8d2268a0, C4<0>, C4<0>;
L_0x562b8d226520 .functor AND 1, L_0x562b8d226770, L_0x562b8d2268a0, C4<1>, C4<1>;
v0x562b8cc51c30_0 .net "S", 0 0, L_0x562b8d2264b0;  alias, 1 drivers
v0x562b8cc51d10_0 .net "a", 0 0, L_0x562b8d226770;  alias, 1 drivers
v0x562b8ccdb870_0 .net "b", 0 0, L_0x562b8d2268a0;  alias, 1 drivers
v0x562b8ccdb930_0 .net "cout", 0 0, L_0x562b8d226520;  alias, 1 drivers
S_0x562b8c06dd90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c08eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d226590 .functor XOR 1, L_0x562b8d226150, L_0x562b8d2264b0, C4<0>, C4<0>;
L_0x562b8d226690 .functor AND 1, L_0x562b8d226150, L_0x562b8d2264b0, C4<1>, C4<1>;
v0x562b8ccd9140_0 .net "S", 0 0, L_0x562b8d226590;  alias, 1 drivers
v0x562b8ccd9220_0 .net "a", 0 0, L_0x562b8d226150;  alias, 1 drivers
v0x562b8ccd6a10_0 .net "b", 0 0, L_0x562b8d2264b0;  alias, 1 drivers
v0x562b8ccd6ab0_0 .net "cout", 0 0, L_0x562b8d226690;  alias, 1 drivers
S_0x562b8c0867e0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c091db0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d222300 .functor NOT 2, L_0x562b8d222260, C4<00>, C4<00>, C4<00>;
v0x562b8cc08800_0 .net "cout", 0 0, L_0x562b8d223100;  1 drivers
v0x562b8cc088c0_0 .net "i", 1 0, L_0x562b8d222260;  alias, 1 drivers
v0x562b8cc060d0_0 .net "o", 1 0, L_0x562b8d222ff0;  alias, 1 drivers
v0x562b8cc039a0_0 .net "temp2", 1 0, L_0x562b8d222300;  1 drivers
S_0x562b8c0840b0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c0867e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c7f4670 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e1440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d223090 .functor BUFZ 1, L_0x7f38f70e1440, C4<0>, C4<0>, C4<0>;
L_0x562b8d223100 .functor BUFZ 1, L_0x562b8d222c90, C4<0>, C4<0>, C4<0>;
v0x562b8cc0ab80_0 .net "S", 1 0, L_0x562b8d222ff0;  alias, 1 drivers
v0x562b8cc0ac60_0 .net "a", 1 0, L_0x562b8d222300;  alias, 1 drivers
L_0x7f38f70e13f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cc0fd90_0 .net "b", 1 0, L_0x7f38f70e13f8;  1 drivers
v0x562b8cc0fe50 .array "carry", 0 2;
v0x562b8cc0fe50_0 .net v0x562b8cc0fe50 0, 0 0, L_0x562b8d223090; 1 drivers
v0x562b8cc0fe50_1 .net v0x562b8cc0fe50 1, 0 0, L_0x562b8d2226e0; 1 drivers
v0x562b8cc0fe50_2 .net v0x562b8cc0fe50 2, 0 0, L_0x562b8d222c90; 1 drivers
v0x562b8cc0d660_0 .net "cin", 0 0, L_0x7f38f70e1440;  1 drivers
v0x562b8cc0af30_0 .net "cout", 0 0, L_0x562b8d223100;  alias, 1 drivers
L_0x562b8d2227e0 .part L_0x562b8d222300, 0, 1;
L_0x562b8d222910 .part L_0x7f38f70e13f8, 0, 1;
L_0x562b8d222d00 .part L_0x562b8d222300, 1, 1;
L_0x562b8d222ec0 .part L_0x7f38f70e13f8, 1, 1;
L_0x562b8d222ff0 .concat8 [ 1 1 0 0], L_0x562b8d2224e0, L_0x562b8d222b20;
S_0x562b8c081980 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0840b0;
 .timescale 0 0;
P_0x562b8c7ec4e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c07a4b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c081980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2226e0 .functor OR 1, L_0x562b8d222470, L_0x562b8d2225e0, C4<0>, C4<0>;
v0x562b8cc88ad0_0 .net "S", 0 0, L_0x562b8d2224e0;  1 drivers
v0x562b8cc88b90_0 .net "a", 0 0, L_0x562b8d2227e0;  1 drivers
v0x562b8cc863a0_0 .net "b", 0 0, L_0x562b8d222910;  1 drivers
v0x562b8cc83c70_0 .net "cin", 0 0, L_0x562b8d223090;  alias, 1 drivers
v0x562b8cc83d40_0 .net "cout", 0 0, L_0x562b8d2226e0;  alias, 1 drivers
v0x562b8cc81540_0 .net "cout1", 0 0, L_0x562b8d222470;  1 drivers
v0x562b8cc815e0_0 .net "cout2", 0 0, L_0x562b8d2225e0;  1 drivers
v0x562b8cc7ee10_0 .net "s1", 0 0, L_0x562b8d222400;  1 drivers
S_0x562b8c074770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c07a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d222400 .functor XOR 1, L_0x562b8d2227e0, L_0x562b8d222910, C4<0>, C4<0>;
L_0x562b8d222470 .functor AND 1, L_0x562b8d2227e0, L_0x562b8d222910, C4<1>, C4<1>;
v0x562b8cca64c0_0 .net "S", 0 0, L_0x562b8d222400;  alias, 1 drivers
v0x562b8cca65a0_0 .net "a", 0 0, L_0x562b8d2227e0;  alias, 1 drivers
v0x562b8cca3d90_0 .net "b", 0 0, L_0x562b8d222910;  alias, 1 drivers
v0x562b8cca3e50_0 .net "cout", 0 0, L_0x562b8d222470;  alias, 1 drivers
S_0x562b8c054740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c07a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2224e0 .functor XOR 1, L_0x562b8d223090, L_0x562b8d222400, C4<0>, C4<0>;
L_0x562b8d2225e0 .functor AND 1, L_0x562b8d223090, L_0x562b8d222400, C4<1>, C4<1>;
v0x562b8cca1660_0 .net "S", 0 0, L_0x562b8d2224e0;  alias, 1 drivers
v0x562b8cca1740_0 .net "a", 0 0, L_0x562b8d223090;  alias, 1 drivers
v0x562b8cc838c0_0 .net "b", 0 0, L_0x562b8d222400;  alias, 1 drivers
v0x562b8cc83960_0 .net "cout", 0 0, L_0x562b8d2225e0;  alias, 1 drivers
S_0x562b8c04e400 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0840b0;
 .timescale 0 0;
P_0x562b8afc3790 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c03ad00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c04e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d222c90 .functor OR 1, L_0x562b8d222ab0, L_0x562b8d222c20, C4<0>, C4<0>;
v0x562b8cc34d10_0 .net "S", 0 0, L_0x562b8d222b20;  1 drivers
v0x562b8cc34dd0_0 .net "a", 0 0, L_0x562b8d222d00;  1 drivers
v0x562b8cc325e0_0 .net "b", 0 0, L_0x562b8d222ec0;  1 drivers
v0x562b8cc2feb0_0 .net "cin", 0 0, L_0x562b8d2226e0;  alias, 1 drivers
v0x562b8cc2d780_0 .net "cout", 0 0, L_0x562b8d222c90;  alias, 1 drivers
v0x562b8cc2b050_0 .net "cout1", 0 0, L_0x562b8d222ab0;  1 drivers
v0x562b8cc2b0f0_0 .net "cout2", 0 0, L_0x562b8d222c20;  1 drivers
v0x562b8cc28920_0 .net "s1", 0 0, L_0x562b8d222a40;  1 drivers
S_0x562b8c0385d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c03ad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d222a40 .functor XOR 1, L_0x562b8d222d00, L_0x562b8d222ec0, C4<0>, C4<0>;
L_0x562b8d222ab0 .functor AND 1, L_0x562b8d222d00, L_0x562b8d222ec0, C4<1>, C4<1>;
v0x562b8cc7c6e0_0 .net "S", 0 0, L_0x562b8d222a40;  alias, 1 drivers
v0x562b8cc7c7c0_0 .net "a", 0 0, L_0x562b8d222d00;  alias, 1 drivers
v0x562b8cc79fb0_0 .net "b", 0 0, L_0x562b8d222ec0;  alias, 1 drivers
v0x562b8cc7a070_0 .net "cout", 0 0, L_0x562b8d222ab0;  alias, 1 drivers
S_0x562b8c035ea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c03ad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d222b20 .functor XOR 1, L_0x562b8d2226e0, L_0x562b8d222a40, C4<0>, C4<0>;
L_0x562b8d222c20 .functor AND 1, L_0x562b8d2226e0, L_0x562b8d222a40, C4<1>, C4<1>;
v0x562b8cc32230_0 .net "S", 0 0, L_0x562b8d222b20;  alias, 1 drivers
v0x562b8cc32310_0 .net "a", 0 0, L_0x562b8d2226e0;  alias, 1 drivers
v0x562b8cc37440_0 .net "b", 0 0, L_0x562b8d222a40;  alias, 1 drivers
v0x562b8cc374e0_0 .net "cout", 0 0, L_0x562b8d222c20;  alias, 1 drivers
S_0x562b8c0178b0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8c1c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8af99f60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d228460 .functor BUFZ 1, L_0x562b8d226ae0, C4<0>, C4<0>, C4<0>;
L_0x562b8d228560 .functor BUFZ 1, L_0x562b8d228060, C4<0>, C4<0>, C4<0>;
v0x562b8c803d40_0 .net "S", 3 0, L_0x562b8d228330;  alias, 1 drivers
v0x562b8c803e40_0 .net "a", 3 0, L_0x562b8d2269d0;  alias, 1 drivers
v0x562b8c801610_0 .net "b", 3 0, L_0x562b8d2250e0;  alias, 1 drivers
v0x562b8c8016b0 .array "carry", 0 4;
v0x562b8c8016b0_0 .net v0x562b8c8016b0 0, 0 0, L_0x562b8d228460; 1 drivers
v0x562b8c8016b0_1 .net v0x562b8c8016b0 1, 0 0, L_0x562b8d226e30; 1 drivers
v0x562b8c8016b0_2 .net v0x562b8c8016b0 2, 0 0, L_0x562b8d227470; 1 drivers
v0x562b8c8016b0_3 .net v0x562b8c8016b0 3, 0 0, L_0x562b8d227ab0; 1 drivers
v0x562b8c8016b0_4 .net v0x562b8c8016b0 4, 0 0, L_0x562b8d228060; 1 drivers
v0x562b8c7feee0_0 .net "cin", 0 0, L_0x562b8d226ae0;  alias, 1 drivers
v0x562b8c7fefd0_0 .net "cout", 0 0, L_0x562b8d228560;  alias, 1 drivers
L_0x562b8d226f30 .part L_0x562b8d2269d0, 0, 1;
L_0x562b8d2270f0 .part L_0x562b8d2250e0, 0, 1;
L_0x562b8d227570 .part L_0x562b8d2269d0, 1, 1;
L_0x562b8d2276a0 .part L_0x562b8d2250e0, 1, 1;
L_0x562b8d227bb0 .part L_0x562b8d2269d0, 2, 1;
L_0x562b8d227ce0 .part L_0x562b8d2250e0, 2, 1;
L_0x562b8d2280d0 .part L_0x562b8d2269d0, 3, 1;
L_0x562b8d228200 .part L_0x562b8d2250e0, 3, 1;
L_0x562b8d228330 .concat8 [ 1 1 1 1], L_0x562b8d226c30, L_0x562b8d227300, L_0x562b8d227940, L_0x562b8d227ef0;
S_0x562b8c030300 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c0178b0;
 .timescale 0 0;
P_0x562b8afb1d50 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c02dbd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c030300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d226e30 .functor OR 1, L_0x562b8d226bc0, L_0x562b8d226d30, C4<0>, C4<0>;
v0x562b8c7d2530_0 .net "S", 0 0, L_0x562b8d226c30;  1 drivers
v0x562b8c7d25f0_0 .net "a", 0 0, L_0x562b8d226f30;  1 drivers
v0x562b8c7cfe00_0 .net "b", 0 0, L_0x562b8d2270f0;  1 drivers
v0x562b8c7cd6d0_0 .net "cin", 0 0, L_0x562b8d228460;  alias, 1 drivers
v0x562b8c7cd7a0_0 .net "cout", 0 0, L_0x562b8d226e30;  alias, 1 drivers
v0x562b8c7cafa0_0 .net "cout1", 0 0, L_0x562b8d226bc0;  1 drivers
v0x562b8c7cb040_0 .net "cout2", 0 0, L_0x562b8d226d30;  1 drivers
v0x562b8c7c8870_0 .net "s1", 0 0, L_0x562b8d226b50;  1 drivers
S_0x562b8c02b4a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c02dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d226b50 .functor XOR 1, L_0x562b8d226f30, L_0x562b8d2270f0, C4<0>, C4<0>;
L_0x562b8d226bc0 .functor AND 1, L_0x562b8d226f30, L_0x562b8d2270f0, C4<1>, C4<1>;
v0x562b8cc03a70_0 .net "S", 0 0, L_0x562b8d226b50;  alias, 1 drivers
v0x562b8cc01270_0 .net "a", 0 0, L_0x562b8d226f30;  alias, 1 drivers
v0x562b8cc01350_0 .net "b", 0 0, L_0x562b8d2270f0;  alias, 1 drivers
v0x562b8c7d2180_0 .net "cout", 0 0, L_0x562b8d226bc0;  alias, 1 drivers
S_0x562b8c023fd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c02dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d226c30 .functor XOR 1, L_0x562b8d228460, L_0x562b8d226b50, C4<0>, C4<0>;
L_0x562b8d226d30 .functor AND 1, L_0x562b8d228460, L_0x562b8d226b50, C4<1>, C4<1>;
v0x562b8c7d7390_0 .net "S", 0 0, L_0x562b8d226c30;  alias, 1 drivers
v0x562b8c7d7470_0 .net "a", 0 0, L_0x562b8d228460;  alias, 1 drivers
v0x562b8c7d4c60_0 .net "b", 0 0, L_0x562b8d226b50;  alias, 1 drivers
v0x562b8c7d4d00_0 .net "cout", 0 0, L_0x562b8d226d30;  alias, 1 drivers
S_0x562b8c01e290 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c0178b0;
 .timescale 0 0;
P_0x562b8afb3e60 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8bfff260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c01e290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d227470 .functor OR 1, L_0x562b8d227290, L_0x562b8d227400, C4<0>, C4<0>;
v0x562b8c7a8750_0 .net "S", 0 0, L_0x562b8d227300;  1 drivers
v0x562b8c7a8810_0 .net "a", 0 0, L_0x562b8d227570;  1 drivers
v0x562b8c7a6020_0 .net "b", 0 0, L_0x562b8d2276a0;  1 drivers
v0x562b8c7a38f0_0 .net "cin", 0 0, L_0x562b8d226e30;  alias, 1 drivers
v0x562b8c7a11c0_0 .net "cout", 0 0, L_0x562b8d227470;  alias, 1 drivers
v0x562b8c3c6a70_0 .net "cout1", 0 0, L_0x562b8d227290;  1 drivers
v0x562b8c3c6b10_0 .net "cout2", 0 0, L_0x562b8d227400;  1 drivers
v0x562b8c3cbc80_0 .net "s1", 0 0, L_0x562b8d227220;  1 drivers
S_0x562b8bffcb30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bfff260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d227220 .functor XOR 1, L_0x562b8d227570, L_0x562b8d2276a0, C4<0>, C4<0>;
L_0x562b8d227290 .functor AND 1, L_0x562b8d227570, L_0x562b8d2276a0, C4<1>, C4<1>;
v0x562b8c7aaad0_0 .net "S", 0 0, L_0x562b8d227220;  alias, 1 drivers
v0x562b8c7aabb0_0 .net "a", 0 0, L_0x562b8d227570;  alias, 1 drivers
v0x562b8c7afce0_0 .net "b", 0 0, L_0x562b8d2276a0;  alias, 1 drivers
v0x562b8c7afda0_0 .net "cout", 0 0, L_0x562b8d227290;  alias, 1 drivers
S_0x562b8bffa400 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bfff260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d227300 .functor XOR 1, L_0x562b8d226e30, L_0x562b8d227220, C4<0>, C4<0>;
L_0x562b8d227400 .functor AND 1, L_0x562b8d226e30, L_0x562b8d227220, C4<1>, C4<1>;
v0x562b8c7ad5b0_0 .net "S", 0 0, L_0x562b8d227300;  alias, 1 drivers
v0x562b8c7ad690_0 .net "a", 0 0, L_0x562b8d226e30;  alias, 1 drivers
v0x562b8c7aae80_0 .net "b", 0 0, L_0x562b8d227220;  alias, 1 drivers
v0x562b8c7aaf20_0 .net "cout", 0 0, L_0x562b8d227400;  alias, 1 drivers
S_0x562b8bfdbe10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c0178b0;
 .timescale 0 0;
P_0x562b8afb5450 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8bff4860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bfdbe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d227ab0 .functor OR 1, L_0x562b8d2278d0, L_0x562b8d227a40, C4<0>, C4<0>;
v0x562b8c3bf890_0 .net "S", 0 0, L_0x562b8d227940;  1 drivers
v0x562b8c3bf950_0 .net "a", 0 0, L_0x562b8d227bb0;  1 drivers
v0x562b8c3bd160_0 .net "b", 0 0, L_0x562b8d227ce0;  1 drivers
v0x562b8c39f3c0_0 .net "cin", 0 0, L_0x562b8d227470;  alias, 1 drivers
v0x562b8c3a45d0_0 .net "cout", 0 0, L_0x562b8d227ab0;  alias, 1 drivers
v0x562b8c3a1ea0_0 .net "cout1", 0 0, L_0x562b8d2278d0;  1 drivers
v0x562b8c3a1f40_0 .net "cout2", 0 0, L_0x562b8d227a40;  1 drivers
v0x562b8c39f770_0 .net "s1", 0 0, L_0x562b8d227860;  1 drivers
S_0x562b8bff2130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bff4860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d227860 .functor XOR 1, L_0x562b8d227bb0, L_0x562b8d227ce0, C4<0>, C4<0>;
L_0x562b8d2278d0 .functor AND 1, L_0x562b8d227bb0, L_0x562b8d227ce0, C4<1>, C4<1>;
v0x562b8c3c9550_0 .net "S", 0 0, L_0x562b8d227860;  alias, 1 drivers
v0x562b8c3c9630_0 .net "a", 0 0, L_0x562b8d227bb0;  alias, 1 drivers
v0x562b8c3c6e20_0 .net "b", 0 0, L_0x562b8d227ce0;  alias, 1 drivers
v0x562b8c3c6ee0_0 .net "cout", 0 0, L_0x562b8d2278d0;  alias, 1 drivers
S_0x562b8bfefa00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bff4860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d227940 .functor XOR 1, L_0x562b8d227470, L_0x562b8d227860, C4<0>, C4<0>;
L_0x562b8d227a40 .functor AND 1, L_0x562b8d227470, L_0x562b8d227860, C4<1>, C4<1>;
v0x562b8c3c46f0_0 .net "S", 0 0, L_0x562b8d227940;  alias, 1 drivers
v0x562b8c3c47d0_0 .net "a", 0 0, L_0x562b8d227470;  alias, 1 drivers
v0x562b8c3c1fc0_0 .net "b", 0 0, L_0x562b8d227860;  alias, 1 drivers
v0x562b8c3c2060_0 .net "cout", 0 0, L_0x562b8d227a40;  alias, 1 drivers
S_0x562b8bfe8530 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c0178b0;
 .timescale 0 0;
P_0x562b8afa9350 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8bfe27f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8bfe8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d228060 .functor OR 1, L_0x562b8d227e80, L_0x562b8d227ff0, C4<0>, C4<0>;
v0x562b8c20d6c0_0 .net "S", 0 0, L_0x562b8d227ef0;  1 drivers
v0x562b8c20d780_0 .net "a", 0 0, L_0x562b8d2280d0;  1 drivers
v0x562b8c20af90_0 .net "b", 0 0, L_0x562b8d228200;  1 drivers
v0x562b8c20b060_0 .net "cin", 0 0, L_0x562b8d227ab0;  alias, 1 drivers
v0x562b8c208860_0 .net "cout", 0 0, L_0x562b8d228060;  alias, 1 drivers
v0x562b8c208950_0 .net "cout1", 0 0, L_0x562b8d227e80;  1 drivers
v0x562b8c202930_0 .net "cout2", 0 0, L_0x562b8d227ff0;  1 drivers
v0x562b8c2029d0_0 .net "s1", 0 0, L_0x562b8d227e10;  1 drivers
S_0x562b8c0471f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8bfe27f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d227e10 .functor XOR 1, L_0x562b8d2280d0, L_0x562b8d228200, C4<0>, C4<0>;
L_0x562b8d227e80 .functor AND 1, L_0x562b8d2280d0, L_0x562b8d228200, C4<1>, C4<1>;
v0x562b8c39d040_0 .net "S", 0 0, L_0x562b8d227e10;  alias, 1 drivers
v0x562b8c39d120_0 .net "a", 0 0, L_0x562b8d2280d0;  alias, 1 drivers
v0x562b8c39a910_0 .net "b", 0 0, L_0x562b8d228200;  alias, 1 drivers
v0x562b8c39a9d0_0 .net "cout", 0 0, L_0x562b8d227e80;  alias, 1 drivers
S_0x562b8c040eb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8bfe27f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d227ef0 .functor XOR 1, L_0x562b8d227ab0, L_0x562b8d227e10, C4<0>, C4<0>;
L_0x562b8d227ff0 .functor AND 1, L_0x562b8d227ab0, L_0x562b8d227e10, C4<1>, C4<1>;
v0x562b8c3981e0_0 .net "S", 0 0, L_0x562b8d227ef0;  alias, 1 drivers
v0x562b8c3982c0_0 .net "a", 0 0, L_0x562b8d227ab0;  alias, 1 drivers
v0x562b8c395ab0_0 .net "b", 0 0, L_0x562b8d227e10;  alias, 1 drivers
v0x562b8c395b50_0 .net "cout", 0 0, L_0x562b8d227ff0;  alias, 1 drivers
S_0x562b8cd332b0 .scope module, "ins4" "rca_Nbit" 3 111, 3 18 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8afaae20 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e16c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d22bc60 .functor BUFZ 1, L_0x7f38f70e16c8, C4<0>, C4<0>, C4<0>;
L_0x562b8d22bcd0 .functor BUFZ 1, L_0x562b8d22b6c0, C4<0>, C4<0>, C4<0>;
v0x562b8cccf0d0_0 .net "S", 3 0, L_0x562b8d22bbc0;  alias, 1 drivers
v0x562b8cccf1b0_0 .net "a", 3 0, L_0x562b8d2199f0;  alias, 1 drivers
v0x562b8cd4d9a0_0 .net "b", 3 0, L_0x562b8d20f4a0;  alias, 1 drivers
v0x562b8cd4da90 .array "carry", 0 4;
v0x562b8cd4da90_0 .net v0x562b8cd4da90 0, 0 0, L_0x562b8d22bc60; 1 drivers
v0x562b8cd4da90_1 .net v0x562b8cd4da90 1, 0 0, L_0x562b8d22a420; 1 drivers
v0x562b8cd4da90_2 .net v0x562b8cd4da90 2, 0 0, L_0x562b8d22aa70; 1 drivers
v0x562b8cd4da90_3 .net v0x562b8cd4da90 3, 0 0, L_0x562b8d22b0c0; 1 drivers
v0x562b8cd4da90_4 .net v0x562b8cd4da90 4, 0 0, L_0x562b8d22b6c0; 1 drivers
v0x562b8cd4b270_0 .net "cin", 0 0, L_0x7f38f70e16c8;  1 drivers
v0x562b8cd4b360_0 .net "cout", 0 0, L_0x562b8d22bcd0;  alias, 1 drivers
L_0x562b8d22a520 .part L_0x562b8d2199f0, 0, 1;
L_0x562b8d22a650 .part L_0x562b8d20f4a0, 0, 1;
L_0x562b8d22ab70 .part L_0x562b8d2199f0, 1, 1;
L_0x562b8d22aca0 .part L_0x562b8d20f4a0, 1, 1;
L_0x562b8d22b1c0 .part L_0x562b8d2199f0, 2, 1;
L_0x562b8d22b2f0 .part L_0x562b8d20f4a0, 2, 1;
L_0x562b8d22b780 .part L_0x562b8d2199f0, 3, 1;
L_0x562b8d22b9c0 .part L_0x562b8d20f4a0, 3, 1;
L_0x562b8d22bbc0 .concat8 [ 1 1 1 1], L_0x562b8d22a220, L_0x562b8d22a8b0, L_0x562b8d22af00, L_0x562b8d22b500;
S_0x562b8cd30b80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd332b0;
 .timescale 0 0;
P_0x562b8afab860 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cd2e450 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd30b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22a420 .functor OR 1, L_0x562b8d22a1b0, L_0x562b8d22a320, C4<0>, C4<0>;
v0x562b8ccf8f10_0 .net "S", 0 0, L_0x562b8d22a220;  1 drivers
v0x562b8ccf8fd0_0 .net "a", 0 0, L_0x562b8d22a520;  1 drivers
v0x562b8ccf67e0_0 .net "b", 0 0, L_0x562b8d22a650;  1 drivers
v0x562b8ccf68b0_0 .net "cin", 0 0, L_0x562b8d22bc60;  alias, 1 drivers
v0x562b8ccf40b0_0 .net "cout", 0 0, L_0x562b8d22a420;  alias, 1 drivers
v0x562b8ccf4150_0 .net "cout1", 0 0, L_0x562b8d22a1b0;  1 drivers
v0x562b8ccf1980_0 .net "cout2", 0 0, L_0x562b8d22a320;  1 drivers
v0x562b8ccf1a50_0 .net "s1", 0 0, L_0x562b8d22a140;  1 drivers
S_0x562b8cd2bd20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd2e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22a140 .functor XOR 1, L_0x562b8d22a520, L_0x562b8d22a650, C4<0>, C4<0>;
L_0x562b8d22a1b0 .functor AND 1, L_0x562b8d22a520, L_0x562b8d22a650, C4<1>, C4<1>;
v0x562b8cd03c70_0 .net "S", 0 0, L_0x562b8d22a140;  alias, 1 drivers
v0x562b8cd03d50_0 .net "a", 0 0, L_0x562b8d22a520;  alias, 1 drivers
v0x562b8ccf3ca0_0 .net "b", 0 0, L_0x562b8d22a650;  alias, 1 drivers
v0x562b8ccf3d60_0 .net "cout", 0 0, L_0x562b8d22a1b0;  alias, 1 drivers
S_0x562b8cd004a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd2e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22a220 .functor XOR 1, L_0x562b8d22bc60, L_0x562b8d22a140, C4<0>, C4<0>;
L_0x562b8d22a320 .functor AND 1, L_0x562b8d22bc60, L_0x562b8d22a140, C4<1>, C4<1>;
v0x562b8ccfdd70_0 .net "S", 0 0, L_0x562b8d22a220;  alias, 1 drivers
v0x562b8ccfde50_0 .net "a", 0 0, L_0x562b8d22bc60;  alias, 1 drivers
v0x562b8ccfb640_0 .net "b", 0 0, L_0x562b8d22a140;  alias, 1 drivers
v0x562b8ccfb6e0_0 .net "cout", 0 0, L_0x562b8d22a320;  alias, 1 drivers
S_0x562b8ccef250 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cd332b0;
 .timescale 0 0;
P_0x562b8afaa3b0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ccecb20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccef250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22aa70 .functor OR 1, L_0x562b8d22a7f0, L_0x562b8d22aa00, C4<0>, C4<0>;
v0x562b8c369fb0_0 .net "S", 0 0, L_0x562b8d22a8b0;  1 drivers
v0x562b8c36a070_0 .net "a", 0 0, L_0x562b8d22ab70;  1 drivers
v0x562b8c830260_0 .net "b", 0 0, L_0x562b8d22aca0;  1 drivers
v0x562b8c830330_0 .net "cin", 0 0, L_0x562b8d22a420;  alias, 1 drivers
v0x562b8c805d60_0 .net "cout", 0 0, L_0x562b8d22aa70;  alias, 1 drivers
v0x562b8c805e50_0 .net "cout1", 0 0, L_0x562b8d22a7f0;  1 drivers
v0x562b8ca91fe0_0 .net "cout2", 0 0, L_0x562b8d22aa00;  1 drivers
v0x562b8ca92080_0 .net "s1", 0 0, L_0x562b8d22a780;  1 drivers
S_0x562b8ccea3f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccecb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22a780 .functor XOR 1, L_0x562b8d22ab70, L_0x562b8d22aca0, C4<0>, C4<0>;
L_0x562b8d22a7f0 .functor AND 1, L_0x562b8d22ab70, L_0x562b8d22aca0, C4<1>, C4<1>;
v0x562b8cce7cc0_0 .net "S", 0 0, L_0x562b8d22a780;  alias, 1 drivers
v0x562b8cce7da0_0 .net "a", 0 0, L_0x562b8d22ab70;  alias, 1 drivers
v0x562b8cce5590_0 .net "b", 0 0, L_0x562b8d22aca0;  alias, 1 drivers
v0x562b8cce5630_0 .net "cout", 0 0, L_0x562b8d22a7f0;  alias, 1 drivers
S_0x562b8cce2e60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccecb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22a8b0 .functor XOR 1, L_0x562b8d22a420, L_0x562b8d22a780, C4<0>, C4<0>;
L_0x562b8d22aa00 .functor AND 1, L_0x562b8d22a420, L_0x562b8d22a780, C4<1>, C4<1>;
v0x562b8cce0730_0 .net "S", 0 0, L_0x562b8d22a8b0;  alias, 1 drivers
v0x562b8cce0810_0 .net "a", 0 0, L_0x562b8d22a420;  alias, 1 drivers
v0x562b8ccde000_0 .net "b", 0 0, L_0x562b8d22a780;  alias, 1 drivers
v0x562b8ccde0a0_0 .net "cout", 0 0, L_0x562b8d22aa00;  alias, 1 drivers
S_0x562b8ca7b010 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cd332b0;
 .timescale 0 0;
P_0x562b8afa2bc0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cb23fc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca7b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22b0c0 .functor OR 1, L_0x562b8d22ae40, L_0x562b8d22b050, C4<0>, C4<0>;
v0x562b8c61af60_0 .net "S", 0 0, L_0x562b8d22af00;  1 drivers
v0x562b8c61b020_0 .net "a", 0 0, L_0x562b8d22b1c0;  1 drivers
v0x562b8c6c3f10_0 .net "b", 0 0, L_0x562b8d22b2f0;  1 drivers
v0x562b8c6c4010_0 .net "cin", 0 0, L_0x562b8d22aa70;  alias, 1 drivers
v0x562b8c6b69c0_0 .net "cout", 0 0, L_0x562b8d22b0c0;  alias, 1 drivers
v0x562b8c6b6ab0_0 .net "cout1", 0 0, L_0x562b8d22ae40;  1 drivers
v0x562b8c57c040_0 .net "cout2", 0 0, L_0x562b8d22b050;  1 drivers
v0x562b8c57c0e0_0 .net "s1", 0 0, L_0x562b8d22add0;  1 drivers
S_0x562b8cb16a70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb23fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22add0 .functor XOR 1, L_0x562b8d22b1c0, L_0x562b8d22b2f0, C4<0>, C4<0>;
L_0x562b8d22ae40 .functor AND 1, L_0x562b8d22b1c0, L_0x562b8d22b2f0, C4<1>, C4<1>;
v0x562b8c9dc0f0_0 .net "S", 0 0, L_0x562b8d22add0;  alias, 1 drivers
v0x562b8c9dc1d0_0 .net "a", 0 0, L_0x562b8d22b1c0;  alias, 1 drivers
v0x562b8c9ceba0_0 .net "b", 0 0, L_0x562b8d22b2f0;  alias, 1 drivers
v0x562b8c9cec40_0 .net "cout", 0 0, L_0x562b8d22ae40;  alias, 1 drivers
S_0x562b8c8c2160 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb23fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22af00 .functor XOR 1, L_0x562b8d22aa70, L_0x562b8d22add0, C4<0>, C4<0>;
L_0x562b8d22b050 .functor AND 1, L_0x562b8d22aa70, L_0x562b8d22add0, C4<1>, C4<1>;
v0x562b8c8b4c10_0 .net "S", 0 0, L_0x562b8d22af00;  alias, 1 drivers
v0x562b8c8b4cf0_0 .net "a", 0 0, L_0x562b8d22aa70;  alias, 1 drivers
v0x562b8c631f30_0 .net "b", 0 0, L_0x562b8d22add0;  alias, 1 drivers
v0x562b8c632000_0 .net "cout", 0 0, L_0x562b8d22b050;  alias, 1 drivers
S_0x562b8c56eaf0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cd332b0;
 .timescale 0 0;
P_0x562b8afa1a80 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c4620b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c56eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22b6c0 .functor OR 1, L_0x562b8d22b490, L_0x562b8d22b650, C4<0>, C4<0>;
v0x562b8c1634a0_0 .net "S", 0 0, L_0x562b8d22b500;  1 drivers
v0x562b8c163560_0 .net "a", 0 0, L_0x562b8d22b780;  1 drivers
v0x562b8c056a60_0 .net "b", 0 0, L_0x562b8d22b9c0;  1 drivers
v0x562b8c056b60_0 .net "cin", 0 0, L_0x562b8d22b0c0;  alias, 1 drivers
v0x562b8c049510_0 .net "cout", 0 0, L_0x562b8d22b6c0;  alias, 1 drivers
v0x562b8c049600_0 .net "cout1", 0 0, L_0x562b8d22b490;  1 drivers
v0x562b8cd1cdf0_0 .net "cout2", 0 0, L_0x562b8d22b650;  1 drivers
v0x562b8cd1ce90_0 .net "s1", 0 0, L_0x562b8d22b420;  1 drivers
S_0x562b8c454b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4620b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22b420 .functor XOR 1, L_0x562b8d22b780, L_0x562b8d22b9c0, C4<0>, C4<0>;
L_0x562b8d22b490 .functor AND 1, L_0x562b8d22b780, L_0x562b8d22b9c0, C4<1>, C4<1>;
v0x562b8c226810_0 .net "S", 0 0, L_0x562b8d22b420;  alias, 1 drivers
v0x562b8c2268f0_0 .net "a", 0 0, L_0x562b8d22b780;  alias, 1 drivers
v0x562b8c20f840_0 .net "b", 0 0, L_0x562b8d22b9c0;  alias, 1 drivers
v0x562b8c20f8e0_0 .net "cout", 0 0, L_0x562b8d22b490;  alias, 1 drivers
S_0x562b8c2b87f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4620b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22b500 .functor XOR 1, L_0x562b8d22b0c0, L_0x562b8d22b420, C4<0>, C4<0>;
L_0x562b8d22b650 .functor AND 1, L_0x562b8d22b0c0, L_0x562b8d22b420, C4<1>, C4<1>;
v0x562b8c2ab2a0_0 .net "S", 0 0, L_0x562b8d22b500;  alias, 1 drivers
v0x562b8c2ab380_0 .net "a", 0 0, L_0x562b8d22b0c0;  alias, 1 drivers
v0x562b8c1709f0_0 .net "b", 0 0, L_0x562b8d22b420;  alias, 1 drivers
v0x562b8c170a90_0 .net "cout", 0 0, L_0x562b8d22b650;  alias, 1 drivers
S_0x562b8cd48b40 .scope module, "ins5" "rca_Nbit" 3 112, 3 18 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8afbca70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d22d6c0 .functor BUFZ 1, L_0x562b8d22bcd0, C4<0>, C4<0>, C4<0>;
L_0x562b8d22d7c0 .functor BUFZ 1, L_0x562b8d22d2b0, C4<0>, C4<0>, C4<0>;
v0x562b8c4e7200_0 .net "S", 3 0, L_0x562b8d22d620;  alias, 1 drivers
v0x562b8c4e72c0_0 .net "a", 3 0, L_0x562b8d22bbc0;  alias, 1 drivers
v0x562b8c4e7380_0 .net "b", 3 0, L_0x562b8d22a010;  alias, 1 drivers
v0x562b8c4d2e80 .array "carry", 0 4;
v0x562b8c4d2e80_0 .net v0x562b8c4d2e80 0, 0 0, L_0x562b8d22d6c0; 1 drivers
v0x562b8c4d2e80_1 .net v0x562b8c4d2e80 1, 0 0, L_0x562b8d22c080; 1 drivers
v0x562b8c4d2e80_2 .net v0x562b8c4d2e80 2, 0 0, L_0x562b8d22c6c0; 1 drivers
v0x562b8c4d2e80_3 .net v0x562b8c4d2e80 3, 0 0, L_0x562b8d22cd00; 1 drivers
v0x562b8c4d2e80_4 .net v0x562b8c4d2e80 4, 0 0, L_0x562b8d22d2b0; 1 drivers
v0x562b8c4d2fd0_0 .net "cin", 0 0, L_0x562b8d22bcd0;  alias, 1 drivers
v0x562b8c3cd870_0 .net "cout", 0 0, L_0x562b8d22d7c0;  alias, 1 drivers
L_0x562b8d22c180 .part L_0x562b8d22bbc0, 0, 1;
L_0x562b8d22c340 .part L_0x562b8d22a010, 0, 1;
L_0x562b8d22c7c0 .part L_0x562b8d22bbc0, 1, 1;
L_0x562b8d22c8f0 .part L_0x562b8d22a010, 1, 1;
L_0x562b8d22ce00 .part L_0x562b8d22bbc0, 2, 1;
L_0x562b8d22cf30 .part L_0x562b8d22a010, 2, 1;
L_0x562b8d22d370 .part L_0x562b8d22bbc0, 3, 1;
L_0x562b8d22d4a0 .part L_0x562b8d22a010, 3, 1;
L_0x562b8d22d620 .concat8 [ 1 1 1 1], L_0x562b8d22bec0, L_0x562b8d22c550, L_0x562b8d22cb90, L_0x562b8d22d140;
S_0x562b8cd46410 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd48b40;
 .timescale 0 0;
P_0x562b8afc1900 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cd43ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd46410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22c080 .functor OR 1, L_0x562b8d22be00, L_0x562b8d22bf80, C4<0>, C4<0>;
v0x562b8cd32a90_0 .net "S", 0 0, L_0x562b8d22bec0;  1 drivers
v0x562b8cd32b60_0 .net "a", 0 0, L_0x562b8d22c180;  1 drivers
v0x562b8cd30360_0 .net "b", 0 0, L_0x562b8d22c340;  1 drivers
v0x562b8cd30460_0 .net "cin", 0 0, L_0x562b8d22d6c0;  alias, 1 drivers
v0x562b8cd2dc30_0 .net "cout", 0 0, L_0x562b8d22c080;  alias, 1 drivers
v0x562b8cd2dcd0_0 .net "cout1", 0 0, L_0x562b8d22be00;  1 drivers
v0x562b8cd2dd70_0 .net "cout2", 0 0, L_0x562b8d22bf80;  1 drivers
v0x562b8cd2b500_0 .net "s1", 0 0, L_0x562b8d22bd40;  1 drivers
S_0x562b8cd415b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd43ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22bd40 .functor XOR 1, L_0x562b8d22c180, L_0x562b8d22c340, C4<0>, C4<0>;
L_0x562b8d22be00 .functor AND 1, L_0x562b8d22c180, L_0x562b8d22c340, C4<1>, C4<1>;
v0x562b8cd3ee80_0 .net "S", 0 0, L_0x562b8d22bd40;  alias, 1 drivers
v0x562b8cd3ef40_0 .net "a", 0 0, L_0x562b8d22c180;  alias, 1 drivers
v0x562b8cd3c750_0 .net "b", 0 0, L_0x562b8d22c340;  alias, 1 drivers
v0x562b8cd3c820_0 .net "cout", 0 0, L_0x562b8d22be00;  alias, 1 drivers
S_0x562b8cd3a020 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd43ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22bec0 .functor XOR 1, L_0x562b8d22d6c0, L_0x562b8d22bd40, C4<0>, C4<0>;
L_0x562b8d22bf80 .functor AND 1, L_0x562b8d22d6c0, L_0x562b8d22bd40, C4<1>, C4<1>;
v0x562b8cd378f0_0 .net "S", 0 0, L_0x562b8d22bec0;  alias, 1 drivers
v0x562b8cd379b0_0 .net "a", 0 0, L_0x562b8d22d6c0;  alias, 1 drivers
v0x562b8cd351c0_0 .net "b", 0 0, L_0x562b8d22bd40;  alias, 1 drivers
v0x562b8cd352c0_0 .net "cout", 0 0, L_0x562b8d22bf80;  alias, 1 drivers
S_0x562b8ccffc80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cd48b40;
 .timescale 0 0;
P_0x562b8cd37a70 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ccfd550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ccffc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22c6c0 .functor OR 1, L_0x562b8d22c4e0, L_0x562b8d22c650, C4<0>, C4<0>;
v0x562b8ccec300_0 .net "S", 0 0, L_0x562b8d22c550;  1 drivers
v0x562b8ccec3a0_0 .net "a", 0 0, L_0x562b8d22c7c0;  1 drivers
v0x562b8cce9bd0_0 .net "b", 0 0, L_0x562b8d22c8f0;  1 drivers
v0x562b8cce9cd0_0 .net "cin", 0 0, L_0x562b8d22c080;  alias, 1 drivers
v0x562b8cce74a0_0 .net "cout", 0 0, L_0x562b8d22c6c0;  alias, 1 drivers
v0x562b8cce7540_0 .net "cout1", 0 0, L_0x562b8d22c4e0;  1 drivers
v0x562b8cce75e0_0 .net "cout2", 0 0, L_0x562b8d22c650;  1 drivers
v0x562b8cce4d70_0 .net "s1", 0 0, L_0x562b8d22c470;  1 drivers
S_0x562b8ccfae20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccfd550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22c470 .functor XOR 1, L_0x562b8d22c7c0, L_0x562b8d22c8f0, C4<0>, C4<0>;
L_0x562b8d22c4e0 .functor AND 1, L_0x562b8d22c7c0, L_0x562b8d22c8f0, C4<1>, C4<1>;
v0x562b8cd2b5a0_0 .net "S", 0 0, L_0x562b8d22c470;  alias, 1 drivers
v0x562b8ccf86f0_0 .net "a", 0 0, L_0x562b8d22c7c0;  alias, 1 drivers
v0x562b8ccf87b0_0 .net "b", 0 0, L_0x562b8d22c8f0;  alias, 1 drivers
v0x562b8ccf5fc0_0 .net "cout", 0 0, L_0x562b8d22c4e0;  alias, 1 drivers
S_0x562b8ccf3890 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccfd550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22c550 .functor XOR 1, L_0x562b8d22c080, L_0x562b8d22c470, C4<0>, C4<0>;
L_0x562b8d22c650 .functor AND 1, L_0x562b8d22c080, L_0x562b8d22c470, C4<1>, C4<1>;
v0x562b8ccf1160_0 .net "S", 0 0, L_0x562b8d22c550;  alias, 1 drivers
v0x562b8ccf1220_0 .net "a", 0 0, L_0x562b8d22c080;  alias, 1 drivers
v0x562b8cceea30_0 .net "b", 0 0, L_0x562b8d22c470;  alias, 1 drivers
v0x562b8cceeb30_0 .net "cout", 0 0, L_0x562b8d22c650;  alias, 1 drivers
S_0x562b8cce2640 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cd48b40;
 .timescale 0 0;
P_0x562b8cce27d0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ccdff10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cce2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22cd00 .functor OR 1, L_0x562b8d22cb20, L_0x562b8d22cc90, C4<0>, C4<0>;
v0x562b8cb94d90_0 .net "S", 0 0, L_0x562b8d22cb90;  1 drivers
v0x562b8cb94e50_0 .net "a", 0 0, L_0x562b8d22ce00;  1 drivers
v0x562b8ca61240_0 .net "b", 0 0, L_0x562b8d22cf30;  1 drivers
v0x562b8ca61340_0 .net "cin", 0 0, L_0x562b8d22c6c0;  alias, 1 drivers
v0x562b8ca4cec0_0 .net "cout", 0 0, L_0x562b8d22cd00;  alias, 1 drivers
v0x562b8ca4cfb0_0 .net "cout1", 0 0, L_0x562b8d22cb20;  1 drivers
v0x562b8c9472b0_0 .net "cout2", 0 0, L_0x562b8d22cc90;  1 drivers
v0x562b8c947350_0 .net "s1", 0 0, L_0x562b8d22cab0;  1 drivers
S_0x562b8ccdd7e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ccdff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22cab0 .functor XOR 1, L_0x562b8d22ce00, L_0x562b8d22cf30, C4<0>, C4<0>;
L_0x562b8d22cb20 .functor AND 1, L_0x562b8d22ce00, L_0x562b8d22cf30, C4<1>, C4<1>;
v0x562b8cce4e60_0 .net "S", 0 0, L_0x562b8d22cab0;  alias, 1 drivers
v0x562b8c819a90_0 .net "a", 0 0, L_0x562b8d22ce00;  alias, 1 drivers
v0x562b8c819b50_0 .net "b", 0 0, L_0x562b8d22cf30;  alias, 1 drivers
v0x562b8c7ef590_0 .net "cout", 0 0, L_0x562b8d22cb20;  alias, 1 drivers
S_0x562b8cbe8420 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ccdff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22cb90 .functor XOR 1, L_0x562b8d22c6c0, L_0x562b8d22cab0, C4<0>, C4<0>;
L_0x562b8d22cc90 .functor AND 1, L_0x562b8d22c6c0, L_0x562b8d22cab0, C4<1>, C4<1>;
v0x562b8cbd40a0_0 .net "S", 0 0, L_0x562b8d22cb90;  alias, 1 drivers
v0x562b8cbd4140_0 .net "a", 0 0, L_0x562b8d22c6c0;  alias, 1 drivers
v0x562b8cba9110_0 .net "b", 0 0, L_0x562b8d22cab0;  alias, 1 drivers
v0x562b8cba9210_0 .net "cout", 0 0, L_0x562b8d22cc90;  alias, 1 drivers
S_0x562b8c932f30 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cd48b40;
 .timescale 0 0;
P_0x562b8afc07c0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c82dec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c932f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22d2b0 .functor OR 1, L_0x562b8d22d0d0, L_0x562b8d22d240, C4<0>, C4<0>;
v0x562b8c734ce0_0 .net "S", 0 0, L_0x562b8d22d140;  1 drivers
v0x562b8c734da0_0 .net "a", 0 0, L_0x562b8d22d370;  1 drivers
v0x562b8c734e40_0 .net "b", 0 0, L_0x562b8d22d4a0;  1 drivers
v0x562b8c601190_0 .net "cin", 0 0, L_0x562b8d22cd00;  alias, 1 drivers
v0x562b8c601280_0 .net "cout", 0 0, L_0x562b8d22d2b0;  alias, 1 drivers
v0x562b8c5ece10_0 .net "cout1", 0 0, L_0x562b8d22d0d0;  1 drivers
v0x562b8c5eceb0_0 .net "cout2", 0 0, L_0x562b8d22d240;  1 drivers
v0x562b8c5ecf80_0 .net "s1", 0 0, L_0x562b8d22d060;  1 drivers
S_0x562b8c7d8f80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c82dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22d060 .functor XOR 1, L_0x562b8d22d370, L_0x562b8d22d4a0, C4<0>, C4<0>;
L_0x562b8d22d0d0 .functor AND 1, L_0x562b8d22d370, L_0x562b8d22d4a0, C4<1>, C4<1>;
v0x562b8c75efc0_0 .net "S", 0 0, L_0x562b8d22d060;  alias, 1 drivers
v0x562b8c75f0a0_0 .net "a", 0 0, L_0x562b8d22d370;  alias, 1 drivers
v0x562b8c7b18d0_0 .net "b", 0 0, L_0x562b8d22d4a0;  alias, 1 drivers
v0x562b8c7b19a0_0 .net "cout", 0 0, L_0x562b8d22d0d0;  alias, 1 drivers
S_0x562b8c788370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c82dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22d140 .functor XOR 1, L_0x562b8d22cd00, L_0x562b8d22d060, C4<0>, C4<0>;
L_0x562b8d22d240 .functor AND 1, L_0x562b8d22cd00, L_0x562b8d22d060, C4<1>, C4<1>;
v0x562b8c773ff0_0 .net "S", 0 0, L_0x562b8d22d140;  alias, 1 drivers
v0x562b8c7740b0_0 .net "a", 0 0, L_0x562b8d22cd00;  alias, 1 drivers
v0x562b8c749060_0 .net "b", 0 0, L_0x562b8d22d060;  alias, 1 drivers
v0x562b8c749160_0 .net "cout", 0 0, L_0x562b8d22d240;  alias, 1 drivers
S_0x562b8c3538a0 .scope module, "ins6" "rca_Nbit" 3 116, 3 18 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8afbe560 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e1830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d231080 .functor BUFZ 1, L_0x7f38f70e1830, C4<0>, C4<0>, C4<0>;
L_0x562b8d2310f0 .functor BUFZ 1, L_0x562b8d230c30, C4<0>, C4<0>, C4<0>;
v0x562b8c80afe0_0 .net "S", 7 0, L_0x562b8d230fe0;  alias, 1 drivers
v0x562b8c6bbc40_0 .net "a", 7 0, L_0x562b8d22d830;  alias, 1 drivers
v0x562b8c6bbd20_0 .net "b", 7 0, L_0x562b8d22d920;  alias, 1 drivers
v0x562b8c6bbde0 .array "carry", 0 8;
v0x562b8c6bbde0_0 .net v0x562b8c6bbde0 0, 0 0, L_0x562b8d231080; 1 drivers
v0x562b8c6bbde0_1 .net v0x562b8c6bbde0 1, 0 0, L_0x562b8d22e030; 1 drivers
v0x562b8c6bbde0_2 .net v0x562b8c6bbde0 2, 0 0, L_0x562b8d22e630; 1 drivers
v0x562b8c6bbde0_3 .net v0x562b8c6bbde0 3, 0 0, L_0x562b8d22ed00; 1 drivers
v0x562b8c6bbde0_4 .net v0x562b8c6bbde0 4, 0 0, L_0x562b8d22f2b0; 1 drivers
v0x562b8c6bbde0_5 .net v0x562b8c6bbde0 5, 0 0, L_0x562b8d22f900; 1 drivers
v0x562b8c6bbde0_6 .net v0x562b8c6bbde0 6, 0 0, L_0x562b8d22feb0; 1 drivers
v0x562b8c6bbde0_7 .net v0x562b8c6bbde0 7, 0 0, L_0x562b8d230620; 1 drivers
v0x562b8c6bbde0_8 .net v0x562b8c6bbde0 8, 0 0, L_0x562b8d230c30; 1 drivers
v0x562b8c6ae6f0_0 .net "cin", 0 0, L_0x7f38f70e1830;  1 drivers
v0x562b8c6ae7e0_0 .net "cout", 0 0, L_0x562b8d2310f0;  alias, 1 drivers
L_0x562b8d22e130 .part L_0x562b8d22d830, 0, 1;
L_0x562b8d22e260 .part L_0x562b8d22d920, 0, 1;
L_0x562b8d22e730 .part L_0x562b8d22d830, 1, 1;
L_0x562b8d22e8f0 .part L_0x562b8d22d920, 1, 1;
L_0x562b8d22ee00 .part L_0x562b8d22d830, 2, 1;
L_0x562b8d22ef30 .part L_0x562b8d22d920, 2, 1;
L_0x562b8d22f3b0 .part L_0x562b8d22d830, 3, 1;
L_0x562b8d22f4e0 .part L_0x562b8d22d920, 3, 1;
L_0x562b8d22fa00 .part L_0x562b8d22d830, 4, 1;
L_0x562b8d22fb30 .part L_0x562b8d22d920, 4, 1;
L_0x562b8d22ffb0 .part L_0x562b8d22d830, 5, 1;
L_0x562b8d2301f0 .part L_0x562b8d22d920, 5, 1;
L_0x562b8d230720 .part L_0x562b8d22d830, 6, 1;
L_0x562b8d230850 .part L_0x562b8d22d920, 6, 1;
L_0x562b8d230cf0 .part L_0x562b8d22d830, 7, 1;
L_0x562b8d230e20 .part L_0x562b8d22d920, 7, 1;
LS_0x562b8d230fe0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d22dde0, L_0x562b8d22e470, L_0x562b8d22eb90, L_0x562b8d22f140;
LS_0x562b8d230fe0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d22f740, L_0x562b8d22fd40, L_0x562b8d2304f0, L_0x562b8d230a70;
L_0x562b8d230fe0 .concat8 [ 4 4 0 0], LS_0x562b8d230fe0_0_0, LS_0x562b8d230fe0_0_4;
S_0x562b8c3a61c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c3538a0;
 .timescale 0 0;
P_0x562b8afbb2e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c37cc60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c3a61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22e030 .functor OR 1, L_0x562b8d22dd20, L_0x562b8d22df30, C4<0>, C4<0>;
v0x562b8c0dbce0_0 .net "S", 0 0, L_0x562b8d22dde0;  1 drivers
v0x562b8c0c7830_0 .net "a", 0 0, L_0x562b8d22e130;  1 drivers
v0x562b8c0c7900_0 .net "b", 0 0, L_0x562b8d22e260;  1 drivers
v0x562b8c8039c0_0 .net "cin", 0 0, L_0x562b8d231080;  alias, 1 drivers
v0x562b8c803a90_0 .net "cout", 0 0, L_0x562b8d22e030;  alias, 1 drivers
v0x562b8c803b30_0 .net "cout1", 0 0, L_0x562b8d22dd20;  1 drivers
v0x562b8cb1c220_0 .net "cout2", 0 0, L_0x562b8d22df30;  1 drivers
v0x562b8cb1c2f0_0 .net "s1", 0 0, L_0x562b8d22dc10;  1 drivers
S_0x562b8c3688d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c37cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22dc10 .functor XOR 1, L_0x562b8d22e130, L_0x562b8d22e260, C4<0>, C4<0>;
L_0x562b8d22dd20 .functor AND 1, L_0x562b8d22e130, L_0x562b8d22e260, C4<1>, C4<1>;
v0x562b8c3cd990_0 .net "S", 0 0, L_0x562b8d22dc10;  alias, 1 drivers
v0x562b8c33d940_0 .net "a", 0 0, L_0x562b8d22e130;  alias, 1 drivers
v0x562b8c33da00_0 .net "b", 0 0, L_0x562b8d22e260;  alias, 1 drivers
v0x562b8c3295c0_0 .net "cout", 0 0, L_0x562b8d22dd20;  alias, 1 drivers
S_0x562b8c1f5b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c37cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22dde0 .functor XOR 1, L_0x562b8d231080, L_0x562b8d22dc10, C4<0>, C4<0>;
L_0x562b8d22df30 .functor AND 1, L_0x562b8d231080, L_0x562b8d22dc10, C4<1>, C4<1>;
v0x562b8c329730_0 .net "S", 0 0, L_0x562b8d22dde0;  alias, 1 drivers
v0x562b8c1e17c0_0 .net "a", 0 0, L_0x562b8d231080;  alias, 1 drivers
v0x562b8c1e1880_0 .net "b", 0 0, L_0x562b8d22dc10;  alias, 1 drivers
v0x562b8c0dbbb0_0 .net "cout", 0 0, L_0x562b8d22df30;  alias, 1 drivers
S_0x562b8cb0ecd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c3538a0;
 .timescale 0 0;
P_0x562b8cb0eed0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c9d4350 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb0ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22e630 .functor OR 1, L_0x562b8d22e400, L_0x562b8d22e5c0, C4<0>, C4<0>;
v0x562b8c6bc260_0 .net "S", 0 0, L_0x562b8d22e470;  1 drivers
v0x562b8c6bc320_0 .net "a", 0 0, L_0x562b8d22e730;  1 drivers
v0x562b8c6aec20_0 .net "b", 0 0, L_0x562b8d22e8f0;  1 drivers
v0x562b8c6aed20_0 .net "cin", 0 0, L_0x562b8d22e030;  alias, 1 drivers
v0x562b8c5742a0_0 .net "cout", 0 0, L_0x562b8d22e630;  alias, 1 drivers
v0x562b8c574390_0 .net "cout1", 0 0, L_0x562b8d22e400;  1 drivers
v0x562b8c574430_0 .net "cout2", 0 0, L_0x562b8d22e5c0;  1 drivers
v0x562b8c566d50_0 .net "s1", 0 0, L_0x562b8d22e390;  1 drivers
S_0x562b8c9c6e00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c9d4350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22e390 .functor XOR 1, L_0x562b8d22e730, L_0x562b8d22e8f0, C4<0>, C4<0>;
L_0x562b8d22e400 .functor AND 1, L_0x562b8d22e730, L_0x562b8d22e8f0, C4<1>, C4<1>;
v0x562b8c9d4530_0 .net "S", 0 0, L_0x562b8d22e390;  alias, 1 drivers
v0x562b8cb1c3e0_0 .net "a", 0 0, L_0x562b8d22e730;  alias, 1 drivers
v0x562b8c8ba3c0_0 .net "b", 0 0, L_0x562b8d22e8f0;  alias, 1 drivers
v0x562b8c8ba490_0 .net "cout", 0 0, L_0x562b8d22e400;  alias, 1 drivers
S_0x562b8c8ace70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c9d4350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22e470 .functor XOR 1, L_0x562b8d22e030, L_0x562b8d22e390, C4<0>, C4<0>;
L_0x562b8d22e5c0 .functor AND 1, L_0x562b8d22e030, L_0x562b8d22e390, C4<1>, C4<1>;
v0x562b8c81a720_0 .net "S", 0 0, L_0x562b8d22e470;  alias, 1 drivers
v0x562b8c81a7e0_0 .net "a", 0 0, L_0x562b8d22e030;  alias, 1 drivers
v0x562b8c81a8d0_0 .net "b", 0 0, L_0x562b8d22e390;  alias, 1 drivers
v0x562b8c6bc170_0 .net "cout", 0 0, L_0x562b8d22e5c0;  alias, 1 drivers
S_0x562b8c566e20 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c3538a0;
 .timescale 0 0;
P_0x562b8c7e3aa0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c45a310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c566e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22ed00 .functor OR 1, L_0x562b8d22eb20, L_0x562b8d22ec90, C4<0>, C4<0>;
v0x562b8c15b7f0_0 .net "S", 0 0, L_0x562b8d22eb90;  1 drivers
v0x562b8c15b8b0_0 .net "a", 0 0, L_0x562b8d22ee00;  1 drivers
v0x562b8c04ecc0_0 .net "b", 0 0, L_0x562b8d22ef30;  1 drivers
v0x562b8c04edc0_0 .net "cin", 0 0, L_0x562b8d22e630;  alias, 1 drivers
v0x562b8c041770_0 .net "cout", 0 0, L_0x562b8d22ed00;  alias, 1 drivers
v0x562b8c041860_0 .net "cout1", 0 0, L_0x562b8d22eb20;  1 drivers
v0x562b8c041900_0 .net "cout2", 0 0, L_0x562b8d22ec90;  1 drivers
v0x562b8c7f0220_0 .net "s1", 0 0, L_0x562b8d22eab0;  1 drivers
S_0x562b8c44cdc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c45a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22eab0 .functor XOR 1, L_0x562b8d22ee00, L_0x562b8d22ef30, C4<0>, C4<0>;
L_0x562b8d22eb20 .functor AND 1, L_0x562b8d22ee00, L_0x562b8d22ef30, C4<1>, C4<1>;
v0x562b8c45a4f0_0 .net "S", 0 0, L_0x562b8d22eab0;  alias, 1 drivers
v0x562b8c2b0a50_0 .net "a", 0 0, L_0x562b8d22ee00;  alias, 1 drivers
v0x562b8c2b0b10_0 .net "b", 0 0, L_0x562b8d22ef30;  alias, 1 drivers
v0x562b8c2b0be0_0 .net "cout", 0 0, L_0x562b8d22eb20;  alias, 1 drivers
S_0x562b8c2a3500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c45a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22eb90 .functor XOR 1, L_0x562b8d22e630, L_0x562b8d22eab0, C4<0>, C4<0>;
L_0x562b8d22ec90 .functor AND 1, L_0x562b8d22e630, L_0x562b8d22eab0, C4<1>, C4<1>;
v0x562b8c168c50_0 .net "S", 0 0, L_0x562b8d22eb90;  alias, 1 drivers
v0x562b8c168d10_0 .net "a", 0 0, L_0x562b8d22e630;  alias, 1 drivers
v0x562b8c168e00_0 .net "b", 0 0, L_0x562b8d22eab0;  alias, 1 drivers
v0x562b8c15b700_0 .net "cout", 0 0, L_0x562b8d22ec90;  alias, 1 drivers
S_0x562b8c7f02f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c3538a0;
 .timescale 0 0;
P_0x562b8c7e6320 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c8304d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c7f02f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22f2b0 .functor OR 1, L_0x562b8d22f0d0, L_0x562b8d22f240, C4<0>, C4<0>;
v0x562b8cb16e70_0 .net "S", 0 0, L_0x562b8d22f140;  1 drivers
v0x562b8cb16f30_0 .net "a", 0 0, L_0x562b8d22f3b0;  1 drivers
v0x562b8c9dc400_0 .net "b", 0 0, L_0x562b8d22f4e0;  1 drivers
v0x562b8c9dc500_0 .net "cin", 0 0, L_0x562b8d22ed00;  alias, 1 drivers
v0x562b8c9dc5a0_0 .net "cout", 0 0, L_0x562b8d22f2b0;  alias, 1 drivers
v0x562b8c9ceeb0_0 .net "cout1", 0 0, L_0x562b8d22f0d0;  1 drivers
v0x562b8c9cef50_0 .net "cout2", 0 0, L_0x562b8d22f240;  1 drivers
v0x562b8c9ceff0_0 .net "s1", 0 0, L_0x562b8d22f060;  1 drivers
S_0x562b8c805fd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22f060 .functor XOR 1, L_0x562b8d22f3b0, L_0x562b8d22f4e0, C4<0>, C4<0>;
L_0x562b8d22f0d0 .functor AND 1, L_0x562b8d22f3b0, L_0x562b8d22f4e0, C4<1>, C4<1>;
v0x562b8c8306d0_0 .net "S", 0 0, L_0x562b8d22f060;  alias, 1 drivers
v0x562b8ca922f0_0 .net "a", 0 0, L_0x562b8d22f3b0;  alias, 1 drivers
v0x562b8ca923b0_0 .net "b", 0 0, L_0x562b8d22f4e0;  alias, 1 drivers
v0x562b8ca92450_0 .net "cout", 0 0, L_0x562b8d22f0d0;  alias, 1 drivers
S_0x562b8ca7b320 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22f140 .functor XOR 1, L_0x562b8d22ed00, L_0x562b8d22f060, C4<0>, C4<0>;
L_0x562b8d22f240 .functor AND 1, L_0x562b8d22ed00, L_0x562b8d22f060, C4<1>, C4<1>;
v0x562b8cb242d0_0 .net "S", 0 0, L_0x562b8d22f140;  alias, 1 drivers
v0x562b8cb24390_0 .net "a", 0 0, L_0x562b8d22ed00;  alias, 1 drivers
v0x562b8cb24450_0 .net "b", 0 0, L_0x562b8d22f060;  alias, 1 drivers
v0x562b8cb16d80_0 .net "cout", 0 0, L_0x562b8d22f240;  alias, 1 drivers
S_0x562b8c8c2470 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c3538a0;
 .timescale 0 0;
P_0x562b8c8c26c0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c8b4f20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8c2470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22f900 .functor OR 1, L_0x562b8d22f6d0, L_0x562b8d22f890, C4<0>, C4<0>;
v0x562b8c57c430_0 .net "S", 0 0, L_0x562b8d22f740;  1 drivers
v0x562b8c57c4f0_0 .net "a", 0 0, L_0x562b8d22fa00;  1 drivers
v0x562b8c56ee00_0 .net "b", 0 0, L_0x562b8d22fb30;  1 drivers
v0x562b8c56eed0_0 .net "cin", 0 0, L_0x562b8d22f2b0;  alias, 1 drivers
v0x562b8c56ef70_0 .net "cout", 0 0, L_0x562b8d22f900;  alias, 1 drivers
v0x562b8c4623c0_0 .net "cout1", 0 0, L_0x562b8d22f6d0;  1 drivers
v0x562b8c462460_0 .net "cout2", 0 0, L_0x562b8d22f890;  1 drivers
v0x562b8c462500_0 .net "s1", 0 0, L_0x562b8d22f660;  1 drivers
S_0x562b8c632240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c8b4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22f660 .functor XOR 1, L_0x562b8d22fa00, L_0x562b8d22fb30, C4<0>, C4<0>;
L_0x562b8d22f6d0 .functor AND 1, L_0x562b8d22fa00, L_0x562b8d22fb30, C4<1>, C4<1>;
v0x562b8c8b5100_0 .net "S", 0 0, L_0x562b8d22f660;  alias, 1 drivers
v0x562b8c61b270_0 .net "a", 0 0, L_0x562b8d22fa00;  alias, 1 drivers
v0x562b8c61b330_0 .net "b", 0 0, L_0x562b8d22fb30;  alias, 1 drivers
v0x562b8c61b400_0 .net "cout", 0 0, L_0x562b8d22f6d0;  alias, 1 drivers
S_0x562b8c6c4220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c8b4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22f740 .functor XOR 1, L_0x562b8d22f2b0, L_0x562b8d22f660, C4<0>, C4<0>;
L_0x562b8d22f890 .functor AND 1, L_0x562b8d22f2b0, L_0x562b8d22f660, C4<1>, C4<1>;
v0x562b8c6b6cd0_0 .net "S", 0 0, L_0x562b8d22f740;  alias, 1 drivers
v0x562b8c6b6d90_0 .net "a", 0 0, L_0x562b8d22f2b0;  alias, 1 drivers
v0x562b8c6b6e80_0 .net "b", 0 0, L_0x562b8d22f660;  alias, 1 drivers
v0x562b8c57c350_0 .net "cout", 0 0, L_0x562b8d22f890;  alias, 1 drivers
S_0x562b8c454e70 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c3538a0;
 .timescale 0 0;
P_0x562b8c455070 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c226b20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c454e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d22feb0 .functor OR 1, L_0x562b8d22fcd0, L_0x562b8d22fe40, C4<0>, C4<0>;
v0x562b8c1638a0_0 .net "S", 0 0, L_0x562b8d22fd40;  1 drivers
v0x562b8c163960_0 .net "a", 0 0, L_0x562b8d22ffb0;  1 drivers
v0x562b8c056d70_0 .net "b", 0 0, L_0x562b8d2301f0;  1 drivers
v0x562b8c056e70_0 .net "cin", 0 0, L_0x562b8d22f900;  alias, 1 drivers
v0x562b8c056f10_0 .net "cout", 0 0, L_0x562b8d22feb0;  alias, 1 drivers
v0x562b8c049820_0 .net "cout1", 0 0, L_0x562b8d22fcd0;  1 drivers
v0x562b8c0498c0_0 .net "cout2", 0 0, L_0x562b8d22fe40;  1 drivers
v0x562b8c049960_0 .net "s1", 0 0, L_0x562b8d22fc60;  1 drivers
S_0x562b8c20fb50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c226b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22fc60 .functor XOR 1, L_0x562b8d22ffb0, L_0x562b8d2301f0, C4<0>, C4<0>;
L_0x562b8d22fcd0 .functor AND 1, L_0x562b8d22ffb0, L_0x562b8d2301f0, C4<1>, C4<1>;
v0x562b8c226d00_0 .net "S", 0 0, L_0x562b8d22fc60;  alias, 1 drivers
v0x562b8c2b8b00_0 .net "a", 0 0, L_0x562b8d22ffb0;  alias, 1 drivers
v0x562b8c2b8ba0_0 .net "b", 0 0, L_0x562b8d2301f0;  alias, 1 drivers
v0x562b8c2b8c70_0 .net "cout", 0 0, L_0x562b8d22fcd0;  alias, 1 drivers
S_0x562b8c2ab5b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c226b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d22fd40 .functor XOR 1, L_0x562b8d22f900, L_0x562b8d22fc60, C4<0>, C4<0>;
L_0x562b8d22fe40 .functor AND 1, L_0x562b8d22f900, L_0x562b8d22fc60, C4<1>, C4<1>;
v0x562b8c170d00_0 .net "S", 0 0, L_0x562b8d22fd40;  alias, 1 drivers
v0x562b8c170dc0_0 .net "a", 0 0, L_0x562b8d22f900;  alias, 1 drivers
v0x562b8c170e80_0 .net "b", 0 0, L_0x562b8d22fc60;  alias, 1 drivers
v0x562b8c1637b0_0 .net "cout", 0 0, L_0x562b8d22fe40;  alias, 1 drivers
S_0x562b8cb1bcf0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c3538a0;
 .timescale 0 0;
P_0x562b8cb1bef0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cb0e7a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb1bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d230620 .functor OR 1, L_0x562b8d230480, L_0x562b8d2305b0, C4<0>, C4<0>;
v0x562b8c9c69b0_0 .net "S", 0 0, L_0x562b8d2304f0;  1 drivers
v0x562b8c9c6a70_0 .net "a", 0 0, L_0x562b8d230720;  1 drivers
v0x562b8c8b9e90_0 .net "b", 0 0, L_0x562b8d230850;  1 drivers
v0x562b8c8b9f90_0 .net "cin", 0 0, L_0x562b8d22feb0;  alias, 1 drivers
v0x562b8c8ba030_0 .net "cout", 0 0, L_0x562b8d230620;  alias, 1 drivers
v0x562b8c8ac940_0 .net "cout1", 0 0, L_0x562b8d230480;  1 drivers
v0x562b8c8ac9e0_0 .net "cout2", 0 0, L_0x562b8d2305b0;  1 drivers
v0x562b8c8aca80_0 .net "s1", 0 0, L_0x562b8d230410;  1 drivers
S_0x562b8ca85390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb0e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d230410 .functor XOR 1, L_0x562b8d230720, L_0x562b8d230850, C4<0>, C4<0>;
L_0x562b8d230480 .functor AND 1, L_0x562b8d230720, L_0x562b8d230850, C4<1>, C4<1>;
v0x562b8cb0e980_0 .net "S", 0 0, L_0x562b8d230410;  alias, 1 drivers
v0x562b8ca82b10_0 .net "a", 0 0, L_0x562b8d230720;  alias, 1 drivers
v0x562b8ca82bd0_0 .net "b", 0 0, L_0x562b8d230850;  alias, 1 drivers
v0x562b8ca82ca0_0 .net "cout", 0 0, L_0x562b8d230480;  alias, 1 drivers
S_0x562b8ca80290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb0e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2304f0 .functor XOR 1, L_0x562b8d22feb0, L_0x562b8d230410, C4<0>, C4<0>;
L_0x562b8d2305b0 .functor AND 1, L_0x562b8d22feb0, L_0x562b8d230410, C4<1>, C4<1>;
v0x562b8c9d3e20_0 .net "S", 0 0, L_0x562b8d2304f0;  alias, 1 drivers
v0x562b8c9d3ee0_0 .net "a", 0 0, L_0x562b8d22feb0;  alias, 1 drivers
v0x562b8c9d3fd0_0 .net "b", 0 0, L_0x562b8d230410;  alias, 1 drivers
v0x562b8c9c68d0_0 .net "cout", 0 0, L_0x562b8d2305b0;  alias, 1 drivers
S_0x562b8ca6e3c0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c3538a0;
 .timescale 0 0;
P_0x562b8ca6e5c0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8ca6bb40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ca6e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d230c30 .functor OR 1, L_0x562b8d230a00, L_0x562b8d230bc0, C4<0>, C4<0>;
v0x562b8c80ffa0_0 .net "S", 0 0, L_0x562b8d230a70;  1 drivers
v0x562b8c810040_0 .net "a", 0 0, L_0x562b8d230cf0;  1 drivers
v0x562b8c810110_0 .net "b", 0 0, L_0x562b8d230e20;  1 drivers
v0x562b8c80d720_0 .net "cin", 0 0, L_0x562b8d230620;  alias, 1 drivers
v0x562b8c80d810_0 .net "cout", 0 0, L_0x562b8d230c30;  alias, 1 drivers
v0x562b8c80d900_0 .net "cout1", 0 0, L_0x562b8d230a00;  1 drivers
v0x562b8c80aea0_0 .net "cout2", 0 0, L_0x562b8d230bc0;  1 drivers
v0x562b8c80af40_0 .net "s1", 0 0, L_0x562b8d2303a0;  1 drivers
S_0x562b8ca692c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ca6bb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2303a0 .functor XOR 1, L_0x562b8d230cf0, L_0x562b8d230e20, C4<0>, C4<0>;
L_0x562b8d230a00 .functor AND 1, L_0x562b8d230cf0, L_0x562b8d230e20, C4<1>, C4<1>;
v0x562b8ca694c0_0 .net "S", 0 0, L_0x562b8d2303a0;  alias, 1 drivers
v0x562b8ca6bd20_0 .net "a", 0 0, L_0x562b8d230cf0;  alias, 1 drivers
v0x562b8c817920_0 .net "b", 0 0, L_0x562b8d230e20;  alias, 1 drivers
v0x562b8c8179c0_0 .net "cout", 0 0, L_0x562b8d230a00;  alias, 1 drivers
S_0x562b8c8150a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ca6bb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d230a70 .functor XOR 1, L_0x562b8d230620, L_0x562b8d2303a0, C4<0>, C4<0>;
L_0x562b8d230bc0 .functor AND 1, L_0x562b8d230620, L_0x562b8d2303a0, C4<1>, C4<1>;
v0x562b8c817b00_0 .net "S", 0 0, L_0x562b8d230a70;  alias, 1 drivers
v0x562b8c812820_0 .net "a", 0 0, L_0x562b8d230620;  alias, 1 drivers
v0x562b8c8128e0_0 .net "b", 0 0, L_0x562b8d2303a0;  alias, 1 drivers
v0x562b8c8129e0_0 .net "cout", 0 0, L_0x562b8d230bc0;  alias, 1 drivers
S_0x562b8c6252e0 .scope module, "ins69" "twos_compliment" 3 109, 3 60 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8c1dd060 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d2285d0 .functor NOT 4, L_0x562b8d228330, C4<0000>, C4<0000>, C4<0000>;
v0x562b8c95bb00_0 .net "cout", 0 0, L_0x562b8d229f30;  1 drivers
v0x562b8c954350_0 .net "i", 3 0, L_0x562b8d228330;  alias, 1 drivers
v0x562b8c954440_0 .net "o", 3 0, L_0x562b8d229e20;  alias, 1 drivers
v0x562b8c954510_0 .net "temp2", 3 0, L_0x562b8d2285d0;  1 drivers
S_0x562b8c622a60 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8c6252e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c622c60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e1680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d229ec0 .functor BUFZ 1, L_0x7f38f70e1680, C4<0>, C4<0>, C4<0>;
L_0x562b8d229f30 .functor BUFZ 1, L_0x562b8d229ac0, C4<0>, C4<0>, C4<0>;
v0x562b8c997530_0 .net "S", 3 0, L_0x562b8d229e20;  alias, 1 drivers
v0x562b8c997630_0 .net "a", 3 0, L_0x562b8d2285d0;  alias, 1 drivers
L_0x7f38f70e1638 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8c98fdf0_0 .net "b", 3 0, L_0x7f38f70e1638;  1 drivers
v0x562b8c98feb0 .array "carry", 0 4;
v0x562b8c98feb0_0 .net v0x562b8c98feb0 0, 0 0, L_0x562b8d229ec0; 1 drivers
v0x562b8c98feb0_1 .net v0x562b8c98feb0 1, 0 0, L_0x562b8d228920; 1 drivers
v0x562b8c98feb0_2 .net v0x562b8c98feb0 2, 0 0, L_0x562b8d228ed0; 1 drivers
v0x562b8c98feb0_3 .net v0x562b8c98feb0 3, 0 0, L_0x562b8d229510; 1 drivers
v0x562b8c98feb0_4 .net v0x562b8c98feb0 4, 0 0, L_0x562b8d229ac0; 1 drivers
v0x562b8c98ffd0_0 .net "cin", 0 0, L_0x7f38f70e1680;  1 drivers
v0x562b8c95b9a0_0 .net "cout", 0 0, L_0x562b8d229f30;  alias, 1 drivers
L_0x562b8d228a20 .part L_0x562b8d2285d0, 0, 1;
L_0x562b8d228b50 .part L_0x7f38f70e1638, 0, 1;
L_0x562b8d228fd0 .part L_0x562b8d2285d0, 1, 1;
L_0x562b8d229190 .part L_0x7f38f70e1638, 1, 1;
L_0x562b8d229610 .part L_0x562b8d2285d0, 2, 1;
L_0x562b8d229740 .part L_0x7f38f70e1638, 2, 1;
L_0x562b8d229b30 .part L_0x562b8d2285d0, 3, 1;
L_0x562b8d229c60 .part L_0x7f38f70e1638, 3, 1;
L_0x562b8d229e20 .concat8 [ 1 1 1 1], L_0x562b8d228720, L_0x562b8d228d60, L_0x562b8d2293a0, L_0x562b8d229950;
S_0x562b8c6201e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c622a60;
 .timescale 0 0;
P_0x562b8c620400 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c573d70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c6201e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d228920 .functor OR 1, L_0x562b8d2286b0, L_0x562b8d228820, C4<0>, C4<0>;
v0x562b8c60bbb0_0 .net "S", 0 0, L_0x562b8d228720;  1 drivers
v0x562b8c60bc70_0 .net "a", 0 0, L_0x562b8d228a20;  1 drivers
v0x562b8c609210_0 .net "b", 0 0, L_0x562b8d228b50;  1 drivers
v0x562b8c609310_0 .net "cin", 0 0, L_0x562b8d229ec0;  alias, 1 drivers
v0x562b8c6093e0_0 .net "cout", 0 0, L_0x562b8d228920;  alias, 1 drivers
v0x562b8c2b0520_0 .net "cout1", 0 0, L_0x562b8d2286b0;  1 drivers
v0x562b8c2b05c0_0 .net "cout2", 0 0, L_0x562b8d228820;  1 drivers
v0x562b8c2b0690_0 .net "s1", 0 0, L_0x562b8d228640;  1 drivers
S_0x562b8c566820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c573d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d228640 .functor XOR 1, L_0x562b8d228a20, L_0x562b8d228b50, C4<0>, C4<0>;
L_0x562b8d2286b0 .functor AND 1, L_0x562b8d228a20, L_0x562b8d228b50, C4<1>, C4<1>;
v0x562b8c573f80_0 .net "S", 0 0, L_0x562b8d228640;  alias, 1 drivers
v0x562b8c459de0_0 .net "a", 0 0, L_0x562b8d228a20;  alias, 1 drivers
v0x562b8c459ea0_0 .net "b", 0 0, L_0x562b8d228b50;  alias, 1 drivers
v0x562b8c459f70_0 .net "cout", 0 0, L_0x562b8d2286b0;  alias, 1 drivers
S_0x562b8c44c890 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c573d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d228720 .functor XOR 1, L_0x562b8d229ec0, L_0x562b8d228640, C4<0>, C4<0>;
L_0x562b8d228820 .functor AND 1, L_0x562b8d229ec0, L_0x562b8d228640, C4<1>, C4<1>;
v0x562b8c60e310_0 .net "S", 0 0, L_0x562b8d228720;  alias, 1 drivers
v0x562b8c60e3d0_0 .net "a", 0 0, L_0x562b8d229ec0;  alias, 1 drivers
v0x562b8c60e490_0 .net "b", 0 0, L_0x562b8d228640;  alias, 1 drivers
v0x562b8c60ba90_0 .net "cout", 0 0, L_0x562b8d228820;  alias, 1 drivers
S_0x562b8c2a2fd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c622a60;
 .timescale 0 0;
P_0x562b8c2a31d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c219bc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c2a2fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d228ed0 .functor OR 1, L_0x562b8d228cf0, L_0x562b8d228e60, C4<0>, C4<0>;
v0x562b8c04e790_0 .net "S", 0 0, L_0x562b8d228d60;  1 drivers
v0x562b8c04e850_0 .net "a", 0 0, L_0x562b8d228fd0;  1 drivers
v0x562b8c04e920_0 .net "b", 0 0, L_0x562b8d229190;  1 drivers
v0x562b8c041240_0 .net "cin", 0 0, L_0x562b8d228920;  alias, 1 drivers
v0x562b8c041330_0 .net "cout", 0 0, L_0x562b8d228ed0;  alias, 1 drivers
v0x562b8c041420_0 .net "cout1", 0 0, L_0x562b8d228cf0;  1 drivers
v0x562b8c202cc0_0 .net "cout2", 0 0, L_0x562b8d228e60;  1 drivers
v0x562b8c202d60_0 .net "s1", 0 0, L_0x562b8d228c80;  1 drivers
S_0x562b8c217340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c219bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d228c80 .functor XOR 1, L_0x562b8d228fd0, L_0x562b8d229190, C4<0>, C4<0>;
L_0x562b8d228cf0 .functor AND 1, L_0x562b8d228fd0, L_0x562b8d229190, C4<1>, C4<1>;
v0x562b8c2b0730_0 .net "S", 0 0, L_0x562b8d228c80;  alias, 1 drivers
v0x562b8c219da0_0 .net "a", 0 0, L_0x562b8d228fd0;  alias, 1 drivers
v0x562b8c214ac0_0 .net "b", 0 0, L_0x562b8d229190;  alias, 1 drivers
v0x562b8c214b60_0 .net "cout", 0 0, L_0x562b8d228cf0;  alias, 1 drivers
S_0x562b8c168720 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c219bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d228d60 .functor XOR 1, L_0x562b8d228920, L_0x562b8d228c80, C4<0>, C4<0>;
L_0x562b8d228e60 .functor AND 1, L_0x562b8d228920, L_0x562b8d228c80, C4<1>, C4<1>;
v0x562b8c214cd0_0 .net "S", 0 0, L_0x562b8d228d60;  alias, 1 drivers
v0x562b8c15b1d0_0 .net "a", 0 0, L_0x562b8d228920;  alias, 1 drivers
v0x562b8c15b2c0_0 .net "b", 0 0, L_0x562b8d228c80;  alias, 1 drivers
v0x562b8c15b3c0_0 .net "cout", 0 0, L_0x562b8d228e60;  alias, 1 drivers
S_0x562b8c202e00 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c622a60;
 .timescale 0 0;
P_0x562b8c9c6b40 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c200440 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c202e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d229510 .functor OR 1, L_0x562b8d229330, L_0x562b8d2294a0, C4<0>, C4<0>;
v0x562b8c7e5b80_0 .net "S", 0 0, L_0x562b8d2293a0;  1 drivers
v0x562b8c7e5c40_0 .net "a", 0 0, L_0x562b8d229610;  1 drivers
v0x562b8c7e3220_0 .net "b", 0 0, L_0x562b8d229740;  1 drivers
v0x562b8c7e3320_0 .net "cin", 0 0, L_0x562b8d228ed0;  alias, 1 drivers
v0x562b8c7e33c0_0 .net "cout", 0 0, L_0x562b8d229510;  alias, 1 drivers
v0x562b8c7e09a0_0 .net "cout1", 0 0, L_0x562b8d229330;  1 drivers
v0x562b8c7e0a40_0 .net "cout2", 0 0, L_0x562b8d2294a0;  1 drivers
v0x562b8c7e0ae0_0 .net "s1", 0 0, L_0x562b8d2292c0;  1 drivers
S_0x562b8c1fdbc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c200440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2292c0 .functor XOR 1, L_0x562b8d229610, L_0x562b8d229740, C4<0>, C4<0>;
L_0x562b8d229330 .functor AND 1, L_0x562b8d229610, L_0x562b8d229740, C4<1>, C4<1>;
v0x562b8c200650_0 .net "S", 0 0, L_0x562b8d2292c0;  alias, 1 drivers
v0x562b8c7ed420_0 .net "a", 0 0, L_0x562b8d229610;  alias, 1 drivers
v0x562b8c7ed4e0_0 .net "b", 0 0, L_0x562b8d229740;  alias, 1 drivers
v0x562b8c7ed5b0_0 .net "cout", 0 0, L_0x562b8d229330;  alias, 1 drivers
S_0x562b8c7eaba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c200440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2293a0 .functor XOR 1, L_0x562b8d228ed0, L_0x562b8d2292c0, C4<0>, C4<0>;
L_0x562b8d2294a0 .functor AND 1, L_0x562b8d228ed0, L_0x562b8d2292c0, C4<1>, C4<1>;
v0x562b8c7e8320_0 .net "S", 0 0, L_0x562b8d2293a0;  alias, 1 drivers
v0x562b8c7e83e0_0 .net "a", 0 0, L_0x562b8d228ed0;  alias, 1 drivers
v0x562b8c7e84d0_0 .net "b", 0 0, L_0x562b8d2292c0;  alias, 1 drivers
v0x562b8c7e5aa0_0 .net "cout", 0 0, L_0x562b8d2294a0;  alias, 1 drivers
S_0x562b8cb357f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c622a60;
 .timescale 0 0;
P_0x562b8cb359f0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cb2e1a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cb357f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d229ac0 .functor OR 1, L_0x562b8d2298e0, L_0x562b8d229a50, C4<0>, C4<0>;
v0x562b8c9ed920_0 .net "S", 0 0, L_0x562b8d229950;  1 drivers
v0x562b8c9ed9c0_0 .net "a", 0 0, L_0x562b8d229b30;  1 drivers
v0x562b8c9eda90_0 .net "b", 0 0, L_0x562b8d229c60;  1 drivers
v0x562b8c9e62d0_0 .net "cin", 0 0, L_0x562b8d229510;  alias, 1 drivers
v0x562b8c9e6370_0 .net "cout", 0 0, L_0x562b8d229ac0;  alias, 1 drivers
v0x562b8c9e6410_0 .net "cout1", 0 0, L_0x562b8d2298e0;  1 drivers
v0x562b8c9e64b0_0 .net "cout2", 0 0, L_0x562b8d229a50;  1 drivers
v0x562b8c997440_0 .net "s1", 0 0, L_0x562b8d229870;  1 drivers
S_0x562b8cadf310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cb2e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d229870 .functor XOR 1, L_0x562b8d229b30, L_0x562b8d229c60, C4<0>, C4<0>;
L_0x562b8d2298e0 .functor AND 1, L_0x562b8d229b30, L_0x562b8d229c60, C4<1>, C4<1>;
v0x562b8cadf540_0 .net "S", 0 0, L_0x562b8d229870;  alias, 1 drivers
v0x562b8cb2e380_0 .net "a", 0 0, L_0x562b8d229b30;  alias, 1 drivers
v0x562b8cad7cc0_0 .net "b", 0 0, L_0x562b8d229c60;  alias, 1 drivers
v0x562b8cad7d90_0 .net "cout", 0 0, L_0x562b8d2298e0;  alias, 1 drivers
S_0x562b8caa3870 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cb2e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d229950 .functor XOR 1, L_0x562b8d229510, L_0x562b8d229870, C4<0>, C4<0>;
L_0x562b8d229a50 .functor AND 1, L_0x562b8d229510, L_0x562b8d229870, C4<1>, C4<1>;
v0x562b8cad7f00_0 .net "S", 0 0, L_0x562b8d229950;  alias, 1 drivers
v0x562b8ca9c220_0 .net "a", 0 0, L_0x562b8d229510;  alias, 1 drivers
v0x562b8ca9c310_0 .net "b", 0 0, L_0x562b8d229870;  alias, 1 drivers
v0x562b8ca9c410_0 .net "cout", 0 0, L_0x562b8d229a50;  alias, 1 drivers
S_0x562b8c8d3990 .scope module, "ins7" "rca_Nbit" 3 117, 3 18 0, S_0x562b8c593370;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c8d3b70 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d234b20 .functor BUFZ 1, L_0x562b8d2310f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d234c60 .functor BUFZ 1, L_0x562b8d234690, C4<0>, C4<0>, C4<0>;
v0x562b8cc8b3e0_0 .net "S", 7 0, L_0x562b8d234a80;  alias, 1 drivers
v0x562b8cc8b4e0_0 .net "a", 7 0, L_0x562b8d230fe0;  alias, 1 drivers
v0x562b8cc8b5a0_0 .net "b", 7 0, L_0x562b8d22da60;  alias, 1 drivers
v0x562b8cc8b670 .array "carry", 0 8;
v0x562b8cc8b670_0 .net v0x562b8cc8b670 0, 0 0, L_0x562b8d234b20; 1 drivers
v0x562b8cc8b670_1 .net v0x562b8cc8b670 1, 0 0, L_0x562b8d231580; 1 drivers
v0x562b8cc8b670_2 .net v0x562b8cc8b670 2, 0 0, L_0x562b8d231bc0; 1 drivers
v0x562b8cc8b670_3 .net v0x562b8cc8b670 3, 0 0, L_0x562b8d2322e0; 1 drivers
v0x562b8cc8b670_4 .net v0x562b8cc8b670 4, 0 0, L_0x562b8d232990; 1 drivers
v0x562b8cc8b670_5 .net v0x562b8cc8b670 5, 0 0, L_0x562b8d2330e0; 1 drivers
v0x562b8cc8b670_6 .net v0x562b8cc8b670 6, 0 0, L_0x562b8d233810; 1 drivers
v0x562b8cc8b670_7 .net v0x562b8cc8b670 7, 0 0, L_0x562b8d234000; 1 drivers
v0x562b8cc8b670_8 .net v0x562b8cc8b670 8, 0 0, L_0x562b8d234690; 1 drivers
v0x562b8cc39c60_0 .net "cin", 0 0, L_0x562b8d2310f0;  alias, 1 drivers
v0x562b8cc39d50_0 .net "cout", 0 0, L_0x562b8d234c60;  alias, 1 drivers
L_0x562b8d231680 .part L_0x562b8d230fe0, 0, 1;
L_0x562b8d231840 .part L_0x562b8d22da60, 0, 1;
L_0x562b8d231d00 .part L_0x562b8d230fe0, 1, 1;
L_0x562b8d231e30 .part L_0x562b8d22da60, 1, 1;
L_0x562b8d232420 .part L_0x562b8d230fe0, 2, 1;
L_0x562b8d232550 .part L_0x562b8d22da60, 2, 1;
L_0x562b8d232ad0 .part L_0x562b8d230fe0, 3, 1;
L_0x562b8d232c00 .part L_0x562b8d22da60, 3, 1;
L_0x562b8d233220 .part L_0x562b8d230fe0, 4, 1;
L_0x562b8d233460 .part L_0x562b8d22da60, 4, 1;
L_0x562b8d233950 .part L_0x562b8d230fe0, 5, 1;
L_0x562b8d233a80 .part L_0x562b8d22da60, 5, 1;
L_0x562b8d234140 .part L_0x562b8d230fe0, 6, 1;
L_0x562b8d234270 .part L_0x562b8d22da60, 6, 1;
L_0x562b8d234790 .part L_0x562b8d230fe0, 7, 1;
L_0x562b8d2348c0 .part L_0x562b8d22da60, 7, 1;
LS_0x562b8d234a80_0_0 .concat8 [ 1 1 1 1], L_0x562b8d231330, L_0x562b8d231a50, L_0x562b8d232110, L_0x562b8d2327c0;
LS_0x562b8d234a80_0_4 .concat8 [ 1 1 1 1], L_0x562b8d232ec0, L_0x562b8d233640, L_0x562b8d233e70, L_0x562b8d234470;
L_0x562b8d234a80 .concat8 [ 4 4 0 0], LS_0x562b8d234a80_0_0, LS_0x562b8d234a80_0_4;
S_0x562b8c8cc340 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8c8d3990;
 .timescale 0 0;
P_0x562b8c8cc520 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8c87d4b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c8cc340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d231580 .functor OR 1, L_0x562b8d231270, L_0x562b8d231480, C4<0>, C4<0>;
v0x562b8c6ce0f0_0 .net "S", 0 0, L_0x562b8d231330;  1 drivers
v0x562b8c6ce1b0_0 .net "a", 0 0, L_0x562b8d231680;  1 drivers
v0x562b8c6ce280_0 .net "b", 0 0, L_0x562b8d231840;  1 drivers
v0x562b8c67f260_0 .net "cin", 0 0, L_0x562b8d234b20;  alias, 1 drivers
v0x562b8c67f330_0 .net "cout", 0 0, L_0x562b8d231580;  alias, 1 drivers
v0x562b8c67f3d0_0 .net "cout1", 0 0, L_0x562b8d231270;  1 drivers
v0x562b8c67f470_0 .net "cout2", 0 0, L_0x562b8d231480;  1 drivers
v0x562b8c677c10_0 .net "s1", 0 0, L_0x562b8d231160;  1 drivers
S_0x562b8c875e60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c87d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d231160 .functor XOR 1, L_0x562b8d231680, L_0x562b8d231840, C4<0>, C4<0>;
L_0x562b8d231270 .functor AND 1, L_0x562b8d231680, L_0x562b8d231840, C4<1>, C4<1>;
v0x562b8c876090_0 .net "S", 0 0, L_0x562b8d231160;  alias, 1 drivers
v0x562b8c87d6c0_0 .net "a", 0 0, L_0x562b8d231680;  alias, 1 drivers
v0x562b8c841a10_0 .net "b", 0 0, L_0x562b8d231840;  alias, 1 drivers
v0x562b8c841b00_0 .net "cout", 0 0, L_0x562b8d231270;  alias, 1 drivers
S_0x562b8c83a3c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c87d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d231330 .functor XOR 1, L_0x562b8d234b20, L_0x562b8d231160, C4<0>, C4<0>;
L_0x562b8d231480 .functor AND 1, L_0x562b8d234b20, L_0x562b8d231160, C4<1>, C4<1>;
v0x562b8c841c40_0 .net "S", 0 0, L_0x562b8d231330;  alias, 1 drivers
v0x562b8c6d5740_0 .net "a", 0 0, L_0x562b8d234b20;  alias, 1 drivers
v0x562b8c6d57e0_0 .net "b", 0 0, L_0x562b8d231160;  alias, 1 drivers
v0x562b8c6d58e0_0 .net "cout", 0 0, L_0x562b8d231480;  alias, 1 drivers
S_0x562b8c677d00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8c8d3990;
 .timescale 0 0;
P_0x562b8c44cb00 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8c6437c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c677d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d231bc0 .functor OR 1, L_0x562b8d2319e0, L_0x562b8d231b50, C4<0>, C4<0>;
v0x562b8c52fd40_0 .net "S", 0 0, L_0x562b8d231a50;  1 drivers
v0x562b8c52fde0_0 .net "a", 0 0, L_0x562b8d231d00;  1 drivers
v0x562b8c52feb0_0 .net "b", 0 0, L_0x562b8d231e30;  1 drivers
v0x562b8c4fb8f0_0 .net "cin", 0 0, L_0x562b8d231580;  alias, 1 drivers
v0x562b8c4fb990_0 .net "cout", 0 0, L_0x562b8d231bc0;  alias, 1 drivers
v0x562b8c4fba30_0 .net "cout1", 0 0, L_0x562b8d2319e0;  1 drivers
v0x562b8c4fbad0_0 .net "cout2", 0 0, L_0x562b8d231b50;  1 drivers
v0x562b8c4f42a0_0 .net "s1", 0 0, L_0x562b8d231970;  1 drivers
S_0x562b8c63c170 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c6437c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d231970 .functor XOR 1, L_0x562b8d231d00, L_0x562b8d231e30, C4<0>, C4<0>;
L_0x562b8d2319e0 .functor AND 1, L_0x562b8d231d00, L_0x562b8d231e30, C4<1>, C4<1>;
v0x562b8c63c3a0_0 .net "S", 0 0, L_0x562b8d231970;  alias, 1 drivers
v0x562b8c6439a0_0 .net "a", 0 0, L_0x562b8d231d00;  alias, 1 drivers
v0x562b8c58d870_0 .net "b", 0 0, L_0x562b8d231e30;  alias, 1 drivers
v0x562b8c58d940_0 .net "cout", 0 0, L_0x562b8d2319e0;  alias, 1 drivers
S_0x562b8c586220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c6437c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d231a50 .functor XOR 1, L_0x562b8d231580, L_0x562b8d231970, C4<0>, C4<0>;
L_0x562b8d231b50 .functor AND 1, L_0x562b8d231580, L_0x562b8d231970, C4<1>, C4<1>;
v0x562b8c58dab0_0 .net "S", 0 0, L_0x562b8d231a50;  alias, 1 drivers
v0x562b8c537390_0 .net "a", 0 0, L_0x562b8d231580;  alias, 1 drivers
v0x562b8c537480_0 .net "b", 0 0, L_0x562b8d231970;  alias, 1 drivers
v0x562b8c537580_0 .net "cout", 0 0, L_0x562b8d231b50;  alias, 1 drivers
S_0x562b8c4f4390 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8c8d3990;
 .timescale 0 0;
P_0x562b8c7eae10 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8c4738e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c4f4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2322e0 .functor OR 1, L_0x562b8d232080, L_0x562b8d232250, C4<0>, C4<0>;
v0x562b8c3da310_0 .net "S", 0 0, L_0x562b8d232110;  1 drivers
v0x562b8c3da3b0_0 .net "a", 0 0, L_0x562b8d232420;  1 drivers
v0x562b8c3da480_0 .net "b", 0 0, L_0x562b8d232550;  1 drivers
v0x562b8c2ca020_0 .net "cin", 0 0, L_0x562b8d231bc0;  alias, 1 drivers
v0x562b8c2ca110_0 .net "cout", 0 0, L_0x562b8d2322e0;  alias, 1 drivers
v0x562b8c2ca200_0 .net "cout1", 0 0, L_0x562b8d232080;  1 drivers
v0x562b8c2c29d0_0 .net "cout2", 0 0, L_0x562b8d232250;  1 drivers
v0x562b8c2c2a70_0 .net "s1", 0 0, L_0x562b8d231ff0;  1 drivers
S_0x562b8c46c290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c4738e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d231ff0 .functor XOR 1, L_0x562b8d232420, L_0x562b8d232550, C4<0>, C4<0>;
L_0x562b8d232080 .functor AND 1, L_0x562b8d232420, L_0x562b8d232550, C4<1>, C4<1>;
v0x562b8c46c4c0_0 .net "S", 0 0, L_0x562b8d231ff0;  alias, 1 drivers
v0x562b8c473af0_0 .net "a", 0 0, L_0x562b8d232420;  alias, 1 drivers
v0x562b8c41d400_0 .net "b", 0 0, L_0x562b8d232550;  alias, 1 drivers
v0x562b8c41d4f0_0 .net "cout", 0 0, L_0x562b8d232080;  alias, 1 drivers
S_0x562b8c415db0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c4738e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d232110 .functor XOR 1, L_0x562b8d231bc0, L_0x562b8d231ff0, C4<0>, C4<0>;
L_0x562b8d232250 .functor AND 1, L_0x562b8d231bc0, L_0x562b8d231ff0, C4<1>, C4<1>;
v0x562b8c41d630_0 .net "S", 0 0, L_0x562b8d232110;  alias, 1 drivers
v0x562b8c3e1960_0 .net "a", 0 0, L_0x562b8d231bc0;  alias, 1 drivers
v0x562b8c3e1a30_0 .net "b", 0 0, L_0x562b8d231ff0;  alias, 1 drivers
v0x562b8c3e1b30_0 .net "cout", 0 0, L_0x562b8d232250;  alias, 1 drivers
S_0x562b8c273b40 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8c8d3990;
 .timescale 0 0;
P_0x562b8c273d40 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8c26c4f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c273b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d232990 .functor OR 1, L_0x562b8d232730, L_0x562b8d232900, C4<0>, C4<0>;
v0x562b8c17acc0_0 .net "S", 0 0, L_0x562b8d2327c0;  1 drivers
v0x562b8c17ad80_0 .net "a", 0 0, L_0x562b8d232ad0;  1 drivers
v0x562b8c12bd40_0 .net "b", 0 0, L_0x562b8d232c00;  1 drivers
v0x562b8c12be40_0 .net "cin", 0 0, L_0x562b8d2322e0;  alias, 1 drivers
v0x562b8c12bf30_0 .net "cout", 0 0, L_0x562b8d232990;  alias, 1 drivers
v0x562b8c1246f0_0 .net "cout1", 0 0, L_0x562b8d232730;  1 drivers
v0x562b8c124790_0 .net "cout2", 0 0, L_0x562b8d232900;  1 drivers
v0x562b8c124830_0 .net "s1", 0 0, L_0x562b8d232680;  1 drivers
S_0x562b8c2380a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c26c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d232680 .functor XOR 1, L_0x562b8d232ad0, L_0x562b8d232c00, C4<0>, C4<0>;
L_0x562b8d232730 .functor AND 1, L_0x562b8d232ad0, L_0x562b8d232c00, C4<1>, C4<1>;
v0x562b8c2382d0_0 .net "S", 0 0, L_0x562b8d232680;  alias, 1 drivers
v0x562b8c26c6d0_0 .net "a", 0 0, L_0x562b8d232ad0;  alias, 1 drivers
v0x562b8c2c2b60_0 .net "b", 0 0, L_0x562b8d232c00;  alias, 1 drivers
v0x562b8c230a50_0 .net "cout", 0 0, L_0x562b8d232730;  alias, 1 drivers
S_0x562b8c182220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c26c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2327c0 .functor XOR 1, L_0x562b8d2322e0, L_0x562b8d232680, C4<0>, C4<0>;
L_0x562b8d232900 .functor AND 1, L_0x562b8d2322e0, L_0x562b8d232680, C4<1>, C4<1>;
v0x562b8c182420_0 .net "S", 0 0, L_0x562b8d2327c0;  alias, 1 drivers
v0x562b8c230bc0_0 .net "a", 0 0, L_0x562b8d2322e0;  alias, 1 drivers
v0x562b8c230c90_0 .net "b", 0 0, L_0x562b8d232680;  alias, 1 drivers
v0x562b8c17abd0_0 .net "cout", 0 0, L_0x562b8d232900;  alias, 1 drivers
S_0x562b8c0f02a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8c8d3990;
 .timescale 0 0;
P_0x562b8c0f04f0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8c0e8c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c0f02a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2330e0 .functor OR 1, L_0x562b8d232e30, L_0x562b8d233050, C4<0>, C4<0>;
v0x562b8bfd6310_0 .net "S", 0 0, L_0x562b8d232ec0;  1 drivers
v0x562b8bfd63b0_0 .net "a", 0 0, L_0x562b8d233220;  1 drivers
v0x562b8bfd6480_0 .net "b", 0 0, L_0x562b8d233460;  1 drivers
v0x562b8bfcecc0_0 .net "cin", 0 0, L_0x562b8d232990;  alias, 1 drivers
v0x562b8bfcedb0_0 .net "cout", 0 0, L_0x562b8d2330e0;  alias, 1 drivers
v0x562b8bfceea0_0 .net "cout1", 0 0, L_0x562b8d232e30;  1 drivers
v0x562b8cd03340_0 .net "cout2", 0 0, L_0x562b8d233050;  1 drivers
v0x562b8cd033e0_0 .net "s1", 0 0, L_0x562b8d232d80;  1 drivers
S_0x562b8c068290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c0e8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d232d80 .functor XOR 1, L_0x562b8d233220, L_0x562b8d233460, C4<0>, C4<0>;
L_0x562b8d232e30 .functor AND 1, L_0x562b8d233220, L_0x562b8d233460, C4<1>, C4<1>;
v0x562b8c0e8e30_0 .net "S", 0 0, L_0x562b8d232d80;  alias, 1 drivers
v0x562b8c060c40_0 .net "a", 0 0, L_0x562b8d233220;  alias, 1 drivers
v0x562b8c060ce0_0 .net "b", 0 0, L_0x562b8d233460;  alias, 1 drivers
v0x562b8c060db0_0 .net "cout", 0 0, L_0x562b8d232e30;  alias, 1 drivers
S_0x562b8c011db0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c0e8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d232ec0 .functor XOR 1, L_0x562b8d232990, L_0x562b8d232d80, C4<0>, C4<0>;
L_0x562b8d233050 .functor AND 1, L_0x562b8d232990, L_0x562b8d232d80, C4<1>, C4<1>;
v0x562b8c011fb0_0 .net "S", 0 0, L_0x562b8d232ec0;  alias, 1 drivers
v0x562b8c00a760_0 .net "a", 0 0, L_0x562b8d232990;  alias, 1 drivers
v0x562b8c00a830_0 .net "b", 0 0, L_0x562b8d232d80;  alias, 1 drivers
v0x562b8c00a930_0 .net "cout", 0 0, L_0x562b8d233050;  alias, 1 drivers
S_0x562b8c81a1a0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8c8d3990;
 .timescale 0 0;
P_0x562b8c81a3a0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8c7efca0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8c81a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d233810 .functor OR 1, L_0x562b8d2335b0, L_0x562b8d233780, C4<0>, C4<0>;
v0x562b8cd035a0_0 .net "S", 0 0, L_0x562b8d233640;  1 drivers
v0x562b8af9f120_0 .net "a", 0 0, L_0x562b8d233950;  1 drivers
v0x562b8af9f1f0_0 .net "b", 0 0, L_0x562b8d233a80;  1 drivers
v0x562b8af9f2f0_0 .net "cin", 0 0, L_0x562b8d2330e0;  alias, 1 drivers
v0x562b8af9f3e0_0 .net "cout", 0 0, L_0x562b8d233810;  alias, 1 drivers
v0x562b8af9f4d0_0 .net "cout1", 0 0, L_0x562b8d2335b0;  1 drivers
v0x562b8afb9eb0_0 .net "cout2", 0 0, L_0x562b8d233780;  1 drivers
v0x562b8afb9f50_0 .net "s1", 0 0, L_0x562b8d233500;  1 drivers
S_0x562b8cd50b80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8c7efca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d233500 .functor XOR 1, L_0x562b8d233950, L_0x562b8d233a80, C4<0>, C4<0>;
L_0x562b8d2335b0 .functor AND 1, L_0x562b8d233950, L_0x562b8d233a80, C4<1>, C4<1>;
v0x562b8cd50db0_0 .net "S", 0 0, L_0x562b8d233500;  alias, 1 drivers
v0x562b8cd50e90_0 .net "a", 0 0, L_0x562b8d233950;  alias, 1 drivers
v0x562b8cd50f50_0 .net "b", 0 0, L_0x562b8d233a80;  alias, 1 drivers
v0x562b8c7efe80_0 .net "cout", 0 0, L_0x562b8d2335b0;  alias, 1 drivers
S_0x562b8af590f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8c7efca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d233640 .functor XOR 1, L_0x562b8d2330e0, L_0x562b8d233500, C4<0>, C4<0>;
L_0x562b8d233780 .functor AND 1, L_0x562b8d2330e0, L_0x562b8d233500, C4<1>, C4<1>;
v0x562b8af59340_0 .net "S", 0 0, L_0x562b8d233640;  alias, 1 drivers
v0x562b8af59400_0 .net "a", 0 0, L_0x562b8d2330e0;  alias, 1 drivers
v0x562b8af594f0_0 .net "b", 0 0, L_0x562b8d233500;  alias, 1 drivers
v0x562b8cd034d0_0 .net "cout", 0 0, L_0x562b8d233780;  alias, 1 drivers
S_0x562b8afba070 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8c8d3990;
 .timescale 0 0;
P_0x562b8afba250 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8afa0650 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8afba070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d234000 .functor OR 1, L_0x562b8d233de0, L_0x562b8d233f70, C4<0>, C4<0>;
v0x562b8afb1400_0 .net "S", 0 0, L_0x562b8d233e70;  1 drivers
v0x562b8af946f0_0 .net "a", 0 0, L_0x562b8d234140;  1 drivers
v0x562b8af947c0_0 .net "b", 0 0, L_0x562b8d234270;  1 drivers
v0x562b8af948c0_0 .net "cin", 0 0, L_0x562b8d233810;  alias, 1 drivers
v0x562b8af949b0_0 .net "cout", 0 0, L_0x562b8d234000;  alias, 1 drivers
v0x562b8af94aa0_0 .net "cout1", 0 0, L_0x562b8d233de0;  1 drivers
v0x562b8af97d10_0 .net "cout2", 0 0, L_0x562b8d233f70;  1 drivers
v0x562b8af97db0_0 .net "s1", 0 0, L_0x562b8d233d30;  1 drivers
S_0x562b8afa0830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8afa0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d233d30 .functor XOR 1, L_0x562b8d234140, L_0x562b8d234270, C4<0>, C4<0>;
L_0x562b8d233de0 .functor AND 1, L_0x562b8d234140, L_0x562b8d234270, C4<1>, C4<1>;
v0x562b8afa0a60_0 .net "S", 0 0, L_0x562b8d233d30;  alias, 1 drivers
v0x562b8afa87b0_0 .net "a", 0 0, L_0x562b8d234140;  alias, 1 drivers
v0x562b8afa8870_0 .net "b", 0 0, L_0x562b8d234270;  alias, 1 drivers
v0x562b8afa8940_0 .net "cout", 0 0, L_0x562b8d233de0;  alias, 1 drivers
S_0x562b8afa8ab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8afa0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d233e70 .functor XOR 1, L_0x562b8d233810, L_0x562b8d233d30, C4<0>, C4<0>;
L_0x562b8d233f70 .functor AND 1, L_0x562b8d233810, L_0x562b8d233d30, C4<1>, C4<1>;
v0x562b8afb1060_0 .net "S", 0 0, L_0x562b8d233e70;  alias, 1 drivers
v0x562b8afb1120_0 .net "a", 0 0, L_0x562b8d233810;  alias, 1 drivers
v0x562b8afb1210_0 .net "b", 0 0, L_0x562b8d233d30;  alias, 1 drivers
v0x562b8afb1310_0 .net "cout", 0 0, L_0x562b8d233f70;  alias, 1 drivers
S_0x562b8af97ea0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8c8d3990;
 .timescale 0 0;
P_0x562b8af980a0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8afc2de0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8af97ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d234690 .functor OR 1, L_0x562b8d2343e0, L_0x562b8d234600, C4<0>, C4<0>;
v0x562b8af92780_0 .net "S", 0 0, L_0x562b8d234470;  1 drivers
v0x562b8ccb29a0_0 .net "a", 0 0, L_0x562b8d234790;  1 drivers
v0x562b8ccb2a70_0 .net "b", 0 0, L_0x562b8d2348c0;  1 drivers
v0x562b8ccb2b70_0 .net "cin", 0 0, L_0x562b8d234000;  alias, 1 drivers
v0x562b8ccb2c60_0 .net "cout", 0 0, L_0x562b8d234690;  alias, 1 drivers
v0x562b8ccb2d50_0 .net "cout1", 0 0, L_0x562b8d2343e0;  1 drivers
v0x562b8ccb2df0_0 .net "cout2", 0 0, L_0x562b8d234600;  1 drivers
v0x562b8cc8b2f0_0 .net "s1", 0 0, L_0x562b8d233cc0;  1 drivers
S_0x562b8afc2f70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8afc2de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d233cc0 .functor XOR 1, L_0x562b8d234790, L_0x562b8d2348c0, C4<0>, C4<0>;
L_0x562b8d2343e0 .functor AND 1, L_0x562b8d234790, L_0x562b8d2348c0, C4<1>, C4<1>;
v0x562b8afc31a0_0 .net "S", 0 0, L_0x562b8d233cc0;  alias, 1 drivers
v0x562b8af9cf10_0 .net "a", 0 0, L_0x562b8d234790;  alias, 1 drivers
v0x562b8af9cfb0_0 .net "b", 0 0, L_0x562b8d2348c0;  alias, 1 drivers
v0x562b8af9d080_0 .net "cout", 0 0, L_0x562b8d2343e0;  alias, 1 drivers
S_0x562b8af9d1f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8afc2de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d234470 .functor XOR 1, L_0x562b8d234000, L_0x562b8d233cc0, C4<0>, C4<0>;
L_0x562b8d234600 .functor AND 1, L_0x562b8d234000, L_0x562b8d233cc0, C4<1>, C4<1>;
v0x562b8af92400_0 .net "S", 0 0, L_0x562b8d234470;  alias, 1 drivers
v0x562b8af924a0_0 .net "a", 0 0, L_0x562b8d234000;  alias, 1 drivers
v0x562b8af92590_0 .net "b", 0 0, L_0x562b8d233cc0;  alias, 1 drivers
v0x562b8af92690_0 .net "cout", 0 0, L_0x562b8d234600;  alias, 1 drivers
S_0x562b8cd54680 .scope module, "ins4" "rca_Nbit" 3 135, 3 18 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c4f4520 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e19e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d23cec0 .functor BUFZ 1, L_0x7f38f70e19e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d23cf50 .functor BUFZ 1, L_0x562b8d23ca30, C4<0>, C4<0>, C4<0>;
v0x562b8cd5ca10_0 .net "S", 7 0, L_0x562b8d23ce20;  alias, 1 drivers
v0x562b8cd5cab0_0 .net "a", 7 0, L_0x562b8d1fe1d0;  alias, 1 drivers
v0x562b8cd5cb50_0 .net "b", 7 0, L_0x562b8d1ccb10;  alias, 1 drivers
v0x562b8cd5cbf0 .array "carry", 0 8;
v0x562b8cd5cbf0_0 .net v0x562b8cd5cbf0 0, 0 0, L_0x562b8d23cec0; 1 drivers
v0x562b8cd5cbf0_1 .net v0x562b8cd5cbf0 1, 0 0, L_0x562b8d239760; 1 drivers
v0x562b8cd5cbf0_2 .net v0x562b8cd5cbf0 2, 0 0, L_0x562b8d239f50; 1 drivers
v0x562b8cd5cbf0_3 .net v0x562b8cd5cbf0 3, 0 0, L_0x562b8d23a630; 1 drivers
v0x562b8cd5cbf0_4 .net v0x562b8cd5cbf0 4, 0 0, L_0x562b8d23ad30; 1 drivers
v0x562b8cd5cbf0_5 .net v0x562b8cd5cbf0 5, 0 0, L_0x562b8d23b480; 1 drivers
v0x562b8cd5cbf0_6 .net v0x562b8cd5cbf0 6, 0 0, L_0x562b8d23bc30; 1 drivers
v0x562b8cd5cbf0_7 .net v0x562b8cd5cbf0 7, 0 0, L_0x562b8d23c3a0; 1 drivers
v0x562b8cd5cbf0_8 .net v0x562b8cd5cbf0 8, 0 0, L_0x562b8d23ca30; 1 drivers
v0x562b8cd5cc90_0 .net "cin", 0 0, L_0x7f38f70e19e0;  1 drivers
v0x562b8cd5cd30_0 .net "cout", 0 0, L_0x562b8d23cf50;  alias, 1 drivers
L_0x562b8d2398a0 .part L_0x562b8d1fe1d0, 0, 1;
L_0x562b8d239a80 .part L_0x562b8d1ccb10, 0, 1;
L_0x562b8d23a090 .part L_0x562b8d1fe1d0, 1, 1;
L_0x562b8d23a1c0 .part L_0x562b8d1ccb10, 1, 1;
L_0x562b8d23a770 .part L_0x562b8d1fe1d0, 2, 1;
L_0x562b8d23a8a0 .part L_0x562b8d1ccb10, 2, 1;
L_0x562b8d23ae70 .part L_0x562b8d1fe1d0, 3, 1;
L_0x562b8d23afa0 .part L_0x562b8d1ccb10, 3, 1;
L_0x562b8d23b5c0 .part L_0x562b8d1fe1d0, 4, 1;
L_0x562b8d23b800 .part L_0x562b8d1ccb10, 4, 1;
L_0x562b8d23bd70 .part L_0x562b8d1fe1d0, 5, 1;
L_0x562b8d23bea0 .part L_0x562b8d1ccb10, 5, 1;
L_0x562b8d23c4e0 .part L_0x562b8d1fe1d0, 6, 1;
L_0x562b8d23c610 .part L_0x562b8d1ccb10, 6, 1;
L_0x562b8d23cb30 .part L_0x562b8d1fe1d0, 7, 1;
L_0x562b8d23cc60 .part L_0x562b8d1ccb10, 7, 1;
LS_0x562b8d23ce20_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2394b0, L_0x562b8d239d80, L_0x562b8d23a410, L_0x562b8d23ab10;
LS_0x562b8d23ce20_0_4 .concat8 [ 1 1 1 1], L_0x562b8d23b260, L_0x562b8d23baf0, L_0x562b8d23c180, L_0x562b8d23c810;
L_0x562b8d23ce20 .concat8 [ 4 4 0 0], LS_0x562b8d23ce20_0_0, LS_0x562b8d23ce20_0_4;
S_0x562b8cd54810 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd54680;
 .timescale 0 0;
P_0x562b8bfcef40 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cd549a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd54810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d239760 .functor OR 1, L_0x562b8d2393d0, L_0x562b8d239640, C4<0>, C4<0>;
v0x562b8cd55350_0 .net "S", 0 0, L_0x562b8d2394b0;  1 drivers
v0x562b8cd553f0_0 .net "a", 0 0, L_0x562b8d2398a0;  1 drivers
v0x562b8cd55490_0 .net "b", 0 0, L_0x562b8d239a80;  1 drivers
v0x562b8cd55530_0 .net "cin", 0 0, L_0x562b8d23cec0;  alias, 1 drivers
v0x562b8cd555d0_0 .net "cout", 0 0, L_0x562b8d239760;  alias, 1 drivers
v0x562b8cd55670_0 .net "cout1", 0 0, L_0x562b8d2393d0;  1 drivers
v0x562b8cd55710_0 .net "cout2", 0 0, L_0x562b8d239640;  1 drivers
v0x562b8cd557b0_0 .net "s1", 0 0, L_0x562b8d2392d0;  1 drivers
S_0x562b8cd54b30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd549a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2392d0 .functor XOR 1, L_0x562b8d2398a0, L_0x562b8d239a80, C4<0>, C4<0>;
L_0x562b8d2393d0 .functor AND 1, L_0x562b8d2398a0, L_0x562b8d239a80, C4<1>, C4<1>;
v0x562b8cd54cc0_0 .net "S", 0 0, L_0x562b8d2392d0;  alias, 1 drivers
v0x562b8cd54d60_0 .net "a", 0 0, L_0x562b8d2398a0;  alias, 1 drivers
v0x562b8cd54e00_0 .net "b", 0 0, L_0x562b8d239a80;  alias, 1 drivers
v0x562b8cd54ea0_0 .net "cout", 0 0, L_0x562b8d2393d0;  alias, 1 drivers
S_0x562b8cd54f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd549a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2394b0 .functor XOR 1, L_0x562b8d23cec0, L_0x562b8d2392d0, C4<0>, C4<0>;
L_0x562b8d239640 .functor AND 1, L_0x562b8d23cec0, L_0x562b8d2392d0, C4<1>, C4<1>;
v0x562b8cd550d0_0 .net "S", 0 0, L_0x562b8d2394b0;  alias, 1 drivers
v0x562b8cd55170_0 .net "a", 0 0, L_0x562b8d23cec0;  alias, 1 drivers
v0x562b8cd55210_0 .net "b", 0 0, L_0x562b8d2392d0;  alias, 1 drivers
v0x562b8cd552b0_0 .net "cout", 0 0, L_0x562b8d239640;  alias, 1 drivers
S_0x562b8cd55850 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cd54680;
 .timescale 0 0;
P_0x562b8c800c40 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cd559e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd55850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d239f50 .functor OR 1, L_0x562b8d239cf0, L_0x562b8d239ec0, C4<0>, C4<0>;
v0x562b8cd56390_0 .net "S", 0 0, L_0x562b8d239d80;  1 drivers
v0x562b8cd56430_0 .net "a", 0 0, L_0x562b8d23a090;  1 drivers
v0x562b8cd564d0_0 .net "b", 0 0, L_0x562b8d23a1c0;  1 drivers
v0x562b8cd56570_0 .net "cin", 0 0, L_0x562b8d239760;  alias, 1 drivers
v0x562b8cd56610_0 .net "cout", 0 0, L_0x562b8d239f50;  alias, 1 drivers
v0x562b8cd566b0_0 .net "cout1", 0 0, L_0x562b8d239cf0;  1 drivers
v0x562b8cd56750_0 .net "cout2", 0 0, L_0x562b8d239ec0;  1 drivers
v0x562b8cd567f0_0 .net "s1", 0 0, L_0x562b8d239c40;  1 drivers
S_0x562b8cd55b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd559e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d239c40 .functor XOR 1, L_0x562b8d23a090, L_0x562b8d23a1c0, C4<0>, C4<0>;
L_0x562b8d239cf0 .functor AND 1, L_0x562b8d23a090, L_0x562b8d23a1c0, C4<1>, C4<1>;
v0x562b8cd55d00_0 .net "S", 0 0, L_0x562b8d239c40;  alias, 1 drivers
v0x562b8cd55da0_0 .net "a", 0 0, L_0x562b8d23a090;  alias, 1 drivers
v0x562b8cd55e40_0 .net "b", 0 0, L_0x562b8d23a1c0;  alias, 1 drivers
v0x562b8cd55ee0_0 .net "cout", 0 0, L_0x562b8d239cf0;  alias, 1 drivers
S_0x562b8cd55f80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd559e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d239d80 .functor XOR 1, L_0x562b8d239760, L_0x562b8d239c40, C4<0>, C4<0>;
L_0x562b8d239ec0 .functor AND 1, L_0x562b8d239760, L_0x562b8d239c40, C4<1>, C4<1>;
v0x562b8cd56110_0 .net "S", 0 0, L_0x562b8d239d80;  alias, 1 drivers
v0x562b8cd561b0_0 .net "a", 0 0, L_0x562b8d239760;  alias, 1 drivers
v0x562b8cd56250_0 .net "b", 0 0, L_0x562b8d239c40;  alias, 1 drivers
v0x562b8cd562f0_0 .net "cout", 0 0, L_0x562b8d239ec0;  alias, 1 drivers
S_0x562b8cd56890 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cd54680;
 .timescale 0 0;
P_0x562b8c209300 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cd56a20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd56890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23a630 .functor OR 1, L_0x562b8d23a380, L_0x562b8d23a550, C4<0>, C4<0>;
v0x562b8cd573d0_0 .net "S", 0 0, L_0x562b8d23a410;  1 drivers
v0x562b8cd57470_0 .net "a", 0 0, L_0x562b8d23a770;  1 drivers
v0x562b8cd57510_0 .net "b", 0 0, L_0x562b8d23a8a0;  1 drivers
v0x562b8cd575b0_0 .net "cin", 0 0, L_0x562b8d239f50;  alias, 1 drivers
v0x562b8cd57650_0 .net "cout", 0 0, L_0x562b8d23a630;  alias, 1 drivers
v0x562b8cd576f0_0 .net "cout1", 0 0, L_0x562b8d23a380;  1 drivers
v0x562b8cd57790_0 .net "cout2", 0 0, L_0x562b8d23a550;  1 drivers
v0x562b8cd57830_0 .net "s1", 0 0, L_0x562b8d23a2f0;  1 drivers
S_0x562b8cd56bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd56a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23a2f0 .functor XOR 1, L_0x562b8d23a770, L_0x562b8d23a8a0, C4<0>, C4<0>;
L_0x562b8d23a380 .functor AND 1, L_0x562b8d23a770, L_0x562b8d23a8a0, C4<1>, C4<1>;
v0x562b8cd56d40_0 .net "S", 0 0, L_0x562b8d23a2f0;  alias, 1 drivers
v0x562b8cd56de0_0 .net "a", 0 0, L_0x562b8d23a770;  alias, 1 drivers
v0x562b8cd56e80_0 .net "b", 0 0, L_0x562b8d23a8a0;  alias, 1 drivers
v0x562b8cd56f20_0 .net "cout", 0 0, L_0x562b8d23a380;  alias, 1 drivers
S_0x562b8cd56fc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd56a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23a410 .functor XOR 1, L_0x562b8d239f50, L_0x562b8d23a2f0, C4<0>, C4<0>;
L_0x562b8d23a550 .functor AND 1, L_0x562b8d239f50, L_0x562b8d23a2f0, C4<1>, C4<1>;
v0x562b8cd57150_0 .net "S", 0 0, L_0x562b8d23a410;  alias, 1 drivers
v0x562b8cd571f0_0 .net "a", 0 0, L_0x562b8d239f50;  alias, 1 drivers
v0x562b8cd57290_0 .net "b", 0 0, L_0x562b8d23a2f0;  alias, 1 drivers
v0x562b8cd57330_0 .net "cout", 0 0, L_0x562b8d23a550;  alias, 1 drivers
S_0x562b8cd578d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cd54680;
 .timescale 0 0;
P_0x562b8c92c0b0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cd57a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd578d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23ad30 .functor OR 1, L_0x562b8d23aa80, L_0x562b8d23aca0, C4<0>, C4<0>;
v0x562b8cd58410_0 .net "S", 0 0, L_0x562b8d23ab10;  1 drivers
v0x562b8cd584b0_0 .net "a", 0 0, L_0x562b8d23ae70;  1 drivers
v0x562b8cd58550_0 .net "b", 0 0, L_0x562b8d23afa0;  1 drivers
v0x562b8cd585f0_0 .net "cin", 0 0, L_0x562b8d23a630;  alias, 1 drivers
v0x562b8cd58690_0 .net "cout", 0 0, L_0x562b8d23ad30;  alias, 1 drivers
v0x562b8cd58730_0 .net "cout1", 0 0, L_0x562b8d23aa80;  1 drivers
v0x562b8cd587d0_0 .net "cout2", 0 0, L_0x562b8d23aca0;  1 drivers
v0x562b8cd58870_0 .net "s1", 0 0, L_0x562b8d23a9d0;  1 drivers
S_0x562b8cd57bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd57a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23a9d0 .functor XOR 1, L_0x562b8d23ae70, L_0x562b8d23afa0, C4<0>, C4<0>;
L_0x562b8d23aa80 .functor AND 1, L_0x562b8d23ae70, L_0x562b8d23afa0, C4<1>, C4<1>;
v0x562b8cd57d80_0 .net "S", 0 0, L_0x562b8d23a9d0;  alias, 1 drivers
v0x562b8cd57e20_0 .net "a", 0 0, L_0x562b8d23ae70;  alias, 1 drivers
v0x562b8cd57ec0_0 .net "b", 0 0, L_0x562b8d23afa0;  alias, 1 drivers
v0x562b8cd57f60_0 .net "cout", 0 0, L_0x562b8d23aa80;  alias, 1 drivers
S_0x562b8cd58000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd57a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23ab10 .functor XOR 1, L_0x562b8d23a630, L_0x562b8d23a9d0, C4<0>, C4<0>;
L_0x562b8d23aca0 .functor AND 1, L_0x562b8d23a630, L_0x562b8d23a9d0, C4<1>, C4<1>;
v0x562b8cd58190_0 .net "S", 0 0, L_0x562b8d23ab10;  alias, 1 drivers
v0x562b8cd58230_0 .net "a", 0 0, L_0x562b8d23a630;  alias, 1 drivers
v0x562b8cd582d0_0 .net "b", 0 0, L_0x562b8d23a9d0;  alias, 1 drivers
v0x562b8cd58370_0 .net "cout", 0 0, L_0x562b8d23aca0;  alias, 1 drivers
S_0x562b8cd58910 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cd54680;
 .timescale 0 0;
P_0x562b8c044d90 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cd58aa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd58910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23b480 .functor OR 1, L_0x562b8d23b1d0, L_0x562b8d23b3f0, C4<0>, C4<0>;
v0x562b8cd59450_0 .net "S", 0 0, L_0x562b8d23b260;  1 drivers
v0x562b8cd594f0_0 .net "a", 0 0, L_0x562b8d23b5c0;  1 drivers
v0x562b8cd59590_0 .net "b", 0 0, L_0x562b8d23b800;  1 drivers
v0x562b8cd59630_0 .net "cin", 0 0, L_0x562b8d23ad30;  alias, 1 drivers
v0x562b8cd596d0_0 .net "cout", 0 0, L_0x562b8d23b480;  alias, 1 drivers
v0x562b8cd59770_0 .net "cout1", 0 0, L_0x562b8d23b1d0;  1 drivers
v0x562b8cd59810_0 .net "cout2", 0 0, L_0x562b8d23b3f0;  1 drivers
v0x562b8cd598b0_0 .net "s1", 0 0, L_0x562b8d23b120;  1 drivers
S_0x562b8cd58c30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd58aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23b120 .functor XOR 1, L_0x562b8d23b5c0, L_0x562b8d23b800, C4<0>, C4<0>;
L_0x562b8d23b1d0 .functor AND 1, L_0x562b8d23b5c0, L_0x562b8d23b800, C4<1>, C4<1>;
v0x562b8cd58dc0_0 .net "S", 0 0, L_0x562b8d23b120;  alias, 1 drivers
v0x562b8cd58e60_0 .net "a", 0 0, L_0x562b8d23b5c0;  alias, 1 drivers
v0x562b8cd58f00_0 .net "b", 0 0, L_0x562b8d23b800;  alias, 1 drivers
v0x562b8cd58fa0_0 .net "cout", 0 0, L_0x562b8d23b1d0;  alias, 1 drivers
S_0x562b8cd59040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd58aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23b260 .functor XOR 1, L_0x562b8d23ad30, L_0x562b8d23b120, C4<0>, C4<0>;
L_0x562b8d23b3f0 .functor AND 1, L_0x562b8d23ad30, L_0x562b8d23b120, C4<1>, C4<1>;
v0x562b8cd591d0_0 .net "S", 0 0, L_0x562b8d23b260;  alias, 1 drivers
v0x562b8cd59270_0 .net "a", 0 0, L_0x562b8d23ad30;  alias, 1 drivers
v0x562b8cd59310_0 .net "b", 0 0, L_0x562b8d23b120;  alias, 1 drivers
v0x562b8cd593b0_0 .net "cout", 0 0, L_0x562b8d23b3f0;  alias, 1 drivers
S_0x562b8cd59950 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cd54680;
 .timescale 0 0;
P_0x562b8bfc9c10 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cd59ae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd59950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23bc30 .functor OR 1, L_0x562b8d23ba60, L_0x562b8d23bba0, C4<0>, C4<0>;
v0x562b8cd5a490_0 .net "S", 0 0, L_0x562b8d23baf0;  1 drivers
v0x562b8cd5a530_0 .net "a", 0 0, L_0x562b8d23bd70;  1 drivers
v0x562b8cd5a5d0_0 .net "b", 0 0, L_0x562b8d23bea0;  1 drivers
v0x562b8cd5a670_0 .net "cin", 0 0, L_0x562b8d23b480;  alias, 1 drivers
v0x562b8cd5a710_0 .net "cout", 0 0, L_0x562b8d23bc30;  alias, 1 drivers
v0x562b8cd5a7b0_0 .net "cout1", 0 0, L_0x562b8d23ba60;  1 drivers
v0x562b8cd5a850_0 .net "cout2", 0 0, L_0x562b8d23bba0;  1 drivers
v0x562b8cd5a8f0_0 .net "s1", 0 0, L_0x562b8d23b9b0;  1 drivers
S_0x562b8cd59c70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd59ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23b9b0 .functor XOR 1, L_0x562b8d23bd70, L_0x562b8d23bea0, C4<0>, C4<0>;
L_0x562b8d23ba60 .functor AND 1, L_0x562b8d23bd70, L_0x562b8d23bea0, C4<1>, C4<1>;
v0x562b8cd59e00_0 .net "S", 0 0, L_0x562b8d23b9b0;  alias, 1 drivers
v0x562b8cd59ea0_0 .net "a", 0 0, L_0x562b8d23bd70;  alias, 1 drivers
v0x562b8cd59f40_0 .net "b", 0 0, L_0x562b8d23bea0;  alias, 1 drivers
v0x562b8cd59fe0_0 .net "cout", 0 0, L_0x562b8d23ba60;  alias, 1 drivers
S_0x562b8cd5a080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd59ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23baf0 .functor XOR 1, L_0x562b8d23b480, L_0x562b8d23b9b0, C4<0>, C4<0>;
L_0x562b8d23bba0 .functor AND 1, L_0x562b8d23b480, L_0x562b8d23b9b0, C4<1>, C4<1>;
v0x562b8cd5a210_0 .net "S", 0 0, L_0x562b8d23baf0;  alias, 1 drivers
v0x562b8cd5a2b0_0 .net "a", 0 0, L_0x562b8d23b480;  alias, 1 drivers
v0x562b8cd5a350_0 .net "b", 0 0, L_0x562b8d23b9b0;  alias, 1 drivers
v0x562b8cd5a3f0_0 .net "cout", 0 0, L_0x562b8d23bba0;  alias, 1 drivers
S_0x562b8cd5a990 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cd54680;
 .timescale 0 0;
P_0x562b8bfe1500 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cd5ab20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd5a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23c3a0 .functor OR 1, L_0x562b8d23c0f0, L_0x562b8d23c310, C4<0>, C4<0>;
v0x562b8cd5b4d0_0 .net "S", 0 0, L_0x562b8d23c180;  1 drivers
v0x562b8cd5b570_0 .net "a", 0 0, L_0x562b8d23c4e0;  1 drivers
v0x562b8cd5b610_0 .net "b", 0 0, L_0x562b8d23c610;  1 drivers
v0x562b8cd5b6b0_0 .net "cin", 0 0, L_0x562b8d23bc30;  alias, 1 drivers
v0x562b8cd5b750_0 .net "cout", 0 0, L_0x562b8d23c3a0;  alias, 1 drivers
v0x562b8cd5b7f0_0 .net "cout1", 0 0, L_0x562b8d23c0f0;  1 drivers
v0x562b8cd5b890_0 .net "cout2", 0 0, L_0x562b8d23c310;  1 drivers
v0x562b8cd5b930_0 .net "s1", 0 0, L_0x562b8d23c040;  1 drivers
S_0x562b8cd5acb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd5ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23c040 .functor XOR 1, L_0x562b8d23c4e0, L_0x562b8d23c610, C4<0>, C4<0>;
L_0x562b8d23c0f0 .functor AND 1, L_0x562b8d23c4e0, L_0x562b8d23c610, C4<1>, C4<1>;
v0x562b8cd5ae40_0 .net "S", 0 0, L_0x562b8d23c040;  alias, 1 drivers
v0x562b8cd5aee0_0 .net "a", 0 0, L_0x562b8d23c4e0;  alias, 1 drivers
v0x562b8cd5af80_0 .net "b", 0 0, L_0x562b8d23c610;  alias, 1 drivers
v0x562b8cd5b020_0 .net "cout", 0 0, L_0x562b8d23c0f0;  alias, 1 drivers
S_0x562b8cd5b0c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd5ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23c180 .functor XOR 1, L_0x562b8d23bc30, L_0x562b8d23c040, C4<0>, C4<0>;
L_0x562b8d23c310 .functor AND 1, L_0x562b8d23bc30, L_0x562b8d23c040, C4<1>, C4<1>;
v0x562b8cd5b250_0 .net "S", 0 0, L_0x562b8d23c180;  alias, 1 drivers
v0x562b8cd5b2f0_0 .net "a", 0 0, L_0x562b8d23bc30;  alias, 1 drivers
v0x562b8cd5b390_0 .net "b", 0 0, L_0x562b8d23c040;  alias, 1 drivers
v0x562b8cd5b430_0 .net "cout", 0 0, L_0x562b8d23c310;  alias, 1 drivers
S_0x562b8cd5b9d0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cd54680;
 .timescale 0 0;
P_0x562b8bff1760 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cd5bb60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd5b9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23ca30 .functor OR 1, L_0x562b8d23c780, L_0x562b8d23c9a0, C4<0>, C4<0>;
v0x562b8cd5c510_0 .net "S", 0 0, L_0x562b8d23c810;  1 drivers
v0x562b8cd5c5b0_0 .net "a", 0 0, L_0x562b8d23cb30;  1 drivers
v0x562b8cd5c650_0 .net "b", 0 0, L_0x562b8d23cc60;  1 drivers
v0x562b8cd5c6f0_0 .net "cin", 0 0, L_0x562b8d23c3a0;  alias, 1 drivers
v0x562b8cd5c790_0 .net "cout", 0 0, L_0x562b8d23ca30;  alias, 1 drivers
v0x562b8cd5c830_0 .net "cout1", 0 0, L_0x562b8d23c780;  1 drivers
v0x562b8cd5c8d0_0 .net "cout2", 0 0, L_0x562b8d23c9a0;  1 drivers
v0x562b8cd5c970_0 .net "s1", 0 0, L_0x562b8d23bfd0;  1 drivers
S_0x562b8cd5bcf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd5bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23bfd0 .functor XOR 1, L_0x562b8d23cb30, L_0x562b8d23cc60, C4<0>, C4<0>;
L_0x562b8d23c780 .functor AND 1, L_0x562b8d23cb30, L_0x562b8d23cc60, C4<1>, C4<1>;
v0x562b8cd5be80_0 .net "S", 0 0, L_0x562b8d23bfd0;  alias, 1 drivers
v0x562b8cd5bf20_0 .net "a", 0 0, L_0x562b8d23cb30;  alias, 1 drivers
v0x562b8cd5bfc0_0 .net "b", 0 0, L_0x562b8d23cc60;  alias, 1 drivers
v0x562b8cd5c060_0 .net "cout", 0 0, L_0x562b8d23c780;  alias, 1 drivers
S_0x562b8cd5c100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd5bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23c810 .functor XOR 1, L_0x562b8d23c3a0, L_0x562b8d23bfd0, C4<0>, C4<0>;
L_0x562b8d23c9a0 .functor AND 1, L_0x562b8d23c3a0, L_0x562b8d23bfd0, C4<1>, C4<1>;
v0x562b8cd5c290_0 .net "S", 0 0, L_0x562b8d23c810;  alias, 1 drivers
v0x562b8cd5c330_0 .net "a", 0 0, L_0x562b8d23c3a0;  alias, 1 drivers
v0x562b8cd5c3d0_0 .net "b", 0 0, L_0x562b8d23bfd0;  alias, 1 drivers
v0x562b8cd5c470_0 .net "cout", 0 0, L_0x562b8d23c9a0;  alias, 1 drivers
S_0x562b8cd5cdd0 .scope module, "ins5" "rca_Nbit" 3 136, 3 18 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8bffc160 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d240b80 .functor BUFZ 1, L_0x562b8d23cf50, C4<0>, C4<0>, C4<0>;
L_0x562b8d240cc0 .functor BUFZ 1, L_0x562b8d2406f0, C4<0>, C4<0>, C4<0>;
v0x562b8cd65160_0 .net "S", 7 0, L_0x562b8d240ae0;  alias, 1 drivers
v0x562b8cd65200_0 .net "a", 7 0, L_0x562b8d23ce20;  alias, 1 drivers
v0x562b8cd652a0_0 .net "b", 7 0, L_0x562b8d239170;  alias, 1 drivers
v0x562b8cd65340 .array "carry", 0 8;
v0x562b8cd65340_0 .net v0x562b8cd65340 0, 0 0, L_0x562b8d240b80; 1 drivers
v0x562b8cd65340_1 .net v0x562b8cd65340 1, 0 0, L_0x562b8d23d4c0; 1 drivers
v0x562b8cd65340_2 .net v0x562b8cd65340 2, 0 0, L_0x562b8d23dc20; 1 drivers
v0x562b8cd65340_3 .net v0x562b8cd65340 3, 0 0, L_0x562b8d23e340; 1 drivers
v0x562b8cd65340_4 .net v0x562b8cd65340 4, 0 0, L_0x562b8d23e9f0; 1 drivers
v0x562b8cd65340_5 .net v0x562b8cd65340 5, 0 0, L_0x562b8d23f140; 1 drivers
v0x562b8cd65340_6 .net v0x562b8cd65340 6, 0 0, L_0x562b8d23f870; 1 drivers
v0x562b8cd65340_7 .net v0x562b8cd65340 7, 0 0, L_0x562b8d240060; 1 drivers
v0x562b8cd65340_8 .net v0x562b8cd65340 8, 0 0, L_0x562b8d2406f0; 1 drivers
v0x562b8cd653e0_0 .net "cin", 0 0, L_0x562b8d23cf50;  alias, 1 drivers
v0x562b8cd65480_0 .net "cout", 0 0, L_0x562b8d240cc0;  alias, 1 drivers
L_0x562b8d23d600 .part L_0x562b8d23ce20, 0, 1;
L_0x562b8d23d7e0 .part L_0x562b8d239170, 0, 1;
L_0x562b8d23dd60 .part L_0x562b8d23ce20, 1, 1;
L_0x562b8d23de90 .part L_0x562b8d239170, 1, 1;
L_0x562b8d23e480 .part L_0x562b8d23ce20, 2, 1;
L_0x562b8d23e5b0 .part L_0x562b8d239170, 2, 1;
L_0x562b8d23eb30 .part L_0x562b8d23ce20, 3, 1;
L_0x562b8d23ec60 .part L_0x562b8d239170, 3, 1;
L_0x562b8d23f280 .part L_0x562b8d23ce20, 4, 1;
L_0x562b8d23f4c0 .part L_0x562b8d239170, 4, 1;
L_0x562b8d23f9b0 .part L_0x562b8d23ce20, 5, 1;
L_0x562b8d23fae0 .part L_0x562b8d239170, 5, 1;
L_0x562b8d2401a0 .part L_0x562b8d23ce20, 6, 1;
L_0x562b8d2402d0 .part L_0x562b8d239170, 6, 1;
L_0x562b8d2407f0 .part L_0x562b8d23ce20, 7, 1;
L_0x562b8d240920 .part L_0x562b8d239170, 7, 1;
LS_0x562b8d240ae0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d23d210, L_0x562b8d23da50, L_0x562b8d23e170, L_0x562b8d23e820;
LS_0x562b8d240ae0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d23ef20, L_0x562b8d23f6a0, L_0x562b8d23fed0, L_0x562b8d2404d0;
L_0x562b8d240ae0 .concat8 [ 4 4 0 0], LS_0x562b8d240ae0_0_0, LS_0x562b8d240ae0_0_4;
S_0x562b8cd5cf60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd5cdd0;
 .timescale 0 0;
P_0x562b8bfdde70 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cd5d0f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd5cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23d4c0 .functor OR 1, L_0x562b8d23d130, L_0x562b8d23d3a0, C4<0>, C4<0>;
v0x562b8cd5daa0_0 .net "S", 0 0, L_0x562b8d23d210;  1 drivers
v0x562b8cd5db40_0 .net "a", 0 0, L_0x562b8d23d600;  1 drivers
v0x562b8cd5dbe0_0 .net "b", 0 0, L_0x562b8d23d7e0;  1 drivers
v0x562b8cd5dc80_0 .net "cin", 0 0, L_0x562b8d240b80;  alias, 1 drivers
v0x562b8cd5dd20_0 .net "cout", 0 0, L_0x562b8d23d4c0;  alias, 1 drivers
v0x562b8cd5ddc0_0 .net "cout1", 0 0, L_0x562b8d23d130;  1 drivers
v0x562b8cd5de60_0 .net "cout2", 0 0, L_0x562b8d23d3a0;  1 drivers
v0x562b8cd5df00_0 .net "s1", 0 0, L_0x562b8d23cfe0;  1 drivers
S_0x562b8cd5d280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd5d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23cfe0 .functor XOR 1, L_0x562b8d23d600, L_0x562b8d23d7e0, C4<0>, C4<0>;
L_0x562b8d23d130 .functor AND 1, L_0x562b8d23d600, L_0x562b8d23d7e0, C4<1>, C4<1>;
v0x562b8cd5d410_0 .net "S", 0 0, L_0x562b8d23cfe0;  alias, 1 drivers
v0x562b8cd5d4b0_0 .net "a", 0 0, L_0x562b8d23d600;  alias, 1 drivers
v0x562b8cd5d550_0 .net "b", 0 0, L_0x562b8d23d7e0;  alias, 1 drivers
v0x562b8cd5d5f0_0 .net "cout", 0 0, L_0x562b8d23d130;  alias, 1 drivers
S_0x562b8cd5d690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd5d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23d210 .functor XOR 1, L_0x562b8d240b80, L_0x562b8d23cfe0, C4<0>, C4<0>;
L_0x562b8d23d3a0 .functor AND 1, L_0x562b8d240b80, L_0x562b8d23cfe0, C4<1>, C4<1>;
v0x562b8cd5d820_0 .net "S", 0 0, L_0x562b8d23d210;  alias, 1 drivers
v0x562b8cd5d8c0_0 .net "a", 0 0, L_0x562b8d240b80;  alias, 1 drivers
v0x562b8cd5d960_0 .net "b", 0 0, L_0x562b8d23cfe0;  alias, 1 drivers
v0x562b8cd5da00_0 .net "cout", 0 0, L_0x562b8d23d3a0;  alias, 1 drivers
S_0x562b8cd5dfa0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cd5cdd0;
 .timescale 0 0;
P_0x562b8c01cfa0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cd5e130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd5dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23dc20 .functor OR 1, L_0x562b8d23d9c0, L_0x562b8d23db90, C4<0>, C4<0>;
v0x562b8cd5eae0_0 .net "S", 0 0, L_0x562b8d23da50;  1 drivers
v0x562b8cd5eb80_0 .net "a", 0 0, L_0x562b8d23dd60;  1 drivers
v0x562b8cd5ec20_0 .net "b", 0 0, L_0x562b8d23de90;  1 drivers
v0x562b8cd5ecc0_0 .net "cin", 0 0, L_0x562b8d23d4c0;  alias, 1 drivers
v0x562b8cd5ed60_0 .net "cout", 0 0, L_0x562b8d23dc20;  alias, 1 drivers
v0x562b8cd5ee00_0 .net "cout1", 0 0, L_0x562b8d23d9c0;  1 drivers
v0x562b8cd5eea0_0 .net "cout2", 0 0, L_0x562b8d23db90;  1 drivers
v0x562b8cd5ef40_0 .net "s1", 0 0, L_0x562b8d23d910;  1 drivers
S_0x562b8cd5e2c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd5e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23d910 .functor XOR 1, L_0x562b8d23dd60, L_0x562b8d23de90, C4<0>, C4<0>;
L_0x562b8d23d9c0 .functor AND 1, L_0x562b8d23dd60, L_0x562b8d23de90, C4<1>, C4<1>;
v0x562b8cd5e450_0 .net "S", 0 0, L_0x562b8d23d910;  alias, 1 drivers
v0x562b8cd5e4f0_0 .net "a", 0 0, L_0x562b8d23dd60;  alias, 1 drivers
v0x562b8cd5e590_0 .net "b", 0 0, L_0x562b8d23de90;  alias, 1 drivers
v0x562b8cd5e630_0 .net "cout", 0 0, L_0x562b8d23d9c0;  alias, 1 drivers
S_0x562b8cd5e6d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd5e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23da50 .functor XOR 1, L_0x562b8d23d4c0, L_0x562b8d23d910, C4<0>, C4<0>;
L_0x562b8d23db90 .functor AND 1, L_0x562b8d23d4c0, L_0x562b8d23d910, C4<1>, C4<1>;
v0x562b8cd5e860_0 .net "S", 0 0, L_0x562b8d23da50;  alias, 1 drivers
v0x562b8cd5e900_0 .net "a", 0 0, L_0x562b8d23d4c0;  alias, 1 drivers
v0x562b8cd5e9a0_0 .net "b", 0 0, L_0x562b8d23d910;  alias, 1 drivers
v0x562b8cd5ea40_0 .net "cout", 0 0, L_0x562b8d23db90;  alias, 1 drivers
S_0x562b8cd5efe0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cd5cdd0;
 .timescale 0 0;
P_0x562b8c02c8e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cd5f170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd5efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23e340 .functor OR 1, L_0x562b8d23e0e0, L_0x562b8d23e2b0, C4<0>, C4<0>;
v0x562b8cd5fb20_0 .net "S", 0 0, L_0x562b8d23e170;  1 drivers
v0x562b8cd5fbc0_0 .net "a", 0 0, L_0x562b8d23e480;  1 drivers
v0x562b8cd5fc60_0 .net "b", 0 0, L_0x562b8d23e5b0;  1 drivers
v0x562b8cd5fd00_0 .net "cin", 0 0, L_0x562b8d23dc20;  alias, 1 drivers
v0x562b8cd5fda0_0 .net "cout", 0 0, L_0x562b8d23e340;  alias, 1 drivers
v0x562b8cd5fe40_0 .net "cout1", 0 0, L_0x562b8d23e0e0;  1 drivers
v0x562b8cd5fee0_0 .net "cout2", 0 0, L_0x562b8d23e2b0;  1 drivers
v0x562b8cd5ff80_0 .net "s1", 0 0, L_0x562b8d23e050;  1 drivers
S_0x562b8cd5f300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd5f170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23e050 .functor XOR 1, L_0x562b8d23e480, L_0x562b8d23e5b0, C4<0>, C4<0>;
L_0x562b8d23e0e0 .functor AND 1, L_0x562b8d23e480, L_0x562b8d23e5b0, C4<1>, C4<1>;
v0x562b8cd5f490_0 .net "S", 0 0, L_0x562b8d23e050;  alias, 1 drivers
v0x562b8cd5f530_0 .net "a", 0 0, L_0x562b8d23e480;  alias, 1 drivers
v0x562b8cd5f5d0_0 .net "b", 0 0, L_0x562b8d23e5b0;  alias, 1 drivers
v0x562b8cd5f670_0 .net "cout", 0 0, L_0x562b8d23e0e0;  alias, 1 drivers
S_0x562b8cd5f710 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd5f170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23e170 .functor XOR 1, L_0x562b8d23dc20, L_0x562b8d23e050, C4<0>, C4<0>;
L_0x562b8d23e2b0 .functor AND 1, L_0x562b8d23dc20, L_0x562b8d23e050, C4<1>, C4<1>;
v0x562b8cd5f8a0_0 .net "S", 0 0, L_0x562b8d23e170;  alias, 1 drivers
v0x562b8cd5f940_0 .net "a", 0 0, L_0x562b8d23dc20;  alias, 1 drivers
v0x562b8cd5f9e0_0 .net "b", 0 0, L_0x562b8d23e050;  alias, 1 drivers
v0x562b8cd5fa80_0 .net "cout", 0 0, L_0x562b8d23e2b0;  alias, 1 drivers
S_0x562b8cd60020 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cd5cdd0;
 .timescale 0 0;
P_0x562b8c032ce0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cd601b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd60020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23e9f0 .functor OR 1, L_0x562b8d23e790, L_0x562b8d23e960, C4<0>, C4<0>;
v0x562b8cd60b60_0 .net "S", 0 0, L_0x562b8d23e820;  1 drivers
v0x562b8cd60c00_0 .net "a", 0 0, L_0x562b8d23eb30;  1 drivers
v0x562b8cd60ca0_0 .net "b", 0 0, L_0x562b8d23ec60;  1 drivers
v0x562b8cd60d40_0 .net "cin", 0 0, L_0x562b8d23e340;  alias, 1 drivers
v0x562b8cd60de0_0 .net "cout", 0 0, L_0x562b8d23e9f0;  alias, 1 drivers
v0x562b8cd60e80_0 .net "cout1", 0 0, L_0x562b8d23e790;  1 drivers
v0x562b8cd60f20_0 .net "cout2", 0 0, L_0x562b8d23e960;  1 drivers
v0x562b8cd60fc0_0 .net "s1", 0 0, L_0x562b8d23e6e0;  1 drivers
S_0x562b8cd60340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd601b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23e6e0 .functor XOR 1, L_0x562b8d23eb30, L_0x562b8d23ec60, C4<0>, C4<0>;
L_0x562b8d23e790 .functor AND 1, L_0x562b8d23eb30, L_0x562b8d23ec60, C4<1>, C4<1>;
v0x562b8cd604d0_0 .net "S", 0 0, L_0x562b8d23e6e0;  alias, 1 drivers
v0x562b8cd60570_0 .net "a", 0 0, L_0x562b8d23eb30;  alias, 1 drivers
v0x562b8cd60610_0 .net "b", 0 0, L_0x562b8d23ec60;  alias, 1 drivers
v0x562b8cd606b0_0 .net "cout", 0 0, L_0x562b8d23e790;  alias, 1 drivers
S_0x562b8cd60750 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd601b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23e820 .functor XOR 1, L_0x562b8d23e340, L_0x562b8d23e6e0, C4<0>, C4<0>;
L_0x562b8d23e960 .functor AND 1, L_0x562b8d23e340, L_0x562b8d23e6e0, C4<1>, C4<1>;
v0x562b8cd608e0_0 .net "S", 0 0, L_0x562b8d23e820;  alias, 1 drivers
v0x562b8cd60980_0 .net "a", 0 0, L_0x562b8d23e340;  alias, 1 drivers
v0x562b8cd60a20_0 .net "b", 0 0, L_0x562b8d23e6e0;  alias, 1 drivers
v0x562b8cd60ac0_0 .net "cout", 0 0, L_0x562b8d23e960;  alias, 1 drivers
S_0x562b8cd61060 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cd5cdd0;
 .timescale 0 0;
P_0x562b8c04d110 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cd611f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd61060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23f140 .functor OR 1, L_0x562b8d23ee90, L_0x562b8d23f0b0, C4<0>, C4<0>;
v0x562b8cd61ba0_0 .net "S", 0 0, L_0x562b8d23ef20;  1 drivers
v0x562b8cd61c40_0 .net "a", 0 0, L_0x562b8d23f280;  1 drivers
v0x562b8cd61ce0_0 .net "b", 0 0, L_0x562b8d23f4c0;  1 drivers
v0x562b8cd61d80_0 .net "cin", 0 0, L_0x562b8d23e9f0;  alias, 1 drivers
v0x562b8cd61e20_0 .net "cout", 0 0, L_0x562b8d23f140;  alias, 1 drivers
v0x562b8cd61ec0_0 .net "cout1", 0 0, L_0x562b8d23ee90;  1 drivers
v0x562b8cd61f60_0 .net "cout2", 0 0, L_0x562b8d23f0b0;  1 drivers
v0x562b8cd62000_0 .net "s1", 0 0, L_0x562b8d23ede0;  1 drivers
S_0x562b8cd61380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd611f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23ede0 .functor XOR 1, L_0x562b8d23f280, L_0x562b8d23f4c0, C4<0>, C4<0>;
L_0x562b8d23ee90 .functor AND 1, L_0x562b8d23f280, L_0x562b8d23f4c0, C4<1>, C4<1>;
v0x562b8cd61510_0 .net "S", 0 0, L_0x562b8d23ede0;  alias, 1 drivers
v0x562b8cd615b0_0 .net "a", 0 0, L_0x562b8d23f280;  alias, 1 drivers
v0x562b8cd61650_0 .net "b", 0 0, L_0x562b8d23f4c0;  alias, 1 drivers
v0x562b8cd616f0_0 .net "cout", 0 0, L_0x562b8d23ee90;  alias, 1 drivers
S_0x562b8cd61790 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd611f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23ef20 .functor XOR 1, L_0x562b8d23e9f0, L_0x562b8d23ede0, C4<0>, C4<0>;
L_0x562b8d23f0b0 .functor AND 1, L_0x562b8d23e9f0, L_0x562b8d23ede0, C4<1>, C4<1>;
v0x562b8cd61920_0 .net "S", 0 0, L_0x562b8d23ef20;  alias, 1 drivers
v0x562b8cd619c0_0 .net "a", 0 0, L_0x562b8d23e9f0;  alias, 1 drivers
v0x562b8cd61a60_0 .net "b", 0 0, L_0x562b8d23ede0;  alias, 1 drivers
v0x562b8cd61b00_0 .net "cout", 0 0, L_0x562b8d23f0b0;  alias, 1 drivers
S_0x562b8cd620a0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cd5cdd0;
 .timescale 0 0;
P_0x562b8c05e420 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cd62230 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd620a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d23f870 .functor OR 1, L_0x562b8d23f610, L_0x562b8d23f7e0, C4<0>, C4<0>;
v0x562b8cd62be0_0 .net "S", 0 0, L_0x562b8d23f6a0;  1 drivers
v0x562b8cd62c80_0 .net "a", 0 0, L_0x562b8d23f9b0;  1 drivers
v0x562b8cd62d20_0 .net "b", 0 0, L_0x562b8d23fae0;  1 drivers
v0x562b8cd62dc0_0 .net "cin", 0 0, L_0x562b8d23f140;  alias, 1 drivers
v0x562b8cd62e60_0 .net "cout", 0 0, L_0x562b8d23f870;  alias, 1 drivers
v0x562b8cd62f00_0 .net "cout1", 0 0, L_0x562b8d23f610;  1 drivers
v0x562b8cd62fa0_0 .net "cout2", 0 0, L_0x562b8d23f7e0;  1 drivers
v0x562b8cd63040_0 .net "s1", 0 0, L_0x562b8d23f560;  1 drivers
S_0x562b8cd623c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd62230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23f560 .functor XOR 1, L_0x562b8d23f9b0, L_0x562b8d23fae0, C4<0>, C4<0>;
L_0x562b8d23f610 .functor AND 1, L_0x562b8d23f9b0, L_0x562b8d23fae0, C4<1>, C4<1>;
v0x562b8cd62550_0 .net "S", 0 0, L_0x562b8d23f560;  alias, 1 drivers
v0x562b8cd625f0_0 .net "a", 0 0, L_0x562b8d23f9b0;  alias, 1 drivers
v0x562b8cd62690_0 .net "b", 0 0, L_0x562b8d23fae0;  alias, 1 drivers
v0x562b8cd62730_0 .net "cout", 0 0, L_0x562b8d23f610;  alias, 1 drivers
S_0x562b8cd627d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd62230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23f6a0 .functor XOR 1, L_0x562b8d23f140, L_0x562b8d23f560, C4<0>, C4<0>;
L_0x562b8d23f7e0 .functor AND 1, L_0x562b8d23f140, L_0x562b8d23f560, C4<1>, C4<1>;
v0x562b8cd62960_0 .net "S", 0 0, L_0x562b8d23f6a0;  alias, 1 drivers
v0x562b8cd62a00_0 .net "a", 0 0, L_0x562b8d23f140;  alias, 1 drivers
v0x562b8cd62aa0_0 .net "b", 0 0, L_0x562b8d23f560;  alias, 1 drivers
v0x562b8cd62b40_0 .net "cout", 0 0, L_0x562b8d23f7e0;  alias, 1 drivers
S_0x562b8cd630e0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cd5cdd0;
 .timescale 0 0;
P_0x562b8c067930 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cd63270 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd630e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d240060 .functor OR 1, L_0x562b8d23fe40, L_0x562b8d23ffd0, C4<0>, C4<0>;
v0x562b8cd63c20_0 .net "S", 0 0, L_0x562b8d23fed0;  1 drivers
v0x562b8cd63cc0_0 .net "a", 0 0, L_0x562b8d2401a0;  1 drivers
v0x562b8cd63d60_0 .net "b", 0 0, L_0x562b8d2402d0;  1 drivers
v0x562b8cd63e00_0 .net "cin", 0 0, L_0x562b8d23f870;  alias, 1 drivers
v0x562b8cd63ea0_0 .net "cout", 0 0, L_0x562b8d240060;  alias, 1 drivers
v0x562b8cd63f40_0 .net "cout1", 0 0, L_0x562b8d23fe40;  1 drivers
v0x562b8cd63fe0_0 .net "cout2", 0 0, L_0x562b8d23ffd0;  1 drivers
v0x562b8cd64080_0 .net "s1", 0 0, L_0x562b8d23fd90;  1 drivers
S_0x562b8cd63400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd63270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23fd90 .functor XOR 1, L_0x562b8d2401a0, L_0x562b8d2402d0, C4<0>, C4<0>;
L_0x562b8d23fe40 .functor AND 1, L_0x562b8d2401a0, L_0x562b8d2402d0, C4<1>, C4<1>;
v0x562b8cd63590_0 .net "S", 0 0, L_0x562b8d23fd90;  alias, 1 drivers
v0x562b8cd63630_0 .net "a", 0 0, L_0x562b8d2401a0;  alias, 1 drivers
v0x562b8cd636d0_0 .net "b", 0 0, L_0x562b8d2402d0;  alias, 1 drivers
v0x562b8cd63770_0 .net "cout", 0 0, L_0x562b8d23fe40;  alias, 1 drivers
S_0x562b8cd63810 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd63270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23fed0 .functor XOR 1, L_0x562b8d23f870, L_0x562b8d23fd90, C4<0>, C4<0>;
L_0x562b8d23ffd0 .functor AND 1, L_0x562b8d23f870, L_0x562b8d23fd90, C4<1>, C4<1>;
v0x562b8cd639a0_0 .net "S", 0 0, L_0x562b8d23fed0;  alias, 1 drivers
v0x562b8cd63a40_0 .net "a", 0 0, L_0x562b8d23f870;  alias, 1 drivers
v0x562b8cd63ae0_0 .net "b", 0 0, L_0x562b8d23fd90;  alias, 1 drivers
v0x562b8cd63b80_0 .net "cout", 0 0, L_0x562b8d23ffd0;  alias, 1 drivers
S_0x562b8cd64120 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cd5cdd0;
 .timescale 0 0;
P_0x562b8c07dea0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cd642b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd64120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2406f0 .functor OR 1, L_0x562b8d240440, L_0x562b8d240660, C4<0>, C4<0>;
v0x562b8cd64c60_0 .net "S", 0 0, L_0x562b8d2404d0;  1 drivers
v0x562b8cd64d00_0 .net "a", 0 0, L_0x562b8d2407f0;  1 drivers
v0x562b8cd64da0_0 .net "b", 0 0, L_0x562b8d240920;  1 drivers
v0x562b8cd64e40_0 .net "cin", 0 0, L_0x562b8d240060;  alias, 1 drivers
v0x562b8cd64ee0_0 .net "cout", 0 0, L_0x562b8d2406f0;  alias, 1 drivers
v0x562b8cd64f80_0 .net "cout1", 0 0, L_0x562b8d240440;  1 drivers
v0x562b8cd65020_0 .net "cout2", 0 0, L_0x562b8d240660;  1 drivers
v0x562b8cd650c0_0 .net "s1", 0 0, L_0x562b8d23fd20;  1 drivers
S_0x562b8cd64440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd642b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d23fd20 .functor XOR 1, L_0x562b8d2407f0, L_0x562b8d240920, C4<0>, C4<0>;
L_0x562b8d240440 .functor AND 1, L_0x562b8d2407f0, L_0x562b8d240920, C4<1>, C4<1>;
v0x562b8cd645d0_0 .net "S", 0 0, L_0x562b8d23fd20;  alias, 1 drivers
v0x562b8cd64670_0 .net "a", 0 0, L_0x562b8d2407f0;  alias, 1 drivers
v0x562b8cd64710_0 .net "b", 0 0, L_0x562b8d240920;  alias, 1 drivers
v0x562b8cd647b0_0 .net "cout", 0 0, L_0x562b8d240440;  alias, 1 drivers
S_0x562b8cd64850 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd642b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2404d0 .functor XOR 1, L_0x562b8d240060, L_0x562b8d23fd20, C4<0>, C4<0>;
L_0x562b8d240660 .functor AND 1, L_0x562b8d240060, L_0x562b8d23fd20, C4<1>, C4<1>;
v0x562b8cd649e0_0 .net "S", 0 0, L_0x562b8d2404d0;  alias, 1 drivers
v0x562b8cd64a80_0 .net "a", 0 0, L_0x562b8d240060;  alias, 1 drivers
v0x562b8cd64b20_0 .net "b", 0 0, L_0x562b8d23fd20;  alias, 1 drivers
v0x562b8cd64bc0_0 .net "cout", 0 0, L_0x562b8d240660;  alias, 1 drivers
S_0x562b8cd65520 .scope module, "ins6" "rca_Nbit" 3 143, 3 18 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c06d3c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f38f70e1b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d247fc0 .functor BUFZ 1, L_0x7f38f70e1b48, C4<0>, C4<0>, C4<0>;
L_0x562b8d248030 .functor BUFZ 1, L_0x562b8d247ab0, C4<0>, C4<0>, C4<0>;
v0x562b8cd75ab0_0 .net "S", 15 0, L_0x562b8d247e90;  alias, 1 drivers
v0x562b8cd75b50_0 .net "a", 15 0, L_0x562b8d240d50;  alias, 1 drivers
v0x562b8cd75bf0_0 .net "b", 15 0, L_0x562b8d240e90;  alias, 1 drivers
v0x562b8cd75c90 .array "carry", 0 16;
v0x562b8cd75c90_0 .net v0x562b8cd75c90 0, 0 0, L_0x562b8d247fc0; 1 drivers
v0x562b8cd75c90_1 .net v0x562b8cd75c90 1, 0 0, L_0x562b8d241670; 1 drivers
v0x562b8cd75c90_2 .net v0x562b8cd75c90 2, 0 0, L_0x562b8d241d40; 1 drivers
v0x562b8cd75c90_3 .net v0x562b8cd75c90 3, 0 0, L_0x562b8d2424f0; 1 drivers
v0x562b8cd75c90_4 .net v0x562b8cd75c90 4, 0 0, L_0x562b8d242ba0; 1 drivers
v0x562b8cd75c90_5 .net v0x562b8cd75c90 5, 0 0, L_0x562b8d243170; 1 drivers
v0x562b8cd75c90_6 .net v0x562b8cd75c90 6, 0 0, L_0x562b8d243720; 1 drivers
v0x562b8cd75c90_7 .net v0x562b8cd75c90 7, 0 0, L_0x562b8d243e40; 1 drivers
v0x562b8cd75c90_8 .net v0x562b8cd75c90 8, 0 0, L_0x562b8d244400; 1 drivers
v0x562b8cd75c90_9 .net v0x562b8cd75c90 9, 0 0, L_0x562b8d244a40; 1 drivers
v0x562b8cd75c90_10 .net v0x562b8cd75c90 10, 0 0, L_0x562b8d245000; 1 drivers
v0x562b8cd75c90_11 .net v0x562b8cd75c90 11, 0 0, L_0x562b8d245660; 1 drivers
v0x562b8cd75c90_12 .net v0x562b8cd75c90 12, 0 0, L_0x562b8d245c30; 1 drivers
v0x562b8cd75c90_13 .net v0x562b8cd75c90 13, 0 0, L_0x562b8d2462b0; 1 drivers
v0x562b8cd75c90_14 .net v0x562b8cd75c90 14, 0 0, L_0x562b8d246940; 1 drivers
v0x562b8cd75c90_15 .net v0x562b8cd75c90 15, 0 0, L_0x562b8d247400; 1 drivers
v0x562b8cd75c90_16 .net v0x562b8cd75c90 16, 0 0, L_0x562b8d247ab0; 1 drivers
v0x562b8cd75d30_0 .net "cin", 0 0, L_0x7f38f70e1b48;  1 drivers
v0x562b8cd75dd0_0 .net "cout", 0 0, L_0x562b8d248030;  alias, 1 drivers
L_0x562b8d2417b0 .part L_0x562b8d240d50, 0, 1;
L_0x562b8d241900 .part L_0x562b8d240e90, 0, 1;
L_0x562b8d241e80 .part L_0x562b8d240d50, 1, 1;
L_0x562b8d242040 .part L_0x562b8d240e90, 1, 1;
L_0x562b8d242630 .part L_0x562b8d240d50, 2, 1;
L_0x562b8d242760 .part L_0x562b8d240e90, 2, 1;
L_0x562b8d242ce0 .part L_0x562b8d240d50, 3, 1;
L_0x562b8d242e10 .part L_0x562b8d240e90, 3, 1;
L_0x562b8d243270 .part L_0x562b8d240d50, 4, 1;
L_0x562b8d2433a0 .part L_0x562b8d240e90, 4, 1;
L_0x562b8d243820 .part L_0x562b8d240d50, 5, 1;
L_0x562b8d243a60 .part L_0x562b8d240e90, 5, 1;
L_0x562b8d243f40 .part L_0x562b8d240d50, 6, 1;
L_0x562b8d244070 .part L_0x562b8d240e90, 6, 1;
L_0x562b8d244500 .part L_0x562b8d240d50, 7, 1;
L_0x562b8d244630 .part L_0x562b8d240e90, 7, 1;
L_0x562b8d244b40 .part L_0x562b8d240d50, 8, 1;
L_0x562b8d244c70 .part L_0x562b8d240e90, 8, 1;
L_0x562b8d245100 .part L_0x562b8d240d50, 9, 1;
L_0x562b8d245230 .part L_0x562b8d240e90, 9, 1;
L_0x562b8d244da0 .part L_0x562b8d240d50, 10, 1;
L_0x562b8d2457f0 .part L_0x562b8d240e90, 10, 1;
L_0x562b8d245d30 .part L_0x562b8d240d50, 11, 1;
L_0x562b8d245e60 .part L_0x562b8d240e90, 11, 1;
L_0x562b8d2463b0 .part L_0x562b8d240d50, 12, 1;
L_0x562b8d2464e0 .part L_0x562b8d240e90, 12, 1;
L_0x562b8d246a40 .part L_0x562b8d240d50, 13, 1;
L_0x562b8d246d80 .part L_0x562b8d240e90, 13, 1;
L_0x562b8d247500 .part L_0x562b8d240d50, 14, 1;
L_0x562b8d247630 .part L_0x562b8d240e90, 14, 1;
L_0x562b8d247b20 .part L_0x562b8d240d50, 15, 1;
L_0x562b8d247c50 .part L_0x562b8d240e90, 15, 1;
LS_0x562b8d247e90_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2413c0, L_0x562b8d241b70, L_0x562b8d242320, L_0x562b8d2429d0;
LS_0x562b8d247e90_0_4 .concat8 [ 1 1 1 1], L_0x562b8d243000, L_0x562b8d2435b0, L_0x562b8d243d60, L_0x562b8d244290;
LS_0x562b8d247e90_0_8 .concat8 [ 1 1 1 1], L_0x562b8d2448d0, L_0x562b8d244f20, L_0x562b8d2454f0, L_0x562b8d245ac0;
LS_0x562b8d247e90_0_12 .concat8 [ 1 1 1 1], L_0x562b8d246140, L_0x562b8d2467d0, L_0x562b8d247290, L_0x562b8d247940;
L_0x562b8d247e90 .concat8 [ 4 4 4 4], LS_0x562b8d247e90_0_0, LS_0x562b8d247e90_0_4, LS_0x562b8d247e90_0_8, LS_0x562b8d247e90_0_12;
S_0x562b8cd656b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c09ea20 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cd65840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd656b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d241670 .functor OR 1, L_0x562b8d2412e0, L_0x562b8d241550, C4<0>, C4<0>;
v0x562b8cd661f0_0 .net "S", 0 0, L_0x562b8d2413c0;  1 drivers
v0x562b8cd66290_0 .net "a", 0 0, L_0x562b8d2417b0;  1 drivers
v0x562b8cd66330_0 .net "b", 0 0, L_0x562b8d241900;  1 drivers
v0x562b8cd663d0_0 .net "cin", 0 0, L_0x562b8d247fc0;  alias, 1 drivers
v0x562b8cd66470_0 .net "cout", 0 0, L_0x562b8d241670;  alias, 1 drivers
v0x562b8cd66510_0 .net "cout1", 0 0, L_0x562b8d2412e0;  1 drivers
v0x562b8cd665b0_0 .net "cout2", 0 0, L_0x562b8d241550;  1 drivers
v0x562b8cd66650_0 .net "s1", 0 0, L_0x562b8d2411d0;  1 drivers
S_0x562b8cd659d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd65840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2411d0 .functor XOR 1, L_0x562b8d2417b0, L_0x562b8d241900, C4<0>, C4<0>;
L_0x562b8d2412e0 .functor AND 1, L_0x562b8d2417b0, L_0x562b8d241900, C4<1>, C4<1>;
v0x562b8cd65b60_0 .net "S", 0 0, L_0x562b8d2411d0;  alias, 1 drivers
v0x562b8cd65c00_0 .net "a", 0 0, L_0x562b8d2417b0;  alias, 1 drivers
v0x562b8cd65ca0_0 .net "b", 0 0, L_0x562b8d241900;  alias, 1 drivers
v0x562b8cd65d40_0 .net "cout", 0 0, L_0x562b8d2412e0;  alias, 1 drivers
S_0x562b8cd65de0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd65840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2413c0 .functor XOR 1, L_0x562b8d247fc0, L_0x562b8d2411d0, C4<0>, C4<0>;
L_0x562b8d241550 .functor AND 1, L_0x562b8d247fc0, L_0x562b8d2411d0, C4<1>, C4<1>;
v0x562b8cd65f70_0 .net "S", 0 0, L_0x562b8d2413c0;  alias, 1 drivers
v0x562b8cd66010_0 .net "a", 0 0, L_0x562b8d247fc0;  alias, 1 drivers
v0x562b8cd660b0_0 .net "b", 0 0, L_0x562b8d2411d0;  alias, 1 drivers
v0x562b8cd66150_0 .net "cout", 0 0, L_0x562b8d241550;  alias, 1 drivers
S_0x562b8cd666f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c0aaaa0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cd66880 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd666f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d241d40 .functor OR 1, L_0x562b8d241ae0, L_0x562b8d241cb0, C4<0>, C4<0>;
v0x562b8cd67230_0 .net "S", 0 0, L_0x562b8d241b70;  1 drivers
v0x562b8cd672d0_0 .net "a", 0 0, L_0x562b8d241e80;  1 drivers
v0x562b8cd67370_0 .net "b", 0 0, L_0x562b8d242040;  1 drivers
v0x562b8cd67410_0 .net "cin", 0 0, L_0x562b8d241670;  alias, 1 drivers
v0x562b8cd674b0_0 .net "cout", 0 0, L_0x562b8d241d40;  alias, 1 drivers
v0x562b8cd67550_0 .net "cout1", 0 0, L_0x562b8d241ae0;  1 drivers
v0x562b8cd675f0_0 .net "cout2", 0 0, L_0x562b8d241cb0;  1 drivers
v0x562b8cd67690_0 .net "s1", 0 0, L_0x562b8d241a30;  1 drivers
S_0x562b8cd66a10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd66880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d241a30 .functor XOR 1, L_0x562b8d241e80, L_0x562b8d242040, C4<0>, C4<0>;
L_0x562b8d241ae0 .functor AND 1, L_0x562b8d241e80, L_0x562b8d242040, C4<1>, C4<1>;
v0x562b8cd66ba0_0 .net "S", 0 0, L_0x562b8d241a30;  alias, 1 drivers
v0x562b8cd66c40_0 .net "a", 0 0, L_0x562b8d241e80;  alias, 1 drivers
v0x562b8cd66ce0_0 .net "b", 0 0, L_0x562b8d242040;  alias, 1 drivers
v0x562b8cd66d80_0 .net "cout", 0 0, L_0x562b8d241ae0;  alias, 1 drivers
S_0x562b8cd66e20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd66880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d241b70 .functor XOR 1, L_0x562b8d241670, L_0x562b8d241a30, C4<0>, C4<0>;
L_0x562b8d241cb0 .functor AND 1, L_0x562b8d241670, L_0x562b8d241a30, C4<1>, C4<1>;
v0x562b8cd66fb0_0 .net "S", 0 0, L_0x562b8d241b70;  alias, 1 drivers
v0x562b8cd67050_0 .net "a", 0 0, L_0x562b8d241670;  alias, 1 drivers
v0x562b8cd670f0_0 .net "b", 0 0, L_0x562b8d241a30;  alias, 1 drivers
v0x562b8cd67190_0 .net "cout", 0 0, L_0x562b8d241cb0;  alias, 1 drivers
S_0x562b8cd67730 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c0b9b30 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cd678c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd67730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2424f0 .functor OR 1, L_0x562b8d242290, L_0x562b8d242460, C4<0>, C4<0>;
v0x562b8cd68270_0 .net "S", 0 0, L_0x562b8d242320;  1 drivers
v0x562b8cd68310_0 .net "a", 0 0, L_0x562b8d242630;  1 drivers
v0x562b8cd683b0_0 .net "b", 0 0, L_0x562b8d242760;  1 drivers
v0x562b8cd68450_0 .net "cin", 0 0, L_0x562b8d241d40;  alias, 1 drivers
v0x562b8cd684f0_0 .net "cout", 0 0, L_0x562b8d2424f0;  alias, 1 drivers
v0x562b8cd68590_0 .net "cout1", 0 0, L_0x562b8d242290;  1 drivers
v0x562b8cd68630_0 .net "cout2", 0 0, L_0x562b8d242460;  1 drivers
v0x562b8cd686d0_0 .net "s1", 0 0, L_0x562b8d242200;  1 drivers
S_0x562b8cd67a50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd678c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d242200 .functor XOR 1, L_0x562b8d242630, L_0x562b8d242760, C4<0>, C4<0>;
L_0x562b8d242290 .functor AND 1, L_0x562b8d242630, L_0x562b8d242760, C4<1>, C4<1>;
v0x562b8cd67be0_0 .net "S", 0 0, L_0x562b8d242200;  alias, 1 drivers
v0x562b8cd67c80_0 .net "a", 0 0, L_0x562b8d242630;  alias, 1 drivers
v0x562b8cd67d20_0 .net "b", 0 0, L_0x562b8d242760;  alias, 1 drivers
v0x562b8cd67dc0_0 .net "cout", 0 0, L_0x562b8d242290;  alias, 1 drivers
S_0x562b8cd67e60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd678c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d242320 .functor XOR 1, L_0x562b8d241d40, L_0x562b8d242200, C4<0>, C4<0>;
L_0x562b8d242460 .functor AND 1, L_0x562b8d241d40, L_0x562b8d242200, C4<1>, C4<1>;
v0x562b8cd67ff0_0 .net "S", 0 0, L_0x562b8d242320;  alias, 1 drivers
v0x562b8cd68090_0 .net "a", 0 0, L_0x562b8d241d40;  alias, 1 drivers
v0x562b8cd68130_0 .net "b", 0 0, L_0x562b8d242200;  alias, 1 drivers
v0x562b8cd681d0_0 .net "cout", 0 0, L_0x562b8d242460;  alias, 1 drivers
S_0x562b8cd68770 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c0c37f0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cd68900 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd68770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d242ba0 .functor OR 1, L_0x562b8d242940, L_0x562b8d242b10, C4<0>, C4<0>;
v0x562b8cd692b0_0 .net "S", 0 0, L_0x562b8d2429d0;  1 drivers
v0x562b8cd69350_0 .net "a", 0 0, L_0x562b8d242ce0;  1 drivers
v0x562b8cd693f0_0 .net "b", 0 0, L_0x562b8d242e10;  1 drivers
v0x562b8cd69490_0 .net "cin", 0 0, L_0x562b8d2424f0;  alias, 1 drivers
v0x562b8cd69530_0 .net "cout", 0 0, L_0x562b8d242ba0;  alias, 1 drivers
v0x562b8cd695d0_0 .net "cout1", 0 0, L_0x562b8d242940;  1 drivers
v0x562b8cd69670_0 .net "cout2", 0 0, L_0x562b8d242b10;  1 drivers
v0x562b8cd69710_0 .net "s1", 0 0, L_0x562b8d242890;  1 drivers
S_0x562b8cd68a90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd68900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d242890 .functor XOR 1, L_0x562b8d242ce0, L_0x562b8d242e10, C4<0>, C4<0>;
L_0x562b8d242940 .functor AND 1, L_0x562b8d242ce0, L_0x562b8d242e10, C4<1>, C4<1>;
v0x562b8cd68c20_0 .net "S", 0 0, L_0x562b8d242890;  alias, 1 drivers
v0x562b8cd68cc0_0 .net "a", 0 0, L_0x562b8d242ce0;  alias, 1 drivers
v0x562b8cd68d60_0 .net "b", 0 0, L_0x562b8d242e10;  alias, 1 drivers
v0x562b8cd68e00_0 .net "cout", 0 0, L_0x562b8d242940;  alias, 1 drivers
S_0x562b8cd68ea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd68900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2429d0 .functor XOR 1, L_0x562b8d2424f0, L_0x562b8d242890, C4<0>, C4<0>;
L_0x562b8d242b10 .functor AND 1, L_0x562b8d2424f0, L_0x562b8d242890, C4<1>, C4<1>;
v0x562b8cd69030_0 .net "S", 0 0, L_0x562b8d2429d0;  alias, 1 drivers
v0x562b8cd690d0_0 .net "a", 0 0, L_0x562b8d2424f0;  alias, 1 drivers
v0x562b8cd69170_0 .net "b", 0 0, L_0x562b8d242890;  alias, 1 drivers
v0x562b8cd69210_0 .net "cout", 0 0, L_0x562b8d242b10;  alias, 1 drivers
S_0x562b8cd697b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c09a030 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cd69940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd697b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d243170 .functor OR 1, L_0x562b8d242f90, L_0x562b8d243100, C4<0>, C4<0>;
v0x562b8cd6a2f0_0 .net "S", 0 0, L_0x562b8d243000;  1 drivers
v0x562b8cd6a390_0 .net "a", 0 0, L_0x562b8d243270;  1 drivers
v0x562b8cd6a430_0 .net "b", 0 0, L_0x562b8d2433a0;  1 drivers
v0x562b8cd6a4d0_0 .net "cin", 0 0, L_0x562b8d242ba0;  alias, 1 drivers
v0x562b8cd6a570_0 .net "cout", 0 0, L_0x562b8d243170;  alias, 1 drivers
v0x562b8cd6a610_0 .net "cout1", 0 0, L_0x562b8d242f90;  1 drivers
v0x562b8cd6a6b0_0 .net "cout2", 0 0, L_0x562b8d243100;  1 drivers
v0x562b8cd6a750_0 .net "s1", 0 0, L_0x562b8d238660;  1 drivers
S_0x562b8cd69ad0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd69940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d238660 .functor XOR 1, L_0x562b8d243270, L_0x562b8d2433a0, C4<0>, C4<0>;
L_0x562b8d242f90 .functor AND 1, L_0x562b8d243270, L_0x562b8d2433a0, C4<1>, C4<1>;
v0x562b8cd69c60_0 .net "S", 0 0, L_0x562b8d238660;  alias, 1 drivers
v0x562b8cd69d00_0 .net "a", 0 0, L_0x562b8d243270;  alias, 1 drivers
v0x562b8cd69da0_0 .net "b", 0 0, L_0x562b8d2433a0;  alias, 1 drivers
v0x562b8cd69e40_0 .net "cout", 0 0, L_0x562b8d242f90;  alias, 1 drivers
S_0x562b8cd69ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd69940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d243000 .functor XOR 1, L_0x562b8d242ba0, L_0x562b8d238660, C4<0>, C4<0>;
L_0x562b8d243100 .functor AND 1, L_0x562b8d242ba0, L_0x562b8d238660, C4<1>, C4<1>;
v0x562b8cd6a070_0 .net "S", 0 0, L_0x562b8d243000;  alias, 1 drivers
v0x562b8cd6a110_0 .net "a", 0 0, L_0x562b8d242ba0;  alias, 1 drivers
v0x562b8cd6a1b0_0 .net "b", 0 0, L_0x562b8d238660;  alias, 1 drivers
v0x562b8cd6a250_0 .net "cout", 0 0, L_0x562b8d243100;  alias, 1 drivers
S_0x562b8cd6a7f0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c0d05e0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cd6a980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd6a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d243720 .functor OR 1, L_0x562b8d243540, L_0x562b8d2436b0, C4<0>, C4<0>;
v0x562b8cd6b330_0 .net "S", 0 0, L_0x562b8d2435b0;  1 drivers
v0x562b8cd6b3d0_0 .net "a", 0 0, L_0x562b8d243820;  1 drivers
v0x562b8cd6b470_0 .net "b", 0 0, L_0x562b8d243a60;  1 drivers
v0x562b8cd6b510_0 .net "cin", 0 0, L_0x562b8d243170;  alias, 1 drivers
v0x562b8cd6b5b0_0 .net "cout", 0 0, L_0x562b8d243720;  alias, 1 drivers
v0x562b8cd6b650_0 .net "cout1", 0 0, L_0x562b8d243540;  1 drivers
v0x562b8cd6b6f0_0 .net "cout2", 0 0, L_0x562b8d2436b0;  1 drivers
v0x562b8cd6b790_0 .net "s1", 0 0, L_0x562b8d2434d0;  1 drivers
S_0x562b8cd6ab10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd6a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2434d0 .functor XOR 1, L_0x562b8d243820, L_0x562b8d243a60, C4<0>, C4<0>;
L_0x562b8d243540 .functor AND 1, L_0x562b8d243820, L_0x562b8d243a60, C4<1>, C4<1>;
v0x562b8cd6aca0_0 .net "S", 0 0, L_0x562b8d2434d0;  alias, 1 drivers
v0x562b8cd6ad40_0 .net "a", 0 0, L_0x562b8d243820;  alias, 1 drivers
v0x562b8cd6ade0_0 .net "b", 0 0, L_0x562b8d243a60;  alias, 1 drivers
v0x562b8cd6ae80_0 .net "cout", 0 0, L_0x562b8d243540;  alias, 1 drivers
S_0x562b8cd6af20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd6a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2435b0 .functor XOR 1, L_0x562b8d243170, L_0x562b8d2434d0, C4<0>, C4<0>;
L_0x562b8d2436b0 .functor AND 1, L_0x562b8d243170, L_0x562b8d2434d0, C4<1>, C4<1>;
v0x562b8cd6b0b0_0 .net "S", 0 0, L_0x562b8d2435b0;  alias, 1 drivers
v0x562b8cd6b150_0 .net "a", 0 0, L_0x562b8d243170;  alias, 1 drivers
v0x562b8cd6b1f0_0 .net "b", 0 0, L_0x562b8d2434d0;  alias, 1 drivers
v0x562b8cd6b290_0 .net "cout", 0 0, L_0x562b8d2436b0;  alias, 1 drivers
S_0x562b8cd6b830 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c0db560 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cd6b9c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd6b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d243e40 .functor OR 1, L_0x562b8d243cf0, L_0x562b8d243dd0, C4<0>, C4<0>;
v0x562b8cd6c370_0 .net "S", 0 0, L_0x562b8d243d60;  1 drivers
v0x562b8cd6c410_0 .net "a", 0 0, L_0x562b8d243f40;  1 drivers
v0x562b8cd6c4b0_0 .net "b", 0 0, L_0x562b8d244070;  1 drivers
v0x562b8cd6c550_0 .net "cin", 0 0, L_0x562b8d243720;  alias, 1 drivers
v0x562b8cd6c5f0_0 .net "cout", 0 0, L_0x562b8d243e40;  alias, 1 drivers
v0x562b8cd6c690_0 .net "cout1", 0 0, L_0x562b8d243cf0;  1 drivers
v0x562b8cd6c730_0 .net "cout2", 0 0, L_0x562b8d243dd0;  1 drivers
v0x562b8cd6c7d0_0 .net "s1", 0 0, L_0x562b8d243c80;  1 drivers
S_0x562b8cd6bb50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd6b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d243c80 .functor XOR 1, L_0x562b8d243f40, L_0x562b8d244070, C4<0>, C4<0>;
L_0x562b8d243cf0 .functor AND 1, L_0x562b8d243f40, L_0x562b8d244070, C4<1>, C4<1>;
v0x562b8cd6bce0_0 .net "S", 0 0, L_0x562b8d243c80;  alias, 1 drivers
v0x562b8cd6bd80_0 .net "a", 0 0, L_0x562b8d243f40;  alias, 1 drivers
v0x562b8cd6be20_0 .net "b", 0 0, L_0x562b8d244070;  alias, 1 drivers
v0x562b8cd6bec0_0 .net "cout", 0 0, L_0x562b8d243cf0;  alias, 1 drivers
S_0x562b8cd6bf60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd6b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d243d60 .functor XOR 1, L_0x562b8d243720, L_0x562b8d243c80, C4<0>, C4<0>;
L_0x562b8d243dd0 .functor AND 1, L_0x562b8d243720, L_0x562b8d243c80, C4<1>, C4<1>;
v0x562b8cd6c0f0_0 .net "S", 0 0, L_0x562b8d243d60;  alias, 1 drivers
v0x562b8cd6c190_0 .net "a", 0 0, L_0x562b8d243720;  alias, 1 drivers
v0x562b8cd6c230_0 .net "b", 0 0, L_0x562b8d243c80;  alias, 1 drivers
v0x562b8cd6c2d0_0 .net "cout", 0 0, L_0x562b8d243dd0;  alias, 1 drivers
S_0x562b8cd6c870 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c162e90 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cd6ca00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd6c870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d244400 .functor OR 1, L_0x562b8d244220, L_0x562b8d244390, C4<0>, C4<0>;
v0x562b8cd6d3b0_0 .net "S", 0 0, L_0x562b8d244290;  1 drivers
v0x562b8cd6d450_0 .net "a", 0 0, L_0x562b8d244500;  1 drivers
v0x562b8cd6d4f0_0 .net "b", 0 0, L_0x562b8d244630;  1 drivers
v0x562b8cd6d590_0 .net "cin", 0 0, L_0x562b8d243e40;  alias, 1 drivers
v0x562b8cd6d630_0 .net "cout", 0 0, L_0x562b8d244400;  alias, 1 drivers
v0x562b8cd6d6d0_0 .net "cout1", 0 0, L_0x562b8d244220;  1 drivers
v0x562b8cd6d770_0 .net "cout2", 0 0, L_0x562b8d244390;  1 drivers
v0x562b8cd6d810_0 .net "s1", 0 0, L_0x562b8d243c10;  1 drivers
S_0x562b8cd6cb90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd6ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d243c10 .functor XOR 1, L_0x562b8d244500, L_0x562b8d244630, C4<0>, C4<0>;
L_0x562b8d244220 .functor AND 1, L_0x562b8d244500, L_0x562b8d244630, C4<1>, C4<1>;
v0x562b8cd6cd20_0 .net "S", 0 0, L_0x562b8d243c10;  alias, 1 drivers
v0x562b8cd6cdc0_0 .net "a", 0 0, L_0x562b8d244500;  alias, 1 drivers
v0x562b8cd6ce60_0 .net "b", 0 0, L_0x562b8d244630;  alias, 1 drivers
v0x562b8cd6cf00_0 .net "cout", 0 0, L_0x562b8d244220;  alias, 1 drivers
S_0x562b8cd6cfa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd6ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d244290 .functor XOR 1, L_0x562b8d243e40, L_0x562b8d243c10, C4<0>, C4<0>;
L_0x562b8d244390 .functor AND 1, L_0x562b8d243e40, L_0x562b8d243c10, C4<1>, C4<1>;
v0x562b8cd6d130_0 .net "S", 0 0, L_0x562b8d244290;  alias, 1 drivers
v0x562b8cd6d1d0_0 .net "a", 0 0, L_0x562b8d243e40;  alias, 1 drivers
v0x562b8cd6d270_0 .net "b", 0 0, L_0x562b8d243c10;  alias, 1 drivers
v0x562b8cd6d310_0 .net "cout", 0 0, L_0x562b8d244390;  alias, 1 drivers
S_0x562b8cd6d8b0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c098bc0 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8cd6da40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd6d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d244a40 .functor OR 1, L_0x562b8d244860, L_0x562b8d2449d0, C4<0>, C4<0>;
v0x562b8cd6e3f0_0 .net "S", 0 0, L_0x562b8d2448d0;  1 drivers
v0x562b8cd6e490_0 .net "a", 0 0, L_0x562b8d244b40;  1 drivers
v0x562b8cd6e530_0 .net "b", 0 0, L_0x562b8d244c70;  1 drivers
v0x562b8cd6e5d0_0 .net "cin", 0 0, L_0x562b8d244400;  alias, 1 drivers
v0x562b8cd6e670_0 .net "cout", 0 0, L_0x562b8d244a40;  alias, 1 drivers
v0x562b8cd6e710_0 .net "cout1", 0 0, L_0x562b8d244860;  1 drivers
v0x562b8cd6e7b0_0 .net "cout2", 0 0, L_0x562b8d2449d0;  1 drivers
v0x562b8cd6e850_0 .net "s1", 0 0, L_0x562b8d2447f0;  1 drivers
S_0x562b8cd6dbd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd6da40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2447f0 .functor XOR 1, L_0x562b8d244b40, L_0x562b8d244c70, C4<0>, C4<0>;
L_0x562b8d244860 .functor AND 1, L_0x562b8d244b40, L_0x562b8d244c70, C4<1>, C4<1>;
v0x562b8cd6dd60_0 .net "S", 0 0, L_0x562b8d2447f0;  alias, 1 drivers
v0x562b8cd6de00_0 .net "a", 0 0, L_0x562b8d244b40;  alias, 1 drivers
v0x562b8cd6dea0_0 .net "b", 0 0, L_0x562b8d244c70;  alias, 1 drivers
v0x562b8cd6df40_0 .net "cout", 0 0, L_0x562b8d244860;  alias, 1 drivers
S_0x562b8cd6dfe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd6da40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2448d0 .functor XOR 1, L_0x562b8d244400, L_0x562b8d2447f0, C4<0>, C4<0>;
L_0x562b8d2449d0 .functor AND 1, L_0x562b8d244400, L_0x562b8d2447f0, C4<1>, C4<1>;
v0x562b8cd6e170_0 .net "S", 0 0, L_0x562b8d2448d0;  alias, 1 drivers
v0x562b8cd6e210_0 .net "a", 0 0, L_0x562b8d244400;  alias, 1 drivers
v0x562b8cd6e2b0_0 .net "b", 0 0, L_0x562b8d2447f0;  alias, 1 drivers
v0x562b8cd6e350_0 .net "cout", 0 0, L_0x562b8d2449d0;  alias, 1 drivers
S_0x562b8cd6e8f0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c10b6f0 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8cd6ea80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd6e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d245000 .functor OR 1, L_0x562b8d244eb0, L_0x562b8d244f90, C4<0>, C4<0>;
v0x562b8cd6f430_0 .net "S", 0 0, L_0x562b8d244f20;  1 drivers
v0x562b8cd6f4d0_0 .net "a", 0 0, L_0x562b8d245100;  1 drivers
v0x562b8cd6f570_0 .net "b", 0 0, L_0x562b8d245230;  1 drivers
v0x562b8cd6f610_0 .net "cin", 0 0, L_0x562b8d244a40;  alias, 1 drivers
v0x562b8cd6f6b0_0 .net "cout", 0 0, L_0x562b8d245000;  alias, 1 drivers
v0x562b8cd6f750_0 .net "cout1", 0 0, L_0x562b8d244eb0;  1 drivers
v0x562b8cd6f7f0_0 .net "cout2", 0 0, L_0x562b8d244f90;  1 drivers
v0x562b8cd6f890_0 .net "s1", 0 0, L_0x562b8d244e40;  1 drivers
S_0x562b8cd6ec10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd6ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d244e40 .functor XOR 1, L_0x562b8d245100, L_0x562b8d245230, C4<0>, C4<0>;
L_0x562b8d244eb0 .functor AND 1, L_0x562b8d245100, L_0x562b8d245230, C4<1>, C4<1>;
v0x562b8cd6eda0_0 .net "S", 0 0, L_0x562b8d244e40;  alias, 1 drivers
v0x562b8cd6ee40_0 .net "a", 0 0, L_0x562b8d245100;  alias, 1 drivers
v0x562b8cd6eee0_0 .net "b", 0 0, L_0x562b8d245230;  alias, 1 drivers
v0x562b8cd6ef80_0 .net "cout", 0 0, L_0x562b8d244eb0;  alias, 1 drivers
S_0x562b8cd6f020 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd6ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d244f20 .functor XOR 1, L_0x562b8d244a40, L_0x562b8d244e40, C4<0>, C4<0>;
L_0x562b8d244f90 .functor AND 1, L_0x562b8d244a40, L_0x562b8d244e40, C4<1>, C4<1>;
v0x562b8cd6f1b0_0 .net "S", 0 0, L_0x562b8d244f20;  alias, 1 drivers
v0x562b8cd6f250_0 .net "a", 0 0, L_0x562b8d244a40;  alias, 1 drivers
v0x562b8cd6f2f0_0 .net "b", 0 0, L_0x562b8d244e40;  alias, 1 drivers
v0x562b8cd6f390_0 .net "cout", 0 0, L_0x562b8d244f90;  alias, 1 drivers
S_0x562b8cd6f930 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c111f30 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8cd6fac0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd6f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d245660 .functor OR 1, L_0x562b8d245480, L_0x562b8d2455f0, C4<0>, C4<0>;
v0x562b8cd70470_0 .net "S", 0 0, L_0x562b8d2454f0;  1 drivers
v0x562b8cd70510_0 .net "a", 0 0, L_0x562b8d244da0;  1 drivers
v0x562b8cd705b0_0 .net "b", 0 0, L_0x562b8d2457f0;  1 drivers
v0x562b8cd70650_0 .net "cin", 0 0, L_0x562b8d245000;  alias, 1 drivers
v0x562b8cd706f0_0 .net "cout", 0 0, L_0x562b8d245660;  alias, 1 drivers
v0x562b8cd70790_0 .net "cout1", 0 0, L_0x562b8d245480;  1 drivers
v0x562b8cd70830_0 .net "cout2", 0 0, L_0x562b8d2455f0;  1 drivers
v0x562b8cd708d0_0 .net "s1", 0 0, L_0x562b8d245410;  1 drivers
S_0x562b8cd6fc50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd6fac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d245410 .functor XOR 1, L_0x562b8d244da0, L_0x562b8d2457f0, C4<0>, C4<0>;
L_0x562b8d245480 .functor AND 1, L_0x562b8d244da0, L_0x562b8d2457f0, C4<1>, C4<1>;
v0x562b8cd6fde0_0 .net "S", 0 0, L_0x562b8d245410;  alias, 1 drivers
v0x562b8cd6fe80_0 .net "a", 0 0, L_0x562b8d244da0;  alias, 1 drivers
v0x562b8cd6ff20_0 .net "b", 0 0, L_0x562b8d2457f0;  alias, 1 drivers
v0x562b8cd6ffc0_0 .net "cout", 0 0, L_0x562b8d245480;  alias, 1 drivers
S_0x562b8cd70060 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd6fac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2454f0 .functor XOR 1, L_0x562b8d245000, L_0x562b8d245410, C4<0>, C4<0>;
L_0x562b8d2455f0 .functor AND 1, L_0x562b8d245000, L_0x562b8d245410, C4<1>, C4<1>;
v0x562b8cd701f0_0 .net "S", 0 0, L_0x562b8d2454f0;  alias, 1 drivers
v0x562b8cd70290_0 .net "a", 0 0, L_0x562b8d245000;  alias, 1 drivers
v0x562b8cd70330_0 .net "b", 0 0, L_0x562b8d245410;  alias, 1 drivers
v0x562b8cd703d0_0 .net "cout", 0 0, L_0x562b8d2455f0;  alias, 1 drivers
S_0x562b8cd70970 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c11f640 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8cd70b00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd70970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d245c30 .functor OR 1, L_0x562b8d245a50, L_0x562b8d245bc0, C4<0>, C4<0>;
v0x562b8cd714b0_0 .net "S", 0 0, L_0x562b8d245ac0;  1 drivers
v0x562b8cd71550_0 .net "a", 0 0, L_0x562b8d245d30;  1 drivers
v0x562b8cd715f0_0 .net "b", 0 0, L_0x562b8d245e60;  1 drivers
v0x562b8cd71690_0 .net "cin", 0 0, L_0x562b8d245660;  alias, 1 drivers
v0x562b8cd71730_0 .net "cout", 0 0, L_0x562b8d245c30;  alias, 1 drivers
v0x562b8cd717d0_0 .net "cout1", 0 0, L_0x562b8d245a50;  1 drivers
v0x562b8cd71870_0 .net "cout2", 0 0, L_0x562b8d245bc0;  1 drivers
v0x562b8cd71910_0 .net "s1", 0 0, L_0x562b8d2459e0;  1 drivers
S_0x562b8cd70c90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd70b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2459e0 .functor XOR 1, L_0x562b8d245d30, L_0x562b8d245e60, C4<0>, C4<0>;
L_0x562b8d245a50 .functor AND 1, L_0x562b8d245d30, L_0x562b8d245e60, C4<1>, C4<1>;
v0x562b8cd70e20_0 .net "S", 0 0, L_0x562b8d2459e0;  alias, 1 drivers
v0x562b8cd70ec0_0 .net "a", 0 0, L_0x562b8d245d30;  alias, 1 drivers
v0x562b8cd70f60_0 .net "b", 0 0, L_0x562b8d245e60;  alias, 1 drivers
v0x562b8cd71000_0 .net "cout", 0 0, L_0x562b8d245a50;  alias, 1 drivers
S_0x562b8cd710a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd70b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d245ac0 .functor XOR 1, L_0x562b8d245660, L_0x562b8d2459e0, C4<0>, C4<0>;
L_0x562b8d245bc0 .functor AND 1, L_0x562b8d245660, L_0x562b8d2459e0, C4<1>, C4<1>;
v0x562b8cd71230_0 .net "S", 0 0, L_0x562b8d245ac0;  alias, 1 drivers
v0x562b8cd712d0_0 .net "a", 0 0, L_0x562b8d245660;  alias, 1 drivers
v0x562b8cd71370_0 .net "b", 0 0, L_0x562b8d2459e0;  alias, 1 drivers
v0x562b8cd71410_0 .net "cout", 0 0, L_0x562b8d245bc0;  alias, 1 drivers
S_0x562b8cd719b0 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c137850 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8cd71b40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd719b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2462b0 .functor OR 1, L_0x562b8d2460d0, L_0x562b8d246240, C4<0>, C4<0>;
v0x562b8cd724f0_0 .net "S", 0 0, L_0x562b8d246140;  1 drivers
v0x562b8cd72590_0 .net "a", 0 0, L_0x562b8d2463b0;  1 drivers
v0x562b8cd72630_0 .net "b", 0 0, L_0x562b8d2464e0;  1 drivers
v0x562b8cd726d0_0 .net "cin", 0 0, L_0x562b8d245c30;  alias, 1 drivers
v0x562b8cd72770_0 .net "cout", 0 0, L_0x562b8d2462b0;  alias, 1 drivers
v0x562b8cd72810_0 .net "cout1", 0 0, L_0x562b8d2460d0;  1 drivers
v0x562b8cd728b0_0 .net "cout2", 0 0, L_0x562b8d246240;  1 drivers
v0x562b8cd72950_0 .net "s1", 0 0, L_0x562b8d246060;  1 drivers
S_0x562b8cd71cd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd71b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d246060 .functor XOR 1, L_0x562b8d2463b0, L_0x562b8d2464e0, C4<0>, C4<0>;
L_0x562b8d2460d0 .functor AND 1, L_0x562b8d2463b0, L_0x562b8d2464e0, C4<1>, C4<1>;
v0x562b8cd71e60_0 .net "S", 0 0, L_0x562b8d246060;  alias, 1 drivers
v0x562b8cd71f00_0 .net "a", 0 0, L_0x562b8d2463b0;  alias, 1 drivers
v0x562b8cd71fa0_0 .net "b", 0 0, L_0x562b8d2464e0;  alias, 1 drivers
v0x562b8cd72040_0 .net "cout", 0 0, L_0x562b8d2460d0;  alias, 1 drivers
S_0x562b8cd720e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd71b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d246140 .functor XOR 1, L_0x562b8d245c30, L_0x562b8d246060, C4<0>, C4<0>;
L_0x562b8d246240 .functor AND 1, L_0x562b8d245c30, L_0x562b8d246060, C4<1>, C4<1>;
v0x562b8cd72270_0 .net "S", 0 0, L_0x562b8d246140;  alias, 1 drivers
v0x562b8cd72310_0 .net "a", 0 0, L_0x562b8d245c30;  alias, 1 drivers
v0x562b8cd723b0_0 .net "b", 0 0, L_0x562b8d246060;  alias, 1 drivers
v0x562b8cd72450_0 .net "cout", 0 0, L_0x562b8d246240;  alias, 1 drivers
S_0x562b8cd729f0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c146870 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8cd72b80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd729f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d246940 .functor OR 1, L_0x562b8d246760, L_0x562b8d2468d0, C4<0>, C4<0>;
v0x562b8cd73530_0 .net "S", 0 0, L_0x562b8d2467d0;  1 drivers
v0x562b8cd735d0_0 .net "a", 0 0, L_0x562b8d246a40;  1 drivers
v0x562b8cd73670_0 .net "b", 0 0, L_0x562b8d246d80;  1 drivers
v0x562b8cd73710_0 .net "cin", 0 0, L_0x562b8d2462b0;  alias, 1 drivers
v0x562b8cd737b0_0 .net "cout", 0 0, L_0x562b8d246940;  alias, 1 drivers
v0x562b8cd73850_0 .net "cout1", 0 0, L_0x562b8d246760;  1 drivers
v0x562b8cd738f0_0 .net "cout2", 0 0, L_0x562b8d2468d0;  1 drivers
v0x562b8cd73990_0 .net "s1", 0 0, L_0x562b8d2466f0;  1 drivers
S_0x562b8cd72d10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd72b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2466f0 .functor XOR 1, L_0x562b8d246a40, L_0x562b8d246d80, C4<0>, C4<0>;
L_0x562b8d246760 .functor AND 1, L_0x562b8d246a40, L_0x562b8d246d80, C4<1>, C4<1>;
v0x562b8cd72ea0_0 .net "S", 0 0, L_0x562b8d2466f0;  alias, 1 drivers
v0x562b8cd72f40_0 .net "a", 0 0, L_0x562b8d246a40;  alias, 1 drivers
v0x562b8cd72fe0_0 .net "b", 0 0, L_0x562b8d246d80;  alias, 1 drivers
v0x562b8cd73080_0 .net "cout", 0 0, L_0x562b8d246760;  alias, 1 drivers
S_0x562b8cd73120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd72b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2467d0 .functor XOR 1, L_0x562b8d2462b0, L_0x562b8d2466f0, C4<0>, C4<0>;
L_0x562b8d2468d0 .functor AND 1, L_0x562b8d2462b0, L_0x562b8d2466f0, C4<1>, C4<1>;
v0x562b8cd732b0_0 .net "S", 0 0, L_0x562b8d2467d0;  alias, 1 drivers
v0x562b8cd73350_0 .net "a", 0 0, L_0x562b8d2462b0;  alias, 1 drivers
v0x562b8cd733f0_0 .net "b", 0 0, L_0x562b8d2466f0;  alias, 1 drivers
v0x562b8cd73490_0 .net "cout", 0 0, L_0x562b8d2468d0;  alias, 1 drivers
S_0x562b8cd73a30 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c14d9d0 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8cd73bc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd73a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d247400 .functor OR 1, L_0x562b8d247220, L_0x562b8d247390, C4<0>, C4<0>;
v0x562b8cd74570_0 .net "S", 0 0, L_0x562b8d247290;  1 drivers
v0x562b8cd74610_0 .net "a", 0 0, L_0x562b8d247500;  1 drivers
v0x562b8cd746b0_0 .net "b", 0 0, L_0x562b8d247630;  1 drivers
v0x562b8cd74750_0 .net "cin", 0 0, L_0x562b8d246940;  alias, 1 drivers
v0x562b8cd747f0_0 .net "cout", 0 0, L_0x562b8d247400;  alias, 1 drivers
v0x562b8cd74890_0 .net "cout1", 0 0, L_0x562b8d247220;  1 drivers
v0x562b8cd74930_0 .net "cout2", 0 0, L_0x562b8d247390;  1 drivers
v0x562b8cd749d0_0 .net "s1", 0 0, L_0x562b8d2471b0;  1 drivers
S_0x562b8cd73d50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd73bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2471b0 .functor XOR 1, L_0x562b8d247500, L_0x562b8d247630, C4<0>, C4<0>;
L_0x562b8d247220 .functor AND 1, L_0x562b8d247500, L_0x562b8d247630, C4<1>, C4<1>;
v0x562b8cd73ee0_0 .net "S", 0 0, L_0x562b8d2471b0;  alias, 1 drivers
v0x562b8cd73f80_0 .net "a", 0 0, L_0x562b8d247500;  alias, 1 drivers
v0x562b8cd74020_0 .net "b", 0 0, L_0x562b8d247630;  alias, 1 drivers
v0x562b8cd740c0_0 .net "cout", 0 0, L_0x562b8d247220;  alias, 1 drivers
S_0x562b8cd74160 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd73bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d247290 .functor XOR 1, L_0x562b8d246940, L_0x562b8d2471b0, C4<0>, C4<0>;
L_0x562b8d247390 .functor AND 1, L_0x562b8d246940, L_0x562b8d2471b0, C4<1>, C4<1>;
v0x562b8cd742f0_0 .net "S", 0 0, L_0x562b8d247290;  alias, 1 drivers
v0x562b8cd74390_0 .net "a", 0 0, L_0x562b8d246940;  alias, 1 drivers
v0x562b8cd74430_0 .net "b", 0 0, L_0x562b8d2471b0;  alias, 1 drivers
v0x562b8cd744d0_0 .net "cout", 0 0, L_0x562b8d247390;  alias, 1 drivers
S_0x562b8cd74a70 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8cd65520;
 .timescale 0 0;
P_0x562b8c166720 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8cd74c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd74a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d247ab0 .functor OR 1, L_0x562b8d2478d0, L_0x562b8d247a40, C4<0>, C4<0>;
v0x562b8cd755b0_0 .net "S", 0 0, L_0x562b8d247940;  1 drivers
v0x562b8cd75650_0 .net "a", 0 0, L_0x562b8d247b20;  1 drivers
v0x562b8cd756f0_0 .net "b", 0 0, L_0x562b8d247c50;  1 drivers
v0x562b8cd75790_0 .net "cin", 0 0, L_0x562b8d247400;  alias, 1 drivers
v0x562b8cd75830_0 .net "cout", 0 0, L_0x562b8d247ab0;  alias, 1 drivers
v0x562b8cd758d0_0 .net "cout1", 0 0, L_0x562b8d2478d0;  1 drivers
v0x562b8cd75970_0 .net "cout2", 0 0, L_0x562b8d247a40;  1 drivers
v0x562b8cd75a10_0 .net "s1", 0 0, L_0x562b8d247860;  1 drivers
S_0x562b8cd74d90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd74c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d247860 .functor XOR 1, L_0x562b8d247b20, L_0x562b8d247c50, C4<0>, C4<0>;
L_0x562b8d2478d0 .functor AND 1, L_0x562b8d247b20, L_0x562b8d247c50, C4<1>, C4<1>;
v0x562b8cd74f20_0 .net "S", 0 0, L_0x562b8d247860;  alias, 1 drivers
v0x562b8cd74fc0_0 .net "a", 0 0, L_0x562b8d247b20;  alias, 1 drivers
v0x562b8cd75060_0 .net "b", 0 0, L_0x562b8d247c50;  alias, 1 drivers
v0x562b8cd75100_0 .net "cout", 0 0, L_0x562b8d2478d0;  alias, 1 drivers
S_0x562b8cd751a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd74c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d247940 .functor XOR 1, L_0x562b8d247400, L_0x562b8d247860, C4<0>, C4<0>;
L_0x562b8d247a40 .functor AND 1, L_0x562b8d247400, L_0x562b8d247860, C4<1>, C4<1>;
v0x562b8cd75330_0 .net "S", 0 0, L_0x562b8d247940;  alias, 1 drivers
v0x562b8cd753d0_0 .net "a", 0 0, L_0x562b8d247400;  alias, 1 drivers
v0x562b8cd75470_0 .net "b", 0 0, L_0x562b8d247860;  alias, 1 drivers
v0x562b8cd75510_0 .net "cout", 0 0, L_0x562b8d247a40;  alias, 1 drivers
S_0x562b8cd75e70 .scope module, "ins69" "twos_compliment" 3 132, 3 60 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i";
    .port_info 1 /OUTPUT 8 "o";
P_0x562b8cb085e0 .param/l "N" 0 3 60, +C4<00000000000000000000000000001000>;
L_0x562b8d2352d0 .functor NOT 8, L_0x562b8d235190, C4<00000000>, C4<00000000>, C4<00000000>;
v0x562b8cd7e750_0 .net "cout", 0 0, L_0x562b8d239000;  1 drivers
v0x562b8cd7e7f0_0 .net "i", 7 0, L_0x562b8d235190;  alias, 1 drivers
v0x562b8cd7e890_0 .net "o", 7 0, L_0x562b8d238ed0;  alias, 1 drivers
v0x562b8cd7e930_0 .net "temp2", 7 0, L_0x562b8d2352d0;  1 drivers
S_0x562b8cd76000 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cd75e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c191280 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e1998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d238f70 .functor BUFZ 1, L_0x7f38f70e1998, C4<0>, C4<0>, C4<0>;
L_0x562b8d239000 .functor BUFZ 1, L_0x562b8d2389d0, C4<0>, C4<0>, C4<0>;
v0x562b8cd7e390_0 .net "S", 7 0, L_0x562b8d238ed0;  alias, 1 drivers
v0x562b8cd7e430_0 .net "a", 7 0, L_0x562b8d2352d0;  alias, 1 drivers
L_0x7f38f70e1950 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8cd7e4d0_0 .net "b", 7 0, L_0x7f38f70e1950;  1 drivers
v0x562b8cd7e570 .array "carry", 0 8;
v0x562b8cd7e570_0 .net v0x562b8cd7e570 0, 0 0, L_0x562b8d238f70; 1 drivers
v0x562b8cd7e570_1 .net v0x562b8cd7e570 1, 0 0, L_0x562b8d235770; 1 drivers
v0x562b8cd7e570_2 .net v0x562b8cd7e570 2, 0 0, L_0x562b8d235e20; 1 drivers
v0x562b8cd7e570_3 .net v0x562b8cd7e570 3, 0 0, L_0x562b8d236590; 1 drivers
v0x562b8cd7e570_4 .net v0x562b8cd7e570 4, 0 0, L_0x562b8d236c90; 1 drivers
v0x562b8cd7e570_5 .net v0x562b8cd7e570 5, 0 0, L_0x562b8d237420; 1 drivers
v0x562b8cd7e570_6 .net v0x562b8cd7e570 6, 0 0, L_0x562b8d237ad0; 1 drivers
v0x562b8cd7e570_7 .net v0x562b8cd7e570 7, 0 0, L_0x562b8d2382c0; 1 drivers
v0x562b8cd7e570_8 .net v0x562b8cd7e570 8, 0 0, L_0x562b8d2389d0; 1 drivers
v0x562b8cd7e610_0 .net "cin", 0 0, L_0x7f38f70e1998;  1 drivers
v0x562b8cd7e6b0_0 .net "cout", 0 0, L_0x562b8d239000;  alias, 1 drivers
L_0x562b8d2358b0 .part L_0x562b8d2352d0, 0, 1;
L_0x562b8d235a00 .part L_0x7f38f70e1950, 0, 1;
L_0x562b8d235f60 .part L_0x562b8d2352d0, 1, 1;
L_0x562b8d236120 .part L_0x7f38f70e1950, 1, 1;
L_0x562b8d2366d0 .part L_0x562b8d2352d0, 2, 1;
L_0x562b8d236800 .part L_0x7f38f70e1950, 2, 1;
L_0x562b8d236dd0 .part L_0x562b8d2352d0, 3, 1;
L_0x562b8d236f00 .part L_0x7f38f70e1950, 3, 1;
L_0x562b8d237560 .part L_0x562b8d2352d0, 4, 1;
L_0x562b8d237690 .part L_0x7f38f70e1950, 4, 1;
L_0x562b8d237c10 .part L_0x562b8d2352d0, 5, 1;
L_0x562b8d237e50 .part L_0x7f38f70e1950, 5, 1;
L_0x562b8d238400 .part L_0x562b8d2352d0, 6, 1;
L_0x562b8d238530 .part L_0x7f38f70e1950, 6, 1;
L_0x562b8d238ad0 .part L_0x562b8d2352d0, 7, 1;
L_0x562b8d238c00 .part L_0x7f38f70e1950, 7, 1;
LS_0x562b8d238ed0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d235550, L_0x562b8d235c50, L_0x562b8d236370, L_0x562b8d236a70;
LS_0x562b8d238ed0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d237250, L_0x562b8d237900, L_0x562b8d2380a0, L_0x562b8d2387b0;
L_0x562b8d238ed0 .concat8 [ 4 4 0 0], LS_0x562b8d238ed0_0_0, LS_0x562b8d238ed0_0_4;
S_0x562b8cd76190 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd76000;
 .timescale 0 0;
P_0x562b8c193150 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cd76320 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd76190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d235770 .functor OR 1, L_0x562b8d235470, L_0x562b8d235650, C4<0>, C4<0>;
v0x562b8cd76cd0_0 .net "S", 0 0, L_0x562b8d235550;  1 drivers
v0x562b8cd76d70_0 .net "a", 0 0, L_0x562b8d2358b0;  1 drivers
v0x562b8cd76e10_0 .net "b", 0 0, L_0x562b8d235a00;  1 drivers
v0x562b8cd76eb0_0 .net "cin", 0 0, L_0x562b8d238f70;  alias, 1 drivers
v0x562b8cd76f50_0 .net "cout", 0 0, L_0x562b8d235770;  alias, 1 drivers
v0x562b8cd76ff0_0 .net "cout1", 0 0, L_0x562b8d235470;  1 drivers
v0x562b8cd77090_0 .net "cout2", 0 0, L_0x562b8d235650;  1 drivers
v0x562b8cd77130_0 .net "s1", 0 0, L_0x562b8d235390;  1 drivers
S_0x562b8cd764b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd76320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d235390 .functor XOR 1, L_0x562b8d2358b0, L_0x562b8d235a00, C4<0>, C4<0>;
L_0x562b8d235470 .functor AND 1, L_0x562b8d2358b0, L_0x562b8d235a00, C4<1>, C4<1>;
v0x562b8cd76640_0 .net "S", 0 0, L_0x562b8d235390;  alias, 1 drivers
v0x562b8cd766e0_0 .net "a", 0 0, L_0x562b8d2358b0;  alias, 1 drivers
v0x562b8cd76780_0 .net "b", 0 0, L_0x562b8d235a00;  alias, 1 drivers
v0x562b8cd76820_0 .net "cout", 0 0, L_0x562b8d235470;  alias, 1 drivers
S_0x562b8cd768c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd76320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d235550 .functor XOR 1, L_0x562b8d238f70, L_0x562b8d235390, C4<0>, C4<0>;
L_0x562b8d235650 .functor AND 1, L_0x562b8d238f70, L_0x562b8d235390, C4<1>, C4<1>;
v0x562b8cd76a50_0 .net "S", 0 0, L_0x562b8d235550;  alias, 1 drivers
v0x562b8cd76af0_0 .net "a", 0 0, L_0x562b8d238f70;  alias, 1 drivers
v0x562b8cd76b90_0 .net "b", 0 0, L_0x562b8d235390;  alias, 1 drivers
v0x562b8cd76c30_0 .net "cout", 0 0, L_0x562b8d235650;  alias, 1 drivers
S_0x562b8cd771d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cd76000;
 .timescale 0 0;
P_0x562b8c19fda0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cd77360 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd771d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d235e20 .functor OR 1, L_0x562b8d235bc0, L_0x562b8d235d90, C4<0>, C4<0>;
v0x562b8cd77d10_0 .net "S", 0 0, L_0x562b8d235c50;  1 drivers
v0x562b8cd77db0_0 .net "a", 0 0, L_0x562b8d235f60;  1 drivers
v0x562b8cd77e50_0 .net "b", 0 0, L_0x562b8d236120;  1 drivers
v0x562b8cd77ef0_0 .net "cin", 0 0, L_0x562b8d235770;  alias, 1 drivers
v0x562b8cd77f90_0 .net "cout", 0 0, L_0x562b8d235e20;  alias, 1 drivers
v0x562b8cd78030_0 .net "cout1", 0 0, L_0x562b8d235bc0;  1 drivers
v0x562b8cd780d0_0 .net "cout2", 0 0, L_0x562b8d235d90;  1 drivers
v0x562b8cd78170_0 .net "s1", 0 0, L_0x562b8d235b30;  1 drivers
S_0x562b8cd774f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd77360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d235b30 .functor XOR 1, L_0x562b8d235f60, L_0x562b8d236120, C4<0>, C4<0>;
L_0x562b8d235bc0 .functor AND 1, L_0x562b8d235f60, L_0x562b8d236120, C4<1>, C4<1>;
v0x562b8cd77680_0 .net "S", 0 0, L_0x562b8d235b30;  alias, 1 drivers
v0x562b8cd77720_0 .net "a", 0 0, L_0x562b8d235f60;  alias, 1 drivers
v0x562b8cd777c0_0 .net "b", 0 0, L_0x562b8d236120;  alias, 1 drivers
v0x562b8cd77860_0 .net "cout", 0 0, L_0x562b8d235bc0;  alias, 1 drivers
S_0x562b8cd77900 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd77360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d235c50 .functor XOR 1, L_0x562b8d235770, L_0x562b8d235b30, C4<0>, C4<0>;
L_0x562b8d235d90 .functor AND 1, L_0x562b8d235770, L_0x562b8d235b30, C4<1>, C4<1>;
v0x562b8cd77a90_0 .net "S", 0 0, L_0x562b8d235c50;  alias, 1 drivers
v0x562b8cd77b30_0 .net "a", 0 0, L_0x562b8d235770;  alias, 1 drivers
v0x562b8cd77bd0_0 .net "b", 0 0, L_0x562b8d235b30;  alias, 1 drivers
v0x562b8cd77c70_0 .net "cout", 0 0, L_0x562b8d235d90;  alias, 1 drivers
S_0x562b8cd78210 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cd76000;
 .timescale 0 0;
P_0x562b8c1a94e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cd783a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd78210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d236590 .functor OR 1, L_0x562b8d2362e0, L_0x562b8d236500, C4<0>, C4<0>;
v0x562b8cd78d50_0 .net "S", 0 0, L_0x562b8d236370;  1 drivers
v0x562b8cd78df0_0 .net "a", 0 0, L_0x562b8d2366d0;  1 drivers
v0x562b8cd78e90_0 .net "b", 0 0, L_0x562b8d236800;  1 drivers
v0x562b8cd78f30_0 .net "cin", 0 0, L_0x562b8d235e20;  alias, 1 drivers
v0x562b8cd78fd0_0 .net "cout", 0 0, L_0x562b8d236590;  alias, 1 drivers
v0x562b8cd79070_0 .net "cout1", 0 0, L_0x562b8d2362e0;  1 drivers
v0x562b8cd79110_0 .net "cout2", 0 0, L_0x562b8d236500;  1 drivers
v0x562b8cd791b0_0 .net "s1", 0 0, L_0x562b8d236250;  1 drivers
S_0x562b8cd78530 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd783a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d236250 .functor XOR 1, L_0x562b8d2366d0, L_0x562b8d236800, C4<0>, C4<0>;
L_0x562b8d2362e0 .functor AND 1, L_0x562b8d2366d0, L_0x562b8d236800, C4<1>, C4<1>;
v0x562b8cd786c0_0 .net "S", 0 0, L_0x562b8d236250;  alias, 1 drivers
v0x562b8cd78760_0 .net "a", 0 0, L_0x562b8d2366d0;  alias, 1 drivers
v0x562b8cd78800_0 .net "b", 0 0, L_0x562b8d236800;  alias, 1 drivers
v0x562b8cd788a0_0 .net "cout", 0 0, L_0x562b8d2362e0;  alias, 1 drivers
S_0x562b8cd78940 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd783a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d236370 .functor XOR 1, L_0x562b8d235e20, L_0x562b8d236250, C4<0>, C4<0>;
L_0x562b8d236500 .functor AND 1, L_0x562b8d235e20, L_0x562b8d236250, C4<1>, C4<1>;
v0x562b8cd78ad0_0 .net "S", 0 0, L_0x562b8d236370;  alias, 1 drivers
v0x562b8cd78b70_0 .net "a", 0 0, L_0x562b8d235e20;  alias, 1 drivers
v0x562b8cd78c10_0 .net "b", 0 0, L_0x562b8d236250;  alias, 1 drivers
v0x562b8cd78cb0_0 .net "cout", 0 0, L_0x562b8d236500;  alias, 1 drivers
S_0x562b8cd79250 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cd76000;
 .timescale 0 0;
P_0x562b8c1c0000 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cd793e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd79250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d236c90 .functor OR 1, L_0x562b8d2369e0, L_0x562b8d236c00, C4<0>, C4<0>;
v0x562b8cd79d90_0 .net "S", 0 0, L_0x562b8d236a70;  1 drivers
v0x562b8cd79e30_0 .net "a", 0 0, L_0x562b8d236dd0;  1 drivers
v0x562b8cd79ed0_0 .net "b", 0 0, L_0x562b8d236f00;  1 drivers
v0x562b8cd79f70_0 .net "cin", 0 0, L_0x562b8d236590;  alias, 1 drivers
v0x562b8cd7a010_0 .net "cout", 0 0, L_0x562b8d236c90;  alias, 1 drivers
v0x562b8cd7a0b0_0 .net "cout1", 0 0, L_0x562b8d2369e0;  1 drivers
v0x562b8cd7a150_0 .net "cout2", 0 0, L_0x562b8d236c00;  1 drivers
v0x562b8cd7a1f0_0 .net "s1", 0 0, L_0x562b8d236930;  1 drivers
S_0x562b8cd79570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd793e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d236930 .functor XOR 1, L_0x562b8d236dd0, L_0x562b8d236f00, C4<0>, C4<0>;
L_0x562b8d2369e0 .functor AND 1, L_0x562b8d236dd0, L_0x562b8d236f00, C4<1>, C4<1>;
v0x562b8cd79700_0 .net "S", 0 0, L_0x562b8d236930;  alias, 1 drivers
v0x562b8cd797a0_0 .net "a", 0 0, L_0x562b8d236dd0;  alias, 1 drivers
v0x562b8cd79840_0 .net "b", 0 0, L_0x562b8d236f00;  alias, 1 drivers
v0x562b8cd798e0_0 .net "cout", 0 0, L_0x562b8d2369e0;  alias, 1 drivers
S_0x562b8cd79980 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd793e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d236a70 .functor XOR 1, L_0x562b8d236590, L_0x562b8d236930, C4<0>, C4<0>;
L_0x562b8d236c00 .functor AND 1, L_0x562b8d236590, L_0x562b8d236930, C4<1>, C4<1>;
v0x562b8cd79b10_0 .net "S", 0 0, L_0x562b8d236a70;  alias, 1 drivers
v0x562b8cd79bb0_0 .net "a", 0 0, L_0x562b8d236590;  alias, 1 drivers
v0x562b8cd79c50_0 .net "b", 0 0, L_0x562b8d236930;  alias, 1 drivers
v0x562b8cd79cf0_0 .net "cout", 0 0, L_0x562b8d236c00;  alias, 1 drivers
S_0x562b8cd7a290 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cd76000;
 .timescale 0 0;
P_0x562b8c1d0bc0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cd7a420 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd7a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d237420 .functor OR 1, L_0x562b8d2371c0, L_0x562b8d237390, C4<0>, C4<0>;
v0x562b8cd7add0_0 .net "S", 0 0, L_0x562b8d237250;  1 drivers
v0x562b8cd7ae70_0 .net "a", 0 0, L_0x562b8d237560;  1 drivers
v0x562b8cd7af10_0 .net "b", 0 0, L_0x562b8d237690;  1 drivers
v0x562b8cd7afb0_0 .net "cin", 0 0, L_0x562b8d236c90;  alias, 1 drivers
v0x562b8cd7b050_0 .net "cout", 0 0, L_0x562b8d237420;  alias, 1 drivers
v0x562b8cd7b0f0_0 .net "cout1", 0 0, L_0x562b8d2371c0;  1 drivers
v0x562b8cd7b190_0 .net "cout2", 0 0, L_0x562b8d237390;  1 drivers
v0x562b8cd7b230_0 .net "s1", 0 0, L_0x562b8d237110;  1 drivers
S_0x562b8cd7a5b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d237110 .functor XOR 1, L_0x562b8d237560, L_0x562b8d237690, C4<0>, C4<0>;
L_0x562b8d2371c0 .functor AND 1, L_0x562b8d237560, L_0x562b8d237690, C4<1>, C4<1>;
v0x562b8cd7a740_0 .net "S", 0 0, L_0x562b8d237110;  alias, 1 drivers
v0x562b8cd7a7e0_0 .net "a", 0 0, L_0x562b8d237560;  alias, 1 drivers
v0x562b8cd7a880_0 .net "b", 0 0, L_0x562b8d237690;  alias, 1 drivers
v0x562b8cd7a920_0 .net "cout", 0 0, L_0x562b8d2371c0;  alias, 1 drivers
S_0x562b8cd7a9c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d237250 .functor XOR 1, L_0x562b8d236c90, L_0x562b8d237110, C4<0>, C4<0>;
L_0x562b8d237390 .functor AND 1, L_0x562b8d236c90, L_0x562b8d237110, C4<1>, C4<1>;
v0x562b8cd7ab50_0 .net "S", 0 0, L_0x562b8d237250;  alias, 1 drivers
v0x562b8cd7abf0_0 .net "a", 0 0, L_0x562b8d236c90;  alias, 1 drivers
v0x562b8cd7ac90_0 .net "b", 0 0, L_0x562b8d237110;  alias, 1 drivers
v0x562b8cd7ad30_0 .net "cout", 0 0, L_0x562b8d237390;  alias, 1 drivers
S_0x562b8cd7b2d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cd76000;
 .timescale 0 0;
P_0x562b8c1dc310 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cd7b460 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd7b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d237ad0 .functor OR 1, L_0x562b8d237870, L_0x562b8d237a40, C4<0>, C4<0>;
v0x562b8cd7be10_0 .net "S", 0 0, L_0x562b8d237900;  1 drivers
v0x562b8cd7beb0_0 .net "a", 0 0, L_0x562b8d237c10;  1 drivers
v0x562b8cd7bf50_0 .net "b", 0 0, L_0x562b8d237e50;  1 drivers
v0x562b8cd7bff0_0 .net "cin", 0 0, L_0x562b8d237420;  alias, 1 drivers
v0x562b8cd7c090_0 .net "cout", 0 0, L_0x562b8d237ad0;  alias, 1 drivers
v0x562b8cd7c130_0 .net "cout1", 0 0, L_0x562b8d237870;  1 drivers
v0x562b8cd7c1d0_0 .net "cout2", 0 0, L_0x562b8d237a40;  1 drivers
v0x562b8cd7c270_0 .net "s1", 0 0, L_0x562b8d2377c0;  1 drivers
S_0x562b8cd7b5f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd7b460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2377c0 .functor XOR 1, L_0x562b8d237c10, L_0x562b8d237e50, C4<0>, C4<0>;
L_0x562b8d237870 .functor AND 1, L_0x562b8d237c10, L_0x562b8d237e50, C4<1>, C4<1>;
v0x562b8cd7b780_0 .net "S", 0 0, L_0x562b8d2377c0;  alias, 1 drivers
v0x562b8cd7b820_0 .net "a", 0 0, L_0x562b8d237c10;  alias, 1 drivers
v0x562b8cd7b8c0_0 .net "b", 0 0, L_0x562b8d237e50;  alias, 1 drivers
v0x562b8cd7b960_0 .net "cout", 0 0, L_0x562b8d237870;  alias, 1 drivers
S_0x562b8cd7ba00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd7b460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d237900 .functor XOR 1, L_0x562b8d237420, L_0x562b8d2377c0, C4<0>, C4<0>;
L_0x562b8d237a40 .functor AND 1, L_0x562b8d237420, L_0x562b8d2377c0, C4<1>, C4<1>;
v0x562b8cd7bb90_0 .net "S", 0 0, L_0x562b8d237900;  alias, 1 drivers
v0x562b8cd7bc30_0 .net "a", 0 0, L_0x562b8d237420;  alias, 1 drivers
v0x562b8cd7bcd0_0 .net "b", 0 0, L_0x562b8d2377c0;  alias, 1 drivers
v0x562b8cd7bd70_0 .net "cout", 0 0, L_0x562b8d237a40;  alias, 1 drivers
S_0x562b8cd7c310 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cd76000;
 .timescale 0 0;
P_0x562b8c1b2230 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cd7c4a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd7c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2382c0 .functor OR 1, L_0x562b8d238010, L_0x562b8d238230, C4<0>, C4<0>;
v0x562b8cd7ce50_0 .net "S", 0 0, L_0x562b8d2380a0;  1 drivers
v0x562b8cd7cef0_0 .net "a", 0 0, L_0x562b8d238400;  1 drivers
v0x562b8cd7cf90_0 .net "b", 0 0, L_0x562b8d238530;  1 drivers
v0x562b8cd7d030_0 .net "cin", 0 0, L_0x562b8d237ad0;  alias, 1 drivers
v0x562b8cd7d0d0_0 .net "cout", 0 0, L_0x562b8d2382c0;  alias, 1 drivers
v0x562b8cd7d170_0 .net "cout1", 0 0, L_0x562b8d238010;  1 drivers
v0x562b8cd7d210_0 .net "cout2", 0 0, L_0x562b8d238230;  1 drivers
v0x562b8cd7d2b0_0 .net "s1", 0 0, L_0x562b8d237f60;  1 drivers
S_0x562b8cd7c630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd7c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d237f60 .functor XOR 1, L_0x562b8d238400, L_0x562b8d238530, C4<0>, C4<0>;
L_0x562b8d238010 .functor AND 1, L_0x562b8d238400, L_0x562b8d238530, C4<1>, C4<1>;
v0x562b8cd7c7c0_0 .net "S", 0 0, L_0x562b8d237f60;  alias, 1 drivers
v0x562b8cd7c860_0 .net "a", 0 0, L_0x562b8d238400;  alias, 1 drivers
v0x562b8cd7c900_0 .net "b", 0 0, L_0x562b8d238530;  alias, 1 drivers
v0x562b8cd7c9a0_0 .net "cout", 0 0, L_0x562b8d238010;  alias, 1 drivers
S_0x562b8cd7ca40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd7c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2380a0 .functor XOR 1, L_0x562b8d237ad0, L_0x562b8d237f60, C4<0>, C4<0>;
L_0x562b8d238230 .functor AND 1, L_0x562b8d237ad0, L_0x562b8d237f60, C4<1>, C4<1>;
v0x562b8cd7cbd0_0 .net "S", 0 0, L_0x562b8d2380a0;  alias, 1 drivers
v0x562b8cd7cc70_0 .net "a", 0 0, L_0x562b8d237ad0;  alias, 1 drivers
v0x562b8cd7cd10_0 .net "b", 0 0, L_0x562b8d237f60;  alias, 1 drivers
v0x562b8cd7cdb0_0 .net "cout", 0 0, L_0x562b8d238230;  alias, 1 drivers
S_0x562b8cd7d350 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cd76000;
 .timescale 0 0;
P_0x562b8c1f24a0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cd7d4e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd7d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2389d0 .functor OR 1, L_0x562b8d238720, L_0x562b8d238940, C4<0>, C4<0>;
v0x562b8cd7de90_0 .net "S", 0 0, L_0x562b8d2387b0;  1 drivers
v0x562b8cd7df30_0 .net "a", 0 0, L_0x562b8d238ad0;  1 drivers
v0x562b8cd7dfd0_0 .net "b", 0 0, L_0x562b8d238c00;  1 drivers
v0x562b8cd7e070_0 .net "cin", 0 0, L_0x562b8d2382c0;  alias, 1 drivers
v0x562b8cd7e110_0 .net "cout", 0 0, L_0x562b8d2389d0;  alias, 1 drivers
v0x562b8cd7e1b0_0 .net "cout1", 0 0, L_0x562b8d238720;  1 drivers
v0x562b8cd7e250_0 .net "cout2", 0 0, L_0x562b8d238940;  1 drivers
v0x562b8cd7e2f0_0 .net "s1", 0 0, L_0x562b8d237ef0;  1 drivers
S_0x562b8cd7d670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd7d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d237ef0 .functor XOR 1, L_0x562b8d238ad0, L_0x562b8d238c00, C4<0>, C4<0>;
L_0x562b8d238720 .functor AND 1, L_0x562b8d238ad0, L_0x562b8d238c00, C4<1>, C4<1>;
v0x562b8cd7d800_0 .net "S", 0 0, L_0x562b8d237ef0;  alias, 1 drivers
v0x562b8cd7d8a0_0 .net "a", 0 0, L_0x562b8d238ad0;  alias, 1 drivers
v0x562b8cd7d940_0 .net "b", 0 0, L_0x562b8d238c00;  alias, 1 drivers
v0x562b8cd7d9e0_0 .net "cout", 0 0, L_0x562b8d238720;  alias, 1 drivers
S_0x562b8cd7da80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd7d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2387b0 .functor XOR 1, L_0x562b8d2382c0, L_0x562b8d237ef0, C4<0>, C4<0>;
L_0x562b8d238940 .functor AND 1, L_0x562b8d2382c0, L_0x562b8d237ef0, C4<1>, C4<1>;
v0x562b8cd7dc10_0 .net "S", 0 0, L_0x562b8d2387b0;  alias, 1 drivers
v0x562b8cd7dcb0_0 .net "a", 0 0, L_0x562b8d2382c0;  alias, 1 drivers
v0x562b8cd7dd50_0 .net "b", 0 0, L_0x562b8d237ef0;  alias, 1 drivers
v0x562b8cd7ddf0_0 .net "cout", 0 0, L_0x562b8d238940;  alias, 1 drivers
S_0x562b8cd7e9d0 .scope module, "ins7" "rca_Nbit" 3 144, 3 18 0, S_0x562b8c256e30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c21ee60 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x562b8d24e710 .functor BUFZ 1, L_0x562b8d248030, C4<0>, C4<0>, C4<0>;
L_0x562b8d24e810 .functor BUFZ 1, L_0x562b8d24e200, C4<0>, C4<0>, C4<0>;
v0x562b8cd8ef60_0 .net "S", 15 0, L_0x562b8d24e5e0;  alias, 1 drivers
v0x562b8cd8f000_0 .net "a", 15 0, L_0x562b8d247e90;  alias, 1 drivers
v0x562b8cd8f0a0_0 .net "b", 15 0, L_0x562b8d241020;  alias, 1 drivers
v0x562b8cd8f140 .array "carry", 0 16;
v0x562b8cd8f140_0 .net v0x562b8cd8f140 0, 0 0, L_0x562b8d24e710; 1 drivers
v0x562b8cd8f140_1 .net v0x562b8cd8f140 1, 0 0, L_0x562b8d248380; 1 drivers
v0x562b8cd8f140_2 .net v0x562b8cd8f140 2, 0 0, L_0x562b8d2489c0; 1 drivers
v0x562b8cd8f140_3 .net v0x562b8cd8f140 3, 0 0, L_0x562b8d249000; 1 drivers
v0x562b8cd8f140_4 .net v0x562b8cd8f140 4, 0 0, L_0x562b8d2495b0; 1 drivers
v0x562b8cd8f140_5 .net v0x562b8cd8f140 5, 0 0, L_0x562b8d249b60; 1 drivers
v0x562b8cd8f140_6 .net v0x562b8cd8f140 6, 0 0, L_0x562b8d24a080; 1 drivers
v0x562b8cd8f140_7 .net v0x562b8cd8f140 7, 0 0, L_0x562b8d24a610; 1 drivers
v0x562b8cd8f140_8 .net v0x562b8cd8f140 8, 0 0, L_0x562b8d24ab50; 1 drivers
v0x562b8cd8f140_9 .net v0x562b8cd8f140 9, 0 0, L_0x562b8d24b190; 1 drivers
v0x562b8cd8f140_10 .net v0x562b8cd8f140 10, 0 0, L_0x562b8d24b750; 1 drivers
v0x562b8cd8f140_11 .net v0x562b8cd8f140 11, 0 0, L_0x562b8d24bdb0; 1 drivers
v0x562b8cd8f140_12 .net v0x562b8cd8f140 12, 0 0, L_0x562b8d24c380; 1 drivers
v0x562b8cd8f140_13 .net v0x562b8cd8f140 13, 0 0, L_0x562b8d24ca00; 1 drivers
v0x562b8cd8f140_14 .net v0x562b8cd8f140 14, 0 0, L_0x562b8d24d2a0; 1 drivers
v0x562b8cd8f140_15 .net v0x562b8cd8f140 15, 0 0, L_0x562b8d24db50; 1 drivers
v0x562b8cd8f140_16 .net v0x562b8cd8f140 16, 0 0, L_0x562b8d24e200; 1 drivers
v0x562b8cd8f1e0_0 .net "cin", 0 0, L_0x562b8d248030;  alias, 1 drivers
v0x562b8cd8f280_0 .net "cout", 0 0, L_0x562b8d24e810;  alias, 1 drivers
L_0x562b8d248480 .part L_0x562b8d247e90, 0, 1;
L_0x562b8d248640 .part L_0x562b8d241020, 0, 1;
L_0x562b8d248ac0 .part L_0x562b8d247e90, 1, 1;
L_0x562b8d248bf0 .part L_0x562b8d241020, 1, 1;
L_0x562b8d249100 .part L_0x562b8d247e90, 2, 1;
L_0x562b8d249230 .part L_0x562b8d241020, 2, 1;
L_0x562b8d2496b0 .part L_0x562b8d247e90, 3, 1;
L_0x562b8d2497e0 .part L_0x562b8d241020, 3, 1;
L_0x562b8d249c60 .part L_0x562b8d247e90, 4, 1;
L_0x562b8d249d90 .part L_0x562b8d241020, 4, 1;
L_0x562b8d24a180 .part L_0x562b8d247e90, 5, 1;
L_0x562b8d24a2b0 .part L_0x562b8d241020, 5, 1;
L_0x562b8d24a710 .part L_0x562b8d247e90, 6, 1;
L_0x562b8d24a840 .part L_0x562b8d241020, 6, 1;
L_0x562b8d24ac50 .part L_0x562b8d247e90, 7, 1;
L_0x562b8d24ad80 .part L_0x562b8d241020, 7, 1;
L_0x562b8d24b290 .part L_0x562b8d247e90, 8, 1;
L_0x562b8d24b3c0 .part L_0x562b8d241020, 8, 1;
L_0x562b8d24b850 .part L_0x562b8d247e90, 9, 1;
L_0x562b8d24b980 .part L_0x562b8d241020, 9, 1;
L_0x562b8d24b4f0 .part L_0x562b8d247e90, 10, 1;
L_0x562b8d24bf40 .part L_0x562b8d241020, 10, 1;
L_0x562b8d24c480 .part L_0x562b8d247e90, 11, 1;
L_0x562b8d24c5b0 .part L_0x562b8d241020, 11, 1;
L_0x562b8d24cb00 .part L_0x562b8d247e90, 12, 1;
L_0x562b8d24ce40 .part L_0x562b8d241020, 12, 1;
L_0x562b8d24d3a0 .part L_0x562b8d247e90, 13, 1;
L_0x562b8d24d4d0 .part L_0x562b8d241020, 13, 1;
L_0x562b8d24dc50 .part L_0x562b8d247e90, 14, 1;
L_0x562b8d24dd80 .part L_0x562b8d241020, 14, 1;
L_0x562b8d24e270 .part L_0x562b8d247e90, 15, 1;
L_0x562b8d24e3a0 .part L_0x562b8d241020, 15, 1;
LS_0x562b8d24e5e0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d248180, L_0x562b8d248850, L_0x562b8d248e90, L_0x562b8d249440;
LS_0x562b8d24e5e0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d2499f0, L_0x562b8d249f10, L_0x562b8d24a530, L_0x562b8d24a9e0;
LS_0x562b8d24e5e0_0_8 .concat8 [ 1 1 1 1], L_0x562b8d24b020, L_0x562b8d24b670, L_0x562b8d24bc40, L_0x562b8d24c210;
LS_0x562b8d24e5e0_0_12 .concat8 [ 1 1 1 1], L_0x562b8d24c890, L_0x562b8d24d130, L_0x562b8d24d9e0, L_0x562b8d24e090;
L_0x562b8d24e5e0 .concat8 [ 4 4 4 4], LS_0x562b8d24e5e0_0_0, LS_0x562b8d24e5e0_0_4, LS_0x562b8d24e5e0_0_8, LS_0x562b8d24e5e0_0_12;
S_0x562b8cd7eb60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c222a00 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cd7ecf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd7eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d248380 .functor OR 1, L_0x562b8d248110, L_0x562b8d248280, C4<0>, C4<0>;
v0x562b8cd7f6a0_0 .net "S", 0 0, L_0x562b8d248180;  1 drivers
v0x562b8cd7f740_0 .net "a", 0 0, L_0x562b8d248480;  1 drivers
v0x562b8cd7f7e0_0 .net "b", 0 0, L_0x562b8d248640;  1 drivers
v0x562b8cd7f880_0 .net "cin", 0 0, L_0x562b8d24e710;  alias, 1 drivers
v0x562b8cd7f920_0 .net "cout", 0 0, L_0x562b8d248380;  alias, 1 drivers
v0x562b8cd7f9c0_0 .net "cout1", 0 0, L_0x562b8d248110;  1 drivers
v0x562b8cd7fa60_0 .net "cout2", 0 0, L_0x562b8d248280;  1 drivers
v0x562b8cd7fb00_0 .net "s1", 0 0, L_0x562b8d2480a0;  1 drivers
S_0x562b8cd7ee80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd7ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2480a0 .functor XOR 1, L_0x562b8d248480, L_0x562b8d248640, C4<0>, C4<0>;
L_0x562b8d248110 .functor AND 1, L_0x562b8d248480, L_0x562b8d248640, C4<1>, C4<1>;
v0x562b8cd7f010_0 .net "S", 0 0, L_0x562b8d2480a0;  alias, 1 drivers
v0x562b8cd7f0b0_0 .net "a", 0 0, L_0x562b8d248480;  alias, 1 drivers
v0x562b8cd7f150_0 .net "b", 0 0, L_0x562b8d248640;  alias, 1 drivers
v0x562b8cd7f1f0_0 .net "cout", 0 0, L_0x562b8d248110;  alias, 1 drivers
S_0x562b8cd7f290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd7ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d248180 .functor XOR 1, L_0x562b8d24e710, L_0x562b8d2480a0, C4<0>, C4<0>;
L_0x562b8d248280 .functor AND 1, L_0x562b8d24e710, L_0x562b8d2480a0, C4<1>, C4<1>;
v0x562b8cd7f420_0 .net "S", 0 0, L_0x562b8d248180;  alias, 1 drivers
v0x562b8cd7f4c0_0 .net "a", 0 0, L_0x562b8d24e710;  alias, 1 drivers
v0x562b8cd7f560_0 .net "b", 0 0, L_0x562b8d2480a0;  alias, 1 drivers
v0x562b8cd7f600_0 .net "cout", 0 0, L_0x562b8d248280;  alias, 1 drivers
S_0x562b8cd7fba0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c2a5dc0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cd7fd30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd7fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2489c0 .functor OR 1, L_0x562b8d2487e0, L_0x562b8d248950, C4<0>, C4<0>;
v0x562b8cd806e0_0 .net "S", 0 0, L_0x562b8d248850;  1 drivers
v0x562b8cd80780_0 .net "a", 0 0, L_0x562b8d248ac0;  1 drivers
v0x562b8cd80820_0 .net "b", 0 0, L_0x562b8d248bf0;  1 drivers
v0x562b8cd808c0_0 .net "cin", 0 0, L_0x562b8d248380;  alias, 1 drivers
v0x562b8cd80960_0 .net "cout", 0 0, L_0x562b8d2489c0;  alias, 1 drivers
v0x562b8cd80a00_0 .net "cout1", 0 0, L_0x562b8d2487e0;  1 drivers
v0x562b8cd80aa0_0 .net "cout2", 0 0, L_0x562b8d248950;  1 drivers
v0x562b8cd80b40_0 .net "s1", 0 0, L_0x562b8d248770;  1 drivers
S_0x562b8cd7fec0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd7fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d248770 .functor XOR 1, L_0x562b8d248ac0, L_0x562b8d248bf0, C4<0>, C4<0>;
L_0x562b8d2487e0 .functor AND 1, L_0x562b8d248ac0, L_0x562b8d248bf0, C4<1>, C4<1>;
v0x562b8cd80050_0 .net "S", 0 0, L_0x562b8d248770;  alias, 1 drivers
v0x562b8cd800f0_0 .net "a", 0 0, L_0x562b8d248ac0;  alias, 1 drivers
v0x562b8cd80190_0 .net "b", 0 0, L_0x562b8d248bf0;  alias, 1 drivers
v0x562b8cd80230_0 .net "cout", 0 0, L_0x562b8d2487e0;  alias, 1 drivers
S_0x562b8cd802d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd7fd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d248850 .functor XOR 1, L_0x562b8d248380, L_0x562b8d248770, C4<0>, C4<0>;
L_0x562b8d248950 .functor AND 1, L_0x562b8d248380, L_0x562b8d248770, C4<1>, C4<1>;
v0x562b8cd80460_0 .net "S", 0 0, L_0x562b8d248850;  alias, 1 drivers
v0x562b8cd80500_0 .net "a", 0 0, L_0x562b8d248380;  alias, 1 drivers
v0x562b8cd805a0_0 .net "b", 0 0, L_0x562b8d248770;  alias, 1 drivers
v0x562b8cd80640_0 .net "cout", 0 0, L_0x562b8d248950;  alias, 1 drivers
S_0x562b8cd80be0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c22bd10 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cd80d70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd80be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d249000 .functor OR 1, L_0x562b8d248e20, L_0x562b8d248f90, C4<0>, C4<0>;
v0x562b8cd81720_0 .net "S", 0 0, L_0x562b8d248e90;  1 drivers
v0x562b8cd817c0_0 .net "a", 0 0, L_0x562b8d249100;  1 drivers
v0x562b8cd81860_0 .net "b", 0 0, L_0x562b8d249230;  1 drivers
v0x562b8cd81900_0 .net "cin", 0 0, L_0x562b8d2489c0;  alias, 1 drivers
v0x562b8cd819a0_0 .net "cout", 0 0, L_0x562b8d249000;  alias, 1 drivers
v0x562b8cd81a40_0 .net "cout1", 0 0, L_0x562b8d248e20;  1 drivers
v0x562b8cd81ae0_0 .net "cout2", 0 0, L_0x562b8d248f90;  1 drivers
v0x562b8cd81b80_0 .net "s1", 0 0, L_0x562b8d248db0;  1 drivers
S_0x562b8cd80f00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd80d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d248db0 .functor XOR 1, L_0x562b8d249100, L_0x562b8d249230, C4<0>, C4<0>;
L_0x562b8d248e20 .functor AND 1, L_0x562b8d249100, L_0x562b8d249230, C4<1>, C4<1>;
v0x562b8cd81090_0 .net "S", 0 0, L_0x562b8d248db0;  alias, 1 drivers
v0x562b8cd81130_0 .net "a", 0 0, L_0x562b8d249100;  alias, 1 drivers
v0x562b8cd811d0_0 .net "b", 0 0, L_0x562b8d249230;  alias, 1 drivers
v0x562b8cd81270_0 .net "cout", 0 0, L_0x562b8d248e20;  alias, 1 drivers
S_0x562b8cd81310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd80d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d248e90 .functor XOR 1, L_0x562b8d2489c0, L_0x562b8d248db0, C4<0>, C4<0>;
L_0x562b8d248f90 .functor AND 1, L_0x562b8d2489c0, L_0x562b8d248db0, C4<1>, C4<1>;
v0x562b8cd814a0_0 .net "S", 0 0, L_0x562b8d248e90;  alias, 1 drivers
v0x562b8cd81540_0 .net "a", 0 0, L_0x562b8d2489c0;  alias, 1 drivers
v0x562b8cd815e0_0 .net "b", 0 0, L_0x562b8d248db0;  alias, 1 drivers
v0x562b8cd81680_0 .net "cout", 0 0, L_0x562b8d248f90;  alias, 1 drivers
S_0x562b8cd81c20 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c243290 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cd81db0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd81c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2495b0 .functor OR 1, L_0x562b8d2493d0, L_0x562b8d249540, C4<0>, C4<0>;
v0x562b8cd82760_0 .net "S", 0 0, L_0x562b8d249440;  1 drivers
v0x562b8cd82800_0 .net "a", 0 0, L_0x562b8d2496b0;  1 drivers
v0x562b8cd828a0_0 .net "b", 0 0, L_0x562b8d2497e0;  1 drivers
v0x562b8cd82940_0 .net "cin", 0 0, L_0x562b8d249000;  alias, 1 drivers
v0x562b8cd829e0_0 .net "cout", 0 0, L_0x562b8d2495b0;  alias, 1 drivers
v0x562b8cd82a80_0 .net "cout1", 0 0, L_0x562b8d2493d0;  1 drivers
v0x562b8cd82b20_0 .net "cout2", 0 0, L_0x562b8d249540;  1 drivers
v0x562b8cd82bc0_0 .net "s1", 0 0, L_0x562b8d249360;  1 drivers
S_0x562b8cd81f40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd81db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d249360 .functor XOR 1, L_0x562b8d2496b0, L_0x562b8d2497e0, C4<0>, C4<0>;
L_0x562b8d2493d0 .functor AND 1, L_0x562b8d2496b0, L_0x562b8d2497e0, C4<1>, C4<1>;
v0x562b8cd820d0_0 .net "S", 0 0, L_0x562b8d249360;  alias, 1 drivers
v0x562b8cd82170_0 .net "a", 0 0, L_0x562b8d2496b0;  alias, 1 drivers
v0x562b8cd82210_0 .net "b", 0 0, L_0x562b8d2497e0;  alias, 1 drivers
v0x562b8cd822b0_0 .net "cout", 0 0, L_0x562b8d2493d0;  alias, 1 drivers
S_0x562b8cd82350 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd81db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d249440 .functor XOR 1, L_0x562b8d249000, L_0x562b8d249360, C4<0>, C4<0>;
L_0x562b8d249540 .functor AND 1, L_0x562b8d249000, L_0x562b8d249360, C4<1>, C4<1>;
v0x562b8cd824e0_0 .net "S", 0 0, L_0x562b8d249440;  alias, 1 drivers
v0x562b8cd82580_0 .net "a", 0 0, L_0x562b8d249000;  alias, 1 drivers
v0x562b8cd82620_0 .net "b", 0 0, L_0x562b8d249360;  alias, 1 drivers
v0x562b8cd826c0_0 .net "cout", 0 0, L_0x562b8d249540;  alias, 1 drivers
S_0x562b8cd82c60 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c252bd0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cd82df0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd82c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d249b60 .functor OR 1, L_0x562b8d249980, L_0x562b8d249af0, C4<0>, C4<0>;
v0x562b8cd837a0_0 .net "S", 0 0, L_0x562b8d2499f0;  1 drivers
v0x562b8cd83840_0 .net "a", 0 0, L_0x562b8d249c60;  1 drivers
v0x562b8cd838e0_0 .net "b", 0 0, L_0x562b8d249d90;  1 drivers
v0x562b8cd83980_0 .net "cin", 0 0, L_0x562b8d2495b0;  alias, 1 drivers
v0x562b8cd83a20_0 .net "cout", 0 0, L_0x562b8d249b60;  alias, 1 drivers
v0x562b8cd83ac0_0 .net "cout1", 0 0, L_0x562b8d249980;  1 drivers
v0x562b8cd83b60_0 .net "cout2", 0 0, L_0x562b8d249af0;  1 drivers
v0x562b8cd83c00_0 .net "s1", 0 0, L_0x562b8d249910;  1 drivers
S_0x562b8cd82f80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd82df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d249910 .functor XOR 1, L_0x562b8d249c60, L_0x562b8d249d90, C4<0>, C4<0>;
L_0x562b8d249980 .functor AND 1, L_0x562b8d249c60, L_0x562b8d249d90, C4<1>, C4<1>;
v0x562b8cd83110_0 .net "S", 0 0, L_0x562b8d249910;  alias, 1 drivers
v0x562b8cd831b0_0 .net "a", 0 0, L_0x562b8d249c60;  alias, 1 drivers
v0x562b8cd83250_0 .net "b", 0 0, L_0x562b8d249d90;  alias, 1 drivers
v0x562b8cd832f0_0 .net "cout", 0 0, L_0x562b8d249980;  alias, 1 drivers
S_0x562b8cd83390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd82df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2499f0 .functor XOR 1, L_0x562b8d2495b0, L_0x562b8d249910, C4<0>, C4<0>;
L_0x562b8d249af0 .functor AND 1, L_0x562b8d2495b0, L_0x562b8d249910, C4<1>, C4<1>;
v0x562b8cd83520_0 .net "S", 0 0, L_0x562b8d2499f0;  alias, 1 drivers
v0x562b8cd835c0_0 .net "a", 0 0, L_0x562b8d2495b0;  alias, 1 drivers
v0x562b8cd83660_0 .net "b", 0 0, L_0x562b8d249910;  alias, 1 drivers
v0x562b8cd83700_0 .net "cout", 0 0, L_0x562b8d249af0;  alias, 1 drivers
S_0x562b8cd83ca0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c25a500 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cd83e30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd83ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24a080 .functor OR 1, L_0x562b8d249ea0, L_0x562b8d24a010, C4<0>, C4<0>;
v0x562b8cd847e0_0 .net "S", 0 0, L_0x562b8d249f10;  1 drivers
v0x562b8cd84880_0 .net "a", 0 0, L_0x562b8d24a180;  1 drivers
v0x562b8cd84920_0 .net "b", 0 0, L_0x562b8d24a2b0;  1 drivers
v0x562b8cd849c0_0 .net "cin", 0 0, L_0x562b8d249b60;  alias, 1 drivers
v0x562b8cd84a60_0 .net "cout", 0 0, L_0x562b8d24a080;  alias, 1 drivers
v0x562b8cd84b00_0 .net "cout1", 0 0, L_0x562b8d249ea0;  1 drivers
v0x562b8cd84ba0_0 .net "cout2", 0 0, L_0x562b8d24a010;  1 drivers
v0x562b8cd84c40_0 .net "s1", 0 0, L_0x562b8d249e30;  1 drivers
S_0x562b8cd83fc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd83e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d249e30 .functor XOR 1, L_0x562b8d24a180, L_0x562b8d24a2b0, C4<0>, C4<0>;
L_0x562b8d249ea0 .functor AND 1, L_0x562b8d24a180, L_0x562b8d24a2b0, C4<1>, C4<1>;
v0x562b8cd84150_0 .net "S", 0 0, L_0x562b8d249e30;  alias, 1 drivers
v0x562b8cd841f0_0 .net "a", 0 0, L_0x562b8d24a180;  alias, 1 drivers
v0x562b8cd84290_0 .net "b", 0 0, L_0x562b8d24a2b0;  alias, 1 drivers
v0x562b8cd84330_0 .net "cout", 0 0, L_0x562b8d249ea0;  alias, 1 drivers
S_0x562b8cd843d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd83e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d249f10 .functor XOR 1, L_0x562b8d249b60, L_0x562b8d249e30, C4<0>, C4<0>;
L_0x562b8d24a010 .functor AND 1, L_0x562b8d249b60, L_0x562b8d249e30, C4<1>, C4<1>;
v0x562b8cd84560_0 .net "S", 0 0, L_0x562b8d249f10;  alias, 1 drivers
v0x562b8cd84600_0 .net "a", 0 0, L_0x562b8d249b60;  alias, 1 drivers
v0x562b8cd846a0_0 .net "b", 0 0, L_0x562b8d249e30;  alias, 1 drivers
v0x562b8cd84740_0 .net "cout", 0 0, L_0x562b8d24a010;  alias, 1 drivers
S_0x562b8cd84ce0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c26e840 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cd84e70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd84ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24a610 .functor OR 1, L_0x562b8d24a4c0, L_0x562b8d24a5a0, C4<0>, C4<0>;
v0x562b8cd85820_0 .net "S", 0 0, L_0x562b8d24a530;  1 drivers
v0x562b8cd858c0_0 .net "a", 0 0, L_0x562b8d24a710;  1 drivers
v0x562b8cd85960_0 .net "b", 0 0, L_0x562b8d24a840;  1 drivers
v0x562b8cd85a00_0 .net "cin", 0 0, L_0x562b8d24a080;  alias, 1 drivers
v0x562b8cd85aa0_0 .net "cout", 0 0, L_0x562b8d24a610;  alias, 1 drivers
v0x562b8cd85b40_0 .net "cout1", 0 0, L_0x562b8d24a4c0;  1 drivers
v0x562b8cd85be0_0 .net "cout2", 0 0, L_0x562b8d24a5a0;  1 drivers
v0x562b8cd85c80_0 .net "s1", 0 0, L_0x562b8d24a450;  1 drivers
S_0x562b8cd85000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd84e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24a450 .functor XOR 1, L_0x562b8d24a710, L_0x562b8d24a840, C4<0>, C4<0>;
L_0x562b8d24a4c0 .functor AND 1, L_0x562b8d24a710, L_0x562b8d24a840, C4<1>, C4<1>;
v0x562b8cd85190_0 .net "S", 0 0, L_0x562b8d24a450;  alias, 1 drivers
v0x562b8cd85230_0 .net "a", 0 0, L_0x562b8d24a710;  alias, 1 drivers
v0x562b8cd852d0_0 .net "b", 0 0, L_0x562b8d24a840;  alias, 1 drivers
v0x562b8cd85370_0 .net "cout", 0 0, L_0x562b8d24a4c0;  alias, 1 drivers
S_0x562b8cd85410 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd84e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24a530 .functor XOR 1, L_0x562b8d24a080, L_0x562b8d24a450, C4<0>, C4<0>;
L_0x562b8d24a5a0 .functor AND 1, L_0x562b8d24a080, L_0x562b8d24a450, C4<1>, C4<1>;
v0x562b8cd855a0_0 .net "S", 0 0, L_0x562b8d24a530;  alias, 1 drivers
v0x562b8cd85640_0 .net "a", 0 0, L_0x562b8d24a080;  alias, 1 drivers
v0x562b8cd856e0_0 .net "b", 0 0, L_0x562b8d24a450;  alias, 1 drivers
v0x562b8cd85780_0 .net "cout", 0 0, L_0x562b8d24a5a0;  alias, 1 drivers
S_0x562b8cd85d20 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c289750 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cd85eb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd85d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24ab50 .functor OR 1, L_0x562b8d24a970, L_0x562b8d24aae0, C4<0>, C4<0>;
v0x562b8cd86860_0 .net "S", 0 0, L_0x562b8d24a9e0;  1 drivers
v0x562b8cd86900_0 .net "a", 0 0, L_0x562b8d24ac50;  1 drivers
v0x562b8cd869a0_0 .net "b", 0 0, L_0x562b8d24ad80;  1 drivers
v0x562b8cd86a40_0 .net "cin", 0 0, L_0x562b8d24a610;  alias, 1 drivers
v0x562b8cd86ae0_0 .net "cout", 0 0, L_0x562b8d24ab50;  alias, 1 drivers
v0x562b8cd86b80_0 .net "cout1", 0 0, L_0x562b8d24a970;  1 drivers
v0x562b8cd86c20_0 .net "cout2", 0 0, L_0x562b8d24aae0;  1 drivers
v0x562b8cd86cc0_0 .net "s1", 0 0, L_0x562b8d24a3e0;  1 drivers
S_0x562b8cd86040 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd85eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24a3e0 .functor XOR 1, L_0x562b8d24ac50, L_0x562b8d24ad80, C4<0>, C4<0>;
L_0x562b8d24a970 .functor AND 1, L_0x562b8d24ac50, L_0x562b8d24ad80, C4<1>, C4<1>;
v0x562b8cd861d0_0 .net "S", 0 0, L_0x562b8d24a3e0;  alias, 1 drivers
v0x562b8cd86270_0 .net "a", 0 0, L_0x562b8d24ac50;  alias, 1 drivers
v0x562b8cd86310_0 .net "b", 0 0, L_0x562b8d24ad80;  alias, 1 drivers
v0x562b8cd863b0_0 .net "cout", 0 0, L_0x562b8d24a970;  alias, 1 drivers
S_0x562b8cd86450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd85eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24a9e0 .functor XOR 1, L_0x562b8d24a610, L_0x562b8d24a3e0, C4<0>, C4<0>;
L_0x562b8d24aae0 .functor AND 1, L_0x562b8d24a610, L_0x562b8d24a3e0, C4<1>, C4<1>;
v0x562b8cd865e0_0 .net "S", 0 0, L_0x562b8d24a9e0;  alias, 1 drivers
v0x562b8cd86680_0 .net "a", 0 0, L_0x562b8d24a610;  alias, 1 drivers
v0x562b8cd86720_0 .net "b", 0 0, L_0x562b8d24a3e0;  alias, 1 drivers
v0x562b8cd867c0_0 .net "cout", 0 0, L_0x562b8d24aae0;  alias, 1 drivers
S_0x562b8cd86d60 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c252230 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8cd86ef0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd86d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24b190 .functor OR 1, L_0x562b8d24afb0, L_0x562b8d24b120, C4<0>, C4<0>;
v0x562b8cd878a0_0 .net "S", 0 0, L_0x562b8d24b020;  1 drivers
v0x562b8cd87940_0 .net "a", 0 0, L_0x562b8d24b290;  1 drivers
v0x562b8cd879e0_0 .net "b", 0 0, L_0x562b8d24b3c0;  1 drivers
v0x562b8cd87a80_0 .net "cin", 0 0, L_0x562b8d24ab50;  alias, 1 drivers
v0x562b8cd87b20_0 .net "cout", 0 0, L_0x562b8d24b190;  alias, 1 drivers
v0x562b8cd87bc0_0 .net "cout1", 0 0, L_0x562b8d24afb0;  1 drivers
v0x562b8cd87c60_0 .net "cout2", 0 0, L_0x562b8d24b120;  1 drivers
v0x562b8cd87d00_0 .net "s1", 0 0, L_0x562b8d24af40;  1 drivers
S_0x562b8cd87080 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd86ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24af40 .functor XOR 1, L_0x562b8d24b290, L_0x562b8d24b3c0, C4<0>, C4<0>;
L_0x562b8d24afb0 .functor AND 1, L_0x562b8d24b290, L_0x562b8d24b3c0, C4<1>, C4<1>;
v0x562b8cd87210_0 .net "S", 0 0, L_0x562b8d24af40;  alias, 1 drivers
v0x562b8cd872b0_0 .net "a", 0 0, L_0x562b8d24b290;  alias, 1 drivers
v0x562b8cd87350_0 .net "b", 0 0, L_0x562b8d24b3c0;  alias, 1 drivers
v0x562b8cd873f0_0 .net "cout", 0 0, L_0x562b8d24afb0;  alias, 1 drivers
S_0x562b8cd87490 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd86ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24b020 .functor XOR 1, L_0x562b8d24ab50, L_0x562b8d24af40, C4<0>, C4<0>;
L_0x562b8d24b120 .functor AND 1, L_0x562b8d24ab50, L_0x562b8d24af40, C4<1>, C4<1>;
v0x562b8cd87620_0 .net "S", 0 0, L_0x562b8d24b020;  alias, 1 drivers
v0x562b8cd876c0_0 .net "a", 0 0, L_0x562b8d24ab50;  alias, 1 drivers
v0x562b8cd87760_0 .net "b", 0 0, L_0x562b8d24af40;  alias, 1 drivers
v0x562b8cd87800_0 .net "cout", 0 0, L_0x562b8d24b120;  alias, 1 drivers
S_0x562b8cd87da0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c27b6a0 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8cd87f30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd87da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24b750 .functor OR 1, L_0x562b8d24b600, L_0x562b8d24b6e0, C4<0>, C4<0>;
v0x562b8cd888e0_0 .net "S", 0 0, L_0x562b8d24b670;  1 drivers
v0x562b8cd88980_0 .net "a", 0 0, L_0x562b8d24b850;  1 drivers
v0x562b8cd88a20_0 .net "b", 0 0, L_0x562b8d24b980;  1 drivers
v0x562b8cd88ac0_0 .net "cin", 0 0, L_0x562b8d24b190;  alias, 1 drivers
v0x562b8cd88b60_0 .net "cout", 0 0, L_0x562b8d24b750;  alias, 1 drivers
v0x562b8cd88c00_0 .net "cout1", 0 0, L_0x562b8d24b600;  1 drivers
v0x562b8cd88ca0_0 .net "cout2", 0 0, L_0x562b8d24b6e0;  1 drivers
v0x562b8cd88d40_0 .net "s1", 0 0, L_0x562b8d24b590;  1 drivers
S_0x562b8cd880c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd87f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24b590 .functor XOR 1, L_0x562b8d24b850, L_0x562b8d24b980, C4<0>, C4<0>;
L_0x562b8d24b600 .functor AND 1, L_0x562b8d24b850, L_0x562b8d24b980, C4<1>, C4<1>;
v0x562b8cd88250_0 .net "S", 0 0, L_0x562b8d24b590;  alias, 1 drivers
v0x562b8cd882f0_0 .net "a", 0 0, L_0x562b8d24b850;  alias, 1 drivers
v0x562b8cd88390_0 .net "b", 0 0, L_0x562b8d24b980;  alias, 1 drivers
v0x562b8cd88430_0 .net "cout", 0 0, L_0x562b8d24b600;  alias, 1 drivers
S_0x562b8cd884d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd87f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24b670 .functor XOR 1, L_0x562b8d24b190, L_0x562b8d24b590, C4<0>, C4<0>;
L_0x562b8d24b6e0 .functor AND 1, L_0x562b8d24b190, L_0x562b8d24b590, C4<1>, C4<1>;
v0x562b8cd88660_0 .net "S", 0 0, L_0x562b8d24b670;  alias, 1 drivers
v0x562b8cd88700_0 .net "a", 0 0, L_0x562b8d24b190;  alias, 1 drivers
v0x562b8cd887a0_0 .net "b", 0 0, L_0x562b8d24b590;  alias, 1 drivers
v0x562b8cd88840_0 .net "cout", 0 0, L_0x562b8d24b6e0;  alias, 1 drivers
S_0x562b8cd88de0 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c2b81e0 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8cd88f70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd88de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24bdb0 .functor OR 1, L_0x562b8d24bbd0, L_0x562b8d24bd40, C4<0>, C4<0>;
v0x562b8cd89920_0 .net "S", 0 0, L_0x562b8d24bc40;  1 drivers
v0x562b8cd899c0_0 .net "a", 0 0, L_0x562b8d24b4f0;  1 drivers
v0x562b8cd89a60_0 .net "b", 0 0, L_0x562b8d24bf40;  1 drivers
v0x562b8cd89b00_0 .net "cin", 0 0, L_0x562b8d24b750;  alias, 1 drivers
v0x562b8cd89ba0_0 .net "cout", 0 0, L_0x562b8d24bdb0;  alias, 1 drivers
v0x562b8cd89c40_0 .net "cout1", 0 0, L_0x562b8d24bbd0;  1 drivers
v0x562b8cd89ce0_0 .net "cout2", 0 0, L_0x562b8d24bd40;  1 drivers
v0x562b8cd89d80_0 .net "s1", 0 0, L_0x562b8d24bb60;  1 drivers
S_0x562b8cd89100 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd88f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24bb60 .functor XOR 1, L_0x562b8d24b4f0, L_0x562b8d24bf40, C4<0>, C4<0>;
L_0x562b8d24bbd0 .functor AND 1, L_0x562b8d24b4f0, L_0x562b8d24bf40, C4<1>, C4<1>;
v0x562b8cd89290_0 .net "S", 0 0, L_0x562b8d24bb60;  alias, 1 drivers
v0x562b8cd89330_0 .net "a", 0 0, L_0x562b8d24b4f0;  alias, 1 drivers
v0x562b8cd893d0_0 .net "b", 0 0, L_0x562b8d24bf40;  alias, 1 drivers
v0x562b8cd89470_0 .net "cout", 0 0, L_0x562b8d24bbd0;  alias, 1 drivers
S_0x562b8cd89510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd88f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24bc40 .functor XOR 1, L_0x562b8d24b750, L_0x562b8d24bb60, C4<0>, C4<0>;
L_0x562b8d24bd40 .functor AND 1, L_0x562b8d24b750, L_0x562b8d24bb60, C4<1>, C4<1>;
v0x562b8cd896a0_0 .net "S", 0 0, L_0x562b8d24bc40;  alias, 1 drivers
v0x562b8cd89740_0 .net "a", 0 0, L_0x562b8d24b750;  alias, 1 drivers
v0x562b8cd897e0_0 .net "b", 0 0, L_0x562b8d24bb60;  alias, 1 drivers
v0x562b8cd89880_0 .net "cout", 0 0, L_0x562b8d24bd40;  alias, 1 drivers
S_0x562b8cd89e20 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c2c6ee0 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8cd89fb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd89e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24c380 .functor OR 1, L_0x562b8d24c1a0, L_0x562b8d24c310, C4<0>, C4<0>;
v0x562b8cd8a960_0 .net "S", 0 0, L_0x562b8d24c210;  1 drivers
v0x562b8cd8aa00_0 .net "a", 0 0, L_0x562b8d24c480;  1 drivers
v0x562b8cd8aaa0_0 .net "b", 0 0, L_0x562b8d24c5b0;  1 drivers
v0x562b8cd8ab40_0 .net "cin", 0 0, L_0x562b8d24bdb0;  alias, 1 drivers
v0x562b8cd8abe0_0 .net "cout", 0 0, L_0x562b8d24c380;  alias, 1 drivers
v0x562b8cd8ac80_0 .net "cout1", 0 0, L_0x562b8d24c1a0;  1 drivers
v0x562b8cd8ad20_0 .net "cout2", 0 0, L_0x562b8d24c310;  1 drivers
v0x562b8cd8adc0_0 .net "s1", 0 0, L_0x562b8d24c130;  1 drivers
S_0x562b8cd8a140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd89fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24c130 .functor XOR 1, L_0x562b8d24c480, L_0x562b8d24c5b0, C4<0>, C4<0>;
L_0x562b8d24c1a0 .functor AND 1, L_0x562b8d24c480, L_0x562b8d24c5b0, C4<1>, C4<1>;
v0x562b8cd8a2d0_0 .net "S", 0 0, L_0x562b8d24c130;  alias, 1 drivers
v0x562b8cd8a370_0 .net "a", 0 0, L_0x562b8d24c480;  alias, 1 drivers
v0x562b8cd8a410_0 .net "b", 0 0, L_0x562b8d24c5b0;  alias, 1 drivers
v0x562b8cd8a4b0_0 .net "cout", 0 0, L_0x562b8d24c1a0;  alias, 1 drivers
S_0x562b8cd8a550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd89fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24c210 .functor XOR 1, L_0x562b8d24bdb0, L_0x562b8d24c130, C4<0>, C4<0>;
L_0x562b8d24c310 .functor AND 1, L_0x562b8d24bdb0, L_0x562b8d24c130, C4<1>, C4<1>;
v0x562b8cd8a6e0_0 .net "S", 0 0, L_0x562b8d24c210;  alias, 1 drivers
v0x562b8cd8a780_0 .net "a", 0 0, L_0x562b8d24bdb0;  alias, 1 drivers
v0x562b8cd8a820_0 .net "b", 0 0, L_0x562b8d24c130;  alias, 1 drivers
v0x562b8cd8a8c0_0 .net "cout", 0 0, L_0x562b8d24c310;  alias, 1 drivers
S_0x562b8cd8ae60 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c2e1a80 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8cd8aff0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd8ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24ca00 .functor OR 1, L_0x562b8d24c820, L_0x562b8d24c990, C4<0>, C4<0>;
v0x562b8cd8b9a0_0 .net "S", 0 0, L_0x562b8d24c890;  1 drivers
v0x562b8cd8ba40_0 .net "a", 0 0, L_0x562b8d24cb00;  1 drivers
v0x562b8cd8bae0_0 .net "b", 0 0, L_0x562b8d24ce40;  1 drivers
v0x562b8cd8bb80_0 .net "cin", 0 0, L_0x562b8d24c380;  alias, 1 drivers
v0x562b8cd8bc20_0 .net "cout", 0 0, L_0x562b8d24ca00;  alias, 1 drivers
v0x562b8cd8bcc0_0 .net "cout1", 0 0, L_0x562b8d24c820;  1 drivers
v0x562b8cd8bd60_0 .net "cout2", 0 0, L_0x562b8d24c990;  1 drivers
v0x562b8cd8be00_0 .net "s1", 0 0, L_0x562b8d24c7b0;  1 drivers
S_0x562b8cd8b180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd8aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24c7b0 .functor XOR 1, L_0x562b8d24cb00, L_0x562b8d24ce40, C4<0>, C4<0>;
L_0x562b8d24c820 .functor AND 1, L_0x562b8d24cb00, L_0x562b8d24ce40, C4<1>, C4<1>;
v0x562b8cd8b310_0 .net "S", 0 0, L_0x562b8d24c7b0;  alias, 1 drivers
v0x562b8cd8b3b0_0 .net "a", 0 0, L_0x562b8d24cb00;  alias, 1 drivers
v0x562b8cd8b450_0 .net "b", 0 0, L_0x562b8d24ce40;  alias, 1 drivers
v0x562b8cd8b4f0_0 .net "cout", 0 0, L_0x562b8d24c820;  alias, 1 drivers
S_0x562b8cd8b590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd8aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24c890 .functor XOR 1, L_0x562b8d24c380, L_0x562b8d24c7b0, C4<0>, C4<0>;
L_0x562b8d24c990 .functor AND 1, L_0x562b8d24c380, L_0x562b8d24c7b0, C4<1>, C4<1>;
v0x562b8cd8b720_0 .net "S", 0 0, L_0x562b8d24c890;  alias, 1 drivers
v0x562b8cd8b7c0_0 .net "a", 0 0, L_0x562b8d24c380;  alias, 1 drivers
v0x562b8cd8b860_0 .net "b", 0 0, L_0x562b8d24c7b0;  alias, 1 drivers
v0x562b8cd8b900_0 .net "cout", 0 0, L_0x562b8d24c990;  alias, 1 drivers
S_0x562b8cd8bea0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c2cf150 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8cd8c030 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd8bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24d2a0 .functor OR 1, L_0x562b8d24d0c0, L_0x562b8d24d230, C4<0>, C4<0>;
v0x562b8cd8c9e0_0 .net "S", 0 0, L_0x562b8d24d130;  1 drivers
v0x562b8cd8ca80_0 .net "a", 0 0, L_0x562b8d24d3a0;  1 drivers
v0x562b8cd8cb20_0 .net "b", 0 0, L_0x562b8d24d4d0;  1 drivers
v0x562b8cd8cbc0_0 .net "cin", 0 0, L_0x562b8d24ca00;  alias, 1 drivers
v0x562b8cd8cc60_0 .net "cout", 0 0, L_0x562b8d24d2a0;  alias, 1 drivers
v0x562b8cd8cd00_0 .net "cout1", 0 0, L_0x562b8d24d0c0;  1 drivers
v0x562b8cd8cda0_0 .net "cout2", 0 0, L_0x562b8d24d230;  1 drivers
v0x562b8cd8ce40_0 .net "s1", 0 0, L_0x562b8d24d050;  1 drivers
S_0x562b8cd8c1c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd8c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24d050 .functor XOR 1, L_0x562b8d24d3a0, L_0x562b8d24d4d0, C4<0>, C4<0>;
L_0x562b8d24d0c0 .functor AND 1, L_0x562b8d24d3a0, L_0x562b8d24d4d0, C4<1>, C4<1>;
v0x562b8cd8c350_0 .net "S", 0 0, L_0x562b8d24d050;  alias, 1 drivers
v0x562b8cd8c3f0_0 .net "a", 0 0, L_0x562b8d24d3a0;  alias, 1 drivers
v0x562b8cd8c490_0 .net "b", 0 0, L_0x562b8d24d4d0;  alias, 1 drivers
v0x562b8cd8c530_0 .net "cout", 0 0, L_0x562b8d24d0c0;  alias, 1 drivers
S_0x562b8cd8c5d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd8c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24d130 .functor XOR 1, L_0x562b8d24ca00, L_0x562b8d24d050, C4<0>, C4<0>;
L_0x562b8d24d230 .functor AND 1, L_0x562b8d24ca00, L_0x562b8d24d050, C4<1>, C4<1>;
v0x562b8cd8c760_0 .net "S", 0 0, L_0x562b8d24d130;  alias, 1 drivers
v0x562b8cd8c800_0 .net "a", 0 0, L_0x562b8d24ca00;  alias, 1 drivers
v0x562b8cd8c8a0_0 .net "b", 0 0, L_0x562b8d24d050;  alias, 1 drivers
v0x562b8cd8c940_0 .net "cout", 0 0, L_0x562b8d24d230;  alias, 1 drivers
S_0x562b8cd8cee0 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c305ff0 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8cd8d070 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd8cee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24db50 .functor OR 1, L_0x562b8d24d970, L_0x562b8d24dae0, C4<0>, C4<0>;
v0x562b8cd8da20_0 .net "S", 0 0, L_0x562b8d24d9e0;  1 drivers
v0x562b8cd8dac0_0 .net "a", 0 0, L_0x562b8d24dc50;  1 drivers
v0x562b8cd8db60_0 .net "b", 0 0, L_0x562b8d24dd80;  1 drivers
v0x562b8cd8dc00_0 .net "cin", 0 0, L_0x562b8d24d2a0;  alias, 1 drivers
v0x562b8cd8dca0_0 .net "cout", 0 0, L_0x562b8d24db50;  alias, 1 drivers
v0x562b8cd8dd40_0 .net "cout1", 0 0, L_0x562b8d24d970;  1 drivers
v0x562b8cd8dde0_0 .net "cout2", 0 0, L_0x562b8d24dae0;  1 drivers
v0x562b8cd8de80_0 .net "s1", 0 0, L_0x562b8d24d900;  1 drivers
S_0x562b8cd8d200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd8d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24d900 .functor XOR 1, L_0x562b8d24dc50, L_0x562b8d24dd80, C4<0>, C4<0>;
L_0x562b8d24d970 .functor AND 1, L_0x562b8d24dc50, L_0x562b8d24dd80, C4<1>, C4<1>;
v0x562b8cd8d390_0 .net "S", 0 0, L_0x562b8d24d900;  alias, 1 drivers
v0x562b8cd8d430_0 .net "a", 0 0, L_0x562b8d24dc50;  alias, 1 drivers
v0x562b8cd8d4d0_0 .net "b", 0 0, L_0x562b8d24dd80;  alias, 1 drivers
v0x562b8cd8d570_0 .net "cout", 0 0, L_0x562b8d24d970;  alias, 1 drivers
S_0x562b8cd8d610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd8d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24d9e0 .functor XOR 1, L_0x562b8d24d2a0, L_0x562b8d24d900, C4<0>, C4<0>;
L_0x562b8d24dae0 .functor AND 1, L_0x562b8d24d2a0, L_0x562b8d24d900, C4<1>, C4<1>;
v0x562b8cd8d7a0_0 .net "S", 0 0, L_0x562b8d24d9e0;  alias, 1 drivers
v0x562b8cd8d840_0 .net "a", 0 0, L_0x562b8d24d2a0;  alias, 1 drivers
v0x562b8cd8d8e0_0 .net "b", 0 0, L_0x562b8d24d900;  alias, 1 drivers
v0x562b8cd8d980_0 .net "cout", 0 0, L_0x562b8d24dae0;  alias, 1 drivers
S_0x562b8cd8df20 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8cd7e9d0;
 .timescale 0 0;
P_0x562b8c319190 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8cd8e0b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd8df20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d24e200 .functor OR 1, L_0x562b8d24e020, L_0x562b8d24e190, C4<0>, C4<0>;
v0x562b8cd8ea60_0 .net "S", 0 0, L_0x562b8d24e090;  1 drivers
v0x562b8cd8eb00_0 .net "a", 0 0, L_0x562b8d24e270;  1 drivers
v0x562b8cd8eba0_0 .net "b", 0 0, L_0x562b8d24e3a0;  1 drivers
v0x562b8cd8ec40_0 .net "cin", 0 0, L_0x562b8d24db50;  alias, 1 drivers
v0x562b8cd8ece0_0 .net "cout", 0 0, L_0x562b8d24e200;  alias, 1 drivers
v0x562b8cd8ed80_0 .net "cout1", 0 0, L_0x562b8d24e020;  1 drivers
v0x562b8cd8ee20_0 .net "cout2", 0 0, L_0x562b8d24e190;  1 drivers
v0x562b8cd8eec0_0 .net "s1", 0 0, L_0x562b8d24dfb0;  1 drivers
S_0x562b8cd8e240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd8e0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24dfb0 .functor XOR 1, L_0x562b8d24e270, L_0x562b8d24e3a0, C4<0>, C4<0>;
L_0x562b8d24e020 .functor AND 1, L_0x562b8d24e270, L_0x562b8d24e3a0, C4<1>, C4<1>;
v0x562b8cd8e3d0_0 .net "S", 0 0, L_0x562b8d24dfb0;  alias, 1 drivers
v0x562b8cd8e470_0 .net "a", 0 0, L_0x562b8d24e270;  alias, 1 drivers
v0x562b8cd8e510_0 .net "b", 0 0, L_0x562b8d24e3a0;  alias, 1 drivers
v0x562b8cd8e5b0_0 .net "cout", 0 0, L_0x562b8d24e020;  alias, 1 drivers
S_0x562b8cd8e650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd8e0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d24e090 .functor XOR 1, L_0x562b8d24db50, L_0x562b8d24dfb0, C4<0>, C4<0>;
L_0x562b8d24e190 .functor AND 1, L_0x562b8d24db50, L_0x562b8d24dfb0, C4<1>, C4<1>;
v0x562b8cd8e7e0_0 .net "S", 0 0, L_0x562b8d24e090;  alias, 1 drivers
v0x562b8cd8e880_0 .net "a", 0 0, L_0x562b8d24db50;  alias, 1 drivers
v0x562b8cd8e920_0 .net "b", 0 0, L_0x562b8d24dfb0;  alias, 1 drivers
v0x562b8cd8e9c0_0 .net "cout", 0 0, L_0x562b8d24e190;  alias, 1 drivers
S_0x562b8cd90bb0 .scope module, "ins2" "subtractor_Nbit" 3 155, 3 35 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "D";
    .port_info 4 /OUTPUT 8 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c2f4570 .param/l "N" 0 3 35, +C4<00000000000000000000000000001000>;
L_0x562b8d25a740 .functor NOT 8, L_0x562b8d25eec0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f38f70e1dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d25ab10 .functor BUFZ 1, L_0x7f38f70e1dd0, C4<0>, C4<0>, C4<0>;
L_0x562b8d25ac70 .functor NOT 1, L_0x562b8d25abd0, C4<0>, C4<0>, C4<0>;
v0x562b8cda1b40_0 .net "D", 7 0, L_0x562b8d25a6a0;  alias, 1 drivers
v0x562b8cda1be0_0 .net *"_ivl_63", 0 0, L_0x562b8d25ab10;  1 drivers
v0x562b8cda1c80_0 .net "a", 7 0, L_0x562b8d25ed90;  1 drivers
v0x562b8cda1d20_0 .net "abs_D", 7 0, L_0x562b8d25ebe0;  alias, 1 drivers
v0x562b8cda1dc0_0 .net "b", 7 0, L_0x562b8d25eec0;  1 drivers
v0x562b8cda1e60_0 .net "b_comp", 7 0, L_0x562b8d25a740;  1 drivers
v0x562b8cda1f00_0 .net "carry", 8 0, L_0x562b8d25a7b0;  1 drivers
v0x562b8cda1fa0_0 .net "cin", 0 0, L_0x7f38f70e1dd0;  1 drivers
v0x562b8cda2040_0 .net "is_pos", 0 0, L_0x562b8d25abd0;  1 drivers
v0x562b8cda20e0_0 .net "negative", 0 0, L_0x562b8d25ac70;  alias, 1 drivers
v0x562b8cda2180_0 .net "twos", 7 0, L_0x562b8d25e9d0;  1 drivers
L_0x562b8d256c80 .part L_0x562b8d25ed90, 0, 1;
L_0x562b8d256db0 .part L_0x562b8d25a740, 0, 1;
L_0x562b8d256ee0 .part L_0x562b8d25a7b0, 0, 1;
L_0x562b8d257370 .part L_0x562b8d25ed90, 1, 1;
L_0x562b8d2574a0 .part L_0x562b8d25a740, 1, 1;
L_0x562b8d2575d0 .part L_0x562b8d25a7b0, 1, 1;
L_0x562b8d257b50 .part L_0x562b8d25ed90, 2, 1;
L_0x562b8d257c80 .part L_0x562b8d25a740, 2, 1;
L_0x562b8d257e00 .part L_0x562b8d25a7b0, 2, 1;
L_0x562b8d258290 .part L_0x562b8d25ed90, 3, 1;
L_0x562b8d258450 .part L_0x562b8d25a740, 3, 1;
L_0x562b8d258610 .part L_0x562b8d25a7b0, 3, 1;
L_0x562b8d258b00 .part L_0x562b8d25ed90, 4, 1;
L_0x562b8d258c30 .part L_0x562b8d25a740, 4, 1;
L_0x562b8d258d60 .part L_0x562b8d25a7b0, 4, 1;
L_0x562b8d2590e0 .part L_0x562b8d25ed90, 5, 1;
L_0x562b8d2592a0 .part L_0x562b8d25a740, 5, 1;
L_0x562b8d2593d0 .part L_0x562b8d25a7b0, 5, 1;
L_0x562b8d259870 .part L_0x562b8d25ed90, 6, 1;
L_0x562b8d2599a0 .part L_0x562b8d25a740, 6, 1;
L_0x562b8d259500 .part L_0x562b8d25a7b0, 6, 1;
L_0x562b8d259f70 .part L_0x562b8d25ed90, 7, 1;
L_0x562b8d25a270 .part L_0x562b8d25a740, 7, 1;
L_0x562b8d25a420 .part L_0x562b8d25a7b0, 7, 1;
LS_0x562b8d25a6a0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d256a00, L_0x562b8d2570f0, L_0x562b8d2578d0, L_0x562b8d258010;
LS_0x562b8d25a6a0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d258920, L_0x562b8d258f00, L_0x562b8d259680, L_0x562b8d259cf0;
L_0x562b8d25a6a0 .concat8 [ 4 4 0 0], LS_0x562b8d25a6a0_0_0, LS_0x562b8d25a6a0_0_4;
LS_0x562b8d25a7b0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d25ab10, L_0x562b8d256c10, L_0x562b8d257300, L_0x562b8d257ae0;
LS_0x562b8d25a7b0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d258220, L_0x562b8d258a90, L_0x562b8d259070, L_0x562b8d259800;
LS_0x562b8d25a7b0_0_8 .concat8 [ 1 0 0 0], L_0x562b8d259f00;
L_0x562b8d25a7b0 .concat8 [ 4 4 1 0], LS_0x562b8d25a7b0_0_0, LS_0x562b8d25a7b0_0_4, LS_0x562b8d25a7b0_0_8;
L_0x562b8d25abd0 .part L_0x562b8d25a7b0, 8, 1;
L_0x562b8d25ebe0 .functor MUXZ 8, L_0x562b8d25e9d0, L_0x562b8d25a6a0, L_0x562b8d25abd0, C4<>;
S_0x562b8cd90de0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cd90bb0;
 .timescale 0 0;
P_0x562b8c32cd40 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cd90f70 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd90de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d256c10 .functor OR 1, L_0x562b8d256940, L_0x562b8d256ba0, C4<0>, C4<0>;
v0x562b8cd91920_0 .net "S", 0 0, L_0x562b8d256a00;  1 drivers
v0x562b8cd919c0_0 .net "a", 0 0, L_0x562b8d256c80;  1 drivers
v0x562b8cd91a60_0 .net "b", 0 0, L_0x562b8d256db0;  1 drivers
v0x562b8cd91b00_0 .net "cin", 0 0, L_0x562b8d256ee0;  1 drivers
v0x562b8cd91ba0_0 .net "cout", 0 0, L_0x562b8d256c10;  1 drivers
v0x562b8cd91c40_0 .net "cout1", 0 0, L_0x562b8d256940;  1 drivers
v0x562b8cd91ce0_0 .net "cout2", 0 0, L_0x562b8d256ba0;  1 drivers
v0x562b8cd91d80_0 .net "s1", 0 0, L_0x562b8d256830;  1 drivers
S_0x562b8cd91100 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd90f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d256830 .functor XOR 1, L_0x562b8d256c80, L_0x562b8d256db0, C4<0>, C4<0>;
L_0x562b8d256940 .functor AND 1, L_0x562b8d256c80, L_0x562b8d256db0, C4<1>, C4<1>;
v0x562b8cd91290_0 .net "S", 0 0, L_0x562b8d256830;  alias, 1 drivers
v0x562b8cd91330_0 .net "a", 0 0, L_0x562b8d256c80;  alias, 1 drivers
v0x562b8cd913d0_0 .net "b", 0 0, L_0x562b8d256db0;  alias, 1 drivers
v0x562b8cd91470_0 .net "cout", 0 0, L_0x562b8d256940;  alias, 1 drivers
S_0x562b8cd91510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd90f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d256a00 .functor XOR 1, L_0x562b8d256ee0, L_0x562b8d256830, C4<0>, C4<0>;
L_0x562b8d256ba0 .functor AND 1, L_0x562b8d256ee0, L_0x562b8d256830, C4<1>, C4<1>;
v0x562b8cd916a0_0 .net "S", 0 0, L_0x562b8d256a00;  alias, 1 drivers
v0x562b8cd91740_0 .net "a", 0 0, L_0x562b8d256ee0;  alias, 1 drivers
v0x562b8cd917e0_0 .net "b", 0 0, L_0x562b8d256830;  alias, 1 drivers
v0x562b8cd91880_0 .net "cout", 0 0, L_0x562b8d256ba0;  alias, 1 drivers
S_0x562b8cd91e20 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cd90bb0;
 .timescale 0 0;
P_0x562b8c339900 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cd91fb0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd91e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d257300 .functor OR 1, L_0x562b8d257080, L_0x562b8d257290, C4<0>, C4<0>;
v0x562b8cd92960_0 .net "S", 0 0, L_0x562b8d2570f0;  1 drivers
v0x562b8cd92a00_0 .net "a", 0 0, L_0x562b8d257370;  1 drivers
v0x562b8cd92aa0_0 .net "b", 0 0, L_0x562b8d2574a0;  1 drivers
v0x562b8cd92b40_0 .net "cin", 0 0, L_0x562b8d2575d0;  1 drivers
v0x562b8cd92be0_0 .net "cout", 0 0, L_0x562b8d257300;  1 drivers
v0x562b8cd92c80_0 .net "cout1", 0 0, L_0x562b8d257080;  1 drivers
v0x562b8cd92d20_0 .net "cout2", 0 0, L_0x562b8d257290;  1 drivers
v0x562b8cd92dc0_0 .net "s1", 0 0, L_0x562b8d257010;  1 drivers
S_0x562b8cd92140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd91fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d257010 .functor XOR 1, L_0x562b8d257370, L_0x562b8d2574a0, C4<0>, C4<0>;
L_0x562b8d257080 .functor AND 1, L_0x562b8d257370, L_0x562b8d2574a0, C4<1>, C4<1>;
v0x562b8cd922d0_0 .net "S", 0 0, L_0x562b8d257010;  alias, 1 drivers
v0x562b8cd92370_0 .net "a", 0 0, L_0x562b8d257370;  alias, 1 drivers
v0x562b8cd92410_0 .net "b", 0 0, L_0x562b8d2574a0;  alias, 1 drivers
v0x562b8cd924b0_0 .net "cout", 0 0, L_0x562b8d257080;  alias, 1 drivers
S_0x562b8cd92550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd91fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2570f0 .functor XOR 1, L_0x562b8d2575d0, L_0x562b8d257010, C4<0>, C4<0>;
L_0x562b8d257290 .functor AND 1, L_0x562b8d2575d0, L_0x562b8d257010, C4<1>, C4<1>;
v0x562b8cd926e0_0 .net "S", 0 0, L_0x562b8d2570f0;  alias, 1 drivers
v0x562b8cd92780_0 .net "a", 0 0, L_0x562b8d2575d0;  alias, 1 drivers
v0x562b8cd92820_0 .net "b", 0 0, L_0x562b8d257010;  alias, 1 drivers
v0x562b8cd928c0_0 .net "cout", 0 0, L_0x562b8d257290;  alias, 1 drivers
S_0x562b8cd92e60 .scope generate, "genblk1[2]" "genblk1[2]" 3 49, 3 49 0, S_0x562b8cd90bb0;
 .timescale 0 0;
P_0x562b8c359760 .param/l "i" 0 3 49, +C4<010>;
S_0x562b8cd92ff0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd92e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d257ae0 .functor OR 1, L_0x562b8d257810, L_0x562b8d257a70, C4<0>, C4<0>;
v0x562b8cd939a0_0 .net "S", 0 0, L_0x562b8d2578d0;  1 drivers
v0x562b8cd93a40_0 .net "a", 0 0, L_0x562b8d257b50;  1 drivers
v0x562b8cd93ae0_0 .net "b", 0 0, L_0x562b8d257c80;  1 drivers
v0x562b8cd93b80_0 .net "cin", 0 0, L_0x562b8d257e00;  1 drivers
v0x562b8cd93c20_0 .net "cout", 0 0, L_0x562b8d257ae0;  1 drivers
v0x562b8cd93cc0_0 .net "cout1", 0 0, L_0x562b8d257810;  1 drivers
v0x562b8cd93d60_0 .net "cout2", 0 0, L_0x562b8d257a70;  1 drivers
v0x562b8cd93e00_0 .net "s1", 0 0, L_0x562b8d257700;  1 drivers
S_0x562b8cd93180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd92ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d257700 .functor XOR 1, L_0x562b8d257b50, L_0x562b8d257c80, C4<0>, C4<0>;
L_0x562b8d257810 .functor AND 1, L_0x562b8d257b50, L_0x562b8d257c80, C4<1>, C4<1>;
v0x562b8cd93310_0 .net "S", 0 0, L_0x562b8d257700;  alias, 1 drivers
v0x562b8cd933b0_0 .net "a", 0 0, L_0x562b8d257b50;  alias, 1 drivers
v0x562b8cd93450_0 .net "b", 0 0, L_0x562b8d257c80;  alias, 1 drivers
v0x562b8cd934f0_0 .net "cout", 0 0, L_0x562b8d257810;  alias, 1 drivers
S_0x562b8cd93590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd92ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2578d0 .functor XOR 1, L_0x562b8d257e00, L_0x562b8d257700, C4<0>, C4<0>;
L_0x562b8d257a70 .functor AND 1, L_0x562b8d257e00, L_0x562b8d257700, C4<1>, C4<1>;
v0x562b8cd93720_0 .net "S", 0 0, L_0x562b8d2578d0;  alias, 1 drivers
v0x562b8cd937c0_0 .net "a", 0 0, L_0x562b8d257e00;  alias, 1 drivers
v0x562b8cd93860_0 .net "b", 0 0, L_0x562b8d257700;  alias, 1 drivers
v0x562b8cd93900_0 .net "cout", 0 0, L_0x562b8d257a70;  alias, 1 drivers
S_0x562b8cd93ea0 .scope generate, "genblk1[3]" "genblk1[3]" 3 49, 3 49 0, S_0x562b8cd90bb0;
 .timescale 0 0;
P_0x562b8c364890 .param/l "i" 0 3 49, +C4<011>;
S_0x562b8cd94030 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd93ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d258220 .functor OR 1, L_0x562b8d257fa0, L_0x562b8d2581b0, C4<0>, C4<0>;
v0x562b8cd949e0_0 .net "S", 0 0, L_0x562b8d258010;  1 drivers
v0x562b8cd94a80_0 .net "a", 0 0, L_0x562b8d258290;  1 drivers
v0x562b8cd94b20_0 .net "b", 0 0, L_0x562b8d258450;  1 drivers
v0x562b8cd94bc0_0 .net "cin", 0 0, L_0x562b8d258610;  1 drivers
v0x562b8cd94c60_0 .net "cout", 0 0, L_0x562b8d258220;  1 drivers
v0x562b8cd94d00_0 .net "cout1", 0 0, L_0x562b8d257fa0;  1 drivers
v0x562b8cd94da0_0 .net "cout2", 0 0, L_0x562b8d2581b0;  1 drivers
v0x562b8cd94e40_0 .net "s1", 0 0, L_0x562b8d257f30;  1 drivers
S_0x562b8cd941c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd94030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d257f30 .functor XOR 1, L_0x562b8d258290, L_0x562b8d258450, C4<0>, C4<0>;
L_0x562b8d257fa0 .functor AND 1, L_0x562b8d258290, L_0x562b8d258450, C4<1>, C4<1>;
v0x562b8cd94350_0 .net "S", 0 0, L_0x562b8d257f30;  alias, 1 drivers
v0x562b8cd943f0_0 .net "a", 0 0, L_0x562b8d258290;  alias, 1 drivers
v0x562b8cd94490_0 .net "b", 0 0, L_0x562b8d258450;  alias, 1 drivers
v0x562b8cd94530_0 .net "cout", 0 0, L_0x562b8d257fa0;  alias, 1 drivers
S_0x562b8cd945d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd94030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d258010 .functor XOR 1, L_0x562b8d258610, L_0x562b8d257f30, C4<0>, C4<0>;
L_0x562b8d2581b0 .functor AND 1, L_0x562b8d258610, L_0x562b8d257f30, C4<1>, C4<1>;
v0x562b8cd94760_0 .net "S", 0 0, L_0x562b8d258010;  alias, 1 drivers
v0x562b8cd94800_0 .net "a", 0 0, L_0x562b8d258610;  alias, 1 drivers
v0x562b8cd948a0_0 .net "b", 0 0, L_0x562b8d257f30;  alias, 1 drivers
v0x562b8cd94940_0 .net "cout", 0 0, L_0x562b8d2581b0;  alias, 1 drivers
S_0x562b8cd94ee0 .scope generate, "genblk1[4]" "genblk1[4]" 3 49, 3 49 0, S_0x562b8cd90bb0;
 .timescale 0 0;
P_0x562b8c373dc0 .param/l "i" 0 3 49, +C4<0100>;
S_0x562b8cd95070 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd94ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d258a90 .functor OR 1, L_0x562b8d2588b0, L_0x562b8d258a20, C4<0>, C4<0>;
v0x562b8cd95a20_0 .net "S", 0 0, L_0x562b8d258920;  1 drivers
v0x562b8cd95ac0_0 .net "a", 0 0, L_0x562b8d258b00;  1 drivers
v0x562b8cd95b60_0 .net "b", 0 0, L_0x562b8d258c30;  1 drivers
v0x562b8cd95c00_0 .net "cin", 0 0, L_0x562b8d258d60;  1 drivers
v0x562b8cd95ca0_0 .net "cout", 0 0, L_0x562b8d258a90;  1 drivers
v0x562b8cd95d40_0 .net "cout1", 0 0, L_0x562b8d2588b0;  1 drivers
v0x562b8cd95de0_0 .net "cout2", 0 0, L_0x562b8d258a20;  1 drivers
v0x562b8cd95e80_0 .net "s1", 0 0, L_0x562b8d258840;  1 drivers
S_0x562b8cd95200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd95070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d258840 .functor XOR 1, L_0x562b8d258b00, L_0x562b8d258c30, C4<0>, C4<0>;
L_0x562b8d2588b0 .functor AND 1, L_0x562b8d258b00, L_0x562b8d258c30, C4<1>, C4<1>;
v0x562b8cd95390_0 .net "S", 0 0, L_0x562b8d258840;  alias, 1 drivers
v0x562b8cd95430_0 .net "a", 0 0, L_0x562b8d258b00;  alias, 1 drivers
v0x562b8cd954d0_0 .net "b", 0 0, L_0x562b8d258c30;  alias, 1 drivers
v0x562b8cd95570_0 .net "cout", 0 0, L_0x562b8d2588b0;  alias, 1 drivers
S_0x562b8cd95610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd95070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d258920 .functor XOR 1, L_0x562b8d258d60, L_0x562b8d258840, C4<0>, C4<0>;
L_0x562b8d258a20 .functor AND 1, L_0x562b8d258d60, L_0x562b8d258840, C4<1>, C4<1>;
v0x562b8cd957a0_0 .net "S", 0 0, L_0x562b8d258920;  alias, 1 drivers
v0x562b8cd95840_0 .net "a", 0 0, L_0x562b8d258d60;  alias, 1 drivers
v0x562b8cd958e0_0 .net "b", 0 0, L_0x562b8d258840;  alias, 1 drivers
v0x562b8cd95980_0 .net "cout", 0 0, L_0x562b8d258a20;  alias, 1 drivers
S_0x562b8cd95f20 .scope generate, "genblk1[5]" "genblk1[5]" 3 49, 3 49 0, S_0x562b8cd90bb0;
 .timescale 0 0;
P_0x562b8c3805d0 .param/l "i" 0 3 49, +C4<0101>;
S_0x562b8cd960b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd95f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d259070 .functor OR 1, L_0x562b8d258e90, L_0x562b8d259000, C4<0>, C4<0>;
v0x562b8cd96a60_0 .net "S", 0 0, L_0x562b8d258f00;  1 drivers
v0x562b8cd96b00_0 .net "a", 0 0, L_0x562b8d2590e0;  1 drivers
v0x562b8cd96ba0_0 .net "b", 0 0, L_0x562b8d2592a0;  1 drivers
v0x562b8cd96c40_0 .net "cin", 0 0, L_0x562b8d2593d0;  1 drivers
v0x562b8cd96ce0_0 .net "cout", 0 0, L_0x562b8d259070;  1 drivers
v0x562b8cd96d80_0 .net "cout1", 0 0, L_0x562b8d258e90;  1 drivers
v0x562b8cd96e20_0 .net "cout2", 0 0, L_0x562b8d259000;  1 drivers
v0x562b8cd96ec0_0 .net "s1", 0 0, L_0x562b8d2587d0;  1 drivers
S_0x562b8cd96240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd960b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2587d0 .functor XOR 1, L_0x562b8d2590e0, L_0x562b8d2592a0, C4<0>, C4<0>;
L_0x562b8d258e90 .functor AND 1, L_0x562b8d2590e0, L_0x562b8d2592a0, C4<1>, C4<1>;
v0x562b8cd963d0_0 .net "S", 0 0, L_0x562b8d2587d0;  alias, 1 drivers
v0x562b8cd96470_0 .net "a", 0 0, L_0x562b8d2590e0;  alias, 1 drivers
v0x562b8cd96510_0 .net "b", 0 0, L_0x562b8d2592a0;  alias, 1 drivers
v0x562b8cd965b0_0 .net "cout", 0 0, L_0x562b8d258e90;  alias, 1 drivers
S_0x562b8cd96650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd960b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d258f00 .functor XOR 1, L_0x562b8d2593d0, L_0x562b8d2587d0, C4<0>, C4<0>;
L_0x562b8d259000 .functor AND 1, L_0x562b8d2593d0, L_0x562b8d2587d0, C4<1>, C4<1>;
v0x562b8cd967e0_0 .net "S", 0 0, L_0x562b8d258f00;  alias, 1 drivers
v0x562b8cd96880_0 .net "a", 0 0, L_0x562b8d2593d0;  alias, 1 drivers
v0x562b8cd96920_0 .net "b", 0 0, L_0x562b8d2587d0;  alias, 1 drivers
v0x562b8cd969c0_0 .net "cout", 0 0, L_0x562b8d259000;  alias, 1 drivers
S_0x562b8cd96f60 .scope generate, "genblk1[6]" "genblk1[6]" 3 49, 3 49 0, S_0x562b8cd90bb0;
 .timescale 0 0;
P_0x562b8c3921f0 .param/l "i" 0 3 49, +C4<0110>;
S_0x562b8cd970f0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd96f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d259800 .functor OR 1, L_0x562b8d259610, L_0x562b8d259790, C4<0>, C4<0>;
v0x562b8cd97aa0_0 .net "S", 0 0, L_0x562b8d259680;  1 drivers
v0x562b8cd97b40_0 .net "a", 0 0, L_0x562b8d259870;  1 drivers
v0x562b8cd97be0_0 .net "b", 0 0, L_0x562b8d2599a0;  1 drivers
v0x562b8cd97c80_0 .net "cin", 0 0, L_0x562b8d259500;  1 drivers
v0x562b8cd97d20_0 .net "cout", 0 0, L_0x562b8d259800;  1 drivers
v0x562b8cd97dc0_0 .net "cout1", 0 0, L_0x562b8d259610;  1 drivers
v0x562b8cd97e60_0 .net "cout2", 0 0, L_0x562b8d259790;  1 drivers
v0x562b8cd97f00_0 .net "s1", 0 0, L_0x562b8d2595a0;  1 drivers
S_0x562b8cd97280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd970f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2595a0 .functor XOR 1, L_0x562b8d259870, L_0x562b8d2599a0, C4<0>, C4<0>;
L_0x562b8d259610 .functor AND 1, L_0x562b8d259870, L_0x562b8d2599a0, C4<1>, C4<1>;
v0x562b8cd97410_0 .net "S", 0 0, L_0x562b8d2595a0;  alias, 1 drivers
v0x562b8cd974b0_0 .net "a", 0 0, L_0x562b8d259870;  alias, 1 drivers
v0x562b8cd97550_0 .net "b", 0 0, L_0x562b8d2599a0;  alias, 1 drivers
v0x562b8cd975f0_0 .net "cout", 0 0, L_0x562b8d259610;  alias, 1 drivers
S_0x562b8cd97690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd970f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d259680 .functor XOR 1, L_0x562b8d259500, L_0x562b8d2595a0, C4<0>, C4<0>;
L_0x562b8d259790 .functor AND 1, L_0x562b8d259500, L_0x562b8d2595a0, C4<1>, C4<1>;
v0x562b8cd97820_0 .net "S", 0 0, L_0x562b8d259680;  alias, 1 drivers
v0x562b8cd978c0_0 .net "a", 0 0, L_0x562b8d259500;  alias, 1 drivers
v0x562b8cd97960_0 .net "b", 0 0, L_0x562b8d2595a0;  alias, 1 drivers
v0x562b8cd97a00_0 .net "cout", 0 0, L_0x562b8d259790;  alias, 1 drivers
S_0x562b8cd97fa0 .scope generate, "genblk1[7]" "genblk1[7]" 3 49, 3 49 0, S_0x562b8cd90bb0;
 .timescale 0 0;
P_0x562b8c39dcc0 .param/l "i" 0 3 49, +C4<0111>;
S_0x562b8cd98130 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cd97fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d259f00 .functor OR 1, L_0x562b8d259c80, L_0x562b8d259e90, C4<0>, C4<0>;
v0x562b8cd98ae0_0 .net "S", 0 0, L_0x562b8d259cf0;  1 drivers
v0x562b8cd98b80_0 .net "a", 0 0, L_0x562b8d259f70;  1 drivers
v0x562b8cd98c20_0 .net "b", 0 0, L_0x562b8d25a270;  1 drivers
v0x562b8cd98cc0_0 .net "cin", 0 0, L_0x562b8d25a420;  1 drivers
v0x562b8cd98d60_0 .net "cout", 0 0, L_0x562b8d259f00;  1 drivers
v0x562b8cd98e00_0 .net "cout1", 0 0, L_0x562b8d259c80;  1 drivers
v0x562b8cd98ea0_0 .net "cout2", 0 0, L_0x562b8d259e90;  1 drivers
v0x562b8cd98f40_0 .net "s1", 0 0, L_0x562b8d259c10;  1 drivers
S_0x562b8cd982c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd98130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d259c10 .functor XOR 1, L_0x562b8d259f70, L_0x562b8d25a270, C4<0>, C4<0>;
L_0x562b8d259c80 .functor AND 1, L_0x562b8d259f70, L_0x562b8d25a270, C4<1>, C4<1>;
v0x562b8cd98450_0 .net "S", 0 0, L_0x562b8d259c10;  alias, 1 drivers
v0x562b8cd984f0_0 .net "a", 0 0, L_0x562b8d259f70;  alias, 1 drivers
v0x562b8cd98590_0 .net "b", 0 0, L_0x562b8d25a270;  alias, 1 drivers
v0x562b8cd98630_0 .net "cout", 0 0, L_0x562b8d259c80;  alias, 1 drivers
S_0x562b8cd986d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd98130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d259cf0 .functor XOR 1, L_0x562b8d25a420, L_0x562b8d259c10, C4<0>, C4<0>;
L_0x562b8d259e90 .functor AND 1, L_0x562b8d25a420, L_0x562b8d259c10, C4<1>, C4<1>;
v0x562b8cd98860_0 .net "S", 0 0, L_0x562b8d259cf0;  alias, 1 drivers
v0x562b8cd98900_0 .net "a", 0 0, L_0x562b8d25a420;  alias, 1 drivers
v0x562b8cd989a0_0 .net "b", 0 0, L_0x562b8d259c10;  alias, 1 drivers
v0x562b8cd98a40_0 .net "cout", 0 0, L_0x562b8d259e90;  alias, 1 drivers
S_0x562b8cd98fe0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cd90bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i";
    .port_info 1 /OUTPUT 8 "o";
P_0x562b8c372030 .param/l "N" 0 3 60, +C4<00000000000000000000000000001000>;
L_0x562b8d25ad80 .functor NOT 8, L_0x562b8d25a6a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x562b8cda18c0_0 .net "cout", 0 0, L_0x562b8d25eb00;  1 drivers
v0x562b8cda1960_0 .net "i", 7 0, L_0x562b8d25a6a0;  alias, 1 drivers
v0x562b8cda1a00_0 .net "o", 7 0, L_0x562b8d25e9d0;  alias, 1 drivers
v0x562b8cda1aa0_0 .net "temp2", 7 0, L_0x562b8d25ad80;  1 drivers
S_0x562b8cd99170 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cd98fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c346540 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e1d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d25ea70 .functor BUFZ 1, L_0x7f38f70e1d88, C4<0>, C4<0>, C4<0>;
L_0x562b8d25eb00 .functor BUFZ 1, L_0x562b8d25e4d0, C4<0>, C4<0>, C4<0>;
v0x562b8cda1500_0 .net "S", 7 0, L_0x562b8d25e9d0;  alias, 1 drivers
v0x562b8cda15a0_0 .net "a", 7 0, L_0x562b8d25ad80;  alias, 1 drivers
L_0x7f38f70e1d40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8cda1640_0 .net "b", 7 0, L_0x7f38f70e1d40;  1 drivers
v0x562b8cda16e0 .array "carry", 0 8;
v0x562b8cda16e0_0 .net v0x562b8cda16e0 0, 0 0, L_0x562b8d25ea70; 1 drivers
v0x562b8cda16e0_1 .net v0x562b8cda16e0 1, 0 0, L_0x562b8d25b2f0; 1 drivers
v0x562b8cda16e0_2 .net v0x562b8cda16e0 2, 0 0, L_0x562b8d25b9a0; 1 drivers
v0x562b8cda16e0_3 .net v0x562b8cda16e0 3, 0 0, L_0x562b8d25c110; 1 drivers
v0x562b8cda16e0_4 .net v0x562b8cda16e0 4, 0 0, L_0x562b8d25c810; 1 drivers
v0x562b8cda16e0_5 .net v0x562b8cda16e0 5, 0 0, L_0x562b8d25cfa0; 1 drivers
v0x562b8cda16e0_6 .net v0x562b8cda16e0 6, 0 0, L_0x562b8d25d650; 1 drivers
v0x562b8cda16e0_7 .net v0x562b8cda16e0 7, 0 0, L_0x562b8d25de40; 1 drivers
v0x562b8cda16e0_8 .net v0x562b8cda16e0 8, 0 0, L_0x562b8d25e4d0; 1 drivers
v0x562b8cda1780_0 .net "cin", 0 0, L_0x7f38f70e1d88;  1 drivers
v0x562b8cda1820_0 .net "cout", 0 0, L_0x562b8d25eb00;  alias, 1 drivers
L_0x562b8d25b430 .part L_0x562b8d25ad80, 0, 1;
L_0x562b8d25b580 .part L_0x7f38f70e1d40, 0, 1;
L_0x562b8d25bae0 .part L_0x562b8d25ad80, 1, 1;
L_0x562b8d25bca0 .part L_0x7f38f70e1d40, 1, 1;
L_0x562b8d25c250 .part L_0x562b8d25ad80, 2, 1;
L_0x562b8d25c380 .part L_0x7f38f70e1d40, 2, 1;
L_0x562b8d25c950 .part L_0x562b8d25ad80, 3, 1;
L_0x562b8d25ca80 .part L_0x7f38f70e1d40, 3, 1;
L_0x562b8d25d0e0 .part L_0x562b8d25ad80, 4, 1;
L_0x562b8d25d210 .part L_0x7f38f70e1d40, 4, 1;
L_0x562b8d25d790 .part L_0x562b8d25ad80, 5, 1;
L_0x562b8d25d9d0 .part L_0x7f38f70e1d40, 5, 1;
L_0x562b8d25df80 .part L_0x562b8d25ad80, 6, 1;
L_0x562b8d25e0b0 .part L_0x7f38f70e1d40, 6, 1;
L_0x562b8d25e5d0 .part L_0x562b8d25ad80, 7, 1;
L_0x562b8d25e700 .part L_0x7f38f70e1d40, 7, 1;
LS_0x562b8d25e9d0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d25b040, L_0x562b8d25b7d0, L_0x562b8d25bef0, L_0x562b8d25c5f0;
LS_0x562b8d25e9d0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d25cdd0, L_0x562b8d25d480, L_0x562b8d25dc20, L_0x562b8d25e2b0;
L_0x562b8d25e9d0 .concat8 [ 4 4 0 0], LS_0x562b8d25e9d0_0_0, LS_0x562b8d25e9d0_0_4;
S_0x562b8cd99300 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cd99170;
 .timescale 0 0;
P_0x562b8c349590 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cd99490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd99300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d25b2f0 .functor OR 1, L_0x562b8d25af60, L_0x562b8d25b1d0, C4<0>, C4<0>;
v0x562b8cd99e40_0 .net "S", 0 0, L_0x562b8d25b040;  1 drivers
v0x562b8cd99ee0_0 .net "a", 0 0, L_0x562b8d25b430;  1 drivers
v0x562b8cd99f80_0 .net "b", 0 0, L_0x562b8d25b580;  1 drivers
v0x562b8cd9a020_0 .net "cin", 0 0, L_0x562b8d25ea70;  alias, 1 drivers
v0x562b8cd9a0c0_0 .net "cout", 0 0, L_0x562b8d25b2f0;  alias, 1 drivers
v0x562b8cd9a160_0 .net "cout1", 0 0, L_0x562b8d25af60;  1 drivers
v0x562b8cd9a200_0 .net "cout2", 0 0, L_0x562b8d25b1d0;  1 drivers
v0x562b8cd9a2a0_0 .net "s1", 0 0, L_0x562b8d25ae60;  1 drivers
S_0x562b8cd99620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd99490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25ae60 .functor XOR 1, L_0x562b8d25b430, L_0x562b8d25b580, C4<0>, C4<0>;
L_0x562b8d25af60 .functor AND 1, L_0x562b8d25b430, L_0x562b8d25b580, C4<1>, C4<1>;
v0x562b8cd997b0_0 .net "S", 0 0, L_0x562b8d25ae60;  alias, 1 drivers
v0x562b8cd99850_0 .net "a", 0 0, L_0x562b8d25b430;  alias, 1 drivers
v0x562b8cd998f0_0 .net "b", 0 0, L_0x562b8d25b580;  alias, 1 drivers
v0x562b8cd99990_0 .net "cout", 0 0, L_0x562b8d25af60;  alias, 1 drivers
S_0x562b8cd99a30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd99490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25b040 .functor XOR 1, L_0x562b8d25ea70, L_0x562b8d25ae60, C4<0>, C4<0>;
L_0x562b8d25b1d0 .functor AND 1, L_0x562b8d25ea70, L_0x562b8d25ae60, C4<1>, C4<1>;
v0x562b8cd99bc0_0 .net "S", 0 0, L_0x562b8d25b040;  alias, 1 drivers
v0x562b8cd99c60_0 .net "a", 0 0, L_0x562b8d25ea70;  alias, 1 drivers
v0x562b8cd99d00_0 .net "b", 0 0, L_0x562b8d25ae60;  alias, 1 drivers
v0x562b8cd99da0_0 .net "cout", 0 0, L_0x562b8d25b1d0;  alias, 1 drivers
S_0x562b8cd9a340 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cd99170;
 .timescale 0 0;
P_0x562b8c353250 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cd9a4d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd9a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d25b9a0 .functor OR 1, L_0x562b8d25b740, L_0x562b8d25b910, C4<0>, C4<0>;
v0x562b8cd9ae80_0 .net "S", 0 0, L_0x562b8d25b7d0;  1 drivers
v0x562b8cd9af20_0 .net "a", 0 0, L_0x562b8d25bae0;  1 drivers
v0x562b8cd9afc0_0 .net "b", 0 0, L_0x562b8d25bca0;  1 drivers
v0x562b8cd9b060_0 .net "cin", 0 0, L_0x562b8d25b2f0;  alias, 1 drivers
v0x562b8cd9b100_0 .net "cout", 0 0, L_0x562b8d25b9a0;  alias, 1 drivers
v0x562b8cd9b1a0_0 .net "cout1", 0 0, L_0x562b8d25b740;  1 drivers
v0x562b8cd9b240_0 .net "cout2", 0 0, L_0x562b8d25b910;  1 drivers
v0x562b8cd9b2e0_0 .net "s1", 0 0, L_0x562b8d25b6b0;  1 drivers
S_0x562b8cd9a660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd9a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25b6b0 .functor XOR 1, L_0x562b8d25bae0, L_0x562b8d25bca0, C4<0>, C4<0>;
L_0x562b8d25b740 .functor AND 1, L_0x562b8d25bae0, L_0x562b8d25bca0, C4<1>, C4<1>;
v0x562b8cd9a7f0_0 .net "S", 0 0, L_0x562b8d25b6b0;  alias, 1 drivers
v0x562b8cd9a890_0 .net "a", 0 0, L_0x562b8d25bae0;  alias, 1 drivers
v0x562b8cd9a930_0 .net "b", 0 0, L_0x562b8d25bca0;  alias, 1 drivers
v0x562b8cd9a9d0_0 .net "cout", 0 0, L_0x562b8d25b740;  alias, 1 drivers
S_0x562b8cd9aa70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd9a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25b7d0 .functor XOR 1, L_0x562b8d25b2f0, L_0x562b8d25b6b0, C4<0>, C4<0>;
L_0x562b8d25b910 .functor AND 1, L_0x562b8d25b2f0, L_0x562b8d25b6b0, C4<1>, C4<1>;
v0x562b8cd9ac00_0 .net "S", 0 0, L_0x562b8d25b7d0;  alias, 1 drivers
v0x562b8cd9aca0_0 .net "a", 0 0, L_0x562b8d25b2f0;  alias, 1 drivers
v0x562b8cd9ad40_0 .net "b", 0 0, L_0x562b8d25b6b0;  alias, 1 drivers
v0x562b8cd9ade0_0 .net "cout", 0 0, L_0x562b8d25b910;  alias, 1 drivers
S_0x562b8cd9b380 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cd99170;
 .timescale 0 0;
P_0x562b8c3b19f0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cd9b510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd9b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d25c110 .functor OR 1, L_0x562b8d25be60, L_0x562b8d25c080, C4<0>, C4<0>;
v0x562b8cd9bec0_0 .net "S", 0 0, L_0x562b8d25bef0;  1 drivers
v0x562b8cd9bf60_0 .net "a", 0 0, L_0x562b8d25c250;  1 drivers
v0x562b8cd9c000_0 .net "b", 0 0, L_0x562b8d25c380;  1 drivers
v0x562b8cd9c0a0_0 .net "cin", 0 0, L_0x562b8d25b9a0;  alias, 1 drivers
v0x562b8cd9c140_0 .net "cout", 0 0, L_0x562b8d25c110;  alias, 1 drivers
v0x562b8cd9c1e0_0 .net "cout1", 0 0, L_0x562b8d25be60;  1 drivers
v0x562b8cd9c280_0 .net "cout2", 0 0, L_0x562b8d25c080;  1 drivers
v0x562b8cd9c320_0 .net "s1", 0 0, L_0x562b8d25bdd0;  1 drivers
S_0x562b8cd9b6a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd9b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25bdd0 .functor XOR 1, L_0x562b8d25c250, L_0x562b8d25c380, C4<0>, C4<0>;
L_0x562b8d25be60 .functor AND 1, L_0x562b8d25c250, L_0x562b8d25c380, C4<1>, C4<1>;
v0x562b8cd9b830_0 .net "S", 0 0, L_0x562b8d25bdd0;  alias, 1 drivers
v0x562b8cd9b8d0_0 .net "a", 0 0, L_0x562b8d25c250;  alias, 1 drivers
v0x562b8cd9b970_0 .net "b", 0 0, L_0x562b8d25c380;  alias, 1 drivers
v0x562b8cd9ba10_0 .net "cout", 0 0, L_0x562b8d25be60;  alias, 1 drivers
S_0x562b8cd9bab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd9b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25bef0 .functor XOR 1, L_0x562b8d25b9a0, L_0x562b8d25bdd0, C4<0>, C4<0>;
L_0x562b8d25c080 .functor AND 1, L_0x562b8d25b9a0, L_0x562b8d25bdd0, C4<1>, C4<1>;
v0x562b8cd9bc40_0 .net "S", 0 0, L_0x562b8d25bef0;  alias, 1 drivers
v0x562b8cd9bce0_0 .net "a", 0 0, L_0x562b8d25b9a0;  alias, 1 drivers
v0x562b8cd9bd80_0 .net "b", 0 0, L_0x562b8d25bdd0;  alias, 1 drivers
v0x562b8cd9be20_0 .net "cout", 0 0, L_0x562b8d25c080;  alias, 1 drivers
S_0x562b8cd9c3c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cd99170;
 .timescale 0 0;
P_0x562b8c3bdde0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cd9c550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd9c3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d25c810 .functor OR 1, L_0x562b8d25c560, L_0x562b8d25c780, C4<0>, C4<0>;
v0x562b8cd9cf00_0 .net "S", 0 0, L_0x562b8d25c5f0;  1 drivers
v0x562b8cd9cfa0_0 .net "a", 0 0, L_0x562b8d25c950;  1 drivers
v0x562b8cd9d040_0 .net "b", 0 0, L_0x562b8d25ca80;  1 drivers
v0x562b8cd9d0e0_0 .net "cin", 0 0, L_0x562b8d25c110;  alias, 1 drivers
v0x562b8cd9d180_0 .net "cout", 0 0, L_0x562b8d25c810;  alias, 1 drivers
v0x562b8cd9d220_0 .net "cout1", 0 0, L_0x562b8d25c560;  1 drivers
v0x562b8cd9d2c0_0 .net "cout2", 0 0, L_0x562b8d25c780;  1 drivers
v0x562b8cd9d360_0 .net "s1", 0 0, L_0x562b8d25c4b0;  1 drivers
S_0x562b8cd9c6e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd9c550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25c4b0 .functor XOR 1, L_0x562b8d25c950, L_0x562b8d25ca80, C4<0>, C4<0>;
L_0x562b8d25c560 .functor AND 1, L_0x562b8d25c950, L_0x562b8d25ca80, C4<1>, C4<1>;
v0x562b8cd9c870_0 .net "S", 0 0, L_0x562b8d25c4b0;  alias, 1 drivers
v0x562b8cd9c910_0 .net "a", 0 0, L_0x562b8d25c950;  alias, 1 drivers
v0x562b8cd9c9b0_0 .net "b", 0 0, L_0x562b8d25ca80;  alias, 1 drivers
v0x562b8cd9ca50_0 .net "cout", 0 0, L_0x562b8d25c560;  alias, 1 drivers
S_0x562b8cd9caf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd9c550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25c5f0 .functor XOR 1, L_0x562b8d25c110, L_0x562b8d25c4b0, C4<0>, C4<0>;
L_0x562b8d25c780 .functor AND 1, L_0x562b8d25c110, L_0x562b8d25c4b0, C4<1>, C4<1>;
v0x562b8cd9cc80_0 .net "S", 0 0, L_0x562b8d25c5f0;  alias, 1 drivers
v0x562b8cd9cd20_0 .net "a", 0 0, L_0x562b8d25c110;  alias, 1 drivers
v0x562b8cd9cdc0_0 .net "b", 0 0, L_0x562b8d25c4b0;  alias, 1 drivers
v0x562b8cd9ce60_0 .net "cout", 0 0, L_0x562b8d25c780;  alias, 1 drivers
S_0x562b8cd9d400 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cd99170;
 .timescale 0 0;
P_0x562b8c3ca1d0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cd9d590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd9d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d25cfa0 .functor OR 1, L_0x562b8d25cd40, L_0x562b8d25cf10, C4<0>, C4<0>;
v0x562b8cd9df40_0 .net "S", 0 0, L_0x562b8d25cdd0;  1 drivers
v0x562b8cd9dfe0_0 .net "a", 0 0, L_0x562b8d25d0e0;  1 drivers
v0x562b8cd9e080_0 .net "b", 0 0, L_0x562b8d25d210;  1 drivers
v0x562b8cd9e120_0 .net "cin", 0 0, L_0x562b8d25c810;  alias, 1 drivers
v0x562b8cd9e1c0_0 .net "cout", 0 0, L_0x562b8d25cfa0;  alias, 1 drivers
v0x562b8cd9e260_0 .net "cout1", 0 0, L_0x562b8d25cd40;  1 drivers
v0x562b8cd9e300_0 .net "cout2", 0 0, L_0x562b8d25cf10;  1 drivers
v0x562b8cd9e3a0_0 .net "s1", 0 0, L_0x562b8d25cc90;  1 drivers
S_0x562b8cd9d720 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd9d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25cc90 .functor XOR 1, L_0x562b8d25d0e0, L_0x562b8d25d210, C4<0>, C4<0>;
L_0x562b8d25cd40 .functor AND 1, L_0x562b8d25d0e0, L_0x562b8d25d210, C4<1>, C4<1>;
v0x562b8cd9d8b0_0 .net "S", 0 0, L_0x562b8d25cc90;  alias, 1 drivers
v0x562b8cd9d950_0 .net "a", 0 0, L_0x562b8d25d0e0;  alias, 1 drivers
v0x562b8cd9d9f0_0 .net "b", 0 0, L_0x562b8d25d210;  alias, 1 drivers
v0x562b8cd9da90_0 .net "cout", 0 0, L_0x562b8d25cd40;  alias, 1 drivers
S_0x562b8cd9db30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd9d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25cdd0 .functor XOR 1, L_0x562b8d25c810, L_0x562b8d25cc90, C4<0>, C4<0>;
L_0x562b8d25cf10 .functor AND 1, L_0x562b8d25c810, L_0x562b8d25cc90, C4<1>, C4<1>;
v0x562b8cd9dcc0_0 .net "S", 0 0, L_0x562b8d25cdd0;  alias, 1 drivers
v0x562b8cd9dd60_0 .net "a", 0 0, L_0x562b8d25c810;  alias, 1 drivers
v0x562b8cd9de00_0 .net "b", 0 0, L_0x562b8d25cc90;  alias, 1 drivers
v0x562b8cd9dea0_0 .net "cout", 0 0, L_0x562b8d25cf10;  alias, 1 drivers
S_0x562b8cd9e440 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cd99170;
 .timescale 0 0;
P_0x562b8c617150 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cd9e5d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd9e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d25d650 .functor OR 1, L_0x562b8d25d3f0, L_0x562b8d25d5c0, C4<0>, C4<0>;
v0x562b8cd9ef80_0 .net "S", 0 0, L_0x562b8d25d480;  1 drivers
v0x562b8cd9f020_0 .net "a", 0 0, L_0x562b8d25d790;  1 drivers
v0x562b8cd9f0c0_0 .net "b", 0 0, L_0x562b8d25d9d0;  1 drivers
v0x562b8cd9f160_0 .net "cin", 0 0, L_0x562b8d25cfa0;  alias, 1 drivers
v0x562b8cd9f200_0 .net "cout", 0 0, L_0x562b8d25d650;  alias, 1 drivers
v0x562b8cd9f2a0_0 .net "cout1", 0 0, L_0x562b8d25d3f0;  1 drivers
v0x562b8cd9f340_0 .net "cout2", 0 0, L_0x562b8d25d5c0;  1 drivers
v0x562b8cd9f3e0_0 .net "s1", 0 0, L_0x562b8d25d340;  1 drivers
S_0x562b8cd9e760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd9e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25d340 .functor XOR 1, L_0x562b8d25d790, L_0x562b8d25d9d0, C4<0>, C4<0>;
L_0x562b8d25d3f0 .functor AND 1, L_0x562b8d25d790, L_0x562b8d25d9d0, C4<1>, C4<1>;
v0x562b8cd9e8f0_0 .net "S", 0 0, L_0x562b8d25d340;  alias, 1 drivers
v0x562b8cd9e990_0 .net "a", 0 0, L_0x562b8d25d790;  alias, 1 drivers
v0x562b8cd9ea30_0 .net "b", 0 0, L_0x562b8d25d9d0;  alias, 1 drivers
v0x562b8cd9ead0_0 .net "cout", 0 0, L_0x562b8d25d3f0;  alias, 1 drivers
S_0x562b8cd9eb70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd9e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25d480 .functor XOR 1, L_0x562b8d25cfa0, L_0x562b8d25d340, C4<0>, C4<0>;
L_0x562b8d25d5c0 .functor AND 1, L_0x562b8d25cfa0, L_0x562b8d25d340, C4<1>, C4<1>;
v0x562b8cd9ed00_0 .net "S", 0 0, L_0x562b8d25d480;  alias, 1 drivers
v0x562b8cd9eda0_0 .net "a", 0 0, L_0x562b8d25cfa0;  alias, 1 drivers
v0x562b8cd9ee40_0 .net "b", 0 0, L_0x562b8d25d340;  alias, 1 drivers
v0x562b8cd9eee0_0 .net "cout", 0 0, L_0x562b8d25d5c0;  alias, 1 drivers
S_0x562b8cd9f480 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cd99170;
 .timescale 0 0;
P_0x562b8c3d7af0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cd9f610 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cd9f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d25de40 .functor OR 1, L_0x562b8d25db90, L_0x562b8d25ddb0, C4<0>, C4<0>;
v0x562b8cd9ffc0_0 .net "S", 0 0, L_0x562b8d25dc20;  1 drivers
v0x562b8cda0060_0 .net "a", 0 0, L_0x562b8d25df80;  1 drivers
v0x562b8cda0100_0 .net "b", 0 0, L_0x562b8d25e0b0;  1 drivers
v0x562b8cda01a0_0 .net "cin", 0 0, L_0x562b8d25d650;  alias, 1 drivers
v0x562b8cda0240_0 .net "cout", 0 0, L_0x562b8d25de40;  alias, 1 drivers
v0x562b8cda02e0_0 .net "cout1", 0 0, L_0x562b8d25db90;  1 drivers
v0x562b8cda0380_0 .net "cout2", 0 0, L_0x562b8d25ddb0;  1 drivers
v0x562b8cda0420_0 .net "s1", 0 0, L_0x562b8d25dae0;  1 drivers
S_0x562b8cd9f7a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cd9f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25dae0 .functor XOR 1, L_0x562b8d25df80, L_0x562b8d25e0b0, C4<0>, C4<0>;
L_0x562b8d25db90 .functor AND 1, L_0x562b8d25df80, L_0x562b8d25e0b0, C4<1>, C4<1>;
v0x562b8cd9f930_0 .net "S", 0 0, L_0x562b8d25dae0;  alias, 1 drivers
v0x562b8cd9f9d0_0 .net "a", 0 0, L_0x562b8d25df80;  alias, 1 drivers
v0x562b8cd9fa70_0 .net "b", 0 0, L_0x562b8d25e0b0;  alias, 1 drivers
v0x562b8cd9fb10_0 .net "cout", 0 0, L_0x562b8d25db90;  alias, 1 drivers
S_0x562b8cd9fbb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cd9f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25dc20 .functor XOR 1, L_0x562b8d25d650, L_0x562b8d25dae0, C4<0>, C4<0>;
L_0x562b8d25ddb0 .functor AND 1, L_0x562b8d25d650, L_0x562b8d25dae0, C4<1>, C4<1>;
v0x562b8cd9fd40_0 .net "S", 0 0, L_0x562b8d25dc20;  alias, 1 drivers
v0x562b8cd9fde0_0 .net "a", 0 0, L_0x562b8d25d650;  alias, 1 drivers
v0x562b8cd9fe80_0 .net "b", 0 0, L_0x562b8d25dae0;  alias, 1 drivers
v0x562b8cd9ff20_0 .net "cout", 0 0, L_0x562b8d25ddb0;  alias, 1 drivers
S_0x562b8cda04c0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cd99170;
 .timescale 0 0;
P_0x562b8c3ed470 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cda0650 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cda04c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d25e4d0 .functor OR 1, L_0x562b8d25e220, L_0x562b8d25e440, C4<0>, C4<0>;
v0x562b8cda1000_0 .net "S", 0 0, L_0x562b8d25e2b0;  1 drivers
v0x562b8cda10a0_0 .net "a", 0 0, L_0x562b8d25e5d0;  1 drivers
v0x562b8cda1140_0 .net "b", 0 0, L_0x562b8d25e700;  1 drivers
v0x562b8cda11e0_0 .net "cin", 0 0, L_0x562b8d25de40;  alias, 1 drivers
v0x562b8cda1280_0 .net "cout", 0 0, L_0x562b8d25e4d0;  alias, 1 drivers
v0x562b8cda1320_0 .net "cout1", 0 0, L_0x562b8d25e220;  1 drivers
v0x562b8cda13c0_0 .net "cout2", 0 0, L_0x562b8d25e440;  1 drivers
v0x562b8cda1460_0 .net "s1", 0 0, L_0x562b8d25da70;  1 drivers
S_0x562b8cda07e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cda0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25da70 .functor XOR 1, L_0x562b8d25e5d0, L_0x562b8d25e700, C4<0>, C4<0>;
L_0x562b8d25e220 .functor AND 1, L_0x562b8d25e5d0, L_0x562b8d25e700, C4<1>, C4<1>;
v0x562b8cda0970_0 .net "S", 0 0, L_0x562b8d25da70;  alias, 1 drivers
v0x562b8cda0a10_0 .net "a", 0 0, L_0x562b8d25e5d0;  alias, 1 drivers
v0x562b8cda0ab0_0 .net "b", 0 0, L_0x562b8d25e700;  alias, 1 drivers
v0x562b8cda0b50_0 .net "cout", 0 0, L_0x562b8d25e220;  alias, 1 drivers
S_0x562b8cda0bf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cda0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25e2b0 .functor XOR 1, L_0x562b8d25de40, L_0x562b8d25da70, C4<0>, C4<0>;
L_0x562b8d25e440 .functor AND 1, L_0x562b8d25de40, L_0x562b8d25da70, C4<1>, C4<1>;
v0x562b8cda0d80_0 .net "S", 0 0, L_0x562b8d25e2b0;  alias, 1 drivers
v0x562b8cda0e20_0 .net "a", 0 0, L_0x562b8d25de40;  alias, 1 drivers
v0x562b8cda0ec0_0 .net "b", 0 0, L_0x562b8d25da70;  alias, 1 drivers
v0x562b8cda0f60_0 .net "cout", 0 0, L_0x562b8d25e440;  alias, 1 drivers
S_0x562b8cda2220 .scope module, "ins3" "karatsuba_8" 3 157, 3 122 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /OUTPUT 16 "Z";
L_0x562b8d2facf0 .functor XOR 1, L_0x562b8d2c1110, L_0x562b8d2c5b60, C4<0>, C4<0>;
L_0x562b8d302cd0 .functor AND 1, L_0x562b8d310df0, L_0x562b8d310e90, C4<1>, C4<1>;
v0x562b8d023ef0_0 .net "X", 7 0, L_0x562b8d256480;  alias, 1 drivers
v0x562b8d023fd0_0 .net "Y", 7 0, L_0x562b8d25ebe0;  alias, 1 drivers
v0x562b8d0240a0_0 .net "Z", 15 0, L_0x562b8d310f30;  alias, 1 drivers
v0x562b8d024170_0 .net *"_ivl_20", 0 0, L_0x562b8d2facf0;  1 drivers
L_0x7f38f70e5a00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8d024250_0 .net/2u *"_ivl_26", 7 0, L_0x7f38f70e5a00;  1 drivers
L_0x7f38f70e5a48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8d024380_0 .net/2u *"_ivl_30", 3 0, L_0x7f38f70e5a48;  1 drivers
L_0x7f38f70e5a90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8d024460_0 .net/2u *"_ivl_32", 3 0, L_0x7f38f70e5a90;  1 drivers
L_0x7f38f70e5ad8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8d024540_0 .net/2u *"_ivl_36", 7 0, L_0x7f38f70e5ad8;  1 drivers
L_0x7f38f70e5b68 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x562b8d024620_0 .net/2u *"_ivl_42", 7 0, L_0x7f38f70e5b68;  1 drivers
v0x562b8d024790_0 .net *"_ivl_44", 0 0, L_0x562b8d310df0;  1 drivers
L_0x7f38f70e5bb0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x562b8d024850_0 .net/2u *"_ivl_46", 7 0, L_0x7f38f70e5bb0;  1 drivers
v0x562b8d024930_0 .net *"_ivl_48", 0 0, L_0x562b8d310e90;  1 drivers
v0x562b8d0249f0_0 .net *"_ivl_51", 0 0, L_0x562b8d302cd0;  1 drivers
L_0x7f38f70e5bf8 .functor BUFT 1, C4<1111111000000001>, C4<0>, C4<0>, C4<0>;
v0x562b8d024ab0_0 .net/2u *"_ivl_52", 15 0, L_0x7f38f70e5bf8;  1 drivers
v0x562b8d024b90_0 .net "a", 3 0, L_0x562b8d2c0e20;  1 drivers
v0x562b8d024c50_0 .net "a_abs", 3 0, L_0x562b8d2c32a0;  1 drivers
v0x562b8d024d60_0 .net "b", 3 0, L_0x562b8d2c58f0;  1 drivers
v0x562b8d024e70_0 .net "b_abs", 3 0, L_0x562b8d2c7a80;  1 drivers
v0x562b8d024f80_0 .net "c1", 0 0, L_0x562b8d2feac0;  1 drivers
v0x562b8d025070_0 .net "c2", 0 0, L_0x562b8d302830;  1 drivers
v0x562b8d025110_0 .net "c3", 0 0, L_0x562b8d30a6e0;  1 drivers
v0x562b8d025200_0 .net "c4", 0 0, L_0x562b8d310d80;  1 drivers
v0x562b8d0252a0_0 .net "neg_a", 0 0, L_0x562b8d2c1110;  1 drivers
v0x562b8d025340_0 .net "neg_b", 0 0, L_0x562b8d2c5b60;  1 drivers
v0x562b8d0253e0_0 .net "temp", 15 0, L_0x562b8d30a540;  1 drivers
v0x562b8d0254d0_0 .net "term1", 15 0, L_0x562b8d3028c0;  1 drivers
v0x562b8d025570_0 .net "term2", 15 0, L_0x562b8d302a00;  1 drivers
v0x562b8d025610_0 .net "term3", 15 0, L_0x562b8d302b90;  1 drivers
v0x562b8d0256b0_0 .net "z0", 7 0, L_0x562b8d2be8f0;  1 drivers
v0x562b8d0257a0_0 .net "z1", 7 0, L_0x562b8d302650;  1 drivers
v0x562b8d025840_0 .net "z1_1", 7 0, L_0x562b8d2fad80;  1 drivers
v0x562b8d025910_0 .net "z1_2", 7 0, L_0x562b8d2fe990;  1 drivers
v0x562b8d025a00_0 .net "z1_3", 7 0, L_0x562b8d2f6dc0;  1 drivers
v0x562b8d025d00_0 .net "z1_4", 7 0, L_0x562b8d2faae0;  1 drivers
v0x562b8d025e10_0 .net "z2", 7 0, L_0x562b8d28e270;  1 drivers
v0x562b8d025f20_0 .net "z_og", 15 0, L_0x562b8d310b50;  1 drivers
L_0x562b8d28e310 .part L_0x562b8d256480, 4, 4;
L_0x562b8d28e440 .part L_0x562b8d25ebe0, 4, 4;
L_0x562b8d2bea30 .part L_0x562b8d256480, 0, 4;
L_0x562b8d2bead0 .part L_0x562b8d25ebe0, 0, 4;
L_0x562b8d2c3480 .part L_0x562b8d256480, 0, 4;
L_0x562b8d2c3520 .part L_0x562b8d256480, 4, 4;
L_0x562b8d2c7c40 .part L_0x562b8d25ebe0, 4, 4;
L_0x562b8d2c7ce0 .part L_0x562b8d25ebe0, 0, 4;
L_0x562b8d2fad80 .functor MUXZ 8, L_0x562b8d2f6dc0, L_0x562b8d2faae0, L_0x562b8d2facf0, C4<>;
L_0x562b8d3028c0 .concat [ 8 8 0 0], L_0x562b8d2be8f0, L_0x7f38f70e5a00;
L_0x562b8d302a00 .concat [ 4 8 4 0], L_0x7f38f70e5a90, L_0x562b8d302650, L_0x7f38f70e5a48;
L_0x562b8d302b90 .concat [ 8 8 0 0], L_0x7f38f70e5ad8, L_0x562b8d28e270;
L_0x562b8d310df0 .cmp/eq 8, L_0x562b8d256480, L_0x7f38f70e5b68;
L_0x562b8d310e90 .cmp/eq 8, L_0x562b8d25ebe0, L_0x7f38f70e5bb0;
L_0x562b8d310f30 .functor MUXZ 16, L_0x562b8d310b50, L_0x7f38f70e5bf8, L_0x562b8d302cd0, C4<>;
S_0x562b8cda23b0 .scope module, "ins1" "subtractor_Nbit" 3 128, 3 35 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c40d860 .param/l "N" 0 3 35, +C4<00000000000000000000000000000100>;
L_0x562b8d2c0ec0 .functor NOT 4, L_0x562b8d2c3520, C4<0000>, C4<0000>, C4<0000>;
L_0x7f38f70e44e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c0db0 .functor BUFZ 1, L_0x7f38f70e44e8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c1110 .functor NOT 1, L_0x562b8d2c1070, C4<0>, C4<0>, C4<0>;
v0x562b8cdab140_0 .net "D", 3 0, L_0x562b8d2c0e20;  alias, 1 drivers
v0x562b8cdab1e0_0 .net *"_ivl_35", 0 0, L_0x562b8d2c0db0;  1 drivers
v0x562b8cdab280_0 .net "a", 3 0, L_0x562b8d2c3480;  1 drivers
v0x562b8cdab320_0 .net "abs_D", 3 0, L_0x562b8d2c32a0;  alias, 1 drivers
v0x562b8cdab3c0_0 .net "b", 3 0, L_0x562b8d2c3520;  1 drivers
v0x562b8cdab460_0 .net "b_comp", 3 0, L_0x562b8d2c0ec0;  1 drivers
v0x562b8cdab500_0 .net "carry", 4 0, L_0x562b8d2c0f50;  1 drivers
v0x562b8cdab5a0_0 .net "cin", 0 0, L_0x7f38f70e44e8;  1 drivers
v0x562b8cdab640_0 .net "is_pos", 0 0, L_0x562b8d2c1070;  1 drivers
v0x562b8cdab6e0_0 .net "negative", 0 0, L_0x562b8d2c1110;  alias, 1 drivers
v0x562b8cdab780_0 .net "twos", 3 0, L_0x562b8d2c30e0;  1 drivers
L_0x562b8d2bf000 .part L_0x562b8d2c3480, 0, 1;
L_0x562b8d2bf150 .part L_0x562b8d2c0ec0, 0, 1;
L_0x562b8d2bf280 .part L_0x562b8d2c0f50, 0, 1;
L_0x562b8d2bf7b0 .part L_0x562b8d2c3480, 1, 1;
L_0x562b8d2bf8e0 .part L_0x562b8d2c0ec0, 1, 1;
L_0x562b8d2bfa10 .part L_0x562b8d2c0f50, 1, 1;
L_0x562b8d2c0050 .part L_0x562b8d2c3480, 2, 1;
L_0x562b8d2c0180 .part L_0x562b8d2c0ec0, 2, 1;
L_0x562b8d2c0300 .part L_0x562b8d2c0f50, 2, 1;
L_0x562b8d2c0870 .part L_0x562b8d2c3480, 3, 1;
L_0x562b8d2c0a30 .part L_0x562b8d2c0ec0, 3, 1;
L_0x562b8d2c0bf0 .part L_0x562b8d2c0f50, 3, 1;
L_0x562b8d2c0e20 .concat8 [ 1 1 1 1], L_0x562b8d2bed40, L_0x562b8d2bf4b0, L_0x562b8d2bfd50, L_0x562b8d2c0570;
LS_0x562b8d2c0f50_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2c0db0, L_0x562b8d2bef70, L_0x562b8d2bf720, L_0x562b8d2bffc0;
LS_0x562b8d2c0f50_0_4 .concat8 [ 1 0 0 0], L_0x562b8d2c07e0;
L_0x562b8d2c0f50 .concat8 [ 4 1 0 0], LS_0x562b8d2c0f50_0_0, LS_0x562b8d2c0f50_0_4;
L_0x562b8d2c1070 .part L_0x562b8d2c0f50, 4, 1;
L_0x562b8d2c32a0 .functor MUXZ 4, L_0x562b8d2c30e0, L_0x562b8d2c0e20, L_0x562b8d2c1070, C4<>;
S_0x562b8cda25e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cda23b0;
 .timescale 0 0;
P_0x562b8c41a2c0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cda2770 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cda25e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bef70 .functor OR 1, L_0x562b8d2bec80, L_0x562b8d2beee0, C4<0>, C4<0>;
v0x562b8cda3120_0 .net "S", 0 0, L_0x562b8d2bed40;  1 drivers
v0x562b8cda31c0_0 .net "a", 0 0, L_0x562b8d2bf000;  1 drivers
v0x562b8cda3260_0 .net "b", 0 0, L_0x562b8d2bf150;  1 drivers
v0x562b8cda3300_0 .net "cin", 0 0, L_0x562b8d2bf280;  1 drivers
v0x562b8cda33a0_0 .net "cout", 0 0, L_0x562b8d2bef70;  1 drivers
v0x562b8cda3440_0 .net "cout1", 0 0, L_0x562b8d2bec80;  1 drivers
v0x562b8cda34e0_0 .net "cout2", 0 0, L_0x562b8d2beee0;  1 drivers
v0x562b8cda3580_0 .net "s1", 0 0, L_0x562b8d2beb70;  1 drivers
S_0x562b8cda2900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cda2770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2beb70 .functor XOR 1, L_0x562b8d2bf000, L_0x562b8d2bf150, C4<0>, C4<0>;
L_0x562b8d2bec80 .functor AND 1, L_0x562b8d2bf000, L_0x562b8d2bf150, C4<1>, C4<1>;
v0x562b8cda2a90_0 .net "S", 0 0, L_0x562b8d2beb70;  alias, 1 drivers
v0x562b8cda2b30_0 .net "a", 0 0, L_0x562b8d2bf000;  alias, 1 drivers
v0x562b8cda2bd0_0 .net "b", 0 0, L_0x562b8d2bf150;  alias, 1 drivers
v0x562b8cda2c70_0 .net "cout", 0 0, L_0x562b8d2bec80;  alias, 1 drivers
S_0x562b8cda2d10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cda2770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bed40 .functor XOR 1, L_0x562b8d2bf280, L_0x562b8d2beb70, C4<0>, C4<0>;
L_0x562b8d2beee0 .functor AND 1, L_0x562b8d2bf280, L_0x562b8d2beb70, C4<1>, C4<1>;
v0x562b8cda2ea0_0 .net "S", 0 0, L_0x562b8d2bed40;  alias, 1 drivers
v0x562b8cda2f40_0 .net "a", 0 0, L_0x562b8d2bf280;  alias, 1 drivers
v0x562b8cda2fe0_0 .net "b", 0 0, L_0x562b8d2beb70;  alias, 1 drivers
v0x562b8cda3080_0 .net "cout", 0 0, L_0x562b8d2beee0;  alias, 1 drivers
S_0x562b8cda3620 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cda23b0;
 .timescale 0 0;
P_0x562b8c433010 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cda37b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cda3620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bf720 .functor OR 1, L_0x562b8d2bf420, L_0x562b8d2bf690, C4<0>, C4<0>;
v0x562b8cda4160_0 .net "S", 0 0, L_0x562b8d2bf4b0;  1 drivers
v0x562b8cda4200_0 .net "a", 0 0, L_0x562b8d2bf7b0;  1 drivers
v0x562b8cda42a0_0 .net "b", 0 0, L_0x562b8d2bf8e0;  1 drivers
v0x562b8cda4340_0 .net "cin", 0 0, L_0x562b8d2bfa10;  1 drivers
v0x562b8cda43e0_0 .net "cout", 0 0, L_0x562b8d2bf720;  1 drivers
v0x562b8cda4480_0 .net "cout1", 0 0, L_0x562b8d2bf420;  1 drivers
v0x562b8cda4520_0 .net "cout2", 0 0, L_0x562b8d2bf690;  1 drivers
v0x562b8cda45c0_0 .net "s1", 0 0, L_0x562b8d2bf3b0;  1 drivers
S_0x562b8cda3940 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cda37b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bf3b0 .functor XOR 1, L_0x562b8d2bf7b0, L_0x562b8d2bf8e0, C4<0>, C4<0>;
L_0x562b8d2bf420 .functor AND 1, L_0x562b8d2bf7b0, L_0x562b8d2bf8e0, C4<1>, C4<1>;
v0x562b8cda3ad0_0 .net "S", 0 0, L_0x562b8d2bf3b0;  alias, 1 drivers
v0x562b8cda3b70_0 .net "a", 0 0, L_0x562b8d2bf7b0;  alias, 1 drivers
v0x562b8cda3c10_0 .net "b", 0 0, L_0x562b8d2bf8e0;  alias, 1 drivers
v0x562b8cda3cb0_0 .net "cout", 0 0, L_0x562b8d2bf420;  alias, 1 drivers
S_0x562b8cda3d50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cda37b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bf4b0 .functor XOR 1, L_0x562b8d2bfa10, L_0x562b8d2bf3b0, C4<0>, C4<0>;
L_0x562b8d2bf690 .functor AND 1, L_0x562b8d2bfa10, L_0x562b8d2bf3b0, C4<1>, C4<1>;
v0x562b8cda3ee0_0 .net "S", 0 0, L_0x562b8d2bf4b0;  alias, 1 drivers
v0x562b8cda3f80_0 .net "a", 0 0, L_0x562b8d2bfa10;  alias, 1 drivers
v0x562b8cda4020_0 .net "b", 0 0, L_0x562b8d2bf3b0;  alias, 1 drivers
v0x562b8cda40c0_0 .net "cout", 0 0, L_0x562b8d2bf690;  alias, 1 drivers
S_0x562b8cda4660 .scope generate, "genblk1[2]" "genblk1[2]" 3 49, 3 49 0, S_0x562b8cda23b0;
 .timescale 0 0;
P_0x562b8c43f860 .param/l "i" 0 3 49, +C4<010>;
S_0x562b8cda47f0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cda4660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bffc0 .functor OR 1, L_0x562b8d2bfc70, L_0x562b8d2bff30, C4<0>, C4<0>;
v0x562b8cda51a0_0 .net "S", 0 0, L_0x562b8d2bfd50;  1 drivers
v0x562b8cda5240_0 .net "a", 0 0, L_0x562b8d2c0050;  1 drivers
v0x562b8cda52e0_0 .net "b", 0 0, L_0x562b8d2c0180;  1 drivers
v0x562b8cda5380_0 .net "cin", 0 0, L_0x562b8d2c0300;  1 drivers
v0x562b8cda5420_0 .net "cout", 0 0, L_0x562b8d2bffc0;  1 drivers
v0x562b8cda54c0_0 .net "cout1", 0 0, L_0x562b8d2bfc70;  1 drivers
v0x562b8cda5560_0 .net "cout2", 0 0, L_0x562b8d2bff30;  1 drivers
v0x562b8cda5600_0 .net "s1", 0 0, L_0x562b8d2bfb40;  1 drivers
S_0x562b8cda4980 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cda47f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bfb40 .functor XOR 1, L_0x562b8d2c0050, L_0x562b8d2c0180, C4<0>, C4<0>;
L_0x562b8d2bfc70 .functor AND 1, L_0x562b8d2c0050, L_0x562b8d2c0180, C4<1>, C4<1>;
v0x562b8cda4b10_0 .net "S", 0 0, L_0x562b8d2bfb40;  alias, 1 drivers
v0x562b8cda4bb0_0 .net "a", 0 0, L_0x562b8d2c0050;  alias, 1 drivers
v0x562b8cda4c50_0 .net "b", 0 0, L_0x562b8d2c0180;  alias, 1 drivers
v0x562b8cda4cf0_0 .net "cout", 0 0, L_0x562b8d2bfc70;  alias, 1 drivers
S_0x562b8cda4d90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cda47f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bfd50 .functor XOR 1, L_0x562b8d2c0300, L_0x562b8d2bfb40, C4<0>, C4<0>;
L_0x562b8d2bff30 .functor AND 1, L_0x562b8d2c0300, L_0x562b8d2bfb40, C4<1>, C4<1>;
v0x562b8cda4f20_0 .net "S", 0 0, L_0x562b8d2bfd50;  alias, 1 drivers
v0x562b8cda4fc0_0 .net "a", 0 0, L_0x562b8d2c0300;  alias, 1 drivers
v0x562b8cda5060_0 .net "b", 0 0, L_0x562b8d2bfb40;  alias, 1 drivers
v0x562b8cda5100_0 .net "cout", 0 0, L_0x562b8d2bff30;  alias, 1 drivers
S_0x562b8cda56a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 49, 3 49 0, S_0x562b8cda23b0;
 .timescale 0 0;
P_0x562b8c45f3c0 .param/l "i" 0 3 49, +C4<011>;
S_0x562b8cda5830 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cda56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c07e0 .functor OR 1, L_0x562b8d2c04e0, L_0x562b8d2c0750, C4<0>, C4<0>;
v0x562b8cda61e0_0 .net "S", 0 0, L_0x562b8d2c0570;  1 drivers
v0x562b8cda6280_0 .net "a", 0 0, L_0x562b8d2c0870;  1 drivers
v0x562b8cda6320_0 .net "b", 0 0, L_0x562b8d2c0a30;  1 drivers
v0x562b8cda63c0_0 .net "cin", 0 0, L_0x562b8d2c0bf0;  1 drivers
v0x562b8cda6460_0 .net "cout", 0 0, L_0x562b8d2c07e0;  1 drivers
v0x562b8cda6500_0 .net "cout1", 0 0, L_0x562b8d2c04e0;  1 drivers
v0x562b8cda65a0_0 .net "cout2", 0 0, L_0x562b8d2c0750;  1 drivers
v0x562b8cda6640_0 .net "s1", 0 0, L_0x562b8d2c0430;  1 drivers
S_0x562b8cda59c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cda5830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c0430 .functor XOR 1, L_0x562b8d2c0870, L_0x562b8d2c0a30, C4<0>, C4<0>;
L_0x562b8d2c04e0 .functor AND 1, L_0x562b8d2c0870, L_0x562b8d2c0a30, C4<1>, C4<1>;
v0x562b8cda5b50_0 .net "S", 0 0, L_0x562b8d2c0430;  alias, 1 drivers
v0x562b8cda5bf0_0 .net "a", 0 0, L_0x562b8d2c0870;  alias, 1 drivers
v0x562b8cda5c90_0 .net "b", 0 0, L_0x562b8d2c0a30;  alias, 1 drivers
v0x562b8cda5d30_0 .net "cout", 0 0, L_0x562b8d2c04e0;  alias, 1 drivers
S_0x562b8cda5dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cda5830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c0570 .functor XOR 1, L_0x562b8d2c0bf0, L_0x562b8d2c0430, C4<0>, C4<0>;
L_0x562b8d2c0750 .functor AND 1, L_0x562b8d2c0bf0, L_0x562b8d2c0430, C4<1>, C4<1>;
v0x562b8cda5f60_0 .net "S", 0 0, L_0x562b8d2c0570;  alias, 1 drivers
v0x562b8cda6000_0 .net "a", 0 0, L_0x562b8d2c0bf0;  alias, 1 drivers
v0x562b8cda60a0_0 .net "b", 0 0, L_0x562b8d2c0430;  alias, 1 drivers
v0x562b8cda6140_0 .net "cout", 0 0, L_0x562b8d2c0750;  alias, 1 drivers
S_0x562b8cda66e0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cda23b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8c499730 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d2c1180 .functor NOT 4, L_0x562b8d2c0e20, C4<0000>, C4<0000>, C4<0000>;
v0x562b8cdaaec0_0 .net "cout", 0 0, L_0x562b8d2c3210;  1 drivers
v0x562b8cdaaf60_0 .net "i", 3 0, L_0x562b8d2c0e20;  alias, 1 drivers
v0x562b8cdab000_0 .net "o", 3 0, L_0x562b8d2c30e0;  alias, 1 drivers
v0x562b8cdab0a0_0 .net "temp2", 3 0, L_0x562b8d2c1180;  1 drivers
S_0x562b8cda6870 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cda66e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c47b440 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e44a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c3180 .functor BUFZ 1, L_0x7f38f70e44a0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c3210 .functor BUFZ 1, L_0x562b8d2c2ca0, C4<0>, C4<0>, C4<0>;
v0x562b8cdaab00_0 .net "S", 3 0, L_0x562b8d2c30e0;  alias, 1 drivers
v0x562b8cdaaba0_0 .net "a", 3 0, L_0x562b8d2c1180;  alias, 1 drivers
L_0x7f38f70e4458 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cdaac40_0 .net "b", 3 0, L_0x7f38f70e4458;  1 drivers
v0x562b8cdaace0 .array "carry", 0 4;
v0x562b8cdaace0_0 .net v0x562b8cdaace0 0, 0 0, L_0x562b8d2c3180; 1 drivers
v0x562b8cdaace0_1 .net v0x562b8cdaace0 1, 0 0, L_0x562b8d2c1780; 1 drivers
v0x562b8cdaace0_2 .net v0x562b8cdaace0 2, 0 0, L_0x562b8d2c1e30; 1 drivers
v0x562b8cdaace0_3 .net v0x562b8cdaace0 3, 0 0, L_0x562b8d2c25a0; 1 drivers
v0x562b8cdaace0_4 .net v0x562b8cdaace0 4, 0 0, L_0x562b8d2c2ca0; 1 drivers
v0x562b8cdaad80_0 .net "cin", 0 0, L_0x7f38f70e44a0;  1 drivers
v0x562b8cdaae20_0 .net "cout", 0 0, L_0x562b8d2c3210;  alias, 1 drivers
L_0x562b8d2c18c0 .part L_0x562b8d2c1180, 0, 1;
L_0x562b8d2c1a10 .part L_0x7f38f70e4458, 0, 1;
L_0x562b8d2c1f70 .part L_0x562b8d2c1180, 1, 1;
L_0x562b8d2c2130 .part L_0x7f38f70e4458, 1, 1;
L_0x562b8d2c26e0 .part L_0x562b8d2c1180, 2, 1;
L_0x562b8d2c2810 .part L_0x7f38f70e4458, 2, 1;
L_0x562b8d2c2da0 .part L_0x562b8d2c1180, 3, 1;
L_0x562b8d2c2ed0 .part L_0x7f38f70e4458, 3, 1;
L_0x562b8d2c30e0 .concat8 [ 1 1 1 1], L_0x562b8d2c14d0, L_0x562b8d2c1c60, L_0x562b8d2c2380, L_0x562b8d2c2a80;
S_0x562b8cda6a00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cda6870;
 .timescale 0 0;
P_0x562b8c4cd9d0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cda6b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cda6a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c1780 .functor OR 1, L_0x562b8d2c13f0, L_0x562b8d2c1660, C4<0>, C4<0>;
v0x562b8cda7540_0 .net "S", 0 0, L_0x562b8d2c14d0;  1 drivers
v0x562b8cda75e0_0 .net "a", 0 0, L_0x562b8d2c18c0;  1 drivers
v0x562b8cda7680_0 .net "b", 0 0, L_0x562b8d2c1a10;  1 drivers
v0x562b8cda7720_0 .net "cin", 0 0, L_0x562b8d2c3180;  alias, 1 drivers
v0x562b8cda77c0_0 .net "cout", 0 0, L_0x562b8d2c1780;  alias, 1 drivers
v0x562b8cda7860_0 .net "cout1", 0 0, L_0x562b8d2c13f0;  1 drivers
v0x562b8cda7900_0 .net "cout2", 0 0, L_0x562b8d2c1660;  1 drivers
v0x562b8cda79a0_0 .net "s1", 0 0, L_0x562b8d2c12f0;  1 drivers
S_0x562b8cda6d20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cda6b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c12f0 .functor XOR 1, L_0x562b8d2c18c0, L_0x562b8d2c1a10, C4<0>, C4<0>;
L_0x562b8d2c13f0 .functor AND 1, L_0x562b8d2c18c0, L_0x562b8d2c1a10, C4<1>, C4<1>;
v0x562b8cda6eb0_0 .net "S", 0 0, L_0x562b8d2c12f0;  alias, 1 drivers
v0x562b8cda6f50_0 .net "a", 0 0, L_0x562b8d2c18c0;  alias, 1 drivers
v0x562b8cda6ff0_0 .net "b", 0 0, L_0x562b8d2c1a10;  alias, 1 drivers
v0x562b8cda7090_0 .net "cout", 0 0, L_0x562b8d2c13f0;  alias, 1 drivers
S_0x562b8cda7130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cda6b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c14d0 .functor XOR 1, L_0x562b8d2c3180, L_0x562b8d2c12f0, C4<0>, C4<0>;
L_0x562b8d2c1660 .functor AND 1, L_0x562b8d2c3180, L_0x562b8d2c12f0, C4<1>, C4<1>;
v0x562b8cda72c0_0 .net "S", 0 0, L_0x562b8d2c14d0;  alias, 1 drivers
v0x562b8cda7360_0 .net "a", 0 0, L_0x562b8d2c3180;  alias, 1 drivers
v0x562b8cda7400_0 .net "b", 0 0, L_0x562b8d2c12f0;  alias, 1 drivers
v0x562b8cda74a0_0 .net "cout", 0 0, L_0x562b8d2c1660;  alias, 1 drivers
S_0x562b8cda7a40 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cda6870;
 .timescale 0 0;
P_0x562b8c564820 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cda7bd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cda7a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c1e30 .functor OR 1, L_0x562b8d2c1bd0, L_0x562b8d2c1da0, C4<0>, C4<0>;
v0x562b8cda8580_0 .net "S", 0 0, L_0x562b8d2c1c60;  1 drivers
v0x562b8cda8620_0 .net "a", 0 0, L_0x562b8d2c1f70;  1 drivers
v0x562b8cda86c0_0 .net "b", 0 0, L_0x562b8d2c2130;  1 drivers
v0x562b8cda8760_0 .net "cin", 0 0, L_0x562b8d2c1780;  alias, 1 drivers
v0x562b8cda8800_0 .net "cout", 0 0, L_0x562b8d2c1e30;  alias, 1 drivers
v0x562b8cda88a0_0 .net "cout1", 0 0, L_0x562b8d2c1bd0;  1 drivers
v0x562b8cda8940_0 .net "cout2", 0 0, L_0x562b8d2c1da0;  1 drivers
v0x562b8cda89e0_0 .net "s1", 0 0, L_0x562b8d2c1b40;  1 drivers
S_0x562b8cda7d60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cda7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c1b40 .functor XOR 1, L_0x562b8d2c1f70, L_0x562b8d2c2130, C4<0>, C4<0>;
L_0x562b8d2c1bd0 .functor AND 1, L_0x562b8d2c1f70, L_0x562b8d2c2130, C4<1>, C4<1>;
v0x562b8cda7ef0_0 .net "S", 0 0, L_0x562b8d2c1b40;  alias, 1 drivers
v0x562b8cda7f90_0 .net "a", 0 0, L_0x562b8d2c1f70;  alias, 1 drivers
v0x562b8cda8030_0 .net "b", 0 0, L_0x562b8d2c2130;  alias, 1 drivers
v0x562b8cda80d0_0 .net "cout", 0 0, L_0x562b8d2c1bd0;  alias, 1 drivers
S_0x562b8cda8170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cda7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c1c60 .functor XOR 1, L_0x562b8d2c1780, L_0x562b8d2c1b40, C4<0>, C4<0>;
L_0x562b8d2c1da0 .functor AND 1, L_0x562b8d2c1780, L_0x562b8d2c1b40, C4<1>, C4<1>;
v0x562b8cda8300_0 .net "S", 0 0, L_0x562b8d2c1c60;  alias, 1 drivers
v0x562b8cda83a0_0 .net "a", 0 0, L_0x562b8d2c1780;  alias, 1 drivers
v0x562b8cda8440_0 .net "b", 0 0, L_0x562b8d2c1b40;  alias, 1 drivers
v0x562b8cda84e0_0 .net "cout", 0 0, L_0x562b8d2c1da0;  alias, 1 drivers
S_0x562b8cda8a80 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cda6870;
 .timescale 0 0;
P_0x562b8c511500 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cda8c10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cda8a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c25a0 .functor OR 1, L_0x562b8d2c22f0, L_0x562b8d2c2510, C4<0>, C4<0>;
v0x562b8cda95c0_0 .net "S", 0 0, L_0x562b8d2c2380;  1 drivers
v0x562b8cda9660_0 .net "a", 0 0, L_0x562b8d2c26e0;  1 drivers
v0x562b8cda9700_0 .net "b", 0 0, L_0x562b8d2c2810;  1 drivers
v0x562b8cda97a0_0 .net "cin", 0 0, L_0x562b8d2c1e30;  alias, 1 drivers
v0x562b8cda9840_0 .net "cout", 0 0, L_0x562b8d2c25a0;  alias, 1 drivers
v0x562b8cda98e0_0 .net "cout1", 0 0, L_0x562b8d2c22f0;  1 drivers
v0x562b8cda9980_0 .net "cout2", 0 0, L_0x562b8d2c2510;  1 drivers
v0x562b8cda9a20_0 .net "s1", 0 0, L_0x562b8d2c2260;  1 drivers
S_0x562b8cda8da0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cda8c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c2260 .functor XOR 1, L_0x562b8d2c26e0, L_0x562b8d2c2810, C4<0>, C4<0>;
L_0x562b8d2c22f0 .functor AND 1, L_0x562b8d2c26e0, L_0x562b8d2c2810, C4<1>, C4<1>;
v0x562b8cda8f30_0 .net "S", 0 0, L_0x562b8d2c2260;  alias, 1 drivers
v0x562b8cda8fd0_0 .net "a", 0 0, L_0x562b8d2c26e0;  alias, 1 drivers
v0x562b8cda9070_0 .net "b", 0 0, L_0x562b8d2c2810;  alias, 1 drivers
v0x562b8cda9110_0 .net "cout", 0 0, L_0x562b8d2c22f0;  alias, 1 drivers
S_0x562b8cda91b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cda8c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c2380 .functor XOR 1, L_0x562b8d2c1e30, L_0x562b8d2c2260, C4<0>, C4<0>;
L_0x562b8d2c2510 .functor AND 1, L_0x562b8d2c1e30, L_0x562b8d2c2260, C4<1>, C4<1>;
v0x562b8cda9340_0 .net "S", 0 0, L_0x562b8d2c2380;  alias, 1 drivers
v0x562b8cda93e0_0 .net "a", 0 0, L_0x562b8d2c1e30;  alias, 1 drivers
v0x562b8cda9480_0 .net "b", 0 0, L_0x562b8d2c2260;  alias, 1 drivers
v0x562b8cda9520_0 .net "cout", 0 0, L_0x562b8d2c2510;  alias, 1 drivers
S_0x562b8cda9ac0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cda6870;
 .timescale 0 0;
P_0x562b8c534b70 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cda9c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cda9ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c2ca0 .functor OR 1, L_0x562b8d2c29f0, L_0x562b8d2c2c10, C4<0>, C4<0>;
v0x562b8cdaa600_0 .net "S", 0 0, L_0x562b8d2c2a80;  1 drivers
v0x562b8cdaa6a0_0 .net "a", 0 0, L_0x562b8d2c2da0;  1 drivers
v0x562b8cdaa740_0 .net "b", 0 0, L_0x562b8d2c2ed0;  1 drivers
v0x562b8cdaa7e0_0 .net "cin", 0 0, L_0x562b8d2c25a0;  alias, 1 drivers
v0x562b8cdaa880_0 .net "cout", 0 0, L_0x562b8d2c2ca0;  alias, 1 drivers
v0x562b8cdaa920_0 .net "cout1", 0 0, L_0x562b8d2c29f0;  1 drivers
v0x562b8cdaa9c0_0 .net "cout2", 0 0, L_0x562b8d2c2c10;  1 drivers
v0x562b8cdaaa60_0 .net "s1", 0 0, L_0x562b8d2c2940;  1 drivers
S_0x562b8cda9de0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cda9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c2940 .functor XOR 1, L_0x562b8d2c2da0, L_0x562b8d2c2ed0, C4<0>, C4<0>;
L_0x562b8d2c29f0 .functor AND 1, L_0x562b8d2c2da0, L_0x562b8d2c2ed0, C4<1>, C4<1>;
v0x562b8cda9f70_0 .net "S", 0 0, L_0x562b8d2c2940;  alias, 1 drivers
v0x562b8cdaa010_0 .net "a", 0 0, L_0x562b8d2c2da0;  alias, 1 drivers
v0x562b8cdaa0b0_0 .net "b", 0 0, L_0x562b8d2c2ed0;  alias, 1 drivers
v0x562b8cdaa150_0 .net "cout", 0 0, L_0x562b8d2c29f0;  alias, 1 drivers
S_0x562b8cdaa1f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cda9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c2a80 .functor XOR 1, L_0x562b8d2c25a0, L_0x562b8d2c2940, C4<0>, C4<0>;
L_0x562b8d2c2c10 .functor AND 1, L_0x562b8d2c25a0, L_0x562b8d2c2940, C4<1>, C4<1>;
v0x562b8cdaa380_0 .net "S", 0 0, L_0x562b8d2c2a80;  alias, 1 drivers
v0x562b8cdaa420_0 .net "a", 0 0, L_0x562b8d2c25a0;  alias, 1 drivers
v0x562b8cdaa4c0_0 .net "b", 0 0, L_0x562b8d2c2940;  alias, 1 drivers
v0x562b8cdaa560_0 .net "cout", 0 0, L_0x562b8d2c2c10;  alias, 1 drivers
S_0x562b8cdab820 .scope module, "ins11" "karatsuba_4" 3 124, 3 98 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x562b8d283600 .functor XOR 1, L_0x562b8d273930, L_0x562b8d276000, C4<0>, C4<0>;
L_0x562b8d286cc0 .functor AND 1, L_0x562b8d28e130, L_0x562b8d28e1d0, C4<1>, C4<1>;
v0x562b8ce1e590_0 .net "X", 3 0, L_0x562b8d28e310;  1 drivers
v0x562b8ce1e630_0 .net "Y", 3 0, L_0x562b8d28e440;  1 drivers
v0x562b8ce1e6d0_0 .net "Z", 7 0, L_0x562b8d28e270;  alias, 1 drivers
v0x562b8ce1e770_0 .net *"_ivl_20", 0 0, L_0x562b8d283600;  1 drivers
L_0x7f38f70e2ef8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8ce1e810_0 .net/2u *"_ivl_26", 3 0, L_0x7f38f70e2ef8;  1 drivers
L_0x7f38f70e2f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce1e8b0_0 .net/2u *"_ivl_30", 1 0, L_0x7f38f70e2f40;  1 drivers
L_0x7f38f70e2f88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce1e950_0 .net/2u *"_ivl_32", 1 0, L_0x7f38f70e2f88;  1 drivers
L_0x7f38f70e2fd0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8ce1e9f0_0 .net/2u *"_ivl_36", 3 0, L_0x7f38f70e2fd0;  1 drivers
L_0x7f38f70e3060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8ce1ea90_0 .net/2u *"_ivl_42", 3 0, L_0x7f38f70e3060;  1 drivers
v0x562b8ce1eb30_0 .net *"_ivl_44", 0 0, L_0x562b8d28e130;  1 drivers
L_0x7f38f70e30a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8ce1ebd0_0 .net/2u *"_ivl_46", 3 0, L_0x7f38f70e30a8;  1 drivers
v0x562b8ce1ec70_0 .net *"_ivl_48", 0 0, L_0x562b8d28e1d0;  1 drivers
v0x562b8ce1ed10_0 .net *"_ivl_51", 0 0, L_0x562b8d286cc0;  1 drivers
L_0x7f38f70e30f0 .functor BUFT 1, C4<11100001>, C4<0>, C4<0>, C4<0>;
v0x562b8ce1edb0_0 .net/2u *"_ivl_52", 7 0, L_0x7f38f70e30f0;  1 drivers
v0x562b8ce1ee50_0 .net "a", 1 0, L_0x562b8d2734a0;  1 drivers
v0x562b8ce1eef0_0 .net "a_abs", 1 0, L_0x562b8d2749f0;  1 drivers
v0x562b8ce1ef90_0 .net "b", 1 0, L_0x562b8d275b70;  1 drivers
v0x562b8ce1f140_0 .net "b_abs", 1 0, L_0x562b8d2770c0;  1 drivers
v0x562b8ce1f1e0_0 .net "c1", 0 0, L_0x562b8d2853e0;  1 drivers
v0x562b8ce1f280_0 .net "c2", 0 0, L_0x562b8d286a70;  1 drivers
v0x562b8ce1f320_0 .net "c3", 0 0, L_0x562b8d289ef0;  1 drivers
v0x562b8ce1f3c0_0 .net "c4", 0 0, L_0x562b8d28e0c0;  1 drivers
v0x562b8ce1f460_0 .net "neg_a", 0 0, L_0x562b8d273930;  1 drivers
v0x562b8ce1f500_0 .net "neg_b", 0 0, L_0x562b8d276000;  1 drivers
v0x562b8ce1f5a0_0 .net "temp", 7 0, L_0x562b8d289de0;  1 drivers
v0x562b8ce1f640_0 .net "term1", 7 0, L_0x562b8d286ae0;  1 drivers
v0x562b8ce1f6e0_0 .net "term2", 7 0, L_0x562b8d286b80;  1 drivers
v0x562b8ce1f780_0 .net "term3", 7 0, L_0x562b8d286c20;  1 drivers
v0x562b8ce1f820_0 .net "z0", 3 0, L_0x562b8d272240;  1 drivers
v0x562b8ce1f8c0_0 .net "z1", 3 0, L_0x562b8d2868d0;  1 drivers
v0x562b8ce1f960_0 .net "z1_1", 3 0, L_0x562b8d283690;  1 drivers
v0x562b8ce1fa00_0 .net "z1_2", 3 0, L_0x562b8d285340;  1 drivers
v0x562b8ce1faa0_0 .net "z1_3", 3 0, L_0x562b8d2812a0;  1 drivers
v0x562b8ce1fd50_0 .net "z1_4", 3 0, L_0x562b8d283440;  1 drivers
v0x562b8ce1fdf0_0 .net "z2", 3 0, L_0x562b8d268aa0;  1 drivers
v0x562b8ce1fe90_0 .net "z_og", 7 0, L_0x562b8d28df20;  1 drivers
L_0x562b8d268d40 .part L_0x562b8d28e310, 2, 2;
L_0x562b8d268de0 .part L_0x562b8d28e440, 2, 2;
L_0x562b8d2724e0 .part L_0x562b8d28e310, 0, 2;
L_0x562b8d272580 .part L_0x562b8d28e440, 0, 2;
L_0x562b8d274b20 .part L_0x562b8d28e310, 0, 2;
L_0x562b8d274bc0 .part L_0x562b8d28e310, 2, 2;
L_0x562b8d2771f0 .part L_0x562b8d28e440, 2, 2;
L_0x562b8d277290 .part L_0x562b8d28e440, 0, 2;
L_0x562b8d283690 .functor MUXZ 4, L_0x562b8d2812a0, L_0x562b8d283440, L_0x562b8d283600, C4<>;
L_0x562b8d286ae0 .concat [ 4 4 0 0], L_0x562b8d272240, L_0x7f38f70e2ef8;
L_0x562b8d286b80 .concat [ 2 4 2 0], L_0x7f38f70e2f88, L_0x562b8d2868d0, L_0x7f38f70e2f40;
L_0x562b8d286c20 .concat [ 4 4 0 0], L_0x7f38f70e2fd0, L_0x562b8d268aa0;
L_0x562b8d28e130 .cmp/eq 4, L_0x562b8d28e310, L_0x7f38f70e3060;
L_0x562b8d28e1d0 .cmp/eq 4, L_0x562b8d28e440, L_0x7f38f70e30a8;
L_0x562b8d28e270 .functor MUXZ 8, L_0x562b8d28df20, L_0x7f38f70e30f0, L_0x562b8d286cc0, C4<>;
S_0x562b8cdab9b0 .scope module, "ins1" "subtractor_Nbit" 3 106, 3 35 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c59d630 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d273540 .functor NOT 2, L_0x562b8d274bc0, C4<00>, C4<00>, C4<00>;
L_0x7f38f70e2838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d273740 .functor BUFZ 1, L_0x7f38f70e2838, C4<0>, C4<0>, C4<0>;
L_0x562b8d273930 .functor NOT 1, L_0x562b8d273800, C4<0>, C4<0>, C4<0>;
v0x562b8cdb0640_0 .net "D", 1 0, L_0x562b8d2734a0;  alias, 1 drivers
v0x562b8cdb06e0_0 .net *"_ivl_21", 0 0, L_0x562b8d273740;  1 drivers
v0x562b8cdb0780_0 .net "a", 1 0, L_0x562b8d274b20;  1 drivers
v0x562b8cdb0820_0 .net "abs_D", 1 0, L_0x562b8d2749f0;  alias, 1 drivers
v0x562b8cdb08c0_0 .net "b", 1 0, L_0x562b8d274bc0;  1 drivers
v0x562b8cdb0960_0 .net "b_comp", 1 0, L_0x562b8d273540;  1 drivers
v0x562b8cdb0a00_0 .net "carry", 2 0, L_0x562b8d2735b0;  1 drivers
v0x562b8cdb0aa0_0 .net "cin", 0 0, L_0x7f38f70e2838;  1 drivers
v0x562b8cdb0b40_0 .net "is_pos", 0 0, L_0x562b8d273800;  1 drivers
v0x562b8cdb0be0_0 .net "negative", 0 0, L_0x562b8d273930;  alias, 1 drivers
v0x562b8cdb0c80_0 .net "twos", 1 0, L_0x562b8d274870;  1 drivers
L_0x562b8d272a20 .part L_0x562b8d274b20, 0, 1;
L_0x562b8d272b50 .part L_0x562b8d273540, 0, 1;
L_0x562b8d272c80 .part L_0x562b8d2735b0, 0, 1;
L_0x562b8d273110 .part L_0x562b8d274b20, 1, 1;
L_0x562b8d273240 .part L_0x562b8d273540, 1, 1;
L_0x562b8d273370 .part L_0x562b8d2735b0, 1, 1;
L_0x562b8d2734a0 .concat8 [ 1 1 0 0], L_0x562b8d2727a0, L_0x562b8d272e90;
L_0x562b8d2735b0 .concat8 [ 1 1 1 0], L_0x562b8d273740, L_0x562b8d2729b0, L_0x562b8d2730a0;
L_0x562b8d273800 .part L_0x562b8d2735b0, 2, 1;
L_0x562b8d2749f0 .functor MUXZ 2, L_0x562b8d274870, L_0x562b8d2734a0, L_0x562b8d273800, C4<>;
S_0x562b8cdabbe0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cdab9b0;
 .timescale 0 0;
P_0x562b8c5a83a0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cdabd70 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cdabbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2729b0 .functor OR 1, L_0x562b8d2726e0, L_0x562b8d272940, C4<0>, C4<0>;
v0x562b8cdac720_0 .net "S", 0 0, L_0x562b8d2727a0;  1 drivers
v0x562b8cdac7c0_0 .net "a", 0 0, L_0x562b8d272a20;  1 drivers
v0x562b8cdac860_0 .net "b", 0 0, L_0x562b8d272b50;  1 drivers
v0x562b8cdac900_0 .net "cin", 0 0, L_0x562b8d272c80;  1 drivers
v0x562b8cdac9a0_0 .net "cout", 0 0, L_0x562b8d2729b0;  1 drivers
v0x562b8cdaca40_0 .net "cout1", 0 0, L_0x562b8d2726e0;  1 drivers
v0x562b8cdacae0_0 .net "cout2", 0 0, L_0x562b8d272940;  1 drivers
v0x562b8cdacb80_0 .net "s1", 0 0, L_0x562b8d272620;  1 drivers
S_0x562b8cdabf00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdabd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d272620 .functor XOR 1, L_0x562b8d272a20, L_0x562b8d272b50, C4<0>, C4<0>;
L_0x562b8d2726e0 .functor AND 1, L_0x562b8d272a20, L_0x562b8d272b50, C4<1>, C4<1>;
v0x562b8cdac090_0 .net "S", 0 0, L_0x562b8d272620;  alias, 1 drivers
v0x562b8cdac130_0 .net "a", 0 0, L_0x562b8d272a20;  alias, 1 drivers
v0x562b8cdac1d0_0 .net "b", 0 0, L_0x562b8d272b50;  alias, 1 drivers
v0x562b8cdac270_0 .net "cout", 0 0, L_0x562b8d2726e0;  alias, 1 drivers
S_0x562b8cdac310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdabd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2727a0 .functor XOR 1, L_0x562b8d272c80, L_0x562b8d272620, C4<0>, C4<0>;
L_0x562b8d272940 .functor AND 1, L_0x562b8d272c80, L_0x562b8d272620, C4<1>, C4<1>;
v0x562b8cdac4a0_0 .net "S", 0 0, L_0x562b8d2727a0;  alias, 1 drivers
v0x562b8cdac540_0 .net "a", 0 0, L_0x562b8d272c80;  alias, 1 drivers
v0x562b8cdac5e0_0 .net "b", 0 0, L_0x562b8d272620;  alias, 1 drivers
v0x562b8cdac680_0 .net "cout", 0 0, L_0x562b8d272940;  alias, 1 drivers
S_0x562b8cdacc20 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cdab9b0;
 .timescale 0 0;
P_0x562b8c5d11f0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cdacdb0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cdacc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2730a0 .functor OR 1, L_0x562b8d272e20, L_0x562b8d273030, C4<0>, C4<0>;
v0x562b8cdad760_0 .net "S", 0 0, L_0x562b8d272e90;  1 drivers
v0x562b8cdad800_0 .net "a", 0 0, L_0x562b8d273110;  1 drivers
v0x562b8cdad8a0_0 .net "b", 0 0, L_0x562b8d273240;  1 drivers
v0x562b8cdad940_0 .net "cin", 0 0, L_0x562b8d273370;  1 drivers
v0x562b8cdad9e0_0 .net "cout", 0 0, L_0x562b8d2730a0;  1 drivers
v0x562b8cdada80_0 .net "cout1", 0 0, L_0x562b8d272e20;  1 drivers
v0x562b8cdadb20_0 .net "cout2", 0 0, L_0x562b8d273030;  1 drivers
v0x562b8cdadbc0_0 .net "s1", 0 0, L_0x562b8d272db0;  1 drivers
S_0x562b8cdacf40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdacdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d272db0 .functor XOR 1, L_0x562b8d273110, L_0x562b8d273240, C4<0>, C4<0>;
L_0x562b8d272e20 .functor AND 1, L_0x562b8d273110, L_0x562b8d273240, C4<1>, C4<1>;
v0x562b8cdad0d0_0 .net "S", 0 0, L_0x562b8d272db0;  alias, 1 drivers
v0x562b8cdad170_0 .net "a", 0 0, L_0x562b8d273110;  alias, 1 drivers
v0x562b8cdad210_0 .net "b", 0 0, L_0x562b8d273240;  alias, 1 drivers
v0x562b8cdad2b0_0 .net "cout", 0 0, L_0x562b8d272e20;  alias, 1 drivers
S_0x562b8cdad350 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdacdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d272e90 .functor XOR 1, L_0x562b8d273370, L_0x562b8d272db0, C4<0>, C4<0>;
L_0x562b8d273030 .functor AND 1, L_0x562b8d273370, L_0x562b8d272db0, C4<1>, C4<1>;
v0x562b8cdad4e0_0 .net "S", 0 0, L_0x562b8d272e90;  alias, 1 drivers
v0x562b8cdad580_0 .net "a", 0 0, L_0x562b8d273370;  alias, 1 drivers
v0x562b8cdad620_0 .net "b", 0 0, L_0x562b8d272db0;  alias, 1 drivers
v0x562b8cdad6c0_0 .net "cout", 0 0, L_0x562b8d273030;  alias, 1 drivers
S_0x562b8cdadc60 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cdab9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c5ec7c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2739f0 .functor NOT 2, L_0x562b8d2734a0, C4<00>, C4<00>, C4<00>;
v0x562b8cdb03c0_0 .net "cout", 0 0, L_0x562b8d274980;  1 drivers
v0x562b8cdb0460_0 .net "i", 1 0, L_0x562b8d2734a0;  alias, 1 drivers
v0x562b8cdb0500_0 .net "o", 1 0, L_0x562b8d274870;  alias, 1 drivers
v0x562b8cdb05a0_0 .net "temp2", 1 0, L_0x562b8d2739f0;  1 drivers
S_0x562b8cdaddf0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cdadc60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c5be1a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e27f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d274910 .functor BUFZ 1, L_0x7f38f70e27f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d274980 .functor BUFZ 1, L_0x562b8d2744c0, C4<0>, C4<0>, C4<0>;
v0x562b8cdb0000_0 .net "S", 1 0, L_0x562b8d274870;  alias, 1 drivers
v0x562b8cdb00a0_0 .net "a", 1 0, L_0x562b8d2739f0;  alias, 1 drivers
L_0x7f38f70e27a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cdb0140_0 .net "b", 1 0, L_0x7f38f70e27a8;  1 drivers
v0x562b8cdb01e0 .array "carry", 0 2;
v0x562b8cdb01e0_0 .net v0x562b8cdb01e0 0, 0 0, L_0x562b8d274910; 1 drivers
v0x562b8cdb01e0_1 .net v0x562b8cdb01e0 1, 0 0, L_0x562b8d273f10; 1 drivers
v0x562b8cdb01e0_2 .net v0x562b8cdb01e0 2, 0 0, L_0x562b8d2744c0; 1 drivers
v0x562b8cdb0280_0 .net "cin", 0 0, L_0x7f38f70e27f0;  1 drivers
v0x562b8cdb0320_0 .net "cout", 0 0, L_0x562b8d274980;  alias, 1 drivers
L_0x562b8d274010 .part L_0x562b8d2739f0, 0, 1;
L_0x562b8d274140 .part L_0x7f38f70e27a8, 0, 1;
L_0x562b8d274580 .part L_0x562b8d2739f0, 1, 1;
L_0x562b8d274740 .part L_0x7f38f70e27a8, 1, 1;
L_0x562b8d274870 .concat8 [ 1 1 0 0], L_0x562b8d273cc0, L_0x562b8d274350;
S_0x562b8cdadf80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdaddf0;
 .timescale 0 0;
P_0x562b8c5ef970 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdae110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdadf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d273f10 .functor OR 1, L_0x562b8d273c00, L_0x562b8d273e10, C4<0>, C4<0>;
v0x562b8cdaeac0_0 .net "S", 0 0, L_0x562b8d273cc0;  1 drivers
v0x562b8cdaeb60_0 .net "a", 0 0, L_0x562b8d274010;  1 drivers
v0x562b8cdaec00_0 .net "b", 0 0, L_0x562b8d274140;  1 drivers
v0x562b8cdaeca0_0 .net "cin", 0 0, L_0x562b8d274910;  alias, 1 drivers
v0x562b8cdaed40_0 .net "cout", 0 0, L_0x562b8d273f10;  alias, 1 drivers
v0x562b8cdaede0_0 .net "cout1", 0 0, L_0x562b8d273c00;  1 drivers
v0x562b8cdaee80_0 .net "cout2", 0 0, L_0x562b8d273e10;  1 drivers
v0x562b8cdaef20_0 .net "s1", 0 0, L_0x562b8d273b40;  1 drivers
S_0x562b8cdae2a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdae110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d273b40 .functor XOR 1, L_0x562b8d274010, L_0x562b8d274140, C4<0>, C4<0>;
L_0x562b8d273c00 .functor AND 1, L_0x562b8d274010, L_0x562b8d274140, C4<1>, C4<1>;
v0x562b8cdae430_0 .net "S", 0 0, L_0x562b8d273b40;  alias, 1 drivers
v0x562b8cdae4d0_0 .net "a", 0 0, L_0x562b8d274010;  alias, 1 drivers
v0x562b8cdae570_0 .net "b", 0 0, L_0x562b8d274140;  alias, 1 drivers
v0x562b8cdae610_0 .net "cout", 0 0, L_0x562b8d273c00;  alias, 1 drivers
S_0x562b8cdae6b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdae110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d273cc0 .functor XOR 1, L_0x562b8d274910, L_0x562b8d273b40, C4<0>, C4<0>;
L_0x562b8d273e10 .functor AND 1, L_0x562b8d274910, L_0x562b8d273b40, C4<1>, C4<1>;
v0x562b8cdae840_0 .net "S", 0 0, L_0x562b8d273cc0;  alias, 1 drivers
v0x562b8cdae8e0_0 .net "a", 0 0, L_0x562b8d274910;  alias, 1 drivers
v0x562b8cdae980_0 .net "b", 0 0, L_0x562b8d273b40;  alias, 1 drivers
v0x562b8cdaea20_0 .net "cout", 0 0, L_0x562b8d273e10;  alias, 1 drivers
S_0x562b8cdaefc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdaddf0;
 .timescale 0 0;
P_0x562b8c63b0c0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdaf150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdaefc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2744c0 .functor OR 1, L_0x562b8d2742e0, L_0x562b8d274450, C4<0>, C4<0>;
v0x562b8cdafb00_0 .net "S", 0 0, L_0x562b8d274350;  1 drivers
v0x562b8cdafba0_0 .net "a", 0 0, L_0x562b8d274580;  1 drivers
v0x562b8cdafc40_0 .net "b", 0 0, L_0x562b8d274740;  1 drivers
v0x562b8cdafce0_0 .net "cin", 0 0, L_0x562b8d273f10;  alias, 1 drivers
v0x562b8cdafd80_0 .net "cout", 0 0, L_0x562b8d2744c0;  alias, 1 drivers
v0x562b8cdafe20_0 .net "cout1", 0 0, L_0x562b8d2742e0;  1 drivers
v0x562b8cdafec0_0 .net "cout2", 0 0, L_0x562b8d274450;  1 drivers
v0x562b8cdaff60_0 .net "s1", 0 0, L_0x562b8d274270;  1 drivers
S_0x562b8cdaf2e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdaf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d274270 .functor XOR 1, L_0x562b8d274580, L_0x562b8d274740, C4<0>, C4<0>;
L_0x562b8d2742e0 .functor AND 1, L_0x562b8d274580, L_0x562b8d274740, C4<1>, C4<1>;
v0x562b8cdaf470_0 .net "S", 0 0, L_0x562b8d274270;  alias, 1 drivers
v0x562b8cdaf510_0 .net "a", 0 0, L_0x562b8d274580;  alias, 1 drivers
v0x562b8cdaf5b0_0 .net "b", 0 0, L_0x562b8d274740;  alias, 1 drivers
v0x562b8cdaf650_0 .net "cout", 0 0, L_0x562b8d2742e0;  alias, 1 drivers
S_0x562b8cdaf6f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdaf150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d274350 .functor XOR 1, L_0x562b8d273f10, L_0x562b8d274270, C4<0>, C4<0>;
L_0x562b8d274450 .functor AND 1, L_0x562b8d273f10, L_0x562b8d274270, C4<1>, C4<1>;
v0x562b8cdaf880_0 .net "S", 0 0, L_0x562b8d274350;  alias, 1 drivers
v0x562b8cdaf920_0 .net "a", 0 0, L_0x562b8d273f10;  alias, 1 drivers
v0x562b8cdaf9c0_0 .net "b", 0 0, L_0x562b8d274270;  alias, 1 drivers
v0x562b8cdafa60_0 .net "cout", 0 0, L_0x562b8d274450;  alias, 1 drivers
S_0x562b8cdb0d20 .scope module, "ins11" "karatsuba_2" 3 104, 3 73 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d263680 .functor XOR 1, L_0x562b8d260140, L_0x562b8d261590, C4<0>, C4<0>;
v0x562b8cdc84c0_0 .net "X", 1 0, L_0x562b8d268d40;  1 drivers
v0x562b8cdc8560_0 .net "Y", 1 0, L_0x562b8d268de0;  1 drivers
v0x562b8cdc8600_0 .net "Z", 3 0, L_0x562b8d268aa0;  alias, 1 drivers
v0x562b8cdc86a0_0 .net *"_ivl_20", 0 0, L_0x562b8d263680;  1 drivers
L_0x7f38f70e2178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cdc8740_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e2178;  1 drivers
L_0x7f38f70e21c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdc87e0_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e21c0;  1 drivers
L_0x7f38f70e2208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdc8880_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e2208;  1 drivers
L_0x7f38f70e2250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cdc8920_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e2250;  1 drivers
v0x562b8cdc89c0_0 .net "a", 0 0, L_0x562b8d25fa90;  1 drivers
v0x562b8cdc8a60_0 .net "a_abs", 0 0, L_0x562b8d2609c0;  1 drivers
v0x562b8cdc8b00_0 .net "b", 0 0, L_0x562b8d260f30;  1 drivers
v0x562b8cdc8ba0_0 .net "b_abs", 0 0, L_0x562b8d261e10;  1 drivers
v0x562b8cdc8c40_0 .net "c1", 0 0, L_0x562b8d264810;  1 drivers
v0x562b8cdc8ce0_0 .net "c2", 0 0, L_0x562b8d2656a0;  1 drivers
v0x562b8cdc8d80_0 .net "c3", 0 0, L_0x562b8d267250;  1 drivers
v0x562b8cdc8e20_0 .net "c4", 0 0, L_0x562b8d268cd0;  1 drivers
v0x562b8cdc8ec0_0 .net "neg_a", 0 0, L_0x562b8d260140;  1 drivers
v0x562b8cdc8f60_0 .net "neg_b", 0 0, L_0x562b8d261590;  1 drivers
v0x562b8cdc9000_0 .net "temp", 3 0, L_0x562b8d267140;  1 drivers
v0x562b8cdc90a0_0 .net "term1", 3 0, L_0x562b8d265710;  1 drivers
v0x562b8cdc9140_0 .net "term2", 3 0, L_0x562b8d2657b0;  1 drivers
v0x562b8cdc91e0_0 .net "term3", 3 0, L_0x562b8d265850;  1 drivers
v0x562b8cdc9280_0 .net "z0", 1 0, L_0x562b8d25f420;  1 drivers
v0x562b8cdc9320_0 .net "z1", 1 0, L_0x562b8d265500;  1 drivers
v0x562b8cdc93c0_0 .net "z1_1", 1 0, L_0x562b8d263710;  1 drivers
v0x562b8cdc9460_0 .net "z1_2", 1 0, L_0x562b8d264700;  1 drivers
v0x562b8cdc9500_0 .net "z1_3", 1 0, L_0x562b8d2622f0;  1 drivers
v0x562b8cdc95a0_0 .net "z1_4", 1 0, L_0x562b8d2634c0;  1 drivers
v0x562b8cdc9640_0 .net "z2", 1 0, L_0x562b8d25f090;  1 drivers
L_0x562b8d25f1d0 .part L_0x562b8d268d40, 1, 1;
L_0x562b8d25f2c0 .part L_0x562b8d268de0, 1, 1;
L_0x562b8d25f580 .part L_0x562b8d268d40, 0, 1;
L_0x562b8d25f6c0 .part L_0x562b8d268de0, 0, 1;
L_0x562b8d260a60 .part L_0x562b8d268d40, 0, 1;
L_0x562b8d260b00 .part L_0x562b8d268d40, 1, 1;
L_0x562b8d261eb0 .part L_0x562b8d268de0, 1, 1;
L_0x562b8d261f50 .part L_0x562b8d268de0, 0, 1;
L_0x562b8d263710 .functor MUXZ 2, L_0x562b8d2622f0, L_0x562b8d2634c0, L_0x562b8d263680, C4<>;
L_0x562b8d265710 .concat [ 2 2 0 0], L_0x562b8d25f420, L_0x7f38f70e2178;
L_0x562b8d2657b0 .concat [ 1 2 1 0], L_0x7f38f70e2208, L_0x562b8d265500, L_0x7f38f70e21c0;
L_0x562b8d265850 .concat [ 2 2 0 0], L_0x7f38f70e2250, L_0x562b8d25f090;
S_0x562b8cdb0eb0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c6964f0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d25fe20 .functor NOT 1, L_0x562b8d260b00, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e1f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d25ffe0 .functor BUFZ 1, L_0x7f38f70e1f38, C4<0>, C4<0>, C4<0>;
L_0x562b8d260140 .functor NOT 1, L_0x562b8d2600a0, C4<0>, C4<0>, C4<0>;
v0x562b8cdb3ac0_0 .net "D", 0 0, L_0x562b8d25fa90;  alias, 1 drivers
v0x562b8cdb3b60_0 .net *"_ivl_9", 0 0, L_0x562b8d25ffe0;  1 drivers
v0x562b8cdb3c00_0 .net "a", 0 0, L_0x562b8d260a60;  1 drivers
v0x562b8cdb3ca0_0 .net "abs_D", 0 0, L_0x562b8d2609c0;  alias, 1 drivers
v0x562b8cdb3d40_0 .net "b", 0 0, L_0x562b8d260b00;  1 drivers
v0x562b8cdb3de0_0 .net "b_comp", 0 0, L_0x562b8d25fe20;  1 drivers
v0x562b8cdb3e80_0 .net "carry", 1 0, L_0x562b8d25fed0;  1 drivers
v0x562b8cdb3f20_0 .net "cin", 0 0, L_0x7f38f70e1f38;  1 drivers
v0x562b8cdb3fc0_0 .net "is_pos", 0 0, L_0x562b8d2600a0;  1 drivers
v0x562b8cdb4060_0 .net "negative", 0 0, L_0x562b8d260140;  alias, 1 drivers
v0x562b8cdb4100_0 .net "twos", 0 0, L_0x562b8d260540;  1 drivers
L_0x562b8d25fcf0 .part L_0x562b8d25fed0, 0, 1;
L_0x562b8d25fed0 .concat8 [ 1 1 0 0], L_0x562b8d25ffe0, L_0x562b8d25fc60;
L_0x562b8d2600a0 .part L_0x562b8d25fed0, 1, 1;
L_0x562b8d2609c0 .functor MUXZ 1, L_0x562b8d260540, L_0x562b8d25fa90, L_0x562b8d2600a0, C4<>;
S_0x562b8cdb10e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cdb0eb0;
 .timescale 0 0;
P_0x562b8c69cde0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cdb1270 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cdb10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d25fc60 .functor OR 1, L_0x562b8d25f890, L_0x562b8d25fbd0, C4<0>, C4<0>;
v0x562b8cdb1c20_0 .net "S", 0 0, L_0x562b8d25fa90;  alias, 1 drivers
v0x562b8cdb1cc0_0 .net "a", 0 0, L_0x562b8d260a60;  alias, 1 drivers
v0x562b8cdb1d60_0 .net "b", 0 0, L_0x562b8d25fe20;  alias, 1 drivers
v0x562b8cdb1e00_0 .net "cin", 0 0, L_0x562b8d25fcf0;  1 drivers
v0x562b8cdb1ea0_0 .net "cout", 0 0, L_0x562b8d25fc60;  1 drivers
v0x562b8cdb1f40_0 .net "cout1", 0 0, L_0x562b8d25f890;  1 drivers
v0x562b8cdb1fe0_0 .net "cout2", 0 0, L_0x562b8d25fbd0;  1 drivers
v0x562b8cdb2080_0 .net "s1", 0 0, L_0x562b8d25f800;  1 drivers
S_0x562b8cdb1400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdb1270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25f800 .functor XOR 1, L_0x562b8d260a60, L_0x562b8d25fe20, C4<0>, C4<0>;
L_0x562b8d25f890 .functor AND 1, L_0x562b8d260a60, L_0x562b8d25fe20, C4<1>, C4<1>;
v0x562b8cdb1590_0 .net "S", 0 0, L_0x562b8d25f800;  alias, 1 drivers
v0x562b8cdb1630_0 .net "a", 0 0, L_0x562b8d260a60;  alias, 1 drivers
v0x562b8cdb16d0_0 .net "b", 0 0, L_0x562b8d25fe20;  alias, 1 drivers
v0x562b8cdb1770_0 .net "cout", 0 0, L_0x562b8d25f890;  alias, 1 drivers
S_0x562b8cdb1810 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdb1270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d25fa90 .functor XOR 1, L_0x562b8d25fcf0, L_0x562b8d25f800, C4<0>, C4<0>;
L_0x562b8d25fbd0 .functor AND 1, L_0x562b8d25fcf0, L_0x562b8d25f800, C4<1>, C4<1>;
v0x562b8cdb19a0_0 .net "S", 0 0, L_0x562b8d25fa90;  alias, 1 drivers
v0x562b8cdb1a40_0 .net "a", 0 0, L_0x562b8d25fcf0;  alias, 1 drivers
v0x562b8cdb1ae0_0 .net "b", 0 0, L_0x562b8d25f800;  alias, 1 drivers
v0x562b8cdb1b80_0 .net "cout", 0 0, L_0x562b8d25fbd0;  alias, 1 drivers
S_0x562b8cdb2120 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cdb0eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c6c93b0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d260250 .functor NOT 1, L_0x562b8d25fa90, C4<0>, C4<0>, C4<0>;
v0x562b8cdb3840_0 .net "cout", 0 0, L_0x562b8d2608e0;  1 drivers
v0x562b8cdb38e0_0 .net "i", 0 0, L_0x562b8d25fa90;  alias, 1 drivers
v0x562b8cdb3980_0 .net "o", 0 0, L_0x562b8d260540;  alias, 1 drivers
v0x562b8cdb3a20_0 .net "temp2", 0 0, L_0x562b8d260250;  1 drivers
S_0x562b8cdb22b0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cdb2120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6d0690 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e1ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d260850 .functor BUFZ 1, L_0x7f38f70e1ef0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2608e0 .functor BUFZ 1, L_0x562b8d2607a0, C4<0>, C4<0>, C4<0>;
v0x562b8cdb3480_0 .net "S", 0 0, L_0x562b8d260540;  alias, 1 drivers
v0x562b8cdb3520_0 .net "a", 0 0, L_0x562b8d260250;  alias, 1 drivers
L_0x7f38f70e1ea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdb35c0_0 .net "b", 0 0, L_0x7f38f70e1ea8;  1 drivers
v0x562b8cdb3660 .array "carry", 0 1;
v0x562b8cdb3660_0 .net v0x562b8cdb3660 0, 0 0, L_0x562b8d260850; 1 drivers
v0x562b8cdb3660_1 .net v0x562b8cdb3660 1, 0 0, L_0x562b8d2607a0; 1 drivers
v0x562b8cdb3700_0 .net "cin", 0 0, L_0x7f38f70e1ef0;  1 drivers
v0x562b8cdb37a0_0 .net "cout", 0 0, L_0x562b8d2608e0;  alias, 1 drivers
S_0x562b8cdb2440 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdb22b0;
 .timescale 0 0;
P_0x562b8c6e0930 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdb25d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdb2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2607a0 .functor OR 1, L_0x562b8d260420, L_0x562b8d260680, C4<0>, C4<0>;
v0x562b8cdb2f80_0 .net "S", 0 0, L_0x562b8d260540;  alias, 1 drivers
v0x562b8cdb3020_0 .net "a", 0 0, L_0x562b8d260250;  alias, 1 drivers
v0x562b8cdb30c0_0 .net "b", 0 0, L_0x7f38f70e1ea8;  alias, 1 drivers
v0x562b8cdb3160_0 .net "cin", 0 0, L_0x562b8d260850;  alias, 1 drivers
v0x562b8cdb3200_0 .net "cout", 0 0, L_0x562b8d2607a0;  alias, 1 drivers
v0x562b8cdb32a0_0 .net "cout1", 0 0, L_0x562b8d260420;  1 drivers
v0x562b8cdb3340_0 .net "cout2", 0 0, L_0x562b8d260680;  1 drivers
v0x562b8cdb33e0_0 .net "s1", 0 0, L_0x562b8d260370;  1 drivers
S_0x562b8cdb2760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdb25d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d260370 .functor XOR 1, L_0x562b8d260250, L_0x7f38f70e1ea8, C4<0>, C4<0>;
L_0x562b8d260420 .functor AND 1, L_0x562b8d260250, L_0x7f38f70e1ea8, C4<1>, C4<1>;
v0x562b8cdb28f0_0 .net "S", 0 0, L_0x562b8d260370;  alias, 1 drivers
v0x562b8cdb2990_0 .net "a", 0 0, L_0x562b8d260250;  alias, 1 drivers
v0x562b8cdb2a30_0 .net "b", 0 0, L_0x7f38f70e1ea8;  alias, 1 drivers
v0x562b8cdb2ad0_0 .net "cout", 0 0, L_0x562b8d260420;  alias, 1 drivers
S_0x562b8cdb2b70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdb25d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d260540 .functor XOR 1, L_0x562b8d260850, L_0x562b8d260370, C4<0>, C4<0>;
L_0x562b8d260680 .functor AND 1, L_0x562b8d260850, L_0x562b8d260370, C4<1>, C4<1>;
v0x562b8cdb2d00_0 .net "S", 0 0, L_0x562b8d260540;  alias, 1 drivers
v0x562b8cdb2da0_0 .net "a", 0 0, L_0x562b8d260850;  alias, 1 drivers
v0x562b8cdb2e40_0 .net "b", 0 0, L_0x562b8d260370;  alias, 1 drivers
v0x562b8cdb2ee0_0 .net "cout", 0 0, L_0x562b8d260680;  alias, 1 drivers
S_0x562b8cdb41a0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d25f000 .functor AND 1, L_0x562b8d25f1d0, L_0x562b8d25f2c0, C4<1>, C4<1>;
v0x562b8cdb4330_0 .net "X", 0 0, L_0x562b8d25f1d0;  1 drivers
v0x562b8cdb43d0_0 .net "Y", 0 0, L_0x562b8d25f2c0;  1 drivers
v0x562b8cdb4470_0 .net "Z", 1 0, L_0x562b8d25f090;  alias, 1 drivers
L_0x7f38f70e1e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdb4510_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e1e18;  1 drivers
v0x562b8cdb45b0_0 .net "z", 0 0, L_0x562b8d25f000;  1 drivers
L_0x562b8d25f090 .concat [ 1 1 0 0], L_0x562b8d25f000, L_0x7f38f70e1e18;
S_0x562b8cdb4650 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d25f3b0 .functor AND 1, L_0x562b8d25f580, L_0x562b8d25f6c0, C4<1>, C4<1>;
v0x562b8cdb47e0_0 .net "X", 0 0, L_0x562b8d25f580;  1 drivers
v0x562b8cdb4880_0 .net "Y", 0 0, L_0x562b8d25f6c0;  1 drivers
v0x562b8cdb4920_0 .net "Z", 1 0, L_0x562b8d25f420;  alias, 1 drivers
L_0x7f38f70e1e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdb49c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e1e60;  1 drivers
v0x562b8cdb4a60_0 .net "z", 0 0, L_0x562b8d25f3b0;  1 drivers
L_0x562b8d25f420 .concat [ 1 1 0 0], L_0x562b8d25f3b0, L_0x7f38f70e1e60;
S_0x562b8cdb4b00 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c73e430 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2612e0 .functor NOT 1, L_0x562b8d261f50, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e2010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d261430 .functor BUFZ 1, L_0x7f38f70e2010, C4<0>, C4<0>, C4<0>;
L_0x562b8d261590 .functor NOT 1, L_0x562b8d2614f0, C4<0>, C4<0>, C4<0>;
v0x562b8cdb7710_0 .net "D", 0 0, L_0x562b8d260f30;  alias, 1 drivers
v0x562b8cdb77b0_0 .net *"_ivl_9", 0 0, L_0x562b8d261430;  1 drivers
v0x562b8cdb7850_0 .net "a", 0 0, L_0x562b8d261eb0;  1 drivers
v0x562b8cdb78f0_0 .net "abs_D", 0 0, L_0x562b8d261e10;  alias, 1 drivers
v0x562b8cdb7990_0 .net "b", 0 0, L_0x562b8d261f50;  1 drivers
v0x562b8cdb7a30_0 .net "b_comp", 0 0, L_0x562b8d2612e0;  1 drivers
v0x562b8cdb7ad0_0 .net "carry", 1 0, L_0x562b8d261370;  1 drivers
v0x562b8cdb7b70_0 .net "cin", 0 0, L_0x7f38f70e2010;  1 drivers
v0x562b8cdb7c10_0 .net "is_pos", 0 0, L_0x562b8d2614f0;  1 drivers
v0x562b8cdb7cb0_0 .net "negative", 0 0, L_0x562b8d261590;  alias, 1 drivers
v0x562b8cdb7d50_0 .net "twos", 0 0, L_0x562b8d261990;  1 drivers
L_0x562b8d261190 .part L_0x562b8d261370, 0, 1;
L_0x562b8d261370 .concat8 [ 1 1 0 0], L_0x562b8d261430, L_0x562b8d261100;
L_0x562b8d2614f0 .part L_0x562b8d261370, 1, 1;
L_0x562b8d261e10 .functor MUXZ 1, L_0x562b8d261990, L_0x562b8d260f30, L_0x562b8d2614f0, C4<>;
S_0x562b8cdb4d30 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cdb4b00;
 .timescale 0 0;
P_0x562b8c747750 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cdb4ec0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cdb4d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d261100 .functor OR 1, L_0x562b8d260d30, L_0x562b8d261070, C4<0>, C4<0>;
v0x562b8cdb5870_0 .net "S", 0 0, L_0x562b8d260f30;  alias, 1 drivers
v0x562b8cdb5910_0 .net "a", 0 0, L_0x562b8d261eb0;  alias, 1 drivers
v0x562b8cdb59b0_0 .net "b", 0 0, L_0x562b8d2612e0;  alias, 1 drivers
v0x562b8cdb5a50_0 .net "cin", 0 0, L_0x562b8d261190;  1 drivers
v0x562b8cdb5af0_0 .net "cout", 0 0, L_0x562b8d261100;  1 drivers
v0x562b8cdb5b90_0 .net "cout1", 0 0, L_0x562b8d260d30;  1 drivers
v0x562b8cdb5c30_0 .net "cout2", 0 0, L_0x562b8d261070;  1 drivers
v0x562b8cdb5cd0_0 .net "s1", 0 0, L_0x562b8d260c80;  1 drivers
S_0x562b8cdb5050 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdb4ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d260c80 .functor XOR 1, L_0x562b8d261eb0, L_0x562b8d2612e0, C4<0>, C4<0>;
L_0x562b8d260d30 .functor AND 1, L_0x562b8d261eb0, L_0x562b8d2612e0, C4<1>, C4<1>;
v0x562b8cdb51e0_0 .net "S", 0 0, L_0x562b8d260c80;  alias, 1 drivers
v0x562b8cdb5280_0 .net "a", 0 0, L_0x562b8d261eb0;  alias, 1 drivers
v0x562b8cdb5320_0 .net "b", 0 0, L_0x562b8d2612e0;  alias, 1 drivers
v0x562b8cdb53c0_0 .net "cout", 0 0, L_0x562b8d260d30;  alias, 1 drivers
S_0x562b8cdb5460 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdb4ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d260f30 .functor XOR 1, L_0x562b8d261190, L_0x562b8d260c80, C4<0>, C4<0>;
L_0x562b8d261070 .functor AND 1, L_0x562b8d261190, L_0x562b8d260c80, C4<1>, C4<1>;
v0x562b8cdb55f0_0 .net "S", 0 0, L_0x562b8d260f30;  alias, 1 drivers
v0x562b8cdb5690_0 .net "a", 0 0, L_0x562b8d261190;  alias, 1 drivers
v0x562b8cdb5730_0 .net "b", 0 0, L_0x562b8d260c80;  alias, 1 drivers
v0x562b8cdb57d0_0 .net "cout", 0 0, L_0x562b8d261070;  alias, 1 drivers
S_0x562b8cdb5d70 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cdb4b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c77cda0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2616a0 .functor NOT 1, L_0x562b8d260f30, C4<0>, C4<0>, C4<0>;
v0x562b8cdb7490_0 .net "cout", 0 0, L_0x562b8d261d30;  1 drivers
v0x562b8cdb7530_0 .net "i", 0 0, L_0x562b8d260f30;  alias, 1 drivers
v0x562b8cdb75d0_0 .net "o", 0 0, L_0x562b8d261990;  alias, 1 drivers
v0x562b8cdb7670_0 .net "temp2", 0 0, L_0x562b8d2616a0;  1 drivers
S_0x562b8cdb5f00 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cdb5d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c784330 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e1fc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d261ca0 .functor BUFZ 1, L_0x7f38f70e1fc8, C4<0>, C4<0>, C4<0>;
L_0x562b8d261d30 .functor BUFZ 1, L_0x562b8d261bf0, C4<0>, C4<0>, C4<0>;
v0x562b8cdb70d0_0 .net "S", 0 0, L_0x562b8d261990;  alias, 1 drivers
v0x562b8cdb7170_0 .net "a", 0 0, L_0x562b8d2616a0;  alias, 1 drivers
L_0x7f38f70e1f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdb7210_0 .net "b", 0 0, L_0x7f38f70e1f80;  1 drivers
v0x562b8cdb72b0 .array "carry", 0 1;
v0x562b8cdb72b0_0 .net v0x562b8cdb72b0 0, 0 0, L_0x562b8d261ca0; 1 drivers
v0x562b8cdb72b0_1 .net v0x562b8cdb72b0 1, 0 0, L_0x562b8d261bf0; 1 drivers
v0x562b8cdb7350_0 .net "cin", 0 0, L_0x7f38f70e1fc8;  1 drivers
v0x562b8cdb73f0_0 .net "cout", 0 0, L_0x562b8d261d30;  alias, 1 drivers
S_0x562b8cdb6090 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdb5f00;
 .timescale 0 0;
P_0x562b8c78c560 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdb6220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdb6090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d261bf0 .functor OR 1, L_0x562b8d261870, L_0x562b8d261ad0, C4<0>, C4<0>;
v0x562b8cdb6bd0_0 .net "S", 0 0, L_0x562b8d261990;  alias, 1 drivers
v0x562b8cdb6c70_0 .net "a", 0 0, L_0x562b8d2616a0;  alias, 1 drivers
v0x562b8cdb6d10_0 .net "b", 0 0, L_0x7f38f70e1f80;  alias, 1 drivers
v0x562b8cdb6db0_0 .net "cin", 0 0, L_0x562b8d261ca0;  alias, 1 drivers
v0x562b8cdb6e50_0 .net "cout", 0 0, L_0x562b8d261bf0;  alias, 1 drivers
v0x562b8cdb6ef0_0 .net "cout1", 0 0, L_0x562b8d261870;  1 drivers
v0x562b8cdb6f90_0 .net "cout2", 0 0, L_0x562b8d261ad0;  1 drivers
v0x562b8cdb7030_0 .net "s1", 0 0, L_0x562b8d2617c0;  1 drivers
S_0x562b8cdb63b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdb6220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2617c0 .functor XOR 1, L_0x562b8d2616a0, L_0x7f38f70e1f80, C4<0>, C4<0>;
L_0x562b8d261870 .functor AND 1, L_0x562b8d2616a0, L_0x7f38f70e1f80, C4<1>, C4<1>;
v0x562b8cdb6540_0 .net "S", 0 0, L_0x562b8d2617c0;  alias, 1 drivers
v0x562b8cdb65e0_0 .net "a", 0 0, L_0x562b8d2616a0;  alias, 1 drivers
v0x562b8cdb6680_0 .net "b", 0 0, L_0x7f38f70e1f80;  alias, 1 drivers
v0x562b8cdb6720_0 .net "cout", 0 0, L_0x562b8d261870;  alias, 1 drivers
S_0x562b8cdb67c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdb6220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d261990 .functor XOR 1, L_0x562b8d261ca0, L_0x562b8d2617c0, C4<0>, C4<0>;
L_0x562b8d261ad0 .functor AND 1, L_0x562b8d261ca0, L_0x562b8d2617c0, C4<1>, C4<1>;
v0x562b8cdb6950_0 .net "S", 0 0, L_0x562b8d261990;  alias, 1 drivers
v0x562b8cdb69f0_0 .net "a", 0 0, L_0x562b8d261ca0;  alias, 1 drivers
v0x562b8cdb6a90_0 .net "b", 0 0, L_0x562b8d2617c0;  alias, 1 drivers
v0x562b8cdb6b30_0 .net "cout", 0 0, L_0x562b8d261ad0;  alias, 1 drivers
S_0x562b8cdb7df0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d262120 .functor AND 1, L_0x562b8d2609c0, L_0x562b8d261e10, C4<1>, C4<1>;
v0x562b8cdb7f80_0 .net "X", 0 0, L_0x562b8d2609c0;  alias, 1 drivers
v0x562b8cdb8020_0 .net "Y", 0 0, L_0x562b8d261e10;  alias, 1 drivers
v0x562b8cdb80c0_0 .net "Z", 1 0, L_0x562b8d2622f0;  alias, 1 drivers
L_0x7f38f70e2058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdb8160_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e2058;  1 drivers
v0x562b8cdb8200_0 .net "z", 0 0, L_0x562b8d262120;  1 drivers
L_0x562b8d2622f0 .concat [ 1 1 0 0], L_0x562b8d262120, L_0x7f38f70e2058;
S_0x562b8cdb82a0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c7ce350 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e2130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2647a0 .functor BUFZ 1, L_0x7f38f70e2130, C4<0>, C4<0>, C4<0>;
L_0x562b8d264810 .functor BUFZ 1, L_0x562b8d264430, C4<0>, C4<0>, C4<0>;
v0x562b8cdba4b0_0 .net "S", 1 0, L_0x562b8d264700;  alias, 1 drivers
v0x562b8cdba550_0 .net "a", 1 0, L_0x562b8d25f420;  alias, 1 drivers
v0x562b8cdba5f0_0 .net "b", 1 0, L_0x562b8d25f090;  alias, 1 drivers
v0x562b8cdba690 .array "carry", 0 2;
v0x562b8cdba690_0 .net v0x562b8cdba690 0, 0 0, L_0x562b8d2647a0; 1 drivers
v0x562b8cdba690_1 .net v0x562b8cdba690 1, 0 0, L_0x562b8d263d90; 1 drivers
v0x562b8cdba690_2 .net v0x562b8cdba690 2, 0 0, L_0x562b8d264430; 1 drivers
v0x562b8cdba730_0 .net "cin", 0 0, L_0x7f38f70e2130;  1 drivers
v0x562b8cdba7d0_0 .net "cout", 0 0, L_0x562b8d264810;  alias, 1 drivers
L_0x562b8d263ed0 .part L_0x562b8d25f420, 0, 1;
L_0x562b8d264090 .part L_0x562b8d25f090, 0, 1;
L_0x562b8d2644a0 .part L_0x562b8d25f420, 1, 1;
L_0x562b8d2645d0 .part L_0x562b8d25f090, 1, 1;
L_0x562b8d264700 .concat8 [ 1 1 0 0], L_0x562b8d263ae0, L_0x562b8d2642c0;
S_0x562b8cdb8430 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdb82a0;
 .timescale 0 0;
P_0x562b8c811ac0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdb85c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdb8430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d263d90 .functor OR 1, L_0x562b8d263a00, L_0x562b8d263c70, C4<0>, C4<0>;
v0x562b8cdb8f70_0 .net "S", 0 0, L_0x562b8d263ae0;  1 drivers
v0x562b8cdb9010_0 .net "a", 0 0, L_0x562b8d263ed0;  1 drivers
v0x562b8cdb90b0_0 .net "b", 0 0, L_0x562b8d264090;  1 drivers
v0x562b8cdb9150_0 .net "cin", 0 0, L_0x562b8d2647a0;  alias, 1 drivers
v0x562b8cdb91f0_0 .net "cout", 0 0, L_0x562b8d263d90;  alias, 1 drivers
v0x562b8cdb9290_0 .net "cout1", 0 0, L_0x562b8d263a00;  1 drivers
v0x562b8cdb9330_0 .net "cout2", 0 0, L_0x562b8d263c70;  1 drivers
v0x562b8cdb93d0_0 .net "s1", 0 0, L_0x562b8d263900;  1 drivers
S_0x562b8cdb8750 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdb85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d263900 .functor XOR 1, L_0x562b8d263ed0, L_0x562b8d264090, C4<0>, C4<0>;
L_0x562b8d263a00 .functor AND 1, L_0x562b8d263ed0, L_0x562b8d264090, C4<1>, C4<1>;
v0x562b8cdb88e0_0 .net "S", 0 0, L_0x562b8d263900;  alias, 1 drivers
v0x562b8cdb8980_0 .net "a", 0 0, L_0x562b8d263ed0;  alias, 1 drivers
v0x562b8cdb8a20_0 .net "b", 0 0, L_0x562b8d264090;  alias, 1 drivers
v0x562b8cdb8ac0_0 .net "cout", 0 0, L_0x562b8d263a00;  alias, 1 drivers
S_0x562b8cdb8b60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdb85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d263ae0 .functor XOR 1, L_0x562b8d2647a0, L_0x562b8d263900, C4<0>, C4<0>;
L_0x562b8d263c70 .functor AND 1, L_0x562b8d2647a0, L_0x562b8d263900, C4<1>, C4<1>;
v0x562b8cdb8cf0_0 .net "S", 0 0, L_0x562b8d263ae0;  alias, 1 drivers
v0x562b8cdb8d90_0 .net "a", 0 0, L_0x562b8d2647a0;  alias, 1 drivers
v0x562b8cdb8e30_0 .net "b", 0 0, L_0x562b8d263900;  alias, 1 drivers
v0x562b8cdb8ed0_0 .net "cout", 0 0, L_0x562b8d263c70;  alias, 1 drivers
S_0x562b8cdb9470 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdb82a0;
 .timescale 0 0;
P_0x562b8ca73660 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdb9600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdb9470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d264430 .functor OR 1, L_0x562b8d264250, L_0x562b8d2643c0, C4<0>, C4<0>;
v0x562b8cdb9fb0_0 .net "S", 0 0, L_0x562b8d2642c0;  1 drivers
v0x562b8cdba050_0 .net "a", 0 0, L_0x562b8d2644a0;  1 drivers
v0x562b8cdba0f0_0 .net "b", 0 0, L_0x562b8d2645d0;  1 drivers
v0x562b8cdba190_0 .net "cin", 0 0, L_0x562b8d263d90;  alias, 1 drivers
v0x562b8cdba230_0 .net "cout", 0 0, L_0x562b8d264430;  alias, 1 drivers
v0x562b8cdba2d0_0 .net "cout1", 0 0, L_0x562b8d264250;  1 drivers
v0x562b8cdba370_0 .net "cout2", 0 0, L_0x562b8d2643c0;  1 drivers
v0x562b8cdba410_0 .net "s1", 0 0, L_0x562b8d250ef0;  1 drivers
S_0x562b8cdb9790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdb9600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d250ef0 .functor XOR 1, L_0x562b8d2644a0, L_0x562b8d2645d0, C4<0>, C4<0>;
L_0x562b8d264250 .functor AND 1, L_0x562b8d2644a0, L_0x562b8d2645d0, C4<1>, C4<1>;
v0x562b8cdb9920_0 .net "S", 0 0, L_0x562b8d250ef0;  alias, 1 drivers
v0x562b8cdb99c0_0 .net "a", 0 0, L_0x562b8d2644a0;  alias, 1 drivers
v0x562b8cdb9a60_0 .net "b", 0 0, L_0x562b8d2645d0;  alias, 1 drivers
v0x562b8cdb9b00_0 .net "cout", 0 0, L_0x562b8d264250;  alias, 1 drivers
S_0x562b8cdb9ba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdb9600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2642c0 .functor XOR 1, L_0x562b8d263d90, L_0x562b8d250ef0, C4<0>, C4<0>;
L_0x562b8d2643c0 .functor AND 1, L_0x562b8d263d90, L_0x562b8d250ef0, C4<1>, C4<1>;
v0x562b8cdb9d30_0 .net "S", 0 0, L_0x562b8d2642c0;  alias, 1 drivers
v0x562b8cdb9dd0_0 .net "a", 0 0, L_0x562b8d263d90;  alias, 1 drivers
v0x562b8cdb9e70_0 .net "b", 0 0, L_0x562b8d250ef0;  alias, 1 drivers
v0x562b8cdb9f10_0 .net "cout", 0 0, L_0x562b8d2643c0;  alias, 1 drivers
S_0x562b8cdba870 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c8450b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d2655a0 .functor BUFZ 1, L_0x562b8d264810, C4<0>, C4<0>, C4<0>;
L_0x562b8d2656a0 .functor BUFZ 1, L_0x562b8d2651a0, C4<0>, C4<0>, C4<0>;
v0x562b8cdbca80_0 .net "S", 1 0, L_0x562b8d265500;  alias, 1 drivers
v0x562b8cdbcb20_0 .net "a", 1 0, L_0x562b8d264700;  alias, 1 drivers
v0x562b8cdbcbc0_0 .net "b", 1 0, L_0x562b8d263710;  alias, 1 drivers
v0x562b8cdbcc60 .array "carry", 0 2;
v0x562b8cdbcc60_0 .net v0x562b8cdbcc60 0, 0 0, L_0x562b8d2655a0; 1 drivers
v0x562b8cdbcc60_1 .net v0x562b8cdbcc60 1, 0 0, L_0x562b8d264b60; 1 drivers
v0x562b8cdbcc60_2 .net v0x562b8cdbcc60 2, 0 0, L_0x562b8d2651a0; 1 drivers
v0x562b8cdbcd00_0 .net "cin", 0 0, L_0x562b8d264810;  alias, 1 drivers
v0x562b8cdbcda0_0 .net "cout", 0 0, L_0x562b8d2656a0;  alias, 1 drivers
L_0x562b8d264c60 .part L_0x562b8d264700, 0, 1;
L_0x562b8d264e20 .part L_0x562b8d263710, 0, 1;
L_0x562b8d265210 .part L_0x562b8d264700, 1, 1;
L_0x562b8d265340 .part L_0x562b8d263710, 1, 1;
L_0x562b8d265500 .concat8 [ 1 1 0 0], L_0x562b8d264960, L_0x562b8d265030;
S_0x562b8cdbaa00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdba870;
 .timescale 0 0;
P_0x562b8c848ca0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdbab90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdbaa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d264b60 .functor OR 1, L_0x562b8d2648f0, L_0x562b8d264a60, C4<0>, C4<0>;
v0x562b8cdbb540_0 .net "S", 0 0, L_0x562b8d264960;  1 drivers
v0x562b8cdbb5e0_0 .net "a", 0 0, L_0x562b8d264c60;  1 drivers
v0x562b8cdbb680_0 .net "b", 0 0, L_0x562b8d264e20;  1 drivers
v0x562b8cdbb720_0 .net "cin", 0 0, L_0x562b8d2655a0;  alias, 1 drivers
v0x562b8cdbb7c0_0 .net "cout", 0 0, L_0x562b8d264b60;  alias, 1 drivers
v0x562b8cdbb860_0 .net "cout1", 0 0, L_0x562b8d2648f0;  1 drivers
v0x562b8cdbb900_0 .net "cout2", 0 0, L_0x562b8d264a60;  1 drivers
v0x562b8cdbb9a0_0 .net "s1", 0 0, L_0x562b8d264880;  1 drivers
S_0x562b8cdbad20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdbab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d264880 .functor XOR 1, L_0x562b8d264c60, L_0x562b8d264e20, C4<0>, C4<0>;
L_0x562b8d2648f0 .functor AND 1, L_0x562b8d264c60, L_0x562b8d264e20, C4<1>, C4<1>;
v0x562b8cdbaeb0_0 .net "S", 0 0, L_0x562b8d264880;  alias, 1 drivers
v0x562b8cdbaf50_0 .net "a", 0 0, L_0x562b8d264c60;  alias, 1 drivers
v0x562b8cdbaff0_0 .net "b", 0 0, L_0x562b8d264e20;  alias, 1 drivers
v0x562b8cdbb090_0 .net "cout", 0 0, L_0x562b8d2648f0;  alias, 1 drivers
S_0x562b8cdbb130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdbab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d264960 .functor XOR 1, L_0x562b8d2655a0, L_0x562b8d264880, C4<0>, C4<0>;
L_0x562b8d264a60 .functor AND 1, L_0x562b8d2655a0, L_0x562b8d264880, C4<1>, C4<1>;
v0x562b8cdbb2c0_0 .net "S", 0 0, L_0x562b8d264960;  alias, 1 drivers
v0x562b8cdbb360_0 .net "a", 0 0, L_0x562b8d2655a0;  alias, 1 drivers
v0x562b8cdbb400_0 .net "b", 0 0, L_0x562b8d264880;  alias, 1 drivers
v0x562b8cdbb4a0_0 .net "cout", 0 0, L_0x562b8d264a60;  alias, 1 drivers
S_0x562b8cdbba40 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdba870;
 .timescale 0 0;
P_0x562b8c884740 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdbbbd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdbba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2651a0 .functor OR 1, L_0x562b8d264fc0, L_0x562b8d265130, C4<0>, C4<0>;
v0x562b8cdbc580_0 .net "S", 0 0, L_0x562b8d265030;  1 drivers
v0x562b8cdbc620_0 .net "a", 0 0, L_0x562b8d265210;  1 drivers
v0x562b8cdbc6c0_0 .net "b", 0 0, L_0x562b8d265340;  1 drivers
v0x562b8cdbc760_0 .net "cin", 0 0, L_0x562b8d264b60;  alias, 1 drivers
v0x562b8cdbc800_0 .net "cout", 0 0, L_0x562b8d2651a0;  alias, 1 drivers
v0x562b8cdbc8a0_0 .net "cout1", 0 0, L_0x562b8d264fc0;  1 drivers
v0x562b8cdbc940_0 .net "cout2", 0 0, L_0x562b8d265130;  1 drivers
v0x562b8cdbc9e0_0 .net "s1", 0 0, L_0x562b8d264f50;  1 drivers
S_0x562b8cdbbd60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdbbbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d264f50 .functor XOR 1, L_0x562b8d265210, L_0x562b8d265340, C4<0>, C4<0>;
L_0x562b8d264fc0 .functor AND 1, L_0x562b8d265210, L_0x562b8d265340, C4<1>, C4<1>;
v0x562b8cdbbef0_0 .net "S", 0 0, L_0x562b8d264f50;  alias, 1 drivers
v0x562b8cdbbf90_0 .net "a", 0 0, L_0x562b8d265210;  alias, 1 drivers
v0x562b8cdbc030_0 .net "b", 0 0, L_0x562b8d265340;  alias, 1 drivers
v0x562b8cdbc0d0_0 .net "cout", 0 0, L_0x562b8d264fc0;  alias, 1 drivers
S_0x562b8cdbc170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdbbbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d265030 .functor XOR 1, L_0x562b8d264b60, L_0x562b8d264f50, C4<0>, C4<0>;
L_0x562b8d265130 .functor AND 1, L_0x562b8d264b60, L_0x562b8d264f50, C4<1>, C4<1>;
v0x562b8cdbc300_0 .net "S", 0 0, L_0x562b8d265030;  alias, 1 drivers
v0x562b8cdbc3a0_0 .net "a", 0 0, L_0x562b8d264b60;  alias, 1 drivers
v0x562b8cdbc440_0 .net "b", 0 0, L_0x562b8d264f50;  alias, 1 drivers
v0x562b8cdbc4e0_0 .net "cout", 0 0, L_0x562b8d265130;  alias, 1 drivers
S_0x562b8cdbce40 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c8eb3f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e2298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2671e0 .functor BUFZ 1, L_0x7f38f70e2298, C4<0>, C4<0>, C4<0>;
L_0x562b8d267250 .functor BUFZ 1, L_0x562b8d266e70, C4<0>, C4<0>, C4<0>;
v0x562b8cdc10d0_0 .net "S", 3 0, L_0x562b8d267140;  alias, 1 drivers
v0x562b8cdc1170_0 .net "a", 3 0, L_0x562b8d265710;  alias, 1 drivers
v0x562b8cdc1210_0 .net "b", 3 0, L_0x562b8d2657b0;  alias, 1 drivers
v0x562b8cdc12b0 .array "carry", 0 4;
v0x562b8cdc12b0_0 .net v0x562b8cdc12b0 0, 0 0, L_0x562b8d2671e0; 1 drivers
v0x562b8cdc12b0_1 .net v0x562b8cdc12b0 1, 0 0, L_0x562b8d265c40; 1 drivers
v0x562b8cdc12b0_2 .net v0x562b8cdc12b0 2, 0 0, L_0x562b8d2661f0; 1 drivers
v0x562b8cdc12b0_3 .net v0x562b8cdc12b0 3, 0 0, L_0x562b8d2668c0; 1 drivers
v0x562b8cdc12b0_4 .net v0x562b8cdc12b0 4, 0 0, L_0x562b8d266e70; 1 drivers
v0x562b8cdc1350_0 .net "cin", 0 0, L_0x7f38f70e2298;  1 drivers
v0x562b8cdc13f0_0 .net "cout", 0 0, L_0x562b8d267250;  alias, 1 drivers
L_0x562b8d265d40 .part L_0x562b8d265710, 0, 1;
L_0x562b8d265e70 .part L_0x562b8d2657b0, 0, 1;
L_0x562b8d2662f0 .part L_0x562b8d265710, 1, 1;
L_0x562b8d2664b0 .part L_0x562b8d2657b0, 1, 1;
L_0x562b8d2669c0 .part L_0x562b8d265710, 2, 1;
L_0x562b8d266af0 .part L_0x562b8d2657b0, 2, 1;
L_0x562b8d266ee0 .part L_0x562b8d265710, 3, 1;
L_0x562b8d267010 .part L_0x562b8d2657b0, 3, 1;
L_0x562b8d267140 .concat8 [ 1 1 1 1], L_0x562b8d265a40, L_0x562b8d266080, L_0x562b8d266750, L_0x562b8d266d00;
S_0x562b8cdbcfd0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdbce40;
 .timescale 0 0;
P_0x562b8c8f1510 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdbd160 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdbcfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d265c40 .functor OR 1, L_0x562b8d2659d0, L_0x562b8d265b40, C4<0>, C4<0>;
v0x562b8cdbdb10_0 .net "S", 0 0, L_0x562b8d265a40;  1 drivers
v0x562b8cdbdbb0_0 .net "a", 0 0, L_0x562b8d265d40;  1 drivers
v0x562b8cdbdc50_0 .net "b", 0 0, L_0x562b8d265e70;  1 drivers
v0x562b8cdbdcf0_0 .net "cin", 0 0, L_0x562b8d2671e0;  alias, 1 drivers
v0x562b8cdbdd90_0 .net "cout", 0 0, L_0x562b8d265c40;  alias, 1 drivers
v0x562b8cdbde30_0 .net "cout1", 0 0, L_0x562b8d2659d0;  1 drivers
v0x562b8cdbded0_0 .net "cout2", 0 0, L_0x562b8d265b40;  1 drivers
v0x562b8cdbdf70_0 .net "s1", 0 0, L_0x562b8d265960;  1 drivers
S_0x562b8cdbd2f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdbd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d265960 .functor XOR 1, L_0x562b8d265d40, L_0x562b8d265e70, C4<0>, C4<0>;
L_0x562b8d2659d0 .functor AND 1, L_0x562b8d265d40, L_0x562b8d265e70, C4<1>, C4<1>;
v0x562b8cdbd480_0 .net "S", 0 0, L_0x562b8d265960;  alias, 1 drivers
v0x562b8cdbd520_0 .net "a", 0 0, L_0x562b8d265d40;  alias, 1 drivers
v0x562b8cdbd5c0_0 .net "b", 0 0, L_0x562b8d265e70;  alias, 1 drivers
v0x562b8cdbd660_0 .net "cout", 0 0, L_0x562b8d2659d0;  alias, 1 drivers
S_0x562b8cdbd700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdbd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d265a40 .functor XOR 1, L_0x562b8d2671e0, L_0x562b8d265960, C4<0>, C4<0>;
L_0x562b8d265b40 .functor AND 1, L_0x562b8d2671e0, L_0x562b8d265960, C4<1>, C4<1>;
v0x562b8cdbd890_0 .net "S", 0 0, L_0x562b8d265a40;  alias, 1 drivers
v0x562b8cdbd930_0 .net "a", 0 0, L_0x562b8d2671e0;  alias, 1 drivers
v0x562b8cdbd9d0_0 .net "b", 0 0, L_0x562b8d265960;  alias, 1 drivers
v0x562b8cdbda70_0 .net "cout", 0 0, L_0x562b8d265b40;  alias, 1 drivers
S_0x562b8cdbe010 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdbce40;
 .timescale 0 0;
P_0x562b8c91ca90 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdbe1a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdbe010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2661f0 .functor OR 1, L_0x562b8d266010, L_0x562b8d266180, C4<0>, C4<0>;
v0x562b8cdbeb50_0 .net "S", 0 0, L_0x562b8d266080;  1 drivers
v0x562b8cdbebf0_0 .net "a", 0 0, L_0x562b8d2662f0;  1 drivers
v0x562b8cdbec90_0 .net "b", 0 0, L_0x562b8d2664b0;  1 drivers
v0x562b8cdbed30_0 .net "cin", 0 0, L_0x562b8d265c40;  alias, 1 drivers
v0x562b8cdbedd0_0 .net "cout", 0 0, L_0x562b8d2661f0;  alias, 1 drivers
v0x562b8cdbee70_0 .net "cout1", 0 0, L_0x562b8d266010;  1 drivers
v0x562b8cdbef10_0 .net "cout2", 0 0, L_0x562b8d266180;  1 drivers
v0x562b8cdbefb0_0 .net "s1", 0 0, L_0x562b8d265fa0;  1 drivers
S_0x562b8cdbe330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdbe1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d265fa0 .functor XOR 1, L_0x562b8d2662f0, L_0x562b8d2664b0, C4<0>, C4<0>;
L_0x562b8d266010 .functor AND 1, L_0x562b8d2662f0, L_0x562b8d2664b0, C4<1>, C4<1>;
v0x562b8cdbe4c0_0 .net "S", 0 0, L_0x562b8d265fa0;  alias, 1 drivers
v0x562b8cdbe560_0 .net "a", 0 0, L_0x562b8d2662f0;  alias, 1 drivers
v0x562b8cdbe600_0 .net "b", 0 0, L_0x562b8d2664b0;  alias, 1 drivers
v0x562b8cdbe6a0_0 .net "cout", 0 0, L_0x562b8d266010;  alias, 1 drivers
S_0x562b8cdbe740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdbe1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d266080 .functor XOR 1, L_0x562b8d265c40, L_0x562b8d265fa0, C4<0>, C4<0>;
L_0x562b8d266180 .functor AND 1, L_0x562b8d265c40, L_0x562b8d265fa0, C4<1>, C4<1>;
v0x562b8cdbe8d0_0 .net "S", 0 0, L_0x562b8d266080;  alias, 1 drivers
v0x562b8cdbe970_0 .net "a", 0 0, L_0x562b8d265c40;  alias, 1 drivers
v0x562b8cdbea10_0 .net "b", 0 0, L_0x562b8d265fa0;  alias, 1 drivers
v0x562b8cdbeab0_0 .net "cout", 0 0, L_0x562b8d266180;  alias, 1 drivers
S_0x562b8cdbf050 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cdbce40;
 .timescale 0 0;
P_0x562b8c9c96c0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cdbf1e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdbf050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2668c0 .functor OR 1, L_0x562b8d2666e0, L_0x562b8d266850, C4<0>, C4<0>;
v0x562b8cdbfb90_0 .net "S", 0 0, L_0x562b8d266750;  1 drivers
v0x562b8cdbfc30_0 .net "a", 0 0, L_0x562b8d2669c0;  1 drivers
v0x562b8cdbfcd0_0 .net "b", 0 0, L_0x562b8d266af0;  1 drivers
v0x562b8cdbfd70_0 .net "cin", 0 0, L_0x562b8d2661f0;  alias, 1 drivers
v0x562b8cdbfe10_0 .net "cout", 0 0, L_0x562b8d2668c0;  alias, 1 drivers
v0x562b8cdbfeb0_0 .net "cout1", 0 0, L_0x562b8d2666e0;  1 drivers
v0x562b8cdbff50_0 .net "cout2", 0 0, L_0x562b8d266850;  1 drivers
v0x562b8cdbfff0_0 .net "s1", 0 0, L_0x562b8d266670;  1 drivers
S_0x562b8cdbf370 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdbf1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d266670 .functor XOR 1, L_0x562b8d2669c0, L_0x562b8d266af0, C4<0>, C4<0>;
L_0x562b8d2666e0 .functor AND 1, L_0x562b8d2669c0, L_0x562b8d266af0, C4<1>, C4<1>;
v0x562b8cdbf500_0 .net "S", 0 0, L_0x562b8d266670;  alias, 1 drivers
v0x562b8cdbf5a0_0 .net "a", 0 0, L_0x562b8d2669c0;  alias, 1 drivers
v0x562b8cdbf640_0 .net "b", 0 0, L_0x562b8d266af0;  alias, 1 drivers
v0x562b8cdbf6e0_0 .net "cout", 0 0, L_0x562b8d2666e0;  alias, 1 drivers
S_0x562b8cdbf780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdbf1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d266750 .functor XOR 1, L_0x562b8d2661f0, L_0x562b8d266670, C4<0>, C4<0>;
L_0x562b8d266850 .functor AND 1, L_0x562b8d2661f0, L_0x562b8d266670, C4<1>, C4<1>;
v0x562b8cdbf910_0 .net "S", 0 0, L_0x562b8d266750;  alias, 1 drivers
v0x562b8cdbf9b0_0 .net "a", 0 0, L_0x562b8d2661f0;  alias, 1 drivers
v0x562b8cdbfa50_0 .net "b", 0 0, L_0x562b8d266670;  alias, 1 drivers
v0x562b8cdbfaf0_0 .net "cout", 0 0, L_0x562b8d266850;  alias, 1 drivers
S_0x562b8cdc0090 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cdbce40;
 .timescale 0 0;
P_0x562b8c975b30 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cdc0220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdc0090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d266e70 .functor OR 1, L_0x562b8d266c90, L_0x562b8d266e00, C4<0>, C4<0>;
v0x562b8cdc0bd0_0 .net "S", 0 0, L_0x562b8d266d00;  1 drivers
v0x562b8cdc0c70_0 .net "a", 0 0, L_0x562b8d266ee0;  1 drivers
v0x562b8cdc0d10_0 .net "b", 0 0, L_0x562b8d267010;  1 drivers
v0x562b8cdc0db0_0 .net "cin", 0 0, L_0x562b8d2668c0;  alias, 1 drivers
v0x562b8cdc0e50_0 .net "cout", 0 0, L_0x562b8d266e70;  alias, 1 drivers
v0x562b8cdc0ef0_0 .net "cout1", 0 0, L_0x562b8d266c90;  1 drivers
v0x562b8cdc0f90_0 .net "cout2", 0 0, L_0x562b8d266e00;  1 drivers
v0x562b8cdc1030_0 .net "s1", 0 0, L_0x562b8d266c20;  1 drivers
S_0x562b8cdc03b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdc0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d266c20 .functor XOR 1, L_0x562b8d266ee0, L_0x562b8d267010, C4<0>, C4<0>;
L_0x562b8d266c90 .functor AND 1, L_0x562b8d266ee0, L_0x562b8d267010, C4<1>, C4<1>;
v0x562b8cdc0540_0 .net "S", 0 0, L_0x562b8d266c20;  alias, 1 drivers
v0x562b8cdc05e0_0 .net "a", 0 0, L_0x562b8d266ee0;  alias, 1 drivers
v0x562b8cdc0680_0 .net "b", 0 0, L_0x562b8d267010;  alias, 1 drivers
v0x562b8cdc0720_0 .net "cout", 0 0, L_0x562b8d266c90;  alias, 1 drivers
S_0x562b8cdc07c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdc0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d266d00 .functor XOR 1, L_0x562b8d2668c0, L_0x562b8d266c20, C4<0>, C4<0>;
L_0x562b8d266e00 .functor AND 1, L_0x562b8d2668c0, L_0x562b8d266c20, C4<1>, C4<1>;
v0x562b8cdc0950_0 .net "S", 0 0, L_0x562b8d266d00;  alias, 1 drivers
v0x562b8cdc09f0_0 .net "a", 0 0, L_0x562b8d2668c0;  alias, 1 drivers
v0x562b8cdc0a90_0 .net "b", 0 0, L_0x562b8d266c20;  alias, 1 drivers
v0x562b8cdc0b30_0 .net "cout", 0 0, L_0x562b8d266e00;  alias, 1 drivers
S_0x562b8cdc1490 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c7c15c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2623b0 .functor NOT 2, L_0x562b8d2622f0, C4<00>, C4<00>, C4<00>;
v0x562b8cdc3bf0_0 .net "cout", 0 0, L_0x562b8d2635f0;  1 drivers
v0x562b8cdc3c90_0 .net "i", 1 0, L_0x562b8d2622f0;  alias, 1 drivers
v0x562b8cdc3d30_0 .net "o", 1 0, L_0x562b8d2634c0;  alias, 1 drivers
v0x562b8cdc3dd0_0 .net "temp2", 1 0, L_0x562b8d2623b0;  1 drivers
S_0x562b8cdc1620 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cdc1490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c9ad050 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e20e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d263560 .functor BUFZ 1, L_0x7f38f70e20e8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2635f0 .functor BUFZ 1, L_0x562b8d2630d0, C4<0>, C4<0>, C4<0>;
v0x562b8cdc3830_0 .net "S", 1 0, L_0x562b8d2634c0;  alias, 1 drivers
v0x562b8cdc38d0_0 .net "a", 1 0, L_0x562b8d2623b0;  alias, 1 drivers
L_0x7f38f70e20a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cdc3970_0 .net "b", 1 0, L_0x7f38f70e20a0;  1 drivers
v0x562b8cdc3a10 .array "carry", 0 2;
v0x562b8cdc3a10_0 .net v0x562b8cdc3a10 0, 0 0, L_0x562b8d263560; 1 drivers
v0x562b8cdc3a10_1 .net v0x562b8cdc3a10 1, 0 0, L_0x562b8d2629d0; 1 drivers
v0x562b8cdc3a10_2 .net v0x562b8cdc3a10 2, 0 0, L_0x562b8d2630d0; 1 drivers
v0x562b8cdc3ab0_0 .net "cin", 0 0, L_0x7f38f70e20e8;  1 drivers
v0x562b8cdc3b50_0 .net "cout", 0 0, L_0x562b8d2635f0;  alias, 1 drivers
L_0x562b8d262b10 .part L_0x562b8d2623b0, 0, 1;
L_0x562b8d262c60 .part L_0x7f38f70e20a0, 0, 1;
L_0x562b8d2631d0 .part L_0x562b8d2623b0, 1, 1;
L_0x562b8d263390 .part L_0x7f38f70e20a0, 1, 1;
L_0x562b8d2634c0 .concat8 [ 1 1 0 0], L_0x562b8d262720, L_0x562b8d262eb0;
S_0x562b8cdc17b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdc1620;
 .timescale 0 0;
P_0x562b8c9af840 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdc1940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdc17b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2629d0 .functor OR 1, L_0x562b8d262640, L_0x562b8d2628b0, C4<0>, C4<0>;
v0x562b8cdc22f0_0 .net "S", 0 0, L_0x562b8d262720;  1 drivers
v0x562b8cdc2390_0 .net "a", 0 0, L_0x562b8d262b10;  1 drivers
v0x562b8cdc2430_0 .net "b", 0 0, L_0x562b8d262c60;  1 drivers
v0x562b8cdc24d0_0 .net "cin", 0 0, L_0x562b8d263560;  alias, 1 drivers
v0x562b8cdc2570_0 .net "cout", 0 0, L_0x562b8d2629d0;  alias, 1 drivers
v0x562b8cdc2610_0 .net "cout1", 0 0, L_0x562b8d262640;  1 drivers
v0x562b8cdc26b0_0 .net "cout2", 0 0, L_0x562b8d2628b0;  1 drivers
v0x562b8cdc2750_0 .net "s1", 0 0, L_0x562b8d262540;  1 drivers
S_0x562b8cdc1ad0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdc1940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d262540 .functor XOR 1, L_0x562b8d262b10, L_0x562b8d262c60, C4<0>, C4<0>;
L_0x562b8d262640 .functor AND 1, L_0x562b8d262b10, L_0x562b8d262c60, C4<1>, C4<1>;
v0x562b8cdc1c60_0 .net "S", 0 0, L_0x562b8d262540;  alias, 1 drivers
v0x562b8cdc1d00_0 .net "a", 0 0, L_0x562b8d262b10;  alias, 1 drivers
v0x562b8cdc1da0_0 .net "b", 0 0, L_0x562b8d262c60;  alias, 1 drivers
v0x562b8cdc1e40_0 .net "cout", 0 0, L_0x562b8d262640;  alias, 1 drivers
S_0x562b8cdc1ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdc1940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d262720 .functor XOR 1, L_0x562b8d263560, L_0x562b8d262540, C4<0>, C4<0>;
L_0x562b8d2628b0 .functor AND 1, L_0x562b8d263560, L_0x562b8d262540, C4<1>, C4<1>;
v0x562b8cdc2070_0 .net "S", 0 0, L_0x562b8d262720;  alias, 1 drivers
v0x562b8cdc2110_0 .net "a", 0 0, L_0x562b8d263560;  alias, 1 drivers
v0x562b8cdc21b0_0 .net "b", 0 0, L_0x562b8d262540;  alias, 1 drivers
v0x562b8cdc2250_0 .net "cout", 0 0, L_0x562b8d2628b0;  alias, 1 drivers
S_0x562b8cdc27f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdc1620;
 .timescale 0 0;
P_0x562b8c9fe850 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdc2980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdc27f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2630d0 .functor OR 1, L_0x562b8d262e20, L_0x562b8d263040, C4<0>, C4<0>;
v0x562b8cdc3330_0 .net "S", 0 0, L_0x562b8d262eb0;  1 drivers
v0x562b8cdc33d0_0 .net "a", 0 0, L_0x562b8d2631d0;  1 drivers
v0x562b8cdc3470_0 .net "b", 0 0, L_0x562b8d263390;  1 drivers
v0x562b8cdc3510_0 .net "cin", 0 0, L_0x562b8d2629d0;  alias, 1 drivers
v0x562b8cdc35b0_0 .net "cout", 0 0, L_0x562b8d2630d0;  alias, 1 drivers
v0x562b8cdc3650_0 .net "cout1", 0 0, L_0x562b8d262e20;  1 drivers
v0x562b8cdc36f0_0 .net "cout2", 0 0, L_0x562b8d263040;  1 drivers
v0x562b8cdc3790_0 .net "s1", 0 0, L_0x562b8d262d90;  1 drivers
S_0x562b8cdc2b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdc2980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d262d90 .functor XOR 1, L_0x562b8d2631d0, L_0x562b8d263390, C4<0>, C4<0>;
L_0x562b8d262e20 .functor AND 1, L_0x562b8d2631d0, L_0x562b8d263390, C4<1>, C4<1>;
v0x562b8cdc2ca0_0 .net "S", 0 0, L_0x562b8d262d90;  alias, 1 drivers
v0x562b8cdc2d40_0 .net "a", 0 0, L_0x562b8d2631d0;  alias, 1 drivers
v0x562b8cdc2de0_0 .net "b", 0 0, L_0x562b8d263390;  alias, 1 drivers
v0x562b8cdc2e80_0 .net "cout", 0 0, L_0x562b8d262e20;  alias, 1 drivers
S_0x562b8cdc2f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdc2980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d262eb0 .functor XOR 1, L_0x562b8d2629d0, L_0x562b8d262d90, C4<0>, C4<0>;
L_0x562b8d263040 .functor AND 1, L_0x562b8d2629d0, L_0x562b8d262d90, C4<1>, C4<1>;
v0x562b8cdc30b0_0 .net "S", 0 0, L_0x562b8d262eb0;  alias, 1 drivers
v0x562b8cdc3150_0 .net "a", 0 0, L_0x562b8d2629d0;  alias, 1 drivers
v0x562b8cdc31f0_0 .net "b", 0 0, L_0x562b8d262d90;  alias, 1 drivers
v0x562b8cdc3290_0 .net "cout", 0 0, L_0x562b8d263040;  alias, 1 drivers
S_0x562b8cdc3e70 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cdb0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ca44020 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d268bd0 .functor BUFZ 1, L_0x562b8d267250, C4<0>, C4<0>, C4<0>;
L_0x562b8d268cd0 .functor BUFZ 1, L_0x562b8d2687d0, C4<0>, C4<0>, C4<0>;
v0x562b8cdc8100_0 .net "S", 3 0, L_0x562b8d268aa0;  alias, 1 drivers
v0x562b8cdc81a0_0 .net "a", 3 0, L_0x562b8d267140;  alias, 1 drivers
v0x562b8cdc8240_0 .net "b", 3 0, L_0x562b8d265850;  alias, 1 drivers
v0x562b8cdc82e0 .array "carry", 0 4;
v0x562b8cdc82e0_0 .net v0x562b8cdc82e0 0, 0 0, L_0x562b8d268bd0; 1 drivers
v0x562b8cdc82e0_1 .net v0x562b8cdc82e0 1, 0 0, L_0x562b8d2675a0; 1 drivers
v0x562b8cdc82e0_2 .net v0x562b8cdc82e0 2, 0 0, L_0x562b8d267be0; 1 drivers
v0x562b8cdc82e0_3 .net v0x562b8cdc82e0 3, 0 0, L_0x562b8d268220; 1 drivers
v0x562b8cdc82e0_4 .net v0x562b8cdc82e0 4, 0 0, L_0x562b8d2687d0; 1 drivers
v0x562b8cdc8380_0 .net "cin", 0 0, L_0x562b8d267250;  alias, 1 drivers
v0x562b8cdc8420_0 .net "cout", 0 0, L_0x562b8d268cd0;  alias, 1 drivers
L_0x562b8d2676a0 .part L_0x562b8d267140, 0, 1;
L_0x562b8d267860 .part L_0x562b8d265850, 0, 1;
L_0x562b8d267ce0 .part L_0x562b8d267140, 1, 1;
L_0x562b8d267e10 .part L_0x562b8d265850, 1, 1;
L_0x562b8d268320 .part L_0x562b8d267140, 2, 1;
L_0x562b8d268450 .part L_0x562b8d265850, 2, 1;
L_0x562b8d268840 .part L_0x562b8d267140, 3, 1;
L_0x562b8d268970 .part L_0x562b8d265850, 3, 1;
L_0x562b8d268aa0 .concat8 [ 1 1 1 1], L_0x562b8d2673a0, L_0x562b8d267a70, L_0x562b8d2680b0, L_0x562b8d268660;
S_0x562b8cdc4000 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdc3e70;
 .timescale 0 0;
P_0x562b8ca1a090 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdc4190 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdc4000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2675a0 .functor OR 1, L_0x562b8d267330, L_0x562b8d2674a0, C4<0>, C4<0>;
v0x562b8cdc4b40_0 .net "S", 0 0, L_0x562b8d2673a0;  1 drivers
v0x562b8cdc4be0_0 .net "a", 0 0, L_0x562b8d2676a0;  1 drivers
v0x562b8cdc4c80_0 .net "b", 0 0, L_0x562b8d267860;  1 drivers
v0x562b8cdc4d20_0 .net "cin", 0 0, L_0x562b8d268bd0;  alias, 1 drivers
v0x562b8cdc4dc0_0 .net "cout", 0 0, L_0x562b8d2675a0;  alias, 1 drivers
v0x562b8cdc4e60_0 .net "cout1", 0 0, L_0x562b8d267330;  1 drivers
v0x562b8cdc4f00_0 .net "cout2", 0 0, L_0x562b8d2674a0;  1 drivers
v0x562b8cdc4fa0_0 .net "s1", 0 0, L_0x562b8d2672c0;  1 drivers
S_0x562b8cdc4320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdc4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2672c0 .functor XOR 1, L_0x562b8d2676a0, L_0x562b8d267860, C4<0>, C4<0>;
L_0x562b8d267330 .functor AND 1, L_0x562b8d2676a0, L_0x562b8d267860, C4<1>, C4<1>;
v0x562b8cdc44b0_0 .net "S", 0 0, L_0x562b8d2672c0;  alias, 1 drivers
v0x562b8cdc4550_0 .net "a", 0 0, L_0x562b8d2676a0;  alias, 1 drivers
v0x562b8cdc45f0_0 .net "b", 0 0, L_0x562b8d267860;  alias, 1 drivers
v0x562b8cdc4690_0 .net "cout", 0 0, L_0x562b8d267330;  alias, 1 drivers
S_0x562b8cdc4730 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdc4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2673a0 .functor XOR 1, L_0x562b8d268bd0, L_0x562b8d2672c0, C4<0>, C4<0>;
L_0x562b8d2674a0 .functor AND 1, L_0x562b8d268bd0, L_0x562b8d2672c0, C4<1>, C4<1>;
v0x562b8cdc48c0_0 .net "S", 0 0, L_0x562b8d2673a0;  alias, 1 drivers
v0x562b8cdc4960_0 .net "a", 0 0, L_0x562b8d268bd0;  alias, 1 drivers
v0x562b8cdc4a00_0 .net "b", 0 0, L_0x562b8d2672c0;  alias, 1 drivers
v0x562b8cdc4aa0_0 .net "cout", 0 0, L_0x562b8d2674a0;  alias, 1 drivers
S_0x562b8cdc5040 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdc3e70;
 .timescale 0 0;
P_0x562b8ca83d10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdc51d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdc5040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d267be0 .functor OR 1, L_0x562b8d267a00, L_0x562b8d267b70, C4<0>, C4<0>;
v0x562b8cdc5b80_0 .net "S", 0 0, L_0x562b8d267a70;  1 drivers
v0x562b8cdc5c20_0 .net "a", 0 0, L_0x562b8d267ce0;  1 drivers
v0x562b8cdc5cc0_0 .net "b", 0 0, L_0x562b8d267e10;  1 drivers
v0x562b8cdc5d60_0 .net "cin", 0 0, L_0x562b8d2675a0;  alias, 1 drivers
v0x562b8cdc5e00_0 .net "cout", 0 0, L_0x562b8d267be0;  alias, 1 drivers
v0x562b8cdc5ea0_0 .net "cout1", 0 0, L_0x562b8d267a00;  1 drivers
v0x562b8cdc5f40_0 .net "cout2", 0 0, L_0x562b8d267b70;  1 drivers
v0x562b8cdc5fe0_0 .net "s1", 0 0, L_0x562b8d267990;  1 drivers
S_0x562b8cdc5360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdc51d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d267990 .functor XOR 1, L_0x562b8d267ce0, L_0x562b8d267e10, C4<0>, C4<0>;
L_0x562b8d267a00 .functor AND 1, L_0x562b8d267ce0, L_0x562b8d267e10, C4<1>, C4<1>;
v0x562b8cdc54f0_0 .net "S", 0 0, L_0x562b8d267990;  alias, 1 drivers
v0x562b8cdc5590_0 .net "a", 0 0, L_0x562b8d267ce0;  alias, 1 drivers
v0x562b8cdc5630_0 .net "b", 0 0, L_0x562b8d267e10;  alias, 1 drivers
v0x562b8cdc56d0_0 .net "cout", 0 0, L_0x562b8d267a00;  alias, 1 drivers
S_0x562b8cdc5770 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdc51d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d267a70 .functor XOR 1, L_0x562b8d2675a0, L_0x562b8d267990, C4<0>, C4<0>;
L_0x562b8d267b70 .functor AND 1, L_0x562b8d2675a0, L_0x562b8d267990, C4<1>, C4<1>;
v0x562b8cdc5900_0 .net "S", 0 0, L_0x562b8d267a70;  alias, 1 drivers
v0x562b8cdc59a0_0 .net "a", 0 0, L_0x562b8d2675a0;  alias, 1 drivers
v0x562b8cdc5a40_0 .net "b", 0 0, L_0x562b8d267990;  alias, 1 drivers
v0x562b8cdc5ae0_0 .net "cout", 0 0, L_0x562b8d267b70;  alias, 1 drivers
S_0x562b8cdc6080 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cdc3e70;
 .timescale 0 0;
P_0x562b8cabecc0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cdc6210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdc6080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d268220 .functor OR 1, L_0x562b8d268040, L_0x562b8d2681b0, C4<0>, C4<0>;
v0x562b8cdc6bc0_0 .net "S", 0 0, L_0x562b8d2680b0;  1 drivers
v0x562b8cdc6c60_0 .net "a", 0 0, L_0x562b8d268320;  1 drivers
v0x562b8cdc6d00_0 .net "b", 0 0, L_0x562b8d268450;  1 drivers
v0x562b8cdc6da0_0 .net "cin", 0 0, L_0x562b8d267be0;  alias, 1 drivers
v0x562b8cdc6e40_0 .net "cout", 0 0, L_0x562b8d268220;  alias, 1 drivers
v0x562b8cdc6ee0_0 .net "cout1", 0 0, L_0x562b8d268040;  1 drivers
v0x562b8cdc6f80_0 .net "cout2", 0 0, L_0x562b8d2681b0;  1 drivers
v0x562b8cdc7020_0 .net "s1", 0 0, L_0x562b8d267fd0;  1 drivers
S_0x562b8cdc63a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdc6210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d267fd0 .functor XOR 1, L_0x562b8d268320, L_0x562b8d268450, C4<0>, C4<0>;
L_0x562b8d268040 .functor AND 1, L_0x562b8d268320, L_0x562b8d268450, C4<1>, C4<1>;
v0x562b8cdc6530_0 .net "S", 0 0, L_0x562b8d267fd0;  alias, 1 drivers
v0x562b8cdc65d0_0 .net "a", 0 0, L_0x562b8d268320;  alias, 1 drivers
v0x562b8cdc6670_0 .net "b", 0 0, L_0x562b8d268450;  alias, 1 drivers
v0x562b8cdc6710_0 .net "cout", 0 0, L_0x562b8d268040;  alias, 1 drivers
S_0x562b8cdc67b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdc6210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2680b0 .functor XOR 1, L_0x562b8d267be0, L_0x562b8d267fd0, C4<0>, C4<0>;
L_0x562b8d2681b0 .functor AND 1, L_0x562b8d267be0, L_0x562b8d267fd0, C4<1>, C4<1>;
v0x562b8cdc6940_0 .net "S", 0 0, L_0x562b8d2680b0;  alias, 1 drivers
v0x562b8cdc69e0_0 .net "a", 0 0, L_0x562b8d267be0;  alias, 1 drivers
v0x562b8cdc6a80_0 .net "b", 0 0, L_0x562b8d267fd0;  alias, 1 drivers
v0x562b8cdc6b20_0 .net "cout", 0 0, L_0x562b8d2681b0;  alias, 1 drivers
S_0x562b8cdc70c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cdc3e70;
 .timescale 0 0;
P_0x562b8cae9390 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cdc7250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdc70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2687d0 .functor OR 1, L_0x562b8d2685f0, L_0x562b8d268760, C4<0>, C4<0>;
v0x562b8cdc7c00_0 .net "S", 0 0, L_0x562b8d268660;  1 drivers
v0x562b8cdc7ca0_0 .net "a", 0 0, L_0x562b8d268840;  1 drivers
v0x562b8cdc7d40_0 .net "b", 0 0, L_0x562b8d268970;  1 drivers
v0x562b8cdc7de0_0 .net "cin", 0 0, L_0x562b8d268220;  alias, 1 drivers
v0x562b8cdc7e80_0 .net "cout", 0 0, L_0x562b8d2687d0;  alias, 1 drivers
v0x562b8cdc7f20_0 .net "cout1", 0 0, L_0x562b8d2685f0;  1 drivers
v0x562b8cdc7fc0_0 .net "cout2", 0 0, L_0x562b8d268760;  1 drivers
v0x562b8cdc8060_0 .net "s1", 0 0, L_0x562b8d268580;  1 drivers
S_0x562b8cdc73e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdc7250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d268580 .functor XOR 1, L_0x562b8d268840, L_0x562b8d268970, C4<0>, C4<0>;
L_0x562b8d2685f0 .functor AND 1, L_0x562b8d268840, L_0x562b8d268970, C4<1>, C4<1>;
v0x562b8cdc7570_0 .net "S", 0 0, L_0x562b8d268580;  alias, 1 drivers
v0x562b8cdc7610_0 .net "a", 0 0, L_0x562b8d268840;  alias, 1 drivers
v0x562b8cdc76b0_0 .net "b", 0 0, L_0x562b8d268970;  alias, 1 drivers
v0x562b8cdc7750_0 .net "cout", 0 0, L_0x562b8d2685f0;  alias, 1 drivers
S_0x562b8cdc77f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdc7250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d268660 .functor XOR 1, L_0x562b8d268220, L_0x562b8d268580, C4<0>, C4<0>;
L_0x562b8d268760 .functor AND 1, L_0x562b8d268220, L_0x562b8d268580, C4<1>, C4<1>;
v0x562b8cdc7980_0 .net "S", 0 0, L_0x562b8d268660;  alias, 1 drivers
v0x562b8cdc7a20_0 .net "a", 0 0, L_0x562b8d268220;  alias, 1 drivers
v0x562b8cdc7ac0_0 .net "b", 0 0, L_0x562b8d268580;  alias, 1 drivers
v0x562b8cdc7b60_0 .net "cout", 0 0, L_0x562b8d268760;  alias, 1 drivers
S_0x562b8cdc96e0 .scope module, "ins12" "karatsuba_2" 3 105, 3 73 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d26c9a0 .functor XOR 1, L_0x562b8d269a50, L_0x562b8d26aca0, C4<0>, C4<0>;
v0x562b8cde0e80_0 .net "X", 1 0, L_0x562b8d2724e0;  1 drivers
v0x562b8cde0f20_0 .net "Y", 1 0, L_0x562b8d272580;  1 drivers
v0x562b8cde0fc0_0 .net "Z", 3 0, L_0x562b8d272240;  alias, 1 drivers
v0x562b8cde1060_0 .net *"_ivl_20", 0 0, L_0x562b8d26c9a0;  1 drivers
L_0x7f38f70e2640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cde1100_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e2640;  1 drivers
L_0x7f38f70e2688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cde11a0_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e2688;  1 drivers
L_0x7f38f70e26d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cde1240_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e26d0;  1 drivers
L_0x7f38f70e2718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cde12e0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e2718;  1 drivers
v0x562b8cde1380_0 .net "a", 0 0, L_0x562b8d269520;  1 drivers
v0x562b8cde1420_0 .net "a_abs", 0 0, L_0x562b8d26a170;  1 drivers
v0x562b8cde14c0_0 .net "b", 0 0, L_0x562b8d26a6d0;  1 drivers
v0x562b8cde1560_0 .net "b_abs", 0 0, L_0x562b8d26b3c0;  1 drivers
v0x562b8cde1600_0 .net "c1", 0 0, L_0x562b8d26da60;  1 drivers
v0x562b8cde16a0_0 .net "c2", 0 0, L_0x562b8d26e990;  1 drivers
v0x562b8cde1740_0 .net "c3", 0 0, L_0x562b8d270860;  1 drivers
v0x562b8cde17e0_0 .net "c4", 0 0, L_0x562b8d272470;  1 drivers
v0x562b8cde1880_0 .net "neg_a", 0 0, L_0x562b8d269a50;  1 drivers
v0x562b8cde1a30_0 .net "neg_b", 0 0, L_0x562b8d26aca0;  1 drivers
v0x562b8cde1ad0_0 .net "temp", 3 0, L_0x562b8d270750;  1 drivers
v0x562b8cde1b70_0 .net "term1", 3 0, L_0x562b8d26ea00;  1 drivers
v0x562b8cde1c10_0 .net "term2", 3 0, L_0x562b8d26eaa0;  1 drivers
v0x562b8cde1cb0_0 .net "term3", 3 0, L_0x562b8d26ebe0;  1 drivers
v0x562b8cde1d50_0 .net "z0", 1 0, L_0x562b8d269140;  1 drivers
v0x562b8cde1df0_0 .net "z1", 1 0, L_0x562b8d26e7f0;  1 drivers
v0x562b8cde1e90_0 .net "z1_1", 1 0, L_0x562b8d26ca10;  1 drivers
v0x562b8cde1f30_0 .net "z1_2", 1 0, L_0x562b8d26d950;  1 drivers
v0x562b8cde1fd0_0 .net "z1_3", 1 0, L_0x562b8d26b8b0;  1 drivers
v0x562b8cde2070_0 .net "z1_4", 1 0, L_0x562b8d26c820;  1 drivers
v0x562b8cde2110_0 .net "z2", 1 0, L_0x562b8d268ef0;  1 drivers
L_0x562b8d268f90 .part L_0x562b8d2724e0, 1, 1;
L_0x562b8d269030 .part L_0x562b8d272580, 1, 1;
L_0x562b8d2691e0 .part L_0x562b8d2724e0, 0, 1;
L_0x562b8d269280 .part L_0x562b8d272580, 0, 1;
L_0x562b8d26a210 .part L_0x562b8d2724e0, 0, 1;
L_0x562b8d26a2b0 .part L_0x562b8d2724e0, 1, 1;
L_0x562b8d26b460 .part L_0x562b8d272580, 1, 1;
L_0x562b8d26b500 .part L_0x562b8d272580, 0, 1;
L_0x562b8d26ca10 .functor MUXZ 2, L_0x562b8d26b8b0, L_0x562b8d26c820, L_0x562b8d26c9a0, C4<>;
L_0x562b8d26ea00 .concat [ 2 2 0 0], L_0x562b8d269140, L_0x7f38f70e2640;
L_0x562b8d26eaa0 .concat [ 1 2 1 0], L_0x7f38f70e26d0, L_0x562b8d26e7f0, L_0x7f38f70e2688;
L_0x562b8d26ebe0 .concat [ 2 2 0 0], L_0x7f38f70e2718, L_0x562b8d268ef0;
S_0x562b8cdc9870 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cb4e510 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d269830 .functor NOT 1, L_0x562b8d26a2b0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e2400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d269940 .functor BUFZ 1, L_0x7f38f70e2400, C4<0>, C4<0>, C4<0>;
L_0x562b8d269a50 .functor NOT 1, L_0x562b8d2699b0, C4<0>, C4<0>, C4<0>;
v0x562b8cdcc480_0 .net "D", 0 0, L_0x562b8d269520;  alias, 1 drivers
v0x562b8cdcc520_0 .net *"_ivl_9", 0 0, L_0x562b8d269940;  1 drivers
v0x562b8cdcc5c0_0 .net "a", 0 0, L_0x562b8d26a210;  1 drivers
v0x562b8cdcc660_0 .net "abs_D", 0 0, L_0x562b8d26a170;  alias, 1 drivers
v0x562b8cdcc700_0 .net "b", 0 0, L_0x562b8d26a2b0;  1 drivers
v0x562b8cdcc7a0_0 .net "b_comp", 0 0, L_0x562b8d269830;  1 drivers
v0x562b8cdcc840_0 .net "carry", 1 0, L_0x562b8d2698a0;  1 drivers
v0x562b8cdcc8e0_0 .net "cin", 0 0, L_0x7f38f70e2400;  1 drivers
v0x562b8cdcc980_0 .net "is_pos", 0 0, L_0x562b8d2699b0;  1 drivers
v0x562b8cdcca20_0 .net "negative", 0 0, L_0x562b8d269a50;  alias, 1 drivers
v0x562b8cdccac0_0 .net "twos", 0 0, L_0x562b8d269dd0;  1 drivers
L_0x562b8d269700 .part L_0x562b8d2698a0, 0, 1;
L_0x562b8d2698a0 .concat8 [ 1 1 0 0], L_0x562b8d269940, L_0x562b8d269690;
L_0x562b8d2699b0 .part L_0x562b8d2698a0, 1, 1;
L_0x562b8d26a170 .functor MUXZ 1, L_0x562b8d269dd0, L_0x562b8d269520, L_0x562b8d2699b0, C4<>;
S_0x562b8cdc9aa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cdc9870;
 .timescale 0 0;
P_0x562b8cb38130 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cdc9c30 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cdc9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d269690 .functor OR 1, L_0x562b8d269390, L_0x562b8d269620, C4<0>, C4<0>;
v0x562b8cdca5e0_0 .net "S", 0 0, L_0x562b8d269520;  alias, 1 drivers
v0x562b8cdca680_0 .net "a", 0 0, L_0x562b8d26a210;  alias, 1 drivers
v0x562b8cdca720_0 .net "b", 0 0, L_0x562b8d269830;  alias, 1 drivers
v0x562b8cdca7c0_0 .net "cin", 0 0, L_0x562b8d269700;  1 drivers
v0x562b8cdca860_0 .net "cout", 0 0, L_0x562b8d269690;  1 drivers
v0x562b8cdca900_0 .net "cout1", 0 0, L_0x562b8d269390;  1 drivers
v0x562b8cdca9a0_0 .net "cout2", 0 0, L_0x562b8d269620;  1 drivers
v0x562b8cdcaa40_0 .net "s1", 0 0, L_0x562b8d269320;  1 drivers
S_0x562b8cdc9dc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdc9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d269320 .functor XOR 1, L_0x562b8d26a210, L_0x562b8d269830, C4<0>, C4<0>;
L_0x562b8d269390 .functor AND 1, L_0x562b8d26a210, L_0x562b8d269830, C4<1>, C4<1>;
v0x562b8cdc9f50_0 .net "S", 0 0, L_0x562b8d269320;  alias, 1 drivers
v0x562b8cdc9ff0_0 .net "a", 0 0, L_0x562b8d26a210;  alias, 1 drivers
v0x562b8cdca090_0 .net "b", 0 0, L_0x562b8d269830;  alias, 1 drivers
v0x562b8cdca130_0 .net "cout", 0 0, L_0x562b8d269390;  alias, 1 drivers
S_0x562b8cdca1d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdc9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d269520 .functor XOR 1, L_0x562b8d269700, L_0x562b8d269320, C4<0>, C4<0>;
L_0x562b8d269620 .functor AND 1, L_0x562b8d269700, L_0x562b8d269320, C4<1>, C4<1>;
v0x562b8cdca360_0 .net "S", 0 0, L_0x562b8d269520;  alias, 1 drivers
v0x562b8cdca400_0 .net "a", 0 0, L_0x562b8d269700;  alias, 1 drivers
v0x562b8cdca4a0_0 .net "b", 0 0, L_0x562b8d269320;  alias, 1 drivers
v0x562b8cdca540_0 .net "cout", 0 0, L_0x562b8d269620;  alias, 1 drivers
S_0x562b8cdcaae0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cdc9870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cb772a0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d269b60 .functor NOT 1, L_0x562b8d269520, C4<0>, C4<0>, C4<0>;
v0x562b8cdcc200_0 .net "cout", 0 0, L_0x562b8d26a0b0;  1 drivers
v0x562b8cdcc2a0_0 .net "i", 0 0, L_0x562b8d269520;  alias, 1 drivers
v0x562b8cdcc340_0 .net "o", 0 0, L_0x562b8d269dd0;  alias, 1 drivers
v0x562b8cdcc3e0_0 .net "temp2", 0 0, L_0x562b8d269b60;  1 drivers
S_0x562b8cdcac70 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cdcaae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb79a90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e23b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d26a040 .functor BUFZ 1, L_0x7f38f70e23b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d26a0b0 .functor BUFZ 1, L_0x562b8d269fd0, C4<0>, C4<0>, C4<0>;
v0x562b8cdcbe40_0 .net "S", 0 0, L_0x562b8d269dd0;  alias, 1 drivers
v0x562b8cdcbee0_0 .net "a", 0 0, L_0x562b8d269b60;  alias, 1 drivers
L_0x7f38f70e2370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdcbf80_0 .net "b", 0 0, L_0x7f38f70e2370;  1 drivers
v0x562b8cdcc020 .array "carry", 0 1;
v0x562b8cdcc020_0 .net v0x562b8cdcc020 0, 0 0, L_0x562b8d26a040; 1 drivers
v0x562b8cdcc020_1 .net v0x562b8cdcc020 1, 0 0, L_0x562b8d269fd0; 1 drivers
v0x562b8cdcc0c0_0 .net "cin", 0 0, L_0x7f38f70e23b8;  1 drivers
v0x562b8cdcc160_0 .net "cout", 0 0, L_0x562b8d26a0b0;  alias, 1 drivers
S_0x562b8cdcae00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdcac70;
 .timescale 0 0;
P_0x562b8cb85300 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdcaf90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdcae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d269fd0 .functor OR 1, L_0x562b8d269cd0, L_0x562b8d269ed0, C4<0>, C4<0>;
v0x562b8cdcb940_0 .net "S", 0 0, L_0x562b8d269dd0;  alias, 1 drivers
v0x562b8cdcb9e0_0 .net "a", 0 0, L_0x562b8d269b60;  alias, 1 drivers
v0x562b8cdcba80_0 .net "b", 0 0, L_0x7f38f70e2370;  alias, 1 drivers
v0x562b8cdcbb20_0 .net "cin", 0 0, L_0x562b8d26a040;  alias, 1 drivers
v0x562b8cdcbbc0_0 .net "cout", 0 0, L_0x562b8d269fd0;  alias, 1 drivers
v0x562b8cdcbc60_0 .net "cout1", 0 0, L_0x562b8d269cd0;  1 drivers
v0x562b8cdcbd00_0 .net "cout2", 0 0, L_0x562b8d269ed0;  1 drivers
v0x562b8cdcbda0_0 .net "s1", 0 0, L_0x562b8d269c60;  1 drivers
S_0x562b8cdcb120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdcaf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d269c60 .functor XOR 1, L_0x562b8d269b60, L_0x7f38f70e2370, C4<0>, C4<0>;
L_0x562b8d269cd0 .functor AND 1, L_0x562b8d269b60, L_0x7f38f70e2370, C4<1>, C4<1>;
v0x562b8cdcb2b0_0 .net "S", 0 0, L_0x562b8d269c60;  alias, 1 drivers
v0x562b8cdcb350_0 .net "a", 0 0, L_0x562b8d269b60;  alias, 1 drivers
v0x562b8cdcb3f0_0 .net "b", 0 0, L_0x7f38f70e2370;  alias, 1 drivers
v0x562b8cdcb490_0 .net "cout", 0 0, L_0x562b8d269cd0;  alias, 1 drivers
S_0x562b8cdcb530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdcaf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d269dd0 .functor XOR 1, L_0x562b8d26a040, L_0x562b8d269c60, C4<0>, C4<0>;
L_0x562b8d269ed0 .functor AND 1, L_0x562b8d26a040, L_0x562b8d269c60, C4<1>, C4<1>;
v0x562b8cdcb6c0_0 .net "S", 0 0, L_0x562b8d269dd0;  alias, 1 drivers
v0x562b8cdcb760_0 .net "a", 0 0, L_0x562b8d26a040;  alias, 1 drivers
v0x562b8cdcb800_0 .net "b", 0 0, L_0x562b8d269c60;  alias, 1 drivers
v0x562b8cdcb8a0_0 .net "cout", 0 0, L_0x562b8d269ed0;  alias, 1 drivers
S_0x562b8cdccb60 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d268e80 .functor AND 1, L_0x562b8d268f90, L_0x562b8d269030, C4<1>, C4<1>;
v0x562b8cdcccf0_0 .net "X", 0 0, L_0x562b8d268f90;  1 drivers
v0x562b8cdccd90_0 .net "Y", 0 0, L_0x562b8d269030;  1 drivers
v0x562b8cdcce30_0 .net "Z", 1 0, L_0x562b8d268ef0;  alias, 1 drivers
L_0x7f38f70e22e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdcced0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e22e0;  1 drivers
v0x562b8cdccf70_0 .net "z", 0 0, L_0x562b8d268e80;  1 drivers
L_0x562b8d268ef0 .concat [ 1 1 0 0], L_0x562b8d268e80, L_0x7f38f70e22e0;
S_0x562b8cdcd010 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2690d0 .functor AND 1, L_0x562b8d2691e0, L_0x562b8d269280, C4<1>, C4<1>;
v0x562b8cdcd1a0_0 .net "X", 0 0, L_0x562b8d2691e0;  1 drivers
v0x562b8cdcd240_0 .net "Y", 0 0, L_0x562b8d269280;  1 drivers
v0x562b8cdcd2e0_0 .net "Z", 1 0, L_0x562b8d269140;  alias, 1 drivers
L_0x7f38f70e2328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdcd380_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e2328;  1 drivers
v0x562b8cdcd420_0 .net "z", 0 0, L_0x562b8d2690d0;  1 drivers
L_0x562b8d269140 .concat [ 1 1 0 0], L_0x562b8d2690d0, L_0x7f38f70e2328;
S_0x562b8cdcd4c0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cbb2630 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d26a9e0 .functor NOT 1, L_0x562b8d26b500, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e24d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d26ab40 .functor BUFZ 1, L_0x7f38f70e24d8, C4<0>, C4<0>, C4<0>;
L_0x562b8d26aca0 .functor NOT 1, L_0x562b8d26ac00, C4<0>, C4<0>, C4<0>;
v0x562b8cdd00d0_0 .net "D", 0 0, L_0x562b8d26a6d0;  alias, 1 drivers
v0x562b8cdd0170_0 .net *"_ivl_9", 0 0, L_0x562b8d26ab40;  1 drivers
v0x562b8cdd0210_0 .net "a", 0 0, L_0x562b8d26b460;  1 drivers
v0x562b8cdd02b0_0 .net "abs_D", 0 0, L_0x562b8d26b3c0;  alias, 1 drivers
v0x562b8cdd0350_0 .net "b", 0 0, L_0x562b8d26b500;  1 drivers
v0x562b8cdd03f0_0 .net "b_comp", 0 0, L_0x562b8d26a9e0;  1 drivers
v0x562b8cdd0490_0 .net "carry", 1 0, L_0x562b8d26aa50;  1 drivers
v0x562b8cdd0530_0 .net "cin", 0 0, L_0x7f38f70e24d8;  1 drivers
v0x562b8cdd05d0_0 .net "is_pos", 0 0, L_0x562b8d26ac00;  1 drivers
v0x562b8cdd0670_0 .net "negative", 0 0, L_0x562b8d26aca0;  alias, 1 drivers
v0x562b8cdd0710_0 .net "twos", 0 0, L_0x562b8d26b020;  1 drivers
L_0x562b8d26a8b0 .part L_0x562b8d26aa50, 0, 1;
L_0x562b8d26aa50 .concat8 [ 1 1 0 0], L_0x562b8d26ab40, L_0x562b8d26a840;
L_0x562b8d26ac00 .part L_0x562b8d26aa50, 1, 1;
L_0x562b8d26b3c0 .functor MUXZ 1, L_0x562b8d26b020, L_0x562b8d26a6d0, L_0x562b8d26ac00, C4<>;
S_0x562b8cdcd6f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cdcd4c0;
 .timescale 0 0;
P_0x562b8cbb8900 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cdcd880 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cdcd6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26a840 .functor OR 1, L_0x562b8d26a4f0, L_0x562b8d26a7d0, C4<0>, C4<0>;
v0x562b8cdce230_0 .net "S", 0 0, L_0x562b8d26a6d0;  alias, 1 drivers
v0x562b8cdce2d0_0 .net "a", 0 0, L_0x562b8d26b460;  alias, 1 drivers
v0x562b8cdce370_0 .net "b", 0 0, L_0x562b8d26a9e0;  alias, 1 drivers
v0x562b8cdce410_0 .net "cin", 0 0, L_0x562b8d26a8b0;  1 drivers
v0x562b8cdce4b0_0 .net "cout", 0 0, L_0x562b8d26a840;  1 drivers
v0x562b8cdce550_0 .net "cout1", 0 0, L_0x562b8d26a4f0;  1 drivers
v0x562b8cdce5f0_0 .net "cout2", 0 0, L_0x562b8d26a7d0;  1 drivers
v0x562b8cdce690_0 .net "s1", 0 0, L_0x562b8d26a480;  1 drivers
S_0x562b8cdcda10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdcd880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26a480 .functor XOR 1, L_0x562b8d26b460, L_0x562b8d26a9e0, C4<0>, C4<0>;
L_0x562b8d26a4f0 .functor AND 1, L_0x562b8d26b460, L_0x562b8d26a9e0, C4<1>, C4<1>;
v0x562b8cdcdba0_0 .net "S", 0 0, L_0x562b8d26a480;  alias, 1 drivers
v0x562b8cdcdc40_0 .net "a", 0 0, L_0x562b8d26b460;  alias, 1 drivers
v0x562b8cdcdce0_0 .net "b", 0 0, L_0x562b8d26a9e0;  alias, 1 drivers
v0x562b8cdcdd80_0 .net "cout", 0 0, L_0x562b8d26a4f0;  alias, 1 drivers
S_0x562b8cdcde20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdcd880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26a6d0 .functor XOR 1, L_0x562b8d26a8b0, L_0x562b8d26a480, C4<0>, C4<0>;
L_0x562b8d26a7d0 .functor AND 1, L_0x562b8d26a8b0, L_0x562b8d26a480, C4<1>, C4<1>;
v0x562b8cdcdfb0_0 .net "S", 0 0, L_0x562b8d26a6d0;  alias, 1 drivers
v0x562b8cdce050_0 .net "a", 0 0, L_0x562b8d26a8b0;  alias, 1 drivers
v0x562b8cdce0f0_0 .net "b", 0 0, L_0x562b8d26a480;  alias, 1 drivers
v0x562b8cdce190_0 .net "cout", 0 0, L_0x562b8d26a7d0;  alias, 1 drivers
S_0x562b8cdce730 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cdcd4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cc295a0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d26adb0 .functor NOT 1, L_0x562b8d26a6d0, C4<0>, C4<0>, C4<0>;
v0x562b8cdcfe50_0 .net "cout", 0 0, L_0x562b8d26b300;  1 drivers
v0x562b8cdcfef0_0 .net "i", 0 0, L_0x562b8d26a6d0;  alias, 1 drivers
v0x562b8cdcff90_0 .net "o", 0 0, L_0x562b8d26b020;  alias, 1 drivers
v0x562b8cdd0030_0 .net "temp2", 0 0, L_0x562b8d26adb0;  1 drivers
S_0x562b8cdce8c0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cdce730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cc30190 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e2490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d26b290 .functor BUFZ 1, L_0x7f38f70e2490, C4<0>, C4<0>, C4<0>;
L_0x562b8d26b300 .functor BUFZ 1, L_0x562b8d26b220, C4<0>, C4<0>, C4<0>;
v0x562b8cdcfa90_0 .net "S", 0 0, L_0x562b8d26b020;  alias, 1 drivers
v0x562b8cdcfb30_0 .net "a", 0 0, L_0x562b8d26adb0;  alias, 1 drivers
L_0x7f38f70e2448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdcfbd0_0 .net "b", 0 0, L_0x7f38f70e2448;  1 drivers
v0x562b8cdcfc70 .array "carry", 0 1;
v0x562b8cdcfc70_0 .net v0x562b8cdcfc70 0, 0 0, L_0x562b8d26b290; 1 drivers
v0x562b8cdcfc70_1 .net v0x562b8cdcfc70 1, 0 0, L_0x562b8d26b220; 1 drivers
v0x562b8cdcfd10_0 .net "cin", 0 0, L_0x7f38f70e2490;  1 drivers
v0x562b8cdcfdb0_0 .net "cout", 0 0, L_0x562b8d26b300;  alias, 1 drivers
S_0x562b8cdcea50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdce8c0;
 .timescale 0 0;
P_0x562b8cc660b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdcebe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdcea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26b220 .functor OR 1, L_0x562b8d26af20, L_0x562b8d26b120, C4<0>, C4<0>;
v0x562b8cdcf590_0 .net "S", 0 0, L_0x562b8d26b020;  alias, 1 drivers
v0x562b8cdcf630_0 .net "a", 0 0, L_0x562b8d26adb0;  alias, 1 drivers
v0x562b8cdcf6d0_0 .net "b", 0 0, L_0x7f38f70e2448;  alias, 1 drivers
v0x562b8cdcf770_0 .net "cin", 0 0, L_0x562b8d26b290;  alias, 1 drivers
v0x562b8cdcf810_0 .net "cout", 0 0, L_0x562b8d26b220;  alias, 1 drivers
v0x562b8cdcf8b0_0 .net "cout1", 0 0, L_0x562b8d26af20;  1 drivers
v0x562b8cdcf950_0 .net "cout2", 0 0, L_0x562b8d26b120;  1 drivers
v0x562b8cdcf9f0_0 .net "s1", 0 0, L_0x562b8d26aeb0;  1 drivers
S_0x562b8cdced70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdcebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26aeb0 .functor XOR 1, L_0x562b8d26adb0, L_0x7f38f70e2448, C4<0>, C4<0>;
L_0x562b8d26af20 .functor AND 1, L_0x562b8d26adb0, L_0x7f38f70e2448, C4<1>, C4<1>;
v0x562b8cdcef00_0 .net "S", 0 0, L_0x562b8d26aeb0;  alias, 1 drivers
v0x562b8cdcefa0_0 .net "a", 0 0, L_0x562b8d26adb0;  alias, 1 drivers
v0x562b8cdcf040_0 .net "b", 0 0, L_0x7f38f70e2448;  alias, 1 drivers
v0x562b8cdcf0e0_0 .net "cout", 0 0, L_0x562b8d26af20;  alias, 1 drivers
S_0x562b8cdcf180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdcebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26b020 .functor XOR 1, L_0x562b8d26b290, L_0x562b8d26aeb0, C4<0>, C4<0>;
L_0x562b8d26b120 .functor AND 1, L_0x562b8d26b290, L_0x562b8d26aeb0, C4<1>, C4<1>;
v0x562b8cdcf310_0 .net "S", 0 0, L_0x562b8d26b020;  alias, 1 drivers
v0x562b8cdcf3b0_0 .net "a", 0 0, L_0x562b8d26b290;  alias, 1 drivers
v0x562b8cdcf450_0 .net "b", 0 0, L_0x562b8d26aeb0;  alias, 1 drivers
v0x562b8cdcf4f0_0 .net "cout", 0 0, L_0x562b8d26b120;  alias, 1 drivers
S_0x562b8cdd07b0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d26b720 .functor AND 1, L_0x562b8d26a170, L_0x562b8d26b3c0, C4<1>, C4<1>;
v0x562b8cdd0940_0 .net "X", 0 0, L_0x562b8d26a170;  alias, 1 drivers
v0x562b8cdd09e0_0 .net "Y", 0 0, L_0x562b8d26b3c0;  alias, 1 drivers
v0x562b8cdd0a80_0 .net "Z", 1 0, L_0x562b8d26b8b0;  alias, 1 drivers
L_0x7f38f70e2520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdd0b20_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e2520;  1 drivers
v0x562b8cdd0bc0_0 .net "z", 0 0, L_0x562b8d26b720;  1 drivers
L_0x562b8d26b8b0 .concat [ 1 1 0 0], L_0x562b8d26b720, L_0x7f38f70e2520;
S_0x562b8cdd0c60 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ccc9490 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e25f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d26d9f0 .functor BUFZ 1, L_0x7f38f70e25f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d26da60 .functor BUFZ 1, L_0x562b8d26d680, C4<0>, C4<0>, C4<0>;
v0x562b8cdd2e70_0 .net "S", 1 0, L_0x562b8d26d950;  alias, 1 drivers
v0x562b8cdd2f10_0 .net "a", 1 0, L_0x562b8d269140;  alias, 1 drivers
v0x562b8cdd2fb0_0 .net "b", 1 0, L_0x562b8d268ef0;  alias, 1 drivers
v0x562b8cdd3050 .array "carry", 0 2;
v0x562b8cdd3050_0 .net v0x562b8cdd3050 0, 0 0, L_0x562b8d26d9f0; 1 drivers
v0x562b8cdd3050_1 .net v0x562b8cdd3050 1, 0 0, L_0x562b8d26cfb0; 1 drivers
v0x562b8cdd3050_2 .net v0x562b8cdd3050 2, 0 0, L_0x562b8d26d680; 1 drivers
v0x562b8cdd30f0_0 .net "cin", 0 0, L_0x7f38f70e25f8;  1 drivers
v0x562b8cdd3190_0 .net "cout", 0 0, L_0x562b8d26da60;  alias, 1 drivers
L_0x562b8d26d0b0 .part L_0x562b8d269140, 0, 1;
L_0x562b8d26d270 .part L_0x562b8d268ef0, 0, 1;
L_0x562b8d26d6f0 .part L_0x562b8d269140, 1, 1;
L_0x562b8d26d820 .part L_0x562b8d268ef0, 1, 1;
L_0x562b8d26d950 .concat8 [ 1 1 0 0], L_0x562b8d26cd60, L_0x562b8d26d510;
S_0x562b8cdd0df0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdd0c60;
 .timescale 0 0;
P_0x562b8cccd030 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdd0f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdd0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26cfb0 .functor OR 1, L_0x562b8d26cca0, L_0x562b8d26ceb0, C4<0>, C4<0>;
v0x562b8cdd1930_0 .net "S", 0 0, L_0x562b8d26cd60;  1 drivers
v0x562b8cdd19d0_0 .net "a", 0 0, L_0x562b8d26d0b0;  1 drivers
v0x562b8cdd1a70_0 .net "b", 0 0, L_0x562b8d26d270;  1 drivers
v0x562b8cdd1b10_0 .net "cin", 0 0, L_0x562b8d26d9f0;  alias, 1 drivers
v0x562b8cdd1bb0_0 .net "cout", 0 0, L_0x562b8d26cfb0;  alias, 1 drivers
v0x562b8cdd1c50_0 .net "cout1", 0 0, L_0x562b8d26cca0;  1 drivers
v0x562b8cdd1cf0_0 .net "cout2", 0 0, L_0x562b8d26ceb0;  1 drivers
v0x562b8cdd1d90_0 .net "s1", 0 0, L_0x562b8d26cbe0;  1 drivers
S_0x562b8cdd1110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdd0f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26cbe0 .functor XOR 1, L_0x562b8d26d0b0, L_0x562b8d26d270, C4<0>, C4<0>;
L_0x562b8d26cca0 .functor AND 1, L_0x562b8d26d0b0, L_0x562b8d26d270, C4<1>, C4<1>;
v0x562b8cdd12a0_0 .net "S", 0 0, L_0x562b8d26cbe0;  alias, 1 drivers
v0x562b8cdd1340_0 .net "a", 0 0, L_0x562b8d26d0b0;  alias, 1 drivers
v0x562b8cdd13e0_0 .net "b", 0 0, L_0x562b8d26d270;  alias, 1 drivers
v0x562b8cdd1480_0 .net "cout", 0 0, L_0x562b8d26cca0;  alias, 1 drivers
S_0x562b8cdd1520 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdd0f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26cd60 .functor XOR 1, L_0x562b8d26d9f0, L_0x562b8d26cbe0, C4<0>, C4<0>;
L_0x562b8d26ceb0 .functor AND 1, L_0x562b8d26d9f0, L_0x562b8d26cbe0, C4<1>, C4<1>;
v0x562b8cdd16b0_0 .net "S", 0 0, L_0x562b8d26cd60;  alias, 1 drivers
v0x562b8cdd1750_0 .net "a", 0 0, L_0x562b8d26d9f0;  alias, 1 drivers
v0x562b8cdd17f0_0 .net "b", 0 0, L_0x562b8d26cbe0;  alias, 1 drivers
v0x562b8cdd1890_0 .net "cout", 0 0, L_0x562b8d26ceb0;  alias, 1 drivers
S_0x562b8cdd1e30 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdd0c60;
 .timescale 0 0;
P_0x562b8ccf55f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdd1fc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdd1e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26d680 .functor OR 1, L_0x562b8d26d4a0, L_0x562b8d26d610, C4<0>, C4<0>;
v0x562b8cdd2970_0 .net "S", 0 0, L_0x562b8d26d510;  1 drivers
v0x562b8cdd2a10_0 .net "a", 0 0, L_0x562b8d26d6f0;  1 drivers
v0x562b8cdd2ab0_0 .net "b", 0 0, L_0x562b8d26d820;  1 drivers
v0x562b8cdd2b50_0 .net "cin", 0 0, L_0x562b8d26cfb0;  alias, 1 drivers
v0x562b8cdd2bf0_0 .net "cout", 0 0, L_0x562b8d26d680;  alias, 1 drivers
v0x562b8cdd2c90_0 .net "cout1", 0 0, L_0x562b8d26d4a0;  1 drivers
v0x562b8cdd2d30_0 .net "cout2", 0 0, L_0x562b8d26d610;  1 drivers
v0x562b8cdd2dd0_0 .net "s1", 0 0, L_0x562b8d26d430;  1 drivers
S_0x562b8cdd2150 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdd1fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26d430 .functor XOR 1, L_0x562b8d26d6f0, L_0x562b8d26d820, C4<0>, C4<0>;
L_0x562b8d26d4a0 .functor AND 1, L_0x562b8d26d6f0, L_0x562b8d26d820, C4<1>, C4<1>;
v0x562b8cdd22e0_0 .net "S", 0 0, L_0x562b8d26d430;  alias, 1 drivers
v0x562b8cdd2380_0 .net "a", 0 0, L_0x562b8d26d6f0;  alias, 1 drivers
v0x562b8cdd2420_0 .net "b", 0 0, L_0x562b8d26d820;  alias, 1 drivers
v0x562b8cdd24c0_0 .net "cout", 0 0, L_0x562b8d26d4a0;  alias, 1 drivers
S_0x562b8cdd2560 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdd1fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26d510 .functor XOR 1, L_0x562b8d26cfb0, L_0x562b8d26d430, C4<0>, C4<0>;
L_0x562b8d26d610 .functor AND 1, L_0x562b8d26cfb0, L_0x562b8d26d430, C4<1>, C4<1>;
v0x562b8cdd26f0_0 .net "S", 0 0, L_0x562b8d26d510;  alias, 1 drivers
v0x562b8cdd2790_0 .net "a", 0 0, L_0x562b8d26cfb0;  alias, 1 drivers
v0x562b8cdd2830_0 .net "b", 0 0, L_0x562b8d26d430;  alias, 1 drivers
v0x562b8cdd28d0_0 .net "cout", 0 0, L_0x562b8d26d610;  alias, 1 drivers
S_0x562b8cdd3230 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cc54640 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d26e890 .functor BUFZ 1, L_0x562b8d26da60, C4<0>, C4<0>, C4<0>;
L_0x562b8d26e990 .functor BUFZ 1, L_0x562b8d26e490, C4<0>, C4<0>, C4<0>;
v0x562b8cdd5440_0 .net "S", 1 0, L_0x562b8d26e7f0;  alias, 1 drivers
v0x562b8cdd54e0_0 .net "a", 1 0, L_0x562b8d26d950;  alias, 1 drivers
v0x562b8cdd5580_0 .net "b", 1 0, L_0x562b8d26ca10;  alias, 1 drivers
v0x562b8cdd5620 .array "carry", 0 2;
v0x562b8cdd5620_0 .net v0x562b8cdd5620 0, 0 0, L_0x562b8d26e890; 1 drivers
v0x562b8cdd5620_1 .net v0x562b8cdd5620 1, 0 0, L_0x562b8d26de50; 1 drivers
v0x562b8cdd5620_2 .net v0x562b8cdd5620 2, 0 0, L_0x562b8d26e490; 1 drivers
v0x562b8cdd56c0_0 .net "cin", 0 0, L_0x562b8d26da60;  alias, 1 drivers
v0x562b8cdd5760_0 .net "cout", 0 0, L_0x562b8d26e990;  alias, 1 drivers
L_0x562b8d26df50 .part L_0x562b8d26d950, 0, 1;
L_0x562b8d26e110 .part L_0x562b8d26ca10, 0, 1;
L_0x562b8d26e500 .part L_0x562b8d26d950, 1, 1;
L_0x562b8d26e630 .part L_0x562b8d26ca10, 1, 1;
L_0x562b8d26e7f0 .concat8 [ 1 1 0 0], L_0x562b8d26dc00, L_0x562b8d26e320;
S_0x562b8cdd33c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdd3230;
 .timescale 0 0;
P_0x562b8cc5f5c0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdd3550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdd33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26de50 .functor OR 1, L_0x562b8d26db40, L_0x562b8d26dd50, C4<0>, C4<0>;
v0x562b8cdd3f00_0 .net "S", 0 0, L_0x562b8d26dc00;  1 drivers
v0x562b8cdd3fa0_0 .net "a", 0 0, L_0x562b8d26df50;  1 drivers
v0x562b8cdd4040_0 .net "b", 0 0, L_0x562b8d26e110;  1 drivers
v0x562b8cdd40e0_0 .net "cin", 0 0, L_0x562b8d26e890;  alias, 1 drivers
v0x562b8cdd4180_0 .net "cout", 0 0, L_0x562b8d26de50;  alias, 1 drivers
v0x562b8cdd4220_0 .net "cout1", 0 0, L_0x562b8d26db40;  1 drivers
v0x562b8cdd42c0_0 .net "cout2", 0 0, L_0x562b8d26dd50;  1 drivers
v0x562b8cdd4360_0 .net "s1", 0 0, L_0x562b8d26dad0;  1 drivers
S_0x562b8cdd36e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdd3550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26dad0 .functor XOR 1, L_0x562b8d26df50, L_0x562b8d26e110, C4<0>, C4<0>;
L_0x562b8d26db40 .functor AND 1, L_0x562b8d26df50, L_0x562b8d26e110, C4<1>, C4<1>;
v0x562b8cdd3870_0 .net "S", 0 0, L_0x562b8d26dad0;  alias, 1 drivers
v0x562b8cdd3910_0 .net "a", 0 0, L_0x562b8d26df50;  alias, 1 drivers
v0x562b8cdd39b0_0 .net "b", 0 0, L_0x562b8d26e110;  alias, 1 drivers
v0x562b8cdd3a50_0 .net "cout", 0 0, L_0x562b8d26db40;  alias, 1 drivers
S_0x562b8cdd3af0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdd3550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26dc00 .functor XOR 1, L_0x562b8d26e890, L_0x562b8d26dad0, C4<0>, C4<0>;
L_0x562b8d26dd50 .functor AND 1, L_0x562b8d26e890, L_0x562b8d26dad0, C4<1>, C4<1>;
v0x562b8cdd3c80_0 .net "S", 0 0, L_0x562b8d26dc00;  alias, 1 drivers
v0x562b8cdd3d20_0 .net "a", 0 0, L_0x562b8d26e890;  alias, 1 drivers
v0x562b8cdd3dc0_0 .net "b", 0 0, L_0x562b8d26dad0;  alias, 1 drivers
v0x562b8cdd3e60_0 .net "cout", 0 0, L_0x562b8d26dd50;  alias, 1 drivers
S_0x562b8cdd4400 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdd3230;
 .timescale 0 0;
P_0x562b8cd20e70 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdd4590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdd4400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26e490 .functor OR 1, L_0x562b8d26e2b0, L_0x562b8d26e420, C4<0>, C4<0>;
v0x562b8cdd4f40_0 .net "S", 0 0, L_0x562b8d26e320;  1 drivers
v0x562b8cdd4fe0_0 .net "a", 0 0, L_0x562b8d26e500;  1 drivers
v0x562b8cdd5080_0 .net "b", 0 0, L_0x562b8d26e630;  1 drivers
v0x562b8cdd5120_0 .net "cin", 0 0, L_0x562b8d26de50;  alias, 1 drivers
v0x562b8cdd51c0_0 .net "cout", 0 0, L_0x562b8d26e490;  alias, 1 drivers
v0x562b8cdd5260_0 .net "cout1", 0 0, L_0x562b8d26e2b0;  1 drivers
v0x562b8cdd5300_0 .net "cout2", 0 0, L_0x562b8d26e420;  1 drivers
v0x562b8cdd53a0_0 .net "s1", 0 0, L_0x562b8d26e240;  1 drivers
S_0x562b8cdd4720 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdd4590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26e240 .functor XOR 1, L_0x562b8d26e500, L_0x562b8d26e630, C4<0>, C4<0>;
L_0x562b8d26e2b0 .functor AND 1, L_0x562b8d26e500, L_0x562b8d26e630, C4<1>, C4<1>;
v0x562b8cdd48b0_0 .net "S", 0 0, L_0x562b8d26e240;  alias, 1 drivers
v0x562b8cdd4950_0 .net "a", 0 0, L_0x562b8d26e500;  alias, 1 drivers
v0x562b8cdd49f0_0 .net "b", 0 0, L_0x562b8d26e630;  alias, 1 drivers
v0x562b8cdd4a90_0 .net "cout", 0 0, L_0x562b8d26e2b0;  alias, 1 drivers
S_0x562b8cdd4b30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdd4590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26e320 .functor XOR 1, L_0x562b8d26de50, L_0x562b8d26e240, C4<0>, C4<0>;
L_0x562b8d26e420 .functor AND 1, L_0x562b8d26de50, L_0x562b8d26e240, C4<1>, C4<1>;
v0x562b8cdd4cc0_0 .net "S", 0 0, L_0x562b8d26e320;  alias, 1 drivers
v0x562b8cdd4d60_0 .net "a", 0 0, L_0x562b8d26de50;  alias, 1 drivers
v0x562b8cdd4e00_0 .net "b", 0 0, L_0x562b8d26e240;  alias, 1 drivers
v0x562b8cdd4ea0_0 .net "cout", 0 0, L_0x562b8d26e420;  alias, 1 drivers
S_0x562b8cdd5800 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cd4de70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e2760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2707f0 .functor BUFZ 1, L_0x7f38f70e2760, C4<0>, C4<0>, C4<0>;
L_0x562b8d270860 .functor BUFZ 1, L_0x562b8d2703e0, C4<0>, C4<0>, C4<0>;
v0x562b8cdd9a90_0 .net "S", 3 0, L_0x562b8d270750;  alias, 1 drivers
v0x562b8cdd9b30_0 .net "a", 3 0, L_0x562b8d26ea00;  alias, 1 drivers
v0x562b8cdd9bd0_0 .net "b", 3 0, L_0x562b8d26eaa0;  alias, 1 drivers
v0x562b8cdd9c70 .array "carry", 0 4;
v0x562b8cdd9c70_0 .net v0x562b8cdd9c70 0, 0 0, L_0x562b8d2707f0; 1 drivers
v0x562b8cdd9c70_1 .net v0x562b8cdd9c70 1, 0 0, L_0x562b8d26f1b0; 1 drivers
v0x562b8cdd9c70_2 .net v0x562b8cdd9c70 2, 0 0, L_0x562b8d26f760; 1 drivers
v0x562b8cdd9c70_3 .net v0x562b8cdd9c70 3, 0 0, L_0x562b8d26fe30; 1 drivers
v0x562b8cdd9c70_4 .net v0x562b8cdd9c70 4, 0 0, L_0x562b8d2703e0; 1 drivers
v0x562b8cdd9d10_0 .net "cin", 0 0, L_0x7f38f70e2760;  1 drivers
v0x562b8cdd9db0_0 .net "cout", 0 0, L_0x562b8d270860;  alias, 1 drivers
L_0x562b8d26f2b0 .part L_0x562b8d26ea00, 0, 1;
L_0x562b8d26f3e0 .part L_0x562b8d26eaa0, 0, 1;
L_0x562b8d26f860 .part L_0x562b8d26ea00, 1, 1;
L_0x562b8d26fa20 .part L_0x562b8d26eaa0, 1, 1;
L_0x562b8d26ff30 .part L_0x562b8d26ea00, 2, 1;
L_0x562b8d270060 .part L_0x562b8d26eaa0, 2, 1;
L_0x562b8d2704a0 .part L_0x562b8d26ea00, 3, 1;
L_0x562b8d2705d0 .part L_0x562b8d26eaa0, 3, 1;
L_0x562b8d270750 .concat8 [ 1 1 1 1], L_0x562b8d26ef60, L_0x562b8d26f5f0, L_0x562b8d26fcc0, L_0x562b8d270270;
S_0x562b8cdd5990 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdd5800;
 .timescale 0 0;
P_0x562b8cd44810 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdd5b20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdd5990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26f1b0 .functor OR 1, L_0x562b8d26eea0, L_0x562b8d26f0b0, C4<0>, C4<0>;
v0x562b8cdd64d0_0 .net "S", 0 0, L_0x562b8d26ef60;  1 drivers
v0x562b8cdd6570_0 .net "a", 0 0, L_0x562b8d26f2b0;  1 drivers
v0x562b8cdd6610_0 .net "b", 0 0, L_0x562b8d26f3e0;  1 drivers
v0x562b8cdd66b0_0 .net "cin", 0 0, L_0x562b8d2707f0;  alias, 1 drivers
v0x562b8cdd6750_0 .net "cout", 0 0, L_0x562b8d26f1b0;  alias, 1 drivers
v0x562b8cdd67f0_0 .net "cout1", 0 0, L_0x562b8d26eea0;  1 drivers
v0x562b8cdd6890_0 .net "cout2", 0 0, L_0x562b8d26f0b0;  1 drivers
v0x562b8cdd6930_0 .net "s1", 0 0, L_0x562b8d26ed90;  1 drivers
S_0x562b8cdd5cb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdd5b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26ed90 .functor XOR 1, L_0x562b8d26f2b0, L_0x562b8d26f3e0, C4<0>, C4<0>;
L_0x562b8d26eea0 .functor AND 1, L_0x562b8d26f2b0, L_0x562b8d26f3e0, C4<1>, C4<1>;
v0x562b8cdd5e40_0 .net "S", 0 0, L_0x562b8d26ed90;  alias, 1 drivers
v0x562b8cdd5ee0_0 .net "a", 0 0, L_0x562b8d26f2b0;  alias, 1 drivers
v0x562b8cdd5f80_0 .net "b", 0 0, L_0x562b8d26f3e0;  alias, 1 drivers
v0x562b8cdd6020_0 .net "cout", 0 0, L_0x562b8d26eea0;  alias, 1 drivers
S_0x562b8cdd60c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdd5b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26ef60 .functor XOR 1, L_0x562b8d2707f0, L_0x562b8d26ed90, C4<0>, C4<0>;
L_0x562b8d26f0b0 .functor AND 1, L_0x562b8d2707f0, L_0x562b8d26ed90, C4<1>, C4<1>;
v0x562b8cdd6250_0 .net "S", 0 0, L_0x562b8d26ef60;  alias, 1 drivers
v0x562b8cdd62f0_0 .net "a", 0 0, L_0x562b8d2707f0;  alias, 1 drivers
v0x562b8cdd6390_0 .net "b", 0 0, L_0x562b8d26ed90;  alias, 1 drivers
v0x562b8cdd6430_0 .net "cout", 0 0, L_0x562b8d26f0b0;  alias, 1 drivers
S_0x562b8cdd69d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdd5800;
 .timescale 0 0;
P_0x562b8cc173e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdd6b60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdd69d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26f760 .functor OR 1, L_0x562b8d26f580, L_0x562b8d26f6f0, C4<0>, C4<0>;
v0x562b8cdd7510_0 .net "S", 0 0, L_0x562b8d26f5f0;  1 drivers
v0x562b8cdd75b0_0 .net "a", 0 0, L_0x562b8d26f860;  1 drivers
v0x562b8cdd7650_0 .net "b", 0 0, L_0x562b8d26fa20;  1 drivers
v0x562b8cdd76f0_0 .net "cin", 0 0, L_0x562b8d26f1b0;  alias, 1 drivers
v0x562b8cdd7790_0 .net "cout", 0 0, L_0x562b8d26f760;  alias, 1 drivers
v0x562b8cdd7830_0 .net "cout1", 0 0, L_0x562b8d26f580;  1 drivers
v0x562b8cdd78d0_0 .net "cout2", 0 0, L_0x562b8d26f6f0;  1 drivers
v0x562b8cdd7970_0 .net "s1", 0 0, L_0x562b8d26f510;  1 drivers
S_0x562b8cdd6cf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdd6b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26f510 .functor XOR 1, L_0x562b8d26f860, L_0x562b8d26fa20, C4<0>, C4<0>;
L_0x562b8d26f580 .functor AND 1, L_0x562b8d26f860, L_0x562b8d26fa20, C4<1>, C4<1>;
v0x562b8cdd6e80_0 .net "S", 0 0, L_0x562b8d26f510;  alias, 1 drivers
v0x562b8cdd6f20_0 .net "a", 0 0, L_0x562b8d26f860;  alias, 1 drivers
v0x562b8cdd6fc0_0 .net "b", 0 0, L_0x562b8d26fa20;  alias, 1 drivers
v0x562b8cdd7060_0 .net "cout", 0 0, L_0x562b8d26f580;  alias, 1 drivers
S_0x562b8cdd7100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdd6b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26f5f0 .functor XOR 1, L_0x562b8d26f1b0, L_0x562b8d26f510, C4<0>, C4<0>;
L_0x562b8d26f6f0 .functor AND 1, L_0x562b8d26f1b0, L_0x562b8d26f510, C4<1>, C4<1>;
v0x562b8cdd7290_0 .net "S", 0 0, L_0x562b8d26f5f0;  alias, 1 drivers
v0x562b8cdd7330_0 .net "a", 0 0, L_0x562b8d26f1b0;  alias, 1 drivers
v0x562b8cdd73d0_0 .net "b", 0 0, L_0x562b8d26f510;  alias, 1 drivers
v0x562b8cdd7470_0 .net "cout", 0 0, L_0x562b8d26f6f0;  alias, 1 drivers
S_0x562b8cdd7a10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cdd5800;
 .timescale 0 0;
P_0x562b8cba23d0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cdd7ba0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdd7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26fe30 .functor OR 1, L_0x562b8d26fc50, L_0x562b8d26fdc0, C4<0>, C4<0>;
v0x562b8cdd8550_0 .net "S", 0 0, L_0x562b8d26fcc0;  1 drivers
v0x562b8cdd85f0_0 .net "a", 0 0, L_0x562b8d26ff30;  1 drivers
v0x562b8cdd8690_0 .net "b", 0 0, L_0x562b8d270060;  1 drivers
v0x562b8cdd8730_0 .net "cin", 0 0, L_0x562b8d26f760;  alias, 1 drivers
v0x562b8cdd87d0_0 .net "cout", 0 0, L_0x562b8d26fe30;  alias, 1 drivers
v0x562b8cdd8870_0 .net "cout1", 0 0, L_0x562b8d26fc50;  1 drivers
v0x562b8cdd8910_0 .net "cout2", 0 0, L_0x562b8d26fdc0;  1 drivers
v0x562b8cdd89b0_0 .net "s1", 0 0, L_0x562b8d26fbe0;  1 drivers
S_0x562b8cdd7d30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdd7ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26fbe0 .functor XOR 1, L_0x562b8d26ff30, L_0x562b8d270060, C4<0>, C4<0>;
L_0x562b8d26fc50 .functor AND 1, L_0x562b8d26ff30, L_0x562b8d270060, C4<1>, C4<1>;
v0x562b8cdd7ec0_0 .net "S", 0 0, L_0x562b8d26fbe0;  alias, 1 drivers
v0x562b8cdd7f60_0 .net "a", 0 0, L_0x562b8d26ff30;  alias, 1 drivers
v0x562b8cdd8000_0 .net "b", 0 0, L_0x562b8d270060;  alias, 1 drivers
v0x562b8cdd80a0_0 .net "cout", 0 0, L_0x562b8d26fc50;  alias, 1 drivers
S_0x562b8cdd8140 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdd7ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26fcc0 .functor XOR 1, L_0x562b8d26f760, L_0x562b8d26fbe0, C4<0>, C4<0>;
L_0x562b8d26fdc0 .functor AND 1, L_0x562b8d26f760, L_0x562b8d26fbe0, C4<1>, C4<1>;
v0x562b8cdd82d0_0 .net "S", 0 0, L_0x562b8d26fcc0;  alias, 1 drivers
v0x562b8cdd8370_0 .net "a", 0 0, L_0x562b8d26f760;  alias, 1 drivers
v0x562b8cdd8410_0 .net "b", 0 0, L_0x562b8d26fbe0;  alias, 1 drivers
v0x562b8cdd84b0_0 .net "cout", 0 0, L_0x562b8d26fdc0;  alias, 1 drivers
S_0x562b8cdd8a50 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cdd5800;
 .timescale 0 0;
P_0x562b8cadf890 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cdd8be0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdd8a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2703e0 .functor OR 1, L_0x562b8d270200, L_0x562b8d270370, C4<0>, C4<0>;
v0x562b8cdd9590_0 .net "S", 0 0, L_0x562b8d270270;  1 drivers
v0x562b8cdd9630_0 .net "a", 0 0, L_0x562b8d2704a0;  1 drivers
v0x562b8cdd96d0_0 .net "b", 0 0, L_0x562b8d2705d0;  1 drivers
v0x562b8cdd9770_0 .net "cin", 0 0, L_0x562b8d26fe30;  alias, 1 drivers
v0x562b8cdd9810_0 .net "cout", 0 0, L_0x562b8d2703e0;  alias, 1 drivers
v0x562b8cdd98b0_0 .net "cout1", 0 0, L_0x562b8d270200;  1 drivers
v0x562b8cdd9950_0 .net "cout2", 0 0, L_0x562b8d270370;  1 drivers
v0x562b8cdd99f0_0 .net "s1", 0 0, L_0x562b8d270190;  1 drivers
S_0x562b8cdd8d70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdd8be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d270190 .functor XOR 1, L_0x562b8d2704a0, L_0x562b8d2705d0, C4<0>, C4<0>;
L_0x562b8d270200 .functor AND 1, L_0x562b8d2704a0, L_0x562b8d2705d0, C4<1>, C4<1>;
v0x562b8cdd8f00_0 .net "S", 0 0, L_0x562b8d270190;  alias, 1 drivers
v0x562b8cdd8fa0_0 .net "a", 0 0, L_0x562b8d2704a0;  alias, 1 drivers
v0x562b8cdd9040_0 .net "b", 0 0, L_0x562b8d2705d0;  alias, 1 drivers
v0x562b8cdd90e0_0 .net "cout", 0 0, L_0x562b8d270200;  alias, 1 drivers
S_0x562b8cdd9180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdd8be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d270270 .functor XOR 1, L_0x562b8d26fe30, L_0x562b8d270190, C4<0>, C4<0>;
L_0x562b8d270370 .functor AND 1, L_0x562b8d26fe30, L_0x562b8d270190, C4<1>, C4<1>;
v0x562b8cdd9310_0 .net "S", 0 0, L_0x562b8d270270;  alias, 1 drivers
v0x562b8cdd93b0_0 .net "a", 0 0, L_0x562b8d26fe30;  alias, 1 drivers
v0x562b8cdd9450_0 .net "b", 0 0, L_0x562b8d270190;  alias, 1 drivers
v0x562b8cdd94f0_0 .net "cout", 0 0, L_0x562b8d270370;  alias, 1 drivers
S_0x562b8cdd9e50 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8ccaeff0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d26b950 .functor NOT 2, L_0x562b8d26b8b0, C4<00>, C4<00>, C4<00>;
v0x562b8cddc5b0_0 .net "cout", 0 0, L_0x562b8d26c930;  1 drivers
v0x562b8cddc650_0 .net "i", 1 0, L_0x562b8d26b8b0;  alias, 1 drivers
v0x562b8cddc6f0_0 .net "o", 1 0, L_0x562b8d26c820;  alias, 1 drivers
v0x562b8cddc790_0 .net "temp2", 1 0, L_0x562b8d26b950;  1 drivers
S_0x562b8cdd9fe0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cdd9e50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c9a9b30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e25b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d26c8c0 .functor BUFZ 1, L_0x7f38f70e25b0, C4<0>, C4<0>, C4<0>;
L_0x562b8d26c930 .functor BUFZ 1, L_0x562b8d26c470, C4<0>, C4<0>, C4<0>;
v0x562b8cddc1f0_0 .net "S", 1 0, L_0x562b8d26c820;  alias, 1 drivers
v0x562b8cddc290_0 .net "a", 1 0, L_0x562b8d26b950;  alias, 1 drivers
L_0x7f38f70e2568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cddc330_0 .net "b", 1 0, L_0x7f38f70e2568;  1 drivers
v0x562b8cddc3d0 .array "carry", 0 2;
v0x562b8cddc3d0_0 .net v0x562b8cddc3d0 0, 0 0, L_0x562b8d26c8c0; 1 drivers
v0x562b8cddc3d0_1 .net v0x562b8cddc3d0 1, 0 0, L_0x562b8d26bec0; 1 drivers
v0x562b8cddc3d0_2 .net v0x562b8cddc3d0 2, 0 0, L_0x562b8d26c470; 1 drivers
v0x562b8cddc470_0 .net "cin", 0 0, L_0x7f38f70e25b0;  1 drivers
v0x562b8cddc510_0 .net "cout", 0 0, L_0x562b8d26c930;  alias, 1 drivers
L_0x562b8d26bfc0 .part L_0x562b8d26b950, 0, 1;
L_0x562b8d26c0f0 .part L_0x7f38f70e2568, 0, 1;
L_0x562b8d26c530 .part L_0x562b8d26b950, 1, 1;
L_0x562b8d26c6f0 .part L_0x7f38f70e2568, 1, 1;
L_0x562b8d26c820 .concat8 [ 1 1 0 0], L_0x562b8d26bc20, L_0x562b8d26c300;
S_0x562b8cdda170 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdd9fe0;
 .timescale 0 0;
P_0x562b8c982690 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdda300 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdda170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26bec0 .functor OR 1, L_0x562b8d26bb60, L_0x562b8d26bd70, C4<0>, C4<0>;
v0x562b8cddacb0_0 .net "S", 0 0, L_0x562b8d26bc20;  1 drivers
v0x562b8cddad50_0 .net "a", 0 0, L_0x562b8d26bfc0;  1 drivers
v0x562b8cddadf0_0 .net "b", 0 0, L_0x562b8d26c0f0;  1 drivers
v0x562b8cddae90_0 .net "cin", 0 0, L_0x562b8d26c8c0;  alias, 1 drivers
v0x562b8cddaf30_0 .net "cout", 0 0, L_0x562b8d26bec0;  alias, 1 drivers
v0x562b8cddafd0_0 .net "cout1", 0 0, L_0x562b8d26bb60;  1 drivers
v0x562b8cddb070_0 .net "cout2", 0 0, L_0x562b8d26bd70;  1 drivers
v0x562b8cddb110_0 .net "s1", 0 0, L_0x562b8d26baa0;  1 drivers
S_0x562b8cdda490 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdda300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26baa0 .functor XOR 1, L_0x562b8d26bfc0, L_0x562b8d26c0f0, C4<0>, C4<0>;
L_0x562b8d26bb60 .functor AND 1, L_0x562b8d26bfc0, L_0x562b8d26c0f0, C4<1>, C4<1>;
v0x562b8cdda620_0 .net "S", 0 0, L_0x562b8d26baa0;  alias, 1 drivers
v0x562b8cdda6c0_0 .net "a", 0 0, L_0x562b8d26bfc0;  alias, 1 drivers
v0x562b8cdda760_0 .net "b", 0 0, L_0x562b8d26c0f0;  alias, 1 drivers
v0x562b8cdda800_0 .net "cout", 0 0, L_0x562b8d26bb60;  alias, 1 drivers
S_0x562b8cdda8a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdda300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26bc20 .functor XOR 1, L_0x562b8d26c8c0, L_0x562b8d26baa0, C4<0>, C4<0>;
L_0x562b8d26bd70 .functor AND 1, L_0x562b8d26c8c0, L_0x562b8d26baa0, C4<1>, C4<1>;
v0x562b8cddaa30_0 .net "S", 0 0, L_0x562b8d26bc20;  alias, 1 drivers
v0x562b8cddaad0_0 .net "a", 0 0, L_0x562b8d26c8c0;  alias, 1 drivers
v0x562b8cddab70_0 .net "b", 0 0, L_0x562b8d26baa0;  alias, 1 drivers
v0x562b8cddac10_0 .net "cout", 0 0, L_0x562b8d26bd70;  alias, 1 drivers
S_0x562b8cddb1b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdd9fe0;
 .timescale 0 0;
P_0x562b8c8f23b0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cddb340 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cddb1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d26c470 .functor OR 1, L_0x562b8d26c290, L_0x562b8d26c400, C4<0>, C4<0>;
v0x562b8cddbcf0_0 .net "S", 0 0, L_0x562b8d26c300;  1 drivers
v0x562b8cddbd90_0 .net "a", 0 0, L_0x562b8d26c530;  1 drivers
v0x562b8cddbe30_0 .net "b", 0 0, L_0x562b8d26c6f0;  1 drivers
v0x562b8cddbed0_0 .net "cin", 0 0, L_0x562b8d26bec0;  alias, 1 drivers
v0x562b8cddbf70_0 .net "cout", 0 0, L_0x562b8d26c470;  alias, 1 drivers
v0x562b8cddc010_0 .net "cout1", 0 0, L_0x562b8d26c290;  1 drivers
v0x562b8cddc0b0_0 .net "cout2", 0 0, L_0x562b8d26c400;  1 drivers
v0x562b8cddc150_0 .net "s1", 0 0, L_0x562b8d26c220;  1 drivers
S_0x562b8cddb4d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cddb340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26c220 .functor XOR 1, L_0x562b8d26c530, L_0x562b8d26c6f0, C4<0>, C4<0>;
L_0x562b8d26c290 .functor AND 1, L_0x562b8d26c530, L_0x562b8d26c6f0, C4<1>, C4<1>;
v0x562b8cddb660_0 .net "S", 0 0, L_0x562b8d26c220;  alias, 1 drivers
v0x562b8cddb700_0 .net "a", 0 0, L_0x562b8d26c530;  alias, 1 drivers
v0x562b8cddb7a0_0 .net "b", 0 0, L_0x562b8d26c6f0;  alias, 1 drivers
v0x562b8cddb840_0 .net "cout", 0 0, L_0x562b8d26c290;  alias, 1 drivers
S_0x562b8cddb8e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cddb340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d26c300 .functor XOR 1, L_0x562b8d26bec0, L_0x562b8d26c220, C4<0>, C4<0>;
L_0x562b8d26c400 .functor AND 1, L_0x562b8d26bec0, L_0x562b8d26c220, C4<1>, C4<1>;
v0x562b8cddba70_0 .net "S", 0 0, L_0x562b8d26c300;  alias, 1 drivers
v0x562b8cddbb10_0 .net "a", 0 0, L_0x562b8d26bec0;  alias, 1 drivers
v0x562b8cddbbb0_0 .net "b", 0 0, L_0x562b8d26c220;  alias, 1 drivers
v0x562b8cddbc50_0 .net "cout", 0 0, L_0x562b8d26c400;  alias, 1 drivers
S_0x562b8cddc830 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cdc96e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c7d70a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d272370 .functor BUFZ 1, L_0x562b8d270860, C4<0>, C4<0>, C4<0>;
L_0x562b8d272470 .functor BUFZ 1, L_0x562b8d271ed0, C4<0>, C4<0>, C4<0>;
v0x562b8cde0ac0_0 .net "S", 3 0, L_0x562b8d272240;  alias, 1 drivers
v0x562b8cde0b60_0 .net "a", 3 0, L_0x562b8d270750;  alias, 1 drivers
v0x562b8cde0c00_0 .net "b", 3 0, L_0x562b8d26ebe0;  alias, 1 drivers
v0x562b8cde0ca0 .array "carry", 0 4;
v0x562b8cde0ca0_0 .net v0x562b8cde0ca0 0, 0 0, L_0x562b8d272370; 1 drivers
v0x562b8cde0ca0_1 .net v0x562b8cde0ca0 1, 0 0, L_0x562b8d270ca0; 1 drivers
v0x562b8cde0ca0_2 .net v0x562b8cde0ca0 2, 0 0, L_0x562b8d2712e0; 1 drivers
v0x562b8cde0ca0_3 .net v0x562b8cde0ca0 3, 0 0, L_0x562b8d271920; 1 drivers
v0x562b8cde0ca0_4 .net v0x562b8cde0ca0 4, 0 0, L_0x562b8d271ed0; 1 drivers
v0x562b8cde0d40_0 .net "cin", 0 0, L_0x562b8d270860;  alias, 1 drivers
v0x562b8cde0de0_0 .net "cout", 0 0, L_0x562b8d272470;  alias, 1 drivers
L_0x562b8d270da0 .part L_0x562b8d270750, 0, 1;
L_0x562b8d270f60 .part L_0x562b8d26ebe0, 0, 1;
L_0x562b8d2713e0 .part L_0x562b8d270750, 1, 1;
L_0x562b8d271510 .part L_0x562b8d26ebe0, 1, 1;
L_0x562b8d271a20 .part L_0x562b8d270750, 2, 1;
L_0x562b8d271b50 .part L_0x562b8d26ebe0, 2, 1;
L_0x562b8d271f90 .part L_0x562b8d270750, 3, 1;
L_0x562b8d2720c0 .part L_0x562b8d26ebe0, 3, 1;
L_0x562b8d272240 .concat8 [ 1 1 1 1], L_0x562b8d270a50, L_0x562b8d271170, L_0x562b8d2717b0, L_0x562b8d271d60;
S_0x562b8cddc9c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cddc830;
 .timescale 0 0;
P_0x562b8c7b9a60 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cddcb50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cddc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d270ca0 .functor OR 1, L_0x562b8d270990, L_0x562b8d270ba0, C4<0>, C4<0>;
v0x562b8cddd500_0 .net "S", 0 0, L_0x562b8d270a50;  1 drivers
v0x562b8cddd5a0_0 .net "a", 0 0, L_0x562b8d270da0;  1 drivers
v0x562b8cddd640_0 .net "b", 0 0, L_0x562b8d270f60;  1 drivers
v0x562b8cddd6e0_0 .net "cin", 0 0, L_0x562b8d272370;  alias, 1 drivers
v0x562b8cddd780_0 .net "cout", 0 0, L_0x562b8d270ca0;  alias, 1 drivers
v0x562b8cddd820_0 .net "cout1", 0 0, L_0x562b8d270990;  1 drivers
v0x562b8cddd8c0_0 .net "cout2", 0 0, L_0x562b8d270ba0;  1 drivers
v0x562b8cddd960_0 .net "s1", 0 0, L_0x562b8d2708d0;  1 drivers
S_0x562b8cddcce0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cddcb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2708d0 .functor XOR 1, L_0x562b8d270da0, L_0x562b8d270f60, C4<0>, C4<0>;
L_0x562b8d270990 .functor AND 1, L_0x562b8d270da0, L_0x562b8d270f60, C4<1>, C4<1>;
v0x562b8cddce70_0 .net "S", 0 0, L_0x562b8d2708d0;  alias, 1 drivers
v0x562b8cddcf10_0 .net "a", 0 0, L_0x562b8d270da0;  alias, 1 drivers
v0x562b8cddcfb0_0 .net "b", 0 0, L_0x562b8d270f60;  alias, 1 drivers
v0x562b8cddd050_0 .net "cout", 0 0, L_0x562b8d270990;  alias, 1 drivers
S_0x562b8cddd0f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cddcb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d270a50 .functor XOR 1, L_0x562b8d272370, L_0x562b8d2708d0, C4<0>, C4<0>;
L_0x562b8d270ba0 .functor AND 1, L_0x562b8d272370, L_0x562b8d2708d0, C4<1>, C4<1>;
v0x562b8cddd280_0 .net "S", 0 0, L_0x562b8d270a50;  alias, 1 drivers
v0x562b8cddd320_0 .net "a", 0 0, L_0x562b8d272370;  alias, 1 drivers
v0x562b8cddd3c0_0 .net "b", 0 0, L_0x562b8d2708d0;  alias, 1 drivers
v0x562b8cddd460_0 .net "cout", 0 0, L_0x562b8d270ba0;  alias, 1 drivers
S_0x562b8cddda00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cddc830;
 .timescale 0 0;
P_0x562b8c6b95e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdddb90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cddda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2712e0 .functor OR 1, L_0x562b8d271100, L_0x562b8d271270, C4<0>, C4<0>;
v0x562b8cdde540_0 .net "S", 0 0, L_0x562b8d271170;  1 drivers
v0x562b8cdde5e0_0 .net "a", 0 0, L_0x562b8d2713e0;  1 drivers
v0x562b8cdde680_0 .net "b", 0 0, L_0x562b8d271510;  1 drivers
v0x562b8cdde720_0 .net "cin", 0 0, L_0x562b8d270ca0;  alias, 1 drivers
v0x562b8cdde7c0_0 .net "cout", 0 0, L_0x562b8d2712e0;  alias, 1 drivers
v0x562b8cdde860_0 .net "cout1", 0 0, L_0x562b8d271100;  1 drivers
v0x562b8cdde900_0 .net "cout2", 0 0, L_0x562b8d271270;  1 drivers
v0x562b8cdde9a0_0 .net "s1", 0 0, L_0x562b8d271090;  1 drivers
S_0x562b8cdddd20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdddb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d271090 .functor XOR 1, L_0x562b8d2713e0, L_0x562b8d271510, C4<0>, C4<0>;
L_0x562b8d271100 .functor AND 1, L_0x562b8d2713e0, L_0x562b8d271510, C4<1>, C4<1>;
v0x562b8cdddeb0_0 .net "S", 0 0, L_0x562b8d271090;  alias, 1 drivers
v0x562b8cdddf50_0 .net "a", 0 0, L_0x562b8d2713e0;  alias, 1 drivers
v0x562b8cdddff0_0 .net "b", 0 0, L_0x562b8d271510;  alias, 1 drivers
v0x562b8cdde090_0 .net "cout", 0 0, L_0x562b8d271100;  alias, 1 drivers
S_0x562b8cdde130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdddb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d271170 .functor XOR 1, L_0x562b8d270ca0, L_0x562b8d271090, C4<0>, C4<0>;
L_0x562b8d271270 .functor AND 1, L_0x562b8d270ca0, L_0x562b8d271090, C4<1>, C4<1>;
v0x562b8cdde2c0_0 .net "S", 0 0, L_0x562b8d271170;  alias, 1 drivers
v0x562b8cdde360_0 .net "a", 0 0, L_0x562b8d270ca0;  alias, 1 drivers
v0x562b8cdde400_0 .net "b", 0 0, L_0x562b8d271090;  alias, 1 drivers
v0x562b8cdde4a0_0 .net "cout", 0 0, L_0x562b8d271270;  alias, 1 drivers
S_0x562b8cddea40 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cddc830;
 .timescale 0 0;
P_0x562b8c5e8800 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cddebd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cddea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d271920 .functor OR 1, L_0x562b8d271740, L_0x562b8d2718b0, C4<0>, C4<0>;
v0x562b8cddf580_0 .net "S", 0 0, L_0x562b8d2717b0;  1 drivers
v0x562b8cddf620_0 .net "a", 0 0, L_0x562b8d271a20;  1 drivers
v0x562b8cddf6c0_0 .net "b", 0 0, L_0x562b8d271b50;  1 drivers
v0x562b8cddf760_0 .net "cin", 0 0, L_0x562b8d2712e0;  alias, 1 drivers
v0x562b8cddf800_0 .net "cout", 0 0, L_0x562b8d271920;  alias, 1 drivers
v0x562b8cddf8a0_0 .net "cout1", 0 0, L_0x562b8d271740;  1 drivers
v0x562b8cddf940_0 .net "cout2", 0 0, L_0x562b8d2718b0;  1 drivers
v0x562b8cddf9e0_0 .net "s1", 0 0, L_0x562b8d2716d0;  1 drivers
S_0x562b8cdded60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cddebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2716d0 .functor XOR 1, L_0x562b8d271a20, L_0x562b8d271b50, C4<0>, C4<0>;
L_0x562b8d271740 .functor AND 1, L_0x562b8d271a20, L_0x562b8d271b50, C4<1>, C4<1>;
v0x562b8cddeef0_0 .net "S", 0 0, L_0x562b8d2716d0;  alias, 1 drivers
v0x562b8cddef90_0 .net "a", 0 0, L_0x562b8d271a20;  alias, 1 drivers
v0x562b8cddf030_0 .net "b", 0 0, L_0x562b8d271b50;  alias, 1 drivers
v0x562b8cddf0d0_0 .net "cout", 0 0, L_0x562b8d271740;  alias, 1 drivers
S_0x562b8cddf170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cddebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2717b0 .functor XOR 1, L_0x562b8d2712e0, L_0x562b8d2716d0, C4<0>, C4<0>;
L_0x562b8d2718b0 .functor AND 1, L_0x562b8d2712e0, L_0x562b8d2716d0, C4<1>, C4<1>;
v0x562b8cddf300_0 .net "S", 0 0, L_0x562b8d2717b0;  alias, 1 drivers
v0x562b8cddf3a0_0 .net "a", 0 0, L_0x562b8d2712e0;  alias, 1 drivers
v0x562b8cddf440_0 .net "b", 0 0, L_0x562b8d2716d0;  alias, 1 drivers
v0x562b8cddf4e0_0 .net "cout", 0 0, L_0x562b8d2718b0;  alias, 1 drivers
S_0x562b8cddfa80 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cddc830;
 .timescale 0 0;
P_0x562b8c4fc9f0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cddfc10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cddfa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d271ed0 .functor OR 1, L_0x562b8d271cf0, L_0x562b8d271e60, C4<0>, C4<0>;
v0x562b8cde05c0_0 .net "S", 0 0, L_0x562b8d271d60;  1 drivers
v0x562b8cde0660_0 .net "a", 0 0, L_0x562b8d271f90;  1 drivers
v0x562b8cde0700_0 .net "b", 0 0, L_0x562b8d2720c0;  1 drivers
v0x562b8cde07a0_0 .net "cin", 0 0, L_0x562b8d271920;  alias, 1 drivers
v0x562b8cde0840_0 .net "cout", 0 0, L_0x562b8d271ed0;  alias, 1 drivers
v0x562b8cde08e0_0 .net "cout1", 0 0, L_0x562b8d271cf0;  1 drivers
v0x562b8cde0980_0 .net "cout2", 0 0, L_0x562b8d271e60;  1 drivers
v0x562b8cde0a20_0 .net "s1", 0 0, L_0x562b8d271c80;  1 drivers
S_0x562b8cddfda0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cddfc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d271c80 .functor XOR 1, L_0x562b8d271f90, L_0x562b8d2720c0, C4<0>, C4<0>;
L_0x562b8d271cf0 .functor AND 1, L_0x562b8d271f90, L_0x562b8d2720c0, C4<1>, C4<1>;
v0x562b8cddff30_0 .net "S", 0 0, L_0x562b8d271c80;  alias, 1 drivers
v0x562b8cddffd0_0 .net "a", 0 0, L_0x562b8d271f90;  alias, 1 drivers
v0x562b8cde0070_0 .net "b", 0 0, L_0x562b8d2720c0;  alias, 1 drivers
v0x562b8cde0110_0 .net "cout", 0 0, L_0x562b8d271cf0;  alias, 1 drivers
S_0x562b8cde01b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cddfc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d271d60 .functor XOR 1, L_0x562b8d271920, L_0x562b8d271c80, C4<0>, C4<0>;
L_0x562b8d271e60 .functor AND 1, L_0x562b8d271920, L_0x562b8d271c80, C4<1>, C4<1>;
v0x562b8cde0340_0 .net "S", 0 0, L_0x562b8d271d60;  alias, 1 drivers
v0x562b8cde03e0_0 .net "a", 0 0, L_0x562b8d271920;  alias, 1 drivers
v0x562b8cde0480_0 .net "b", 0 0, L_0x562b8d271c80;  alias, 1 drivers
v0x562b8cde0520_0 .net "cout", 0 0, L_0x562b8d271e60;  alias, 1 drivers
S_0x562b8cde21b0 .scope module, "ins2" "subtractor_Nbit" 3 107, 3 35 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c397ef0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d275c10 .functor NOT 2, L_0x562b8d277290, C4<00>, C4<00>, C4<00>;
L_0x7f38f70e2910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d275e10 .functor BUFZ 1, L_0x7f38f70e2910, C4<0>, C4<0>, C4<0>;
L_0x562b8d276000 .functor NOT 1, L_0x562b8d275ed0, C4<0>, C4<0>, C4<0>;
v0x562b8cde6e40_0 .net "D", 1 0, L_0x562b8d275b70;  alias, 1 drivers
v0x562b8cde6ee0_0 .net *"_ivl_21", 0 0, L_0x562b8d275e10;  1 drivers
v0x562b8cde6f80_0 .net "a", 1 0, L_0x562b8d2771f0;  1 drivers
v0x562b8cde7020_0 .net "abs_D", 1 0, L_0x562b8d2770c0;  alias, 1 drivers
v0x562b8cde70c0_0 .net "b", 1 0, L_0x562b8d277290;  1 drivers
v0x562b8cde7160_0 .net "b_comp", 1 0, L_0x562b8d275c10;  1 drivers
v0x562b8cde7200_0 .net "carry", 2 0, L_0x562b8d275c80;  1 drivers
v0x562b8cde72a0_0 .net "cin", 0 0, L_0x7f38f70e2910;  1 drivers
v0x562b8cde7340_0 .net "is_pos", 0 0, L_0x562b8d275ed0;  1 drivers
v0x562b8cde73e0_0 .net "negative", 0 0, L_0x562b8d276000;  alias, 1 drivers
v0x562b8cde7480_0 .net "twos", 1 0, L_0x562b8d276f40;  1 drivers
L_0x562b8d2750f0 .part L_0x562b8d2771f0, 0, 1;
L_0x562b8d275220 .part L_0x562b8d275c10, 0, 1;
L_0x562b8d275350 .part L_0x562b8d275c80, 0, 1;
L_0x562b8d2757e0 .part L_0x562b8d2771f0, 1, 1;
L_0x562b8d275910 .part L_0x562b8d275c10, 1, 1;
L_0x562b8d275a40 .part L_0x562b8d275c80, 1, 1;
L_0x562b8d275b70 .concat8 [ 1 1 0 0], L_0x562b8d274e70, L_0x562b8d275560;
L_0x562b8d275c80 .concat8 [ 1 1 1 0], L_0x562b8d275e10, L_0x562b8d275080, L_0x562b8d275770;
L_0x562b8d275ed0 .part L_0x562b8d275c80, 2, 1;
L_0x562b8d2770c0 .functor MUXZ 2, L_0x562b8d276f40, L_0x562b8d275b70, L_0x562b8d275ed0, C4<>;
S_0x562b8cde23e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cde21b0;
 .timescale 0 0;
P_0x562b8c361b90 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cde2570 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cde23e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d275080 .functor OR 1, L_0x562b8d274db0, L_0x562b8d275010, C4<0>, C4<0>;
v0x562b8cde2f20_0 .net "S", 0 0, L_0x562b8d274e70;  1 drivers
v0x562b8cde2fc0_0 .net "a", 0 0, L_0x562b8d2750f0;  1 drivers
v0x562b8cde3060_0 .net "b", 0 0, L_0x562b8d275220;  1 drivers
v0x562b8cde3100_0 .net "cin", 0 0, L_0x562b8d275350;  1 drivers
v0x562b8cde31a0_0 .net "cout", 0 0, L_0x562b8d275080;  1 drivers
v0x562b8cde3240_0 .net "cout1", 0 0, L_0x562b8d274db0;  1 drivers
v0x562b8cde32e0_0 .net "cout2", 0 0, L_0x562b8d275010;  1 drivers
v0x562b8cde3380_0 .net "s1", 0 0, L_0x562b8d274cf0;  1 drivers
S_0x562b8cde2700 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cde2570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d274cf0 .functor XOR 1, L_0x562b8d2750f0, L_0x562b8d275220, C4<0>, C4<0>;
L_0x562b8d274db0 .functor AND 1, L_0x562b8d2750f0, L_0x562b8d275220, C4<1>, C4<1>;
v0x562b8cde2890_0 .net "S", 0 0, L_0x562b8d274cf0;  alias, 1 drivers
v0x562b8cde2930_0 .net "a", 0 0, L_0x562b8d2750f0;  alias, 1 drivers
v0x562b8cde29d0_0 .net "b", 0 0, L_0x562b8d275220;  alias, 1 drivers
v0x562b8cde2a70_0 .net "cout", 0 0, L_0x562b8d274db0;  alias, 1 drivers
S_0x562b8cde2b10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cde2570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d274e70 .functor XOR 1, L_0x562b8d275350, L_0x562b8d274cf0, C4<0>, C4<0>;
L_0x562b8d275010 .functor AND 1, L_0x562b8d275350, L_0x562b8d274cf0, C4<1>, C4<1>;
v0x562b8cde2ca0_0 .net "S", 0 0, L_0x562b8d274e70;  alias, 1 drivers
v0x562b8cde2d40_0 .net "a", 0 0, L_0x562b8d275350;  alias, 1 drivers
v0x562b8cde2de0_0 .net "b", 0 0, L_0x562b8d274cf0;  alias, 1 drivers
v0x562b8cde2e80_0 .net "cout", 0 0, L_0x562b8d275010;  alias, 1 drivers
S_0x562b8cde3420 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cde21b0;
 .timescale 0 0;
P_0x562b8c2e1480 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cde35b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cde3420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d275770 .functor OR 1, L_0x562b8d2754f0, L_0x562b8d275700, C4<0>, C4<0>;
v0x562b8cde3f60_0 .net "S", 0 0, L_0x562b8d275560;  1 drivers
v0x562b8cde4000_0 .net "a", 0 0, L_0x562b8d2757e0;  1 drivers
v0x562b8cde40a0_0 .net "b", 0 0, L_0x562b8d275910;  1 drivers
v0x562b8cde4140_0 .net "cin", 0 0, L_0x562b8d275a40;  1 drivers
v0x562b8cde41e0_0 .net "cout", 0 0, L_0x562b8d275770;  1 drivers
v0x562b8cde4280_0 .net "cout1", 0 0, L_0x562b8d2754f0;  1 drivers
v0x562b8cde4320_0 .net "cout2", 0 0, L_0x562b8d275700;  1 drivers
v0x562b8cde43c0_0 .net "s1", 0 0, L_0x562b8d275480;  1 drivers
S_0x562b8cde3740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cde35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d275480 .functor XOR 1, L_0x562b8d2757e0, L_0x562b8d275910, C4<0>, C4<0>;
L_0x562b8d2754f0 .functor AND 1, L_0x562b8d2757e0, L_0x562b8d275910, C4<1>, C4<1>;
v0x562b8cde38d0_0 .net "S", 0 0, L_0x562b8d275480;  alias, 1 drivers
v0x562b8cde3970_0 .net "a", 0 0, L_0x562b8d2757e0;  alias, 1 drivers
v0x562b8cde3a10_0 .net "b", 0 0, L_0x562b8d275910;  alias, 1 drivers
v0x562b8cde3ab0_0 .net "cout", 0 0, L_0x562b8d2754f0;  alias, 1 drivers
S_0x562b8cde3b50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cde35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d275560 .functor XOR 1, L_0x562b8d275a40, L_0x562b8d275480, C4<0>, C4<0>;
L_0x562b8d275700 .functor AND 1, L_0x562b8d275a40, L_0x562b8d275480, C4<1>, C4<1>;
v0x562b8cde3ce0_0 .net "S", 0 0, L_0x562b8d275560;  alias, 1 drivers
v0x562b8cde3d80_0 .net "a", 0 0, L_0x562b8d275a40;  alias, 1 drivers
v0x562b8cde3e20_0 .net "b", 0 0, L_0x562b8d275480;  alias, 1 drivers
v0x562b8cde3ec0_0 .net "cout", 0 0, L_0x562b8d275700;  alias, 1 drivers
S_0x562b8cde4460 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cde21b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c145900 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2760c0 .functor NOT 2, L_0x562b8d275b70, C4<00>, C4<00>, C4<00>;
v0x562b8cde6bc0_0 .net "cout", 0 0, L_0x562b8d277050;  1 drivers
v0x562b8cde6c60_0 .net "i", 1 0, L_0x562b8d275b70;  alias, 1 drivers
v0x562b8cde6d00_0 .net "o", 1 0, L_0x562b8d276f40;  alias, 1 drivers
v0x562b8cde6da0_0 .net "temp2", 1 0, L_0x562b8d2760c0;  1 drivers
S_0x562b8cde45f0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cde4460;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c15eef0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e28c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d276fe0 .functor BUFZ 1, L_0x7f38f70e28c8, C4<0>, C4<0>, C4<0>;
L_0x562b8d277050 .functor BUFZ 1, L_0x562b8d276b90, C4<0>, C4<0>, C4<0>;
v0x562b8cde6800_0 .net "S", 1 0, L_0x562b8d276f40;  alias, 1 drivers
v0x562b8cde68a0_0 .net "a", 1 0, L_0x562b8d2760c0;  alias, 1 drivers
L_0x7f38f70e2880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cde6940_0 .net "b", 1 0, L_0x7f38f70e2880;  1 drivers
v0x562b8cde69e0 .array "carry", 0 2;
v0x562b8cde69e0_0 .net v0x562b8cde69e0 0, 0 0, L_0x562b8d276fe0; 1 drivers
v0x562b8cde69e0_1 .net v0x562b8cde69e0 1, 0 0, L_0x562b8d2765e0; 1 drivers
v0x562b8cde69e0_2 .net v0x562b8cde69e0 2, 0 0, L_0x562b8d276b90; 1 drivers
v0x562b8cde6a80_0 .net "cin", 0 0, L_0x7f38f70e28c8;  1 drivers
v0x562b8cde6b20_0 .net "cout", 0 0, L_0x562b8d277050;  alias, 1 drivers
L_0x562b8d2766e0 .part L_0x562b8d2760c0, 0, 1;
L_0x562b8d276810 .part L_0x7f38f70e2880, 0, 1;
L_0x562b8d276c50 .part L_0x562b8d2760c0, 1, 1;
L_0x562b8d276e10 .part L_0x7f38f70e2880, 1, 1;
L_0x562b8d276f40 .concat8 [ 1 1 0 0], L_0x562b8d276390, L_0x562b8d276a20;
S_0x562b8cde4780 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cde45f0;
 .timescale 0 0;
P_0x562b8c012eb0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cde4910 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cde4780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2765e0 .functor OR 1, L_0x562b8d2762d0, L_0x562b8d2764e0, C4<0>, C4<0>;
v0x562b8cde52c0_0 .net "S", 0 0, L_0x562b8d276390;  1 drivers
v0x562b8cde5360_0 .net "a", 0 0, L_0x562b8d2766e0;  1 drivers
v0x562b8cde5400_0 .net "b", 0 0, L_0x562b8d276810;  1 drivers
v0x562b8cde54a0_0 .net "cin", 0 0, L_0x562b8d276fe0;  alias, 1 drivers
v0x562b8cde5540_0 .net "cout", 0 0, L_0x562b8d2765e0;  alias, 1 drivers
v0x562b8cde55e0_0 .net "cout1", 0 0, L_0x562b8d2762d0;  1 drivers
v0x562b8cde5680_0 .net "cout2", 0 0, L_0x562b8d2764e0;  1 drivers
v0x562b8cde5720_0 .net "s1", 0 0, L_0x562b8d276210;  1 drivers
S_0x562b8cde4aa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cde4910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d276210 .functor XOR 1, L_0x562b8d2766e0, L_0x562b8d276810, C4<0>, C4<0>;
L_0x562b8d2762d0 .functor AND 1, L_0x562b8d2766e0, L_0x562b8d276810, C4<1>, C4<1>;
v0x562b8cde4c30_0 .net "S", 0 0, L_0x562b8d276210;  alias, 1 drivers
v0x562b8cde4cd0_0 .net "a", 0 0, L_0x562b8d2766e0;  alias, 1 drivers
v0x562b8cde4d70_0 .net "b", 0 0, L_0x562b8d276810;  alias, 1 drivers
v0x562b8cde4e10_0 .net "cout", 0 0, L_0x562b8d2762d0;  alias, 1 drivers
S_0x562b8cde4eb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cde4910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d276390 .functor XOR 1, L_0x562b8d276fe0, L_0x562b8d276210, C4<0>, C4<0>;
L_0x562b8d2764e0 .functor AND 1, L_0x562b8d276fe0, L_0x562b8d276210, C4<1>, C4<1>;
v0x562b8cde5040_0 .net "S", 0 0, L_0x562b8d276390;  alias, 1 drivers
v0x562b8cde50e0_0 .net "a", 0 0, L_0x562b8d276fe0;  alias, 1 drivers
v0x562b8cde5180_0 .net "b", 0 0, L_0x562b8d276210;  alias, 1 drivers
v0x562b8cde5220_0 .net "cout", 0 0, L_0x562b8d2764e0;  alias, 1 drivers
S_0x562b8cde57c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cde45f0;
 .timescale 0 0;
P_0x562b8c180110 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cde5950 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cde57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d276b90 .functor OR 1, L_0x562b8d2769b0, L_0x562b8d276b20, C4<0>, C4<0>;
v0x562b8cde6300_0 .net "S", 0 0, L_0x562b8d276a20;  1 drivers
v0x562b8cde63a0_0 .net "a", 0 0, L_0x562b8d276c50;  1 drivers
v0x562b8cde6440_0 .net "b", 0 0, L_0x562b8d276e10;  1 drivers
v0x562b8cde64e0_0 .net "cin", 0 0, L_0x562b8d2765e0;  alias, 1 drivers
v0x562b8cde6580_0 .net "cout", 0 0, L_0x562b8d276b90;  alias, 1 drivers
v0x562b8cde6620_0 .net "cout1", 0 0, L_0x562b8d2769b0;  1 drivers
v0x562b8cde66c0_0 .net "cout2", 0 0, L_0x562b8d276b20;  1 drivers
v0x562b8cde6760_0 .net "s1", 0 0, L_0x562b8d276940;  1 drivers
S_0x562b8cde5ae0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cde5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d276940 .functor XOR 1, L_0x562b8d276c50, L_0x562b8d276e10, C4<0>, C4<0>;
L_0x562b8d2769b0 .functor AND 1, L_0x562b8d276c50, L_0x562b8d276e10, C4<1>, C4<1>;
v0x562b8cde5c70_0 .net "S", 0 0, L_0x562b8d276940;  alias, 1 drivers
v0x562b8cde5d10_0 .net "a", 0 0, L_0x562b8d276c50;  alias, 1 drivers
v0x562b8cde5db0_0 .net "b", 0 0, L_0x562b8d276e10;  alias, 1 drivers
v0x562b8cde5e50_0 .net "cout", 0 0, L_0x562b8d2769b0;  alias, 1 drivers
S_0x562b8cde5ef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cde5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d276a20 .functor XOR 1, L_0x562b8d2765e0, L_0x562b8d276940, C4<0>, C4<0>;
L_0x562b8d276b20 .functor AND 1, L_0x562b8d2765e0, L_0x562b8d276940, C4<1>, C4<1>;
v0x562b8cde6080_0 .net "S", 0 0, L_0x562b8d276a20;  alias, 1 drivers
v0x562b8cde6120_0 .net "a", 0 0, L_0x562b8d2765e0;  alias, 1 drivers
v0x562b8cde61c0_0 .net "b", 0 0, L_0x562b8d276940;  alias, 1 drivers
v0x562b8cde6260_0 .net "cout", 0 0, L_0x562b8d276b20;  alias, 1 drivers
S_0x562b8cde7520 .scope module, "ins3" "karatsuba_2" 3 108, 3 73 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d27b0c0 .functor XOR 1, L_0x562b8d278330, L_0x562b8d2794a0, C4<0>, C4<0>;
v0x562b8cdfecc0_0 .net "X", 1 0, L_0x562b8d2749f0;  alias, 1 drivers
v0x562b8cdfed60_0 .net "Y", 1 0, L_0x562b8d2770c0;  alias, 1 drivers
v0x562b8cdfee00_0 .net "Z", 3 0, L_0x562b8d2812a0;  alias, 1 drivers
v0x562b8cdfeea0_0 .net *"_ivl_20", 0 0, L_0x562b8d27b0c0;  1 drivers
L_0x7f38f70e2cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cdfef40_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e2cb8;  1 drivers
L_0x7f38f70e2d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdfefe0_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e2d00;  1 drivers
L_0x7f38f70e2d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdff080_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e2d48;  1 drivers
L_0x7f38f70e2d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cdff120_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e2d90;  1 drivers
v0x562b8cdff1c0_0 .net "a", 0 0, L_0x562b8d277db0;  1 drivers
v0x562b8cdff260_0 .net "a_abs", 0 0, L_0x562b8d278a50;  1 drivers
v0x562b8cdff300_0 .net "b", 0 0, L_0x562b8d278f20;  1 drivers
v0x562b8cdff3a0_0 .net "b_abs", 0 0, L_0x562b8d279bc0;  1 drivers
v0x562b8cdff440_0 .net "c1", 0 0, L_0x562b8d27c180;  1 drivers
v0x562b8cdff4e0_0 .net "c2", 0 0, L_0x562b8d27d110;  1 drivers
v0x562b8cdff580_0 .net "c3", 0 0, L_0x562b8d27f450;  1 drivers
v0x562b8cdff620_0 .net "c4", 0 0, L_0x562b8d281510;  1 drivers
v0x562b8cdff6c0_0 .net "neg_a", 0 0, L_0x562b8d278330;  1 drivers
v0x562b8cdff870_0 .net "neg_b", 0 0, L_0x562b8d2794a0;  1 drivers
v0x562b8cdff910_0 .net "temp", 3 0, L_0x562b8d27f320;  1 drivers
v0x562b8cdff9b0_0 .net "term1", 3 0, L_0x562b8d27d1a0;  1 drivers
v0x562b8cdffa50_0 .net "term2", 3 0, L_0x562b8d27d240;  1 drivers
v0x562b8cdffaf0_0 .net "term3", 3 0, L_0x562b8d27d380;  1 drivers
v0x562b8cdffb90_0 .net "z0", 1 0, L_0x562b8d277890;  1 drivers
v0x562b8cdffc30_0 .net "z1", 1 0, L_0x562b8d27cf30;  1 drivers
v0x562b8cdffcd0_0 .net "z1_1", 1 0, L_0x562b8d27b130;  1 drivers
v0x562b8cdffd70_0 .net "z1_2", 1 0, L_0x562b8d27c070;  1 drivers
v0x562b8cdffe10_0 .net "z1_3", 1 0, L_0x562b8d27a020;  1 drivers
v0x562b8cdffeb0_0 .net "z1_4", 1 0, L_0x562b8d27af40;  1 drivers
v0x562b8cdfff50_0 .net "z2", 1 0, L_0x562b8d277480;  1 drivers
L_0x562b8d277570 .part L_0x562b8d2749f0, 1, 1;
L_0x562b8d2776f0 .part L_0x562b8d2770c0, 1, 1;
L_0x562b8d277980 .part L_0x562b8d2749f0, 0, 1;
L_0x562b8d277a70 .part L_0x562b8d2770c0, 0, 1;
L_0x562b8d278af0 .part L_0x562b8d2749f0, 0, 1;
L_0x562b8d278b90 .part L_0x562b8d2749f0, 1, 1;
L_0x562b8d279c60 .part L_0x562b8d2770c0, 1, 1;
L_0x562b8d279d00 .part L_0x562b8d2770c0, 0, 1;
L_0x562b8d27b130 .functor MUXZ 2, L_0x562b8d27a020, L_0x562b8d27af40, L_0x562b8d27b0c0, C4<>;
L_0x562b8d27d1a0 .concat [ 2 2 0 0], L_0x562b8d277890, L_0x7f38f70e2cb8;
L_0x562b8d27d240 .concat [ 1 2 1 0], L_0x7f38f70e2d48, L_0x562b8d27cf30, L_0x7f38f70e2d00;
L_0x562b8d27d380 .concat [ 2 2 0 0], L_0x7f38f70e2d90, L_0x562b8d277480;
S_0x562b8cde76b0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cac9220 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2780c0 .functor NOT 1, L_0x562b8d278b90, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e2a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2781d0 .functor BUFZ 1, L_0x7f38f70e2a78, C4<0>, C4<0>, C4<0>;
L_0x562b8d278330 .functor NOT 1, L_0x562b8d278290, C4<0>, C4<0>, C4<0>;
v0x562b8cdea2c0_0 .net "D", 0 0, L_0x562b8d277db0;  alias, 1 drivers
v0x562b8cdea360_0 .net *"_ivl_9", 0 0, L_0x562b8d2781d0;  1 drivers
v0x562b8cdea400_0 .net "a", 0 0, L_0x562b8d278af0;  1 drivers
v0x562b8cdea4a0_0 .net "abs_D", 0 0, L_0x562b8d278a50;  alias, 1 drivers
v0x562b8cdea540_0 .net "b", 0 0, L_0x562b8d278b90;  1 drivers
v0x562b8cdea5e0_0 .net "b_comp", 0 0, L_0x562b8d2780c0;  1 drivers
v0x562b8cdea680_0 .net "carry", 1 0, L_0x562b8d278130;  1 drivers
v0x562b8cdea720_0 .net "cin", 0 0, L_0x7f38f70e2a78;  1 drivers
v0x562b8cdea7c0_0 .net "is_pos", 0 0, L_0x562b8d278290;  1 drivers
v0x562b8cdea860_0 .net "negative", 0 0, L_0x562b8d278330;  alias, 1 drivers
v0x562b8cdea900_0 .net "twos", 0 0, L_0x562b8d2786b0;  1 drivers
L_0x562b8d277f90 .part L_0x562b8d278130, 0, 1;
L_0x562b8d278130 .concat8 [ 1 1 0 0], L_0x562b8d2781d0, L_0x562b8d277f20;
L_0x562b8d278290 .part L_0x562b8d278130, 1, 1;
L_0x562b8d278a50 .functor MUXZ 1, L_0x562b8d2786b0, L_0x562b8d277db0, L_0x562b8d278290, C4<>;
S_0x562b8cde78e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cde76b0;
 .timescale 0 0;
P_0x562b8c986420 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cde7a70 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cde78e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d277f20 .functor OR 1, L_0x562b8d277bd0, L_0x562b8d277eb0, C4<0>, C4<0>;
v0x562b8cde8420_0 .net "S", 0 0, L_0x562b8d277db0;  alias, 1 drivers
v0x562b8cde84c0_0 .net "a", 0 0, L_0x562b8d278af0;  alias, 1 drivers
v0x562b8cde8560_0 .net "b", 0 0, L_0x562b8d2780c0;  alias, 1 drivers
v0x562b8cde8600_0 .net "cin", 0 0, L_0x562b8d277f90;  1 drivers
v0x562b8cde86a0_0 .net "cout", 0 0, L_0x562b8d277f20;  1 drivers
v0x562b8cde8740_0 .net "cout1", 0 0, L_0x562b8d277bd0;  1 drivers
v0x562b8cde87e0_0 .net "cout2", 0 0, L_0x562b8d277eb0;  1 drivers
v0x562b8cde8880_0 .net "s1", 0 0, L_0x562b8d277b60;  1 drivers
S_0x562b8cde7c00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cde7a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d277b60 .functor XOR 1, L_0x562b8d278af0, L_0x562b8d2780c0, C4<0>, C4<0>;
L_0x562b8d277bd0 .functor AND 1, L_0x562b8d278af0, L_0x562b8d2780c0, C4<1>, C4<1>;
v0x562b8cde7d90_0 .net "S", 0 0, L_0x562b8d277b60;  alias, 1 drivers
v0x562b8cde7e30_0 .net "a", 0 0, L_0x562b8d278af0;  alias, 1 drivers
v0x562b8cde7ed0_0 .net "b", 0 0, L_0x562b8d2780c0;  alias, 1 drivers
v0x562b8cde7f70_0 .net "cout", 0 0, L_0x562b8d277bd0;  alias, 1 drivers
S_0x562b8cde8010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cde7a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d277db0 .functor XOR 1, L_0x562b8d277f90, L_0x562b8d277b60, C4<0>, C4<0>;
L_0x562b8d277eb0 .functor AND 1, L_0x562b8d277f90, L_0x562b8d277b60, C4<1>, C4<1>;
v0x562b8cde81a0_0 .net "S", 0 0, L_0x562b8d277db0;  alias, 1 drivers
v0x562b8cde8240_0 .net "a", 0 0, L_0x562b8d277f90;  alias, 1 drivers
v0x562b8cde82e0_0 .net "b", 0 0, L_0x562b8d277b60;  alias, 1 drivers
v0x562b8cde8380_0 .net "cout", 0 0, L_0x562b8d277eb0;  alias, 1 drivers
S_0x562b8cde8920 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cde76b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c819ef0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d278440 .functor NOT 1, L_0x562b8d277db0, C4<0>, C4<0>, C4<0>;
v0x562b8cdea040_0 .net "cout", 0 0, L_0x562b8d278990;  1 drivers
v0x562b8cdea0e0_0 .net "i", 0 0, L_0x562b8d277db0;  alias, 1 drivers
v0x562b8cdea180_0 .net "o", 0 0, L_0x562b8d2786b0;  alias, 1 drivers
v0x562b8cdea220_0 .net "temp2", 0 0, L_0x562b8d278440;  1 drivers
S_0x562b8cde8ab0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cde8920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c7b8720 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e2a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d278920 .functor BUFZ 1, L_0x7f38f70e2a30, C4<0>, C4<0>, C4<0>;
L_0x562b8d278990 .functor BUFZ 1, L_0x562b8d2788b0, C4<0>, C4<0>, C4<0>;
v0x562b8cde9c80_0 .net "S", 0 0, L_0x562b8d2786b0;  alias, 1 drivers
v0x562b8cde9d20_0 .net "a", 0 0, L_0x562b8d278440;  alias, 1 drivers
L_0x7f38f70e29e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cde9dc0_0 .net "b", 0 0, L_0x7f38f70e29e8;  1 drivers
v0x562b8cde9e60 .array "carry", 0 1;
v0x562b8cde9e60_0 .net v0x562b8cde9e60 0, 0 0, L_0x562b8d278920; 1 drivers
v0x562b8cde9e60_1 .net v0x562b8cde9e60 1, 0 0, L_0x562b8d2788b0; 1 drivers
v0x562b8cde9f00_0 .net "cin", 0 0, L_0x7f38f70e2a30;  1 drivers
v0x562b8cde9fa0_0 .net "cout", 0 0, L_0x562b8d278990;  alias, 1 drivers
S_0x562b8cde8c40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cde8ab0;
 .timescale 0 0;
P_0x562b8c79a3b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cde8dd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cde8c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2788b0 .functor OR 1, L_0x562b8d2785b0, L_0x562b8d2787b0, C4<0>, C4<0>;
v0x562b8cde9780_0 .net "S", 0 0, L_0x562b8d2786b0;  alias, 1 drivers
v0x562b8cde9820_0 .net "a", 0 0, L_0x562b8d278440;  alias, 1 drivers
v0x562b8cde98c0_0 .net "b", 0 0, L_0x7f38f70e29e8;  alias, 1 drivers
v0x562b8cde9960_0 .net "cin", 0 0, L_0x562b8d278920;  alias, 1 drivers
v0x562b8cde9a00_0 .net "cout", 0 0, L_0x562b8d2788b0;  alias, 1 drivers
v0x562b8cde9aa0_0 .net "cout1", 0 0, L_0x562b8d2785b0;  1 drivers
v0x562b8cde9b40_0 .net "cout2", 0 0, L_0x562b8d2787b0;  1 drivers
v0x562b8cde9be0_0 .net "s1", 0 0, L_0x562b8d278540;  1 drivers
S_0x562b8cde8f60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cde8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d278540 .functor XOR 1, L_0x562b8d278440, L_0x7f38f70e29e8, C4<0>, C4<0>;
L_0x562b8d2785b0 .functor AND 1, L_0x562b8d278440, L_0x7f38f70e29e8, C4<1>, C4<1>;
v0x562b8cde90f0_0 .net "S", 0 0, L_0x562b8d278540;  alias, 1 drivers
v0x562b8cde9190_0 .net "a", 0 0, L_0x562b8d278440;  alias, 1 drivers
v0x562b8cde9230_0 .net "b", 0 0, L_0x7f38f70e29e8;  alias, 1 drivers
v0x562b8cde92d0_0 .net "cout", 0 0, L_0x562b8d2785b0;  alias, 1 drivers
S_0x562b8cde9370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cde8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2786b0 .functor XOR 1, L_0x562b8d278920, L_0x562b8d278540, C4<0>, C4<0>;
L_0x562b8d2787b0 .functor AND 1, L_0x562b8d278920, L_0x562b8d278540, C4<1>, C4<1>;
v0x562b8cde9500_0 .net "S", 0 0, L_0x562b8d2786b0;  alias, 1 drivers
v0x562b8cde95a0_0 .net "a", 0 0, L_0x562b8d278920;  alias, 1 drivers
v0x562b8cde9640_0 .net "b", 0 0, L_0x562b8d278540;  alias, 1 drivers
v0x562b8cde96e0_0 .net "cout", 0 0, L_0x562b8d2787b0;  alias, 1 drivers
S_0x562b8cdea9a0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d277410 .functor AND 1, L_0x562b8d277570, L_0x562b8d2776f0, C4<1>, C4<1>;
v0x562b8cdeab30_0 .net "X", 0 0, L_0x562b8d277570;  1 drivers
v0x562b8cdeabd0_0 .net "Y", 0 0, L_0x562b8d2776f0;  1 drivers
v0x562b8cdeac70_0 .net "Z", 1 0, L_0x562b8d277480;  alias, 1 drivers
L_0x7f38f70e2958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdead10_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e2958;  1 drivers
v0x562b8cdeadb0_0 .net "z", 0 0, L_0x562b8d277410;  1 drivers
L_0x562b8d277480 .concat [ 1 1 0 0], L_0x562b8d277410, L_0x7f38f70e2958;
S_0x562b8cdeae50 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d277820 .functor AND 1, L_0x562b8d277980, L_0x562b8d277a70, C4<1>, C4<1>;
v0x562b8cdeafe0_0 .net "X", 0 0, L_0x562b8d277980;  1 drivers
v0x562b8cdeb080_0 .net "Y", 0 0, L_0x562b8d277a70;  1 drivers
v0x562b8cdeb120_0 .net "Z", 1 0, L_0x562b8d277890;  alias, 1 drivers
L_0x7f38f70e29a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdeb1c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e29a0;  1 drivers
v0x562b8cdeb260_0 .net "z", 0 0, L_0x562b8d277820;  1 drivers
L_0x562b8d277890 .concat [ 1 1 0 0], L_0x562b8d277820, L_0x7f38f70e29a0;
S_0x562b8cdeb300 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c47d330 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d279230 .functor NOT 1, L_0x562b8d279d00, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e2b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d279340 .functor BUFZ 1, L_0x7f38f70e2b50, C4<0>, C4<0>, C4<0>;
L_0x562b8d2794a0 .functor NOT 1, L_0x562b8d279400, C4<0>, C4<0>, C4<0>;
v0x562b8cdedf10_0 .net "D", 0 0, L_0x562b8d278f20;  alias, 1 drivers
v0x562b8cdedfb0_0 .net *"_ivl_9", 0 0, L_0x562b8d279340;  1 drivers
v0x562b8cdee050_0 .net "a", 0 0, L_0x562b8d279c60;  1 drivers
v0x562b8cdee0f0_0 .net "abs_D", 0 0, L_0x562b8d279bc0;  alias, 1 drivers
v0x562b8cdee190_0 .net "b", 0 0, L_0x562b8d279d00;  1 drivers
v0x562b8cdee230_0 .net "b_comp", 0 0, L_0x562b8d279230;  1 drivers
v0x562b8cdee2d0_0 .net "carry", 1 0, L_0x562b8d2792a0;  1 drivers
v0x562b8cdee370_0 .net "cin", 0 0, L_0x7f38f70e2b50;  1 drivers
v0x562b8cdee410_0 .net "is_pos", 0 0, L_0x562b8d279400;  1 drivers
v0x562b8cdee4b0_0 .net "negative", 0 0, L_0x562b8d2794a0;  alias, 1 drivers
v0x562b8cdee550_0 .net "twos", 0 0, L_0x562b8d279820;  1 drivers
L_0x562b8d279100 .part L_0x562b8d2792a0, 0, 1;
L_0x562b8d2792a0 .concat8 [ 1 1 0 0], L_0x562b8d279340, L_0x562b8d279090;
L_0x562b8d279400 .part L_0x562b8d2792a0, 1, 1;
L_0x562b8d279bc0 .functor MUXZ 1, L_0x562b8d279820, L_0x562b8d278f20, L_0x562b8d279400, C4<>;
S_0x562b8cdeb530 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cdeb300;
 .timescale 0 0;
P_0x562b8c449cd0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cdeb6c0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cdeb530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d279090 .functor OR 1, L_0x562b8d278d40, L_0x562b8d279020, C4<0>, C4<0>;
v0x562b8cdec070_0 .net "S", 0 0, L_0x562b8d278f20;  alias, 1 drivers
v0x562b8cdec110_0 .net "a", 0 0, L_0x562b8d279c60;  alias, 1 drivers
v0x562b8cdec1b0_0 .net "b", 0 0, L_0x562b8d279230;  alias, 1 drivers
v0x562b8cdec250_0 .net "cin", 0 0, L_0x562b8d279100;  1 drivers
v0x562b8cdec2f0_0 .net "cout", 0 0, L_0x562b8d279090;  1 drivers
v0x562b8cdec390_0 .net "cout1", 0 0, L_0x562b8d278d40;  1 drivers
v0x562b8cdec430_0 .net "cout2", 0 0, L_0x562b8d279020;  1 drivers
v0x562b8cdec4d0_0 .net "s1", 0 0, L_0x562b8d278cd0;  1 drivers
S_0x562b8cdeb850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdeb6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d278cd0 .functor XOR 1, L_0x562b8d279c60, L_0x562b8d279230, C4<0>, C4<0>;
L_0x562b8d278d40 .functor AND 1, L_0x562b8d279c60, L_0x562b8d279230, C4<1>, C4<1>;
v0x562b8cdeb9e0_0 .net "S", 0 0, L_0x562b8d278cd0;  alias, 1 drivers
v0x562b8cdeba80_0 .net "a", 0 0, L_0x562b8d279c60;  alias, 1 drivers
v0x562b8cdebb20_0 .net "b", 0 0, L_0x562b8d279230;  alias, 1 drivers
v0x562b8cdebbc0_0 .net "cout", 0 0, L_0x562b8d278d40;  alias, 1 drivers
S_0x562b8cdebc60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdeb6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d278f20 .functor XOR 1, L_0x562b8d279100, L_0x562b8d278cd0, C4<0>, C4<0>;
L_0x562b8d279020 .functor AND 1, L_0x562b8d279100, L_0x562b8d278cd0, C4<1>, C4<1>;
v0x562b8cdebdf0_0 .net "S", 0 0, L_0x562b8d278f20;  alias, 1 drivers
v0x562b8cdebe90_0 .net "a", 0 0, L_0x562b8d279100;  alias, 1 drivers
v0x562b8cdebf30_0 .net "b", 0 0, L_0x562b8d278cd0;  alias, 1 drivers
v0x562b8cdebfd0_0 .net "cout", 0 0, L_0x562b8d279020;  alias, 1 drivers
S_0x562b8cdec570 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cdeb300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8c2ddab0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2795b0 .functor NOT 1, L_0x562b8d278f20, C4<0>, C4<0>, C4<0>;
v0x562b8cdedc90_0 .net "cout", 0 0, L_0x562b8d279b00;  1 drivers
v0x562b8cdedd30_0 .net "i", 0 0, L_0x562b8d278f20;  alias, 1 drivers
v0x562b8cdeddd0_0 .net "o", 0 0, L_0x562b8d279820;  alias, 1 drivers
v0x562b8cdede70_0 .net "temp2", 0 0, L_0x562b8d2795b0;  1 drivers
S_0x562b8cdec700 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cdec570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c2db3d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e2b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d279a90 .functor BUFZ 1, L_0x7f38f70e2b08, C4<0>, C4<0>, C4<0>;
L_0x562b8d279b00 .functor BUFZ 1, L_0x562b8d279a20, C4<0>, C4<0>, C4<0>;
v0x562b8cded8d0_0 .net "S", 0 0, L_0x562b8d279820;  alias, 1 drivers
v0x562b8cded970_0 .net "a", 0 0, L_0x562b8d2795b0;  alias, 1 drivers
L_0x7f38f70e2ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdeda10_0 .net "b", 0 0, L_0x7f38f70e2ac0;  1 drivers
v0x562b8cdedab0 .array "carry", 0 1;
v0x562b8cdedab0_0 .net v0x562b8cdedab0 0, 0 0, L_0x562b8d279a90; 1 drivers
v0x562b8cdedab0_1 .net v0x562b8cdedab0 1, 0 0, L_0x562b8d279a20; 1 drivers
v0x562b8cdedb50_0 .net "cin", 0 0, L_0x7f38f70e2b08;  1 drivers
v0x562b8cdedbf0_0 .net "cout", 0 0, L_0x562b8d279b00;  alias, 1 drivers
S_0x562b8cdec890 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdec700;
 .timescale 0 0;
P_0x562b8c2b7e10 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdeca20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdec890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d279a20 .functor OR 1, L_0x562b8d279720, L_0x562b8d279920, C4<0>, C4<0>;
v0x562b8cded3d0_0 .net "S", 0 0, L_0x562b8d279820;  alias, 1 drivers
v0x562b8cded470_0 .net "a", 0 0, L_0x562b8d2795b0;  alias, 1 drivers
v0x562b8cded510_0 .net "b", 0 0, L_0x7f38f70e2ac0;  alias, 1 drivers
v0x562b8cded5b0_0 .net "cin", 0 0, L_0x562b8d279a90;  alias, 1 drivers
v0x562b8cded650_0 .net "cout", 0 0, L_0x562b8d279a20;  alias, 1 drivers
v0x562b8cded6f0_0 .net "cout1", 0 0, L_0x562b8d279720;  1 drivers
v0x562b8cded790_0 .net "cout2", 0 0, L_0x562b8d279920;  1 drivers
v0x562b8cded830_0 .net "s1", 0 0, L_0x562b8d2796b0;  1 drivers
S_0x562b8cdecbb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdeca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2796b0 .functor XOR 1, L_0x562b8d2795b0, L_0x7f38f70e2ac0, C4<0>, C4<0>;
L_0x562b8d279720 .functor AND 1, L_0x562b8d2795b0, L_0x7f38f70e2ac0, C4<1>, C4<1>;
v0x562b8cdecd40_0 .net "S", 0 0, L_0x562b8d2796b0;  alias, 1 drivers
v0x562b8cdecde0_0 .net "a", 0 0, L_0x562b8d2795b0;  alias, 1 drivers
v0x562b8cdece80_0 .net "b", 0 0, L_0x7f38f70e2ac0;  alias, 1 drivers
v0x562b8cdecf20_0 .net "cout", 0 0, L_0x562b8d279720;  alias, 1 drivers
S_0x562b8cdecfc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdeca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d279820 .functor XOR 1, L_0x562b8d279a90, L_0x562b8d2796b0, C4<0>, C4<0>;
L_0x562b8d279920 .functor AND 1, L_0x562b8d279a90, L_0x562b8d2796b0, C4<1>, C4<1>;
v0x562b8cded150_0 .net "S", 0 0, L_0x562b8d279820;  alias, 1 drivers
v0x562b8cded1f0_0 .net "a", 0 0, L_0x562b8d279a90;  alias, 1 drivers
v0x562b8cded290_0 .net "b", 0 0, L_0x562b8d2796b0;  alias, 1 drivers
v0x562b8cded330_0 .net "cout", 0 0, L_0x562b8d279920;  alias, 1 drivers
S_0x562b8cdee5f0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d279e90 .functor AND 1, L_0x562b8d278a50, L_0x562b8d279bc0, C4<1>, C4<1>;
v0x562b8cdee780_0 .net "X", 0 0, L_0x562b8d278a50;  alias, 1 drivers
v0x562b8cdee820_0 .net "Y", 0 0, L_0x562b8d279bc0;  alias, 1 drivers
v0x562b8cdee8c0_0 .net "Z", 1 0, L_0x562b8d27a020;  alias, 1 drivers
L_0x7f38f70e2b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cdee960_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e2b98;  1 drivers
v0x562b8cdeea00_0 .net "z", 0 0, L_0x562b8d279e90;  1 drivers
L_0x562b8d27a020 .concat [ 1 1 0 0], L_0x562b8d279e90, L_0x7f38f70e2b98;
S_0x562b8cdeeaa0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c0ca980 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e2c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d27c110 .functor BUFZ 1, L_0x7f38f70e2c70, C4<0>, C4<0>, C4<0>;
L_0x562b8d27c180 .functor BUFZ 1, L_0x562b8d27bda0, C4<0>, C4<0>, C4<0>;
v0x562b8cdf0cb0_0 .net "S", 1 0, L_0x562b8d27c070;  alias, 1 drivers
v0x562b8cdf0d50_0 .net "a", 1 0, L_0x562b8d277890;  alias, 1 drivers
v0x562b8cdf0df0_0 .net "b", 1 0, L_0x562b8d277480;  alias, 1 drivers
v0x562b8cdf0e90 .array "carry", 0 2;
v0x562b8cdf0e90_0 .net v0x562b8cdf0e90 0, 0 0, L_0x562b8d27c110; 1 drivers
v0x562b8cdf0e90_1 .net v0x562b8cdf0e90 1, 0 0, L_0x562b8d27b6d0; 1 drivers
v0x562b8cdf0e90_2 .net v0x562b8cdf0e90 2, 0 0, L_0x562b8d27bda0; 1 drivers
v0x562b8cdf0f30_0 .net "cin", 0 0, L_0x7f38f70e2c70;  1 drivers
v0x562b8cdf0fd0_0 .net "cout", 0 0, L_0x562b8d27c180;  alias, 1 drivers
L_0x562b8d27b7d0 .part L_0x562b8d277890, 0, 1;
L_0x562b8d27b990 .part L_0x562b8d277480, 0, 1;
L_0x562b8d27be10 .part L_0x562b8d277890, 1, 1;
L_0x562b8d27bf40 .part L_0x562b8d277480, 1, 1;
L_0x562b8d27c070 .concat8 [ 1 1 0 0], L_0x562b8d27b480, L_0x562b8d27bc30;
S_0x562b8cdeec30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdeeaa0;
 .timescale 0 0;
P_0x562b8c0346b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdeedc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdeec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27b6d0 .functor OR 1, L_0x562b8d27b3c0, L_0x562b8d27b5d0, C4<0>, C4<0>;
v0x562b8cdef770_0 .net "S", 0 0, L_0x562b8d27b480;  1 drivers
v0x562b8cdef810_0 .net "a", 0 0, L_0x562b8d27b7d0;  1 drivers
v0x562b8cdef8b0_0 .net "b", 0 0, L_0x562b8d27b990;  1 drivers
v0x562b8cdef950_0 .net "cin", 0 0, L_0x562b8d27c110;  alias, 1 drivers
v0x562b8cdef9f0_0 .net "cout", 0 0, L_0x562b8d27b6d0;  alias, 1 drivers
v0x562b8cdefa90_0 .net "cout1", 0 0, L_0x562b8d27b3c0;  1 drivers
v0x562b8cdefb30_0 .net "cout2", 0 0, L_0x562b8d27b5d0;  1 drivers
v0x562b8cdefbd0_0 .net "s1", 0 0, L_0x562b8d27b300;  1 drivers
S_0x562b8cdeef50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdeedc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27b300 .functor XOR 1, L_0x562b8d27b7d0, L_0x562b8d27b990, C4<0>, C4<0>;
L_0x562b8d27b3c0 .functor AND 1, L_0x562b8d27b7d0, L_0x562b8d27b990, C4<1>, C4<1>;
v0x562b8cdef0e0_0 .net "S", 0 0, L_0x562b8d27b300;  alias, 1 drivers
v0x562b8cdef180_0 .net "a", 0 0, L_0x562b8d27b7d0;  alias, 1 drivers
v0x562b8cdef220_0 .net "b", 0 0, L_0x562b8d27b990;  alias, 1 drivers
v0x562b8cdef2c0_0 .net "cout", 0 0, L_0x562b8d27b3c0;  alias, 1 drivers
S_0x562b8cdef360 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdeedc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27b480 .functor XOR 1, L_0x562b8d27c110, L_0x562b8d27b300, C4<0>, C4<0>;
L_0x562b8d27b5d0 .functor AND 1, L_0x562b8d27c110, L_0x562b8d27b300, C4<1>, C4<1>;
v0x562b8cdef4f0_0 .net "S", 0 0, L_0x562b8d27b480;  alias, 1 drivers
v0x562b8cdef590_0 .net "a", 0 0, L_0x562b8d27c110;  alias, 1 drivers
v0x562b8cdef630_0 .net "b", 0 0, L_0x562b8d27b300;  alias, 1 drivers
v0x562b8cdef6d0_0 .net "cout", 0 0, L_0x562b8d27b5d0;  alias, 1 drivers
S_0x562b8cdefc70 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdeeaa0;
 .timescale 0 0;
P_0x562b8cc47b20 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdefe00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdefc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27bda0 .functor OR 1, L_0x562b8d27bbc0, L_0x562b8d27bd30, C4<0>, C4<0>;
v0x562b8cdf07b0_0 .net "S", 0 0, L_0x562b8d27bc30;  1 drivers
v0x562b8cdf0850_0 .net "a", 0 0, L_0x562b8d27be10;  1 drivers
v0x562b8cdf08f0_0 .net "b", 0 0, L_0x562b8d27bf40;  1 drivers
v0x562b8cdf0990_0 .net "cin", 0 0, L_0x562b8d27b6d0;  alias, 1 drivers
v0x562b8cdf0a30_0 .net "cout", 0 0, L_0x562b8d27bda0;  alias, 1 drivers
v0x562b8cdf0ad0_0 .net "cout1", 0 0, L_0x562b8d27bbc0;  1 drivers
v0x562b8cdf0b70_0 .net "cout2", 0 0, L_0x562b8d27bd30;  1 drivers
v0x562b8cdf0c10_0 .net "s1", 0 0, L_0x562b8d27bb50;  1 drivers
S_0x562b8cdeff90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdefe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27bb50 .functor XOR 1, L_0x562b8d27be10, L_0x562b8d27bf40, C4<0>, C4<0>;
L_0x562b8d27bbc0 .functor AND 1, L_0x562b8d27be10, L_0x562b8d27bf40, C4<1>, C4<1>;
v0x562b8cdf0120_0 .net "S", 0 0, L_0x562b8d27bb50;  alias, 1 drivers
v0x562b8cdf01c0_0 .net "a", 0 0, L_0x562b8d27be10;  alias, 1 drivers
v0x562b8cdf0260_0 .net "b", 0 0, L_0x562b8d27bf40;  alias, 1 drivers
v0x562b8cdf0300_0 .net "cout", 0 0, L_0x562b8d27bbc0;  alias, 1 drivers
S_0x562b8cdf03a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdefe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27bc30 .functor XOR 1, L_0x562b8d27b6d0, L_0x562b8d27bb50, C4<0>, C4<0>;
L_0x562b8d27bd30 .functor AND 1, L_0x562b8d27b6d0, L_0x562b8d27bb50, C4<1>, C4<1>;
v0x562b8cdf0530_0 .net "S", 0 0, L_0x562b8d27bc30;  alias, 1 drivers
v0x562b8cdf05d0_0 .net "a", 0 0, L_0x562b8d27b6d0;  alias, 1 drivers
v0x562b8cdf0670_0 .net "b", 0 0, L_0x562b8d27bb50;  alias, 1 drivers
v0x562b8cdf0710_0 .net "cout", 0 0, L_0x562b8d27bd30;  alias, 1 drivers
S_0x562b8cdf1070 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cb33b80 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d27cfd0 .functor BUFZ 1, L_0x562b8d27c180, C4<0>, C4<0>, C4<0>;
L_0x562b8d27d110 .functor BUFZ 1, L_0x562b8d27cbb0, C4<0>, C4<0>, C4<0>;
v0x562b8cdf3280_0 .net "S", 1 0, L_0x562b8d27cf30;  alias, 1 drivers
v0x562b8cdf3320_0 .net "a", 1 0, L_0x562b8d27c070;  alias, 1 drivers
v0x562b8cdf33c0_0 .net "b", 1 0, L_0x562b8d27b130;  alias, 1 drivers
v0x562b8cdf3460 .array "carry", 0 2;
v0x562b8cdf3460_0 .net v0x562b8cdf3460 0, 0 0, L_0x562b8d27cfd0; 1 drivers
v0x562b8cdf3460_1 .net v0x562b8cdf3460 1, 0 0, L_0x562b8d27c570; 1 drivers
v0x562b8cdf3460_2 .net v0x562b8cdf3460 2, 0 0, L_0x562b8d27cbb0; 1 drivers
v0x562b8cdf3500_0 .net "cin", 0 0, L_0x562b8d27c180;  alias, 1 drivers
v0x562b8cdf35a0_0 .net "cout", 0 0, L_0x562b8d27d110;  alias, 1 drivers
L_0x562b8d27c670 .part L_0x562b8d27c070, 0, 1;
L_0x562b8d27c830 .part L_0x562b8d27b130, 0, 1;
L_0x562b8d27cc40 .part L_0x562b8d27c070, 1, 1;
L_0x562b8d27cd70 .part L_0x562b8d27b130, 1, 1;
L_0x562b8d27cf30 .concat8 [ 1 1 0 0], L_0x562b8d27c320, L_0x562b8d27ca40;
S_0x562b8cdf1200 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdf1070;
 .timescale 0 0;
P_0x562b8cad6050 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdf1390 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdf1200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27c570 .functor OR 1, L_0x562b8d27c260, L_0x562b8d27c470, C4<0>, C4<0>;
v0x562b8cdf1d40_0 .net "S", 0 0, L_0x562b8d27c320;  1 drivers
v0x562b8cdf1de0_0 .net "a", 0 0, L_0x562b8d27c670;  1 drivers
v0x562b8cdf1e80_0 .net "b", 0 0, L_0x562b8d27c830;  1 drivers
v0x562b8cdf1f20_0 .net "cin", 0 0, L_0x562b8d27cfd0;  alias, 1 drivers
v0x562b8cdf1fc0_0 .net "cout", 0 0, L_0x562b8d27c570;  alias, 1 drivers
v0x562b8cdf2060_0 .net "cout1", 0 0, L_0x562b8d27c260;  1 drivers
v0x562b8cdf2100_0 .net "cout2", 0 0, L_0x562b8d27c470;  1 drivers
v0x562b8cdf21a0_0 .net "s1", 0 0, L_0x562b8d27c1f0;  1 drivers
S_0x562b8cdf1520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdf1390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27c1f0 .functor XOR 1, L_0x562b8d27c670, L_0x562b8d27c830, C4<0>, C4<0>;
L_0x562b8d27c260 .functor AND 1, L_0x562b8d27c670, L_0x562b8d27c830, C4<1>, C4<1>;
v0x562b8cdf16b0_0 .net "S", 0 0, L_0x562b8d27c1f0;  alias, 1 drivers
v0x562b8cdf1750_0 .net "a", 0 0, L_0x562b8d27c670;  alias, 1 drivers
v0x562b8cdf17f0_0 .net "b", 0 0, L_0x562b8d27c830;  alias, 1 drivers
v0x562b8cdf1890_0 .net "cout", 0 0, L_0x562b8d27c260;  alias, 1 drivers
S_0x562b8cdf1930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdf1390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27c320 .functor XOR 1, L_0x562b8d27cfd0, L_0x562b8d27c1f0, C4<0>, C4<0>;
L_0x562b8d27c470 .functor AND 1, L_0x562b8d27cfd0, L_0x562b8d27c1f0, C4<1>, C4<1>;
v0x562b8cdf1ac0_0 .net "S", 0 0, L_0x562b8d27c320;  alias, 1 drivers
v0x562b8cdf1b60_0 .net "a", 0 0, L_0x562b8d27cfd0;  alias, 1 drivers
v0x562b8cdf1c00_0 .net "b", 0 0, L_0x562b8d27c1f0;  alias, 1 drivers
v0x562b8cdf1ca0_0 .net "cout", 0 0, L_0x562b8d27c470;  alias, 1 drivers
S_0x562b8cdf2240 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdf1070;
 .timescale 0 0;
P_0x562b8c889d00 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdf23d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdf2240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27cbb0 .functor OR 1, L_0x562b8d27c9d0, L_0x562b8d27cb40, C4<0>, C4<0>;
v0x562b8cdf2d80_0 .net "S", 0 0, L_0x562b8d27ca40;  1 drivers
v0x562b8cdf2e20_0 .net "a", 0 0, L_0x562b8d27cc40;  1 drivers
v0x562b8cdf2ec0_0 .net "b", 0 0, L_0x562b8d27cd70;  1 drivers
v0x562b8cdf2f60_0 .net "cin", 0 0, L_0x562b8d27c570;  alias, 1 drivers
v0x562b8cdf3000_0 .net "cout", 0 0, L_0x562b8d27cbb0;  alias, 1 drivers
v0x562b8cdf30a0_0 .net "cout1", 0 0, L_0x562b8d27c9d0;  1 drivers
v0x562b8cdf3140_0 .net "cout2", 0 0, L_0x562b8d27cb40;  1 drivers
v0x562b8cdf31e0_0 .net "s1", 0 0, L_0x562b8d27c960;  1 drivers
S_0x562b8cdf2560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdf23d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27c960 .functor XOR 1, L_0x562b8d27cc40, L_0x562b8d27cd70, C4<0>, C4<0>;
L_0x562b8d27c9d0 .functor AND 1, L_0x562b8d27cc40, L_0x562b8d27cd70, C4<1>, C4<1>;
v0x562b8cdf26f0_0 .net "S", 0 0, L_0x562b8d27c960;  alias, 1 drivers
v0x562b8cdf2790_0 .net "a", 0 0, L_0x562b8d27cc40;  alias, 1 drivers
v0x562b8cdf2830_0 .net "b", 0 0, L_0x562b8d27cd70;  alias, 1 drivers
v0x562b8cdf28d0_0 .net "cout", 0 0, L_0x562b8d27c9d0;  alias, 1 drivers
S_0x562b8cdf2970 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdf23d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27ca40 .functor XOR 1, L_0x562b8d27c570, L_0x562b8d27c960, C4<0>, C4<0>;
L_0x562b8d27cb40 .functor AND 1, L_0x562b8d27c570, L_0x562b8d27c960, C4<1>, C4<1>;
v0x562b8cdf2b00_0 .net "S", 0 0, L_0x562b8d27ca40;  alias, 1 drivers
v0x562b8cdf2ba0_0 .net "a", 0 0, L_0x562b8d27c570;  alias, 1 drivers
v0x562b8cdf2c40_0 .net "b", 0 0, L_0x562b8d27c960;  alias, 1 drivers
v0x562b8cdf2ce0_0 .net "cout", 0 0, L_0x562b8d27cb40;  alias, 1 drivers
S_0x562b8cdf3640 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c5a0660 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e2dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d27f3c0 .functor BUFZ 1, L_0x7f38f70e2dd8, C4<0>, C4<0>, C4<0>;
L_0x562b8d27f450 .functor BUFZ 1, L_0x562b8d27ef70, C4<0>, C4<0>, C4<0>;
v0x562b8cdf78d0_0 .net "S", 3 0, L_0x562b8d27f320;  alias, 1 drivers
v0x562b8cdf7970_0 .net "a", 3 0, L_0x562b8d27d1a0;  alias, 1 drivers
v0x562b8cdf7a10_0 .net "b", 3 0, L_0x562b8d27d240;  alias, 1 drivers
v0x562b8cdf7ab0 .array "carry", 0 4;
v0x562b8cdf7ab0_0 .net v0x562b8cdf7ab0 0, 0 0, L_0x562b8d27f3c0; 1 drivers
v0x562b8cdf7ab0_1 .net v0x562b8cdf7ab0 1, 0 0, L_0x562b8d27d9f0; 1 drivers
v0x562b8cdf7ab0_2 .net v0x562b8cdf7ab0 2, 0 0, L_0x562b8d27e110; 1 drivers
v0x562b8cdf7ab0_3 .net v0x562b8cdf7ab0 3, 0 0, L_0x562b8d27e8c0; 1 drivers
v0x562b8cdf7ab0_4 .net v0x562b8cdf7ab0 4, 0 0, L_0x562b8d27ef70; 1 drivers
v0x562b8cdf7b50_0 .net "cin", 0 0, L_0x7f38f70e2dd8;  1 drivers
v0x562b8cdf7bf0_0 .net "cout", 0 0, L_0x562b8d27f450;  alias, 1 drivers
L_0x562b8d27db30 .part L_0x562b8d27d1a0, 0, 1;
L_0x562b8d27dc80 .part L_0x562b8d27d240, 0, 1;
L_0x562b8d27e250 .part L_0x562b8d27d1a0, 1, 1;
L_0x562b8d27e410 .part L_0x562b8d27d240, 1, 1;
L_0x562b8d27ea00 .part L_0x562b8d27d1a0, 2, 1;
L_0x562b8d27eb30 .part L_0x562b8d27d240, 2, 1;
L_0x562b8d27f070 .part L_0x562b8d27d1a0, 3, 1;
L_0x562b8d27f1a0 .part L_0x562b8d27d240, 3, 1;
L_0x562b8d27f320 .concat8 [ 1 1 1 1], L_0x562b8d27d740, L_0x562b8d27def0, L_0x562b8d27e6f0, L_0x562b8d27eda0;
S_0x562b8cdf37d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdf3640;
 .timescale 0 0;
P_0x562b8c544440 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdf3960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdf37d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27d9f0 .functor OR 1, L_0x562b8d27d660, L_0x562b8d27d8d0, C4<0>, C4<0>;
v0x562b8cdf4310_0 .net "S", 0 0, L_0x562b8d27d740;  1 drivers
v0x562b8cdf43b0_0 .net "a", 0 0, L_0x562b8d27db30;  1 drivers
v0x562b8cdf4450_0 .net "b", 0 0, L_0x562b8d27dc80;  1 drivers
v0x562b8cdf44f0_0 .net "cin", 0 0, L_0x562b8d27f3c0;  alias, 1 drivers
v0x562b8cdf4590_0 .net "cout", 0 0, L_0x562b8d27d9f0;  alias, 1 drivers
v0x562b8cdf4630_0 .net "cout1", 0 0, L_0x562b8d27d660;  1 drivers
v0x562b8cdf46d0_0 .net "cout2", 0 0, L_0x562b8d27d8d0;  1 drivers
v0x562b8cdf4770_0 .net "s1", 0 0, L_0x562b8d27d530;  1 drivers
S_0x562b8cdf3af0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdf3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27d530 .functor XOR 1, L_0x562b8d27db30, L_0x562b8d27dc80, C4<0>, C4<0>;
L_0x562b8d27d660 .functor AND 1, L_0x562b8d27db30, L_0x562b8d27dc80, C4<1>, C4<1>;
v0x562b8cdf3c80_0 .net "S", 0 0, L_0x562b8d27d530;  alias, 1 drivers
v0x562b8cdf3d20_0 .net "a", 0 0, L_0x562b8d27db30;  alias, 1 drivers
v0x562b8cdf3dc0_0 .net "b", 0 0, L_0x562b8d27dc80;  alias, 1 drivers
v0x562b8cdf3e60_0 .net "cout", 0 0, L_0x562b8d27d660;  alias, 1 drivers
S_0x562b8cdf3f00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdf3960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27d740 .functor XOR 1, L_0x562b8d27f3c0, L_0x562b8d27d530, C4<0>, C4<0>;
L_0x562b8d27d8d0 .functor AND 1, L_0x562b8d27f3c0, L_0x562b8d27d530, C4<1>, C4<1>;
v0x562b8cdf4090_0 .net "S", 0 0, L_0x562b8d27d740;  alias, 1 drivers
v0x562b8cdf4130_0 .net "a", 0 0, L_0x562b8d27f3c0;  alias, 1 drivers
v0x562b8cdf41d0_0 .net "b", 0 0, L_0x562b8d27d530;  alias, 1 drivers
v0x562b8cdf4270_0 .net "cout", 0 0, L_0x562b8d27d8d0;  alias, 1 drivers
S_0x562b8cdf4810 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdf3640;
 .timescale 0 0;
P_0x562b8c2c83b0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdf49a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdf4810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27e110 .functor OR 1, L_0x562b8d27de60, L_0x562b8d27e080, C4<0>, C4<0>;
v0x562b8cdf5350_0 .net "S", 0 0, L_0x562b8d27def0;  1 drivers
v0x562b8cdf53f0_0 .net "a", 0 0, L_0x562b8d27e250;  1 drivers
v0x562b8cdf5490_0 .net "b", 0 0, L_0x562b8d27e410;  1 drivers
v0x562b8cdf5530_0 .net "cin", 0 0, L_0x562b8d27d9f0;  alias, 1 drivers
v0x562b8cdf55d0_0 .net "cout", 0 0, L_0x562b8d27e110;  alias, 1 drivers
v0x562b8cdf5670_0 .net "cout1", 0 0, L_0x562b8d27de60;  1 drivers
v0x562b8cdf5710_0 .net "cout2", 0 0, L_0x562b8d27e080;  1 drivers
v0x562b8cdf57b0_0 .net "s1", 0 0, L_0x562b8d27ddb0;  1 drivers
S_0x562b8cdf4b30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdf49a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27ddb0 .functor XOR 1, L_0x562b8d27e250, L_0x562b8d27e410, C4<0>, C4<0>;
L_0x562b8d27de60 .functor AND 1, L_0x562b8d27e250, L_0x562b8d27e410, C4<1>, C4<1>;
v0x562b8cdf4cc0_0 .net "S", 0 0, L_0x562b8d27ddb0;  alias, 1 drivers
v0x562b8cdf4d60_0 .net "a", 0 0, L_0x562b8d27e250;  alias, 1 drivers
v0x562b8cdf4e00_0 .net "b", 0 0, L_0x562b8d27e410;  alias, 1 drivers
v0x562b8cdf4ea0_0 .net "cout", 0 0, L_0x562b8d27de60;  alias, 1 drivers
S_0x562b8cdf4f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdf49a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27def0 .functor XOR 1, L_0x562b8d27d9f0, L_0x562b8d27ddb0, C4<0>, C4<0>;
L_0x562b8d27e080 .functor AND 1, L_0x562b8d27d9f0, L_0x562b8d27ddb0, C4<1>, C4<1>;
v0x562b8cdf50d0_0 .net "S", 0 0, L_0x562b8d27def0;  alias, 1 drivers
v0x562b8cdf5170_0 .net "a", 0 0, L_0x562b8d27d9f0;  alias, 1 drivers
v0x562b8cdf5210_0 .net "b", 0 0, L_0x562b8d27ddb0;  alias, 1 drivers
v0x562b8cdf52b0_0 .net "cout", 0 0, L_0x562b8d27e080;  alias, 1 drivers
S_0x562b8cdf5850 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cdf3640;
 .timescale 0 0;
P_0x562b8c0a2870 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cdf59e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdf5850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27e8c0 .functor OR 1, L_0x562b8d27e660, L_0x562b8d27e830, C4<0>, C4<0>;
v0x562b8cdf6390_0 .net "S", 0 0, L_0x562b8d27e6f0;  1 drivers
v0x562b8cdf6430_0 .net "a", 0 0, L_0x562b8d27ea00;  1 drivers
v0x562b8cdf64d0_0 .net "b", 0 0, L_0x562b8d27eb30;  1 drivers
v0x562b8cdf6570_0 .net "cin", 0 0, L_0x562b8d27e110;  alias, 1 drivers
v0x562b8cdf6610_0 .net "cout", 0 0, L_0x562b8d27e8c0;  alias, 1 drivers
v0x562b8cdf66b0_0 .net "cout1", 0 0, L_0x562b8d27e660;  1 drivers
v0x562b8cdf6750_0 .net "cout2", 0 0, L_0x562b8d27e830;  1 drivers
v0x562b8cdf67f0_0 .net "s1", 0 0, L_0x562b8d27e5d0;  1 drivers
S_0x562b8cdf5b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdf59e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27e5d0 .functor XOR 1, L_0x562b8d27ea00, L_0x562b8d27eb30, C4<0>, C4<0>;
L_0x562b8d27e660 .functor AND 1, L_0x562b8d27ea00, L_0x562b8d27eb30, C4<1>, C4<1>;
v0x562b8cdf5d00_0 .net "S", 0 0, L_0x562b8d27e5d0;  alias, 1 drivers
v0x562b8cdf5da0_0 .net "a", 0 0, L_0x562b8d27ea00;  alias, 1 drivers
v0x562b8cdf5e40_0 .net "b", 0 0, L_0x562b8d27eb30;  alias, 1 drivers
v0x562b8cdf5ee0_0 .net "cout", 0 0, L_0x562b8d27e660;  alias, 1 drivers
S_0x562b8cdf5f80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdf59e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27e6f0 .functor XOR 1, L_0x562b8d27e110, L_0x562b8d27e5d0, C4<0>, C4<0>;
L_0x562b8d27e830 .functor AND 1, L_0x562b8d27e110, L_0x562b8d27e5d0, C4<1>, C4<1>;
v0x562b8cdf6110_0 .net "S", 0 0, L_0x562b8d27e6f0;  alias, 1 drivers
v0x562b8cdf61b0_0 .net "a", 0 0, L_0x562b8d27e110;  alias, 1 drivers
v0x562b8cdf6250_0 .net "b", 0 0, L_0x562b8d27e5d0;  alias, 1 drivers
v0x562b8cdf62f0_0 .net "cout", 0 0, L_0x562b8d27e830;  alias, 1 drivers
S_0x562b8cdf6890 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cdf3640;
 .timescale 0 0;
P_0x562b8c6ae940 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cdf6a20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdf6890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27ef70 .functor OR 1, L_0x562b8d27ed10, L_0x562b8d27eee0, C4<0>, C4<0>;
v0x562b8cdf73d0_0 .net "S", 0 0, L_0x562b8d27eda0;  1 drivers
v0x562b8cdf7470_0 .net "a", 0 0, L_0x562b8d27f070;  1 drivers
v0x562b8cdf7510_0 .net "b", 0 0, L_0x562b8d27f1a0;  1 drivers
v0x562b8cdf75b0_0 .net "cin", 0 0, L_0x562b8d27e8c0;  alias, 1 drivers
v0x562b8cdf7650_0 .net "cout", 0 0, L_0x562b8d27ef70;  alias, 1 drivers
v0x562b8cdf76f0_0 .net "cout1", 0 0, L_0x562b8d27ed10;  1 drivers
v0x562b8cdf7790_0 .net "cout2", 0 0, L_0x562b8d27eee0;  1 drivers
v0x562b8cdf7830_0 .net "s1", 0 0, L_0x562b8d27ec60;  1 drivers
S_0x562b8cdf6bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdf6a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27ec60 .functor XOR 1, L_0x562b8d27f070, L_0x562b8d27f1a0, C4<0>, C4<0>;
L_0x562b8d27ed10 .functor AND 1, L_0x562b8d27f070, L_0x562b8d27f1a0, C4<1>, C4<1>;
v0x562b8cdf6d40_0 .net "S", 0 0, L_0x562b8d27ec60;  alias, 1 drivers
v0x562b8cdf6de0_0 .net "a", 0 0, L_0x562b8d27f070;  alias, 1 drivers
v0x562b8cdf6e80_0 .net "b", 0 0, L_0x562b8d27f1a0;  alias, 1 drivers
v0x562b8cdf6f20_0 .net "cout", 0 0, L_0x562b8d27ed10;  alias, 1 drivers
S_0x562b8cdf6fc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdf6a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27eda0 .functor XOR 1, L_0x562b8d27e8c0, L_0x562b8d27ec60, C4<0>, C4<0>;
L_0x562b8d27eee0 .functor AND 1, L_0x562b8d27e8c0, L_0x562b8d27ec60, C4<1>, C4<1>;
v0x562b8cdf7150_0 .net "S", 0 0, L_0x562b8d27eda0;  alias, 1 drivers
v0x562b8cdf71f0_0 .net "a", 0 0, L_0x562b8d27e8c0;  alias, 1 drivers
v0x562b8cdf7290_0 .net "b", 0 0, L_0x562b8d27ec60;  alias, 1 drivers
v0x562b8cdf7330_0 .net "cout", 0 0, L_0x562b8d27eee0;  alias, 1 drivers
S_0x562b8cdf7c90 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c135790 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d27a0c0 .functor NOT 2, L_0x562b8d27a020, C4<00>, C4<00>, C4<00>;
v0x562b8cdfa3f0_0 .net "cout", 0 0, L_0x562b8d27b050;  1 drivers
v0x562b8cdfa490_0 .net "i", 1 0, L_0x562b8d27a020;  alias, 1 drivers
v0x562b8cdfa530_0 .net "o", 1 0, L_0x562b8d27af40;  alias, 1 drivers
v0x562b8cdfa5d0_0 .net "temp2", 1 0, L_0x562b8d27a0c0;  1 drivers
S_0x562b8cdf7e20 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cdf7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c1e49f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e2c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d27afe0 .functor BUFZ 1, L_0x7f38f70e2c28, C4<0>, C4<0>, C4<0>;
L_0x562b8d27b050 .functor BUFZ 1, L_0x562b8d27ab90, C4<0>, C4<0>, C4<0>;
v0x562b8cdfa030_0 .net "S", 1 0, L_0x562b8d27af40;  alias, 1 drivers
v0x562b8cdfa0d0_0 .net "a", 1 0, L_0x562b8d27a0c0;  alias, 1 drivers
L_0x7f38f70e2be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cdfa170_0 .net "b", 1 0, L_0x7f38f70e2be0;  1 drivers
v0x562b8cdfa210 .array "carry", 0 2;
v0x562b8cdfa210_0 .net v0x562b8cdfa210 0, 0 0, L_0x562b8d27afe0; 1 drivers
v0x562b8cdfa210_1 .net v0x562b8cdfa210 1, 0 0, L_0x562b8d27a5e0; 1 drivers
v0x562b8cdfa210_2 .net v0x562b8cdfa210 2, 0 0, L_0x562b8d27ab90; 1 drivers
v0x562b8cdfa2b0_0 .net "cin", 0 0, L_0x7f38f70e2c28;  1 drivers
v0x562b8cdfa350_0 .net "cout", 0 0, L_0x562b8d27b050;  alias, 1 drivers
L_0x562b8d27a6e0 .part L_0x562b8d27a0c0, 0, 1;
L_0x562b8d27a810 .part L_0x7f38f70e2be0, 0, 1;
L_0x562b8d27ac50 .part L_0x562b8d27a0c0, 1, 1;
L_0x562b8d27ae10 .part L_0x7f38f70e2be0, 1, 1;
L_0x562b8d27af40 .concat8 [ 1 1 0 0], L_0x562b8d27a390, L_0x562b8d27aa20;
S_0x562b8cdf7fb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdf7e20;
 .timescale 0 0;
P_0x562b8c1c44e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdf8140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdf7fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27a5e0 .functor OR 1, L_0x562b8d27a2d0, L_0x562b8d27a4e0, C4<0>, C4<0>;
v0x562b8cdf8af0_0 .net "S", 0 0, L_0x562b8d27a390;  1 drivers
v0x562b8cdf8b90_0 .net "a", 0 0, L_0x562b8d27a6e0;  1 drivers
v0x562b8cdf8c30_0 .net "b", 0 0, L_0x562b8d27a810;  1 drivers
v0x562b8cdf8cd0_0 .net "cin", 0 0, L_0x562b8d27afe0;  alias, 1 drivers
v0x562b8cdf8d70_0 .net "cout", 0 0, L_0x562b8d27a5e0;  alias, 1 drivers
v0x562b8cdf8e10_0 .net "cout1", 0 0, L_0x562b8d27a2d0;  1 drivers
v0x562b8cdf8eb0_0 .net "cout2", 0 0, L_0x562b8d27a4e0;  1 drivers
v0x562b8cdf8f50_0 .net "s1", 0 0, L_0x562b8d27a210;  1 drivers
S_0x562b8cdf82d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdf8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27a210 .functor XOR 1, L_0x562b8d27a6e0, L_0x562b8d27a810, C4<0>, C4<0>;
L_0x562b8d27a2d0 .functor AND 1, L_0x562b8d27a6e0, L_0x562b8d27a810, C4<1>, C4<1>;
v0x562b8cdf8460_0 .net "S", 0 0, L_0x562b8d27a210;  alias, 1 drivers
v0x562b8cdf8500_0 .net "a", 0 0, L_0x562b8d27a6e0;  alias, 1 drivers
v0x562b8cdf85a0_0 .net "b", 0 0, L_0x562b8d27a810;  alias, 1 drivers
v0x562b8cdf8640_0 .net "cout", 0 0, L_0x562b8d27a2d0;  alias, 1 drivers
S_0x562b8cdf86e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdf8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27a390 .functor XOR 1, L_0x562b8d27afe0, L_0x562b8d27a210, C4<0>, C4<0>;
L_0x562b8d27a4e0 .functor AND 1, L_0x562b8d27afe0, L_0x562b8d27a210, C4<1>, C4<1>;
v0x562b8cdf8870_0 .net "S", 0 0, L_0x562b8d27a390;  alias, 1 drivers
v0x562b8cdf8910_0 .net "a", 0 0, L_0x562b8d27afe0;  alias, 1 drivers
v0x562b8cdf89b0_0 .net "b", 0 0, L_0x562b8d27a210;  alias, 1 drivers
v0x562b8cdf8a50_0 .net "cout", 0 0, L_0x562b8d27a4e0;  alias, 1 drivers
S_0x562b8cdf8ff0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdf7e20;
 .timescale 0 0;
P_0x562b8c0f33f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdf9180 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdf8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27ab90 .functor OR 1, L_0x562b8d27a9b0, L_0x562b8d27ab20, C4<0>, C4<0>;
v0x562b8cdf9b30_0 .net "S", 0 0, L_0x562b8d27aa20;  1 drivers
v0x562b8cdf9bd0_0 .net "a", 0 0, L_0x562b8d27ac50;  1 drivers
v0x562b8cdf9c70_0 .net "b", 0 0, L_0x562b8d27ae10;  1 drivers
v0x562b8cdf9d10_0 .net "cin", 0 0, L_0x562b8d27a5e0;  alias, 1 drivers
v0x562b8cdf9db0_0 .net "cout", 0 0, L_0x562b8d27ab90;  alias, 1 drivers
v0x562b8cdf9e50_0 .net "cout1", 0 0, L_0x562b8d27a9b0;  1 drivers
v0x562b8cdf9ef0_0 .net "cout2", 0 0, L_0x562b8d27ab20;  1 drivers
v0x562b8cdf9f90_0 .net "s1", 0 0, L_0x562b8d27a940;  1 drivers
S_0x562b8cdf9310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdf9180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27a940 .functor XOR 1, L_0x562b8d27ac50, L_0x562b8d27ae10, C4<0>, C4<0>;
L_0x562b8d27a9b0 .functor AND 1, L_0x562b8d27ac50, L_0x562b8d27ae10, C4<1>, C4<1>;
v0x562b8cdf94a0_0 .net "S", 0 0, L_0x562b8d27a940;  alias, 1 drivers
v0x562b8cdf9540_0 .net "a", 0 0, L_0x562b8d27ac50;  alias, 1 drivers
v0x562b8cdf95e0_0 .net "b", 0 0, L_0x562b8d27ae10;  alias, 1 drivers
v0x562b8cdf9680_0 .net "cout", 0 0, L_0x562b8d27a9b0;  alias, 1 drivers
S_0x562b8cdf9720 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdf9180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27aa20 .functor XOR 1, L_0x562b8d27a5e0, L_0x562b8d27a940, C4<0>, C4<0>;
L_0x562b8d27ab20 .functor AND 1, L_0x562b8d27a5e0, L_0x562b8d27a940, C4<1>, C4<1>;
v0x562b8cdf98b0_0 .net "S", 0 0, L_0x562b8d27aa20;  alias, 1 drivers
v0x562b8cdf9950_0 .net "a", 0 0, L_0x562b8d27a5e0;  alias, 1 drivers
v0x562b8cdf99f0_0 .net "b", 0 0, L_0x562b8d27a940;  alias, 1 drivers
v0x562b8cdf9a90_0 .net "cout", 0 0, L_0x562b8d27ab20;  alias, 1 drivers
S_0x562b8cdfa670 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cde7520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c021620 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d2813d0 .functor BUFZ 1, L_0x562b8d27f450, C4<0>, C4<0>, C4<0>;
L_0x562b8d281510 .functor BUFZ 1, L_0x562b8d280ef0, C4<0>, C4<0>, C4<0>;
v0x562b8cdfe900_0 .net "S", 3 0, L_0x562b8d2812a0;  alias, 1 drivers
v0x562b8cdfe9a0_0 .net "a", 3 0, L_0x562b8d27f320;  alias, 1 drivers
v0x562b8cdfea40_0 .net "b", 3 0, L_0x562b8d27d380;  alias, 1 drivers
v0x562b8cdfeae0 .array "carry", 0 4;
v0x562b8cdfeae0_0 .net v0x562b8cdfeae0 0, 0 0, L_0x562b8d2813d0; 1 drivers
v0x562b8cdfeae0_1 .net v0x562b8cdfeae0 1, 0 0, L_0x562b8d27f970; 1 drivers
v0x562b8cdfeae0_2 .net v0x562b8cdfeae0 2, 0 0, L_0x562b8d2800d0; 1 drivers
v0x562b8cdfeae0_3 .net v0x562b8cdfeae0 3, 0 0, L_0x562b8d2807f0; 1 drivers
v0x562b8cdfeae0_4 .net v0x562b8cdfeae0 4, 0 0, L_0x562b8d280ef0; 1 drivers
v0x562b8cdfeb80_0 .net "cin", 0 0, L_0x562b8d27f450;  alias, 1 drivers
v0x562b8cdfec20_0 .net "cout", 0 0, L_0x562b8d281510;  alias, 1 drivers
L_0x562b8d27fab0 .part L_0x562b8d27f320, 0, 1;
L_0x562b8d27fc90 .part L_0x562b8d27d380, 0, 1;
L_0x562b8d280210 .part L_0x562b8d27f320, 1, 1;
L_0x562b8d280340 .part L_0x562b8d27d380, 1, 1;
L_0x562b8d280930 .part L_0x562b8d27f320, 2, 1;
L_0x562b8d280a60 .part L_0x562b8d27d380, 2, 1;
L_0x562b8d280ff0 .part L_0x562b8d27f320, 3, 1;
L_0x562b8d281120 .part L_0x562b8d27d380, 3, 1;
L_0x562b8d2812a0 .concat8 [ 1 1 1 1], L_0x562b8d27f6c0, L_0x562b8d27ff00, L_0x562b8d280620, L_0x562b8d280cd0;
S_0x562b8cdfa800 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdfa670;
 .timescale 0 0;
P_0x562b8bfd9460 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cdfa990 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdfa800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d27f970 .functor OR 1, L_0x562b8d27f5e0, L_0x562b8d27f850, C4<0>, C4<0>;
v0x562b8cdfb340_0 .net "S", 0 0, L_0x562b8d27f6c0;  1 drivers
v0x562b8cdfb3e0_0 .net "a", 0 0, L_0x562b8d27fab0;  1 drivers
v0x562b8cdfb480_0 .net "b", 0 0, L_0x562b8d27fc90;  1 drivers
v0x562b8cdfb520_0 .net "cin", 0 0, L_0x562b8d2813d0;  alias, 1 drivers
v0x562b8cdfb5c0_0 .net "cout", 0 0, L_0x562b8d27f970;  alias, 1 drivers
v0x562b8cdfb660_0 .net "cout1", 0 0, L_0x562b8d27f5e0;  1 drivers
v0x562b8cdfb700_0 .net "cout2", 0 0, L_0x562b8d27f850;  1 drivers
v0x562b8cdfb7a0_0 .net "s1", 0 0, L_0x562b8d27f4e0;  1 drivers
S_0x562b8cdfab20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdfa990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27f4e0 .functor XOR 1, L_0x562b8d27fab0, L_0x562b8d27fc90, C4<0>, C4<0>;
L_0x562b8d27f5e0 .functor AND 1, L_0x562b8d27fab0, L_0x562b8d27fc90, C4<1>, C4<1>;
v0x562b8cdfacb0_0 .net "S", 0 0, L_0x562b8d27f4e0;  alias, 1 drivers
v0x562b8cdfad50_0 .net "a", 0 0, L_0x562b8d27fab0;  alias, 1 drivers
v0x562b8cdfadf0_0 .net "b", 0 0, L_0x562b8d27fc90;  alias, 1 drivers
v0x562b8cdfae90_0 .net "cout", 0 0, L_0x562b8d27f5e0;  alias, 1 drivers
S_0x562b8cdfaf30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdfa990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27f6c0 .functor XOR 1, L_0x562b8d2813d0, L_0x562b8d27f4e0, C4<0>, C4<0>;
L_0x562b8d27f850 .functor AND 1, L_0x562b8d2813d0, L_0x562b8d27f4e0, C4<1>, C4<1>;
v0x562b8cdfb0c0_0 .net "S", 0 0, L_0x562b8d27f6c0;  alias, 1 drivers
v0x562b8cdfb160_0 .net "a", 0 0, L_0x562b8d2813d0;  alias, 1 drivers
v0x562b8cdfb200_0 .net "b", 0 0, L_0x562b8d27f4e0;  alias, 1 drivers
v0x562b8cdfb2a0_0 .net "cout", 0 0, L_0x562b8d27f850;  alias, 1 drivers
S_0x562b8cdfb840 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdfa670;
 .timescale 0 0;
P_0x562b8c7e0d10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cdfb9d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdfb840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2800d0 .functor OR 1, L_0x562b8d27fe70, L_0x562b8d280040, C4<0>, C4<0>;
v0x562b8cdfc380_0 .net "S", 0 0, L_0x562b8d27ff00;  1 drivers
v0x562b8cdfc420_0 .net "a", 0 0, L_0x562b8d280210;  1 drivers
v0x562b8cdfc4c0_0 .net "b", 0 0, L_0x562b8d280340;  1 drivers
v0x562b8cdfc560_0 .net "cin", 0 0, L_0x562b8d27f970;  alias, 1 drivers
v0x562b8cdfc600_0 .net "cout", 0 0, L_0x562b8d2800d0;  alias, 1 drivers
v0x562b8cdfc6a0_0 .net "cout1", 0 0, L_0x562b8d27fe70;  1 drivers
v0x562b8cdfc740_0 .net "cout2", 0 0, L_0x562b8d280040;  1 drivers
v0x562b8cdfc7e0_0 .net "s1", 0 0, L_0x562b8d27fdc0;  1 drivers
S_0x562b8cdfbb60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdfb9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27fdc0 .functor XOR 1, L_0x562b8d280210, L_0x562b8d280340, C4<0>, C4<0>;
L_0x562b8d27fe70 .functor AND 1, L_0x562b8d280210, L_0x562b8d280340, C4<1>, C4<1>;
v0x562b8cdfbcf0_0 .net "S", 0 0, L_0x562b8d27fdc0;  alias, 1 drivers
v0x562b8cdfbd90_0 .net "a", 0 0, L_0x562b8d280210;  alias, 1 drivers
v0x562b8cdfbe30_0 .net "b", 0 0, L_0x562b8d280340;  alias, 1 drivers
v0x562b8cdfbed0_0 .net "cout", 0 0, L_0x562b8d27fe70;  alias, 1 drivers
S_0x562b8cdfbf70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdfb9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d27ff00 .functor XOR 1, L_0x562b8d27f970, L_0x562b8d27fdc0, C4<0>, C4<0>;
L_0x562b8d280040 .functor AND 1, L_0x562b8d27f970, L_0x562b8d27fdc0, C4<1>, C4<1>;
v0x562b8cdfc100_0 .net "S", 0 0, L_0x562b8d27ff00;  alias, 1 drivers
v0x562b8cdfc1a0_0 .net "a", 0 0, L_0x562b8d27f970;  alias, 1 drivers
v0x562b8cdfc240_0 .net "b", 0 0, L_0x562b8d27fdc0;  alias, 1 drivers
v0x562b8cdfc2e0_0 .net "cout", 0 0, L_0x562b8d280040;  alias, 1 drivers
S_0x562b8cdfc880 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cdfa670;
 .timescale 0 0;
P_0x562b8c952230 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cdfca10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdfc880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2807f0 .functor OR 1, L_0x562b8d280590, L_0x562b8d280760, C4<0>, C4<0>;
v0x562b8cdfd3c0_0 .net "S", 0 0, L_0x562b8d280620;  1 drivers
v0x562b8cdfd460_0 .net "a", 0 0, L_0x562b8d280930;  1 drivers
v0x562b8cdfd500_0 .net "b", 0 0, L_0x562b8d280a60;  1 drivers
v0x562b8cdfd5a0_0 .net "cin", 0 0, L_0x562b8d2800d0;  alias, 1 drivers
v0x562b8cdfd640_0 .net "cout", 0 0, L_0x562b8d2807f0;  alias, 1 drivers
v0x562b8cdfd6e0_0 .net "cout1", 0 0, L_0x562b8d280590;  1 drivers
v0x562b8cdfd780_0 .net "cout2", 0 0, L_0x562b8d280760;  1 drivers
v0x562b8cdfd820_0 .net "s1", 0 0, L_0x562b8d280500;  1 drivers
S_0x562b8cdfcba0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d280500 .functor XOR 1, L_0x562b8d280930, L_0x562b8d280a60, C4<0>, C4<0>;
L_0x562b8d280590 .functor AND 1, L_0x562b8d280930, L_0x562b8d280a60, C4<1>, C4<1>;
v0x562b8cdfcd30_0 .net "S", 0 0, L_0x562b8d280500;  alias, 1 drivers
v0x562b8cdfcdd0_0 .net "a", 0 0, L_0x562b8d280930;  alias, 1 drivers
v0x562b8cdfce70_0 .net "b", 0 0, L_0x562b8d280a60;  alias, 1 drivers
v0x562b8cdfcf10_0 .net "cout", 0 0, L_0x562b8d280590;  alias, 1 drivers
S_0x562b8cdfcfb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdfca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d280620 .functor XOR 1, L_0x562b8d2800d0, L_0x562b8d280500, C4<0>, C4<0>;
L_0x562b8d280760 .functor AND 1, L_0x562b8d2800d0, L_0x562b8d280500, C4<1>, C4<1>;
v0x562b8cdfd140_0 .net "S", 0 0, L_0x562b8d280620;  alias, 1 drivers
v0x562b8cdfd1e0_0 .net "a", 0 0, L_0x562b8d2800d0;  alias, 1 drivers
v0x562b8cdfd280_0 .net "b", 0 0, L_0x562b8d280500;  alias, 1 drivers
v0x562b8cdfd320_0 .net "cout", 0 0, L_0x562b8d280760;  alias, 1 drivers
S_0x562b8cdfd8c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cdfa670;
 .timescale 0 0;
P_0x562b8cd31c10 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cdfda50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cdfd8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d280ef0 .functor OR 1, L_0x562b8d280c40, L_0x562b8d280e60, C4<0>, C4<0>;
v0x562b8cdfe400_0 .net "S", 0 0, L_0x562b8d280cd0;  1 drivers
v0x562b8cdfe4a0_0 .net "a", 0 0, L_0x562b8d280ff0;  1 drivers
v0x562b8cdfe540_0 .net "b", 0 0, L_0x562b8d281120;  1 drivers
v0x562b8cdfe5e0_0 .net "cin", 0 0, L_0x562b8d2807f0;  alias, 1 drivers
v0x562b8cdfe680_0 .net "cout", 0 0, L_0x562b8d280ef0;  alias, 1 drivers
v0x562b8cdfe720_0 .net "cout1", 0 0, L_0x562b8d280c40;  1 drivers
v0x562b8cdfe7c0_0 .net "cout2", 0 0, L_0x562b8d280e60;  1 drivers
v0x562b8cdfe860_0 .net "s1", 0 0, L_0x562b8d280b90;  1 drivers
S_0x562b8cdfdbe0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cdfda50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d280b90 .functor XOR 1, L_0x562b8d280ff0, L_0x562b8d281120, C4<0>, C4<0>;
L_0x562b8d280c40 .functor AND 1, L_0x562b8d280ff0, L_0x562b8d281120, C4<1>, C4<1>;
v0x562b8cdfdd70_0 .net "S", 0 0, L_0x562b8d280b90;  alias, 1 drivers
v0x562b8cdfde10_0 .net "a", 0 0, L_0x562b8d280ff0;  alias, 1 drivers
v0x562b8cdfdeb0_0 .net "b", 0 0, L_0x562b8d281120;  alias, 1 drivers
v0x562b8cdfdf50_0 .net "cout", 0 0, L_0x562b8d280c40;  alias, 1 drivers
S_0x562b8cdfdff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cdfda50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d280cd0 .functor XOR 1, L_0x562b8d2807f0, L_0x562b8d280b90, C4<0>, C4<0>;
L_0x562b8d280e60 .functor AND 1, L_0x562b8d2807f0, L_0x562b8d280b90, C4<1>, C4<1>;
v0x562b8cdfe180_0 .net "S", 0 0, L_0x562b8d280cd0;  alias, 1 drivers
v0x562b8cdfe220_0 .net "a", 0 0, L_0x562b8d2807f0;  alias, 1 drivers
v0x562b8cdfe2c0_0 .net "b", 0 0, L_0x562b8d280b90;  alias, 1 drivers
v0x562b8cdfe360_0 .net "cout", 0 0, L_0x562b8d280e60;  alias, 1 drivers
S_0x562b8cdffff0 .scope module, "ins4" "rca_Nbit" 3 111, 3 18 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cc16090 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e2eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8c640190 .functor BUFZ 1, L_0x7f38f70e2eb0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2853e0 .functor BUFZ 1, L_0x562b8c66f0f0, C4<0>, C4<0>, C4<0>;
v0x562b8ce04280_0 .net "S", 3 0, L_0x562b8d285340;  alias, 1 drivers
v0x562b8ce04320_0 .net "a", 3 0, L_0x562b8d272240;  alias, 1 drivers
v0x562b8ce043c0_0 .net "b", 3 0, L_0x562b8d268aa0;  alias, 1 drivers
v0x562b8ce04460 .array "carry", 0 4;
v0x562b8ce04460_0 .net v0x562b8ce04460 0, 0 0, L_0x562b8c640190; 1 drivers
v0x562b8ce04460_1 .net v0x562b8ce04460 1, 0 0, L_0x562b8d283cc0; 1 drivers
v0x562b8ce04460_2 .net v0x562b8ce04460 2, 0 0, L_0x562b8d284390; 1 drivers
v0x562b8ce04460_3 .net v0x562b8ce04460 3, 0 0, L_0x562b8d284a70; 1 drivers
v0x562b8ce04460_4 .net v0x562b8ce04460 4, 0 0, L_0x562b8c66f0f0; 1 drivers
v0x562b8ce04500_0 .net "cin", 0 0, L_0x7f38f70e2eb0;  1 drivers
v0x562b8ce045a0_0 .net "cout", 0 0, L_0x562b8d2853e0;  alias, 1 drivers
L_0x562b8d283e00 .part L_0x562b8d272240, 0, 1;
L_0x562b8d283f50 .part L_0x562b8d268aa0, 0, 1;
L_0x562b8d2844d0 .part L_0x562b8d272240, 1, 1;
L_0x562b8d284600 .part L_0x562b8d268aa0, 1, 1;
L_0x562b8d284bb0 .part L_0x562b8d272240, 2, 1;
L_0x562b8d284ce0 .part L_0x562b8d268aa0, 2, 1;
L_0x562b8d284fe0 .part L_0x562b8d272240, 3, 1;
L_0x562b8d285190 .part L_0x562b8d268aa0, 3, 1;
L_0x562b8d285340 .concat8 [ 1 1 1 1], L_0x562b8d283a10, L_0x562b8d2841c0, L_0x562b8d284850, L_0x562b8d284f50;
S_0x562b8ce00180 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cdffff0;
 .timescale 0 0;
P_0x562b8cbac8e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce00310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce00180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d283cc0 .functor OR 1, L_0x562b8d283930, L_0x562b8d283ba0, C4<0>, C4<0>;
v0x562b8ce00cc0_0 .net "S", 0 0, L_0x562b8d283a10;  1 drivers
v0x562b8ce00d60_0 .net "a", 0 0, L_0x562b8d283e00;  1 drivers
v0x562b8ce00e00_0 .net "b", 0 0, L_0x562b8d283f50;  1 drivers
v0x562b8ce00ea0_0 .net "cin", 0 0, L_0x562b8c640190;  alias, 1 drivers
v0x562b8ce00f40_0 .net "cout", 0 0, L_0x562b8d283cc0;  alias, 1 drivers
v0x562b8ce00fe0_0 .net "cout1", 0 0, L_0x562b8d283930;  1 drivers
v0x562b8ce01080_0 .net "cout2", 0 0, L_0x562b8d283ba0;  1 drivers
v0x562b8ce01120_0 .net "s1", 0 0, L_0x562b8d283830;  1 drivers
S_0x562b8ce004a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce00310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d283830 .functor XOR 1, L_0x562b8d283e00, L_0x562b8d283f50, C4<0>, C4<0>;
L_0x562b8d283930 .functor AND 1, L_0x562b8d283e00, L_0x562b8d283f50, C4<1>, C4<1>;
v0x562b8ce00630_0 .net "S", 0 0, L_0x562b8d283830;  alias, 1 drivers
v0x562b8ce006d0_0 .net "a", 0 0, L_0x562b8d283e00;  alias, 1 drivers
v0x562b8ce00770_0 .net "b", 0 0, L_0x562b8d283f50;  alias, 1 drivers
v0x562b8ce00810_0 .net "cout", 0 0, L_0x562b8d283930;  alias, 1 drivers
S_0x562b8ce008b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce00310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d283a10 .functor XOR 1, L_0x562b8c640190, L_0x562b8d283830, C4<0>, C4<0>;
L_0x562b8d283ba0 .functor AND 1, L_0x562b8c640190, L_0x562b8d283830, C4<1>, C4<1>;
v0x562b8ce00a40_0 .net "S", 0 0, L_0x562b8d283a10;  alias, 1 drivers
v0x562b8ce00ae0_0 .net "a", 0 0, L_0x562b8c640190;  alias, 1 drivers
v0x562b8ce00b80_0 .net "b", 0 0, L_0x562b8d283830;  alias, 1 drivers
v0x562b8ce00c20_0 .net "cout", 0 0, L_0x562b8d283ba0;  alias, 1 drivers
S_0x562b8ce011c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cdffff0;
 .timescale 0 0;
P_0x562b8cb75e50 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce01350 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce011c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d284390 .functor OR 1, L_0x562b8d284130, L_0x562b8d284300, C4<0>, C4<0>;
v0x562b8ce01d00_0 .net "S", 0 0, L_0x562b8d2841c0;  1 drivers
v0x562b8ce01da0_0 .net "a", 0 0, L_0x562b8d2844d0;  1 drivers
v0x562b8ce01e40_0 .net "b", 0 0, L_0x562b8d284600;  1 drivers
v0x562b8ce01ee0_0 .net "cin", 0 0, L_0x562b8d283cc0;  alias, 1 drivers
v0x562b8ce01f80_0 .net "cout", 0 0, L_0x562b8d284390;  alias, 1 drivers
v0x562b8ce02020_0 .net "cout1", 0 0, L_0x562b8d284130;  1 drivers
v0x562b8ce020c0_0 .net "cout2", 0 0, L_0x562b8d284300;  1 drivers
v0x562b8ce02160_0 .net "s1", 0 0, L_0x562b8d284080;  1 drivers
S_0x562b8ce014e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce01350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d284080 .functor XOR 1, L_0x562b8d2844d0, L_0x562b8d284600, C4<0>, C4<0>;
L_0x562b8d284130 .functor AND 1, L_0x562b8d2844d0, L_0x562b8d284600, C4<1>, C4<1>;
v0x562b8ce01670_0 .net "S", 0 0, L_0x562b8d284080;  alias, 1 drivers
v0x562b8ce01710_0 .net "a", 0 0, L_0x562b8d2844d0;  alias, 1 drivers
v0x562b8ce017b0_0 .net "b", 0 0, L_0x562b8d284600;  alias, 1 drivers
v0x562b8ce01850_0 .net "cout", 0 0, L_0x562b8d284130;  alias, 1 drivers
S_0x562b8ce018f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce01350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2841c0 .functor XOR 1, L_0x562b8d283cc0, L_0x562b8d284080, C4<0>, C4<0>;
L_0x562b8d284300 .functor AND 1, L_0x562b8d283cc0, L_0x562b8d284080, C4<1>, C4<1>;
v0x562b8ce01a80_0 .net "S", 0 0, L_0x562b8d2841c0;  alias, 1 drivers
v0x562b8ce01b20_0 .net "a", 0 0, L_0x562b8d283cc0;  alias, 1 drivers
v0x562b8ce01bc0_0 .net "b", 0 0, L_0x562b8d284080;  alias, 1 drivers
v0x562b8ce01c60_0 .net "cout", 0 0, L_0x562b8d284300;  alias, 1 drivers
S_0x562b8ce02200 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cdffff0;
 .timescale 0 0;
P_0x562b8cb56270 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ce02390 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce02200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d284a70 .functor OR 1, L_0x562b8d2847c0, L_0x562b8d2849e0, C4<0>, C4<0>;
v0x562b8ce02d40_0 .net "S", 0 0, L_0x562b8d284850;  1 drivers
v0x562b8ce02de0_0 .net "a", 0 0, L_0x562b8d284bb0;  1 drivers
v0x562b8ce02e80_0 .net "b", 0 0, L_0x562b8d284ce0;  1 drivers
v0x562b8ce02f20_0 .net "cin", 0 0, L_0x562b8d284390;  alias, 1 drivers
v0x562b8ce02fc0_0 .net "cout", 0 0, L_0x562b8d284a70;  alias, 1 drivers
v0x562b8ce03060_0 .net "cout1", 0 0, L_0x562b8d2847c0;  1 drivers
v0x562b8ce03100_0 .net "cout2", 0 0, L_0x562b8d2849e0;  1 drivers
v0x562b8ce031a0_0 .net "s1", 0 0, L_0x562b8d284730;  1 drivers
S_0x562b8ce02520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce02390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d284730 .functor XOR 1, L_0x562b8d284bb0, L_0x562b8d284ce0, C4<0>, C4<0>;
L_0x562b8d2847c0 .functor AND 1, L_0x562b8d284bb0, L_0x562b8d284ce0, C4<1>, C4<1>;
v0x562b8ce026b0_0 .net "S", 0 0, L_0x562b8d284730;  alias, 1 drivers
v0x562b8ce02750_0 .net "a", 0 0, L_0x562b8d284bb0;  alias, 1 drivers
v0x562b8ce027f0_0 .net "b", 0 0, L_0x562b8d284ce0;  alias, 1 drivers
v0x562b8ce02890_0 .net "cout", 0 0, L_0x562b8d2847c0;  alias, 1 drivers
S_0x562b8ce02930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce02390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d284850 .functor XOR 1, L_0x562b8d284390, L_0x562b8d284730, C4<0>, C4<0>;
L_0x562b8d2849e0 .functor AND 1, L_0x562b8d284390, L_0x562b8d284730, C4<1>, C4<1>;
v0x562b8ce02ac0_0 .net "S", 0 0, L_0x562b8d284850;  alias, 1 drivers
v0x562b8ce02b60_0 .net "a", 0 0, L_0x562b8d284390;  alias, 1 drivers
v0x562b8ce02c00_0 .net "b", 0 0, L_0x562b8d284730;  alias, 1 drivers
v0x562b8ce02ca0_0 .net "cout", 0 0, L_0x562b8d2849e0;  alias, 1 drivers
S_0x562b8ce03240 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cdffff0;
 .timescale 0 0;
P_0x562b8cb1f200 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ce033d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce03240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8c66f0f0 .functor OR 1, L_0x562b8d284ec0, L_0x562b8c5f9120, C4<0>, C4<0>;
v0x562b8ce03d80_0 .net "S", 0 0, L_0x562b8d284f50;  1 drivers
v0x562b8ce03e20_0 .net "a", 0 0, L_0x562b8d284fe0;  1 drivers
v0x562b8ce03ec0_0 .net "b", 0 0, L_0x562b8d285190;  1 drivers
v0x562b8ce03f60_0 .net "cin", 0 0, L_0x562b8d284a70;  alias, 1 drivers
v0x562b8ce04000_0 .net "cout", 0 0, L_0x562b8c66f0f0;  alias, 1 drivers
v0x562b8ce040a0_0 .net "cout1", 0 0, L_0x562b8d284ec0;  1 drivers
v0x562b8ce04140_0 .net "cout2", 0 0, L_0x562b8c5f9120;  1 drivers
v0x562b8ce041e0_0 .net "s1", 0 0, L_0x562b8d284e10;  1 drivers
S_0x562b8ce03560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce033d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d284e10 .functor XOR 1, L_0x562b8d284fe0, L_0x562b8d285190, C4<0>, C4<0>;
L_0x562b8d284ec0 .functor AND 1, L_0x562b8d284fe0, L_0x562b8d285190, C4<1>, C4<1>;
v0x562b8ce036f0_0 .net "S", 0 0, L_0x562b8d284e10;  alias, 1 drivers
v0x562b8ce03790_0 .net "a", 0 0, L_0x562b8d284fe0;  alias, 1 drivers
v0x562b8ce03830_0 .net "b", 0 0, L_0x562b8d285190;  alias, 1 drivers
v0x562b8ce038d0_0 .net "cout", 0 0, L_0x562b8d284ec0;  alias, 1 drivers
S_0x562b8ce03970 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce033d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d284f50 .functor XOR 1, L_0x562b8d284a70, L_0x562b8d284e10, C4<0>, C4<0>;
L_0x562b8c5f9120 .functor AND 1, L_0x562b8d284a70, L_0x562b8d284e10, C4<1>, C4<1>;
v0x562b8ce03b00_0 .net "S", 0 0, L_0x562b8d284f50;  alias, 1 drivers
v0x562b8ce03ba0_0 .net "a", 0 0, L_0x562b8d284a70;  alias, 1 drivers
v0x562b8ce03c40_0 .net "b", 0 0, L_0x562b8d284e10;  alias, 1 drivers
v0x562b8ce03ce0_0 .net "cout", 0 0, L_0x562b8c5f9120;  alias, 1 drivers
S_0x562b8ce04640 .scope module, "ins5" "rca_Nbit" 3 112, 3 18 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ca936e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d286970 .functor BUFZ 1, L_0x562b8d2853e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d286a70 .functor BUFZ 1, L_0x562b8d286600, C4<0>, C4<0>, C4<0>;
v0x562b8ce088d0_0 .net "S", 3 0, L_0x562b8d2868d0;  alias, 1 drivers
v0x562b8ce08970_0 .net "a", 3 0, L_0x562b8d285340;  alias, 1 drivers
v0x562b8ce08a10_0 .net "b", 3 0, L_0x562b8d283690;  alias, 1 drivers
v0x562b8ce08ab0 .array "carry", 0 4;
v0x562b8ce08ab0_0 .net v0x562b8ce08ab0 0, 0 0, L_0x562b8d286970; 1 drivers
v0x562b8ce08ab0_1 .net v0x562b8ce08ab0 1, 0 0, L_0x562b8d285610; 1 drivers
v0x562b8ce08ab0_2 .net v0x562b8ce08ab0 2, 0 0, L_0x562b8d285a10; 1 drivers
v0x562b8ce08ab0_3 .net v0x562b8ce08ab0 3, 0 0, L_0x562b8d286050; 1 drivers
v0x562b8ce08ab0_4 .net v0x562b8ce08ab0 4, 0 0, L_0x562b8d286600; 1 drivers
v0x562b8ce08b50_0 .net "cin", 0 0, L_0x562b8d2853e0;  alias, 1 drivers
v0x562b8ce08bf0_0 .net "cout", 0 0, L_0x562b8d286a70;  alias, 1 drivers
L_0x562b8d285680 .part L_0x562b8d285340, 0, 1;
L_0x562b8d285720 .part L_0x562b8d283690, 0, 1;
L_0x562b8d285b10 .part L_0x562b8d285340, 1, 1;
L_0x562b8d285c40 .part L_0x562b8d283690, 1, 1;
L_0x562b8d286150 .part L_0x562b8d285340, 2, 1;
L_0x562b8d286280 .part L_0x562b8d283690, 2, 1;
L_0x562b8d286670 .part L_0x562b8d285340, 3, 1;
L_0x562b8d2867a0 .part L_0x562b8d283690, 3, 1;
L_0x562b8d2868d0 .concat8 [ 1 1 1 1], L_0x562b8d285530, L_0x562b8d2858a0, L_0x562b8d285ee0, L_0x562b8d286490;
S_0x562b8ce047d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce04640;
 .timescale 0 0;
P_0x562b8cab8f70 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce04960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce047d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d285610 .functor OR 1, L_0x562b8d2854c0, L_0x562b8d2855a0, C4<0>, C4<0>;
v0x562b8ce05310_0 .net "S", 0 0, L_0x562b8d285530;  1 drivers
v0x562b8ce053b0_0 .net "a", 0 0, L_0x562b8d285680;  1 drivers
v0x562b8ce05450_0 .net "b", 0 0, L_0x562b8d285720;  1 drivers
v0x562b8ce054f0_0 .net "cin", 0 0, L_0x562b8d286970;  alias, 1 drivers
v0x562b8ce05590_0 .net "cout", 0 0, L_0x562b8d285610;  alias, 1 drivers
v0x562b8ce05630_0 .net "cout1", 0 0, L_0x562b8d2854c0;  1 drivers
v0x562b8ce056d0_0 .net "cout2", 0 0, L_0x562b8d2855a0;  1 drivers
v0x562b8ce05770_0 .net "s1", 0 0, L_0x562b8d285450;  1 drivers
S_0x562b8ce04af0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce04960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d285450 .functor XOR 1, L_0x562b8d285680, L_0x562b8d285720, C4<0>, C4<0>;
L_0x562b8d2854c0 .functor AND 1, L_0x562b8d285680, L_0x562b8d285720, C4<1>, C4<1>;
v0x562b8ce04c80_0 .net "S", 0 0, L_0x562b8d285450;  alias, 1 drivers
v0x562b8ce04d20_0 .net "a", 0 0, L_0x562b8d285680;  alias, 1 drivers
v0x562b8ce04dc0_0 .net "b", 0 0, L_0x562b8d285720;  alias, 1 drivers
v0x562b8ce04e60_0 .net "cout", 0 0, L_0x562b8d2854c0;  alias, 1 drivers
S_0x562b8ce04f00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce04960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d285530 .functor XOR 1, L_0x562b8d286970, L_0x562b8d285450, C4<0>, C4<0>;
L_0x562b8d2855a0 .functor AND 1, L_0x562b8d286970, L_0x562b8d285450, C4<1>, C4<1>;
v0x562b8ce05090_0 .net "S", 0 0, L_0x562b8d285530;  alias, 1 drivers
v0x562b8ce05130_0 .net "a", 0 0, L_0x562b8d286970;  alias, 1 drivers
v0x562b8ce051d0_0 .net "b", 0 0, L_0x562b8d285450;  alias, 1 drivers
v0x562b8ce05270_0 .net "cout", 0 0, L_0x562b8d2855a0;  alias, 1 drivers
S_0x562b8ce05810 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce04640;
 .timescale 0 0;
P_0x562b8ca89800 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce059a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce05810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d285a10 .functor OR 1, L_0x562b8d285830, L_0x562b8d2859a0, C4<0>, C4<0>;
v0x562b8ce06350_0 .net "S", 0 0, L_0x562b8d2858a0;  1 drivers
v0x562b8ce063f0_0 .net "a", 0 0, L_0x562b8d285b10;  1 drivers
v0x562b8ce06490_0 .net "b", 0 0, L_0x562b8d285c40;  1 drivers
v0x562b8ce06530_0 .net "cin", 0 0, L_0x562b8d285610;  alias, 1 drivers
v0x562b8ce065d0_0 .net "cout", 0 0, L_0x562b8d285a10;  alias, 1 drivers
v0x562b8ce06670_0 .net "cout1", 0 0, L_0x562b8d285830;  1 drivers
v0x562b8ce06710_0 .net "cout2", 0 0, L_0x562b8d2859a0;  1 drivers
v0x562b8ce067b0_0 .net "s1", 0 0, L_0x562b8d2857c0;  1 drivers
S_0x562b8ce05b30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce059a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2857c0 .functor XOR 1, L_0x562b8d285b10, L_0x562b8d285c40, C4<0>, C4<0>;
L_0x562b8d285830 .functor AND 1, L_0x562b8d285b10, L_0x562b8d285c40, C4<1>, C4<1>;
v0x562b8ce05cc0_0 .net "S", 0 0, L_0x562b8d2857c0;  alias, 1 drivers
v0x562b8ce05d60_0 .net "a", 0 0, L_0x562b8d285b10;  alias, 1 drivers
v0x562b8ce05e00_0 .net "b", 0 0, L_0x562b8d285c40;  alias, 1 drivers
v0x562b8ce05ea0_0 .net "cout", 0 0, L_0x562b8d285830;  alias, 1 drivers
S_0x562b8ce05f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce059a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2858a0 .functor XOR 1, L_0x562b8d285610, L_0x562b8d2857c0, C4<0>, C4<0>;
L_0x562b8d2859a0 .functor AND 1, L_0x562b8d285610, L_0x562b8d2857c0, C4<1>, C4<1>;
v0x562b8ce060d0_0 .net "S", 0 0, L_0x562b8d2858a0;  alias, 1 drivers
v0x562b8ce06170_0 .net "a", 0 0, L_0x562b8d285610;  alias, 1 drivers
v0x562b8ce06210_0 .net "b", 0 0, L_0x562b8d2857c0;  alias, 1 drivers
v0x562b8ce062b0_0 .net "cout", 0 0, L_0x562b8d2859a0;  alias, 1 drivers
S_0x562b8ce06850 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ce04640;
 .timescale 0 0;
P_0x562b8ca30d90 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ce069e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce06850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d286050 .functor OR 1, L_0x562b8d285e70, L_0x562b8d285fe0, C4<0>, C4<0>;
v0x562b8ce07390_0 .net "S", 0 0, L_0x562b8d285ee0;  1 drivers
v0x562b8ce07430_0 .net "a", 0 0, L_0x562b8d286150;  1 drivers
v0x562b8ce074d0_0 .net "b", 0 0, L_0x562b8d286280;  1 drivers
v0x562b8ce07570_0 .net "cin", 0 0, L_0x562b8d285a10;  alias, 1 drivers
v0x562b8ce07610_0 .net "cout", 0 0, L_0x562b8d286050;  alias, 1 drivers
v0x562b8ce076b0_0 .net "cout1", 0 0, L_0x562b8d285e70;  1 drivers
v0x562b8ce07750_0 .net "cout2", 0 0, L_0x562b8d285fe0;  1 drivers
v0x562b8ce077f0_0 .net "s1", 0 0, L_0x562b8d285e00;  1 drivers
S_0x562b8ce06b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce069e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d285e00 .functor XOR 1, L_0x562b8d286150, L_0x562b8d286280, C4<0>, C4<0>;
L_0x562b8d285e70 .functor AND 1, L_0x562b8d286150, L_0x562b8d286280, C4<1>, C4<1>;
v0x562b8ce06d00_0 .net "S", 0 0, L_0x562b8d285e00;  alias, 1 drivers
v0x562b8ce06da0_0 .net "a", 0 0, L_0x562b8d286150;  alias, 1 drivers
v0x562b8ce06e40_0 .net "b", 0 0, L_0x562b8d286280;  alias, 1 drivers
v0x562b8ce06ee0_0 .net "cout", 0 0, L_0x562b8d285e70;  alias, 1 drivers
S_0x562b8ce06f80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce069e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d285ee0 .functor XOR 1, L_0x562b8d285a10, L_0x562b8d285e00, C4<0>, C4<0>;
L_0x562b8d285fe0 .functor AND 1, L_0x562b8d285a10, L_0x562b8d285e00, C4<1>, C4<1>;
v0x562b8ce07110_0 .net "S", 0 0, L_0x562b8d285ee0;  alias, 1 drivers
v0x562b8ce071b0_0 .net "a", 0 0, L_0x562b8d285a10;  alias, 1 drivers
v0x562b8ce07250_0 .net "b", 0 0, L_0x562b8d285e00;  alias, 1 drivers
v0x562b8ce072f0_0 .net "cout", 0 0, L_0x562b8d285fe0;  alias, 1 drivers
S_0x562b8ce07890 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ce04640;
 .timescale 0 0;
P_0x562b8c9e54f0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ce07a20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce07890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d286600 .functor OR 1, L_0x562b8d286420, L_0x562b8d286590, C4<0>, C4<0>;
v0x562b8ce083d0_0 .net "S", 0 0, L_0x562b8d286490;  1 drivers
v0x562b8ce08470_0 .net "a", 0 0, L_0x562b8d286670;  1 drivers
v0x562b8ce08510_0 .net "b", 0 0, L_0x562b8d2867a0;  1 drivers
v0x562b8ce085b0_0 .net "cin", 0 0, L_0x562b8d286050;  alias, 1 drivers
v0x562b8ce08650_0 .net "cout", 0 0, L_0x562b8d286600;  alias, 1 drivers
v0x562b8ce086f0_0 .net "cout1", 0 0, L_0x562b8d286420;  1 drivers
v0x562b8ce08790_0 .net "cout2", 0 0, L_0x562b8d286590;  1 drivers
v0x562b8ce08830_0 .net "s1", 0 0, L_0x562b8d2863b0;  1 drivers
S_0x562b8ce07bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce07a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2863b0 .functor XOR 1, L_0x562b8d286670, L_0x562b8d2867a0, C4<0>, C4<0>;
L_0x562b8d286420 .functor AND 1, L_0x562b8d286670, L_0x562b8d2867a0, C4<1>, C4<1>;
v0x562b8ce07d40_0 .net "S", 0 0, L_0x562b8d2863b0;  alias, 1 drivers
v0x562b8ce07de0_0 .net "a", 0 0, L_0x562b8d286670;  alias, 1 drivers
v0x562b8ce07e80_0 .net "b", 0 0, L_0x562b8d2867a0;  alias, 1 drivers
v0x562b8ce07f20_0 .net "cout", 0 0, L_0x562b8d286420;  alias, 1 drivers
S_0x562b8ce07fc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce07a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d286490 .functor XOR 1, L_0x562b8d286050, L_0x562b8d2863b0, C4<0>, C4<0>;
L_0x562b8d286590 .functor AND 1, L_0x562b8d286050, L_0x562b8d2863b0, C4<1>, C4<1>;
v0x562b8ce08150_0 .net "S", 0 0, L_0x562b8d286490;  alias, 1 drivers
v0x562b8ce081f0_0 .net "a", 0 0, L_0x562b8d286050;  alias, 1 drivers
v0x562b8ce08290_0 .net "b", 0 0, L_0x562b8d2863b0;  alias, 1 drivers
v0x562b8ce08330_0 .net "cout", 0 0, L_0x562b8d286590;  alias, 1 drivers
S_0x562b8ce08c90 .scope module, "ins6" "rca_Nbit" 3 116, 3 18 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c954040 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e3018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d289e80 .functor BUFZ 1, L_0x7f38f70e3018, C4<0>, C4<0>, C4<0>;
L_0x562b8d289ef0 .functor BUFZ 1, L_0x562b8d289a80, C4<0>, C4<0>, C4<0>;
v0x562b8ce11020_0 .net "S", 7 0, L_0x562b8d289de0;  alias, 1 drivers
v0x562b8ce110c0_0 .net "a", 7 0, L_0x562b8d286ae0;  alias, 1 drivers
v0x562b8ce11160_0 .net "b", 7 0, L_0x562b8d286b80;  alias, 1 drivers
v0x562b8ce11200 .array "carry", 0 8;
v0x562b8ce11200_0 .net v0x562b8ce11200 0, 0 0, L_0x562b8d289e80; 1 drivers
v0x562b8ce11200_1 .net v0x562b8ce11200 1, 0 0, L_0x562b8d287010; 1 drivers
v0x562b8ce11200_2 .net v0x562b8ce11200 2, 0 0, L_0x562b8d2875c0; 1 drivers
v0x562b8ce11200_3 .net v0x562b8ce11200 3, 0 0, L_0x562b8d287c90; 1 drivers
v0x562b8ce11200_4 .net v0x562b8ce11200 4, 0 0, L_0x562b8d288240; 1 drivers
v0x562b8ce11200_5 .net v0x562b8ce11200 5, 0 0, L_0x562b8d2887f0; 1 drivers
v0x562b8ce11200_6 .net v0x562b8ce11200 6, 0 0, L_0x562b8d288da0; 1 drivers
v0x562b8ce11200_7 .net v0x562b8ce11200 7, 0 0, L_0x562b8d2894c0; 1 drivers
v0x562b8ce11200_8 .net v0x562b8ce11200 8, 0 0, L_0x562b8d289a80; 1 drivers
v0x562b8ce112a0_0 .net "cin", 0 0, L_0x7f38f70e3018;  1 drivers
v0x562b8ce11340_0 .net "cout", 0 0, L_0x562b8d289ef0;  alias, 1 drivers
L_0x562b8d287110 .part L_0x562b8d286ae0, 0, 1;
L_0x562b8d287240 .part L_0x562b8d286b80, 0, 1;
L_0x562b8d2876c0 .part L_0x562b8d286ae0, 1, 1;
L_0x562b8d287880 .part L_0x562b8d286b80, 1, 1;
L_0x562b8d287d90 .part L_0x562b8d286ae0, 2, 1;
L_0x562b8d287ec0 .part L_0x562b8d286b80, 2, 1;
L_0x562b8d288340 .part L_0x562b8d286ae0, 3, 1;
L_0x562b8d288470 .part L_0x562b8d286b80, 3, 1;
L_0x562b8d2888f0 .part L_0x562b8d286ae0, 4, 1;
L_0x562b8d288a20 .part L_0x562b8d286b80, 4, 1;
L_0x562b8d288ea0 .part L_0x562b8d286ae0, 5, 1;
L_0x562b8d2890e0 .part L_0x562b8d286b80, 5, 1;
L_0x562b8d2895c0 .part L_0x562b8d286ae0, 6, 1;
L_0x562b8d2896f0 .part L_0x562b8d286b80, 6, 1;
L_0x562b8d289af0 .part L_0x562b8d286ae0, 7, 1;
L_0x562b8d289c20 .part L_0x562b8d286b80, 7, 1;
LS_0x562b8d289de0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d286e10, L_0x562b8d287450, L_0x562b8d287b20, L_0x562b8d2880d0;
LS_0x562b8d289de0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d288680, L_0x562b8d288c30, L_0x562b8d2893e0, L_0x562b8d289910;
L_0x562b8d289de0 .concat8 [ 4 4 0 0], LS_0x562b8d289de0_0_0, LS_0x562b8d289de0_0_4;
S_0x562b8ce08e20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce08c90;
 .timescale 0 0;
P_0x562b8c95ea00 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce08fb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce08e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d287010 .functor OR 1, L_0x562b8d286da0, L_0x562b8d286f10, C4<0>, C4<0>;
v0x562b8ce09960_0 .net "S", 0 0, L_0x562b8d286e10;  1 drivers
v0x562b8ce09a00_0 .net "a", 0 0, L_0x562b8d287110;  1 drivers
v0x562b8ce09aa0_0 .net "b", 0 0, L_0x562b8d287240;  1 drivers
v0x562b8ce09b40_0 .net "cin", 0 0, L_0x562b8d289e80;  alias, 1 drivers
v0x562b8ce09be0_0 .net "cout", 0 0, L_0x562b8d287010;  alias, 1 drivers
v0x562b8ce09c80_0 .net "cout1", 0 0, L_0x562b8d286da0;  1 drivers
v0x562b8ce09d20_0 .net "cout2", 0 0, L_0x562b8d286f10;  1 drivers
v0x562b8ce09dc0_0 .net "s1", 0 0, L_0x562b8d286d30;  1 drivers
S_0x562b8ce09140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce08fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d286d30 .functor XOR 1, L_0x562b8d287110, L_0x562b8d287240, C4<0>, C4<0>;
L_0x562b8d286da0 .functor AND 1, L_0x562b8d287110, L_0x562b8d287240, C4<1>, C4<1>;
v0x562b8ce092d0_0 .net "S", 0 0, L_0x562b8d286d30;  alias, 1 drivers
v0x562b8ce09370_0 .net "a", 0 0, L_0x562b8d287110;  alias, 1 drivers
v0x562b8ce09410_0 .net "b", 0 0, L_0x562b8d287240;  alias, 1 drivers
v0x562b8ce094b0_0 .net "cout", 0 0, L_0x562b8d286da0;  alias, 1 drivers
S_0x562b8ce09550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce08fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d286e10 .functor XOR 1, L_0x562b8d289e80, L_0x562b8d286d30, C4<0>, C4<0>;
L_0x562b8d286f10 .functor AND 1, L_0x562b8d289e80, L_0x562b8d286d30, C4<1>, C4<1>;
v0x562b8ce096e0_0 .net "S", 0 0, L_0x562b8d286e10;  alias, 1 drivers
v0x562b8ce09780_0 .net "a", 0 0, L_0x562b8d289e80;  alias, 1 drivers
v0x562b8ce09820_0 .net "b", 0 0, L_0x562b8d286d30;  alias, 1 drivers
v0x562b8ce098c0_0 .net "cout", 0 0, L_0x562b8d286f10;  alias, 1 drivers
S_0x562b8ce09e60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce08c90;
 .timescale 0 0;
P_0x562b8c939a40 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce09ff0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce09e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2875c0 .functor OR 1, L_0x562b8d2873e0, L_0x562b8d287550, C4<0>, C4<0>;
v0x562b8ce0a9a0_0 .net "S", 0 0, L_0x562b8d287450;  1 drivers
v0x562b8ce0aa40_0 .net "a", 0 0, L_0x562b8d2876c0;  1 drivers
v0x562b8ce0aae0_0 .net "b", 0 0, L_0x562b8d287880;  1 drivers
v0x562b8ce0ab80_0 .net "cin", 0 0, L_0x562b8d287010;  alias, 1 drivers
v0x562b8ce0ac20_0 .net "cout", 0 0, L_0x562b8d2875c0;  alias, 1 drivers
v0x562b8ce0acc0_0 .net "cout1", 0 0, L_0x562b8d2873e0;  1 drivers
v0x562b8ce0ad60_0 .net "cout2", 0 0, L_0x562b8d287550;  1 drivers
v0x562b8ce0ae00_0 .net "s1", 0 0, L_0x562b8d287370;  1 drivers
S_0x562b8ce0a180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce09ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d287370 .functor XOR 1, L_0x562b8d2876c0, L_0x562b8d287880, C4<0>, C4<0>;
L_0x562b8d2873e0 .functor AND 1, L_0x562b8d2876c0, L_0x562b8d287880, C4<1>, C4<1>;
v0x562b8ce0a310_0 .net "S", 0 0, L_0x562b8d287370;  alias, 1 drivers
v0x562b8ce0a3b0_0 .net "a", 0 0, L_0x562b8d2876c0;  alias, 1 drivers
v0x562b8ce0a450_0 .net "b", 0 0, L_0x562b8d287880;  alias, 1 drivers
v0x562b8ce0a4f0_0 .net "cout", 0 0, L_0x562b8d2873e0;  alias, 1 drivers
S_0x562b8ce0a590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce09ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d287450 .functor XOR 1, L_0x562b8d287010, L_0x562b8d287370, C4<0>, C4<0>;
L_0x562b8d287550 .functor AND 1, L_0x562b8d287010, L_0x562b8d287370, C4<1>, C4<1>;
v0x562b8ce0a720_0 .net "S", 0 0, L_0x562b8d287450;  alias, 1 drivers
v0x562b8ce0a7c0_0 .net "a", 0 0, L_0x562b8d287010;  alias, 1 drivers
v0x562b8ce0a860_0 .net "b", 0 0, L_0x562b8d287370;  alias, 1 drivers
v0x562b8ce0a900_0 .net "cout", 0 0, L_0x562b8d287550;  alias, 1 drivers
S_0x562b8ce0aea0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ce08c90;
 .timescale 0 0;
P_0x562b8c8f1060 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ce0b030 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce0aea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d287c90 .functor OR 1, L_0x562b8d287ab0, L_0x562b8d287c20, C4<0>, C4<0>;
v0x562b8ce0b9e0_0 .net "S", 0 0, L_0x562b8d287b20;  1 drivers
v0x562b8ce0ba80_0 .net "a", 0 0, L_0x562b8d287d90;  1 drivers
v0x562b8ce0bb20_0 .net "b", 0 0, L_0x562b8d287ec0;  1 drivers
v0x562b8ce0bbc0_0 .net "cin", 0 0, L_0x562b8d2875c0;  alias, 1 drivers
v0x562b8ce0bc60_0 .net "cout", 0 0, L_0x562b8d287c90;  alias, 1 drivers
v0x562b8ce0bd00_0 .net "cout1", 0 0, L_0x562b8d287ab0;  1 drivers
v0x562b8ce0bda0_0 .net "cout2", 0 0, L_0x562b8d287c20;  1 drivers
v0x562b8ce0be40_0 .net "s1", 0 0, L_0x562b8d287a40;  1 drivers
S_0x562b8ce0b1c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce0b030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d287a40 .functor XOR 1, L_0x562b8d287d90, L_0x562b8d287ec0, C4<0>, C4<0>;
L_0x562b8d287ab0 .functor AND 1, L_0x562b8d287d90, L_0x562b8d287ec0, C4<1>, C4<1>;
v0x562b8ce0b350_0 .net "S", 0 0, L_0x562b8d287a40;  alias, 1 drivers
v0x562b8ce0b3f0_0 .net "a", 0 0, L_0x562b8d287d90;  alias, 1 drivers
v0x562b8ce0b490_0 .net "b", 0 0, L_0x562b8d287ec0;  alias, 1 drivers
v0x562b8ce0b530_0 .net "cout", 0 0, L_0x562b8d287ab0;  alias, 1 drivers
S_0x562b8ce0b5d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce0b030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d287b20 .functor XOR 1, L_0x562b8d2875c0, L_0x562b8d287a40, C4<0>, C4<0>;
L_0x562b8d287c20 .functor AND 1, L_0x562b8d2875c0, L_0x562b8d287a40, C4<1>, C4<1>;
v0x562b8ce0b760_0 .net "S", 0 0, L_0x562b8d287b20;  alias, 1 drivers
v0x562b8ce0b800_0 .net "a", 0 0, L_0x562b8d2875c0;  alias, 1 drivers
v0x562b8ce0b8a0_0 .net "b", 0 0, L_0x562b8d287a40;  alias, 1 drivers
v0x562b8ce0b940_0 .net "cout", 0 0, L_0x562b8d287c20;  alias, 1 drivers
S_0x562b8ce0bee0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ce08c90;
 .timescale 0 0;
P_0x562b8c897ad0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ce0c070 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce0bee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d288240 .functor OR 1, L_0x562b8d288060, L_0x562b8d2881d0, C4<0>, C4<0>;
v0x562b8ce0ca20_0 .net "S", 0 0, L_0x562b8d2880d0;  1 drivers
v0x562b8ce0cac0_0 .net "a", 0 0, L_0x562b8d288340;  1 drivers
v0x562b8ce0cb60_0 .net "b", 0 0, L_0x562b8d288470;  1 drivers
v0x562b8ce0cc00_0 .net "cin", 0 0, L_0x562b8d287c90;  alias, 1 drivers
v0x562b8ce0cca0_0 .net "cout", 0 0, L_0x562b8d288240;  alias, 1 drivers
v0x562b8ce0cd40_0 .net "cout1", 0 0, L_0x562b8d288060;  1 drivers
v0x562b8ce0cde0_0 .net "cout2", 0 0, L_0x562b8d2881d0;  1 drivers
v0x562b8ce0ce80_0 .net "s1", 0 0, L_0x562b8d287ff0;  1 drivers
S_0x562b8ce0c200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce0c070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d287ff0 .functor XOR 1, L_0x562b8d288340, L_0x562b8d288470, C4<0>, C4<0>;
L_0x562b8d288060 .functor AND 1, L_0x562b8d288340, L_0x562b8d288470, C4<1>, C4<1>;
v0x562b8ce0c390_0 .net "S", 0 0, L_0x562b8d287ff0;  alias, 1 drivers
v0x562b8ce0c430_0 .net "a", 0 0, L_0x562b8d288340;  alias, 1 drivers
v0x562b8ce0c4d0_0 .net "b", 0 0, L_0x562b8d288470;  alias, 1 drivers
v0x562b8ce0c570_0 .net "cout", 0 0, L_0x562b8d288060;  alias, 1 drivers
S_0x562b8ce0c610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce0c070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2880d0 .functor XOR 1, L_0x562b8d287c90, L_0x562b8d287ff0, C4<0>, C4<0>;
L_0x562b8d2881d0 .functor AND 1, L_0x562b8d287c90, L_0x562b8d287ff0, C4<1>, C4<1>;
v0x562b8ce0c7a0_0 .net "S", 0 0, L_0x562b8d2880d0;  alias, 1 drivers
v0x562b8ce0c840_0 .net "a", 0 0, L_0x562b8d287c90;  alias, 1 drivers
v0x562b8ce0c8e0_0 .net "b", 0 0, L_0x562b8d287ff0;  alias, 1 drivers
v0x562b8ce0c980_0 .net "cout", 0 0, L_0x562b8d2881d0;  alias, 1 drivers
S_0x562b8ce0cf20 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8ce08c90;
 .timescale 0 0;
P_0x562b8c83aea0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8ce0d0b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce0cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2887f0 .functor OR 1, L_0x562b8d288610, L_0x562b8d288780, C4<0>, C4<0>;
v0x562b8ce0da60_0 .net "S", 0 0, L_0x562b8d288680;  1 drivers
v0x562b8ce0db00_0 .net "a", 0 0, L_0x562b8d2888f0;  1 drivers
v0x562b8ce0dba0_0 .net "b", 0 0, L_0x562b8d288a20;  1 drivers
v0x562b8ce0dc40_0 .net "cin", 0 0, L_0x562b8d288240;  alias, 1 drivers
v0x562b8ce0dce0_0 .net "cout", 0 0, L_0x562b8d2887f0;  alias, 1 drivers
v0x562b8ce0dd80_0 .net "cout1", 0 0, L_0x562b8d288610;  1 drivers
v0x562b8ce0de20_0 .net "cout2", 0 0, L_0x562b8d288780;  1 drivers
v0x562b8ce0dec0_0 .net "s1", 0 0, L_0x562b8d2885a0;  1 drivers
S_0x562b8ce0d240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce0d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2885a0 .functor XOR 1, L_0x562b8d2888f0, L_0x562b8d288a20, C4<0>, C4<0>;
L_0x562b8d288610 .functor AND 1, L_0x562b8d2888f0, L_0x562b8d288a20, C4<1>, C4<1>;
v0x562b8ce0d3d0_0 .net "S", 0 0, L_0x562b8d2885a0;  alias, 1 drivers
v0x562b8ce0d470_0 .net "a", 0 0, L_0x562b8d2888f0;  alias, 1 drivers
v0x562b8ce0d510_0 .net "b", 0 0, L_0x562b8d288a20;  alias, 1 drivers
v0x562b8ce0d5b0_0 .net "cout", 0 0, L_0x562b8d288610;  alias, 1 drivers
S_0x562b8ce0d650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce0d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d288680 .functor XOR 1, L_0x562b8d288240, L_0x562b8d2885a0, C4<0>, C4<0>;
L_0x562b8d288780 .functor AND 1, L_0x562b8d288240, L_0x562b8d2885a0, C4<1>, C4<1>;
v0x562b8ce0d7e0_0 .net "S", 0 0, L_0x562b8d288680;  alias, 1 drivers
v0x562b8ce0d880_0 .net "a", 0 0, L_0x562b8d288240;  alias, 1 drivers
v0x562b8ce0d920_0 .net "b", 0 0, L_0x562b8d2885a0;  alias, 1 drivers
v0x562b8ce0d9c0_0 .net "cout", 0 0, L_0x562b8d288780;  alias, 1 drivers
S_0x562b8ce0df60 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8ce08c90;
 .timescale 0 0;
P_0x562b8ca65770 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8ce0e0f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce0df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d288da0 .functor OR 1, L_0x562b8d288bc0, L_0x562b8d288d30, C4<0>, C4<0>;
v0x562b8ce0eaa0_0 .net "S", 0 0, L_0x562b8d288c30;  1 drivers
v0x562b8ce0eb40_0 .net "a", 0 0, L_0x562b8d288ea0;  1 drivers
v0x562b8ce0ebe0_0 .net "b", 0 0, L_0x562b8d2890e0;  1 drivers
v0x562b8ce0ec80_0 .net "cin", 0 0, L_0x562b8d2887f0;  alias, 1 drivers
v0x562b8ce0ed20_0 .net "cout", 0 0, L_0x562b8d288da0;  alias, 1 drivers
v0x562b8ce0edc0_0 .net "cout1", 0 0, L_0x562b8d288bc0;  1 drivers
v0x562b8ce0ee60_0 .net "cout2", 0 0, L_0x562b8d288d30;  1 drivers
v0x562b8ce0ef00_0 .net "s1", 0 0, L_0x562b8d288b50;  1 drivers
S_0x562b8ce0e280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce0e0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d288b50 .functor XOR 1, L_0x562b8d288ea0, L_0x562b8d2890e0, C4<0>, C4<0>;
L_0x562b8d288bc0 .functor AND 1, L_0x562b8d288ea0, L_0x562b8d2890e0, C4<1>, C4<1>;
v0x562b8ce0e410_0 .net "S", 0 0, L_0x562b8d288b50;  alias, 1 drivers
v0x562b8ce0e4b0_0 .net "a", 0 0, L_0x562b8d288ea0;  alias, 1 drivers
v0x562b8ce0e550_0 .net "b", 0 0, L_0x562b8d2890e0;  alias, 1 drivers
v0x562b8ce0e5f0_0 .net "cout", 0 0, L_0x562b8d288bc0;  alias, 1 drivers
S_0x562b8ce0e690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce0e0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d288c30 .functor XOR 1, L_0x562b8d2887f0, L_0x562b8d288b50, C4<0>, C4<0>;
L_0x562b8d288d30 .functor AND 1, L_0x562b8d2887f0, L_0x562b8d288b50, C4<1>, C4<1>;
v0x562b8ce0e820_0 .net "S", 0 0, L_0x562b8d288c30;  alias, 1 drivers
v0x562b8ce0e8c0_0 .net "a", 0 0, L_0x562b8d2887f0;  alias, 1 drivers
v0x562b8ce0e960_0 .net "b", 0 0, L_0x562b8d288b50;  alias, 1 drivers
v0x562b8ce0ea00_0 .net "cout", 0 0, L_0x562b8d288d30;  alias, 1 drivers
S_0x562b8ce0efa0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8ce08c90;
 .timescale 0 0;
P_0x562b8c751750 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8ce0f130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce0efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2894c0 .functor OR 1, L_0x562b8d289370, L_0x562b8d289450, C4<0>, C4<0>;
v0x562b8ce0fae0_0 .net "S", 0 0, L_0x562b8d2893e0;  1 drivers
v0x562b8ce0fb80_0 .net "a", 0 0, L_0x562b8d2895c0;  1 drivers
v0x562b8ce0fc20_0 .net "b", 0 0, L_0x562b8d2896f0;  1 drivers
v0x562b8ce0fcc0_0 .net "cin", 0 0, L_0x562b8d288da0;  alias, 1 drivers
v0x562b8ce0fd60_0 .net "cout", 0 0, L_0x562b8d2894c0;  alias, 1 drivers
v0x562b8ce0fe00_0 .net "cout1", 0 0, L_0x562b8d289370;  1 drivers
v0x562b8ce0fea0_0 .net "cout2", 0 0, L_0x562b8d289450;  1 drivers
v0x562b8ce0ff40_0 .net "s1", 0 0, L_0x562b8d289300;  1 drivers
S_0x562b8ce0f2c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce0f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d289300 .functor XOR 1, L_0x562b8d2895c0, L_0x562b8d2896f0, C4<0>, C4<0>;
L_0x562b8d289370 .functor AND 1, L_0x562b8d2895c0, L_0x562b8d2896f0, C4<1>, C4<1>;
v0x562b8ce0f450_0 .net "S", 0 0, L_0x562b8d289300;  alias, 1 drivers
v0x562b8ce0f4f0_0 .net "a", 0 0, L_0x562b8d2895c0;  alias, 1 drivers
v0x562b8ce0f590_0 .net "b", 0 0, L_0x562b8d2896f0;  alias, 1 drivers
v0x562b8ce0f630_0 .net "cout", 0 0, L_0x562b8d289370;  alias, 1 drivers
S_0x562b8ce0f6d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce0f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2893e0 .functor XOR 1, L_0x562b8d288da0, L_0x562b8d289300, C4<0>, C4<0>;
L_0x562b8d289450 .functor AND 1, L_0x562b8d288da0, L_0x562b8d289300, C4<1>, C4<1>;
v0x562b8ce0f860_0 .net "S", 0 0, L_0x562b8d2893e0;  alias, 1 drivers
v0x562b8ce0f900_0 .net "a", 0 0, L_0x562b8d288da0;  alias, 1 drivers
v0x562b8ce0f9a0_0 .net "b", 0 0, L_0x562b8d289300;  alias, 1 drivers
v0x562b8ce0fa40_0 .net "cout", 0 0, L_0x562b8d289450;  alias, 1 drivers
S_0x562b8ce0ffe0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8ce08c90;
 .timescale 0 0;
P_0x562b8c705240 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8ce10170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce0ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d289a80 .functor OR 1, L_0x562b8d2898a0, L_0x562b8d289a10, C4<0>, C4<0>;
v0x562b8ce10b20_0 .net "S", 0 0, L_0x562b8d289910;  1 drivers
v0x562b8ce10bc0_0 .net "a", 0 0, L_0x562b8d289af0;  1 drivers
v0x562b8ce10c60_0 .net "b", 0 0, L_0x562b8d289c20;  1 drivers
v0x562b8ce10d00_0 .net "cin", 0 0, L_0x562b8d2894c0;  alias, 1 drivers
v0x562b8ce10da0_0 .net "cout", 0 0, L_0x562b8d289a80;  alias, 1 drivers
v0x562b8ce10e40_0 .net "cout1", 0 0, L_0x562b8d2898a0;  1 drivers
v0x562b8ce10ee0_0 .net "cout2", 0 0, L_0x562b8d289a10;  1 drivers
v0x562b8ce10f80_0 .net "s1", 0 0, L_0x562b8d289290;  1 drivers
S_0x562b8ce10300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce10170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d289290 .functor XOR 1, L_0x562b8d289af0, L_0x562b8d289c20, C4<0>, C4<0>;
L_0x562b8d2898a0 .functor AND 1, L_0x562b8d289af0, L_0x562b8d289c20, C4<1>, C4<1>;
v0x562b8ce10490_0 .net "S", 0 0, L_0x562b8d289290;  alias, 1 drivers
v0x562b8ce10530_0 .net "a", 0 0, L_0x562b8d289af0;  alias, 1 drivers
v0x562b8ce105d0_0 .net "b", 0 0, L_0x562b8d289c20;  alias, 1 drivers
v0x562b8ce10670_0 .net "cout", 0 0, L_0x562b8d2898a0;  alias, 1 drivers
S_0x562b8ce10710 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce10170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d289910 .functor XOR 1, L_0x562b8d2894c0, L_0x562b8d289290, C4<0>, C4<0>;
L_0x562b8d289a10 .functor AND 1, L_0x562b8d2894c0, L_0x562b8d289290, C4<1>, C4<1>;
v0x562b8ce108a0_0 .net "S", 0 0, L_0x562b8d289910;  alias, 1 drivers
v0x562b8ce10940_0 .net "a", 0 0, L_0x562b8d2894c0;  alias, 1 drivers
v0x562b8ce109e0_0 .net "b", 0 0, L_0x562b8d289290;  alias, 1 drivers
v0x562b8ce10a80_0 .net "cout", 0 0, L_0x562b8d289a10;  alias, 1 drivers
S_0x562b8ce113e0 .scope module, "ins69" "twos_compliment" 3 109, 3 60 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8cacda00 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d2815a0 .functor NOT 4, L_0x562b8d2812a0, C4<0000>, C4<0000>, C4<0000>;
v0x562b8ce15bc0_0 .net "cout", 0 0, L_0x562b8d283570;  1 drivers
v0x562b8ce15c60_0 .net "i", 3 0, L_0x562b8d2812a0;  alias, 1 drivers
v0x562b8ce15d00_0 .net "o", 3 0, L_0x562b8d283440;  alias, 1 drivers
v0x562b8ce15da0_0 .net "temp2", 3 0, L_0x562b8d2815a0;  1 drivers
S_0x562b8ce11570 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce113e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c6e6ae0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e2e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2834e0 .functor BUFZ 1, L_0x7f38f70e2e68, C4<0>, C4<0>, C4<0>;
L_0x562b8d283570 .functor BUFZ 1, L_0x562b8d283000, C4<0>, C4<0>, C4<0>;
v0x562b8ce15800_0 .net "S", 3 0, L_0x562b8d283440;  alias, 1 drivers
v0x562b8ce158a0_0 .net "a", 3 0, L_0x562b8d2815a0;  alias, 1 drivers
L_0x7f38f70e2e20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8ce15940_0 .net "b", 3 0, L_0x7f38f70e2e20;  1 drivers
v0x562b8ce159e0 .array "carry", 0 4;
v0x562b8ce159e0_0 .net v0x562b8ce159e0 0, 0 0, L_0x562b8d2834e0; 1 drivers
v0x562b8ce159e0_1 .net v0x562b8ce159e0 1, 0 0, L_0x562b8d281a90; 1 drivers
v0x562b8ce159e0_2 .net v0x562b8ce159e0 2, 0 0, L_0x562b8d282190; 1 drivers
v0x562b8ce159e0_3 .net v0x562b8ce159e0 3, 0 0, L_0x562b8d282900; 1 drivers
v0x562b8ce159e0_4 .net v0x562b8ce159e0 4, 0 0, L_0x562b8d283000; 1 drivers
v0x562b8ce15a80_0 .net "cin", 0 0, L_0x7f38f70e2e68;  1 drivers
v0x562b8ce15b20_0 .net "cout", 0 0, L_0x562b8d283570;  alias, 1 drivers
L_0x562b8d281bd0 .part L_0x562b8d2815a0, 0, 1;
L_0x562b8d281d20 .part L_0x7f38f70e2e20, 0, 1;
L_0x562b8d2822d0 .part L_0x562b8d2815a0, 1, 1;
L_0x562b8d282490 .part L_0x7f38f70e2e20, 1, 1;
L_0x562b8d282a40 .part L_0x562b8d2815a0, 2, 1;
L_0x562b8d282b70 .part L_0x7f38f70e2e20, 2, 1;
L_0x562b8d283100 .part L_0x562b8d2815a0, 3, 1;
L_0x562b8d283230 .part L_0x7f38f70e2e20, 3, 1;
L_0x562b8d283440 .concat8 [ 1 1 1 1], L_0x562b8d2817e0, L_0x562b8d281f70, L_0x562b8d2826e0, L_0x562b8d282de0;
S_0x562b8ce11700 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce11570;
 .timescale 0 0;
P_0x562b8c6d16b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce11890 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce11700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d281a90 .functor OR 1, L_0x562b8d281700, L_0x562b8d281970, C4<0>, C4<0>;
v0x562b8ce12240_0 .net "S", 0 0, L_0x562b8d2817e0;  1 drivers
v0x562b8ce122e0_0 .net "a", 0 0, L_0x562b8d281bd0;  1 drivers
v0x562b8ce12380_0 .net "b", 0 0, L_0x562b8d281d20;  1 drivers
v0x562b8ce12420_0 .net "cin", 0 0, L_0x562b8d2834e0;  alias, 1 drivers
v0x562b8ce124c0_0 .net "cout", 0 0, L_0x562b8d281a90;  alias, 1 drivers
v0x562b8ce12560_0 .net "cout1", 0 0, L_0x562b8d281700;  1 drivers
v0x562b8ce12600_0 .net "cout2", 0 0, L_0x562b8d281970;  1 drivers
v0x562b8ce126a0_0 .net "s1", 0 0, L_0x562b8d281650;  1 drivers
S_0x562b8ce11a20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce11890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d281650 .functor XOR 1, L_0x562b8d281bd0, L_0x562b8d281d20, C4<0>, C4<0>;
L_0x562b8d281700 .functor AND 1, L_0x562b8d281bd0, L_0x562b8d281d20, C4<1>, C4<1>;
v0x562b8ce11bb0_0 .net "S", 0 0, L_0x562b8d281650;  alias, 1 drivers
v0x562b8ce11c50_0 .net "a", 0 0, L_0x562b8d281bd0;  alias, 1 drivers
v0x562b8ce11cf0_0 .net "b", 0 0, L_0x562b8d281d20;  alias, 1 drivers
v0x562b8ce11d90_0 .net "cout", 0 0, L_0x562b8d281700;  alias, 1 drivers
S_0x562b8ce11e30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce11890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2817e0 .functor XOR 1, L_0x562b8d2834e0, L_0x562b8d281650, C4<0>, C4<0>;
L_0x562b8d281970 .functor AND 1, L_0x562b8d2834e0, L_0x562b8d281650, C4<1>, C4<1>;
v0x562b8ce11fc0_0 .net "S", 0 0, L_0x562b8d2817e0;  alias, 1 drivers
v0x562b8ce12060_0 .net "a", 0 0, L_0x562b8d2834e0;  alias, 1 drivers
v0x562b8ce12100_0 .net "b", 0 0, L_0x562b8d281650;  alias, 1 drivers
v0x562b8ce121a0_0 .net "cout", 0 0, L_0x562b8d281970;  alias, 1 drivers
S_0x562b8ce12740 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce11570;
 .timescale 0 0;
P_0x562b8c6880d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce128d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce12740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d282190 .functor OR 1, L_0x562b8d281ee0, L_0x562b8d282100, C4<0>, C4<0>;
v0x562b8ce13280_0 .net "S", 0 0, L_0x562b8d281f70;  1 drivers
v0x562b8ce13320_0 .net "a", 0 0, L_0x562b8d2822d0;  1 drivers
v0x562b8ce133c0_0 .net "b", 0 0, L_0x562b8d282490;  1 drivers
v0x562b8ce13460_0 .net "cin", 0 0, L_0x562b8d281a90;  alias, 1 drivers
v0x562b8ce13500_0 .net "cout", 0 0, L_0x562b8d282190;  alias, 1 drivers
v0x562b8ce135a0_0 .net "cout1", 0 0, L_0x562b8d281ee0;  1 drivers
v0x562b8ce13640_0 .net "cout2", 0 0, L_0x562b8d282100;  1 drivers
v0x562b8ce136e0_0 .net "s1", 0 0, L_0x562b8d281e50;  1 drivers
S_0x562b8ce12a60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce128d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d281e50 .functor XOR 1, L_0x562b8d2822d0, L_0x562b8d282490, C4<0>, C4<0>;
L_0x562b8d281ee0 .functor AND 1, L_0x562b8d2822d0, L_0x562b8d282490, C4<1>, C4<1>;
v0x562b8ce12bf0_0 .net "S", 0 0, L_0x562b8d281e50;  alias, 1 drivers
v0x562b8ce12c90_0 .net "a", 0 0, L_0x562b8d2822d0;  alias, 1 drivers
v0x562b8ce12d30_0 .net "b", 0 0, L_0x562b8d282490;  alias, 1 drivers
v0x562b8ce12dd0_0 .net "cout", 0 0, L_0x562b8d281ee0;  alias, 1 drivers
S_0x562b8ce12e70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce128d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d281f70 .functor XOR 1, L_0x562b8d281a90, L_0x562b8d281e50, C4<0>, C4<0>;
L_0x562b8d282100 .functor AND 1, L_0x562b8d281a90, L_0x562b8d281e50, C4<1>, C4<1>;
v0x562b8ce13000_0 .net "S", 0 0, L_0x562b8d281f70;  alias, 1 drivers
v0x562b8ce130a0_0 .net "a", 0 0, L_0x562b8d281a90;  alias, 1 drivers
v0x562b8ce13140_0 .net "b", 0 0, L_0x562b8d281e50;  alias, 1 drivers
v0x562b8ce131e0_0 .net "cout", 0 0, L_0x562b8d282100;  alias, 1 drivers
S_0x562b8ce13780 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ce11570;
 .timescale 0 0;
P_0x562b8c6ad4e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ce13910 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce13780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d282900 .functor OR 1, L_0x562b8d282650, L_0x562b8d282870, C4<0>, C4<0>;
v0x562b8ce142c0_0 .net "S", 0 0, L_0x562b8d2826e0;  1 drivers
v0x562b8ce14360_0 .net "a", 0 0, L_0x562b8d282a40;  1 drivers
v0x562b8ce14400_0 .net "b", 0 0, L_0x562b8d282b70;  1 drivers
v0x562b8ce144a0_0 .net "cin", 0 0, L_0x562b8d282190;  alias, 1 drivers
v0x562b8ce14540_0 .net "cout", 0 0, L_0x562b8d282900;  alias, 1 drivers
v0x562b8ce145e0_0 .net "cout1", 0 0, L_0x562b8d282650;  1 drivers
v0x562b8ce14680_0 .net "cout2", 0 0, L_0x562b8d282870;  1 drivers
v0x562b8ce14720_0 .net "s1", 0 0, L_0x562b8d2825c0;  1 drivers
S_0x562b8ce13aa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce13910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2825c0 .functor XOR 1, L_0x562b8d282a40, L_0x562b8d282b70, C4<0>, C4<0>;
L_0x562b8d282650 .functor AND 1, L_0x562b8d282a40, L_0x562b8d282b70, C4<1>, C4<1>;
v0x562b8ce13c30_0 .net "S", 0 0, L_0x562b8d2825c0;  alias, 1 drivers
v0x562b8ce13cd0_0 .net "a", 0 0, L_0x562b8d282a40;  alias, 1 drivers
v0x562b8ce13d70_0 .net "b", 0 0, L_0x562b8d282b70;  alias, 1 drivers
v0x562b8ce13e10_0 .net "cout", 0 0, L_0x562b8d282650;  alias, 1 drivers
S_0x562b8ce13eb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce13910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2826e0 .functor XOR 1, L_0x562b8d282190, L_0x562b8d2825c0, C4<0>, C4<0>;
L_0x562b8d282870 .functor AND 1, L_0x562b8d282190, L_0x562b8d2825c0, C4<1>, C4<1>;
v0x562b8ce14040_0 .net "S", 0 0, L_0x562b8d2826e0;  alias, 1 drivers
v0x562b8ce140e0_0 .net "a", 0 0, L_0x562b8d282190;  alias, 1 drivers
v0x562b8ce14180_0 .net "b", 0 0, L_0x562b8d2825c0;  alias, 1 drivers
v0x562b8ce14220_0 .net "cout", 0 0, L_0x562b8d282870;  alias, 1 drivers
S_0x562b8ce147c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ce11570;
 .timescale 0 0;
P_0x562b8c5d5b40 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ce14950 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce147c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d283000 .functor OR 1, L_0x562b8d282d50, L_0x562b8d282f70, C4<0>, C4<0>;
v0x562b8ce15300_0 .net "S", 0 0, L_0x562b8d282de0;  1 drivers
v0x562b8ce153a0_0 .net "a", 0 0, L_0x562b8d283100;  1 drivers
v0x562b8ce15440_0 .net "b", 0 0, L_0x562b8d283230;  1 drivers
v0x562b8ce154e0_0 .net "cin", 0 0, L_0x562b8d282900;  alias, 1 drivers
v0x562b8ce15580_0 .net "cout", 0 0, L_0x562b8d283000;  alias, 1 drivers
v0x562b8ce15620_0 .net "cout1", 0 0, L_0x562b8d282d50;  1 drivers
v0x562b8ce156c0_0 .net "cout2", 0 0, L_0x562b8d282f70;  1 drivers
v0x562b8ce15760_0 .net "s1", 0 0, L_0x562b8d282ca0;  1 drivers
S_0x562b8ce14ae0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce14950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d282ca0 .functor XOR 1, L_0x562b8d283100, L_0x562b8d283230, C4<0>, C4<0>;
L_0x562b8d282d50 .functor AND 1, L_0x562b8d283100, L_0x562b8d283230, C4<1>, C4<1>;
v0x562b8ce14c70_0 .net "S", 0 0, L_0x562b8d282ca0;  alias, 1 drivers
v0x562b8ce14d10_0 .net "a", 0 0, L_0x562b8d283100;  alias, 1 drivers
v0x562b8ce14db0_0 .net "b", 0 0, L_0x562b8d283230;  alias, 1 drivers
v0x562b8ce14e50_0 .net "cout", 0 0, L_0x562b8d282d50;  alias, 1 drivers
S_0x562b8ce14ef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce14950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d282de0 .functor XOR 1, L_0x562b8d282900, L_0x562b8d282ca0, C4<0>, C4<0>;
L_0x562b8d282f70 .functor AND 1, L_0x562b8d282900, L_0x562b8d282ca0, C4<1>, C4<1>;
v0x562b8ce15080_0 .net "S", 0 0, L_0x562b8d282de0;  alias, 1 drivers
v0x562b8ce15120_0 .net "a", 0 0, L_0x562b8d282900;  alias, 1 drivers
v0x562b8ce151c0_0 .net "b", 0 0, L_0x562b8d282ca0;  alias, 1 drivers
v0x562b8ce15260_0 .net "cout", 0 0, L_0x562b8d282f70;  alias, 1 drivers
S_0x562b8ce15e40 .scope module, "ins7" "rca_Nbit" 3 117, 3 18 0, S_0x562b8cdab820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c575d30 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d28dfc0 .functor BUFZ 1, L_0x562b8d289ef0, C4<0>, C4<0>, C4<0>;
L_0x562b8d28e0c0 .functor BUFZ 1, L_0x562b8d28dbc0, C4<0>, C4<0>, C4<0>;
v0x562b8ce1e1d0_0 .net "S", 7 0, L_0x562b8d28df20;  alias, 1 drivers
v0x562b8ce1e270_0 .net "a", 7 0, L_0x562b8d289de0;  alias, 1 drivers
v0x562b8ce1e310_0 .net "b", 7 0, L_0x562b8d286c20;  alias, 1 drivers
v0x562b8ce1e3b0 .array "carry", 0 8;
v0x562b8ce1e3b0_0 .net v0x562b8ce1e3b0 0, 0 0, L_0x562b8d28dfc0; 1 drivers
v0x562b8ce1e3b0_1 .net v0x562b8ce1e3b0 1, 0 0, L_0x562b8d1b3f60; 1 drivers
v0x562b8ce1e3b0_2 .net v0x562b8ce1e3b0 2, 0 0, L_0x562b8d1b4560; 1 drivers
v0x562b8ce1e3b0_3 .net v0x562b8ce1e3b0 3, 0 0, L_0x562b8d1b4cd0; 1 drivers
v0x562b8ce1e3b0_4 .net v0x562b8ce1e3b0 4, 0 0, L_0x562b8d28c380; 1 drivers
v0x562b8ce1e3b0_5 .net v0x562b8ce1e3b0 5, 0 0, L_0x562b8d28c930; 1 drivers
v0x562b8ce1e3b0_6 .net v0x562b8ce1e3b0 6, 0 0, L_0x562b8d28cf60; 1 drivers
v0x562b8ce1e3b0_7 .net v0x562b8ce1e3b0 7, 0 0, L_0x562b8d28d600; 1 drivers
v0x562b8ce1e3b0_8 .net v0x562b8ce1e3b0 8, 0 0, L_0x562b8d28dbc0; 1 drivers
v0x562b8ce1e450_0 .net "cin", 0 0, L_0x562b8d289ef0;  alias, 1 drivers
v0x562b8ce1e4f0_0 .net "cout", 0 0, L_0x562b8d28e0c0;  alias, 1 drivers
L_0x562b8d1b4010 .part L_0x562b8d289de0, 0, 1;
L_0x562b8d1b40d0 .part L_0x562b8d286c20, 0, 1;
L_0x562b8d1b46a0 .part L_0x562b8d289de0, 1, 1;
L_0x562b8d1b47d0 .part L_0x562b8d286c20, 1, 1;
L_0x562b8d1b4e10 .part L_0x562b8d289de0, 2, 1;
L_0x562b8d28c000 .part L_0x562b8d286c20, 2, 1;
L_0x562b8d28c480 .part L_0x562b8d289de0, 3, 1;
L_0x562b8d28c5b0 .part L_0x562b8d286c20, 3, 1;
L_0x562b8d28ca30 .part L_0x562b8d289de0, 4, 1;
L_0x562b8d28cc70 .part L_0x562b8d286c20, 4, 1;
L_0x562b8d28d060 .part L_0x562b8d289de0, 5, 1;
L_0x562b8d28d190 .part L_0x562b8d286c20, 5, 1;
L_0x562b8d28d700 .part L_0x562b8d289de0, 6, 1;
L_0x562b8d28d830 .part L_0x562b8d286c20, 6, 1;
L_0x562b8d28dc30 .part L_0x562b8d289de0, 7, 1;
L_0x562b8d28dd60 .part L_0x562b8d286c20, 7, 1;
LS_0x562b8d28df20_0_0 .concat8 [ 1 1 1 1], L_0x562b8d289820, L_0x562b8d1b4340, L_0x562b8d1b4ab0, L_0x562b8d28c210;
LS_0x562b8d28df20_0_4 .concat8 [ 1 1 1 1], L_0x562b8d28c7c0, L_0x562b8d28cdf0, L_0x562b8d28d520, L_0x562b8d28da50;
L_0x562b8d28df20 .concat8 [ 4 4 0 0], LS_0x562b8d28df20_0_0, LS_0x562b8d28df20_0_4;
S_0x562b8ce15fd0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce15e40;
 .timescale 0 0;
P_0x562b8c538ea0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce16160 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce15fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b3f60 .functor OR 1, L_0x562b8c9fbb70, L_0x562b8d1b3ed0, C4<0>, C4<0>;
v0x562b8ce16b10_0 .net "S", 0 0, L_0x562b8d289820;  1 drivers
v0x562b8ce16bb0_0 .net "a", 0 0, L_0x562b8d1b4010;  1 drivers
v0x562b8ce16c50_0 .net "b", 0 0, L_0x562b8d1b40d0;  1 drivers
v0x562b8ce16cf0_0 .net "cin", 0 0, L_0x562b8d28dfc0;  alias, 1 drivers
v0x562b8ce16d90_0 .net "cout", 0 0, L_0x562b8d1b3f60;  alias, 1 drivers
v0x562b8ce16e30_0 .net "cout1", 0 0, L_0x562b8c9fbb70;  1 drivers
v0x562b8ce16ed0_0 .net "cout2", 0 0, L_0x562b8d1b3ed0;  1 drivers
v0x562b8ce16f70_0 .net "s1", 0 0, L_0x562b8c8b7bd0;  1 drivers
S_0x562b8ce162f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce16160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8c8b7bd0 .functor XOR 1, L_0x562b8d1b4010, L_0x562b8d1b40d0, C4<0>, C4<0>;
L_0x562b8c9fbb70 .functor AND 1, L_0x562b8d1b4010, L_0x562b8d1b40d0, C4<1>, C4<1>;
v0x562b8ce16480_0 .net "S", 0 0, L_0x562b8c8b7bd0;  alias, 1 drivers
v0x562b8ce16520_0 .net "a", 0 0, L_0x562b8d1b4010;  alias, 1 drivers
v0x562b8ce165c0_0 .net "b", 0 0, L_0x562b8d1b40d0;  alias, 1 drivers
v0x562b8ce16660_0 .net "cout", 0 0, L_0x562b8c9fbb70;  alias, 1 drivers
S_0x562b8ce16700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce16160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d289820 .functor XOR 1, L_0x562b8d28dfc0, L_0x562b8c8b7bd0, C4<0>, C4<0>;
L_0x562b8d1b3ed0 .functor AND 1, L_0x562b8d28dfc0, L_0x562b8c8b7bd0, C4<1>, C4<1>;
v0x562b8ce16890_0 .net "S", 0 0, L_0x562b8d289820;  alias, 1 drivers
v0x562b8ce16930_0 .net "a", 0 0, L_0x562b8d28dfc0;  alias, 1 drivers
v0x562b8ce169d0_0 .net "b", 0 0, L_0x562b8c8b7bd0;  alias, 1 drivers
v0x562b8ce16a70_0 .net "cout", 0 0, L_0x562b8d1b3ed0;  alias, 1 drivers
S_0x562b8ce17010 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce15e40;
 .timescale 0 0;
P_0x562b8c512540 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce171a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce17010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b4560 .functor OR 1, L_0x562b8d1b42b0, L_0x562b8d1b44d0, C4<0>, C4<0>;
v0x562b8ce17b50_0 .net "S", 0 0, L_0x562b8d1b4340;  1 drivers
v0x562b8ce17bf0_0 .net "a", 0 0, L_0x562b8d1b46a0;  1 drivers
v0x562b8ce17c90_0 .net "b", 0 0, L_0x562b8d1b47d0;  1 drivers
v0x562b8ce17d30_0 .net "cin", 0 0, L_0x562b8d1b3f60;  alias, 1 drivers
v0x562b8ce17dd0_0 .net "cout", 0 0, L_0x562b8d1b4560;  alias, 1 drivers
v0x562b8ce17e70_0 .net "cout1", 0 0, L_0x562b8d1b42b0;  1 drivers
v0x562b8ce17f10_0 .net "cout2", 0 0, L_0x562b8d1b44d0;  1 drivers
v0x562b8ce17fb0_0 .net "s1", 0 0, L_0x562b8d1b4200;  1 drivers
S_0x562b8ce17330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce171a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b4200 .functor XOR 1, L_0x562b8d1b46a0, L_0x562b8d1b47d0, C4<0>, C4<0>;
L_0x562b8d1b42b0 .functor AND 1, L_0x562b8d1b46a0, L_0x562b8d1b47d0, C4<1>, C4<1>;
v0x562b8ce174c0_0 .net "S", 0 0, L_0x562b8d1b4200;  alias, 1 drivers
v0x562b8ce17560_0 .net "a", 0 0, L_0x562b8d1b46a0;  alias, 1 drivers
v0x562b8ce17600_0 .net "b", 0 0, L_0x562b8d1b47d0;  alias, 1 drivers
v0x562b8ce176a0_0 .net "cout", 0 0, L_0x562b8d1b42b0;  alias, 1 drivers
S_0x562b8ce17740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce171a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b4340 .functor XOR 1, L_0x562b8d1b3f60, L_0x562b8d1b4200, C4<0>, C4<0>;
L_0x562b8d1b44d0 .functor AND 1, L_0x562b8d1b3f60, L_0x562b8d1b4200, C4<1>, C4<1>;
v0x562b8ce178d0_0 .net "S", 0 0, L_0x562b8d1b4340;  alias, 1 drivers
v0x562b8ce17970_0 .net "a", 0 0, L_0x562b8d1b3f60;  alias, 1 drivers
v0x562b8ce17a10_0 .net "b", 0 0, L_0x562b8d1b4200;  alias, 1 drivers
v0x562b8ce17ab0_0 .net "cout", 0 0, L_0x562b8d1b44d0;  alias, 1 drivers
S_0x562b8ce18050 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ce15e40;
 .timescale 0 0;
P_0x562b8c4b1b30 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ce181e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce18050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d1b4cd0 .functor OR 1, L_0x562b8d1b4a20, L_0x562b8d1b4c40, C4<0>, C4<0>;
v0x562b8ce18b90_0 .net "S", 0 0, L_0x562b8d1b4ab0;  1 drivers
v0x562b8ce18c30_0 .net "a", 0 0, L_0x562b8d1b4e10;  1 drivers
v0x562b8ce18cd0_0 .net "b", 0 0, L_0x562b8d28c000;  1 drivers
v0x562b8ce18d70_0 .net "cin", 0 0, L_0x562b8d1b4560;  alias, 1 drivers
v0x562b8ce18e10_0 .net "cout", 0 0, L_0x562b8d1b4cd0;  alias, 1 drivers
v0x562b8ce18eb0_0 .net "cout1", 0 0, L_0x562b8d1b4a20;  1 drivers
v0x562b8ce18f50_0 .net "cout2", 0 0, L_0x562b8d1b4c40;  1 drivers
v0x562b8ce18ff0_0 .net "s1", 0 0, L_0x562b8d1b4990;  1 drivers
S_0x562b8ce18370 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce181e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b4990 .functor XOR 1, L_0x562b8d1b4e10, L_0x562b8d28c000, C4<0>, C4<0>;
L_0x562b8d1b4a20 .functor AND 1, L_0x562b8d1b4e10, L_0x562b8d28c000, C4<1>, C4<1>;
v0x562b8ce18500_0 .net "S", 0 0, L_0x562b8d1b4990;  alias, 1 drivers
v0x562b8ce185a0_0 .net "a", 0 0, L_0x562b8d1b4e10;  alias, 1 drivers
v0x562b8ce18640_0 .net "b", 0 0, L_0x562b8d28c000;  alias, 1 drivers
v0x562b8ce186e0_0 .net "cout", 0 0, L_0x562b8d1b4a20;  alias, 1 drivers
S_0x562b8ce18780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce181e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d1b4ab0 .functor XOR 1, L_0x562b8d1b4560, L_0x562b8d1b4990, C4<0>, C4<0>;
L_0x562b8d1b4c40 .functor AND 1, L_0x562b8d1b4560, L_0x562b8d1b4990, C4<1>, C4<1>;
v0x562b8ce18910_0 .net "S", 0 0, L_0x562b8d1b4ab0;  alias, 1 drivers
v0x562b8ce189b0_0 .net "a", 0 0, L_0x562b8d1b4560;  alias, 1 drivers
v0x562b8ce18a50_0 .net "b", 0 0, L_0x562b8d1b4990;  alias, 1 drivers
v0x562b8ce18af0_0 .net "cout", 0 0, L_0x562b8d1b4c40;  alias, 1 drivers
S_0x562b8ce19090 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ce15e40;
 .timescale 0 0;
P_0x562b8c45b070 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ce19220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce19090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d28c380 .functor OR 1, L_0x562b8d28c1a0, L_0x562b8d28c310, C4<0>, C4<0>;
v0x562b8ce19bd0_0 .net "S", 0 0, L_0x562b8d28c210;  1 drivers
v0x562b8ce19c70_0 .net "a", 0 0, L_0x562b8d28c480;  1 drivers
v0x562b8ce19d10_0 .net "b", 0 0, L_0x562b8d28c5b0;  1 drivers
v0x562b8ce19db0_0 .net "cin", 0 0, L_0x562b8d1b4cd0;  alias, 1 drivers
v0x562b8ce19e50_0 .net "cout", 0 0, L_0x562b8d28c380;  alias, 1 drivers
v0x562b8ce19ef0_0 .net "cout1", 0 0, L_0x562b8d28c1a0;  1 drivers
v0x562b8ce19f90_0 .net "cout2", 0 0, L_0x562b8d28c310;  1 drivers
v0x562b8ce1a030_0 .net "s1", 0 0, L_0x562b8d28c130;  1 drivers
S_0x562b8ce193b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce19220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28c130 .functor XOR 1, L_0x562b8d28c480, L_0x562b8d28c5b0, C4<0>, C4<0>;
L_0x562b8d28c1a0 .functor AND 1, L_0x562b8d28c480, L_0x562b8d28c5b0, C4<1>, C4<1>;
v0x562b8ce19540_0 .net "S", 0 0, L_0x562b8d28c130;  alias, 1 drivers
v0x562b8ce195e0_0 .net "a", 0 0, L_0x562b8d28c480;  alias, 1 drivers
v0x562b8ce19680_0 .net "b", 0 0, L_0x562b8d28c5b0;  alias, 1 drivers
v0x562b8ce19720_0 .net "cout", 0 0, L_0x562b8d28c1a0;  alias, 1 drivers
S_0x562b8ce197c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce19220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28c210 .functor XOR 1, L_0x562b8d1b4cd0, L_0x562b8d28c130, C4<0>, C4<0>;
L_0x562b8d28c310 .functor AND 1, L_0x562b8d1b4cd0, L_0x562b8d28c130, C4<1>, C4<1>;
v0x562b8ce19950_0 .net "S", 0 0, L_0x562b8d28c210;  alias, 1 drivers
v0x562b8ce199f0_0 .net "a", 0 0, L_0x562b8d1b4cd0;  alias, 1 drivers
v0x562b8ce19a90_0 .net "b", 0 0, L_0x562b8d28c130;  alias, 1 drivers
v0x562b8ce19b30_0 .net "cout", 0 0, L_0x562b8d28c310;  alias, 1 drivers
S_0x562b8ce1a0d0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8ce15e40;
 .timescale 0 0;
P_0x562b8c3e86f0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8ce1a260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce1a0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d28c930 .functor OR 1, L_0x562b8d28c750, L_0x562b8d28c8c0, C4<0>, C4<0>;
v0x562b8ce1ac10_0 .net "S", 0 0, L_0x562b8d28c7c0;  1 drivers
v0x562b8ce1acb0_0 .net "a", 0 0, L_0x562b8d28ca30;  1 drivers
v0x562b8ce1ad50_0 .net "b", 0 0, L_0x562b8d28cc70;  1 drivers
v0x562b8ce1adf0_0 .net "cin", 0 0, L_0x562b8d28c380;  alias, 1 drivers
v0x562b8ce1ae90_0 .net "cout", 0 0, L_0x562b8d28c930;  alias, 1 drivers
v0x562b8ce1af30_0 .net "cout1", 0 0, L_0x562b8d28c750;  1 drivers
v0x562b8ce1afd0_0 .net "cout2", 0 0, L_0x562b8d28c8c0;  1 drivers
v0x562b8ce1b070_0 .net "s1", 0 0, L_0x562b8d28c6e0;  1 drivers
S_0x562b8ce1a3f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce1a260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28c6e0 .functor XOR 1, L_0x562b8d28ca30, L_0x562b8d28cc70, C4<0>, C4<0>;
L_0x562b8d28c750 .functor AND 1, L_0x562b8d28ca30, L_0x562b8d28cc70, C4<1>, C4<1>;
v0x562b8ce1a580_0 .net "S", 0 0, L_0x562b8d28c6e0;  alias, 1 drivers
v0x562b8ce1a620_0 .net "a", 0 0, L_0x562b8d28ca30;  alias, 1 drivers
v0x562b8ce1a6c0_0 .net "b", 0 0, L_0x562b8d28cc70;  alias, 1 drivers
v0x562b8ce1a760_0 .net "cout", 0 0, L_0x562b8d28c750;  alias, 1 drivers
S_0x562b8ce1a800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce1a260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28c7c0 .functor XOR 1, L_0x562b8d28c380, L_0x562b8d28c6e0, C4<0>, C4<0>;
L_0x562b8d28c8c0 .functor AND 1, L_0x562b8d28c380, L_0x562b8d28c6e0, C4<1>, C4<1>;
v0x562b8ce1a990_0 .net "S", 0 0, L_0x562b8d28c7c0;  alias, 1 drivers
v0x562b8ce1aa30_0 .net "a", 0 0, L_0x562b8d28c380;  alias, 1 drivers
v0x562b8ce1aad0_0 .net "b", 0 0, L_0x562b8d28c6e0;  alias, 1 drivers
v0x562b8ce1ab70_0 .net "cout", 0 0, L_0x562b8d28c8c0;  alias, 1 drivers
S_0x562b8ce1b110 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8ce15e40;
 .timescale 0 0;
P_0x562b8c60c780 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8ce1b2a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce1b110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d28cf60 .functor OR 1, L_0x562b8d28cd80, L_0x562b8d28cef0, C4<0>, C4<0>;
v0x562b8ce1bc50_0 .net "S", 0 0, L_0x562b8d28cdf0;  1 drivers
v0x562b8ce1bcf0_0 .net "a", 0 0, L_0x562b8d28d060;  1 drivers
v0x562b8ce1bd90_0 .net "b", 0 0, L_0x562b8d28d190;  1 drivers
v0x562b8ce1be30_0 .net "cin", 0 0, L_0x562b8d28c930;  alias, 1 drivers
v0x562b8ce1bed0_0 .net "cout", 0 0, L_0x562b8d28cf60;  alias, 1 drivers
v0x562b8ce1bf70_0 .net "cout1", 0 0, L_0x562b8d28cd80;  1 drivers
v0x562b8ce1c010_0 .net "cout2", 0 0, L_0x562b8d28cef0;  1 drivers
v0x562b8ce1c0b0_0 .net "s1", 0 0, L_0x562b8d28cd10;  1 drivers
S_0x562b8ce1b430 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce1b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28cd10 .functor XOR 1, L_0x562b8d28d060, L_0x562b8d28d190, C4<0>, C4<0>;
L_0x562b8d28cd80 .functor AND 1, L_0x562b8d28d060, L_0x562b8d28d190, C4<1>, C4<1>;
v0x562b8ce1b5c0_0 .net "S", 0 0, L_0x562b8d28cd10;  alias, 1 drivers
v0x562b8ce1b660_0 .net "a", 0 0, L_0x562b8d28d060;  alias, 1 drivers
v0x562b8ce1b700_0 .net "b", 0 0, L_0x562b8d28d190;  alias, 1 drivers
v0x562b8ce1b7a0_0 .net "cout", 0 0, L_0x562b8d28cd80;  alias, 1 drivers
S_0x562b8ce1b840 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce1b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28cdf0 .functor XOR 1, L_0x562b8d28c930, L_0x562b8d28cd10, C4<0>, C4<0>;
L_0x562b8d28cef0 .functor AND 1, L_0x562b8d28c930, L_0x562b8d28cd10, C4<1>, C4<1>;
v0x562b8ce1b9d0_0 .net "S", 0 0, L_0x562b8d28cdf0;  alias, 1 drivers
v0x562b8ce1ba70_0 .net "a", 0 0, L_0x562b8d28c930;  alias, 1 drivers
v0x562b8ce1bb10_0 .net "b", 0 0, L_0x562b8d28cd10;  alias, 1 drivers
v0x562b8ce1bbb0_0 .net "cout", 0 0, L_0x562b8d28cef0;  alias, 1 drivers
S_0x562b8ce1c150 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8ce15e40;
 .timescale 0 0;
P_0x562b8c36b030 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8ce1c2e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce1c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d28d600 .functor OR 1, L_0x562b8d28d4b0, L_0x562b8d28d590, C4<0>, C4<0>;
v0x562b8ce1cc90_0 .net "S", 0 0, L_0x562b8d28d520;  1 drivers
v0x562b8ce1cd30_0 .net "a", 0 0, L_0x562b8d28d700;  1 drivers
v0x562b8ce1cdd0_0 .net "b", 0 0, L_0x562b8d28d830;  1 drivers
v0x562b8ce1ce70_0 .net "cin", 0 0, L_0x562b8d28cf60;  alias, 1 drivers
v0x562b8ce1cf10_0 .net "cout", 0 0, L_0x562b8d28d600;  alias, 1 drivers
v0x562b8ce1cfb0_0 .net "cout1", 0 0, L_0x562b8d28d4b0;  1 drivers
v0x562b8ce1d050_0 .net "cout2", 0 0, L_0x562b8d28d590;  1 drivers
v0x562b8ce1d0f0_0 .net "s1", 0 0, L_0x562b8d28d440;  1 drivers
S_0x562b8ce1c470 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce1c2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28d440 .functor XOR 1, L_0x562b8d28d700, L_0x562b8d28d830, C4<0>, C4<0>;
L_0x562b8d28d4b0 .functor AND 1, L_0x562b8d28d700, L_0x562b8d28d830, C4<1>, C4<1>;
v0x562b8ce1c600_0 .net "S", 0 0, L_0x562b8d28d440;  alias, 1 drivers
v0x562b8ce1c6a0_0 .net "a", 0 0, L_0x562b8d28d700;  alias, 1 drivers
v0x562b8ce1c740_0 .net "b", 0 0, L_0x562b8d28d830;  alias, 1 drivers
v0x562b8ce1c7e0_0 .net "cout", 0 0, L_0x562b8d28d4b0;  alias, 1 drivers
S_0x562b8ce1c880 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce1c2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28d520 .functor XOR 1, L_0x562b8d28cf60, L_0x562b8d28d440, C4<0>, C4<0>;
L_0x562b8d28d590 .functor AND 1, L_0x562b8d28cf60, L_0x562b8d28d440, C4<1>, C4<1>;
v0x562b8ce1ca10_0 .net "S", 0 0, L_0x562b8d28d520;  alias, 1 drivers
v0x562b8ce1cab0_0 .net "a", 0 0, L_0x562b8d28cf60;  alias, 1 drivers
v0x562b8ce1cb50_0 .net "b", 0 0, L_0x562b8d28d440;  alias, 1 drivers
v0x562b8ce1cbf0_0 .net "cout", 0 0, L_0x562b8d28d590;  alias, 1 drivers
S_0x562b8ce1d190 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8ce15e40;
 .timescale 0 0;
P_0x562b8c318730 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8ce1d320 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce1d190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d28dbc0 .functor OR 1, L_0x562b8d28d9e0, L_0x562b8d28db50, C4<0>, C4<0>;
v0x562b8ce1dcd0_0 .net "S", 0 0, L_0x562b8d28da50;  1 drivers
v0x562b8ce1dd70_0 .net "a", 0 0, L_0x562b8d28dc30;  1 drivers
v0x562b8ce1de10_0 .net "b", 0 0, L_0x562b8d28dd60;  1 drivers
v0x562b8ce1deb0_0 .net "cin", 0 0, L_0x562b8d28d600;  alias, 1 drivers
v0x562b8ce1df50_0 .net "cout", 0 0, L_0x562b8d28dbc0;  alias, 1 drivers
v0x562b8ce1dff0_0 .net "cout1", 0 0, L_0x562b8d28d9e0;  1 drivers
v0x562b8ce1e090_0 .net "cout2", 0 0, L_0x562b8d28db50;  1 drivers
v0x562b8ce1e130_0 .net "s1", 0 0, L_0x562b8d28d3d0;  1 drivers
S_0x562b8ce1d4b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce1d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28d3d0 .functor XOR 1, L_0x562b8d28dc30, L_0x562b8d28dd60, C4<0>, C4<0>;
L_0x562b8d28d9e0 .functor AND 1, L_0x562b8d28dc30, L_0x562b8d28dd60, C4<1>, C4<1>;
v0x562b8ce1d640_0 .net "S", 0 0, L_0x562b8d28d3d0;  alias, 1 drivers
v0x562b8ce1d6e0_0 .net "a", 0 0, L_0x562b8d28dc30;  alias, 1 drivers
v0x562b8ce1d780_0 .net "b", 0 0, L_0x562b8d28dd60;  alias, 1 drivers
v0x562b8ce1d820_0 .net "cout", 0 0, L_0x562b8d28d9e0;  alias, 1 drivers
S_0x562b8ce1d8c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce1d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28da50 .functor XOR 1, L_0x562b8d28d600, L_0x562b8d28d3d0, C4<0>, C4<0>;
L_0x562b8d28db50 .functor AND 1, L_0x562b8d28d600, L_0x562b8d28d3d0, C4<1>, C4<1>;
v0x562b8ce1da50_0 .net "S", 0 0, L_0x562b8d28da50;  alias, 1 drivers
v0x562b8ce1daf0_0 .net "a", 0 0, L_0x562b8d28d600;  alias, 1 drivers
v0x562b8ce1db90_0 .net "b", 0 0, L_0x562b8d28d3d0;  alias, 1 drivers
v0x562b8ce1dc30_0 .net "cout", 0 0, L_0x562b8d28db50;  alias, 1 drivers
S_0x562b8ce1ff30 .scope module, "ins12" "karatsuba_4" 3 125, 3 98 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x562b8d2b2610 .functor XOR 1, L_0x562b8d2a3e10, L_0x562b8d2a64f0, C4<0>, C4<0>;
L_0x562b8d2b6b90 .functor AND 1, L_0x562b8d2be670, L_0x562b8d2be760, C4<1>, C4<1>;
v0x562b8cee90d0_0 .net "X", 3 0, L_0x562b8d2bea30;  1 drivers
v0x562b8cee91d0_0 .net "Y", 3 0, L_0x562b8d2bead0;  1 drivers
v0x562b8cee92b0_0 .net "Z", 7 0, L_0x562b8d2be8f0;  alias, 1 drivers
v0x562b8cee9370_0 .net *"_ivl_20", 0 0, L_0x562b8d2b2610;  1 drivers
L_0x7f38f70e4218 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cee9450_0 .net/2u *"_ivl_26", 3 0, L_0x7f38f70e4218;  1 drivers
L_0x7f38f70e4260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cee9580_0 .net/2u *"_ivl_30", 1 0, L_0x7f38f70e4260;  1 drivers
L_0x7f38f70e42a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cee9660_0 .net/2u *"_ivl_32", 1 0, L_0x7f38f70e42a8;  1 drivers
L_0x7f38f70e42f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cee9740_0 .net/2u *"_ivl_36", 3 0, L_0x7f38f70e42f0;  1 drivers
L_0x7f38f70e4380 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8cee9820_0 .net/2u *"_ivl_42", 3 0, L_0x7f38f70e4380;  1 drivers
v0x562b8cee9900_0 .net *"_ivl_44", 0 0, L_0x562b8d2be670;  1 drivers
L_0x7f38f70e43c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8cee99c0_0 .net/2u *"_ivl_46", 3 0, L_0x7f38f70e43c8;  1 drivers
v0x562b8cee9aa0_0 .net *"_ivl_48", 0 0, L_0x562b8d2be760;  1 drivers
v0x562b8cee9b60_0 .net *"_ivl_51", 0 0, L_0x562b8d2b6b90;  1 drivers
L_0x7f38f70e4410 .functor BUFT 1, C4<11100001>, C4<0>, C4<0>, C4<0>;
v0x562b8cee9c20_0 .net/2u *"_ivl_52", 7 0, L_0x7f38f70e4410;  1 drivers
v0x562b8cee9d00_0 .net "a", 1 0, L_0x562b8d2a3960;  1 drivers
v0x562b8cee9dc0_0 .net "a_abs", 1 0, L_0x562b8d2a5150;  1 drivers
v0x562b8cee9ed0_0 .net "b", 1 0, L_0x562b8d2a61a0;  1 drivers
v0x562b8ceea0f0_0 .net "b_abs", 1 0, L_0x562b8d2a73d0;  1 drivers
v0x562b8ceea200_0 .net "c1", 0 0, L_0x562b8d2b47f0;  1 drivers
v0x562b8ceea2f0_0 .net "c2", 0 0, L_0x562b8d2b6740;  1 drivers
v0x562b8ceea390_0 .net "c3", 0 0, L_0x562b8d2ba870;  1 drivers
v0x562b8ceea480_0 .net "c4", 0 0, L_0x562b8d2be5e0;  1 drivers
v0x562b8ceea520_0 .net "neg_a", 0 0, L_0x562b8d2a3e10;  1 drivers
v0x562b8ceea5c0_0 .net "neg_b", 0 0, L_0x562b8d2a64f0;  1 drivers
v0x562b8ceea660_0 .net "temp", 7 0, L_0x562b8d2ba740;  1 drivers
v0x562b8ceea750_0 .net "term1", 7 0, L_0x562b8d2b67d0;  1 drivers
v0x562b8ceea7f0_0 .net "term2", 7 0, L_0x562b8d2b68c0;  1 drivers
v0x562b8ceea890_0 .net "term3", 7 0, L_0x562b8d2b6a50;  1 drivers
v0x562b8ceea930_0 .net "z0", 3 0, L_0x562b8d2a2540;  1 drivers
v0x562b8ceea9d0_0 .net "z1", 3 0, L_0x562b8d2b6560;  1 drivers
v0x562b8ceeaa70_0 .net "z1_1", 3 0, L_0x562b8d2b26a0;  1 drivers
v0x562b8ceeab40_0 .net "z1_2", 3 0, L_0x562b8d2b46c0;  1 drivers
v0x562b8ceeac30_0 .net "z1_3", 3 0, L_0x562b8d2b0400;  1 drivers
v0x562b8ceeaee0_0 .net "z1_4", 3 0, L_0x562b8d2b2450;  1 drivers
v0x562b8ceeaff0_0 .net "z2", 3 0, L_0x562b8d297730;  1 drivers
v0x562b8ceeb0b0_0 .net "z_og", 7 0, L_0x562b8d2be400;  1 drivers
L_0x562b8d297a30 .part L_0x562b8d2bea30, 2, 2;
L_0x562b8d297ad0 .part L_0x562b8d2bead0, 2, 2;
L_0x562b8d2a2840 .part L_0x562b8d2bea30, 0, 2;
L_0x562b8d2a28e0 .part L_0x562b8d2bead0, 0, 2;
L_0x562b8d2a52a0 .part L_0x562b8d2bea30, 0, 2;
L_0x562b8d2a5340 .part L_0x562b8d2bea30, 2, 2;
L_0x562b8d2a7500 .part L_0x562b8d2bead0, 2, 2;
L_0x562b8d2a75a0 .part L_0x562b8d2bead0, 0, 2;
L_0x562b8d2b26a0 .functor MUXZ 4, L_0x562b8d2b0400, L_0x562b8d2b2450, L_0x562b8d2b2610, C4<>;
L_0x562b8d2b67d0 .concat [ 4 4 0 0], L_0x562b8d2a2540, L_0x7f38f70e4218;
L_0x562b8d2b68c0 .concat [ 2 4 2 0], L_0x7f38f70e42a8, L_0x562b8d2b6560, L_0x7f38f70e4260;
L_0x562b8d2b6a50 .concat [ 4 4 0 0], L_0x7f38f70e42f0, L_0x562b8d297730;
L_0x562b8d2be670 .cmp/eq 4, L_0x562b8d2bea30, L_0x7f38f70e4380;
L_0x562b8d2be760 .cmp/eq 4, L_0x562b8d2bead0, L_0x7f38f70e43c8;
L_0x562b8d2be8f0 .functor MUXZ 8, L_0x562b8d2be400, L_0x7f38f70e4410, L_0x562b8d2b6b90, C4<>;
S_0x562b8ce200c0 .scope module, "ins1" "subtractor_Nbit" 3 106, 3 35 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8c24e120 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d2a3a00 .functor NOT 2, L_0x562b8d2a5340, C4<00>, C4<00>, C4<00>;
L_0x7f38f70e3b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a3c20 .functor BUFZ 1, L_0x7f38f70e3b58, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a3e10 .functor NOT 1, L_0x562b8d2a3ce0, C4<0>, C4<0>, C4<0>;
v0x562b8ce24d50_0 .net "D", 1 0, L_0x562b8d2a3960;  alias, 1 drivers
v0x562b8ce24df0_0 .net *"_ivl_21", 0 0, L_0x562b8d2a3c20;  1 drivers
v0x562b8ce24e90_0 .net "a", 1 0, L_0x562b8d2a52a0;  1 drivers
v0x562b8ce24f30_0 .net "abs_D", 1 0, L_0x562b8d2a5150;  alias, 1 drivers
v0x562b8ce24fd0_0 .net "b", 1 0, L_0x562b8d2a5340;  1 drivers
v0x562b8ce25070_0 .net "b_comp", 1 0, L_0x562b8d2a3a00;  1 drivers
v0x562b8ce25110_0 .net "carry", 2 0, L_0x562b8d2a3a90;  1 drivers
v0x562b8ce251b0_0 .net "cin", 0 0, L_0x7f38f70e3b58;  1 drivers
v0x562b8ce25250_0 .net "is_pos", 0 0, L_0x562b8d2a3ce0;  1 drivers
v0x562b8ce252f0_0 .net "negative", 0 0, L_0x562b8d2a3e10;  alias, 1 drivers
v0x562b8ce25390_0 .net "twos", 1 0, L_0x562b8d2a4f90;  1 drivers
L_0x562b8d2a2e40 .part L_0x562b8d2a52a0, 0, 1;
L_0x562b8d2a2f70 .part L_0x562b8d2a3a00, 0, 1;
L_0x562b8d2a30a0 .part L_0x562b8d2a3a90, 0, 1;
L_0x562b8d2a35d0 .part L_0x562b8d2a52a0, 1, 1;
L_0x562b8d2a3700 .part L_0x562b8d2a3a00, 1, 1;
L_0x562b8d2a3830 .part L_0x562b8d2a3a90, 1, 1;
L_0x562b8d2a3960 .concat8 [ 1 1 0 0], L_0x562b8d2a2b40, L_0x562b8d2a32d0;
L_0x562b8d2a3a90 .concat8 [ 1 1 1 0], L_0x562b8d2a3c20, L_0x562b8d2a2db0, L_0x562b8d2a3540;
L_0x562b8d2a3ce0 .part L_0x562b8d2a3a90, 2, 1;
L_0x562b8d2a5150 .functor MUXZ 2, L_0x562b8d2a4f90, L_0x562b8d2a3960, L_0x562b8d2a3ce0, C4<>;
S_0x562b8ce202f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ce200c0;
 .timescale 0 0;
P_0x562b8c2372c0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ce20480 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a2db0 .functor OR 1, L_0x562b8d2a2a60, L_0x562b8d2a2d20, C4<0>, C4<0>;
v0x562b8ce20e30_0 .net "S", 0 0, L_0x562b8d2a2b40;  1 drivers
v0x562b8ce20ed0_0 .net "a", 0 0, L_0x562b8d2a2e40;  1 drivers
v0x562b8ce20f70_0 .net "b", 0 0, L_0x562b8d2a2f70;  1 drivers
v0x562b8ce21010_0 .net "cin", 0 0, L_0x562b8d2a30a0;  1 drivers
v0x562b8ce210b0_0 .net "cout", 0 0, L_0x562b8d2a2db0;  1 drivers
v0x562b8ce21150_0 .net "cout1", 0 0, L_0x562b8d2a2a60;  1 drivers
v0x562b8ce211f0_0 .net "cout2", 0 0, L_0x562b8d2a2d20;  1 drivers
v0x562b8ce21290_0 .net "s1", 0 0, L_0x562b8d2a2980;  1 drivers
S_0x562b8ce20610 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce20480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a2980 .functor XOR 1, L_0x562b8d2a2e40, L_0x562b8d2a2f70, C4<0>, C4<0>;
L_0x562b8d2a2a60 .functor AND 1, L_0x562b8d2a2e40, L_0x562b8d2a2f70, C4<1>, C4<1>;
v0x562b8ce207a0_0 .net "S", 0 0, L_0x562b8d2a2980;  alias, 1 drivers
v0x562b8ce20840_0 .net "a", 0 0, L_0x562b8d2a2e40;  alias, 1 drivers
v0x562b8ce208e0_0 .net "b", 0 0, L_0x562b8d2a2f70;  alias, 1 drivers
v0x562b8ce20980_0 .net "cout", 0 0, L_0x562b8d2a2a60;  alias, 1 drivers
S_0x562b8ce20a20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce20480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a2b40 .functor XOR 1, L_0x562b8d2a30a0, L_0x562b8d2a2980, C4<0>, C4<0>;
L_0x562b8d2a2d20 .functor AND 1, L_0x562b8d2a30a0, L_0x562b8d2a2980, C4<1>, C4<1>;
v0x562b8ce20bb0_0 .net "S", 0 0, L_0x562b8d2a2b40;  alias, 1 drivers
v0x562b8ce20c50_0 .net "a", 0 0, L_0x562b8d2a30a0;  alias, 1 drivers
v0x562b8ce20cf0_0 .net "b", 0 0, L_0x562b8d2a2980;  alias, 1 drivers
v0x562b8ce20d90_0 .net "cout", 0 0, L_0x562b8d2a2d20;  alias, 1 drivers
S_0x562b8ce21330 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8ce200c0;
 .timescale 0 0;
P_0x562b8c17a8c0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8ce214c0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce21330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a3540 .functor OR 1, L_0x562b8d2a3240, L_0x562b8d2a34b0, C4<0>, C4<0>;
v0x562b8ce21e70_0 .net "S", 0 0, L_0x562b8d2a32d0;  1 drivers
v0x562b8ce21f10_0 .net "a", 0 0, L_0x562b8d2a35d0;  1 drivers
v0x562b8ce21fb0_0 .net "b", 0 0, L_0x562b8d2a3700;  1 drivers
v0x562b8ce22050_0 .net "cin", 0 0, L_0x562b8d2a3830;  1 drivers
v0x562b8ce220f0_0 .net "cout", 0 0, L_0x562b8d2a3540;  1 drivers
v0x562b8ce22190_0 .net "cout1", 0 0, L_0x562b8d2a3240;  1 drivers
v0x562b8ce22230_0 .net "cout2", 0 0, L_0x562b8d2a34b0;  1 drivers
v0x562b8ce222d0_0 .net "s1", 0 0, L_0x562b8d2a31d0;  1 drivers
S_0x562b8ce21650 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce214c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a31d0 .functor XOR 1, L_0x562b8d2a35d0, L_0x562b8d2a3700, C4<0>, C4<0>;
L_0x562b8d2a3240 .functor AND 1, L_0x562b8d2a35d0, L_0x562b8d2a3700, C4<1>, C4<1>;
v0x562b8ce217e0_0 .net "S", 0 0, L_0x562b8d2a31d0;  alias, 1 drivers
v0x562b8ce21880_0 .net "a", 0 0, L_0x562b8d2a35d0;  alias, 1 drivers
v0x562b8ce21920_0 .net "b", 0 0, L_0x562b8d2a3700;  alias, 1 drivers
v0x562b8ce219c0_0 .net "cout", 0 0, L_0x562b8d2a3240;  alias, 1 drivers
S_0x562b8ce21a60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce214c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a32d0 .functor XOR 1, L_0x562b8d2a3830, L_0x562b8d2a31d0, C4<0>, C4<0>;
L_0x562b8d2a34b0 .functor AND 1, L_0x562b8d2a3830, L_0x562b8d2a31d0, C4<1>, C4<1>;
v0x562b8ce21bf0_0 .net "S", 0 0, L_0x562b8d2a32d0;  alias, 1 drivers
v0x562b8ce21c90_0 .net "a", 0 0, L_0x562b8d2a3830;  alias, 1 drivers
v0x562b8ce21d30_0 .net "b", 0 0, L_0x562b8d2a31d0;  alias, 1 drivers
v0x562b8ce21dd0_0 .net "cout", 0 0, L_0x562b8d2a34b0;  alias, 1 drivers
S_0x562b8ce22370 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ce200c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8c16ced0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2a3ed0 .functor NOT 2, L_0x562b8d2a3960, C4<00>, C4<00>, C4<00>;
v0x562b8ce24ad0_0 .net "cout", 0 0, L_0x562b8d2a50c0;  1 drivers
v0x562b8ce24b70_0 .net "i", 1 0, L_0x562b8d2a3960;  alias, 1 drivers
v0x562b8ce24c10_0 .net "o", 1 0, L_0x562b8d2a4f90;  alias, 1 drivers
v0x562b8ce24cb0_0 .net "temp2", 1 0, L_0x562b8d2a3ed0;  1 drivers
S_0x562b8ce22500 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce22370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c11bbb0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e3b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a5030 .functor BUFZ 1, L_0x7f38f70e3b10, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a50c0 .functor BUFZ 1, L_0x562b8d2a4ba0, C4<0>, C4<0>, C4<0>;
v0x562b8ce24710_0 .net "S", 1 0, L_0x562b8d2a4f90;  alias, 1 drivers
v0x562b8ce247b0_0 .net "a", 1 0, L_0x562b8d2a3ed0;  alias, 1 drivers
L_0x7f38f70e3ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce24850_0 .net "b", 1 0, L_0x7f38f70e3ac8;  1 drivers
v0x562b8ce248f0 .array "carry", 0 2;
v0x562b8ce248f0_0 .net v0x562b8ce248f0 0, 0 0, L_0x562b8d2a5030; 1 drivers
v0x562b8ce248f0_1 .net v0x562b8ce248f0 1, 0 0, L_0x562b8d2a44f0; 1 drivers
v0x562b8ce248f0_2 .net v0x562b8ce248f0 2, 0 0, L_0x562b8d2a4ba0; 1 drivers
v0x562b8ce24990_0 .net "cin", 0 0, L_0x7f38f70e3b10;  1 drivers
v0x562b8ce24a30_0 .net "cout", 0 0, L_0x562b8d2a50c0;  alias, 1 drivers
L_0x562b8d2a4630 .part L_0x562b8d2a3ed0, 0, 1;
L_0x562b8d2a4780 .part L_0x7f38f70e3ac8, 0, 1;
L_0x562b8d2a4ca0 .part L_0x562b8d2a3ed0, 1, 1;
L_0x562b8d2a4e60 .part L_0x7f38f70e3ac8, 1, 1;
L_0x562b8d2a4f90 .concat8 [ 1 1 0 0], L_0x562b8d2a4240, L_0x562b8d2a49d0;
S_0x562b8ce22690 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce22500;
 .timescale 0 0;
P_0x562b8c1286f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce22820 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce22690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a44f0 .functor OR 1, L_0x562b8d2a4160, L_0x562b8d2a43d0, C4<0>, C4<0>;
v0x562b8ce231d0_0 .net "S", 0 0, L_0x562b8d2a4240;  1 drivers
v0x562b8ce23270_0 .net "a", 0 0, L_0x562b8d2a4630;  1 drivers
v0x562b8ce23310_0 .net "b", 0 0, L_0x562b8d2a4780;  1 drivers
v0x562b8ce233b0_0 .net "cin", 0 0, L_0x562b8d2a5030;  alias, 1 drivers
v0x562b8ce23450_0 .net "cout", 0 0, L_0x562b8d2a44f0;  alias, 1 drivers
v0x562b8ce234f0_0 .net "cout1", 0 0, L_0x562b8d2a4160;  1 drivers
v0x562b8ce23590_0 .net "cout2", 0 0, L_0x562b8d2a43d0;  1 drivers
v0x562b8ce23630_0 .net "s1", 0 0, L_0x562b8d2a4060;  1 drivers
S_0x562b8ce229b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce22820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a4060 .functor XOR 1, L_0x562b8d2a4630, L_0x562b8d2a4780, C4<0>, C4<0>;
L_0x562b8d2a4160 .functor AND 1, L_0x562b8d2a4630, L_0x562b8d2a4780, C4<1>, C4<1>;
v0x562b8ce22b40_0 .net "S", 0 0, L_0x562b8d2a4060;  alias, 1 drivers
v0x562b8ce22be0_0 .net "a", 0 0, L_0x562b8d2a4630;  alias, 1 drivers
v0x562b8ce22c80_0 .net "b", 0 0, L_0x562b8d2a4780;  alias, 1 drivers
v0x562b8ce22d20_0 .net "cout", 0 0, L_0x562b8d2a4160;  alias, 1 drivers
S_0x562b8ce22dc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce22820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a4240 .functor XOR 1, L_0x562b8d2a5030, L_0x562b8d2a4060, C4<0>, C4<0>;
L_0x562b8d2a43d0 .functor AND 1, L_0x562b8d2a5030, L_0x562b8d2a4060, C4<1>, C4<1>;
v0x562b8ce22f50_0 .net "S", 0 0, L_0x562b8d2a4240;  alias, 1 drivers
v0x562b8ce22ff0_0 .net "a", 0 0, L_0x562b8d2a5030;  alias, 1 drivers
v0x562b8ce23090_0 .net "b", 0 0, L_0x562b8d2a4060;  alias, 1 drivers
v0x562b8ce23130_0 .net "cout", 0 0, L_0x562b8d2a43d0;  alias, 1 drivers
S_0x562b8ce236d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce22500;
 .timescale 0 0;
P_0x562b8c158600 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce23860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce236d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a4ba0 .functor OR 1, L_0x562b8d2a4940, L_0x562b8d2a4b10, C4<0>, C4<0>;
v0x562b8ce24210_0 .net "S", 0 0, L_0x562b8d2a49d0;  1 drivers
v0x562b8ce242b0_0 .net "a", 0 0, L_0x562b8d2a4ca0;  1 drivers
v0x562b8ce24350_0 .net "b", 0 0, L_0x562b8d2a4e60;  1 drivers
v0x562b8ce243f0_0 .net "cin", 0 0, L_0x562b8d2a44f0;  alias, 1 drivers
v0x562b8ce24490_0 .net "cout", 0 0, L_0x562b8d2a4ba0;  alias, 1 drivers
v0x562b8ce24530_0 .net "cout1", 0 0, L_0x562b8d2a4940;  1 drivers
v0x562b8ce245d0_0 .net "cout2", 0 0, L_0x562b8d2a4b10;  1 drivers
v0x562b8ce24670_0 .net "s1", 0 0, L_0x562b8d2a48b0;  1 drivers
S_0x562b8ce239f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce23860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a48b0 .functor XOR 1, L_0x562b8d2a4ca0, L_0x562b8d2a4e60, C4<0>, C4<0>;
L_0x562b8d2a4940 .functor AND 1, L_0x562b8d2a4ca0, L_0x562b8d2a4e60, C4<1>, C4<1>;
v0x562b8ce23b80_0 .net "S", 0 0, L_0x562b8d2a48b0;  alias, 1 drivers
v0x562b8ce23c20_0 .net "a", 0 0, L_0x562b8d2a4ca0;  alias, 1 drivers
v0x562b8ce23cc0_0 .net "b", 0 0, L_0x562b8d2a4e60;  alias, 1 drivers
v0x562b8ce23d60_0 .net "cout", 0 0, L_0x562b8d2a4940;  alias, 1 drivers
S_0x562b8ce23e00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce23860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a49d0 .functor XOR 1, L_0x562b8d2a44f0, L_0x562b8d2a48b0, C4<0>, C4<0>;
L_0x562b8d2a4b10 .functor AND 1, L_0x562b8d2a44f0, L_0x562b8d2a48b0, C4<1>, C4<1>;
v0x562b8ce23f90_0 .net "S", 0 0, L_0x562b8d2a49d0;  alias, 1 drivers
v0x562b8ce24030_0 .net "a", 0 0, L_0x562b8d2a44f0;  alias, 1 drivers
v0x562b8ce240d0_0 .net "b", 0 0, L_0x562b8d2a48b0;  alias, 1 drivers
v0x562b8ce24170_0 .net "cout", 0 0, L_0x562b8d2a4b10;  alias, 1 drivers
S_0x562b8ce25430 .scope module, "ins11" "karatsuba_2" 3 104, 3 73 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d291be0 .functor XOR 1, L_0x562b8d28f140, L_0x562b8d290110, C4<0>, C4<0>;
v0x562b8ce65e00_0 .net "X", 1 0, L_0x562b8d297a30;  1 drivers
v0x562b8ce65f00_0 .net "Y", 1 0, L_0x562b8d297ad0;  1 drivers
v0x562b8ce65fe0_0 .net "Z", 3 0, L_0x562b8d297730;  alias, 1 drivers
v0x562b8ce660b0_0 .net *"_ivl_20", 0 0, L_0x562b8d291be0;  1 drivers
L_0x7f38f70e3498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce66170_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e3498;  1 drivers
L_0x7f38f70e34e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce662a0_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e34e0;  1 drivers
L_0x7f38f70e3528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce66380_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e3528;  1 drivers
L_0x7f38f70e3570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce66460_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e3570;  1 drivers
v0x562b8ce66540_0 .net "a", 0 0, L_0x562b8d28ec10;  1 drivers
v0x562b8ce66670_0 .net "a_abs", 0 0, L_0x562b8d28f770;  1 drivers
v0x562b8ce66710_0 .net "b", 0 0, L_0x562b8d28fbe0;  1 drivers
v0x562b8ce66840_0 .net "b_abs", 0 0, L_0x562b8d290740;  1 drivers
v0x562b8ce668e0_0 .net "c1", 0 0, L_0x562b8d292ca0;  1 drivers
v0x562b8ce66980_0 .net "c2", 0 0, L_0x562b8d293bd0;  1 drivers
v0x562b8ce66a20_0 .net "c3", 0 0, L_0x562b8d295af0;  1 drivers
v0x562b8ce66b10_0 .net "c4", 0 0, L_0x562b8d2979a0;  1 drivers
v0x562b8ce66bb0_0 .net "neg_a", 0 0, L_0x562b8d28f140;  1 drivers
v0x562b8ce66c50_0 .net "neg_b", 0 0, L_0x562b8d290110;  1 drivers
v0x562b8ce66cf0_0 .net "temp", 3 0, L_0x562b8d2959e0;  1 drivers
v0x562b8ce66de0_0 .net "term1", 3 0, L_0x562b8d293c40;  1 drivers
v0x562b8ce66e80_0 .net "term2", 3 0, L_0x562b8d293ce0;  1 drivers
v0x562b8ce66f20_0 .net "term3", 3 0, L_0x562b8d293e70;  1 drivers
v0x562b8ce66ff0_0 .net "z0", 1 0, L_0x562b8d28e830;  1 drivers
v0x562b8ce670e0_0 .net "z1", 1 0, L_0x562b8d293a30;  1 drivers
v0x562b8ce67180_0 .net "z1_1", 1 0, L_0x562b8d291c50;  1 drivers
v0x562b8ce67250_0 .net "z1_2", 1 0, L_0x562b8d292b90;  1 drivers
v0x562b8ce67340_0 .net "z1_3", 1 0, L_0x562b8d290b40;  1 drivers
v0x562b8ce67430_0 .net "z1_4", 1 0, L_0x562b8d291a10;  1 drivers
v0x562b8ce67540_0 .net "z2", 1 0, L_0x562b8d28e5e0;  1 drivers
L_0x562b8d28e680 .part L_0x562b8d297a30, 1, 1;
L_0x562b8d28e720 .part L_0x562b8d297ad0, 1, 1;
L_0x562b8d28e8d0 .part L_0x562b8d297a30, 0, 1;
L_0x562b8d28e970 .part L_0x562b8d297ad0, 0, 1;
L_0x562b8d28f810 .part L_0x562b8d297a30, 0, 1;
L_0x562b8d28f8b0 .part L_0x562b8d297a30, 1, 1;
L_0x562b8d2907e0 .part L_0x562b8d297ad0, 1, 1;
L_0x562b8d290880 .part L_0x562b8d297ad0, 0, 1;
L_0x562b8d291c50 .functor MUXZ 2, L_0x562b8d290b40, L_0x562b8d291a10, L_0x562b8d291be0, C4<>;
L_0x562b8d293c40 .concat [ 2 2 0 0], L_0x562b8d28e830, L_0x7f38f70e3498;
L_0x562b8d293ce0 .concat [ 1 2 1 0], L_0x7f38f70e3528, L_0x562b8d293a30, L_0x7f38f70e34e0;
L_0x562b8d293e70 .concat [ 2 2 0 0], L_0x7f38f70e3570, L_0x562b8d28e5e0;
S_0x562b8ce255c0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8bfde360 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d28ef20 .functor NOT 1, L_0x562b8d28f8b0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e3258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d28f030 .functor BUFZ 1, L_0x7f38f70e3258, C4<0>, C4<0>, C4<0>;
L_0x562b8d28f140 .functor NOT 1, L_0x562b8d28f0a0, C4<0>, C4<0>, C4<0>;
v0x562b8ce281d0_0 .net "D", 0 0, L_0x562b8d28ec10;  alias, 1 drivers
v0x562b8ce28270_0 .net *"_ivl_9", 0 0, L_0x562b8d28f030;  1 drivers
v0x562b8ce28310_0 .net "a", 0 0, L_0x562b8d28f810;  1 drivers
v0x562b8ce283b0_0 .net "abs_D", 0 0, L_0x562b8d28f770;  alias, 1 drivers
v0x562b8ce28450_0 .net "b", 0 0, L_0x562b8d28f8b0;  1 drivers
v0x562b8ce284f0_0 .net "b_comp", 0 0, L_0x562b8d28ef20;  1 drivers
v0x562b8ce28590_0 .net "carry", 1 0, L_0x562b8d28ef90;  1 drivers
v0x562b8ce28630_0 .net "cin", 0 0, L_0x7f38f70e3258;  1 drivers
v0x562b8ce286d0_0 .net "is_pos", 0 0, L_0x562b8d28f0a0;  1 drivers
v0x562b8ce28770_0 .net "negative", 0 0, L_0x562b8d28f140;  alias, 1 drivers
v0x562b8ce28810_0 .net "twos", 0 0, L_0x562b8d28f420;  1 drivers
L_0x562b8d28edf0 .part L_0x562b8d28ef90, 0, 1;
L_0x562b8d28ef90 .concat8 [ 1 1 0 0], L_0x562b8d28f030, L_0x562b8d28ed80;
L_0x562b8d28f0a0 .part L_0x562b8d28ef90, 1, 1;
L_0x562b8d28f770 .functor MUXZ 1, L_0x562b8d28f420, L_0x562b8d28ec10, L_0x562b8d28f0a0, C4<>;
S_0x562b8ce257f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ce255c0;
 .timescale 0 0;
P_0x562b8c209790 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ce25980 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce257f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d28ed80 .functor OR 1, L_0x562b8d28ea80, L_0x562b8d28ed10, C4<0>, C4<0>;
v0x562b8ce26330_0 .net "S", 0 0, L_0x562b8d28ec10;  alias, 1 drivers
v0x562b8ce263d0_0 .net "a", 0 0, L_0x562b8d28f810;  alias, 1 drivers
v0x562b8ce26470_0 .net "b", 0 0, L_0x562b8d28ef20;  alias, 1 drivers
v0x562b8ce26510_0 .net "cin", 0 0, L_0x562b8d28edf0;  1 drivers
v0x562b8ce265b0_0 .net "cout", 0 0, L_0x562b8d28ed80;  1 drivers
v0x562b8ce26650_0 .net "cout1", 0 0, L_0x562b8d28ea80;  1 drivers
v0x562b8ce266f0_0 .net "cout2", 0 0, L_0x562b8d28ed10;  1 drivers
v0x562b8ce26790_0 .net "s1", 0 0, L_0x562b8d28ea10;  1 drivers
S_0x562b8ce25b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce25980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28ea10 .functor XOR 1, L_0x562b8d28f810, L_0x562b8d28ef20, C4<0>, C4<0>;
L_0x562b8d28ea80 .functor AND 1, L_0x562b8d28f810, L_0x562b8d28ef20, C4<1>, C4<1>;
v0x562b8ce25ca0_0 .net "S", 0 0, L_0x562b8d28ea10;  alias, 1 drivers
v0x562b8ce25d40_0 .net "a", 0 0, L_0x562b8d28f810;  alias, 1 drivers
v0x562b8ce25de0_0 .net "b", 0 0, L_0x562b8d28ef20;  alias, 1 drivers
v0x562b8ce25e80_0 .net "cout", 0 0, L_0x562b8d28ea80;  alias, 1 drivers
S_0x562b8ce25f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce25980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28ec10 .functor XOR 1, L_0x562b8d28edf0, L_0x562b8d28ea10, C4<0>, C4<0>;
L_0x562b8d28ed10 .functor AND 1, L_0x562b8d28edf0, L_0x562b8d28ea10, C4<1>, C4<1>;
v0x562b8ce260b0_0 .net "S", 0 0, L_0x562b8d28ec10;  alias, 1 drivers
v0x562b8ce26150_0 .net "a", 0 0, L_0x562b8d28edf0;  alias, 1 drivers
v0x562b8ce261f0_0 .net "b", 0 0, L_0x562b8d28ea10;  alias, 1 drivers
v0x562b8ce26290_0 .net "cout", 0 0, L_0x562b8d28ed10;  alias, 1 drivers
S_0x562b8ce26830 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ce255c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8ca901c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d28f1b0 .functor NOT 1, L_0x562b8d28ec10, C4<0>, C4<0>, C4<0>;
v0x562b8ce27f50_0 .net "cout", 0 0, L_0x562b8d28f700;  1 drivers
v0x562b8ce27ff0_0 .net "i", 0 0, L_0x562b8d28ec10;  alias, 1 drivers
v0x562b8ce28090_0 .net "o", 0 0, L_0x562b8d28f420;  alias, 1 drivers
v0x562b8ce28130_0 .net "temp2", 0 0, L_0x562b8d28f1b0;  1 drivers
S_0x562b8ce269c0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce26830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8c82e5a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e3210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d28f690 .functor BUFZ 1, L_0x7f38f70e3210, C4<0>, C4<0>, C4<0>;
L_0x562b8d28f700 .functor BUFZ 1, L_0x562b8d28f620, C4<0>, C4<0>, C4<0>;
v0x562b8ce27b90_0 .net "S", 0 0, L_0x562b8d28f420;  alias, 1 drivers
v0x562b8ce27c30_0 .net "a", 0 0, L_0x562b8d28f1b0;  alias, 1 drivers
L_0x7f38f70e31c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce27cd0_0 .net "b", 0 0, L_0x7f38f70e31c8;  1 drivers
v0x562b8ce27d70 .array "carry", 0 1;
v0x562b8ce27d70_0 .net v0x562b8ce27d70 0, 0 0, L_0x562b8d28f690; 1 drivers
v0x562b8ce27d70_1 .net v0x562b8ce27d70 1, 0 0, L_0x562b8d28f620; 1 drivers
v0x562b8ce27e10_0 .net "cin", 0 0, L_0x7f38f70e3210;  1 drivers
v0x562b8ce27eb0_0 .net "cout", 0 0, L_0x562b8d28f700;  alias, 1 drivers
S_0x562b8ce26b50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce269c0;
 .timescale 0 0;
P_0x562b8c714b70 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce26ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce26b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d28f620 .functor OR 1, L_0x562b8d28f320, L_0x562b8d28f520, C4<0>, C4<0>;
v0x562b8ce27690_0 .net "S", 0 0, L_0x562b8d28f420;  alias, 1 drivers
v0x562b8ce27730_0 .net "a", 0 0, L_0x562b8d28f1b0;  alias, 1 drivers
v0x562b8ce277d0_0 .net "b", 0 0, L_0x7f38f70e31c8;  alias, 1 drivers
v0x562b8ce27870_0 .net "cin", 0 0, L_0x562b8d28f690;  alias, 1 drivers
v0x562b8ce27910_0 .net "cout", 0 0, L_0x562b8d28f620;  alias, 1 drivers
v0x562b8ce279b0_0 .net "cout1", 0 0, L_0x562b8d28f320;  1 drivers
v0x562b8ce27a50_0 .net "cout2", 0 0, L_0x562b8d28f520;  1 drivers
v0x562b8ce27af0_0 .net "s1", 0 0, L_0x562b8d28f2b0;  1 drivers
S_0x562b8ce26e70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce26ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28f2b0 .functor XOR 1, L_0x562b8d28f1b0, L_0x7f38f70e31c8, C4<0>, C4<0>;
L_0x562b8d28f320 .functor AND 1, L_0x562b8d28f1b0, L_0x7f38f70e31c8, C4<1>, C4<1>;
v0x562b8ce27000_0 .net "S", 0 0, L_0x562b8d28f2b0;  alias, 1 drivers
v0x562b8ce270a0_0 .net "a", 0 0, L_0x562b8d28f1b0;  alias, 1 drivers
v0x562b8ce27140_0 .net "b", 0 0, L_0x7f38f70e31c8;  alias, 1 drivers
v0x562b8ce271e0_0 .net "cout", 0 0, L_0x562b8d28f320;  alias, 1 drivers
S_0x562b8ce27280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce26ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28f420 .functor XOR 1, L_0x562b8d28f690, L_0x562b8d28f2b0, C4<0>, C4<0>;
L_0x562b8d28f520 .functor AND 1, L_0x562b8d28f690, L_0x562b8d28f2b0, C4<1>, C4<1>;
v0x562b8ce27410_0 .net "S", 0 0, L_0x562b8d28f420;  alias, 1 drivers
v0x562b8ce274b0_0 .net "a", 0 0, L_0x562b8d28f690;  alias, 1 drivers
v0x562b8ce27550_0 .net "b", 0 0, L_0x562b8d28f2b0;  alias, 1 drivers
v0x562b8ce275f0_0 .net "cout", 0 0, L_0x562b8d28f520;  alias, 1 drivers
S_0x562b8ce288b0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d28e570 .functor AND 1, L_0x562b8d28e680, L_0x562b8d28e720, C4<1>, C4<1>;
v0x562b8ce28a40_0 .net "X", 0 0, L_0x562b8d28e680;  1 drivers
v0x562b8ce28ae0_0 .net "Y", 0 0, L_0x562b8d28e720;  1 drivers
v0x562b8ce28b80_0 .net "Z", 1 0, L_0x562b8d28e5e0;  alias, 1 drivers
L_0x7f38f70e3138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce28c20_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e3138;  1 drivers
v0x562b8ce28cc0_0 .net "z", 0 0, L_0x562b8d28e570;  1 drivers
L_0x562b8d28e5e0 .concat [ 1 1 0 0], L_0x562b8d28e570, L_0x7f38f70e3138;
S_0x562b8ce476c0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d28e7c0 .functor AND 1, L_0x562b8d28e8d0, L_0x562b8d28e970, C4<1>, C4<1>;
v0x562b8ce478f0_0 .net "X", 0 0, L_0x562b8d28e8d0;  1 drivers
v0x562b8ce479b0_0 .net "Y", 0 0, L_0x562b8d28e970;  1 drivers
v0x562b8ce47a70_0 .net "Z", 1 0, L_0x562b8d28e830;  alias, 1 drivers
L_0x7f38f70e3180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce47b30_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e3180;  1 drivers
v0x562b8ce47c10_0 .net "z", 0 0, L_0x562b8d28e7c0;  1 drivers
L_0x562b8d28e830 .concat [ 1 1 0 0], L_0x562b8d28e7c0, L_0x7f38f70e3180;
S_0x562b8ce47da0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ce47f80 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d28fef0 .functor NOT 1, L_0x562b8d290880, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e3330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d290000 .functor BUFZ 1, L_0x7f38f70e3330, C4<0>, C4<0>, C4<0>;
L_0x562b8d290110 .functor NOT 1, L_0x562b8d290070, C4<0>, C4<0>, C4<0>;
v0x562b8ce4c1e0_0 .net "D", 0 0, L_0x562b8d28fbe0;  alias, 1 drivers
v0x562b8ce4c2a0_0 .net *"_ivl_9", 0 0, L_0x562b8d290000;  1 drivers
v0x562b8ce4c380_0 .net "a", 0 0, L_0x562b8d2907e0;  1 drivers
v0x562b8ce4c470_0 .net "abs_D", 0 0, L_0x562b8d290740;  alias, 1 drivers
v0x562b8ce4c550_0 .net "b", 0 0, L_0x562b8d290880;  1 drivers
v0x562b8ce4c680_0 .net "b_comp", 0 0, L_0x562b8d28fef0;  1 drivers
v0x562b8ce4c790_0 .net "carry", 1 0, L_0x562b8d28ff60;  1 drivers
v0x562b8ce4c870_0 .net "cin", 0 0, L_0x7f38f70e3330;  1 drivers
v0x562b8ce4c930_0 .net "is_pos", 0 0, L_0x562b8d290070;  1 drivers
v0x562b8ce4c9f0_0 .net "negative", 0 0, L_0x562b8d290110;  alias, 1 drivers
v0x562b8ce4cab0_0 .net "twos", 0 0, L_0x562b8d2903f0;  1 drivers
L_0x562b8d28fdc0 .part L_0x562b8d28ff60, 0, 1;
L_0x562b8d28ff60 .concat8 [ 1 1 0 0], L_0x562b8d290000, L_0x562b8d28fd50;
L_0x562b8d290070 .part L_0x562b8d28ff60, 1, 1;
L_0x562b8d290740 .functor MUXZ 1, L_0x562b8d2903f0, L_0x562b8d28fbe0, L_0x562b8d290070, C4<>;
S_0x562b8ce480c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ce47da0;
 .timescale 0 0;
P_0x562b8ce482c0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ce483a0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce480c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d28fd50 .functor OR 1, L_0x562b8d28fa50, L_0x562b8d28fce0, C4<0>, C4<0>;
v0x562b8ce49270_0 .net "S", 0 0, L_0x562b8d28fbe0;  alias, 1 drivers
v0x562b8ce49330_0 .net "a", 0 0, L_0x562b8d2907e0;  alias, 1 drivers
v0x562b8ce49400_0 .net "b", 0 0, L_0x562b8d28fef0;  alias, 1 drivers
v0x562b8ce49500_0 .net "cin", 0 0, L_0x562b8d28fdc0;  1 drivers
v0x562b8ce495d0_0 .net "cout", 0 0, L_0x562b8d28fd50;  1 drivers
v0x562b8ce496c0_0 .net "cout1", 0 0, L_0x562b8d28fa50;  1 drivers
v0x562b8ce49760_0 .net "cout2", 0 0, L_0x562b8d28fce0;  1 drivers
v0x562b8ce49830_0 .net "s1", 0 0, L_0x562b8d28f9e0;  1 drivers
S_0x562b8ce48600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce483a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28f9e0 .functor XOR 1, L_0x562b8d2907e0, L_0x562b8d28fef0, C4<0>, C4<0>;
L_0x562b8d28fa50 .functor AND 1, L_0x562b8d2907e0, L_0x562b8d28fef0, C4<1>, C4<1>;
v0x562b8ce48870_0 .net "S", 0 0, L_0x562b8d28f9e0;  alias, 1 drivers
v0x562b8ce48950_0 .net "a", 0 0, L_0x562b8d2907e0;  alias, 1 drivers
v0x562b8ce48a10_0 .net "b", 0 0, L_0x562b8d28fef0;  alias, 1 drivers
v0x562b8ce48ae0_0 .net "cout", 0 0, L_0x562b8d28fa50;  alias, 1 drivers
S_0x562b8ce48c50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce483a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d28fbe0 .functor XOR 1, L_0x562b8d28fdc0, L_0x562b8d28f9e0, C4<0>, C4<0>;
L_0x562b8d28fce0 .functor AND 1, L_0x562b8d28fdc0, L_0x562b8d28f9e0, C4<1>, C4<1>;
v0x562b8ce48ec0_0 .net "S", 0 0, L_0x562b8d28fbe0;  alias, 1 drivers
v0x562b8ce48f80_0 .net "a", 0 0, L_0x562b8d28fdc0;  alias, 1 drivers
v0x562b8ce49040_0 .net "b", 0 0, L_0x562b8d28f9e0;  alias, 1 drivers
v0x562b8ce49140_0 .net "cout", 0 0, L_0x562b8d28fce0;  alias, 1 drivers
S_0x562b8ce49920 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ce47da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8ce49b00 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d290180 .functor NOT 1, L_0x562b8d28fbe0, C4<0>, C4<0>, C4<0>;
v0x562b8ce4be70_0 .net "cout", 0 0, L_0x562b8d2906d0;  1 drivers
v0x562b8ce4bf30_0 .net "i", 0 0, L_0x562b8d28fbe0;  alias, 1 drivers
v0x562b8ce4c020_0 .net "o", 0 0, L_0x562b8d2903f0;  alias, 1 drivers
v0x562b8ce4c0c0_0 .net "temp2", 0 0, L_0x562b8d290180;  1 drivers
S_0x562b8ce49ba0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce49920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce49da0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e32e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d290660 .functor BUFZ 1, L_0x7f38f70e32e8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2906d0 .functor BUFZ 1, L_0x562b8d2905f0, C4<0>, C4<0>, C4<0>;
v0x562b8ce4b800_0 .net "S", 0 0, L_0x562b8d2903f0;  alias, 1 drivers
v0x562b8ce4b910_0 .net "a", 0 0, L_0x562b8d290180;  alias, 1 drivers
L_0x7f38f70e32a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce4ba20_0 .net "b", 0 0, L_0x7f38f70e32a0;  1 drivers
v0x562b8ce4bb10 .array "carry", 0 1;
v0x562b8ce4bb10_0 .net v0x562b8ce4bb10 0, 0 0, L_0x562b8d290660; 1 drivers
v0x562b8ce4bb10_1 .net v0x562b8ce4bb10 1, 0 0, L_0x562b8d2905f0; 1 drivers
v0x562b8ce4bc20_0 .net "cin", 0 0, L_0x7f38f70e32e8;  1 drivers
v0x562b8ce4bd10_0 .net "cout", 0 0, L_0x562b8d2906d0;  alias, 1 drivers
S_0x562b8ce49f20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce49ba0;
 .timescale 0 0;
P_0x562b8ce4a140 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce4a220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce49f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2905f0 .functor OR 1, L_0x562b8d2902f0, L_0x562b8d2904f0, C4<0>, C4<0>;
v0x562b8ce4b150_0 .net "S", 0 0, L_0x562b8d2903f0;  alias, 1 drivers
v0x562b8ce4b210_0 .net "a", 0 0, L_0x562b8d290180;  alias, 1 drivers
v0x562b8ce4b2e0_0 .net "b", 0 0, L_0x7f38f70e32a0;  alias, 1 drivers
v0x562b8ce4b3e0_0 .net "cin", 0 0, L_0x562b8d290660;  alias, 1 drivers
v0x562b8ce4b4b0_0 .net "cout", 0 0, L_0x562b8d2905f0;  alias, 1 drivers
v0x562b8ce4b5a0_0 .net "cout1", 0 0, L_0x562b8d2902f0;  1 drivers
v0x562b8ce4b640_0 .net "cout2", 0 0, L_0x562b8d2904f0;  1 drivers
v0x562b8ce4b710_0 .net "s1", 0 0, L_0x562b8d290280;  1 drivers
S_0x562b8ce4a4b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce4a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d290280 .functor XOR 1, L_0x562b8d290180, L_0x7f38f70e32a0, C4<0>, C4<0>;
L_0x562b8d2902f0 .functor AND 1, L_0x562b8d290180, L_0x7f38f70e32a0, C4<1>, C4<1>;
v0x562b8ce4a750_0 .net "S", 0 0, L_0x562b8d290280;  alias, 1 drivers
v0x562b8ce4a830_0 .net "a", 0 0, L_0x562b8d290180;  alias, 1 drivers
v0x562b8ce4a8f0_0 .net "b", 0 0, L_0x7f38f70e32a0;  alias, 1 drivers
v0x562b8ce4a9c0_0 .net "cout", 0 0, L_0x562b8d2902f0;  alias, 1 drivers
S_0x562b8ce4ab30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce4a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2903f0 .functor XOR 1, L_0x562b8d290660, L_0x562b8d290280, C4<0>, C4<0>;
L_0x562b8d2904f0 .functor AND 1, L_0x562b8d290660, L_0x562b8d290280, C4<1>, C4<1>;
v0x562b8ce4ada0_0 .net "S", 0 0, L_0x562b8d2903f0;  alias, 1 drivers
v0x562b8ce4ae60_0 .net "a", 0 0, L_0x562b8d290660;  alias, 1 drivers
v0x562b8ce4af20_0 .net "b", 0 0, L_0x562b8d290280;  alias, 1 drivers
v0x562b8ce4b020_0 .net "cout", 0 0, L_0x562b8d2904f0;  alias, 1 drivers
S_0x562b8ce4cc30 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2909b0 .functor AND 1, L_0x562b8d28f770, L_0x562b8d290740, C4<1>, C4<1>;
v0x562b8ce4ce30_0 .net "X", 0 0, L_0x562b8d28f770;  alias, 1 drivers
v0x562b8ce4cef0_0 .net "Y", 0 0, L_0x562b8d290740;  alias, 1 drivers
v0x562b8ce4cf90_0 .net "Z", 1 0, L_0x562b8d290b40;  alias, 1 drivers
L_0x7f38f70e3378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce4d030_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e3378;  1 drivers
v0x562b8ce4d0f0_0 .net "z", 0 0, L_0x562b8d2909b0;  1 drivers
L_0x562b8d290b40 .concat [ 1 1 0 0], L_0x562b8d2909b0, L_0x7f38f70e3378;
S_0x562b8ce4d280 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce4d460 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e3450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d292c30 .functor BUFZ 1, L_0x7f38f70e3450, C4<0>, C4<0>, C4<0>;
L_0x562b8d292ca0 .functor BUFZ 1, L_0x562b8d2928c0, C4<0>, C4<0>, C4<0>;
v0x562b8ce50630_0 .net "S", 1 0, L_0x562b8d292b90;  alias, 1 drivers
v0x562b8ce50730_0 .net "a", 1 0, L_0x562b8d28e830;  alias, 1 drivers
v0x562b8ce507f0_0 .net "b", 1 0, L_0x562b8d28e5e0;  alias, 1 drivers
v0x562b8ce508f0 .array "carry", 0 2;
v0x562b8ce508f0_0 .net v0x562b8ce508f0 0, 0 0, L_0x562b8d292c30; 1 drivers
v0x562b8ce508f0_1 .net v0x562b8ce508f0 1, 0 0, L_0x562b8d2921f0; 1 drivers
v0x562b8ce508f0_2 .net v0x562b8ce508f0 2, 0 0, L_0x562b8d2928c0; 1 drivers
v0x562b8ce509e0_0 .net "cin", 0 0, L_0x7f38f70e3450;  1 drivers
v0x562b8ce50ad0_0 .net "cout", 0 0, L_0x562b8d292ca0;  alias, 1 drivers
L_0x562b8d2922f0 .part L_0x562b8d28e830, 0, 1;
L_0x562b8d2924b0 .part L_0x562b8d28e5e0, 0, 1;
L_0x562b8d292930 .part L_0x562b8d28e830, 1, 1;
L_0x562b8d292a60 .part L_0x562b8d28e5e0, 1, 1;
L_0x562b8d292b90 .concat8 [ 1 1 0 0], L_0x562b8d291fa0, L_0x562b8d292750;
S_0x562b8ce4d580 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce4d280;
 .timescale 0 0;
P_0x562b8ce4d780 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce4d860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce4d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2921f0 .functor OR 1, L_0x562b8d291ee0, L_0x562b8d2920f0, C4<0>, C4<0>;
v0x562b8ce4e730_0 .net "S", 0 0, L_0x562b8d291fa0;  1 drivers
v0x562b8ce4e7f0_0 .net "a", 0 0, L_0x562b8d2922f0;  1 drivers
v0x562b8ce4e8c0_0 .net "b", 0 0, L_0x562b8d2924b0;  1 drivers
v0x562b8ce4e9c0_0 .net "cin", 0 0, L_0x562b8d292c30;  alias, 1 drivers
v0x562b8ce4ea90_0 .net "cout", 0 0, L_0x562b8d2921f0;  alias, 1 drivers
v0x562b8ce4eb80_0 .net "cout1", 0 0, L_0x562b8d291ee0;  1 drivers
v0x562b8ce4ec20_0 .net "cout2", 0 0, L_0x562b8d2920f0;  1 drivers
v0x562b8ce4ecf0_0 .net "s1", 0 0, L_0x562b8d291e20;  1 drivers
S_0x562b8ce4dac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce4d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d291e20 .functor XOR 1, L_0x562b8d2922f0, L_0x562b8d2924b0, C4<0>, C4<0>;
L_0x562b8d291ee0 .functor AND 1, L_0x562b8d2922f0, L_0x562b8d2924b0, C4<1>, C4<1>;
v0x562b8ce4dd30_0 .net "S", 0 0, L_0x562b8d291e20;  alias, 1 drivers
v0x562b8ce4de10_0 .net "a", 0 0, L_0x562b8d2922f0;  alias, 1 drivers
v0x562b8ce4ded0_0 .net "b", 0 0, L_0x562b8d2924b0;  alias, 1 drivers
v0x562b8ce4dfa0_0 .net "cout", 0 0, L_0x562b8d291ee0;  alias, 1 drivers
S_0x562b8ce4e110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce4d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d291fa0 .functor XOR 1, L_0x562b8d292c30, L_0x562b8d291e20, C4<0>, C4<0>;
L_0x562b8d2920f0 .functor AND 1, L_0x562b8d292c30, L_0x562b8d291e20, C4<1>, C4<1>;
v0x562b8ce4e380_0 .net "S", 0 0, L_0x562b8d291fa0;  alias, 1 drivers
v0x562b8ce4e440_0 .net "a", 0 0, L_0x562b8d292c30;  alias, 1 drivers
v0x562b8ce4e500_0 .net "b", 0 0, L_0x562b8d291e20;  alias, 1 drivers
v0x562b8ce4e600_0 .net "cout", 0 0, L_0x562b8d2920f0;  alias, 1 drivers
S_0x562b8ce4ede0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce4d280;
 .timescale 0 0;
P_0x562b8ce4efe0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce4f0a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce4ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2928c0 .functor OR 1, L_0x562b8d2926e0, L_0x562b8d292850, C4<0>, C4<0>;
v0x562b8ce4ff90_0 .net "S", 0 0, L_0x562b8d292750;  1 drivers
v0x562b8ce50050_0 .net "a", 0 0, L_0x562b8d292930;  1 drivers
v0x562b8ce50120_0 .net "b", 0 0, L_0x562b8d292a60;  1 drivers
v0x562b8ce50220_0 .net "cin", 0 0, L_0x562b8d2921f0;  alias, 1 drivers
v0x562b8ce50310_0 .net "cout", 0 0, L_0x562b8d2928c0;  alias, 1 drivers
v0x562b8ce50400_0 .net "cout1", 0 0, L_0x562b8d2926e0;  1 drivers
v0x562b8ce504a0_0 .net "cout2", 0 0, L_0x562b8d292850;  1 drivers
v0x562b8ce50540_0 .net "s1", 0 0, L_0x562b8d292670;  1 drivers
S_0x562b8ce4f300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce4f0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d292670 .functor XOR 1, L_0x562b8d292930, L_0x562b8d292a60, C4<0>, C4<0>;
L_0x562b8d2926e0 .functor AND 1, L_0x562b8d292930, L_0x562b8d292a60, C4<1>, C4<1>;
v0x562b8ce4f5a0_0 .net "S", 0 0, L_0x562b8d292670;  alias, 1 drivers
v0x562b8ce4f680_0 .net "a", 0 0, L_0x562b8d292930;  alias, 1 drivers
v0x562b8ce4f740_0 .net "b", 0 0, L_0x562b8d292a60;  alias, 1 drivers
v0x562b8ce4f810_0 .net "cout", 0 0, L_0x562b8d2926e0;  alias, 1 drivers
S_0x562b8ce4f980 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce4f0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d292750 .functor XOR 1, L_0x562b8d2921f0, L_0x562b8d292670, C4<0>, C4<0>;
L_0x562b8d292850 .functor AND 1, L_0x562b8d2921f0, L_0x562b8d292670, C4<1>, C4<1>;
v0x562b8ce4fbf0_0 .net "S", 0 0, L_0x562b8d292750;  alias, 1 drivers
v0x562b8ce4fcb0_0 .net "a", 0 0, L_0x562b8d2921f0;  alias, 1 drivers
v0x562b8ce4fda0_0 .net "b", 0 0, L_0x562b8d292670;  alias, 1 drivers
v0x562b8ce4fea0_0 .net "cout", 0 0, L_0x562b8d292850;  alias, 1 drivers
S_0x562b8ce50c30 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce50e10 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d293ad0 .functor BUFZ 1, L_0x562b8d292ca0, C4<0>, C4<0>, C4<0>;
L_0x562b8d293bd0 .functor BUFZ 1, L_0x562b8d2936d0, C4<0>, C4<0>, C4<0>;
v0x562b8ce54060_0 .net "S", 1 0, L_0x562b8d293a30;  alias, 1 drivers
v0x562b8ce54160_0 .net "a", 1 0, L_0x562b8d292b90;  alias, 1 drivers
v0x562b8ce54220_0 .net "b", 1 0, L_0x562b8d291c50;  alias, 1 drivers
v0x562b8ce542f0 .array "carry", 0 2;
v0x562b8ce542f0_0 .net v0x562b8ce542f0 0, 0 0, L_0x562b8d293ad0; 1 drivers
v0x562b8ce542f0_1 .net v0x562b8ce542f0 1, 0 0, L_0x562b8d293090; 1 drivers
v0x562b8ce542f0_2 .net v0x562b8ce542f0 2, 0 0, L_0x562b8d2936d0; 1 drivers
v0x562b8ce54400_0 .net "cin", 0 0, L_0x562b8d292ca0;  alias, 1 drivers
v0x562b8ce544f0_0 .net "cout", 0 0, L_0x562b8d293bd0;  alias, 1 drivers
L_0x562b8d293190 .part L_0x562b8d292b90, 0, 1;
L_0x562b8d293350 .part L_0x562b8d291c50, 0, 1;
L_0x562b8d293740 .part L_0x562b8d292b90, 1, 1;
L_0x562b8d293870 .part L_0x562b8d291c50, 1, 1;
L_0x562b8d293a30 .concat8 [ 1 1 0 0], L_0x562b8d292e40, L_0x562b8d293560;
S_0x562b8ce50f30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce50c30;
 .timescale 0 0;
P_0x562b8ce51150 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce51230 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce50f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d293090 .functor OR 1, L_0x562b8d292d80, L_0x562b8d292f90, C4<0>, C4<0>;
v0x562b8ce52160_0 .net "S", 0 0, L_0x562b8d292e40;  1 drivers
v0x562b8ce52220_0 .net "a", 0 0, L_0x562b8d293190;  1 drivers
v0x562b8ce522f0_0 .net "b", 0 0, L_0x562b8d293350;  1 drivers
v0x562b8ce523f0_0 .net "cin", 0 0, L_0x562b8d293ad0;  alias, 1 drivers
v0x562b8ce524c0_0 .net "cout", 0 0, L_0x562b8d293090;  alias, 1 drivers
v0x562b8ce525b0_0 .net "cout1", 0 0, L_0x562b8d292d80;  1 drivers
v0x562b8ce52650_0 .net "cout2", 0 0, L_0x562b8d292f90;  1 drivers
v0x562b8ce52720_0 .net "s1", 0 0, L_0x562b8d292d10;  1 drivers
S_0x562b8ce514c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce51230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d292d10 .functor XOR 1, L_0x562b8d293190, L_0x562b8d293350, C4<0>, C4<0>;
L_0x562b8d292d80 .functor AND 1, L_0x562b8d293190, L_0x562b8d293350, C4<1>, C4<1>;
v0x562b8ce51760_0 .net "S", 0 0, L_0x562b8d292d10;  alias, 1 drivers
v0x562b8ce51840_0 .net "a", 0 0, L_0x562b8d293190;  alias, 1 drivers
v0x562b8ce51900_0 .net "b", 0 0, L_0x562b8d293350;  alias, 1 drivers
v0x562b8ce519d0_0 .net "cout", 0 0, L_0x562b8d292d80;  alias, 1 drivers
S_0x562b8ce51b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce51230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d292e40 .functor XOR 1, L_0x562b8d293ad0, L_0x562b8d292d10, C4<0>, C4<0>;
L_0x562b8d292f90 .functor AND 1, L_0x562b8d293ad0, L_0x562b8d292d10, C4<1>, C4<1>;
v0x562b8ce51db0_0 .net "S", 0 0, L_0x562b8d292e40;  alias, 1 drivers
v0x562b8ce51e70_0 .net "a", 0 0, L_0x562b8d293ad0;  alias, 1 drivers
v0x562b8ce51f30_0 .net "b", 0 0, L_0x562b8d292d10;  alias, 1 drivers
v0x562b8ce52030_0 .net "cout", 0 0, L_0x562b8d292f90;  alias, 1 drivers
S_0x562b8ce52810 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce50c30;
 .timescale 0 0;
P_0x562b8ce52a10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce52ad0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce52810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2936d0 .functor OR 1, L_0x562b8d2934f0, L_0x562b8d293660, C4<0>, C4<0>;
v0x562b8ce539c0_0 .net "S", 0 0, L_0x562b8d293560;  1 drivers
v0x562b8ce53a80_0 .net "a", 0 0, L_0x562b8d293740;  1 drivers
v0x562b8ce53b50_0 .net "b", 0 0, L_0x562b8d293870;  1 drivers
v0x562b8ce53c50_0 .net "cin", 0 0, L_0x562b8d293090;  alias, 1 drivers
v0x562b8ce53d40_0 .net "cout", 0 0, L_0x562b8d2936d0;  alias, 1 drivers
v0x562b8ce53e30_0 .net "cout1", 0 0, L_0x562b8d2934f0;  1 drivers
v0x562b8ce53ed0_0 .net "cout2", 0 0, L_0x562b8d293660;  1 drivers
v0x562b8ce53f70_0 .net "s1", 0 0, L_0x562b8d293480;  1 drivers
S_0x562b8ce52d30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce52ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d293480 .functor XOR 1, L_0x562b8d293740, L_0x562b8d293870, C4<0>, C4<0>;
L_0x562b8d2934f0 .functor AND 1, L_0x562b8d293740, L_0x562b8d293870, C4<1>, C4<1>;
v0x562b8ce52fd0_0 .net "S", 0 0, L_0x562b8d293480;  alias, 1 drivers
v0x562b8ce530b0_0 .net "a", 0 0, L_0x562b8d293740;  alias, 1 drivers
v0x562b8ce53170_0 .net "b", 0 0, L_0x562b8d293870;  alias, 1 drivers
v0x562b8ce53240_0 .net "cout", 0 0, L_0x562b8d2934f0;  alias, 1 drivers
S_0x562b8ce533b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce52ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d293560 .functor XOR 1, L_0x562b8d293090, L_0x562b8d293480, C4<0>, C4<0>;
L_0x562b8d293660 .functor AND 1, L_0x562b8d293090, L_0x562b8d293480, C4<1>, C4<1>;
v0x562b8ce53620_0 .net "S", 0 0, L_0x562b8d293560;  alias, 1 drivers
v0x562b8ce536e0_0 .net "a", 0 0, L_0x562b8d293090;  alias, 1 drivers
v0x562b8ce537d0_0 .net "b", 0 0, L_0x562b8d293480;  alias, 1 drivers
v0x562b8ce538d0_0 .net "cout", 0 0, L_0x562b8d293660;  alias, 1 drivers
S_0x562b8ce54640 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce54820 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e35b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d295a80 .functor BUFZ 1, L_0x7f38f70e35b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d295af0 .functor BUFZ 1, L_0x562b8d295670, C4<0>, C4<0>, C4<0>;
v0x562b8ce5ab90_0 .net "S", 3 0, L_0x562b8d2959e0;  alias, 1 drivers
v0x562b8ce5ac90_0 .net "a", 3 0, L_0x562b8d293c40;  alias, 1 drivers
v0x562b8ce5ad70_0 .net "b", 3 0, L_0x562b8d293ce0;  alias, 1 drivers
v0x562b8ce5ae30 .array "carry", 0 4;
v0x562b8ce5ae30_0 .net v0x562b8ce5ae30 0, 0 0, L_0x562b8d295a80; 1 drivers
v0x562b8ce5ae30_1 .net v0x562b8ce5ae30 1, 0 0, L_0x562b8d294440; 1 drivers
v0x562b8ce5ae30_2 .net v0x562b8ce5ae30 2, 0 0, L_0x562b8d2949f0; 1 drivers
v0x562b8ce5ae30_3 .net v0x562b8ce5ae30 3, 0 0, L_0x562b8d2950c0; 1 drivers
v0x562b8ce5ae30_4 .net v0x562b8ce5ae30 4, 0 0, L_0x562b8d295670; 1 drivers
v0x562b8ce5af50_0 .net "cin", 0 0, L_0x7f38f70e35b8;  1 drivers
v0x562b8ce5b040_0 .net "cout", 0 0, L_0x562b8d295af0;  alias, 1 drivers
L_0x562b8d294540 .part L_0x562b8d293c40, 0, 1;
L_0x562b8d294670 .part L_0x562b8d293ce0, 0, 1;
L_0x562b8d294af0 .part L_0x562b8d293c40, 1, 1;
L_0x562b8d294cb0 .part L_0x562b8d293ce0, 1, 1;
L_0x562b8d2951c0 .part L_0x562b8d293c40, 2, 1;
L_0x562b8d2952f0 .part L_0x562b8d293ce0, 2, 1;
L_0x562b8d295730 .part L_0x562b8d293c40, 3, 1;
L_0x562b8d295860 .part L_0x562b8d293ce0, 3, 1;
L_0x562b8d2959e0 .concat8 [ 1 1 1 1], L_0x562b8d2941f0, L_0x562b8d294880, L_0x562b8d294f50, L_0x562b8d295500;
S_0x562b8ce54970 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce54640;
 .timescale 0 0;
P_0x562b8ce54b90 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce54c70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce54970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d294440 .functor OR 1, L_0x562b8d294130, L_0x562b8d294340, C4<0>, C4<0>;
v0x562b8ce55ba0_0 .net "S", 0 0, L_0x562b8d2941f0;  1 drivers
v0x562b8ce55c60_0 .net "a", 0 0, L_0x562b8d294540;  1 drivers
v0x562b8ce55d30_0 .net "b", 0 0, L_0x562b8d294670;  1 drivers
v0x562b8ce55e30_0 .net "cin", 0 0, L_0x562b8d295a80;  alias, 1 drivers
v0x562b8ce55f00_0 .net "cout", 0 0, L_0x562b8d294440;  alias, 1 drivers
v0x562b8ce55ff0_0 .net "cout1", 0 0, L_0x562b8d294130;  1 drivers
v0x562b8ce56090_0 .net "cout2", 0 0, L_0x562b8d294340;  1 drivers
v0x562b8ce56160_0 .net "s1", 0 0, L_0x562b8d294020;  1 drivers
S_0x562b8ce54f00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce54c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d294020 .functor XOR 1, L_0x562b8d294540, L_0x562b8d294670, C4<0>, C4<0>;
L_0x562b8d294130 .functor AND 1, L_0x562b8d294540, L_0x562b8d294670, C4<1>, C4<1>;
v0x562b8ce551a0_0 .net "S", 0 0, L_0x562b8d294020;  alias, 1 drivers
v0x562b8ce55280_0 .net "a", 0 0, L_0x562b8d294540;  alias, 1 drivers
v0x562b8ce55340_0 .net "b", 0 0, L_0x562b8d294670;  alias, 1 drivers
v0x562b8ce55410_0 .net "cout", 0 0, L_0x562b8d294130;  alias, 1 drivers
S_0x562b8ce55580 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce54c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2941f0 .functor XOR 1, L_0x562b8d295a80, L_0x562b8d294020, C4<0>, C4<0>;
L_0x562b8d294340 .functor AND 1, L_0x562b8d295a80, L_0x562b8d294020, C4<1>, C4<1>;
v0x562b8ce557f0_0 .net "S", 0 0, L_0x562b8d2941f0;  alias, 1 drivers
v0x562b8ce558b0_0 .net "a", 0 0, L_0x562b8d295a80;  alias, 1 drivers
v0x562b8ce55970_0 .net "b", 0 0, L_0x562b8d294020;  alias, 1 drivers
v0x562b8ce55a70_0 .net "cout", 0 0, L_0x562b8d294340;  alias, 1 drivers
S_0x562b8ce56250 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce54640;
 .timescale 0 0;
P_0x562b8ce56450 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce56510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce56250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2949f0 .functor OR 1, L_0x562b8d294810, L_0x562b8d294980, C4<0>, C4<0>;
v0x562b8ce57400_0 .net "S", 0 0, L_0x562b8d294880;  1 drivers
v0x562b8ce574c0_0 .net "a", 0 0, L_0x562b8d294af0;  1 drivers
v0x562b8ce57590_0 .net "b", 0 0, L_0x562b8d294cb0;  1 drivers
v0x562b8ce57690_0 .net "cin", 0 0, L_0x562b8d294440;  alias, 1 drivers
v0x562b8ce57780_0 .net "cout", 0 0, L_0x562b8d2949f0;  alias, 1 drivers
v0x562b8ce57870_0 .net "cout1", 0 0, L_0x562b8d294810;  1 drivers
v0x562b8ce57910_0 .net "cout2", 0 0, L_0x562b8d294980;  1 drivers
v0x562b8ce579b0_0 .net "s1", 0 0, L_0x562b8d2947a0;  1 drivers
S_0x562b8ce56770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce56510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2947a0 .functor XOR 1, L_0x562b8d294af0, L_0x562b8d294cb0, C4<0>, C4<0>;
L_0x562b8d294810 .functor AND 1, L_0x562b8d294af0, L_0x562b8d294cb0, C4<1>, C4<1>;
v0x562b8ce56a10_0 .net "S", 0 0, L_0x562b8d2947a0;  alias, 1 drivers
v0x562b8ce56af0_0 .net "a", 0 0, L_0x562b8d294af0;  alias, 1 drivers
v0x562b8ce56bb0_0 .net "b", 0 0, L_0x562b8d294cb0;  alias, 1 drivers
v0x562b8ce56c80_0 .net "cout", 0 0, L_0x562b8d294810;  alias, 1 drivers
S_0x562b8ce56df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce56510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d294880 .functor XOR 1, L_0x562b8d294440, L_0x562b8d2947a0, C4<0>, C4<0>;
L_0x562b8d294980 .functor AND 1, L_0x562b8d294440, L_0x562b8d2947a0, C4<1>, C4<1>;
v0x562b8ce57060_0 .net "S", 0 0, L_0x562b8d294880;  alias, 1 drivers
v0x562b8ce57120_0 .net "a", 0 0, L_0x562b8d294440;  alias, 1 drivers
v0x562b8ce57210_0 .net "b", 0 0, L_0x562b8d2947a0;  alias, 1 drivers
v0x562b8ce57310_0 .net "cout", 0 0, L_0x562b8d294980;  alias, 1 drivers
S_0x562b8ce57aa0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ce54640;
 .timescale 0 0;
P_0x562b8ce57ca0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ce57d60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce57aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2950c0 .functor OR 1, L_0x562b8d294ee0, L_0x562b8d295050, C4<0>, C4<0>;
v0x562b8ce58c80_0 .net "S", 0 0, L_0x562b8d294f50;  1 drivers
v0x562b8ce58d40_0 .net "a", 0 0, L_0x562b8d2951c0;  1 drivers
v0x562b8ce58e10_0 .net "b", 0 0, L_0x562b8d2952f0;  1 drivers
v0x562b8ce58f10_0 .net "cin", 0 0, L_0x562b8d2949f0;  alias, 1 drivers
v0x562b8ce59000_0 .net "cout", 0 0, L_0x562b8d2950c0;  alias, 1 drivers
v0x562b8ce590f0_0 .net "cout1", 0 0, L_0x562b8d294ee0;  1 drivers
v0x562b8ce59190_0 .net "cout2", 0 0, L_0x562b8d295050;  1 drivers
v0x562b8ce59230_0 .net "s1", 0 0, L_0x562b8d294e70;  1 drivers
S_0x562b8ce57ff0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce57d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d294e70 .functor XOR 1, L_0x562b8d2951c0, L_0x562b8d2952f0, C4<0>, C4<0>;
L_0x562b8d294ee0 .functor AND 1, L_0x562b8d2951c0, L_0x562b8d2952f0, C4<1>, C4<1>;
v0x562b8ce58290_0 .net "S", 0 0, L_0x562b8d294e70;  alias, 1 drivers
v0x562b8ce58370_0 .net "a", 0 0, L_0x562b8d2951c0;  alias, 1 drivers
v0x562b8ce58430_0 .net "b", 0 0, L_0x562b8d2952f0;  alias, 1 drivers
v0x562b8ce58500_0 .net "cout", 0 0, L_0x562b8d294ee0;  alias, 1 drivers
S_0x562b8ce58670 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce57d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d294f50 .functor XOR 1, L_0x562b8d2949f0, L_0x562b8d294e70, C4<0>, C4<0>;
L_0x562b8d295050 .functor AND 1, L_0x562b8d2949f0, L_0x562b8d294e70, C4<1>, C4<1>;
v0x562b8ce588e0_0 .net "S", 0 0, L_0x562b8d294f50;  alias, 1 drivers
v0x562b8ce589a0_0 .net "a", 0 0, L_0x562b8d2949f0;  alias, 1 drivers
v0x562b8ce58a90_0 .net "b", 0 0, L_0x562b8d294e70;  alias, 1 drivers
v0x562b8ce58b90_0 .net "cout", 0 0, L_0x562b8d295050;  alias, 1 drivers
S_0x562b8ce59320 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ce54640;
 .timescale 0 0;
P_0x562b8ce59520 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ce59600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce59320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d295670 .functor OR 1, L_0x562b8d295490, L_0x562b8d295600, C4<0>, C4<0>;
v0x562b8ce5a4f0_0 .net "S", 0 0, L_0x562b8d295500;  1 drivers
v0x562b8ce5a5b0_0 .net "a", 0 0, L_0x562b8d295730;  1 drivers
v0x562b8ce5a680_0 .net "b", 0 0, L_0x562b8d295860;  1 drivers
v0x562b8ce5a780_0 .net "cin", 0 0, L_0x562b8d2950c0;  alias, 1 drivers
v0x562b8ce5a870_0 .net "cout", 0 0, L_0x562b8d295670;  alias, 1 drivers
v0x562b8ce5a960_0 .net "cout1", 0 0, L_0x562b8d295490;  1 drivers
v0x562b8ce5aa00_0 .net "cout2", 0 0, L_0x562b8d295600;  1 drivers
v0x562b8ce5aaa0_0 .net "s1", 0 0, L_0x562b8d295420;  1 drivers
S_0x562b8ce59860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce59600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d295420 .functor XOR 1, L_0x562b8d295730, L_0x562b8d295860, C4<0>, C4<0>;
L_0x562b8d295490 .functor AND 1, L_0x562b8d295730, L_0x562b8d295860, C4<1>, C4<1>;
v0x562b8ce59b00_0 .net "S", 0 0, L_0x562b8d295420;  alias, 1 drivers
v0x562b8ce59be0_0 .net "a", 0 0, L_0x562b8d295730;  alias, 1 drivers
v0x562b8ce59ca0_0 .net "b", 0 0, L_0x562b8d295860;  alias, 1 drivers
v0x562b8ce59d70_0 .net "cout", 0 0, L_0x562b8d295490;  alias, 1 drivers
S_0x562b8ce59ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce59600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d295500 .functor XOR 1, L_0x562b8d2950c0, L_0x562b8d295420, C4<0>, C4<0>;
L_0x562b8d295600 .functor AND 1, L_0x562b8d2950c0, L_0x562b8d295420, C4<1>, C4<1>;
v0x562b8ce5a150_0 .net "S", 0 0, L_0x562b8d295500;  alias, 1 drivers
v0x562b8ce5a210_0 .net "a", 0 0, L_0x562b8d2950c0;  alias, 1 drivers
v0x562b8ce5a300_0 .net "b", 0 0, L_0x562b8d295420;  alias, 1 drivers
v0x562b8ce5a400_0 .net "cout", 0 0, L_0x562b8d295600;  alias, 1 drivers
S_0x562b8ce5b1a0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8ce4c5f0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d290be0 .functor NOT 2, L_0x562b8d290b40, C4<00>, C4<00>, C4<00>;
v0x562b8ce5ef30_0 .net "cout", 0 0, L_0x562b8d291b20;  1 drivers
v0x562b8ce5eff0_0 .net "i", 1 0, L_0x562b8d290b40;  alias, 1 drivers
v0x562b8ce5f0c0_0 .net "o", 1 0, L_0x562b8d291a10;  alias, 1 drivers
v0x562b8ce5f1c0_0 .net "temp2", 1 0, L_0x562b8d290be0;  1 drivers
S_0x562b8ce5b480 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce5b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce5b680 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e3408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d291ab0 .functor BUFZ 1, L_0x7f38f70e3408, C4<0>, C4<0>, C4<0>;
L_0x562b8d291b20 .functor BUFZ 1, L_0x562b8d291660, C4<0>, C4<0>, C4<0>;
v0x562b8ce5e930_0 .net "S", 1 0, L_0x562b8d291a10;  alias, 1 drivers
v0x562b8ce5ea30_0 .net "a", 1 0, L_0x562b8d290be0;  alias, 1 drivers
L_0x7f38f70e33c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce5eb10_0 .net "b", 1 0, L_0x7f38f70e33c0;  1 drivers
v0x562b8ce5ebd0 .array "carry", 0 2;
v0x562b8ce5ebd0_0 .net v0x562b8ce5ebd0 0, 0 0, L_0x562b8d291ab0; 1 drivers
v0x562b8ce5ebd0_1 .net v0x562b8ce5ebd0 1, 0 0, L_0x562b8d291060; 1 drivers
v0x562b8ce5ebd0_2 .net v0x562b8ce5ebd0 2, 0 0, L_0x562b8d291660; 1 drivers
v0x562b8ce5ece0_0 .net "cin", 0 0, L_0x7f38f70e3408;  1 drivers
v0x562b8ce5edd0_0 .net "cout", 0 0, L_0x562b8d291b20;  alias, 1 drivers
L_0x562b8d291160 .part L_0x562b8d290be0, 0, 1;
L_0x562b8d291290 .part L_0x7f38f70e33c0, 0, 1;
L_0x562b8d291720 .part L_0x562b8d290be0, 1, 1;
L_0x562b8d2918e0 .part L_0x7f38f70e33c0, 1, 1;
L_0x562b8d291a10 .concat8 [ 1 1 0 0], L_0x562b8d290e10, L_0x562b8d2914a0;
S_0x562b8ce5b800 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce5b480;
 .timescale 0 0;
P_0x562b8ce5ba20 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce5bb00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce5b800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d291060 .functor OR 1, L_0x562b8d290d50, L_0x562b8d290f60, C4<0>, C4<0>;
v0x562b8ce5ca30_0 .net "S", 0 0, L_0x562b8d290e10;  1 drivers
v0x562b8ce5caf0_0 .net "a", 0 0, L_0x562b8d291160;  1 drivers
v0x562b8ce5cbc0_0 .net "b", 0 0, L_0x562b8d291290;  1 drivers
v0x562b8ce5ccc0_0 .net "cin", 0 0, L_0x562b8d291ab0;  alias, 1 drivers
v0x562b8ce5cd90_0 .net "cout", 0 0, L_0x562b8d291060;  alias, 1 drivers
v0x562b8ce5ce80_0 .net "cout1", 0 0, L_0x562b8d290d50;  1 drivers
v0x562b8ce5cf20_0 .net "cout2", 0 0, L_0x562b8d290f60;  1 drivers
v0x562b8ce5cff0_0 .net "s1", 0 0, L_0x562b8d290ce0;  1 drivers
S_0x562b8ce5bd90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce5bb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d290ce0 .functor XOR 1, L_0x562b8d291160, L_0x562b8d291290, C4<0>, C4<0>;
L_0x562b8d290d50 .functor AND 1, L_0x562b8d291160, L_0x562b8d291290, C4<1>, C4<1>;
v0x562b8ce5c030_0 .net "S", 0 0, L_0x562b8d290ce0;  alias, 1 drivers
v0x562b8ce5c110_0 .net "a", 0 0, L_0x562b8d291160;  alias, 1 drivers
v0x562b8ce5c1d0_0 .net "b", 0 0, L_0x562b8d291290;  alias, 1 drivers
v0x562b8ce5c2a0_0 .net "cout", 0 0, L_0x562b8d290d50;  alias, 1 drivers
S_0x562b8ce5c410 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce5bb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d290e10 .functor XOR 1, L_0x562b8d291ab0, L_0x562b8d290ce0, C4<0>, C4<0>;
L_0x562b8d290f60 .functor AND 1, L_0x562b8d291ab0, L_0x562b8d290ce0, C4<1>, C4<1>;
v0x562b8ce5c680_0 .net "S", 0 0, L_0x562b8d290e10;  alias, 1 drivers
v0x562b8ce5c740_0 .net "a", 0 0, L_0x562b8d291ab0;  alias, 1 drivers
v0x562b8ce5c800_0 .net "b", 0 0, L_0x562b8d290ce0;  alias, 1 drivers
v0x562b8ce5c900_0 .net "cout", 0 0, L_0x562b8d290f60;  alias, 1 drivers
S_0x562b8ce5d0e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce5b480;
 .timescale 0 0;
P_0x562b8ce5d2e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce5d3a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce5d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d291660 .functor OR 1, L_0x562b8d291430, L_0x562b8d2915f0, C4<0>, C4<0>;
v0x562b8ce5e290_0 .net "S", 0 0, L_0x562b8d2914a0;  1 drivers
v0x562b8ce5e350_0 .net "a", 0 0, L_0x562b8d291720;  1 drivers
v0x562b8ce5e420_0 .net "b", 0 0, L_0x562b8d2918e0;  1 drivers
v0x562b8ce5e520_0 .net "cin", 0 0, L_0x562b8d291060;  alias, 1 drivers
v0x562b8ce5e610_0 .net "cout", 0 0, L_0x562b8d291660;  alias, 1 drivers
v0x562b8ce5e700_0 .net "cout1", 0 0, L_0x562b8d291430;  1 drivers
v0x562b8ce5e7a0_0 .net "cout2", 0 0, L_0x562b8d2915f0;  1 drivers
v0x562b8ce5e840_0 .net "s1", 0 0, L_0x562b8d2913c0;  1 drivers
S_0x562b8ce5d600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce5d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2913c0 .functor XOR 1, L_0x562b8d291720, L_0x562b8d2918e0, C4<0>, C4<0>;
L_0x562b8d291430 .functor AND 1, L_0x562b8d291720, L_0x562b8d2918e0, C4<1>, C4<1>;
v0x562b8ce5d8a0_0 .net "S", 0 0, L_0x562b8d2913c0;  alias, 1 drivers
v0x562b8ce5d980_0 .net "a", 0 0, L_0x562b8d291720;  alias, 1 drivers
v0x562b8ce5da40_0 .net "b", 0 0, L_0x562b8d2918e0;  alias, 1 drivers
v0x562b8ce5db10_0 .net "cout", 0 0, L_0x562b8d291430;  alias, 1 drivers
S_0x562b8ce5dc80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce5d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2914a0 .functor XOR 1, L_0x562b8d291060, L_0x562b8d2913c0, C4<0>, C4<0>;
L_0x562b8d2915f0 .functor AND 1, L_0x562b8d291060, L_0x562b8d2913c0, C4<1>, C4<1>;
v0x562b8ce5def0_0 .net "S", 0 0, L_0x562b8d2914a0;  alias, 1 drivers
v0x562b8ce5dfb0_0 .net "a", 0 0, L_0x562b8d291060;  alias, 1 drivers
v0x562b8ce5e0a0_0 .net "b", 0 0, L_0x562b8d2913c0;  alias, 1 drivers
v0x562b8ce5e1a0_0 .net "cout", 0 0, L_0x562b8d2915f0;  alias, 1 drivers
S_0x562b8ce5f2b0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8ce25430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce5f490 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d297860 .functor BUFZ 1, L_0x562b8d295af0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2979a0 .functor BUFZ 1, L_0x562b8d297380, C4<0>, C4<0>, C4<0>;
v0x562b8ce65810_0 .net "S", 3 0, L_0x562b8d297730;  alias, 1 drivers
v0x562b8ce65910_0 .net "a", 3 0, L_0x562b8d2959e0;  alias, 1 drivers
v0x562b8ce659d0_0 .net "b", 3 0, L_0x562b8d293e70;  alias, 1 drivers
v0x562b8ce65aa0 .array "carry", 0 4;
v0x562b8ce65aa0_0 .net v0x562b8ce65aa0 0, 0 0, L_0x562b8d297860; 1 drivers
v0x562b8ce65aa0_1 .net v0x562b8ce65aa0 1, 0 0, L_0x562b8d295f30; 1 drivers
v0x562b8ce65aa0_2 .net v0x562b8ce65aa0 2, 0 0, L_0x562b8d2965b0; 1 drivers
v0x562b8ce65aa0_3 .net v0x562b8ce65aa0 3, 0 0, L_0x562b8d296cd0; 1 drivers
v0x562b8ce65aa0_4 .net v0x562b8ce65aa0 4, 0 0, L_0x562b8d297380; 1 drivers
v0x562b8ce65bc0_0 .net "cin", 0 0, L_0x562b8d295af0;  alias, 1 drivers
v0x562b8ce65cb0_0 .net "cout", 0 0, L_0x562b8d2979a0;  alias, 1 drivers
L_0x562b8d296030 .part L_0x562b8d2959e0, 0, 1;
L_0x562b8d2961f0 .part L_0x562b8d293e70, 0, 1;
L_0x562b8d2966f0 .part L_0x562b8d2959e0, 1, 1;
L_0x562b8d296820 .part L_0x562b8d293e70, 1, 1;
L_0x562b8d296e10 .part L_0x562b8d2959e0, 2, 1;
L_0x562b8d296f40 .part L_0x562b8d293e70, 2, 1;
L_0x562b8d297480 .part L_0x562b8d2959e0, 3, 1;
L_0x562b8d2975b0 .part L_0x562b8d293e70, 3, 1;
L_0x562b8d297730 .concat8 [ 1 1 1 1], L_0x562b8d295ce0, L_0x562b8d296400, L_0x562b8d296b00, L_0x562b8d2971b0;
S_0x562b8ce5f610 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce5f2b0;
 .timescale 0 0;
P_0x562b8ce5f810 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce5f8f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce5f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d295f30 .functor OR 1, L_0x562b8d295c20, L_0x562b8d295e30, C4<0>, C4<0>;
v0x562b8ce60820_0 .net "S", 0 0, L_0x562b8d295ce0;  1 drivers
v0x562b8ce608e0_0 .net "a", 0 0, L_0x562b8d296030;  1 drivers
v0x562b8ce609b0_0 .net "b", 0 0, L_0x562b8d2961f0;  1 drivers
v0x562b8ce60ab0_0 .net "cin", 0 0, L_0x562b8d297860;  alias, 1 drivers
v0x562b8ce60b80_0 .net "cout", 0 0, L_0x562b8d295f30;  alias, 1 drivers
v0x562b8ce60c70_0 .net "cout1", 0 0, L_0x562b8d295c20;  1 drivers
v0x562b8ce60d10_0 .net "cout2", 0 0, L_0x562b8d295e30;  1 drivers
v0x562b8ce60de0_0 .net "s1", 0 0, L_0x562b8d295b60;  1 drivers
S_0x562b8ce5fb80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce5f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d295b60 .functor XOR 1, L_0x562b8d296030, L_0x562b8d2961f0, C4<0>, C4<0>;
L_0x562b8d295c20 .functor AND 1, L_0x562b8d296030, L_0x562b8d2961f0, C4<1>, C4<1>;
v0x562b8ce5fe20_0 .net "S", 0 0, L_0x562b8d295b60;  alias, 1 drivers
v0x562b8ce5ff00_0 .net "a", 0 0, L_0x562b8d296030;  alias, 1 drivers
v0x562b8ce5ffc0_0 .net "b", 0 0, L_0x562b8d2961f0;  alias, 1 drivers
v0x562b8ce60090_0 .net "cout", 0 0, L_0x562b8d295c20;  alias, 1 drivers
S_0x562b8ce60200 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce5f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d295ce0 .functor XOR 1, L_0x562b8d297860, L_0x562b8d295b60, C4<0>, C4<0>;
L_0x562b8d295e30 .functor AND 1, L_0x562b8d297860, L_0x562b8d295b60, C4<1>, C4<1>;
v0x562b8ce60470_0 .net "S", 0 0, L_0x562b8d295ce0;  alias, 1 drivers
v0x562b8ce60530_0 .net "a", 0 0, L_0x562b8d297860;  alias, 1 drivers
v0x562b8ce605f0_0 .net "b", 0 0, L_0x562b8d295b60;  alias, 1 drivers
v0x562b8ce606f0_0 .net "cout", 0 0, L_0x562b8d295e30;  alias, 1 drivers
S_0x562b8ce60ed0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce5f2b0;
 .timescale 0 0;
P_0x562b8ce610d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce61190 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce60ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2965b0 .functor OR 1, L_0x562b8d296390, L_0x562b8d296520, C4<0>, C4<0>;
v0x562b8ce62080_0 .net "S", 0 0, L_0x562b8d296400;  1 drivers
v0x562b8ce62140_0 .net "a", 0 0, L_0x562b8d2966f0;  1 drivers
v0x562b8ce62210_0 .net "b", 0 0, L_0x562b8d296820;  1 drivers
v0x562b8ce62310_0 .net "cin", 0 0, L_0x562b8d295f30;  alias, 1 drivers
v0x562b8ce62400_0 .net "cout", 0 0, L_0x562b8d2965b0;  alias, 1 drivers
v0x562b8ce624f0_0 .net "cout1", 0 0, L_0x562b8d296390;  1 drivers
v0x562b8ce62590_0 .net "cout2", 0 0, L_0x562b8d296520;  1 drivers
v0x562b8ce62630_0 .net "s1", 0 0, L_0x562b8d296320;  1 drivers
S_0x562b8ce613f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce61190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d296320 .functor XOR 1, L_0x562b8d2966f0, L_0x562b8d296820, C4<0>, C4<0>;
L_0x562b8d296390 .functor AND 1, L_0x562b8d2966f0, L_0x562b8d296820, C4<1>, C4<1>;
v0x562b8ce61690_0 .net "S", 0 0, L_0x562b8d296320;  alias, 1 drivers
v0x562b8ce61770_0 .net "a", 0 0, L_0x562b8d2966f0;  alias, 1 drivers
v0x562b8ce61830_0 .net "b", 0 0, L_0x562b8d296820;  alias, 1 drivers
v0x562b8ce61900_0 .net "cout", 0 0, L_0x562b8d296390;  alias, 1 drivers
S_0x562b8ce61a70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce61190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d296400 .functor XOR 1, L_0x562b8d295f30, L_0x562b8d296320, C4<0>, C4<0>;
L_0x562b8d296520 .functor AND 1, L_0x562b8d295f30, L_0x562b8d296320, C4<1>, C4<1>;
v0x562b8ce61ce0_0 .net "S", 0 0, L_0x562b8d296400;  alias, 1 drivers
v0x562b8ce61da0_0 .net "a", 0 0, L_0x562b8d295f30;  alias, 1 drivers
v0x562b8ce61e90_0 .net "b", 0 0, L_0x562b8d296320;  alias, 1 drivers
v0x562b8ce61f90_0 .net "cout", 0 0, L_0x562b8d296520;  alias, 1 drivers
S_0x562b8ce62720 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ce5f2b0;
 .timescale 0 0;
P_0x562b8ce62920 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ce629e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce62720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d296cd0 .functor OR 1, L_0x562b8d296a70, L_0x562b8d296c40, C4<0>, C4<0>;
v0x562b8ce63900_0 .net "S", 0 0, L_0x562b8d296b00;  1 drivers
v0x562b8ce639c0_0 .net "a", 0 0, L_0x562b8d296e10;  1 drivers
v0x562b8ce63a90_0 .net "b", 0 0, L_0x562b8d296f40;  1 drivers
v0x562b8ce63b90_0 .net "cin", 0 0, L_0x562b8d2965b0;  alias, 1 drivers
v0x562b8ce63c80_0 .net "cout", 0 0, L_0x562b8d296cd0;  alias, 1 drivers
v0x562b8ce63d70_0 .net "cout1", 0 0, L_0x562b8d296a70;  1 drivers
v0x562b8ce63e10_0 .net "cout2", 0 0, L_0x562b8d296c40;  1 drivers
v0x562b8ce63eb0_0 .net "s1", 0 0, L_0x562b8d2969e0;  1 drivers
S_0x562b8ce62c70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce629e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2969e0 .functor XOR 1, L_0x562b8d296e10, L_0x562b8d296f40, C4<0>, C4<0>;
L_0x562b8d296a70 .functor AND 1, L_0x562b8d296e10, L_0x562b8d296f40, C4<1>, C4<1>;
v0x562b8ce62f10_0 .net "S", 0 0, L_0x562b8d2969e0;  alias, 1 drivers
v0x562b8ce62ff0_0 .net "a", 0 0, L_0x562b8d296e10;  alias, 1 drivers
v0x562b8ce630b0_0 .net "b", 0 0, L_0x562b8d296f40;  alias, 1 drivers
v0x562b8ce63180_0 .net "cout", 0 0, L_0x562b8d296a70;  alias, 1 drivers
S_0x562b8ce632f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce629e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d296b00 .functor XOR 1, L_0x562b8d2965b0, L_0x562b8d2969e0, C4<0>, C4<0>;
L_0x562b8d296c40 .functor AND 1, L_0x562b8d2965b0, L_0x562b8d2969e0, C4<1>, C4<1>;
v0x562b8ce63560_0 .net "S", 0 0, L_0x562b8d296b00;  alias, 1 drivers
v0x562b8ce63620_0 .net "a", 0 0, L_0x562b8d2965b0;  alias, 1 drivers
v0x562b8ce63710_0 .net "b", 0 0, L_0x562b8d2969e0;  alias, 1 drivers
v0x562b8ce63810_0 .net "cout", 0 0, L_0x562b8d296c40;  alias, 1 drivers
S_0x562b8ce63fa0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ce5f2b0;
 .timescale 0 0;
P_0x562b8ce641a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ce64280 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce63fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d297380 .functor OR 1, L_0x562b8d297120, L_0x562b8d2972f0, C4<0>, C4<0>;
v0x562b8ce65170_0 .net "S", 0 0, L_0x562b8d2971b0;  1 drivers
v0x562b8ce65230_0 .net "a", 0 0, L_0x562b8d297480;  1 drivers
v0x562b8ce65300_0 .net "b", 0 0, L_0x562b8d2975b0;  1 drivers
v0x562b8ce65400_0 .net "cin", 0 0, L_0x562b8d296cd0;  alias, 1 drivers
v0x562b8ce654f0_0 .net "cout", 0 0, L_0x562b8d297380;  alias, 1 drivers
v0x562b8ce655e0_0 .net "cout1", 0 0, L_0x562b8d297120;  1 drivers
v0x562b8ce65680_0 .net "cout2", 0 0, L_0x562b8d2972f0;  1 drivers
v0x562b8ce65720_0 .net "s1", 0 0, L_0x562b8d297070;  1 drivers
S_0x562b8ce644e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce64280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d297070 .functor XOR 1, L_0x562b8d297480, L_0x562b8d2975b0, C4<0>, C4<0>;
L_0x562b8d297120 .functor AND 1, L_0x562b8d297480, L_0x562b8d2975b0, C4<1>, C4<1>;
v0x562b8ce64780_0 .net "S", 0 0, L_0x562b8d297070;  alias, 1 drivers
v0x562b8ce64860_0 .net "a", 0 0, L_0x562b8d297480;  alias, 1 drivers
v0x562b8ce64920_0 .net "b", 0 0, L_0x562b8d2975b0;  alias, 1 drivers
v0x562b8ce649f0_0 .net "cout", 0 0, L_0x562b8d297120;  alias, 1 drivers
S_0x562b8ce64b60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce64280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2971b0 .functor XOR 1, L_0x562b8d296cd0, L_0x562b8d297070, C4<0>, C4<0>;
L_0x562b8d2972f0 .functor AND 1, L_0x562b8d296cd0, L_0x562b8d297070, C4<1>, C4<1>;
v0x562b8ce64dd0_0 .net "S", 0 0, L_0x562b8d2971b0;  alias, 1 drivers
v0x562b8ce64e90_0 .net "a", 0 0, L_0x562b8d296cd0;  alias, 1 drivers
v0x562b8ce64f80_0 .net "b", 0 0, L_0x562b8d297070;  alias, 1 drivers
v0x562b8ce65080_0 .net "cout", 0 0, L_0x562b8d2972f0;  alias, 1 drivers
S_0x562b8ce676d0 .scope module, "ins12" "karatsuba_2" 3 105, 3 73 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d29bf80 .functor XOR 1, L_0x562b8d298ad0, L_0x562b8d299f00, C4<0>, C4<0>;
v0x562b8ce8b7d0_0 .net "X", 1 0, L_0x562b8d2a2840;  1 drivers
v0x562b8ce8b8d0_0 .net "Y", 1 0, L_0x562b8d2a28e0;  1 drivers
v0x562b8ce8b9b0_0 .net "Z", 3 0, L_0x562b8d2a2540;  alias, 1 drivers
v0x562b8ce8ba80_0 .net *"_ivl_20", 0 0, L_0x562b8d29bf80;  1 drivers
L_0x7f38f70e3960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce8bb40_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e3960;  1 drivers
L_0x7f38f70e39a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce8bc70_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e39a8;  1 drivers
L_0x7f38f70e39f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce8bd50_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e39f0;  1 drivers
L_0x7f38f70e3a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce8be30_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e3a38;  1 drivers
v0x562b8ce8bf10_0 .net "a", 0 0, L_0x562b8d298490;  1 drivers
v0x562b8ce8c040_0 .net "a_abs", 0 0, L_0x562b8d299350;  1 drivers
v0x562b8ce8c0e0_0 .net "b", 0 0, L_0x562b8d2998c0;  1 drivers
v0x562b8ce8c210_0 .net "b_abs", 0 0, L_0x562b8d29a780;  1 drivers
v0x562b8ce8c2b0_0 .net "c1", 0 0, L_0x562b8d29d2c0;  1 drivers
v0x562b8ce8c350_0 .net "c2", 0 0, L_0x562b8d29e470;  1 drivers
v0x562b8ce8c3f0_0 .net "c3", 0 0, L_0x562b8d2a0740;  1 drivers
v0x562b8ce8c4e0_0 .net "c4", 0 0, L_0x562b8d2a27b0;  1 drivers
v0x562b8ce8c580_0 .net "neg_a", 0 0, L_0x562b8d298ad0;  1 drivers
v0x562b8ce8c730_0 .net "neg_b", 0 0, L_0x562b8d299f00;  1 drivers
v0x562b8ce8c7d0_0 .net "temp", 3 0, L_0x562b8d2a0610;  1 drivers
v0x562b8ce8c8c0_0 .net "term1", 3 0, L_0x562b8d29e500;  1 drivers
v0x562b8ce8c960_0 .net "term2", 3 0, L_0x562b8d29e5a0;  1 drivers
v0x562b8ce8ca00_0 .net "term3", 3 0, L_0x562b8d29e6e0;  1 drivers
v0x562b8ce8cad0_0 .net "z0", 1 0, L_0x562b8d297e80;  1 drivers
v0x562b8ce8cbc0_0 .net "z1", 1 0, L_0x562b8d29e290;  1 drivers
v0x562b8ce8cc60_0 .net "z1_1", 1 0, L_0x562b8d29c010;  1 drivers
v0x562b8ce8cd30_0 .net "z1_2", 1 0, L_0x562b8d29d190;  1 drivers
v0x562b8ce8ce20_0 .net "z1_3", 1 0, L_0x562b8d29ac40;  1 drivers
v0x562b8ce8cf10_0 .net "z1_4", 1 0, L_0x562b8d29bdc0;  1 drivers
v0x562b8ce8d020_0 .net "z2", 1 0, L_0x562b8d297be0;  1 drivers
L_0x562b8d297c80 .part L_0x562b8d2a2840, 1, 1;
L_0x562b8d297d20 .part L_0x562b8d2a28e0, 1, 1;
L_0x562b8d297fc0 .part L_0x562b8d2a2840, 0, 1;
L_0x562b8d298100 .part L_0x562b8d2a28e0, 0, 1;
L_0x562b8d2993f0 .part L_0x562b8d2a2840, 0, 1;
L_0x562b8d299490 .part L_0x562b8d2a2840, 1, 1;
L_0x562b8d29a820 .part L_0x562b8d2a28e0, 1, 1;
L_0x562b8d29a8c0 .part L_0x562b8d2a28e0, 0, 1;
L_0x562b8d29c010 .functor MUXZ 2, L_0x562b8d29ac40, L_0x562b8d29bdc0, L_0x562b8d29bf80, C4<>;
L_0x562b8d29e500 .concat [ 2 2 0 0], L_0x562b8d297e80, L_0x7f38f70e3960;
L_0x562b8d29e5a0 .concat [ 1 2 1 0], L_0x7f38f70e39f0, L_0x562b8d29e290, L_0x7f38f70e39a8;
L_0x562b8d29e6e0 .concat [ 2 2 0 0], L_0x7f38f70e3a38, L_0x562b8d297be0;
S_0x562b8ce67900 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ce67ae0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d298820 .functor NOT 1, L_0x562b8d299490, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e3720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d298970 .functor BUFZ 1, L_0x7f38f70e3720, C4<0>, C4<0>, C4<0>;
L_0x562b8d298ad0 .functor NOT 1, L_0x562b8d298a30, C4<0>, C4<0>, C4<0>;
v0x562b8ce6bd60_0 .net "D", 0 0, L_0x562b8d298490;  alias, 1 drivers
v0x562b8ce6be20_0 .net *"_ivl_9", 0 0, L_0x562b8d298970;  1 drivers
v0x562b8ce6bf00_0 .net "a", 0 0, L_0x562b8d2993f0;  1 drivers
v0x562b8ce6bff0_0 .net "abs_D", 0 0, L_0x562b8d299350;  alias, 1 drivers
v0x562b8ce6c0d0_0 .net "b", 0 0, L_0x562b8d299490;  1 drivers
v0x562b8ce6c200_0 .net "b_comp", 0 0, L_0x562b8d298820;  1 drivers
v0x562b8ce6c310_0 .net "carry", 1 0, L_0x562b8d2988b0;  1 drivers
v0x562b8ce6c3f0_0 .net "cin", 0 0, L_0x7f38f70e3720;  1 drivers
v0x562b8ce6c4b0_0 .net "is_pos", 0 0, L_0x562b8d298a30;  1 drivers
v0x562b8ce6c570_0 .net "negative", 0 0, L_0x562b8d298ad0;  alias, 1 drivers
v0x562b8ce6c630_0 .net "twos", 0 0, L_0x562b8d298ed0;  1 drivers
L_0x562b8d2986f0 .part L_0x562b8d2988b0, 0, 1;
L_0x562b8d2988b0 .concat8 [ 1 1 0 0], L_0x562b8d298970, L_0x562b8d298660;
L_0x562b8d298a30 .part L_0x562b8d2988b0, 1, 1;
L_0x562b8d299350 .functor MUXZ 1, L_0x562b8d298ed0, L_0x562b8d298490, L_0x562b8d298a30, C4<>;
S_0x562b8ce67c20 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ce67900;
 .timescale 0 0;
P_0x562b8ce67e40 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ce67f20 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce67c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d298660 .functor OR 1, L_0x562b8d2982b0, L_0x562b8d2985d0, C4<0>, C4<0>;
v0x562b8ce68df0_0 .net "S", 0 0, L_0x562b8d298490;  alias, 1 drivers
v0x562b8ce68eb0_0 .net "a", 0 0, L_0x562b8d2993f0;  alias, 1 drivers
v0x562b8ce68f80_0 .net "b", 0 0, L_0x562b8d298820;  alias, 1 drivers
v0x562b8ce69080_0 .net "cin", 0 0, L_0x562b8d2986f0;  1 drivers
v0x562b8ce69150_0 .net "cout", 0 0, L_0x562b8d298660;  1 drivers
v0x562b8ce69240_0 .net "cout1", 0 0, L_0x562b8d2982b0;  1 drivers
v0x562b8ce692e0_0 .net "cout2", 0 0, L_0x562b8d2985d0;  1 drivers
v0x562b8ce693b0_0 .net "s1", 0 0, L_0x562b8d298240;  1 drivers
S_0x562b8ce68180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce67f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d298240 .functor XOR 1, L_0x562b8d2993f0, L_0x562b8d298820, C4<0>, C4<0>;
L_0x562b8d2982b0 .functor AND 1, L_0x562b8d2993f0, L_0x562b8d298820, C4<1>, C4<1>;
v0x562b8ce683f0_0 .net "S", 0 0, L_0x562b8d298240;  alias, 1 drivers
v0x562b8ce684d0_0 .net "a", 0 0, L_0x562b8d2993f0;  alias, 1 drivers
v0x562b8ce68590_0 .net "b", 0 0, L_0x562b8d298820;  alias, 1 drivers
v0x562b8ce68660_0 .net "cout", 0 0, L_0x562b8d2982b0;  alias, 1 drivers
S_0x562b8ce687d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce67f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d298490 .functor XOR 1, L_0x562b8d2986f0, L_0x562b8d298240, C4<0>, C4<0>;
L_0x562b8d2985d0 .functor AND 1, L_0x562b8d2986f0, L_0x562b8d298240, C4<1>, C4<1>;
v0x562b8ce68a40_0 .net "S", 0 0, L_0x562b8d298490;  alias, 1 drivers
v0x562b8ce68b00_0 .net "a", 0 0, L_0x562b8d2986f0;  alias, 1 drivers
v0x562b8ce68bc0_0 .net "b", 0 0, L_0x562b8d298240;  alias, 1 drivers
v0x562b8ce68cc0_0 .net "cout", 0 0, L_0x562b8d2985d0;  alias, 1 drivers
S_0x562b8ce694a0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ce67900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8ce69680 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d298be0 .functor NOT 1, L_0x562b8d298490, C4<0>, C4<0>, C4<0>;
v0x562b8ce6b9f0_0 .net "cout", 0 0, L_0x562b8d299270;  1 drivers
v0x562b8ce6bab0_0 .net "i", 0 0, L_0x562b8d298490;  alias, 1 drivers
v0x562b8ce6bba0_0 .net "o", 0 0, L_0x562b8d298ed0;  alias, 1 drivers
v0x562b8ce6bc40_0 .net "temp2", 0 0, L_0x562b8d298be0;  1 drivers
S_0x562b8ce69720 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce694a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce69920 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e36d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2991e0 .functor BUFZ 1, L_0x7f38f70e36d8, C4<0>, C4<0>, C4<0>;
L_0x562b8d299270 .functor BUFZ 1, L_0x562b8d299130, C4<0>, C4<0>, C4<0>;
v0x562b8ce6b380_0 .net "S", 0 0, L_0x562b8d298ed0;  alias, 1 drivers
v0x562b8ce6b490_0 .net "a", 0 0, L_0x562b8d298be0;  alias, 1 drivers
L_0x7f38f70e3690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce6b5a0_0 .net "b", 0 0, L_0x7f38f70e3690;  1 drivers
v0x562b8ce6b690 .array "carry", 0 1;
v0x562b8ce6b690_0 .net v0x562b8ce6b690 0, 0 0, L_0x562b8d2991e0; 1 drivers
v0x562b8ce6b690_1 .net v0x562b8ce6b690 1, 0 0, L_0x562b8d299130; 1 drivers
v0x562b8ce6b7a0_0 .net "cin", 0 0, L_0x7f38f70e36d8;  1 drivers
v0x562b8ce6b890_0 .net "cout", 0 0, L_0x562b8d299270;  alias, 1 drivers
S_0x562b8ce69aa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce69720;
 .timescale 0 0;
P_0x562b8ce69cc0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce69da0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce69aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d299130 .functor OR 1, L_0x562b8d298db0, L_0x562b8d299010, C4<0>, C4<0>;
v0x562b8ce6acd0_0 .net "S", 0 0, L_0x562b8d298ed0;  alias, 1 drivers
v0x562b8ce6ad90_0 .net "a", 0 0, L_0x562b8d298be0;  alias, 1 drivers
v0x562b8ce6ae60_0 .net "b", 0 0, L_0x7f38f70e3690;  alias, 1 drivers
v0x562b8ce6af60_0 .net "cin", 0 0, L_0x562b8d2991e0;  alias, 1 drivers
v0x562b8ce6b030_0 .net "cout", 0 0, L_0x562b8d299130;  alias, 1 drivers
v0x562b8ce6b120_0 .net "cout1", 0 0, L_0x562b8d298db0;  1 drivers
v0x562b8ce6b1c0_0 .net "cout2", 0 0, L_0x562b8d299010;  1 drivers
v0x562b8ce6b290_0 .net "s1", 0 0, L_0x562b8d298d00;  1 drivers
S_0x562b8ce6a030 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce69da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d298d00 .functor XOR 1, L_0x562b8d298be0, L_0x7f38f70e3690, C4<0>, C4<0>;
L_0x562b8d298db0 .functor AND 1, L_0x562b8d298be0, L_0x7f38f70e3690, C4<1>, C4<1>;
v0x562b8ce6a2d0_0 .net "S", 0 0, L_0x562b8d298d00;  alias, 1 drivers
v0x562b8ce6a3b0_0 .net "a", 0 0, L_0x562b8d298be0;  alias, 1 drivers
v0x562b8ce6a470_0 .net "b", 0 0, L_0x7f38f70e3690;  alias, 1 drivers
v0x562b8ce6a540_0 .net "cout", 0 0, L_0x562b8d298db0;  alias, 1 drivers
S_0x562b8ce6a6b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce69da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d298ed0 .functor XOR 1, L_0x562b8d2991e0, L_0x562b8d298d00, C4<0>, C4<0>;
L_0x562b8d299010 .functor AND 1, L_0x562b8d2991e0, L_0x562b8d298d00, C4<1>, C4<1>;
v0x562b8ce6a920_0 .net "S", 0 0, L_0x562b8d298ed0;  alias, 1 drivers
v0x562b8ce6a9e0_0 .net "a", 0 0, L_0x562b8d2991e0;  alias, 1 drivers
v0x562b8ce6aaa0_0 .net "b", 0 0, L_0x562b8d298d00;  alias, 1 drivers
v0x562b8ce6aba0_0 .net "cout", 0 0, L_0x562b8d299010;  alias, 1 drivers
S_0x562b8ce6c840 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d297b70 .functor AND 1, L_0x562b8d297c80, L_0x562b8d297d20, C4<1>, C4<1>;
v0x562b8ce6c9f0_0 .net "X", 0 0, L_0x562b8d297c80;  1 drivers
v0x562b8ce6cad0_0 .net "Y", 0 0, L_0x562b8d297d20;  1 drivers
v0x562b8ce6cb90_0 .net "Z", 1 0, L_0x562b8d297be0;  alias, 1 drivers
L_0x7f38f70e3600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce6cc50_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e3600;  1 drivers
v0x562b8ce6cd30_0 .net "z", 0 0, L_0x562b8d297b70;  1 drivers
L_0x562b8d297be0 .concat [ 1 1 0 0], L_0x562b8d297b70, L_0x7f38f70e3600;
S_0x562b8ce6cec0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d297e10 .functor AND 1, L_0x562b8d297fc0, L_0x562b8d298100, C4<1>, C4<1>;
v0x562b8ce6d0f0_0 .net "X", 0 0, L_0x562b8d297fc0;  1 drivers
v0x562b8ce6d1b0_0 .net "Y", 0 0, L_0x562b8d298100;  1 drivers
v0x562b8ce6d270_0 .net "Z", 1 0, L_0x562b8d297e80;  alias, 1 drivers
L_0x7f38f70e3648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce6d330_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e3648;  1 drivers
v0x562b8ce6d410_0 .net "z", 0 0, L_0x562b8d297e10;  1 drivers
L_0x562b8d297e80 .concat [ 1 1 0 0], L_0x562b8d297e10, L_0x7f38f70e3648;
S_0x562b8ce6d5a0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ce6d780 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d299c50 .functor NOT 1, L_0x562b8d29a8c0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e37f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d299da0 .functor BUFZ 1, L_0x7f38f70e37f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d299f00 .functor NOT 1, L_0x562b8d299e60, C4<0>, C4<0>, C4<0>;
v0x562b8ce71a40_0 .net "D", 0 0, L_0x562b8d2998c0;  alias, 1 drivers
v0x562b8ce71b00_0 .net *"_ivl_9", 0 0, L_0x562b8d299da0;  1 drivers
v0x562b8ce71be0_0 .net "a", 0 0, L_0x562b8d29a820;  1 drivers
v0x562b8ce71cd0_0 .net "abs_D", 0 0, L_0x562b8d29a780;  alias, 1 drivers
v0x562b8ce71db0_0 .net "b", 0 0, L_0x562b8d29a8c0;  1 drivers
v0x562b8ce71ee0_0 .net "b_comp", 0 0, L_0x562b8d299c50;  1 drivers
v0x562b8ce71ff0_0 .net "carry", 1 0, L_0x562b8d299ce0;  1 drivers
v0x562b8ce720d0_0 .net "cin", 0 0, L_0x7f38f70e37f8;  1 drivers
v0x562b8ce72190_0 .net "is_pos", 0 0, L_0x562b8d299e60;  1 drivers
v0x562b8ce72250_0 .net "negative", 0 0, L_0x562b8d299f00;  alias, 1 drivers
v0x562b8ce72310_0 .net "twos", 0 0, L_0x562b8d29a300;  1 drivers
L_0x562b8d299b20 .part L_0x562b8d299ce0, 0, 1;
L_0x562b8d299ce0 .concat8 [ 1 1 0 0], L_0x562b8d299da0, L_0x562b8d299a90;
L_0x562b8d299e60 .part L_0x562b8d299ce0, 1, 1;
L_0x562b8d29a780 .functor MUXZ 1, L_0x562b8d29a300, L_0x562b8d2998c0, L_0x562b8d299e60, C4<>;
S_0x562b8ce6d950 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ce6d5a0;
 .timescale 0 0;
P_0x562b8ce6db50 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ce6dc30 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce6d950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d299a90 .functor OR 1, L_0x562b8d2996c0, L_0x562b8d299a00, C4<0>, C4<0>;
v0x562b8ce6ead0_0 .net "S", 0 0, L_0x562b8d2998c0;  alias, 1 drivers
v0x562b8ce6eb90_0 .net "a", 0 0, L_0x562b8d29a820;  alias, 1 drivers
v0x562b8ce6ec60_0 .net "b", 0 0, L_0x562b8d299c50;  alias, 1 drivers
v0x562b8ce6ed60_0 .net "cin", 0 0, L_0x562b8d299b20;  1 drivers
v0x562b8ce6ee30_0 .net "cout", 0 0, L_0x562b8d299a90;  1 drivers
v0x562b8ce6ef20_0 .net "cout1", 0 0, L_0x562b8d2996c0;  1 drivers
v0x562b8ce6efc0_0 .net "cout2", 0 0, L_0x562b8d299a00;  1 drivers
v0x562b8ce6f090_0 .net "s1", 0 0, L_0x562b8d299610;  1 drivers
S_0x562b8ce6de90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce6dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d299610 .functor XOR 1, L_0x562b8d29a820, L_0x562b8d299c50, C4<0>, C4<0>;
L_0x562b8d2996c0 .functor AND 1, L_0x562b8d29a820, L_0x562b8d299c50, C4<1>, C4<1>;
v0x562b8ce6e100_0 .net "S", 0 0, L_0x562b8d299610;  alias, 1 drivers
v0x562b8ce6e1e0_0 .net "a", 0 0, L_0x562b8d29a820;  alias, 1 drivers
v0x562b8ce6e2a0_0 .net "b", 0 0, L_0x562b8d299c50;  alias, 1 drivers
v0x562b8ce6e340_0 .net "cout", 0 0, L_0x562b8d2996c0;  alias, 1 drivers
S_0x562b8ce6e4b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce6dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2998c0 .functor XOR 1, L_0x562b8d299b20, L_0x562b8d299610, C4<0>, C4<0>;
L_0x562b8d299a00 .functor AND 1, L_0x562b8d299b20, L_0x562b8d299610, C4<1>, C4<1>;
v0x562b8ce6e720_0 .net "S", 0 0, L_0x562b8d2998c0;  alias, 1 drivers
v0x562b8ce6e7e0_0 .net "a", 0 0, L_0x562b8d299b20;  alias, 1 drivers
v0x562b8ce6e8a0_0 .net "b", 0 0, L_0x562b8d299610;  alias, 1 drivers
v0x562b8ce6e9a0_0 .net "cout", 0 0, L_0x562b8d299a00;  alias, 1 drivers
S_0x562b8ce6f180 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ce6d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8ce6f360 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d29a010 .functor NOT 1, L_0x562b8d2998c0, C4<0>, C4<0>, C4<0>;
v0x562b8ce716d0_0 .net "cout", 0 0, L_0x562b8d29a6a0;  1 drivers
v0x562b8ce71790_0 .net "i", 0 0, L_0x562b8d2998c0;  alias, 1 drivers
v0x562b8ce71880_0 .net "o", 0 0, L_0x562b8d29a300;  alias, 1 drivers
v0x562b8ce71920_0 .net "temp2", 0 0, L_0x562b8d29a010;  1 drivers
S_0x562b8ce6f400 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce6f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce6f600 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e37b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d29a610 .functor BUFZ 1, L_0x7f38f70e37b0, C4<0>, C4<0>, C4<0>;
L_0x562b8d29a6a0 .functor BUFZ 1, L_0x562b8d29a560, C4<0>, C4<0>, C4<0>;
v0x562b8ce71060_0 .net "S", 0 0, L_0x562b8d29a300;  alias, 1 drivers
v0x562b8ce71170_0 .net "a", 0 0, L_0x562b8d29a010;  alias, 1 drivers
L_0x7f38f70e3768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce71280_0 .net "b", 0 0, L_0x7f38f70e3768;  1 drivers
v0x562b8ce71370 .array "carry", 0 1;
v0x562b8ce71370_0 .net v0x562b8ce71370 0, 0 0, L_0x562b8d29a610; 1 drivers
v0x562b8ce71370_1 .net v0x562b8ce71370 1, 0 0, L_0x562b8d29a560; 1 drivers
v0x562b8ce71480_0 .net "cin", 0 0, L_0x7f38f70e37b0;  1 drivers
v0x562b8ce71570_0 .net "cout", 0 0, L_0x562b8d29a6a0;  alias, 1 drivers
S_0x562b8ce6f780 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce6f400;
 .timescale 0 0;
P_0x562b8ce6f9a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce6fa80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce6f780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29a560 .functor OR 1, L_0x562b8d29a1e0, L_0x562b8d29a440, C4<0>, C4<0>;
v0x562b8ce709b0_0 .net "S", 0 0, L_0x562b8d29a300;  alias, 1 drivers
v0x562b8ce70a70_0 .net "a", 0 0, L_0x562b8d29a010;  alias, 1 drivers
v0x562b8ce70b40_0 .net "b", 0 0, L_0x7f38f70e3768;  alias, 1 drivers
v0x562b8ce70c40_0 .net "cin", 0 0, L_0x562b8d29a610;  alias, 1 drivers
v0x562b8ce70d10_0 .net "cout", 0 0, L_0x562b8d29a560;  alias, 1 drivers
v0x562b8ce70e00_0 .net "cout1", 0 0, L_0x562b8d29a1e0;  1 drivers
v0x562b8ce70ea0_0 .net "cout2", 0 0, L_0x562b8d29a440;  1 drivers
v0x562b8ce70f70_0 .net "s1", 0 0, L_0x562b8d29a130;  1 drivers
S_0x562b8ce6fd10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce6fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29a130 .functor XOR 1, L_0x562b8d29a010, L_0x7f38f70e3768, C4<0>, C4<0>;
L_0x562b8d29a1e0 .functor AND 1, L_0x562b8d29a010, L_0x7f38f70e3768, C4<1>, C4<1>;
v0x562b8ce6ffb0_0 .net "S", 0 0, L_0x562b8d29a130;  alias, 1 drivers
v0x562b8ce70090_0 .net "a", 0 0, L_0x562b8d29a010;  alias, 1 drivers
v0x562b8ce70150_0 .net "b", 0 0, L_0x7f38f70e3768;  alias, 1 drivers
v0x562b8ce70220_0 .net "cout", 0 0, L_0x562b8d29a1e0;  alias, 1 drivers
S_0x562b8ce70390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce6fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29a300 .functor XOR 1, L_0x562b8d29a610, L_0x562b8d29a130, C4<0>, C4<0>;
L_0x562b8d29a440 .functor AND 1, L_0x562b8d29a610, L_0x562b8d29a130, C4<1>, C4<1>;
v0x562b8ce70600_0 .net "S", 0 0, L_0x562b8d29a300;  alias, 1 drivers
v0x562b8ce706c0_0 .net "a", 0 0, L_0x562b8d29a610;  alias, 1 drivers
v0x562b8ce70780_0 .net "b", 0 0, L_0x562b8d29a130;  alias, 1 drivers
v0x562b8ce70880_0 .net "cout", 0 0, L_0x562b8d29a440;  alias, 1 drivers
S_0x562b8ce72560 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d29aa90 .functor AND 1, L_0x562b8d299350, L_0x562b8d29a780, C4<1>, C4<1>;
v0x562b8ce72760_0 .net "X", 0 0, L_0x562b8d299350;  alias, 1 drivers
v0x562b8ce72820_0 .net "Y", 0 0, L_0x562b8d29a780;  alias, 1 drivers
v0x562b8ce728c0_0 .net "Z", 1 0, L_0x562b8d29ac40;  alias, 1 drivers
L_0x7f38f70e3840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce72960_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e3840;  1 drivers
v0x562b8ce72a20_0 .net "z", 0 0, L_0x562b8d29aa90;  1 drivers
L_0x562b8d29ac40 .concat [ 1 1 0 0], L_0x562b8d29aa90, L_0x7f38f70e3840;
S_0x562b8ce72bb0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce72d90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e3918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d29d230 .functor BUFZ 1, L_0x7f38f70e3918, C4<0>, C4<0>, C4<0>;
L_0x562b8d29d2c0 .functor BUFZ 1, L_0x562b8d29ce80, C4<0>, C4<0>, C4<0>;
v0x562b8ce75ff0_0 .net "S", 1 0, L_0x562b8d29d190;  alias, 1 drivers
v0x562b8ce760f0_0 .net "a", 1 0, L_0x562b8d297e80;  alias, 1 drivers
v0x562b8ce761b0_0 .net "b", 1 0, L_0x562b8d297be0;  alias, 1 drivers
v0x562b8ce762b0 .array "carry", 0 2;
v0x562b8ce762b0_0 .net v0x562b8ce762b0 0, 0 0, L_0x562b8d29d230; 1 drivers
v0x562b8ce762b0_1 .net v0x562b8ce762b0 1, 0 0, L_0x562b8d29c690; 1 drivers
v0x562b8ce762b0_2 .net v0x562b8ce762b0 2, 0 0, L_0x562b8d29ce80; 1 drivers
v0x562b8ce763a0_0 .net "cin", 0 0, L_0x7f38f70e3918;  1 drivers
v0x562b8ce76490_0 .net "cout", 0 0, L_0x562b8d29d2c0;  alias, 1 drivers
L_0x562b8d29c7d0 .part L_0x562b8d297e80, 0, 1;
L_0x562b8d29c9b0 .part L_0x562b8d297be0, 0, 1;
L_0x562b8d29cf30 .part L_0x562b8d297e80, 1, 1;
L_0x562b8d29d060 .part L_0x562b8d297be0, 1, 1;
L_0x562b8d29d190 .concat8 [ 1 1 0 0], L_0x562b8d29c3e0, L_0x562b8d29ccb0;
S_0x562b8ce72f40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce72bb0;
 .timescale 0 0;
P_0x562b8ce73140 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce73220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce72f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29c690 .functor OR 1, L_0x562b8d29c300, L_0x562b8d29c570, C4<0>, C4<0>;
v0x562b8ce740f0_0 .net "S", 0 0, L_0x562b8d29c3e0;  1 drivers
v0x562b8ce741b0_0 .net "a", 0 0, L_0x562b8d29c7d0;  1 drivers
v0x562b8ce74280_0 .net "b", 0 0, L_0x562b8d29c9b0;  1 drivers
v0x562b8ce74380_0 .net "cin", 0 0, L_0x562b8d29d230;  alias, 1 drivers
v0x562b8ce74450_0 .net "cout", 0 0, L_0x562b8d29c690;  alias, 1 drivers
v0x562b8ce74540_0 .net "cout1", 0 0, L_0x562b8d29c300;  1 drivers
v0x562b8ce745e0_0 .net "cout2", 0 0, L_0x562b8d29c570;  1 drivers
v0x562b8ce746b0_0 .net "s1", 0 0, L_0x562b8d29c200;  1 drivers
S_0x562b8ce73480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce73220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29c200 .functor XOR 1, L_0x562b8d29c7d0, L_0x562b8d29c9b0, C4<0>, C4<0>;
L_0x562b8d29c300 .functor AND 1, L_0x562b8d29c7d0, L_0x562b8d29c9b0, C4<1>, C4<1>;
v0x562b8ce736f0_0 .net "S", 0 0, L_0x562b8d29c200;  alias, 1 drivers
v0x562b8ce737d0_0 .net "a", 0 0, L_0x562b8d29c7d0;  alias, 1 drivers
v0x562b8ce73890_0 .net "b", 0 0, L_0x562b8d29c9b0;  alias, 1 drivers
v0x562b8ce73960_0 .net "cout", 0 0, L_0x562b8d29c300;  alias, 1 drivers
S_0x562b8ce73ad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce73220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29c3e0 .functor XOR 1, L_0x562b8d29d230, L_0x562b8d29c200, C4<0>, C4<0>;
L_0x562b8d29c570 .functor AND 1, L_0x562b8d29d230, L_0x562b8d29c200, C4<1>, C4<1>;
v0x562b8ce73d40_0 .net "S", 0 0, L_0x562b8d29c3e0;  alias, 1 drivers
v0x562b8ce73e00_0 .net "a", 0 0, L_0x562b8d29d230;  alias, 1 drivers
v0x562b8ce73ec0_0 .net "b", 0 0, L_0x562b8d29c200;  alias, 1 drivers
v0x562b8ce73fc0_0 .net "cout", 0 0, L_0x562b8d29c570;  alias, 1 drivers
S_0x562b8ce747a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce72bb0;
 .timescale 0 0;
P_0x562b8ce749a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce74a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce747a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29ce80 .functor OR 1, L_0x562b8d29cc20, L_0x562b8d29cdf0, C4<0>, C4<0>;
v0x562b8ce75950_0 .net "S", 0 0, L_0x562b8d29ccb0;  1 drivers
v0x562b8ce75a10_0 .net "a", 0 0, L_0x562b8d29cf30;  1 drivers
v0x562b8ce75ae0_0 .net "b", 0 0, L_0x562b8d29d060;  1 drivers
v0x562b8ce75be0_0 .net "cin", 0 0, L_0x562b8d29c690;  alias, 1 drivers
v0x562b8ce75cd0_0 .net "cout", 0 0, L_0x562b8d29ce80;  alias, 1 drivers
v0x562b8ce75dc0_0 .net "cout1", 0 0, L_0x562b8d29cc20;  1 drivers
v0x562b8ce75e60_0 .net "cout2", 0 0, L_0x562b8d29cdf0;  1 drivers
v0x562b8ce75f00_0 .net "s1", 0 0, L_0x562b8d29cb70;  1 drivers
S_0x562b8ce74cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce74a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29cb70 .functor XOR 1, L_0x562b8d29cf30, L_0x562b8d29d060, C4<0>, C4<0>;
L_0x562b8d29cc20 .functor AND 1, L_0x562b8d29cf30, L_0x562b8d29d060, C4<1>, C4<1>;
v0x562b8ce74f60_0 .net "S", 0 0, L_0x562b8d29cb70;  alias, 1 drivers
v0x562b8ce75040_0 .net "a", 0 0, L_0x562b8d29cf30;  alias, 1 drivers
v0x562b8ce75100_0 .net "b", 0 0, L_0x562b8d29d060;  alias, 1 drivers
v0x562b8ce751d0_0 .net "cout", 0 0, L_0x562b8d29cc20;  alias, 1 drivers
S_0x562b8ce75340 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce74a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29ccb0 .functor XOR 1, L_0x562b8d29c690, L_0x562b8d29cb70, C4<0>, C4<0>;
L_0x562b8d29cdf0 .functor AND 1, L_0x562b8d29c690, L_0x562b8d29cb70, C4<1>, C4<1>;
v0x562b8ce755b0_0 .net "S", 0 0, L_0x562b8d29ccb0;  alias, 1 drivers
v0x562b8ce75670_0 .net "a", 0 0, L_0x562b8d29c690;  alias, 1 drivers
v0x562b8ce75760_0 .net "b", 0 0, L_0x562b8d29cb70;  alias, 1 drivers
v0x562b8ce75860_0 .net "cout", 0 0, L_0x562b8d29cdf0;  alias, 1 drivers
S_0x562b8ce765d0 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce767b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d29e330 .functor BUFZ 1, L_0x562b8d29d2c0, C4<0>, C4<0>, C4<0>;
L_0x562b8d29e470 .functor BUFZ 1, L_0x562b8d29def0, C4<0>, C4<0>, C4<0>;
v0x562b8ce79a30_0 .net "S", 1 0, L_0x562b8d29e290;  alias, 1 drivers
v0x562b8ce79b30_0 .net "a", 1 0, L_0x562b8d29d190;  alias, 1 drivers
v0x562b8ce79bf0_0 .net "b", 1 0, L_0x562b8d29c010;  alias, 1 drivers
v0x562b8ce79cc0 .array "carry", 0 2;
v0x562b8ce79cc0_0 .net v0x562b8ce79cc0 0, 0 0, L_0x562b8d29e330; 1 drivers
v0x562b8ce79cc0_1 .net v0x562b8ce79cc0 1, 0 0, L_0x562b8d29d790; 1 drivers
v0x562b8ce79cc0_2 .net v0x562b8ce79cc0 2, 0 0, L_0x562b8d29def0; 1 drivers
v0x562b8ce79dd0_0 .net "cin", 0 0, L_0x562b8d29d2c0;  alias, 1 drivers
v0x562b8ce79ec0_0 .net "cout", 0 0, L_0x562b8d29e470;  alias, 1 drivers
L_0x562b8d29d8d0 .part L_0x562b8d29d190, 0, 1;
L_0x562b8d29dab0 .part L_0x562b8d29c010, 0, 1;
L_0x562b8d29dfa0 .part L_0x562b8d29d190, 1, 1;
L_0x562b8d29e0d0 .part L_0x562b8d29c010, 1, 1;
L_0x562b8d29e290 .concat8 [ 1 1 0 0], L_0x562b8d29d4e0, L_0x562b8d29dd20;
S_0x562b8ce76900 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce765d0;
 .timescale 0 0;
P_0x562b8ce76b20 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce76c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce76900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29d790 .functor OR 1, L_0x562b8d29d400, L_0x562b8d29d670, C4<0>, C4<0>;
v0x562b8ce77b30_0 .net "S", 0 0, L_0x562b8d29d4e0;  1 drivers
v0x562b8ce77bf0_0 .net "a", 0 0, L_0x562b8d29d8d0;  1 drivers
v0x562b8ce77cc0_0 .net "b", 0 0, L_0x562b8d29dab0;  1 drivers
v0x562b8ce77dc0_0 .net "cin", 0 0, L_0x562b8d29e330;  alias, 1 drivers
v0x562b8ce77e90_0 .net "cout", 0 0, L_0x562b8d29d790;  alias, 1 drivers
v0x562b8ce77f80_0 .net "cout1", 0 0, L_0x562b8d29d400;  1 drivers
v0x562b8ce78020_0 .net "cout2", 0 0, L_0x562b8d29d670;  1 drivers
v0x562b8ce780f0_0 .net "s1", 0 0, L_0x562b8d29d350;  1 drivers
S_0x562b8ce76e90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce76c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29d350 .functor XOR 1, L_0x562b8d29d8d0, L_0x562b8d29dab0, C4<0>, C4<0>;
L_0x562b8d29d400 .functor AND 1, L_0x562b8d29d8d0, L_0x562b8d29dab0, C4<1>, C4<1>;
v0x562b8ce77130_0 .net "S", 0 0, L_0x562b8d29d350;  alias, 1 drivers
v0x562b8ce77210_0 .net "a", 0 0, L_0x562b8d29d8d0;  alias, 1 drivers
v0x562b8ce772d0_0 .net "b", 0 0, L_0x562b8d29dab0;  alias, 1 drivers
v0x562b8ce773a0_0 .net "cout", 0 0, L_0x562b8d29d400;  alias, 1 drivers
S_0x562b8ce77510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce76c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29d4e0 .functor XOR 1, L_0x562b8d29e330, L_0x562b8d29d350, C4<0>, C4<0>;
L_0x562b8d29d670 .functor AND 1, L_0x562b8d29e330, L_0x562b8d29d350, C4<1>, C4<1>;
v0x562b8ce77780_0 .net "S", 0 0, L_0x562b8d29d4e0;  alias, 1 drivers
v0x562b8ce77840_0 .net "a", 0 0, L_0x562b8d29e330;  alias, 1 drivers
v0x562b8ce77900_0 .net "b", 0 0, L_0x562b8d29d350;  alias, 1 drivers
v0x562b8ce77a00_0 .net "cout", 0 0, L_0x562b8d29d670;  alias, 1 drivers
S_0x562b8ce781e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce765d0;
 .timescale 0 0;
P_0x562b8ce783e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce784a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce781e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29def0 .functor OR 1, L_0x562b8d29dc90, L_0x562b8d29de60, C4<0>, C4<0>;
v0x562b8ce79390_0 .net "S", 0 0, L_0x562b8d29dd20;  1 drivers
v0x562b8ce79450_0 .net "a", 0 0, L_0x562b8d29dfa0;  1 drivers
v0x562b8ce79520_0 .net "b", 0 0, L_0x562b8d29e0d0;  1 drivers
v0x562b8ce79620_0 .net "cin", 0 0, L_0x562b8d29d790;  alias, 1 drivers
v0x562b8ce79710_0 .net "cout", 0 0, L_0x562b8d29def0;  alias, 1 drivers
v0x562b8ce79800_0 .net "cout1", 0 0, L_0x562b8d29dc90;  1 drivers
v0x562b8ce798a0_0 .net "cout2", 0 0, L_0x562b8d29de60;  1 drivers
v0x562b8ce79940_0 .net "s1", 0 0, L_0x562b8d29dbe0;  1 drivers
S_0x562b8ce78700 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce784a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29dbe0 .functor XOR 1, L_0x562b8d29dfa0, L_0x562b8d29e0d0, C4<0>, C4<0>;
L_0x562b8d29dc90 .functor AND 1, L_0x562b8d29dfa0, L_0x562b8d29e0d0, C4<1>, C4<1>;
v0x562b8ce789a0_0 .net "S", 0 0, L_0x562b8d29dbe0;  alias, 1 drivers
v0x562b8ce78a80_0 .net "a", 0 0, L_0x562b8d29dfa0;  alias, 1 drivers
v0x562b8ce78b40_0 .net "b", 0 0, L_0x562b8d29e0d0;  alias, 1 drivers
v0x562b8ce78c10_0 .net "cout", 0 0, L_0x562b8d29dc90;  alias, 1 drivers
S_0x562b8ce78d80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce784a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29dd20 .functor XOR 1, L_0x562b8d29d790, L_0x562b8d29dbe0, C4<0>, C4<0>;
L_0x562b8d29de60 .functor AND 1, L_0x562b8d29d790, L_0x562b8d29dbe0, C4<1>, C4<1>;
v0x562b8ce78ff0_0 .net "S", 0 0, L_0x562b8d29dd20;  alias, 1 drivers
v0x562b8ce790b0_0 .net "a", 0 0, L_0x562b8d29d790;  alias, 1 drivers
v0x562b8ce791a0_0 .net "b", 0 0, L_0x562b8d29dbe0;  alias, 1 drivers
v0x562b8ce792a0_0 .net "cout", 0 0, L_0x562b8d29de60;  alias, 1 drivers
S_0x562b8ce7a010 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce7a1f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e3a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a06b0 .functor BUFZ 1, L_0x7f38f70e3a80, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a0740 .functor BUFZ 1, L_0x562b8d2a0260, C4<0>, C4<0>, C4<0>;
v0x562b8ce80560_0 .net "S", 3 0, L_0x562b8d2a0610;  alias, 1 drivers
v0x562b8ce80660_0 .net "a", 3 0, L_0x562b8d29e500;  alias, 1 drivers
v0x562b8ce80740_0 .net "b", 3 0, L_0x562b8d29e5a0;  alias, 1 drivers
v0x562b8ce80800 .array "carry", 0 4;
v0x562b8ce80800_0 .net v0x562b8ce80800 0, 0 0, L_0x562b8d2a06b0; 1 drivers
v0x562b8ce80800_1 .net v0x562b8ce80800 1, 0 0, L_0x562b8d29ed30; 1 drivers
v0x562b8ce80800_2 .net v0x562b8ce80800 2, 0 0, L_0x562b8d29f400; 1 drivers
v0x562b8ce80800_3 .net v0x562b8ce80800 3, 0 0, L_0x562b8d29fbb0; 1 drivers
v0x562b8ce80800_4 .net v0x562b8ce80800 4, 0 0, L_0x562b8d2a0260; 1 drivers
v0x562b8ce80920_0 .net "cin", 0 0, L_0x7f38f70e3a80;  1 drivers
v0x562b8ce80a10_0 .net "cout", 0 0, L_0x562b8d2a0740;  alias, 1 drivers
L_0x562b8d29ee70 .part L_0x562b8d29e500, 0, 1;
L_0x562b8d29efc0 .part L_0x562b8d29e5a0, 0, 1;
L_0x562b8d29f540 .part L_0x562b8d29e500, 1, 1;
L_0x562b8d29f700 .part L_0x562b8d29e5a0, 1, 1;
L_0x562b8d29fcf0 .part L_0x562b8d29e500, 2, 1;
L_0x562b8d29fe20 .part L_0x562b8d29e5a0, 2, 1;
L_0x562b8d2a0360 .part L_0x562b8d29e500, 3, 1;
L_0x562b8d2a0490 .part L_0x562b8d29e5a0, 3, 1;
L_0x562b8d2a0610 .concat8 [ 1 1 1 1], L_0x562b8d29ea80, L_0x562b8d29f230, L_0x562b8d29f9e0, L_0x562b8d2a0090;
S_0x562b8ce7a340 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce7a010;
 .timescale 0 0;
P_0x562b8ce7a560 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce7a640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce7a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29ed30 .functor OR 1, L_0x562b8d29e9a0, L_0x562b8d29ec10, C4<0>, C4<0>;
v0x562b8ce7b570_0 .net "S", 0 0, L_0x562b8d29ea80;  1 drivers
v0x562b8ce7b630_0 .net "a", 0 0, L_0x562b8d29ee70;  1 drivers
v0x562b8ce7b700_0 .net "b", 0 0, L_0x562b8d29efc0;  1 drivers
v0x562b8ce7b800_0 .net "cin", 0 0, L_0x562b8d2a06b0;  alias, 1 drivers
v0x562b8ce7b8d0_0 .net "cout", 0 0, L_0x562b8d29ed30;  alias, 1 drivers
v0x562b8ce7b9c0_0 .net "cout1", 0 0, L_0x562b8d29e9a0;  1 drivers
v0x562b8ce7ba60_0 .net "cout2", 0 0, L_0x562b8d29ec10;  1 drivers
v0x562b8ce7bb30_0 .net "s1", 0 0, L_0x562b8d29e890;  1 drivers
S_0x562b8ce7a8d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce7a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29e890 .functor XOR 1, L_0x562b8d29ee70, L_0x562b8d29efc0, C4<0>, C4<0>;
L_0x562b8d29e9a0 .functor AND 1, L_0x562b8d29ee70, L_0x562b8d29efc0, C4<1>, C4<1>;
v0x562b8ce7ab70_0 .net "S", 0 0, L_0x562b8d29e890;  alias, 1 drivers
v0x562b8ce7ac50_0 .net "a", 0 0, L_0x562b8d29ee70;  alias, 1 drivers
v0x562b8ce7ad10_0 .net "b", 0 0, L_0x562b8d29efc0;  alias, 1 drivers
v0x562b8ce7ade0_0 .net "cout", 0 0, L_0x562b8d29e9a0;  alias, 1 drivers
S_0x562b8ce7af50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce7a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29ea80 .functor XOR 1, L_0x562b8d2a06b0, L_0x562b8d29e890, C4<0>, C4<0>;
L_0x562b8d29ec10 .functor AND 1, L_0x562b8d2a06b0, L_0x562b8d29e890, C4<1>, C4<1>;
v0x562b8ce7b1c0_0 .net "S", 0 0, L_0x562b8d29ea80;  alias, 1 drivers
v0x562b8ce7b280_0 .net "a", 0 0, L_0x562b8d2a06b0;  alias, 1 drivers
v0x562b8ce7b340_0 .net "b", 0 0, L_0x562b8d29e890;  alias, 1 drivers
v0x562b8ce7b440_0 .net "cout", 0 0, L_0x562b8d29ec10;  alias, 1 drivers
S_0x562b8ce7bc20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce7a010;
 .timescale 0 0;
P_0x562b8ce7be20 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce7bee0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce7bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29f400 .functor OR 1, L_0x562b8d29f1a0, L_0x562b8d29f370, C4<0>, C4<0>;
v0x562b8ce7cdd0_0 .net "S", 0 0, L_0x562b8d29f230;  1 drivers
v0x562b8ce7ce90_0 .net "a", 0 0, L_0x562b8d29f540;  1 drivers
v0x562b8ce7cf60_0 .net "b", 0 0, L_0x562b8d29f700;  1 drivers
v0x562b8ce7d060_0 .net "cin", 0 0, L_0x562b8d29ed30;  alias, 1 drivers
v0x562b8ce7d150_0 .net "cout", 0 0, L_0x562b8d29f400;  alias, 1 drivers
v0x562b8ce7d240_0 .net "cout1", 0 0, L_0x562b8d29f1a0;  1 drivers
v0x562b8ce7d2e0_0 .net "cout2", 0 0, L_0x562b8d29f370;  1 drivers
v0x562b8ce7d380_0 .net "s1", 0 0, L_0x562b8d29f0f0;  1 drivers
S_0x562b8ce7c140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce7bee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29f0f0 .functor XOR 1, L_0x562b8d29f540, L_0x562b8d29f700, C4<0>, C4<0>;
L_0x562b8d29f1a0 .functor AND 1, L_0x562b8d29f540, L_0x562b8d29f700, C4<1>, C4<1>;
v0x562b8ce7c3e0_0 .net "S", 0 0, L_0x562b8d29f0f0;  alias, 1 drivers
v0x562b8ce7c4c0_0 .net "a", 0 0, L_0x562b8d29f540;  alias, 1 drivers
v0x562b8ce7c580_0 .net "b", 0 0, L_0x562b8d29f700;  alias, 1 drivers
v0x562b8ce7c650_0 .net "cout", 0 0, L_0x562b8d29f1a0;  alias, 1 drivers
S_0x562b8ce7c7c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce7bee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29f230 .functor XOR 1, L_0x562b8d29ed30, L_0x562b8d29f0f0, C4<0>, C4<0>;
L_0x562b8d29f370 .functor AND 1, L_0x562b8d29ed30, L_0x562b8d29f0f0, C4<1>, C4<1>;
v0x562b8ce7ca30_0 .net "S", 0 0, L_0x562b8d29f230;  alias, 1 drivers
v0x562b8ce7caf0_0 .net "a", 0 0, L_0x562b8d29ed30;  alias, 1 drivers
v0x562b8ce7cbe0_0 .net "b", 0 0, L_0x562b8d29f0f0;  alias, 1 drivers
v0x562b8ce7cce0_0 .net "cout", 0 0, L_0x562b8d29f370;  alias, 1 drivers
S_0x562b8ce7d470 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ce7a010;
 .timescale 0 0;
P_0x562b8ce7d670 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ce7d730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce7d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29fbb0 .functor OR 1, L_0x562b8d29f950, L_0x562b8d29fb20, C4<0>, C4<0>;
v0x562b8ce7e650_0 .net "S", 0 0, L_0x562b8d29f9e0;  1 drivers
v0x562b8ce7e710_0 .net "a", 0 0, L_0x562b8d29fcf0;  1 drivers
v0x562b8ce7e7e0_0 .net "b", 0 0, L_0x562b8d29fe20;  1 drivers
v0x562b8ce7e8e0_0 .net "cin", 0 0, L_0x562b8d29f400;  alias, 1 drivers
v0x562b8ce7e9d0_0 .net "cout", 0 0, L_0x562b8d29fbb0;  alias, 1 drivers
v0x562b8ce7eac0_0 .net "cout1", 0 0, L_0x562b8d29f950;  1 drivers
v0x562b8ce7eb60_0 .net "cout2", 0 0, L_0x562b8d29fb20;  1 drivers
v0x562b8ce7ec00_0 .net "s1", 0 0, L_0x562b8d29f8c0;  1 drivers
S_0x562b8ce7d9c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce7d730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29f8c0 .functor XOR 1, L_0x562b8d29fcf0, L_0x562b8d29fe20, C4<0>, C4<0>;
L_0x562b8d29f950 .functor AND 1, L_0x562b8d29fcf0, L_0x562b8d29fe20, C4<1>, C4<1>;
v0x562b8ce7dc60_0 .net "S", 0 0, L_0x562b8d29f8c0;  alias, 1 drivers
v0x562b8ce7dd40_0 .net "a", 0 0, L_0x562b8d29fcf0;  alias, 1 drivers
v0x562b8ce7de00_0 .net "b", 0 0, L_0x562b8d29fe20;  alias, 1 drivers
v0x562b8ce7ded0_0 .net "cout", 0 0, L_0x562b8d29f950;  alias, 1 drivers
S_0x562b8ce7e040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce7d730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29f9e0 .functor XOR 1, L_0x562b8d29f400, L_0x562b8d29f8c0, C4<0>, C4<0>;
L_0x562b8d29fb20 .functor AND 1, L_0x562b8d29f400, L_0x562b8d29f8c0, C4<1>, C4<1>;
v0x562b8ce7e2b0_0 .net "S", 0 0, L_0x562b8d29f9e0;  alias, 1 drivers
v0x562b8ce7e370_0 .net "a", 0 0, L_0x562b8d29f400;  alias, 1 drivers
v0x562b8ce7e460_0 .net "b", 0 0, L_0x562b8d29f8c0;  alias, 1 drivers
v0x562b8ce7e560_0 .net "cout", 0 0, L_0x562b8d29fb20;  alias, 1 drivers
S_0x562b8ce7ecf0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ce7a010;
 .timescale 0 0;
P_0x562b8ce7eef0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ce7efd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce7ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a0260 .functor OR 1, L_0x562b8d2a0000, L_0x562b8d2a01d0, C4<0>, C4<0>;
v0x562b8ce7fec0_0 .net "S", 0 0, L_0x562b8d2a0090;  1 drivers
v0x562b8ce7ff80_0 .net "a", 0 0, L_0x562b8d2a0360;  1 drivers
v0x562b8ce80050_0 .net "b", 0 0, L_0x562b8d2a0490;  1 drivers
v0x562b8ce80150_0 .net "cin", 0 0, L_0x562b8d29fbb0;  alias, 1 drivers
v0x562b8ce80240_0 .net "cout", 0 0, L_0x562b8d2a0260;  alias, 1 drivers
v0x562b8ce80330_0 .net "cout1", 0 0, L_0x562b8d2a0000;  1 drivers
v0x562b8ce803d0_0 .net "cout2", 0 0, L_0x562b8d2a01d0;  1 drivers
v0x562b8ce80470_0 .net "s1", 0 0, L_0x562b8d29ff50;  1 drivers
S_0x562b8ce7f230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce7efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29ff50 .functor XOR 1, L_0x562b8d2a0360, L_0x562b8d2a0490, C4<0>, C4<0>;
L_0x562b8d2a0000 .functor AND 1, L_0x562b8d2a0360, L_0x562b8d2a0490, C4<1>, C4<1>;
v0x562b8ce7f4d0_0 .net "S", 0 0, L_0x562b8d29ff50;  alias, 1 drivers
v0x562b8ce7f5b0_0 .net "a", 0 0, L_0x562b8d2a0360;  alias, 1 drivers
v0x562b8ce7f670_0 .net "b", 0 0, L_0x562b8d2a0490;  alias, 1 drivers
v0x562b8ce7f740_0 .net "cout", 0 0, L_0x562b8d2a0000;  alias, 1 drivers
S_0x562b8ce7f8b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce7efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a0090 .functor XOR 1, L_0x562b8d29fbb0, L_0x562b8d29ff50, C4<0>, C4<0>;
L_0x562b8d2a01d0 .functor AND 1, L_0x562b8d29fbb0, L_0x562b8d29ff50, C4<1>, C4<1>;
v0x562b8ce7fb20_0 .net "S", 0 0, L_0x562b8d2a0090;  alias, 1 drivers
v0x562b8ce7fbe0_0 .net "a", 0 0, L_0x562b8d29fbb0;  alias, 1 drivers
v0x562b8ce7fcd0_0 .net "b", 0 0, L_0x562b8d29ff50;  alias, 1 drivers
v0x562b8ce7fdd0_0 .net "cout", 0 0, L_0x562b8d2a01d0;  alias, 1 drivers
S_0x562b8ce80b70 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8ce71e50 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d29ad00 .functor NOT 2, L_0x562b8d29ac40, C4<00>, C4<00>, C4<00>;
v0x562b8ce84900_0 .net "cout", 0 0, L_0x562b8d29bef0;  1 drivers
v0x562b8ce849c0_0 .net "i", 1 0, L_0x562b8d29ac40;  alias, 1 drivers
v0x562b8ce84a90_0 .net "o", 1 0, L_0x562b8d29bdc0;  alias, 1 drivers
v0x562b8ce84b90_0 .net "temp2", 1 0, L_0x562b8d29ad00;  1 drivers
S_0x562b8ce80e50 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce80b70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce81050 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e38d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d29be60 .functor BUFZ 1, L_0x7f38f70e38d0, C4<0>, C4<0>, C4<0>;
L_0x562b8d29bef0 .functor BUFZ 1, L_0x562b8d29b9d0, C4<0>, C4<0>, C4<0>;
v0x562b8ce84300_0 .net "S", 1 0, L_0x562b8d29bdc0;  alias, 1 drivers
v0x562b8ce84400_0 .net "a", 1 0, L_0x562b8d29ad00;  alias, 1 drivers
L_0x7f38f70e3888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce844e0_0 .net "b", 1 0, L_0x7f38f70e3888;  1 drivers
v0x562b8ce845a0 .array "carry", 0 2;
v0x562b8ce845a0_0 .net v0x562b8ce845a0 0, 0 0, L_0x562b8d29be60; 1 drivers
v0x562b8ce845a0_1 .net v0x562b8ce845a0 1, 0 0, L_0x562b8d29b320; 1 drivers
v0x562b8ce845a0_2 .net v0x562b8ce845a0 2, 0 0, L_0x562b8d29b9d0; 1 drivers
v0x562b8ce846b0_0 .net "cin", 0 0, L_0x7f38f70e38d0;  1 drivers
v0x562b8ce847a0_0 .net "cout", 0 0, L_0x562b8d29bef0;  alias, 1 drivers
L_0x562b8d29b460 .part L_0x562b8d29ad00, 0, 1;
L_0x562b8d29b5b0 .part L_0x7f38f70e3888, 0, 1;
L_0x562b8d29bad0 .part L_0x562b8d29ad00, 1, 1;
L_0x562b8d29bc90 .part L_0x7f38f70e3888, 1, 1;
L_0x562b8d29bdc0 .concat8 [ 1 1 0 0], L_0x562b8d29b070, L_0x562b8d29b800;
S_0x562b8ce811d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce80e50;
 .timescale 0 0;
P_0x562b8ce813f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce814d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce811d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29b320 .functor OR 1, L_0x562b8d29af90, L_0x562b8d29b200, C4<0>, C4<0>;
v0x562b8ce82400_0 .net "S", 0 0, L_0x562b8d29b070;  1 drivers
v0x562b8ce824c0_0 .net "a", 0 0, L_0x562b8d29b460;  1 drivers
v0x562b8ce82590_0 .net "b", 0 0, L_0x562b8d29b5b0;  1 drivers
v0x562b8ce82690_0 .net "cin", 0 0, L_0x562b8d29be60;  alias, 1 drivers
v0x562b8ce82760_0 .net "cout", 0 0, L_0x562b8d29b320;  alias, 1 drivers
v0x562b8ce82850_0 .net "cout1", 0 0, L_0x562b8d29af90;  1 drivers
v0x562b8ce828f0_0 .net "cout2", 0 0, L_0x562b8d29b200;  1 drivers
v0x562b8ce829c0_0 .net "s1", 0 0, L_0x562b8d29ae90;  1 drivers
S_0x562b8ce81760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce814d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29ae90 .functor XOR 1, L_0x562b8d29b460, L_0x562b8d29b5b0, C4<0>, C4<0>;
L_0x562b8d29af90 .functor AND 1, L_0x562b8d29b460, L_0x562b8d29b5b0, C4<1>, C4<1>;
v0x562b8ce81a00_0 .net "S", 0 0, L_0x562b8d29ae90;  alias, 1 drivers
v0x562b8ce81ae0_0 .net "a", 0 0, L_0x562b8d29b460;  alias, 1 drivers
v0x562b8ce81ba0_0 .net "b", 0 0, L_0x562b8d29b5b0;  alias, 1 drivers
v0x562b8ce81c70_0 .net "cout", 0 0, L_0x562b8d29af90;  alias, 1 drivers
S_0x562b8ce81de0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce814d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29b070 .functor XOR 1, L_0x562b8d29be60, L_0x562b8d29ae90, C4<0>, C4<0>;
L_0x562b8d29b200 .functor AND 1, L_0x562b8d29be60, L_0x562b8d29ae90, C4<1>, C4<1>;
v0x562b8ce82050_0 .net "S", 0 0, L_0x562b8d29b070;  alias, 1 drivers
v0x562b8ce82110_0 .net "a", 0 0, L_0x562b8d29be60;  alias, 1 drivers
v0x562b8ce821d0_0 .net "b", 0 0, L_0x562b8d29ae90;  alias, 1 drivers
v0x562b8ce822d0_0 .net "cout", 0 0, L_0x562b8d29b200;  alias, 1 drivers
S_0x562b8ce82ab0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce80e50;
 .timescale 0 0;
P_0x562b8ce82cb0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce82d70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce82ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d29b9d0 .functor OR 1, L_0x562b8d29b770, L_0x562b8d29b940, C4<0>, C4<0>;
v0x562b8ce83c60_0 .net "S", 0 0, L_0x562b8d29b800;  1 drivers
v0x562b8ce83d20_0 .net "a", 0 0, L_0x562b8d29bad0;  1 drivers
v0x562b8ce83df0_0 .net "b", 0 0, L_0x562b8d29bc90;  1 drivers
v0x562b8ce83ef0_0 .net "cin", 0 0, L_0x562b8d29b320;  alias, 1 drivers
v0x562b8ce83fe0_0 .net "cout", 0 0, L_0x562b8d29b9d0;  alias, 1 drivers
v0x562b8ce840d0_0 .net "cout1", 0 0, L_0x562b8d29b770;  1 drivers
v0x562b8ce84170_0 .net "cout2", 0 0, L_0x562b8d29b940;  1 drivers
v0x562b8ce84210_0 .net "s1", 0 0, L_0x562b8d29b6e0;  1 drivers
S_0x562b8ce82fd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce82d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29b6e0 .functor XOR 1, L_0x562b8d29bad0, L_0x562b8d29bc90, C4<0>, C4<0>;
L_0x562b8d29b770 .functor AND 1, L_0x562b8d29bad0, L_0x562b8d29bc90, C4<1>, C4<1>;
v0x562b8ce83270_0 .net "S", 0 0, L_0x562b8d29b6e0;  alias, 1 drivers
v0x562b8ce83350_0 .net "a", 0 0, L_0x562b8d29bad0;  alias, 1 drivers
v0x562b8ce83410_0 .net "b", 0 0, L_0x562b8d29bc90;  alias, 1 drivers
v0x562b8ce834e0_0 .net "cout", 0 0, L_0x562b8d29b770;  alias, 1 drivers
S_0x562b8ce83650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce82d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d29b800 .functor XOR 1, L_0x562b8d29b320, L_0x562b8d29b6e0, C4<0>, C4<0>;
L_0x562b8d29b940 .functor AND 1, L_0x562b8d29b320, L_0x562b8d29b6e0, C4<1>, C4<1>;
v0x562b8ce838c0_0 .net "S", 0 0, L_0x562b8d29b800;  alias, 1 drivers
v0x562b8ce83980_0 .net "a", 0 0, L_0x562b8d29b320;  alias, 1 drivers
v0x562b8ce83a70_0 .net "b", 0 0, L_0x562b8d29b6e0;  alias, 1 drivers
v0x562b8ce83b70_0 .net "cout", 0 0, L_0x562b8d29b940;  alias, 1 drivers
S_0x562b8ce84c80 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8ce676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce84e60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d2a2670 .functor BUFZ 1, L_0x562b8d2a0740, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a27b0 .functor BUFZ 1, L_0x562b8d2a2190, C4<0>, C4<0>, C4<0>;
v0x562b8ce8b1e0_0 .net "S", 3 0, L_0x562b8d2a2540;  alias, 1 drivers
v0x562b8ce8b2e0_0 .net "a", 3 0, L_0x562b8d2a0610;  alias, 1 drivers
v0x562b8ce8b3a0_0 .net "b", 3 0, L_0x562b8d29e6e0;  alias, 1 drivers
v0x562b8ce8b470 .array "carry", 0 4;
v0x562b8ce8b470_0 .net v0x562b8ce8b470 0, 0 0, L_0x562b8d2a2670; 1 drivers
v0x562b8ce8b470_1 .net v0x562b8ce8b470 1, 0 0, L_0x562b8d2a0c60; 1 drivers
v0x562b8ce8b470_2 .net v0x562b8ce8b470 2, 0 0, L_0x562b8d2a13c0; 1 drivers
v0x562b8ce8b470_3 .net v0x562b8ce8b470 3, 0 0, L_0x562b8d2a1ae0; 1 drivers
v0x562b8ce8b470_4 .net v0x562b8ce8b470 4, 0 0, L_0x562b8d2a2190; 1 drivers
v0x562b8ce8b590_0 .net "cin", 0 0, L_0x562b8d2a0740;  alias, 1 drivers
v0x562b8ce8b680_0 .net "cout", 0 0, L_0x562b8d2a27b0;  alias, 1 drivers
L_0x562b8d2a0da0 .part L_0x562b8d2a0610, 0, 1;
L_0x562b8d2a0f80 .part L_0x562b8d29e6e0, 0, 1;
L_0x562b8d2a1500 .part L_0x562b8d2a0610, 1, 1;
L_0x562b8d2a1630 .part L_0x562b8d29e6e0, 1, 1;
L_0x562b8d2a1c20 .part L_0x562b8d2a0610, 2, 1;
L_0x562b8d2a1d50 .part L_0x562b8d29e6e0, 2, 1;
L_0x562b8d2a2290 .part L_0x562b8d2a0610, 3, 1;
L_0x562b8d2a23c0 .part L_0x562b8d29e6e0, 3, 1;
L_0x562b8d2a2540 .concat8 [ 1 1 1 1], L_0x562b8d2a09b0, L_0x562b8d2a11f0, L_0x562b8d2a1910, L_0x562b8d2a1fc0;
S_0x562b8ce84fe0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce84c80;
 .timescale 0 0;
P_0x562b8ce851e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce852c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce84fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a0c60 .functor OR 1, L_0x562b8d2a08d0, L_0x562b8d2a0b40, C4<0>, C4<0>;
v0x562b8ce861f0_0 .net "S", 0 0, L_0x562b8d2a09b0;  1 drivers
v0x562b8ce862b0_0 .net "a", 0 0, L_0x562b8d2a0da0;  1 drivers
v0x562b8ce86380_0 .net "b", 0 0, L_0x562b8d2a0f80;  1 drivers
v0x562b8ce86480_0 .net "cin", 0 0, L_0x562b8d2a2670;  alias, 1 drivers
v0x562b8ce86550_0 .net "cout", 0 0, L_0x562b8d2a0c60;  alias, 1 drivers
v0x562b8ce86640_0 .net "cout1", 0 0, L_0x562b8d2a08d0;  1 drivers
v0x562b8ce866e0_0 .net "cout2", 0 0, L_0x562b8d2a0b40;  1 drivers
v0x562b8ce867b0_0 .net "s1", 0 0, L_0x562b8d2a07d0;  1 drivers
S_0x562b8ce85550 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce852c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a07d0 .functor XOR 1, L_0x562b8d2a0da0, L_0x562b8d2a0f80, C4<0>, C4<0>;
L_0x562b8d2a08d0 .functor AND 1, L_0x562b8d2a0da0, L_0x562b8d2a0f80, C4<1>, C4<1>;
v0x562b8ce857f0_0 .net "S", 0 0, L_0x562b8d2a07d0;  alias, 1 drivers
v0x562b8ce858d0_0 .net "a", 0 0, L_0x562b8d2a0da0;  alias, 1 drivers
v0x562b8ce85990_0 .net "b", 0 0, L_0x562b8d2a0f80;  alias, 1 drivers
v0x562b8ce85a60_0 .net "cout", 0 0, L_0x562b8d2a08d0;  alias, 1 drivers
S_0x562b8ce85bd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce852c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a09b0 .functor XOR 1, L_0x562b8d2a2670, L_0x562b8d2a07d0, C4<0>, C4<0>;
L_0x562b8d2a0b40 .functor AND 1, L_0x562b8d2a2670, L_0x562b8d2a07d0, C4<1>, C4<1>;
v0x562b8ce85e40_0 .net "S", 0 0, L_0x562b8d2a09b0;  alias, 1 drivers
v0x562b8ce85f00_0 .net "a", 0 0, L_0x562b8d2a2670;  alias, 1 drivers
v0x562b8ce85fc0_0 .net "b", 0 0, L_0x562b8d2a07d0;  alias, 1 drivers
v0x562b8ce860c0_0 .net "cout", 0 0, L_0x562b8d2a0b40;  alias, 1 drivers
S_0x562b8ce868a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce84c80;
 .timescale 0 0;
P_0x562b8ce86aa0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce86b60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce868a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a13c0 .functor OR 1, L_0x562b8d2a1160, L_0x562b8d2a1330, C4<0>, C4<0>;
v0x562b8ce87a50_0 .net "S", 0 0, L_0x562b8d2a11f0;  1 drivers
v0x562b8ce87b10_0 .net "a", 0 0, L_0x562b8d2a1500;  1 drivers
v0x562b8ce87be0_0 .net "b", 0 0, L_0x562b8d2a1630;  1 drivers
v0x562b8ce87ce0_0 .net "cin", 0 0, L_0x562b8d2a0c60;  alias, 1 drivers
v0x562b8ce87dd0_0 .net "cout", 0 0, L_0x562b8d2a13c0;  alias, 1 drivers
v0x562b8ce87ec0_0 .net "cout1", 0 0, L_0x562b8d2a1160;  1 drivers
v0x562b8ce87f60_0 .net "cout2", 0 0, L_0x562b8d2a1330;  1 drivers
v0x562b8ce88000_0 .net "s1", 0 0, L_0x562b8d2a10b0;  1 drivers
S_0x562b8ce86dc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce86b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a10b0 .functor XOR 1, L_0x562b8d2a1500, L_0x562b8d2a1630, C4<0>, C4<0>;
L_0x562b8d2a1160 .functor AND 1, L_0x562b8d2a1500, L_0x562b8d2a1630, C4<1>, C4<1>;
v0x562b8ce87060_0 .net "S", 0 0, L_0x562b8d2a10b0;  alias, 1 drivers
v0x562b8ce87140_0 .net "a", 0 0, L_0x562b8d2a1500;  alias, 1 drivers
v0x562b8ce87200_0 .net "b", 0 0, L_0x562b8d2a1630;  alias, 1 drivers
v0x562b8ce872d0_0 .net "cout", 0 0, L_0x562b8d2a1160;  alias, 1 drivers
S_0x562b8ce87440 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce86b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a11f0 .functor XOR 1, L_0x562b8d2a0c60, L_0x562b8d2a10b0, C4<0>, C4<0>;
L_0x562b8d2a1330 .functor AND 1, L_0x562b8d2a0c60, L_0x562b8d2a10b0, C4<1>, C4<1>;
v0x562b8ce876b0_0 .net "S", 0 0, L_0x562b8d2a11f0;  alias, 1 drivers
v0x562b8ce87770_0 .net "a", 0 0, L_0x562b8d2a0c60;  alias, 1 drivers
v0x562b8ce87860_0 .net "b", 0 0, L_0x562b8d2a10b0;  alias, 1 drivers
v0x562b8ce87960_0 .net "cout", 0 0, L_0x562b8d2a1330;  alias, 1 drivers
S_0x562b8ce880f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ce84c80;
 .timescale 0 0;
P_0x562b8ce882f0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ce883b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce880f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a1ae0 .functor OR 1, L_0x562b8d2a1880, L_0x562b8d2a1a50, C4<0>, C4<0>;
v0x562b8ce892d0_0 .net "S", 0 0, L_0x562b8d2a1910;  1 drivers
v0x562b8ce89390_0 .net "a", 0 0, L_0x562b8d2a1c20;  1 drivers
v0x562b8ce89460_0 .net "b", 0 0, L_0x562b8d2a1d50;  1 drivers
v0x562b8ce89560_0 .net "cin", 0 0, L_0x562b8d2a13c0;  alias, 1 drivers
v0x562b8ce89650_0 .net "cout", 0 0, L_0x562b8d2a1ae0;  alias, 1 drivers
v0x562b8ce89740_0 .net "cout1", 0 0, L_0x562b8d2a1880;  1 drivers
v0x562b8ce897e0_0 .net "cout2", 0 0, L_0x562b8d2a1a50;  1 drivers
v0x562b8ce89880_0 .net "s1", 0 0, L_0x562b8d2a17f0;  1 drivers
S_0x562b8ce88640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce883b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a17f0 .functor XOR 1, L_0x562b8d2a1c20, L_0x562b8d2a1d50, C4<0>, C4<0>;
L_0x562b8d2a1880 .functor AND 1, L_0x562b8d2a1c20, L_0x562b8d2a1d50, C4<1>, C4<1>;
v0x562b8ce888e0_0 .net "S", 0 0, L_0x562b8d2a17f0;  alias, 1 drivers
v0x562b8ce889c0_0 .net "a", 0 0, L_0x562b8d2a1c20;  alias, 1 drivers
v0x562b8ce88a80_0 .net "b", 0 0, L_0x562b8d2a1d50;  alias, 1 drivers
v0x562b8ce88b50_0 .net "cout", 0 0, L_0x562b8d2a1880;  alias, 1 drivers
S_0x562b8ce88cc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce883b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a1910 .functor XOR 1, L_0x562b8d2a13c0, L_0x562b8d2a17f0, C4<0>, C4<0>;
L_0x562b8d2a1a50 .functor AND 1, L_0x562b8d2a13c0, L_0x562b8d2a17f0, C4<1>, C4<1>;
v0x562b8ce88f30_0 .net "S", 0 0, L_0x562b8d2a1910;  alias, 1 drivers
v0x562b8ce88ff0_0 .net "a", 0 0, L_0x562b8d2a13c0;  alias, 1 drivers
v0x562b8ce890e0_0 .net "b", 0 0, L_0x562b8d2a17f0;  alias, 1 drivers
v0x562b8ce891e0_0 .net "cout", 0 0, L_0x562b8d2a1a50;  alias, 1 drivers
S_0x562b8ce89970 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ce84c80;
 .timescale 0 0;
P_0x562b8ce89b70 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ce89c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce89970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a2190 .functor OR 1, L_0x562b8d2a1f30, L_0x562b8d2a2100, C4<0>, C4<0>;
v0x562b8ce8ab40_0 .net "S", 0 0, L_0x562b8d2a1fc0;  1 drivers
v0x562b8ce8ac00_0 .net "a", 0 0, L_0x562b8d2a2290;  1 drivers
v0x562b8ce8acd0_0 .net "b", 0 0, L_0x562b8d2a23c0;  1 drivers
v0x562b8ce8add0_0 .net "cin", 0 0, L_0x562b8d2a1ae0;  alias, 1 drivers
v0x562b8ce8aec0_0 .net "cout", 0 0, L_0x562b8d2a2190;  alias, 1 drivers
v0x562b8ce8afb0_0 .net "cout1", 0 0, L_0x562b8d2a1f30;  1 drivers
v0x562b8ce8b050_0 .net "cout2", 0 0, L_0x562b8d2a2100;  1 drivers
v0x562b8ce8b0f0_0 .net "s1", 0 0, L_0x562b8d2a1e80;  1 drivers
S_0x562b8ce89eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a1e80 .functor XOR 1, L_0x562b8d2a2290, L_0x562b8d2a23c0, C4<0>, C4<0>;
L_0x562b8d2a1f30 .functor AND 1, L_0x562b8d2a2290, L_0x562b8d2a23c0, C4<1>, C4<1>;
v0x562b8ce8a150_0 .net "S", 0 0, L_0x562b8d2a1e80;  alias, 1 drivers
v0x562b8ce8a230_0 .net "a", 0 0, L_0x562b8d2a2290;  alias, 1 drivers
v0x562b8ce8a2f0_0 .net "b", 0 0, L_0x562b8d2a23c0;  alias, 1 drivers
v0x562b8ce8a3c0_0 .net "cout", 0 0, L_0x562b8d2a1f30;  alias, 1 drivers
S_0x562b8ce8a530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a1fc0 .functor XOR 1, L_0x562b8d2a1ae0, L_0x562b8d2a1e80, C4<0>, C4<0>;
L_0x562b8d2a2100 .functor AND 1, L_0x562b8d2a1ae0, L_0x562b8d2a1e80, C4<1>, C4<1>;
v0x562b8ce8a7a0_0 .net "S", 0 0, L_0x562b8d2a1fc0;  alias, 1 drivers
v0x562b8ce8a860_0 .net "a", 0 0, L_0x562b8d2a1ae0;  alias, 1 drivers
v0x562b8ce8a950_0 .net "b", 0 0, L_0x562b8d2a1e80;  alias, 1 drivers
v0x562b8ce8aa50_0 .net "cout", 0 0, L_0x562b8d2a2100;  alias, 1 drivers
S_0x562b8ce8d1b0 .scope module, "ins2" "subtractor_Nbit" 3 107, 3 35 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ce8d390 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d2a6240 .functor NOT 2, L_0x562b8d2a75a0, C4<00>, C4<00>, C4<00>;
L_0x7f38f70e3c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a6350 .functor BUFZ 1, L_0x7f38f70e3c30, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a64f0 .functor NOT 1, L_0x562b8d2a63c0, C4<0>, C4<0>, C4<0>;
v0x562b8ce946c0_0 .net "D", 1 0, L_0x562b8d2a61a0;  alias, 1 drivers
v0x562b8ce947b0_0 .net *"_ivl_21", 0 0, L_0x562b8d2a6350;  1 drivers
v0x562b8ce94870_0 .net "a", 1 0, L_0x562b8d2a7500;  1 drivers
v0x562b8ce94960_0 .net "abs_D", 1 0, L_0x562b8d2a73d0;  alias, 1 drivers
v0x562b8ce94a40_0 .net "b", 1 0, L_0x562b8d2a75a0;  1 drivers
v0x562b8ce94b70_0 .net "b_comp", 1 0, L_0x562b8d2a6240;  1 drivers
v0x562b8ce94c50_0 .net "carry", 2 0, L_0x562b8d2a62b0;  1 drivers
v0x562b8ce94d30_0 .net "cin", 0 0, L_0x7f38f70e3c30;  1 drivers
v0x562b8ce94df0_0 .net "is_pos", 0 0, L_0x562b8d2a63c0;  1 drivers
v0x562b8ce94eb0_0 .net "negative", 0 0, L_0x562b8d2a64f0;  alias, 1 drivers
v0x562b8ce94f70_0 .net "twos", 1 0, L_0x562b8d2a7250;  1 drivers
L_0x562b8d2a5950 .part L_0x562b8d2a7500, 0, 1;
L_0x562b8d2a5a80 .part L_0x562b8d2a6240, 0, 1;
L_0x562b8d2a5bb0 .part L_0x562b8d2a62b0, 0, 1;
L_0x562b8d2a5fc0 .part L_0x562b8d2a7500, 1, 1;
L_0x562b8d2a6060 .part L_0x562b8d2a6240, 1, 1;
L_0x562b8d2a6100 .part L_0x562b8d2a62b0, 1, 1;
L_0x562b8d2a61a0 .concat8 [ 1 1 0 0], L_0x562b8d2a5650, L_0x562b8d2a5de0;
L_0x562b8d2a62b0 .concat8 [ 1 1 1 0], L_0x562b8d2a6350, L_0x562b8d2a58c0, L_0x562b8c087d70;
L_0x562b8d2a63c0 .part L_0x562b8d2a62b0, 2, 1;
L_0x562b8d2a73d0 .functor MUXZ 2, L_0x562b8d2a7250, L_0x562b8d2a61a0, L_0x562b8d2a63c0, C4<>;
S_0x562b8ce8d510 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ce8d1b0;
 .timescale 0 0;
P_0x562b8ce8d710 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ce8d7f0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce8d510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a58c0 .functor OR 1, L_0x562b8d2a5570, L_0x562b8d2a5830, C4<0>, C4<0>;
v0x562b8ce8e690_0 .net "S", 0 0, L_0x562b8d2a5650;  1 drivers
v0x562b8ce8e750_0 .net "a", 0 0, L_0x562b8d2a5950;  1 drivers
v0x562b8ce8e820_0 .net "b", 0 0, L_0x562b8d2a5a80;  1 drivers
v0x562b8ce8e920_0 .net "cin", 0 0, L_0x562b8d2a5bb0;  1 drivers
v0x562b8ce8e9f0_0 .net "cout", 0 0, L_0x562b8d2a58c0;  1 drivers
v0x562b8ce8eae0_0 .net "cout1", 0 0, L_0x562b8d2a5570;  1 drivers
v0x562b8ce8eb80_0 .net "cout2", 0 0, L_0x562b8d2a5830;  1 drivers
v0x562b8ce8ec50_0 .net "s1", 0 0, L_0x562b8d2a5470;  1 drivers
S_0x562b8ce8da50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce8d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a5470 .functor XOR 1, L_0x562b8d2a5950, L_0x562b8d2a5a80, C4<0>, C4<0>;
L_0x562b8d2a5570 .functor AND 1, L_0x562b8d2a5950, L_0x562b8d2a5a80, C4<1>, C4<1>;
v0x562b8ce8dcc0_0 .net "S", 0 0, L_0x562b8d2a5470;  alias, 1 drivers
v0x562b8ce8dda0_0 .net "a", 0 0, L_0x562b8d2a5950;  alias, 1 drivers
v0x562b8ce8de60_0 .net "b", 0 0, L_0x562b8d2a5a80;  alias, 1 drivers
v0x562b8ce8df00_0 .net "cout", 0 0, L_0x562b8d2a5570;  alias, 1 drivers
S_0x562b8ce8e070 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce8d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a5650 .functor XOR 1, L_0x562b8d2a5bb0, L_0x562b8d2a5470, C4<0>, C4<0>;
L_0x562b8d2a5830 .functor AND 1, L_0x562b8d2a5bb0, L_0x562b8d2a5470, C4<1>, C4<1>;
v0x562b8ce8e2e0_0 .net "S", 0 0, L_0x562b8d2a5650;  alias, 1 drivers
v0x562b8ce8e3a0_0 .net "a", 0 0, L_0x562b8d2a5bb0;  alias, 1 drivers
v0x562b8ce8e460_0 .net "b", 0 0, L_0x562b8d2a5470;  alias, 1 drivers
v0x562b8ce8e560_0 .net "cout", 0 0, L_0x562b8d2a5830;  alias, 1 drivers
S_0x562b8ce8ed40 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8ce8d1b0;
 .timescale 0 0;
P_0x562b8ce8ef40 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8ce8f000 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce8ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8c087d70 .functor OR 1, L_0x562b8d2a5d50, L_0x562b8c481070, C4<0>, C4<0>;
v0x562b8ce8ff00_0 .net "S", 0 0, L_0x562b8d2a5de0;  1 drivers
v0x562b8ce8ffc0_0 .net "a", 0 0, L_0x562b8d2a5fc0;  1 drivers
v0x562b8ce90090_0 .net "b", 0 0, L_0x562b8d2a6060;  1 drivers
v0x562b8ce90190_0 .net "cin", 0 0, L_0x562b8d2a6100;  1 drivers
v0x562b8ce90260_0 .net "cout", 0 0, L_0x562b8c087d70;  1 drivers
v0x562b8ce90350_0 .net "cout1", 0 0, L_0x562b8d2a5d50;  1 drivers
v0x562b8ce903f0_0 .net "cout2", 0 0, L_0x562b8c481070;  1 drivers
v0x562b8ce904c0_0 .net "s1", 0 0, L_0x562b8d2a5ce0;  1 drivers
S_0x562b8ce8f260 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce8f000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a5ce0 .functor XOR 1, L_0x562b8d2a5fc0, L_0x562b8d2a6060, C4<0>, C4<0>;
L_0x562b8d2a5d50 .functor AND 1, L_0x562b8d2a5fc0, L_0x562b8d2a6060, C4<1>, C4<1>;
v0x562b8ce8f500_0 .net "S", 0 0, L_0x562b8d2a5ce0;  alias, 1 drivers
v0x562b8ce8f5e0_0 .net "a", 0 0, L_0x562b8d2a5fc0;  alias, 1 drivers
v0x562b8ce8f6a0_0 .net "b", 0 0, L_0x562b8d2a6060;  alias, 1 drivers
v0x562b8ce8f770_0 .net "cout", 0 0, L_0x562b8d2a5d50;  alias, 1 drivers
S_0x562b8ce8f8e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce8f000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a5de0 .functor XOR 1, L_0x562b8d2a6100, L_0x562b8d2a5ce0, C4<0>, C4<0>;
L_0x562b8c481070 .functor AND 1, L_0x562b8d2a6100, L_0x562b8d2a5ce0, C4<1>, C4<1>;
v0x562b8ce8fb50_0 .net "S", 0 0, L_0x562b8d2a5de0;  alias, 1 drivers
v0x562b8ce8fc10_0 .net "a", 0 0, L_0x562b8d2a6100;  alias, 1 drivers
v0x562b8ce8fcd0_0 .net "b", 0 0, L_0x562b8d2a5ce0;  alias, 1 drivers
v0x562b8ce8fdd0_0 .net "cout", 0 0, L_0x562b8c481070;  alias, 1 drivers
S_0x562b8ce905b0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ce8d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8ce90790 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2a6560 .functor NOT 2, L_0x562b8d2a61a0, C4<00>, C4<00>, C4<00>;
v0x562b8ce94330_0 .net "cout", 0 0, L_0x562b8d2a7360;  1 drivers
v0x562b8ce943f0_0 .net "i", 1 0, L_0x562b8d2a61a0;  alias, 1 drivers
v0x562b8ce944b0_0 .net "o", 1 0, L_0x562b8d2a7250;  alias, 1 drivers
v0x562b8ce945b0_0 .net "temp2", 1 0, L_0x562b8d2a6560;  1 drivers
S_0x562b8ce908a0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce905b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce90a80 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e3be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a72f0 .functor BUFZ 1, L_0x7f38f70e3be8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a7360 .functor BUFZ 1, L_0x562b8d2a6ef0, C4<0>, C4<0>, C4<0>;
v0x562b8ce93d30_0 .net "S", 1 0, L_0x562b8d2a7250;  alias, 1 drivers
v0x562b8ce93e30_0 .net "a", 1 0, L_0x562b8d2a6560;  alias, 1 drivers
L_0x7f38f70e3ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ce93f10_0 .net "b", 1 0, L_0x7f38f70e3ba0;  1 drivers
v0x562b8ce93fd0 .array "carry", 0 2;
v0x562b8ce93fd0_0 .net v0x562b8ce93fd0 0, 0 0, L_0x562b8d2a72f0; 1 drivers
v0x562b8ce93fd0_1 .net v0x562b8ce93fd0 1, 0 0, L_0x562b8d2a6940; 1 drivers
v0x562b8ce93fd0_2 .net v0x562b8ce93fd0 2, 0 0, L_0x562b8d2a6ef0; 1 drivers
v0x562b8ce940e0_0 .net "cin", 0 0, L_0x7f38f70e3be8;  1 drivers
v0x562b8ce941d0_0 .net "cout", 0 0, L_0x562b8d2a7360;  alias, 1 drivers
L_0x562b8d2a6a40 .part L_0x562b8d2a6560, 0, 1;
L_0x562b8d2a6b70 .part L_0x7f38f70e3ba0, 0, 1;
L_0x562b8d2a6f60 .part L_0x562b8d2a6560, 1, 1;
L_0x562b8d2a7120 .part L_0x7f38f70e3ba0, 1, 1;
L_0x562b8d2a7250 .concat8 [ 1 1 0 0], L_0x562b8d2a6740, L_0x562b8d2a6d80;
S_0x562b8ce90c00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce908a0;
 .timescale 0 0;
P_0x562b8ce90e20 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce90f00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce90c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a6940 .functor OR 1, L_0x562b8d2a66d0, L_0x562b8d2a6840, C4<0>, C4<0>;
v0x562b8ce91e30_0 .net "S", 0 0, L_0x562b8d2a6740;  1 drivers
v0x562b8ce91ef0_0 .net "a", 0 0, L_0x562b8d2a6a40;  1 drivers
v0x562b8ce91fc0_0 .net "b", 0 0, L_0x562b8d2a6b70;  1 drivers
v0x562b8ce920c0_0 .net "cin", 0 0, L_0x562b8d2a72f0;  alias, 1 drivers
v0x562b8ce92190_0 .net "cout", 0 0, L_0x562b8d2a6940;  alias, 1 drivers
v0x562b8ce92280_0 .net "cout1", 0 0, L_0x562b8d2a66d0;  1 drivers
v0x562b8ce92320_0 .net "cout2", 0 0, L_0x562b8d2a6840;  1 drivers
v0x562b8ce923f0_0 .net "s1", 0 0, L_0x562b8d2a6660;  1 drivers
S_0x562b8ce91190 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce90f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a6660 .functor XOR 1, L_0x562b8d2a6a40, L_0x562b8d2a6b70, C4<0>, C4<0>;
L_0x562b8d2a66d0 .functor AND 1, L_0x562b8d2a6a40, L_0x562b8d2a6b70, C4<1>, C4<1>;
v0x562b8ce91430_0 .net "S", 0 0, L_0x562b8d2a6660;  alias, 1 drivers
v0x562b8ce91510_0 .net "a", 0 0, L_0x562b8d2a6a40;  alias, 1 drivers
v0x562b8ce915d0_0 .net "b", 0 0, L_0x562b8d2a6b70;  alias, 1 drivers
v0x562b8ce916a0_0 .net "cout", 0 0, L_0x562b8d2a66d0;  alias, 1 drivers
S_0x562b8ce91810 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce90f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a6740 .functor XOR 1, L_0x562b8d2a72f0, L_0x562b8d2a6660, C4<0>, C4<0>;
L_0x562b8d2a6840 .functor AND 1, L_0x562b8d2a72f0, L_0x562b8d2a6660, C4<1>, C4<1>;
v0x562b8ce91a80_0 .net "S", 0 0, L_0x562b8d2a6740;  alias, 1 drivers
v0x562b8ce91b40_0 .net "a", 0 0, L_0x562b8d2a72f0;  alias, 1 drivers
v0x562b8ce91c00_0 .net "b", 0 0, L_0x562b8d2a6660;  alias, 1 drivers
v0x562b8ce91d00_0 .net "cout", 0 0, L_0x562b8d2a6840;  alias, 1 drivers
S_0x562b8ce924e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ce908a0;
 .timescale 0 0;
P_0x562b8ce926e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ce927a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce924e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a6ef0 .functor OR 1, L_0x562b8d2a6d10, L_0x562b8d2a6e80, C4<0>, C4<0>;
v0x562b8ce93690_0 .net "S", 0 0, L_0x562b8d2a6d80;  1 drivers
v0x562b8ce93750_0 .net "a", 0 0, L_0x562b8d2a6f60;  1 drivers
v0x562b8ce93820_0 .net "b", 0 0, L_0x562b8d2a7120;  1 drivers
v0x562b8ce93920_0 .net "cin", 0 0, L_0x562b8d2a6940;  alias, 1 drivers
v0x562b8ce93a10_0 .net "cout", 0 0, L_0x562b8d2a6ef0;  alias, 1 drivers
v0x562b8ce93b00_0 .net "cout1", 0 0, L_0x562b8d2a6d10;  1 drivers
v0x562b8ce93ba0_0 .net "cout2", 0 0, L_0x562b8d2a6e80;  1 drivers
v0x562b8ce93c40_0 .net "s1", 0 0, L_0x562b8d2a6ca0;  1 drivers
S_0x562b8ce92a00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce927a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a6ca0 .functor XOR 1, L_0x562b8d2a6f60, L_0x562b8d2a7120, C4<0>, C4<0>;
L_0x562b8d2a6d10 .functor AND 1, L_0x562b8d2a6f60, L_0x562b8d2a7120, C4<1>, C4<1>;
v0x562b8ce92ca0_0 .net "S", 0 0, L_0x562b8d2a6ca0;  alias, 1 drivers
v0x562b8ce92d80_0 .net "a", 0 0, L_0x562b8d2a6f60;  alias, 1 drivers
v0x562b8ce92e40_0 .net "b", 0 0, L_0x562b8d2a7120;  alias, 1 drivers
v0x562b8ce92f10_0 .net "cout", 0 0, L_0x562b8d2a6d10;  alias, 1 drivers
S_0x562b8ce93080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce927a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a6d80 .functor XOR 1, L_0x562b8d2a6940, L_0x562b8d2a6ca0, C4<0>, C4<0>;
L_0x562b8d2a6e80 .functor AND 1, L_0x562b8d2a6940, L_0x562b8d2a6ca0, C4<1>, C4<1>;
v0x562b8ce932f0_0 .net "S", 0 0, L_0x562b8d2a6d80;  alias, 1 drivers
v0x562b8ce933b0_0 .net "a", 0 0, L_0x562b8d2a6940;  alias, 1 drivers
v0x562b8ce934a0_0 .net "b", 0 0, L_0x562b8d2a6ca0;  alias, 1 drivers
v0x562b8ce935a0_0 .net "cout", 0 0, L_0x562b8d2a6e80;  alias, 1 drivers
S_0x562b8ce95130 .scope module, "ins3" "karatsuba_2" 3 108, 3 73 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d2aabb0 .functor XOR 1, L_0x562b8d2a83c0, L_0x562b8d2a9300, C4<0>, C4<0>;
v0x562b8ceb9410_0 .net "X", 1 0, L_0x562b8d2a5150;  alias, 1 drivers
v0x562b8ceb94f0_0 .net "Y", 1 0, L_0x562b8d2a73d0;  alias, 1 drivers
v0x562b8ceb95c0_0 .net "Z", 3 0, L_0x562b8d2b0400;  alias, 1 drivers
v0x562b8ceb96c0_0 .net *"_ivl_20", 0 0, L_0x562b8d2aabb0;  1 drivers
L_0x7f38f70e3fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ceb9760_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e3fd8;  1 drivers
L_0x7f38f70e4020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ceb9890_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e4020;  1 drivers
L_0x7f38f70e4068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ceb9970_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e4068;  1 drivers
L_0x7f38f70e40b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ceb9a50_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e40b0;  1 drivers
v0x562b8ceb9b30_0 .net "a", 0 0, L_0x562b8d2a7e90;  1 drivers
v0x562b8ceb9c60_0 .net "a_abs", 0 0, L_0x562b8d2a89f0;  1 drivers
v0x562b8ceb9d00_0 .net "b", 0 0, L_0x562b8d2a8dd0;  1 drivers
v0x562b8ceb9e30_0 .net "b_abs", 0 0, L_0x562b8d2a9930;  1 drivers
v0x562b8ceb9ed0_0 .net "c1", 0 0, L_0x562b8d2abb30;  1 drivers
v0x562b8ceb9f70_0 .net "c2", 0 0, L_0x562b8d2acab0;  1 drivers
v0x562b8ceba010_0 .net "c3", 0 0, L_0x562b8d2aea20;  1 drivers
v0x562b8ceba100_0 .net "c4", 0 0, L_0x562b8d2b0630;  1 drivers
v0x562b8ceba1a0_0 .net "neg_a", 0 0, L_0x562b8d2a83c0;  1 drivers
v0x562b8ceba350_0 .net "neg_b", 0 0, L_0x562b8d2a9300;  1 drivers
v0x562b8ceba3f0_0 .net "temp", 3 0, L_0x562b8d2ae910;  1 drivers
v0x562b8ceba4e0_0 .net "term1", 3 0, L_0x562b8d2acb20;  1 drivers
v0x562b8ceba580_0 .net "term2", 3 0, L_0x562b8d2acc10;  1 drivers
v0x562b8ceba620_0 .net "term3", 3 0, L_0x562b8d2acda0;  1 drivers
v0x562b8ceba6f0_0 .net "z0", 1 0, L_0x562b8d2a7ab0;  1 drivers
v0x562b8ceba7e0_0 .net "z1", 1 0, L_0x562b8d2ac910;  1 drivers
v0x562b8ceba880_0 .net "z1_1", 1 0, L_0x562b8d2aac20;  1 drivers
v0x562b8ceba950_0 .net "z1_2", 1 0, L_0x562b8d2aba20;  1 drivers
v0x562b8cebaa40_0 .net "z1_3", 1 0, L_0x562b8d2a9ca0;  1 drivers
v0x562b8cebab30_0 .net "z1_4", 1 0, L_0x562b8d2aaa30;  1 drivers
v0x562b8cebac40_0 .net "z2", 1 0, L_0x562b8d2a7740;  1 drivers
L_0x562b8d2a77e0 .part L_0x562b8d2a5150, 1, 1;
L_0x562b8d2a7910 .part L_0x562b8d2a73d0, 1, 1;
L_0x562b8d2a7b50 .part L_0x562b8d2a5150, 0, 1;
L_0x562b8d2a7bf0 .part L_0x562b8d2a73d0, 0, 1;
L_0x562b8d2a8a90 .part L_0x562b8d2a5150, 0, 1;
L_0x562b8d2a8b30 .part L_0x562b8d2a5150, 1, 1;
L_0x562b8d2a99d0 .part L_0x562b8d2a73d0, 1, 1;
L_0x562b8d2a9a70 .part L_0x562b8d2a73d0, 0, 1;
L_0x562b8d2aac20 .functor MUXZ 2, L_0x562b8d2a9ca0, L_0x562b8d2aaa30, L_0x562b8d2aabb0, C4<>;
L_0x562b8d2acb20 .concat [ 2 2 0 0], L_0x562b8d2a7ab0, L_0x7f38f70e3fd8;
L_0x562b8d2acc10 .concat [ 1 2 1 0], L_0x7f38f70e4068, L_0x562b8d2ac910, L_0x7f38f70e4020;
L_0x562b8d2acda0 .concat [ 2 2 0 0], L_0x7f38f70e40b0, L_0x562b8d2a7740;
S_0x562b8ce953d0 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ce955d0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2a81a0 .functor NOT 1, L_0x562b8d2a8b30, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e3d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a82b0 .functor BUFZ 1, L_0x7f38f70e3d98, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a83c0 .functor NOT 1, L_0x562b8d2a8320, C4<0>, C4<0>, C4<0>;
v0x562b8ce99920_0 .net "D", 0 0, L_0x562b8d2a7e90;  alias, 1 drivers
v0x562b8ce999e0_0 .net *"_ivl_9", 0 0, L_0x562b8d2a82b0;  1 drivers
v0x562b8ce99ac0_0 .net "a", 0 0, L_0x562b8d2a8a90;  1 drivers
v0x562b8ce99bb0_0 .net "abs_D", 0 0, L_0x562b8d2a89f0;  alias, 1 drivers
v0x562b8ce99c90_0 .net "b", 0 0, L_0x562b8d2a8b30;  1 drivers
v0x562b8ce99dc0_0 .net "b_comp", 0 0, L_0x562b8d2a81a0;  1 drivers
v0x562b8ce99ed0_0 .net "carry", 1 0, L_0x562b8d2a8210;  1 drivers
v0x562b8ce99fb0_0 .net "cin", 0 0, L_0x7f38f70e3d98;  1 drivers
v0x562b8ce9a070_0 .net "is_pos", 0 0, L_0x562b8d2a8320;  1 drivers
v0x562b8ce9a130_0 .net "negative", 0 0, L_0x562b8d2a83c0;  alias, 1 drivers
v0x562b8ce9a1f0_0 .net "twos", 0 0, L_0x562b8d2a86a0;  1 drivers
L_0x562b8d2a8070 .part L_0x562b8d2a8210, 0, 1;
L_0x562b8d2a8210 .concat8 [ 1 1 0 0], L_0x562b8d2a82b0, L_0x562b8d2a8000;
L_0x562b8d2a8320 .part L_0x562b8d2a8210, 1, 1;
L_0x562b8d2a89f0 .functor MUXZ 1, L_0x562b8d2a86a0, L_0x562b8d2a7e90, L_0x562b8d2a8320, C4<>;
S_0x562b8ce957a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ce953d0;
 .timescale 0 0;
P_0x562b8ce959c0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ce95aa0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce957a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a8000 .functor OR 1, L_0x562b8d2a7d00, L_0x562b8d2a7f90, C4<0>, C4<0>;
v0x562b8ce96970_0 .net "S", 0 0, L_0x562b8d2a7e90;  alias, 1 drivers
v0x562b8ce96a30_0 .net "a", 0 0, L_0x562b8d2a8a90;  alias, 1 drivers
v0x562b8ce96b00_0 .net "b", 0 0, L_0x562b8d2a81a0;  alias, 1 drivers
v0x562b8ce96c00_0 .net "cin", 0 0, L_0x562b8d2a8070;  1 drivers
v0x562b8ce96cd0_0 .net "cout", 0 0, L_0x562b8d2a8000;  1 drivers
v0x562b8ce96dc0_0 .net "cout1", 0 0, L_0x562b8d2a7d00;  1 drivers
v0x562b8ce96e60_0 .net "cout2", 0 0, L_0x562b8d2a7f90;  1 drivers
v0x562b8ce96f30_0 .net "s1", 0 0, L_0x562b8d2a7c90;  1 drivers
S_0x562b8ce95d00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce95aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a7c90 .functor XOR 1, L_0x562b8d2a8a90, L_0x562b8d2a81a0, C4<0>, C4<0>;
L_0x562b8d2a7d00 .functor AND 1, L_0x562b8d2a8a90, L_0x562b8d2a81a0, C4<1>, C4<1>;
v0x562b8ce95f70_0 .net "S", 0 0, L_0x562b8d2a7c90;  alias, 1 drivers
v0x562b8ce96050_0 .net "a", 0 0, L_0x562b8d2a8a90;  alias, 1 drivers
v0x562b8ce96110_0 .net "b", 0 0, L_0x562b8d2a81a0;  alias, 1 drivers
v0x562b8ce961e0_0 .net "cout", 0 0, L_0x562b8d2a7d00;  alias, 1 drivers
S_0x562b8ce96350 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce95aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a7e90 .functor XOR 1, L_0x562b8d2a8070, L_0x562b8d2a7c90, C4<0>, C4<0>;
L_0x562b8d2a7f90 .functor AND 1, L_0x562b8d2a8070, L_0x562b8d2a7c90, C4<1>, C4<1>;
v0x562b8ce965c0_0 .net "S", 0 0, L_0x562b8d2a7e90;  alias, 1 drivers
v0x562b8ce96680_0 .net "a", 0 0, L_0x562b8d2a8070;  alias, 1 drivers
v0x562b8ce96740_0 .net "b", 0 0, L_0x562b8d2a7c90;  alias, 1 drivers
v0x562b8ce96840_0 .net "cout", 0 0, L_0x562b8d2a7f90;  alias, 1 drivers
S_0x562b8ce97020 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ce953d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8ce97200 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2a8430 .functor NOT 1, L_0x562b8d2a7e90, C4<0>, C4<0>, C4<0>;
v0x562b8ce995b0_0 .net "cout", 0 0, L_0x562b8d2a8980;  1 drivers
v0x562b8ce99670_0 .net "i", 0 0, L_0x562b8d2a7e90;  alias, 1 drivers
v0x562b8ce99760_0 .net "o", 0 0, L_0x562b8d2a86a0;  alias, 1 drivers
v0x562b8ce99800_0 .net "temp2", 0 0, L_0x562b8d2a8430;  1 drivers
S_0x562b8ce972e0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce97020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce974e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e3d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a8910 .functor BUFZ 1, L_0x7f38f70e3d50, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a8980 .functor BUFZ 1, L_0x562b8d2a88a0, C4<0>, C4<0>, C4<0>;
v0x562b8ce98f40_0 .net "S", 0 0, L_0x562b8d2a86a0;  alias, 1 drivers
v0x562b8ce99050_0 .net "a", 0 0, L_0x562b8d2a8430;  alias, 1 drivers
L_0x7f38f70e3d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce99160_0 .net "b", 0 0, L_0x7f38f70e3d08;  1 drivers
v0x562b8ce99250 .array "carry", 0 1;
v0x562b8ce99250_0 .net v0x562b8ce99250 0, 0 0, L_0x562b8d2a8910; 1 drivers
v0x562b8ce99250_1 .net v0x562b8ce99250 1, 0 0, L_0x562b8d2a88a0; 1 drivers
v0x562b8ce99360_0 .net "cin", 0 0, L_0x7f38f70e3d50;  1 drivers
v0x562b8ce99450_0 .net "cout", 0 0, L_0x562b8d2a8980;  alias, 1 drivers
S_0x562b8ce97660 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce972e0;
 .timescale 0 0;
P_0x562b8ce97880 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce97960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce97660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a88a0 .functor OR 1, L_0x562b8d2a85a0, L_0x562b8d2a87a0, C4<0>, C4<0>;
v0x562b8ce98890_0 .net "S", 0 0, L_0x562b8d2a86a0;  alias, 1 drivers
v0x562b8ce98950_0 .net "a", 0 0, L_0x562b8d2a8430;  alias, 1 drivers
v0x562b8ce98a20_0 .net "b", 0 0, L_0x7f38f70e3d08;  alias, 1 drivers
v0x562b8ce98b20_0 .net "cin", 0 0, L_0x562b8d2a8910;  alias, 1 drivers
v0x562b8ce98bf0_0 .net "cout", 0 0, L_0x562b8d2a88a0;  alias, 1 drivers
v0x562b8ce98ce0_0 .net "cout1", 0 0, L_0x562b8d2a85a0;  1 drivers
v0x562b8ce98d80_0 .net "cout2", 0 0, L_0x562b8d2a87a0;  1 drivers
v0x562b8ce98e50_0 .net "s1", 0 0, L_0x562b8d2a8530;  1 drivers
S_0x562b8ce97bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce97960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a8530 .functor XOR 1, L_0x562b8d2a8430, L_0x7f38f70e3d08, C4<0>, C4<0>;
L_0x562b8d2a85a0 .functor AND 1, L_0x562b8d2a8430, L_0x7f38f70e3d08, C4<1>, C4<1>;
v0x562b8ce97e90_0 .net "S", 0 0, L_0x562b8d2a8530;  alias, 1 drivers
v0x562b8ce97f70_0 .net "a", 0 0, L_0x562b8d2a8430;  alias, 1 drivers
v0x562b8ce98030_0 .net "b", 0 0, L_0x7f38f70e3d08;  alias, 1 drivers
v0x562b8ce98100_0 .net "cout", 0 0, L_0x562b8d2a85a0;  alias, 1 drivers
S_0x562b8ce98270 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce97960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a86a0 .functor XOR 1, L_0x562b8d2a8910, L_0x562b8d2a8530, C4<0>, C4<0>;
L_0x562b8d2a87a0 .functor AND 1, L_0x562b8d2a8910, L_0x562b8d2a8530, C4<1>, C4<1>;
v0x562b8ce984e0_0 .net "S", 0 0, L_0x562b8d2a86a0;  alias, 1 drivers
v0x562b8ce985a0_0 .net "a", 0 0, L_0x562b8d2a8910;  alias, 1 drivers
v0x562b8ce98660_0 .net "b", 0 0, L_0x562b8d2a8530;  alias, 1 drivers
v0x562b8ce98760_0 .net "cout", 0 0, L_0x562b8d2a87a0;  alias, 1 drivers
S_0x562b8ce9a440 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2a76d0 .functor AND 1, L_0x562b8d2a77e0, L_0x562b8d2a7910, C4<1>, C4<1>;
v0x562b8ce9a5f0_0 .net "X", 0 0, L_0x562b8d2a77e0;  1 drivers
v0x562b8ce9a6d0_0 .net "Y", 0 0, L_0x562b8d2a7910;  1 drivers
v0x562b8ce9a790_0 .net "Z", 1 0, L_0x562b8d2a7740;  alias, 1 drivers
L_0x7f38f70e3c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce9a850_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e3c78;  1 drivers
v0x562b8ce9a930_0 .net "z", 0 0, L_0x562b8d2a76d0;  1 drivers
L_0x562b8d2a7740 .concat [ 1 1 0 0], L_0x562b8d2a76d0, L_0x7f38f70e3c78;
S_0x562b8ce9aac0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2a7a40 .functor AND 1, L_0x562b8d2a7b50, L_0x562b8d2a7bf0, C4<1>, C4<1>;
v0x562b8ce9acf0_0 .net "X", 0 0, L_0x562b8d2a7b50;  1 drivers
v0x562b8ce9adb0_0 .net "Y", 0 0, L_0x562b8d2a7bf0;  1 drivers
v0x562b8ce9ae70_0 .net "Z", 1 0, L_0x562b8d2a7ab0;  alias, 1 drivers
L_0x7f38f70e3cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce9af30_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e3cc0;  1 drivers
v0x562b8ce9b010_0 .net "z", 0 0, L_0x562b8d2a7a40;  1 drivers
L_0x562b8d2a7ab0 .concat [ 1 1 0 0], L_0x562b8d2a7a40, L_0x7f38f70e3cc0;
S_0x562b8ce9b1a0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ce9b380 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2a90e0 .functor NOT 1, L_0x562b8d2a9a70, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e3e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a91f0 .functor BUFZ 1, L_0x7f38f70e3e70, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a9300 .functor NOT 1, L_0x562b8d2a9260, C4<0>, C4<0>, C4<0>;
v0x562b8ce9f680_0 .net "D", 0 0, L_0x562b8d2a8dd0;  alias, 1 drivers
v0x562b8ce9f740_0 .net *"_ivl_9", 0 0, L_0x562b8d2a91f0;  1 drivers
v0x562b8ce9f820_0 .net "a", 0 0, L_0x562b8d2a99d0;  1 drivers
v0x562b8ce9f910_0 .net "abs_D", 0 0, L_0x562b8d2a9930;  alias, 1 drivers
v0x562b8ce9f9f0_0 .net "b", 0 0, L_0x562b8d2a9a70;  1 drivers
v0x562b8ce9fb20_0 .net "b_comp", 0 0, L_0x562b8d2a90e0;  1 drivers
v0x562b8ce9fc30_0 .net "carry", 1 0, L_0x562b8d2a9150;  1 drivers
v0x562b8ce9fd10_0 .net "cin", 0 0, L_0x7f38f70e3e70;  1 drivers
v0x562b8ce9fdd0_0 .net "is_pos", 0 0, L_0x562b8d2a9260;  1 drivers
v0x562b8ce9fe90_0 .net "negative", 0 0, L_0x562b8d2a9300;  alias, 1 drivers
v0x562b8ce9ff50_0 .net "twos", 0 0, L_0x562b8d2a95e0;  1 drivers
L_0x562b8d2a8fb0 .part L_0x562b8d2a9150, 0, 1;
L_0x562b8d2a9150 .concat8 [ 1 1 0 0], L_0x562b8d2a91f0, L_0x562b8d2a8f40;
L_0x562b8d2a9260 .part L_0x562b8d2a9150, 1, 1;
L_0x562b8d2a9930 .functor MUXZ 1, L_0x562b8d2a95e0, L_0x562b8d2a8dd0, L_0x562b8d2a9260, C4<>;
S_0x562b8ce9b550 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ce9b1a0;
 .timescale 0 0;
P_0x562b8ce9b750 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ce9b830 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ce9b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a8f40 .functor OR 1, L_0x562b8d2a8c40, L_0x562b8d2a8ed0, C4<0>, C4<0>;
v0x562b8ce9c6d0_0 .net "S", 0 0, L_0x562b8d2a8dd0;  alias, 1 drivers
v0x562b8ce9c790_0 .net "a", 0 0, L_0x562b8d2a99d0;  alias, 1 drivers
v0x562b8ce9c860_0 .net "b", 0 0, L_0x562b8d2a90e0;  alias, 1 drivers
v0x562b8ce9c960_0 .net "cin", 0 0, L_0x562b8d2a8fb0;  1 drivers
v0x562b8ce9ca30_0 .net "cout", 0 0, L_0x562b8d2a8f40;  1 drivers
v0x562b8ce9cb20_0 .net "cout1", 0 0, L_0x562b8d2a8c40;  1 drivers
v0x562b8ce9cbc0_0 .net "cout2", 0 0, L_0x562b8d2a8ed0;  1 drivers
v0x562b8ce9cc90_0 .net "s1", 0 0, L_0x562b8d2a8bd0;  1 drivers
S_0x562b8ce9ba90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce9b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a8bd0 .functor XOR 1, L_0x562b8d2a99d0, L_0x562b8d2a90e0, C4<0>, C4<0>;
L_0x562b8d2a8c40 .functor AND 1, L_0x562b8d2a99d0, L_0x562b8d2a90e0, C4<1>, C4<1>;
v0x562b8ce9bd00_0 .net "S", 0 0, L_0x562b8d2a8bd0;  alias, 1 drivers
v0x562b8ce9bde0_0 .net "a", 0 0, L_0x562b8d2a99d0;  alias, 1 drivers
v0x562b8ce9bea0_0 .net "b", 0 0, L_0x562b8d2a90e0;  alias, 1 drivers
v0x562b8ce9bf40_0 .net "cout", 0 0, L_0x562b8d2a8c40;  alias, 1 drivers
S_0x562b8ce9c0b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce9b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a8dd0 .functor XOR 1, L_0x562b8d2a8fb0, L_0x562b8d2a8bd0, C4<0>, C4<0>;
L_0x562b8d2a8ed0 .functor AND 1, L_0x562b8d2a8fb0, L_0x562b8d2a8bd0, C4<1>, C4<1>;
v0x562b8ce9c320_0 .net "S", 0 0, L_0x562b8d2a8dd0;  alias, 1 drivers
v0x562b8ce9c3e0_0 .net "a", 0 0, L_0x562b8d2a8fb0;  alias, 1 drivers
v0x562b8ce9c4a0_0 .net "b", 0 0, L_0x562b8d2a8bd0;  alias, 1 drivers
v0x562b8ce9c5a0_0 .net "cout", 0 0, L_0x562b8d2a8ed0;  alias, 1 drivers
S_0x562b8ce9cd80 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ce9b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8ce9cf60 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2a9370 .functor NOT 1, L_0x562b8d2a8dd0, C4<0>, C4<0>, C4<0>;
v0x562b8ce9f310_0 .net "cout", 0 0, L_0x562b8d2a98c0;  1 drivers
v0x562b8ce9f3d0_0 .net "i", 0 0, L_0x562b8d2a8dd0;  alias, 1 drivers
v0x562b8ce9f4c0_0 .net "o", 0 0, L_0x562b8d2a95e0;  alias, 1 drivers
v0x562b8ce9f560_0 .net "temp2", 0 0, L_0x562b8d2a9370;  1 drivers
S_0x562b8ce9d040 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ce9cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ce9d240 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e3e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a9850 .functor BUFZ 1, L_0x7f38f70e3e28, C4<0>, C4<0>, C4<0>;
L_0x562b8d2a98c0 .functor BUFZ 1, L_0x562b8d2a97e0, C4<0>, C4<0>, C4<0>;
v0x562b8ce9eca0_0 .net "S", 0 0, L_0x562b8d2a95e0;  alias, 1 drivers
v0x562b8ce9edb0_0 .net "a", 0 0, L_0x562b8d2a9370;  alias, 1 drivers
L_0x7f38f70e3de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8ce9eec0_0 .net "b", 0 0, L_0x7f38f70e3de0;  1 drivers
v0x562b8ce9efb0 .array "carry", 0 1;
v0x562b8ce9efb0_0 .net v0x562b8ce9efb0 0, 0 0, L_0x562b8d2a9850; 1 drivers
v0x562b8ce9efb0_1 .net v0x562b8ce9efb0 1, 0 0, L_0x562b8d2a97e0; 1 drivers
v0x562b8ce9f0c0_0 .net "cin", 0 0, L_0x7f38f70e3e28;  1 drivers
v0x562b8ce9f1b0_0 .net "cout", 0 0, L_0x562b8d2a98c0;  alias, 1 drivers
S_0x562b8ce9d3c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ce9d040;
 .timescale 0 0;
P_0x562b8ce9d5e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ce9d6c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ce9d3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2a97e0 .functor OR 1, L_0x562b8d2a94e0, L_0x562b8d2a96e0, C4<0>, C4<0>;
v0x562b8ce9e5f0_0 .net "S", 0 0, L_0x562b8d2a95e0;  alias, 1 drivers
v0x562b8ce9e6b0_0 .net "a", 0 0, L_0x562b8d2a9370;  alias, 1 drivers
v0x562b8ce9e780_0 .net "b", 0 0, L_0x7f38f70e3de0;  alias, 1 drivers
v0x562b8ce9e880_0 .net "cin", 0 0, L_0x562b8d2a9850;  alias, 1 drivers
v0x562b8ce9e950_0 .net "cout", 0 0, L_0x562b8d2a97e0;  alias, 1 drivers
v0x562b8ce9ea40_0 .net "cout1", 0 0, L_0x562b8d2a94e0;  1 drivers
v0x562b8ce9eae0_0 .net "cout2", 0 0, L_0x562b8d2a96e0;  1 drivers
v0x562b8ce9ebb0_0 .net "s1", 0 0, L_0x562b8d2a9470;  1 drivers
S_0x562b8ce9d950 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ce9d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a9470 .functor XOR 1, L_0x562b8d2a9370, L_0x7f38f70e3de0, C4<0>, C4<0>;
L_0x562b8d2a94e0 .functor AND 1, L_0x562b8d2a9370, L_0x7f38f70e3de0, C4<1>, C4<1>;
v0x562b8ce9dbf0_0 .net "S", 0 0, L_0x562b8d2a9470;  alias, 1 drivers
v0x562b8ce9dcd0_0 .net "a", 0 0, L_0x562b8d2a9370;  alias, 1 drivers
v0x562b8ce9dd90_0 .net "b", 0 0, L_0x7f38f70e3de0;  alias, 1 drivers
v0x562b8ce9de60_0 .net "cout", 0 0, L_0x562b8d2a94e0;  alias, 1 drivers
S_0x562b8ce9dfd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ce9d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a95e0 .functor XOR 1, L_0x562b8d2a9850, L_0x562b8d2a9470, C4<0>, C4<0>;
L_0x562b8d2a96e0 .functor AND 1, L_0x562b8d2a9850, L_0x562b8d2a9470, C4<1>, C4<1>;
v0x562b8ce9e240_0 .net "S", 0 0, L_0x562b8d2a95e0;  alias, 1 drivers
v0x562b8ce9e300_0 .net "a", 0 0, L_0x562b8d2a9850;  alias, 1 drivers
v0x562b8ce9e3c0_0 .net "b", 0 0, L_0x562b8d2a9470;  alias, 1 drivers
v0x562b8ce9e4c0_0 .net "cout", 0 0, L_0x562b8d2a96e0;  alias, 1 drivers
S_0x562b8cea01a0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2a9b10 .functor AND 1, L_0x562b8d2a89f0, L_0x562b8d2a9930, C4<1>, C4<1>;
v0x562b8cea03a0_0 .net "X", 0 0, L_0x562b8d2a89f0;  alias, 1 drivers
v0x562b8cea0460_0 .net "Y", 0 0, L_0x562b8d2a9930;  alias, 1 drivers
v0x562b8cea0500_0 .net "Z", 1 0, L_0x562b8d2a9ca0;  alias, 1 drivers
L_0x7f38f70e3eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cea05a0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e3eb8;  1 drivers
v0x562b8cea0660_0 .net "z", 0 0, L_0x562b8d2a9b10;  1 drivers
L_0x562b8d2a9ca0 .concat [ 1 1 0 0], L_0x562b8d2a9b10, L_0x7f38f70e3eb8;
S_0x562b8cea07f0 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cea09d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e3f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2abac0 .functor BUFZ 1, L_0x7f38f70e3f90, C4<0>, C4<0>, C4<0>;
L_0x562b8d2abb30 .functor BUFZ 1, L_0x562b8d2ab750, C4<0>, C4<0>, C4<0>;
v0x562b8cea3c30_0 .net "S", 1 0, L_0x562b8d2aba20;  alias, 1 drivers
v0x562b8cea3d30_0 .net "a", 1 0, L_0x562b8d2a7ab0;  alias, 1 drivers
v0x562b8cea3df0_0 .net "b", 1 0, L_0x562b8d2a7740;  alias, 1 drivers
v0x562b8cea3ef0 .array "carry", 0 2;
v0x562b8cea3ef0_0 .net v0x562b8cea3ef0 0, 0 0, L_0x562b8d2abac0; 1 drivers
v0x562b8cea3ef0_1 .net v0x562b8cea3ef0 1, 0 0, L_0x562b8d2ab080; 1 drivers
v0x562b8cea3ef0_2 .net v0x562b8cea3ef0 2, 0 0, L_0x562b8d2ab750; 1 drivers
v0x562b8cea3fe0_0 .net "cin", 0 0, L_0x7f38f70e3f90;  1 drivers
v0x562b8cea40d0_0 .net "cout", 0 0, L_0x562b8d2abb30;  alias, 1 drivers
L_0x562b8d2ab180 .part L_0x562b8d2a7ab0, 0, 1;
L_0x562b8d2ab340 .part L_0x562b8d2a7740, 0, 1;
L_0x562b8d2ab7c0 .part L_0x562b8d2a7ab0, 1, 1;
L_0x562b8d2ab8f0 .part L_0x562b8d2a7740, 1, 1;
L_0x562b8d2aba20 .concat8 [ 1 1 0 0], L_0x562b8d2aae30, L_0x562b8d2ab5e0;
S_0x562b8cea0b80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cea07f0;
 .timescale 0 0;
P_0x562b8cea0d80 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cea0e60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cea0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ab080 .functor OR 1, L_0x562b8d2aadc0, L_0x562b8d2aaf80, C4<0>, C4<0>;
v0x562b8cea1d30_0 .net "S", 0 0, L_0x562b8d2aae30;  1 drivers
v0x562b8cea1df0_0 .net "a", 0 0, L_0x562b8d2ab180;  1 drivers
v0x562b8cea1ec0_0 .net "b", 0 0, L_0x562b8d2ab340;  1 drivers
v0x562b8cea1fc0_0 .net "cin", 0 0, L_0x562b8d2abac0;  alias, 1 drivers
v0x562b8cea2090_0 .net "cout", 0 0, L_0x562b8d2ab080;  alias, 1 drivers
v0x562b8cea2180_0 .net "cout1", 0 0, L_0x562b8d2aadc0;  1 drivers
v0x562b8cea2220_0 .net "cout2", 0 0, L_0x562b8d2aaf80;  1 drivers
v0x562b8cea22f0_0 .net "s1", 0 0, L_0x562b8d2aad50;  1 drivers
S_0x562b8cea10c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cea0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2aad50 .functor XOR 1, L_0x562b8d2ab180, L_0x562b8d2ab340, C4<0>, C4<0>;
L_0x562b8d2aadc0 .functor AND 1, L_0x562b8d2ab180, L_0x562b8d2ab340, C4<1>, C4<1>;
v0x562b8cea1330_0 .net "S", 0 0, L_0x562b8d2aad50;  alias, 1 drivers
v0x562b8cea1410_0 .net "a", 0 0, L_0x562b8d2ab180;  alias, 1 drivers
v0x562b8cea14d0_0 .net "b", 0 0, L_0x562b8d2ab340;  alias, 1 drivers
v0x562b8cea15a0_0 .net "cout", 0 0, L_0x562b8d2aadc0;  alias, 1 drivers
S_0x562b8cea1710 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cea0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2aae30 .functor XOR 1, L_0x562b8d2abac0, L_0x562b8d2aad50, C4<0>, C4<0>;
L_0x562b8d2aaf80 .functor AND 1, L_0x562b8d2abac0, L_0x562b8d2aad50, C4<1>, C4<1>;
v0x562b8cea1980_0 .net "S", 0 0, L_0x562b8d2aae30;  alias, 1 drivers
v0x562b8cea1a40_0 .net "a", 0 0, L_0x562b8d2abac0;  alias, 1 drivers
v0x562b8cea1b00_0 .net "b", 0 0, L_0x562b8d2aad50;  alias, 1 drivers
v0x562b8cea1c00_0 .net "cout", 0 0, L_0x562b8d2aaf80;  alias, 1 drivers
S_0x562b8cea23e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cea07f0;
 .timescale 0 0;
P_0x562b8cea25e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cea26a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cea23e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ab750 .functor OR 1, L_0x562b8d2ab570, L_0x562b8d2ab6e0, C4<0>, C4<0>;
v0x562b8cea3590_0 .net "S", 0 0, L_0x562b8d2ab5e0;  1 drivers
v0x562b8cea3650_0 .net "a", 0 0, L_0x562b8d2ab7c0;  1 drivers
v0x562b8cea3720_0 .net "b", 0 0, L_0x562b8d2ab8f0;  1 drivers
v0x562b8cea3820_0 .net "cin", 0 0, L_0x562b8d2ab080;  alias, 1 drivers
v0x562b8cea3910_0 .net "cout", 0 0, L_0x562b8d2ab750;  alias, 1 drivers
v0x562b8cea3a00_0 .net "cout1", 0 0, L_0x562b8d2ab570;  1 drivers
v0x562b8cea3aa0_0 .net "cout2", 0 0, L_0x562b8d2ab6e0;  1 drivers
v0x562b8cea3b40_0 .net "s1", 0 0, L_0x562b8d2ab500;  1 drivers
S_0x562b8cea2900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cea26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ab500 .functor XOR 1, L_0x562b8d2ab7c0, L_0x562b8d2ab8f0, C4<0>, C4<0>;
L_0x562b8d2ab570 .functor AND 1, L_0x562b8d2ab7c0, L_0x562b8d2ab8f0, C4<1>, C4<1>;
v0x562b8cea2ba0_0 .net "S", 0 0, L_0x562b8d2ab500;  alias, 1 drivers
v0x562b8cea2c80_0 .net "a", 0 0, L_0x562b8d2ab7c0;  alias, 1 drivers
v0x562b8cea2d40_0 .net "b", 0 0, L_0x562b8d2ab8f0;  alias, 1 drivers
v0x562b8cea2e10_0 .net "cout", 0 0, L_0x562b8d2ab570;  alias, 1 drivers
S_0x562b8cea2f80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cea26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ab5e0 .functor XOR 1, L_0x562b8d2ab080, L_0x562b8d2ab500, C4<0>, C4<0>;
L_0x562b8d2ab6e0 .functor AND 1, L_0x562b8d2ab080, L_0x562b8d2ab500, C4<1>, C4<1>;
v0x562b8cea31f0_0 .net "S", 0 0, L_0x562b8d2ab5e0;  alias, 1 drivers
v0x562b8cea32b0_0 .net "a", 0 0, L_0x562b8d2ab080;  alias, 1 drivers
v0x562b8cea33a0_0 .net "b", 0 0, L_0x562b8d2ab500;  alias, 1 drivers
v0x562b8cea34a0_0 .net "cout", 0 0, L_0x562b8d2ab6e0;  alias, 1 drivers
S_0x562b8cea4210 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cea43f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d2ac9b0 .functor BUFZ 1, L_0x562b8d2abb30, C4<0>, C4<0>, C4<0>;
L_0x562b8d2acab0 .functor BUFZ 1, L_0x562b8d2ac5b0, C4<0>, C4<0>, C4<0>;
v0x562b8cea7670_0 .net "S", 1 0, L_0x562b8d2ac910;  alias, 1 drivers
v0x562b8cea7770_0 .net "a", 1 0, L_0x562b8d2aba20;  alias, 1 drivers
v0x562b8cea7830_0 .net "b", 1 0, L_0x562b8d2aac20;  alias, 1 drivers
v0x562b8cea7900 .array "carry", 0 2;
v0x562b8cea7900_0 .net v0x562b8cea7900 0, 0 0, L_0x562b8d2ac9b0; 1 drivers
v0x562b8cea7900_1 .net v0x562b8cea7900 1, 0 0, L_0x562b8d2abf70; 1 drivers
v0x562b8cea7900_2 .net v0x562b8cea7900 2, 0 0, L_0x562b8d2ac5b0; 1 drivers
v0x562b8cea7a10_0 .net "cin", 0 0, L_0x562b8d2abb30;  alias, 1 drivers
v0x562b8cea7b00_0 .net "cout", 0 0, L_0x562b8d2acab0;  alias, 1 drivers
L_0x562b8d2ac070 .part L_0x562b8d2aba20, 0, 1;
L_0x562b8d2ac230 .part L_0x562b8d2aac20, 0, 1;
L_0x562b8d2ac620 .part L_0x562b8d2aba20, 1, 1;
L_0x562b8d2ac750 .part L_0x562b8d2aac20, 1, 1;
L_0x562b8d2ac910 .concat8 [ 1 1 0 0], L_0x562b8d2abd20, L_0x562b8d2ac440;
S_0x562b8cea4540 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cea4210;
 .timescale 0 0;
P_0x562b8cea4760 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cea4840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cea4540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2abf70 .functor OR 1, L_0x562b8d2abc60, L_0x562b8d2abe70, C4<0>, C4<0>;
v0x562b8cea5770_0 .net "S", 0 0, L_0x562b8d2abd20;  1 drivers
v0x562b8cea5830_0 .net "a", 0 0, L_0x562b8d2ac070;  1 drivers
v0x562b8cea5900_0 .net "b", 0 0, L_0x562b8d2ac230;  1 drivers
v0x562b8cea5a00_0 .net "cin", 0 0, L_0x562b8d2ac9b0;  alias, 1 drivers
v0x562b8cea5ad0_0 .net "cout", 0 0, L_0x562b8d2abf70;  alias, 1 drivers
v0x562b8cea5bc0_0 .net "cout1", 0 0, L_0x562b8d2abc60;  1 drivers
v0x562b8cea5c60_0 .net "cout2", 0 0, L_0x562b8d2abe70;  1 drivers
v0x562b8cea5d30_0 .net "s1", 0 0, L_0x562b8d2abba0;  1 drivers
S_0x562b8cea4ad0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cea4840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2abba0 .functor XOR 1, L_0x562b8d2ac070, L_0x562b8d2ac230, C4<0>, C4<0>;
L_0x562b8d2abc60 .functor AND 1, L_0x562b8d2ac070, L_0x562b8d2ac230, C4<1>, C4<1>;
v0x562b8cea4d70_0 .net "S", 0 0, L_0x562b8d2abba0;  alias, 1 drivers
v0x562b8cea4e50_0 .net "a", 0 0, L_0x562b8d2ac070;  alias, 1 drivers
v0x562b8cea4f10_0 .net "b", 0 0, L_0x562b8d2ac230;  alias, 1 drivers
v0x562b8cea4fe0_0 .net "cout", 0 0, L_0x562b8d2abc60;  alias, 1 drivers
S_0x562b8cea5150 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cea4840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2abd20 .functor XOR 1, L_0x562b8d2ac9b0, L_0x562b8d2abba0, C4<0>, C4<0>;
L_0x562b8d2abe70 .functor AND 1, L_0x562b8d2ac9b0, L_0x562b8d2abba0, C4<1>, C4<1>;
v0x562b8cea53c0_0 .net "S", 0 0, L_0x562b8d2abd20;  alias, 1 drivers
v0x562b8cea5480_0 .net "a", 0 0, L_0x562b8d2ac9b0;  alias, 1 drivers
v0x562b8cea5540_0 .net "b", 0 0, L_0x562b8d2abba0;  alias, 1 drivers
v0x562b8cea5640_0 .net "cout", 0 0, L_0x562b8d2abe70;  alias, 1 drivers
S_0x562b8cea5e20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cea4210;
 .timescale 0 0;
P_0x562b8cea6020 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cea60e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cea5e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ac5b0 .functor OR 1, L_0x562b8d2ac3d0, L_0x562b8d2ac540, C4<0>, C4<0>;
v0x562b8cea6fd0_0 .net "S", 0 0, L_0x562b8d2ac440;  1 drivers
v0x562b8cea7090_0 .net "a", 0 0, L_0x562b8d2ac620;  1 drivers
v0x562b8cea7160_0 .net "b", 0 0, L_0x562b8d2ac750;  1 drivers
v0x562b8cea7260_0 .net "cin", 0 0, L_0x562b8d2abf70;  alias, 1 drivers
v0x562b8cea7350_0 .net "cout", 0 0, L_0x562b8d2ac5b0;  alias, 1 drivers
v0x562b8cea7440_0 .net "cout1", 0 0, L_0x562b8d2ac3d0;  1 drivers
v0x562b8cea74e0_0 .net "cout2", 0 0, L_0x562b8d2ac540;  1 drivers
v0x562b8cea7580_0 .net "s1", 0 0, L_0x562b8d2ac360;  1 drivers
S_0x562b8cea6340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cea60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ac360 .functor XOR 1, L_0x562b8d2ac620, L_0x562b8d2ac750, C4<0>, C4<0>;
L_0x562b8d2ac3d0 .functor AND 1, L_0x562b8d2ac620, L_0x562b8d2ac750, C4<1>, C4<1>;
v0x562b8cea65e0_0 .net "S", 0 0, L_0x562b8d2ac360;  alias, 1 drivers
v0x562b8cea66c0_0 .net "a", 0 0, L_0x562b8d2ac620;  alias, 1 drivers
v0x562b8cea6780_0 .net "b", 0 0, L_0x562b8d2ac750;  alias, 1 drivers
v0x562b8cea6850_0 .net "cout", 0 0, L_0x562b8d2ac3d0;  alias, 1 drivers
S_0x562b8cea69c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cea60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ac440 .functor XOR 1, L_0x562b8d2abf70, L_0x562b8d2ac360, C4<0>, C4<0>;
L_0x562b8d2ac540 .functor AND 1, L_0x562b8d2abf70, L_0x562b8d2ac360, C4<1>, C4<1>;
v0x562b8cea6c30_0 .net "S", 0 0, L_0x562b8d2ac440;  alias, 1 drivers
v0x562b8cea6cf0_0 .net "a", 0 0, L_0x562b8d2abf70;  alias, 1 drivers
v0x562b8cea6de0_0 .net "b", 0 0, L_0x562b8d2ac360;  alias, 1 drivers
v0x562b8cea6ee0_0 .net "cout", 0 0, L_0x562b8d2ac540;  alias, 1 drivers
S_0x562b8cea7c50 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cea7e30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e40f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2ae9b0 .functor BUFZ 1, L_0x7f38f70e40f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2aea20 .functor BUFZ 1, L_0x562b8d2ae5a0, C4<0>, C4<0>, C4<0>;
v0x562b8ceae1a0_0 .net "S", 3 0, L_0x562b8d2ae910;  alias, 1 drivers
v0x562b8ceae2a0_0 .net "a", 3 0, L_0x562b8d2acb20;  alias, 1 drivers
v0x562b8ceae380_0 .net "b", 3 0, L_0x562b8d2acc10;  alias, 1 drivers
v0x562b8ceae440 .array "carry", 0 4;
v0x562b8ceae440_0 .net v0x562b8ceae440 0, 0 0, L_0x562b8d2ae9b0; 1 drivers
v0x562b8ceae440_1 .net v0x562b8ceae440 1, 0 0, L_0x562b8d2ad370; 1 drivers
v0x562b8ceae440_2 .net v0x562b8ceae440 2, 0 0, L_0x562b8d2ad920; 1 drivers
v0x562b8ceae440_3 .net v0x562b8ceae440 3, 0 0, L_0x562b8d2adff0; 1 drivers
v0x562b8ceae440_4 .net v0x562b8ceae440 4, 0 0, L_0x562b8d2ae5a0; 1 drivers
v0x562b8ceae560_0 .net "cin", 0 0, L_0x7f38f70e40f8;  1 drivers
v0x562b8ceae650_0 .net "cout", 0 0, L_0x562b8d2aea20;  alias, 1 drivers
L_0x562b8d2ad470 .part L_0x562b8d2acb20, 0, 1;
L_0x562b8d2ad5a0 .part L_0x562b8d2acc10, 0, 1;
L_0x562b8d2ada20 .part L_0x562b8d2acb20, 1, 1;
L_0x562b8d2adbe0 .part L_0x562b8d2acc10, 1, 1;
L_0x562b8d2ae0f0 .part L_0x562b8d2acb20, 2, 1;
L_0x562b8d2ae220 .part L_0x562b8d2acc10, 2, 1;
L_0x562b8d2ae660 .part L_0x562b8d2acb20, 3, 1;
L_0x562b8d2ae790 .part L_0x562b8d2acc10, 3, 1;
L_0x562b8d2ae910 .concat8 [ 1 1 1 1], L_0x562b8d2ad120, L_0x562b8d2ad7b0, L_0x562b8d2ade80, L_0x562b8d2ae430;
S_0x562b8cea7f80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cea7c50;
 .timescale 0 0;
P_0x562b8cea81a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cea8280 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cea7f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ad370 .functor OR 1, L_0x562b8d2ad060, L_0x562b8d2ad270, C4<0>, C4<0>;
v0x562b8cea91b0_0 .net "S", 0 0, L_0x562b8d2ad120;  1 drivers
v0x562b8cea9270_0 .net "a", 0 0, L_0x562b8d2ad470;  1 drivers
v0x562b8cea9340_0 .net "b", 0 0, L_0x562b8d2ad5a0;  1 drivers
v0x562b8cea9440_0 .net "cin", 0 0, L_0x562b8d2ae9b0;  alias, 1 drivers
v0x562b8cea9510_0 .net "cout", 0 0, L_0x562b8d2ad370;  alias, 1 drivers
v0x562b8cea9600_0 .net "cout1", 0 0, L_0x562b8d2ad060;  1 drivers
v0x562b8cea96a0_0 .net "cout2", 0 0, L_0x562b8d2ad270;  1 drivers
v0x562b8cea9770_0 .net "s1", 0 0, L_0x562b8d2acf50;  1 drivers
S_0x562b8cea8510 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cea8280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2acf50 .functor XOR 1, L_0x562b8d2ad470, L_0x562b8d2ad5a0, C4<0>, C4<0>;
L_0x562b8d2ad060 .functor AND 1, L_0x562b8d2ad470, L_0x562b8d2ad5a0, C4<1>, C4<1>;
v0x562b8cea87b0_0 .net "S", 0 0, L_0x562b8d2acf50;  alias, 1 drivers
v0x562b8cea8890_0 .net "a", 0 0, L_0x562b8d2ad470;  alias, 1 drivers
v0x562b8cea8950_0 .net "b", 0 0, L_0x562b8d2ad5a0;  alias, 1 drivers
v0x562b8cea8a20_0 .net "cout", 0 0, L_0x562b8d2ad060;  alias, 1 drivers
S_0x562b8cea8b90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cea8280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ad120 .functor XOR 1, L_0x562b8d2ae9b0, L_0x562b8d2acf50, C4<0>, C4<0>;
L_0x562b8d2ad270 .functor AND 1, L_0x562b8d2ae9b0, L_0x562b8d2acf50, C4<1>, C4<1>;
v0x562b8cea8e00_0 .net "S", 0 0, L_0x562b8d2ad120;  alias, 1 drivers
v0x562b8cea8ec0_0 .net "a", 0 0, L_0x562b8d2ae9b0;  alias, 1 drivers
v0x562b8cea8f80_0 .net "b", 0 0, L_0x562b8d2acf50;  alias, 1 drivers
v0x562b8cea9080_0 .net "cout", 0 0, L_0x562b8d2ad270;  alias, 1 drivers
S_0x562b8cea9860 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cea7c50;
 .timescale 0 0;
P_0x562b8cea9a60 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cea9b20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cea9860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ad920 .functor OR 1, L_0x562b8d2ad740, L_0x562b8d2ad8b0, C4<0>, C4<0>;
v0x562b8ceaaa10_0 .net "S", 0 0, L_0x562b8d2ad7b0;  1 drivers
v0x562b8ceaaad0_0 .net "a", 0 0, L_0x562b8d2ada20;  1 drivers
v0x562b8ceaaba0_0 .net "b", 0 0, L_0x562b8d2adbe0;  1 drivers
v0x562b8ceaaca0_0 .net "cin", 0 0, L_0x562b8d2ad370;  alias, 1 drivers
v0x562b8ceaad90_0 .net "cout", 0 0, L_0x562b8d2ad920;  alias, 1 drivers
v0x562b8ceaae80_0 .net "cout1", 0 0, L_0x562b8d2ad740;  1 drivers
v0x562b8ceaaf20_0 .net "cout2", 0 0, L_0x562b8d2ad8b0;  1 drivers
v0x562b8ceaafc0_0 .net "s1", 0 0, L_0x562b8d2ad6d0;  1 drivers
S_0x562b8cea9d80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cea9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ad6d0 .functor XOR 1, L_0x562b8d2ada20, L_0x562b8d2adbe0, C4<0>, C4<0>;
L_0x562b8d2ad740 .functor AND 1, L_0x562b8d2ada20, L_0x562b8d2adbe0, C4<1>, C4<1>;
v0x562b8ceaa020_0 .net "S", 0 0, L_0x562b8d2ad6d0;  alias, 1 drivers
v0x562b8ceaa100_0 .net "a", 0 0, L_0x562b8d2ada20;  alias, 1 drivers
v0x562b8ceaa1c0_0 .net "b", 0 0, L_0x562b8d2adbe0;  alias, 1 drivers
v0x562b8ceaa290_0 .net "cout", 0 0, L_0x562b8d2ad740;  alias, 1 drivers
S_0x562b8ceaa400 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cea9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ad7b0 .functor XOR 1, L_0x562b8d2ad370, L_0x562b8d2ad6d0, C4<0>, C4<0>;
L_0x562b8d2ad8b0 .functor AND 1, L_0x562b8d2ad370, L_0x562b8d2ad6d0, C4<1>, C4<1>;
v0x562b8ceaa670_0 .net "S", 0 0, L_0x562b8d2ad7b0;  alias, 1 drivers
v0x562b8ceaa730_0 .net "a", 0 0, L_0x562b8d2ad370;  alias, 1 drivers
v0x562b8ceaa820_0 .net "b", 0 0, L_0x562b8d2ad6d0;  alias, 1 drivers
v0x562b8ceaa920_0 .net "cout", 0 0, L_0x562b8d2ad8b0;  alias, 1 drivers
S_0x562b8ceab0b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cea7c50;
 .timescale 0 0;
P_0x562b8ceab2b0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ceab370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceab0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2adff0 .functor OR 1, L_0x562b8d2ade10, L_0x562b8d2adf80, C4<0>, C4<0>;
v0x562b8ceac290_0 .net "S", 0 0, L_0x562b8d2ade80;  1 drivers
v0x562b8ceac350_0 .net "a", 0 0, L_0x562b8d2ae0f0;  1 drivers
v0x562b8ceac420_0 .net "b", 0 0, L_0x562b8d2ae220;  1 drivers
v0x562b8ceac520_0 .net "cin", 0 0, L_0x562b8d2ad920;  alias, 1 drivers
v0x562b8ceac610_0 .net "cout", 0 0, L_0x562b8d2adff0;  alias, 1 drivers
v0x562b8ceac700_0 .net "cout1", 0 0, L_0x562b8d2ade10;  1 drivers
v0x562b8ceac7a0_0 .net "cout2", 0 0, L_0x562b8d2adf80;  1 drivers
v0x562b8ceac840_0 .net "s1", 0 0, L_0x562b8d2adda0;  1 drivers
S_0x562b8ceab600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceab370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2adda0 .functor XOR 1, L_0x562b8d2ae0f0, L_0x562b8d2ae220, C4<0>, C4<0>;
L_0x562b8d2ade10 .functor AND 1, L_0x562b8d2ae0f0, L_0x562b8d2ae220, C4<1>, C4<1>;
v0x562b8ceab8a0_0 .net "S", 0 0, L_0x562b8d2adda0;  alias, 1 drivers
v0x562b8ceab980_0 .net "a", 0 0, L_0x562b8d2ae0f0;  alias, 1 drivers
v0x562b8ceaba40_0 .net "b", 0 0, L_0x562b8d2ae220;  alias, 1 drivers
v0x562b8ceabb10_0 .net "cout", 0 0, L_0x562b8d2ade10;  alias, 1 drivers
S_0x562b8ceabc80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceab370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ade80 .functor XOR 1, L_0x562b8d2ad920, L_0x562b8d2adda0, C4<0>, C4<0>;
L_0x562b8d2adf80 .functor AND 1, L_0x562b8d2ad920, L_0x562b8d2adda0, C4<1>, C4<1>;
v0x562b8ceabef0_0 .net "S", 0 0, L_0x562b8d2ade80;  alias, 1 drivers
v0x562b8ceabfb0_0 .net "a", 0 0, L_0x562b8d2ad920;  alias, 1 drivers
v0x562b8ceac0a0_0 .net "b", 0 0, L_0x562b8d2adda0;  alias, 1 drivers
v0x562b8ceac1a0_0 .net "cout", 0 0, L_0x562b8d2adf80;  alias, 1 drivers
S_0x562b8ceac930 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cea7c50;
 .timescale 0 0;
P_0x562b8ceacb30 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ceacc10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceac930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ae5a0 .functor OR 1, L_0x562b8d2ae3c0, L_0x562b8d2ae530, C4<0>, C4<0>;
v0x562b8ceadb00_0 .net "S", 0 0, L_0x562b8d2ae430;  1 drivers
v0x562b8ceadbc0_0 .net "a", 0 0, L_0x562b8d2ae660;  1 drivers
v0x562b8ceadc90_0 .net "b", 0 0, L_0x562b8d2ae790;  1 drivers
v0x562b8ceadd90_0 .net "cin", 0 0, L_0x562b8d2adff0;  alias, 1 drivers
v0x562b8ceade80_0 .net "cout", 0 0, L_0x562b8d2ae5a0;  alias, 1 drivers
v0x562b8ceadf70_0 .net "cout1", 0 0, L_0x562b8d2ae3c0;  1 drivers
v0x562b8ceae010_0 .net "cout2", 0 0, L_0x562b8d2ae530;  1 drivers
v0x562b8ceae0b0_0 .net "s1", 0 0, L_0x562b8d2ae350;  1 drivers
S_0x562b8ceace70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceacc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ae350 .functor XOR 1, L_0x562b8d2ae660, L_0x562b8d2ae790, C4<0>, C4<0>;
L_0x562b8d2ae3c0 .functor AND 1, L_0x562b8d2ae660, L_0x562b8d2ae790, C4<1>, C4<1>;
v0x562b8cead110_0 .net "S", 0 0, L_0x562b8d2ae350;  alias, 1 drivers
v0x562b8cead1f0_0 .net "a", 0 0, L_0x562b8d2ae660;  alias, 1 drivers
v0x562b8cead2b0_0 .net "b", 0 0, L_0x562b8d2ae790;  alias, 1 drivers
v0x562b8cead380_0 .net "cout", 0 0, L_0x562b8d2ae3c0;  alias, 1 drivers
S_0x562b8cead4f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceacc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ae430 .functor XOR 1, L_0x562b8d2adff0, L_0x562b8d2ae350, C4<0>, C4<0>;
L_0x562b8d2ae530 .functor AND 1, L_0x562b8d2adff0, L_0x562b8d2ae350, C4<1>, C4<1>;
v0x562b8cead760_0 .net "S", 0 0, L_0x562b8d2ae430;  alias, 1 drivers
v0x562b8cead820_0 .net "a", 0 0, L_0x562b8d2adff0;  alias, 1 drivers
v0x562b8cead910_0 .net "b", 0 0, L_0x562b8d2ae350;  alias, 1 drivers
v0x562b8ceada10_0 .net "cout", 0 0, L_0x562b8d2ae530;  alias, 1 drivers
S_0x562b8ceae7b0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8ce9fa90 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2a9d40 .functor NOT 2, L_0x562b8d2a9ca0, C4<00>, C4<00>, C4<00>;
v0x562b8ceb2540_0 .net "cout", 0 0, L_0x562b8d2aab40;  1 drivers
v0x562b8ceb2600_0 .net "i", 1 0, L_0x562b8d2a9ca0;  alias, 1 drivers
v0x562b8ceb26d0_0 .net "o", 1 0, L_0x562b8d2aaa30;  alias, 1 drivers
v0x562b8ceb27d0_0 .net "temp2", 1 0, L_0x562b8d2a9d40;  1 drivers
S_0x562b8ceaea90 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ceae7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ceaec90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e3f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2aaad0 .functor BUFZ 1, L_0x7f38f70e3f48, C4<0>, C4<0>, C4<0>;
L_0x562b8d2aab40 .functor BUFZ 1, L_0x562b8d2aa6d0, C4<0>, C4<0>, C4<0>;
v0x562b8ceb1f40_0 .net "S", 1 0, L_0x562b8d2aaa30;  alias, 1 drivers
v0x562b8ceb2040_0 .net "a", 1 0, L_0x562b8d2a9d40;  alias, 1 drivers
L_0x7f38f70e3f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8ceb2120_0 .net "b", 1 0, L_0x7f38f70e3f00;  1 drivers
v0x562b8ceb21e0 .array "carry", 0 2;
v0x562b8ceb21e0_0 .net v0x562b8ceb21e0 0, 0 0, L_0x562b8d2aaad0; 1 drivers
v0x562b8ceb21e0_1 .net v0x562b8ceb21e0 1, 0 0, L_0x562b8d2aa120; 1 drivers
v0x562b8ceb21e0_2 .net v0x562b8ceb21e0 2, 0 0, L_0x562b8d2aa6d0; 1 drivers
v0x562b8ceb22f0_0 .net "cin", 0 0, L_0x7f38f70e3f48;  1 drivers
v0x562b8ceb23e0_0 .net "cout", 0 0, L_0x562b8d2aab40;  alias, 1 drivers
L_0x562b8d2aa220 .part L_0x562b8d2a9d40, 0, 1;
L_0x562b8d2aa350 .part L_0x7f38f70e3f00, 0, 1;
L_0x562b8d2aa740 .part L_0x562b8d2a9d40, 1, 1;
L_0x562b8d2aa900 .part L_0x7f38f70e3f00, 1, 1;
L_0x562b8d2aaa30 .concat8 [ 1 1 0 0], L_0x562b8d2a9f20, L_0x562b8d2aa560;
S_0x562b8ceaee10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ceaea90;
 .timescale 0 0;
P_0x562b8ceaf030 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ceaf110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceaee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2aa120 .functor OR 1, L_0x562b8d2a9eb0, L_0x562b8d2aa020, C4<0>, C4<0>;
v0x562b8ceb0040_0 .net "S", 0 0, L_0x562b8d2a9f20;  1 drivers
v0x562b8ceb0100_0 .net "a", 0 0, L_0x562b8d2aa220;  1 drivers
v0x562b8ceb01d0_0 .net "b", 0 0, L_0x562b8d2aa350;  1 drivers
v0x562b8ceb02d0_0 .net "cin", 0 0, L_0x562b8d2aaad0;  alias, 1 drivers
v0x562b8ceb03a0_0 .net "cout", 0 0, L_0x562b8d2aa120;  alias, 1 drivers
v0x562b8ceb0490_0 .net "cout1", 0 0, L_0x562b8d2a9eb0;  1 drivers
v0x562b8ceb0530_0 .net "cout2", 0 0, L_0x562b8d2aa020;  1 drivers
v0x562b8ceb0600_0 .net "s1", 0 0, L_0x562b8d2a9e40;  1 drivers
S_0x562b8ceaf3a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceaf110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a9e40 .functor XOR 1, L_0x562b8d2aa220, L_0x562b8d2aa350, C4<0>, C4<0>;
L_0x562b8d2a9eb0 .functor AND 1, L_0x562b8d2aa220, L_0x562b8d2aa350, C4<1>, C4<1>;
v0x562b8ceaf640_0 .net "S", 0 0, L_0x562b8d2a9e40;  alias, 1 drivers
v0x562b8ceaf720_0 .net "a", 0 0, L_0x562b8d2aa220;  alias, 1 drivers
v0x562b8ceaf7e0_0 .net "b", 0 0, L_0x562b8d2aa350;  alias, 1 drivers
v0x562b8ceaf8b0_0 .net "cout", 0 0, L_0x562b8d2a9eb0;  alias, 1 drivers
S_0x562b8ceafa20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceaf110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2a9f20 .functor XOR 1, L_0x562b8d2aaad0, L_0x562b8d2a9e40, C4<0>, C4<0>;
L_0x562b8d2aa020 .functor AND 1, L_0x562b8d2aaad0, L_0x562b8d2a9e40, C4<1>, C4<1>;
v0x562b8ceafc90_0 .net "S", 0 0, L_0x562b8d2a9f20;  alias, 1 drivers
v0x562b8ceafd50_0 .net "a", 0 0, L_0x562b8d2aaad0;  alias, 1 drivers
v0x562b8ceafe10_0 .net "b", 0 0, L_0x562b8d2a9e40;  alias, 1 drivers
v0x562b8ceaff10_0 .net "cout", 0 0, L_0x562b8d2aa020;  alias, 1 drivers
S_0x562b8ceb06f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ceaea90;
 .timescale 0 0;
P_0x562b8ceb08f0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ceb09b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceb06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2aa6d0 .functor OR 1, L_0x562b8d2aa4f0, L_0x562b8d2aa660, C4<0>, C4<0>;
v0x562b8ceb18a0_0 .net "S", 0 0, L_0x562b8d2aa560;  1 drivers
v0x562b8ceb1960_0 .net "a", 0 0, L_0x562b8d2aa740;  1 drivers
v0x562b8ceb1a30_0 .net "b", 0 0, L_0x562b8d2aa900;  1 drivers
v0x562b8ceb1b30_0 .net "cin", 0 0, L_0x562b8d2aa120;  alias, 1 drivers
v0x562b8ceb1c20_0 .net "cout", 0 0, L_0x562b8d2aa6d0;  alias, 1 drivers
v0x562b8ceb1d10_0 .net "cout1", 0 0, L_0x562b8d2aa4f0;  1 drivers
v0x562b8ceb1db0_0 .net "cout2", 0 0, L_0x562b8d2aa660;  1 drivers
v0x562b8ceb1e50_0 .net "s1", 0 0, L_0x562b8d2aa480;  1 drivers
S_0x562b8ceb0c10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceb09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2aa480 .functor XOR 1, L_0x562b8d2aa740, L_0x562b8d2aa900, C4<0>, C4<0>;
L_0x562b8d2aa4f0 .functor AND 1, L_0x562b8d2aa740, L_0x562b8d2aa900, C4<1>, C4<1>;
v0x562b8ceb0eb0_0 .net "S", 0 0, L_0x562b8d2aa480;  alias, 1 drivers
v0x562b8ceb0f90_0 .net "a", 0 0, L_0x562b8d2aa740;  alias, 1 drivers
v0x562b8ceb1050_0 .net "b", 0 0, L_0x562b8d2aa900;  alias, 1 drivers
v0x562b8ceb1120_0 .net "cout", 0 0, L_0x562b8d2aa4f0;  alias, 1 drivers
S_0x562b8ceb1290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceb09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2aa560 .functor XOR 1, L_0x562b8d2aa120, L_0x562b8d2aa480, C4<0>, C4<0>;
L_0x562b8d2aa660 .functor AND 1, L_0x562b8d2aa120, L_0x562b8d2aa480, C4<1>, C4<1>;
v0x562b8ceb1500_0 .net "S", 0 0, L_0x562b8d2aa560;  alias, 1 drivers
v0x562b8ceb15c0_0 .net "a", 0 0, L_0x562b8d2aa120;  alias, 1 drivers
v0x562b8ceb16b0_0 .net "b", 0 0, L_0x562b8d2aa480;  alias, 1 drivers
v0x562b8ceb17b0_0 .net "cout", 0 0, L_0x562b8d2aa660;  alias, 1 drivers
S_0x562b8ceb28c0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8ce95130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ceb2aa0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d2b0530 .functor BUFZ 1, L_0x562b8d2aea20, C4<0>, C4<0>, C4<0>;
L_0x562b8d2b0630 .functor BUFZ 1, L_0x562b8d2b0090, C4<0>, C4<0>, C4<0>;
v0x562b8ceb8e20_0 .net "S", 3 0, L_0x562b8d2b0400;  alias, 1 drivers
v0x562b8ceb8f20_0 .net "a", 3 0, L_0x562b8d2ae910;  alias, 1 drivers
v0x562b8ceb8fe0_0 .net "b", 3 0, L_0x562b8d2acda0;  alias, 1 drivers
v0x562b8ceb90b0 .array "carry", 0 4;
v0x562b8ceb90b0_0 .net v0x562b8ceb90b0 0, 0 0, L_0x562b8d2b0530; 1 drivers
v0x562b8ceb90b0_1 .net v0x562b8ceb90b0 1, 0 0, L_0x562b8d2aee60; 1 drivers
v0x562b8ceb90b0_2 .net v0x562b8ceb90b0 2, 0 0, L_0x562b8d2af4a0; 1 drivers
v0x562b8ceb90b0_3 .net v0x562b8ceb90b0 3, 0 0, L_0x562b8d2afae0; 1 drivers
v0x562b8ceb90b0_4 .net v0x562b8ceb90b0 4, 0 0, L_0x562b8d2b0090; 1 drivers
v0x562b8ceb91d0_0 .net "cin", 0 0, L_0x562b8d2aea20;  alias, 1 drivers
v0x562b8ceb92c0_0 .net "cout", 0 0, L_0x562b8d2b0630;  alias, 1 drivers
L_0x562b8d2aef60 .part L_0x562b8d2ae910, 0, 1;
L_0x562b8d2af120 .part L_0x562b8d2acda0, 0, 1;
L_0x562b8d2af5a0 .part L_0x562b8d2ae910, 1, 1;
L_0x562b8d2af6d0 .part L_0x562b8d2acda0, 1, 1;
L_0x562b8d2afbe0 .part L_0x562b8d2ae910, 2, 1;
L_0x562b8d2afd10 .part L_0x562b8d2acda0, 2, 1;
L_0x562b8d2b0150 .part L_0x562b8d2ae910, 3, 1;
L_0x562b8d2b0280 .part L_0x562b8d2acda0, 3, 1;
L_0x562b8d2b0400 .concat8 [ 1 1 1 1], L_0x562b8d2aec10, L_0x562b8d2af330, L_0x562b8d2af970, L_0x562b8d2aff20;
S_0x562b8ceb2c20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ceb28c0;
 .timescale 0 0;
P_0x562b8ceb2e20 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ceb2f00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceb2c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2aee60 .functor OR 1, L_0x562b8d2aeb50, L_0x562b8d2aed60, C4<0>, C4<0>;
v0x562b8ceb3e30_0 .net "S", 0 0, L_0x562b8d2aec10;  1 drivers
v0x562b8ceb3ef0_0 .net "a", 0 0, L_0x562b8d2aef60;  1 drivers
v0x562b8ceb3fc0_0 .net "b", 0 0, L_0x562b8d2af120;  1 drivers
v0x562b8ceb40c0_0 .net "cin", 0 0, L_0x562b8d2b0530;  alias, 1 drivers
v0x562b8ceb4190_0 .net "cout", 0 0, L_0x562b8d2aee60;  alias, 1 drivers
v0x562b8ceb4280_0 .net "cout1", 0 0, L_0x562b8d2aeb50;  1 drivers
v0x562b8ceb4320_0 .net "cout2", 0 0, L_0x562b8d2aed60;  1 drivers
v0x562b8ceb43f0_0 .net "s1", 0 0, L_0x562b8d2aea90;  1 drivers
S_0x562b8ceb3190 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceb2f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2aea90 .functor XOR 1, L_0x562b8d2aef60, L_0x562b8d2af120, C4<0>, C4<0>;
L_0x562b8d2aeb50 .functor AND 1, L_0x562b8d2aef60, L_0x562b8d2af120, C4<1>, C4<1>;
v0x562b8ceb3430_0 .net "S", 0 0, L_0x562b8d2aea90;  alias, 1 drivers
v0x562b8ceb3510_0 .net "a", 0 0, L_0x562b8d2aef60;  alias, 1 drivers
v0x562b8ceb35d0_0 .net "b", 0 0, L_0x562b8d2af120;  alias, 1 drivers
v0x562b8ceb36a0_0 .net "cout", 0 0, L_0x562b8d2aeb50;  alias, 1 drivers
S_0x562b8ceb3810 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceb2f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2aec10 .functor XOR 1, L_0x562b8d2b0530, L_0x562b8d2aea90, C4<0>, C4<0>;
L_0x562b8d2aed60 .functor AND 1, L_0x562b8d2b0530, L_0x562b8d2aea90, C4<1>, C4<1>;
v0x562b8ceb3a80_0 .net "S", 0 0, L_0x562b8d2aec10;  alias, 1 drivers
v0x562b8ceb3b40_0 .net "a", 0 0, L_0x562b8d2b0530;  alias, 1 drivers
v0x562b8ceb3c00_0 .net "b", 0 0, L_0x562b8d2aea90;  alias, 1 drivers
v0x562b8ceb3d00_0 .net "cout", 0 0, L_0x562b8d2aed60;  alias, 1 drivers
S_0x562b8ceb44e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ceb28c0;
 .timescale 0 0;
P_0x562b8ceb46e0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ceb47a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceb44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2af4a0 .functor OR 1, L_0x562b8d2af2c0, L_0x562b8d2af430, C4<0>, C4<0>;
v0x562b8ceb5690_0 .net "S", 0 0, L_0x562b8d2af330;  1 drivers
v0x562b8ceb5750_0 .net "a", 0 0, L_0x562b8d2af5a0;  1 drivers
v0x562b8ceb5820_0 .net "b", 0 0, L_0x562b8d2af6d0;  1 drivers
v0x562b8ceb5920_0 .net "cin", 0 0, L_0x562b8d2aee60;  alias, 1 drivers
v0x562b8ceb5a10_0 .net "cout", 0 0, L_0x562b8d2af4a0;  alias, 1 drivers
v0x562b8ceb5b00_0 .net "cout1", 0 0, L_0x562b8d2af2c0;  1 drivers
v0x562b8ceb5ba0_0 .net "cout2", 0 0, L_0x562b8d2af430;  1 drivers
v0x562b8ceb5c40_0 .net "s1", 0 0, L_0x562b8d2af250;  1 drivers
S_0x562b8ceb4a00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceb47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2af250 .functor XOR 1, L_0x562b8d2af5a0, L_0x562b8d2af6d0, C4<0>, C4<0>;
L_0x562b8d2af2c0 .functor AND 1, L_0x562b8d2af5a0, L_0x562b8d2af6d0, C4<1>, C4<1>;
v0x562b8ceb4ca0_0 .net "S", 0 0, L_0x562b8d2af250;  alias, 1 drivers
v0x562b8ceb4d80_0 .net "a", 0 0, L_0x562b8d2af5a0;  alias, 1 drivers
v0x562b8ceb4e40_0 .net "b", 0 0, L_0x562b8d2af6d0;  alias, 1 drivers
v0x562b8ceb4f10_0 .net "cout", 0 0, L_0x562b8d2af2c0;  alias, 1 drivers
S_0x562b8ceb5080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceb47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2af330 .functor XOR 1, L_0x562b8d2aee60, L_0x562b8d2af250, C4<0>, C4<0>;
L_0x562b8d2af430 .functor AND 1, L_0x562b8d2aee60, L_0x562b8d2af250, C4<1>, C4<1>;
v0x562b8ceb52f0_0 .net "S", 0 0, L_0x562b8d2af330;  alias, 1 drivers
v0x562b8ceb53b0_0 .net "a", 0 0, L_0x562b8d2aee60;  alias, 1 drivers
v0x562b8ceb54a0_0 .net "b", 0 0, L_0x562b8d2af250;  alias, 1 drivers
v0x562b8ceb55a0_0 .net "cout", 0 0, L_0x562b8d2af430;  alias, 1 drivers
S_0x562b8ceb5d30 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ceb28c0;
 .timescale 0 0;
P_0x562b8ceb5f30 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ceb5ff0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceb5d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2afae0 .functor OR 1, L_0x562b8d2af900, L_0x562b8d2afa70, C4<0>, C4<0>;
v0x562b8ceb6f10_0 .net "S", 0 0, L_0x562b8d2af970;  1 drivers
v0x562b8ceb6fd0_0 .net "a", 0 0, L_0x562b8d2afbe0;  1 drivers
v0x562b8ceb70a0_0 .net "b", 0 0, L_0x562b8d2afd10;  1 drivers
v0x562b8ceb71a0_0 .net "cin", 0 0, L_0x562b8d2af4a0;  alias, 1 drivers
v0x562b8ceb7290_0 .net "cout", 0 0, L_0x562b8d2afae0;  alias, 1 drivers
v0x562b8ceb7380_0 .net "cout1", 0 0, L_0x562b8d2af900;  1 drivers
v0x562b8ceb7420_0 .net "cout2", 0 0, L_0x562b8d2afa70;  1 drivers
v0x562b8ceb74c0_0 .net "s1", 0 0, L_0x562b8d2af890;  1 drivers
S_0x562b8ceb6280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceb5ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2af890 .functor XOR 1, L_0x562b8d2afbe0, L_0x562b8d2afd10, C4<0>, C4<0>;
L_0x562b8d2af900 .functor AND 1, L_0x562b8d2afbe0, L_0x562b8d2afd10, C4<1>, C4<1>;
v0x562b8ceb6520_0 .net "S", 0 0, L_0x562b8d2af890;  alias, 1 drivers
v0x562b8ceb6600_0 .net "a", 0 0, L_0x562b8d2afbe0;  alias, 1 drivers
v0x562b8ceb66c0_0 .net "b", 0 0, L_0x562b8d2afd10;  alias, 1 drivers
v0x562b8ceb6790_0 .net "cout", 0 0, L_0x562b8d2af900;  alias, 1 drivers
S_0x562b8ceb6900 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceb5ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2af970 .functor XOR 1, L_0x562b8d2af4a0, L_0x562b8d2af890, C4<0>, C4<0>;
L_0x562b8d2afa70 .functor AND 1, L_0x562b8d2af4a0, L_0x562b8d2af890, C4<1>, C4<1>;
v0x562b8ceb6b70_0 .net "S", 0 0, L_0x562b8d2af970;  alias, 1 drivers
v0x562b8ceb6c30_0 .net "a", 0 0, L_0x562b8d2af4a0;  alias, 1 drivers
v0x562b8ceb6d20_0 .net "b", 0 0, L_0x562b8d2af890;  alias, 1 drivers
v0x562b8ceb6e20_0 .net "cout", 0 0, L_0x562b8d2afa70;  alias, 1 drivers
S_0x562b8ceb75b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ceb28c0;
 .timescale 0 0;
P_0x562b8ceb77b0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ceb7890 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceb75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b0090 .functor OR 1, L_0x562b8d2afeb0, L_0x562b8d2b0020, C4<0>, C4<0>;
v0x562b8ceb8780_0 .net "S", 0 0, L_0x562b8d2aff20;  1 drivers
v0x562b8ceb8840_0 .net "a", 0 0, L_0x562b8d2b0150;  1 drivers
v0x562b8ceb8910_0 .net "b", 0 0, L_0x562b8d2b0280;  1 drivers
v0x562b8ceb8a10_0 .net "cin", 0 0, L_0x562b8d2afae0;  alias, 1 drivers
v0x562b8ceb8b00_0 .net "cout", 0 0, L_0x562b8d2b0090;  alias, 1 drivers
v0x562b8ceb8bf0_0 .net "cout1", 0 0, L_0x562b8d2afeb0;  1 drivers
v0x562b8ceb8c90_0 .net "cout2", 0 0, L_0x562b8d2b0020;  1 drivers
v0x562b8ceb8d30_0 .net "s1", 0 0, L_0x562b8d2afe40;  1 drivers
S_0x562b8ceb7af0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceb7890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2afe40 .functor XOR 1, L_0x562b8d2b0150, L_0x562b8d2b0280, C4<0>, C4<0>;
L_0x562b8d2afeb0 .functor AND 1, L_0x562b8d2b0150, L_0x562b8d2b0280, C4<1>, C4<1>;
v0x562b8ceb7d90_0 .net "S", 0 0, L_0x562b8d2afe40;  alias, 1 drivers
v0x562b8ceb7e70_0 .net "a", 0 0, L_0x562b8d2b0150;  alias, 1 drivers
v0x562b8ceb7f30_0 .net "b", 0 0, L_0x562b8d2b0280;  alias, 1 drivers
v0x562b8ceb8000_0 .net "cout", 0 0, L_0x562b8d2afeb0;  alias, 1 drivers
S_0x562b8ceb8170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceb7890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2aff20 .functor XOR 1, L_0x562b8d2afae0, L_0x562b8d2afe40, C4<0>, C4<0>;
L_0x562b8d2b0020 .functor AND 1, L_0x562b8d2afae0, L_0x562b8d2afe40, C4<1>, C4<1>;
v0x562b8ceb83e0_0 .net "S", 0 0, L_0x562b8d2aff20;  alias, 1 drivers
v0x562b8ceb84a0_0 .net "a", 0 0, L_0x562b8d2afae0;  alias, 1 drivers
v0x562b8ceb8590_0 .net "b", 0 0, L_0x562b8d2afe40;  alias, 1 drivers
v0x562b8ceb8690_0 .net "cout", 0 0, L_0x562b8d2b0020;  alias, 1 drivers
S_0x562b8cebadd0 .scope module, "ins4" "rca_Nbit" 3 111, 3 18 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cebafb0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e41d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2b4760 .functor BUFZ 1, L_0x7f38f70e41d0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2b47f0 .functor BUFZ 1, L_0x562b8d2b4180, C4<0>, C4<0>, C4<0>;
v0x562b8cec1270_0 .net "S", 3 0, L_0x562b8d2b46c0;  alias, 1 drivers
v0x562b8cec1370_0 .net "a", 3 0, L_0x562b8d2a2540;  alias, 1 drivers
v0x562b8cec1480_0 .net "b", 3 0, L_0x562b8d297730;  alias, 1 drivers
v0x562b8cec1570 .array "carry", 0 4;
v0x562b8cec1570_0 .net v0x562b8cec1570 0, 0 0, L_0x562b8d2b4760; 1 drivers
v0x562b8cec1570_1 .net v0x562b8cec1570 1, 0 0, L_0x562b8d2b2cd0; 1 drivers
v0x562b8cec1570_2 .net v0x562b8cec1570 2, 0 0, L_0x562b8d2b33a0; 1 drivers
v0x562b8cec1570_3 .net v0x562b8cec1570 3, 0 0, L_0x562b8d2b3a80; 1 drivers
v0x562b8cec1570_4 .net v0x562b8cec1570 4, 0 0, L_0x562b8d2b4180; 1 drivers
v0x562b8cec1660_0 .net "cin", 0 0, L_0x7f38f70e41d0;  1 drivers
v0x562b8cec1750_0 .net "cout", 0 0, L_0x562b8d2b47f0;  alias, 1 drivers
L_0x562b8d2b2e10 .part L_0x562b8d2a2540, 0, 1;
L_0x562b8d2b2f60 .part L_0x562b8d297730, 0, 1;
L_0x562b8d2b34e0 .part L_0x562b8d2a2540, 1, 1;
L_0x562b8d2b3610 .part L_0x562b8d297730, 1, 1;
L_0x562b8d2b3bc0 .part L_0x562b8d2a2540, 2, 1;
L_0x562b8d2b3cf0 .part L_0x562b8d297730, 2, 1;
L_0x562b8d2b4280 .part L_0x562b8d2a2540, 3, 1;
L_0x562b8d2b44c0 .part L_0x562b8d297730, 3, 1;
L_0x562b8d2b46c0 .concat8 [ 1 1 1 1], L_0x562b8d2b2a20, L_0x562b8d2b31d0, L_0x562b8d2b3860, L_0x562b8d2b3f60;
S_0x562b8cebb0d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cebadd0;
 .timescale 0 0;
P_0x562b8cebb2d0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cebb3b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cebb0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b2cd0 .functor OR 1, L_0x562b8d2b2940, L_0x562b8d2b2bb0, C4<0>, C4<0>;
v0x562b8cebc280_0 .net "S", 0 0, L_0x562b8d2b2a20;  1 drivers
v0x562b8cebc340_0 .net "a", 0 0, L_0x562b8d2b2e10;  1 drivers
v0x562b8cebc410_0 .net "b", 0 0, L_0x562b8d2b2f60;  1 drivers
v0x562b8cebc510_0 .net "cin", 0 0, L_0x562b8d2b4760;  alias, 1 drivers
v0x562b8cebc5e0_0 .net "cout", 0 0, L_0x562b8d2b2cd0;  alias, 1 drivers
v0x562b8cebc6d0_0 .net "cout1", 0 0, L_0x562b8d2b2940;  1 drivers
v0x562b8cebc770_0 .net "cout2", 0 0, L_0x562b8d2b2bb0;  1 drivers
v0x562b8cebc840_0 .net "s1", 0 0, L_0x562b8d2b2840;  1 drivers
S_0x562b8cebb610 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cebb3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b2840 .functor XOR 1, L_0x562b8d2b2e10, L_0x562b8d2b2f60, C4<0>, C4<0>;
L_0x562b8d2b2940 .functor AND 1, L_0x562b8d2b2e10, L_0x562b8d2b2f60, C4<1>, C4<1>;
v0x562b8cebb880_0 .net "S", 0 0, L_0x562b8d2b2840;  alias, 1 drivers
v0x562b8cebb960_0 .net "a", 0 0, L_0x562b8d2b2e10;  alias, 1 drivers
v0x562b8cebba20_0 .net "b", 0 0, L_0x562b8d2b2f60;  alias, 1 drivers
v0x562b8cebbaf0_0 .net "cout", 0 0, L_0x562b8d2b2940;  alias, 1 drivers
S_0x562b8cebbc60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cebb3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b2a20 .functor XOR 1, L_0x562b8d2b4760, L_0x562b8d2b2840, C4<0>, C4<0>;
L_0x562b8d2b2bb0 .functor AND 1, L_0x562b8d2b4760, L_0x562b8d2b2840, C4<1>, C4<1>;
v0x562b8cebbed0_0 .net "S", 0 0, L_0x562b8d2b2a20;  alias, 1 drivers
v0x562b8cebbf90_0 .net "a", 0 0, L_0x562b8d2b4760;  alias, 1 drivers
v0x562b8cebc050_0 .net "b", 0 0, L_0x562b8d2b2840;  alias, 1 drivers
v0x562b8cebc150_0 .net "cout", 0 0, L_0x562b8d2b2bb0;  alias, 1 drivers
S_0x562b8cebc930 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cebadd0;
 .timescale 0 0;
P_0x562b8cebcb30 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cebcbf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cebc930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b33a0 .functor OR 1, L_0x562b8d2b3140, L_0x562b8d2b3310, C4<0>, C4<0>;
v0x562b8cebdae0_0 .net "S", 0 0, L_0x562b8d2b31d0;  1 drivers
v0x562b8cebdba0_0 .net "a", 0 0, L_0x562b8d2b34e0;  1 drivers
v0x562b8cebdc70_0 .net "b", 0 0, L_0x562b8d2b3610;  1 drivers
v0x562b8cebdd70_0 .net "cin", 0 0, L_0x562b8d2b2cd0;  alias, 1 drivers
v0x562b8cebde60_0 .net "cout", 0 0, L_0x562b8d2b33a0;  alias, 1 drivers
v0x562b8cebdf50_0 .net "cout1", 0 0, L_0x562b8d2b3140;  1 drivers
v0x562b8cebdff0_0 .net "cout2", 0 0, L_0x562b8d2b3310;  1 drivers
v0x562b8cebe090_0 .net "s1", 0 0, L_0x562b8d2b3090;  1 drivers
S_0x562b8cebce50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cebcbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b3090 .functor XOR 1, L_0x562b8d2b34e0, L_0x562b8d2b3610, C4<0>, C4<0>;
L_0x562b8d2b3140 .functor AND 1, L_0x562b8d2b34e0, L_0x562b8d2b3610, C4<1>, C4<1>;
v0x562b8cebd0f0_0 .net "S", 0 0, L_0x562b8d2b3090;  alias, 1 drivers
v0x562b8cebd1d0_0 .net "a", 0 0, L_0x562b8d2b34e0;  alias, 1 drivers
v0x562b8cebd290_0 .net "b", 0 0, L_0x562b8d2b3610;  alias, 1 drivers
v0x562b8cebd360_0 .net "cout", 0 0, L_0x562b8d2b3140;  alias, 1 drivers
S_0x562b8cebd4d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cebcbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b31d0 .functor XOR 1, L_0x562b8d2b2cd0, L_0x562b8d2b3090, C4<0>, C4<0>;
L_0x562b8d2b3310 .functor AND 1, L_0x562b8d2b2cd0, L_0x562b8d2b3090, C4<1>, C4<1>;
v0x562b8cebd740_0 .net "S", 0 0, L_0x562b8d2b31d0;  alias, 1 drivers
v0x562b8cebd800_0 .net "a", 0 0, L_0x562b8d2b2cd0;  alias, 1 drivers
v0x562b8cebd8f0_0 .net "b", 0 0, L_0x562b8d2b3090;  alias, 1 drivers
v0x562b8cebd9f0_0 .net "cout", 0 0, L_0x562b8d2b3310;  alias, 1 drivers
S_0x562b8cebe180 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cebadd0;
 .timescale 0 0;
P_0x562b8cebe380 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cebe440 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cebe180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b3a80 .functor OR 1, L_0x562b8d2b37d0, L_0x562b8d2b39f0, C4<0>, C4<0>;
v0x562b8cebf360_0 .net "S", 0 0, L_0x562b8d2b3860;  1 drivers
v0x562b8cebf420_0 .net "a", 0 0, L_0x562b8d2b3bc0;  1 drivers
v0x562b8cebf4f0_0 .net "b", 0 0, L_0x562b8d2b3cf0;  1 drivers
v0x562b8cebf5f0_0 .net "cin", 0 0, L_0x562b8d2b33a0;  alias, 1 drivers
v0x562b8cebf6e0_0 .net "cout", 0 0, L_0x562b8d2b3a80;  alias, 1 drivers
v0x562b8cebf7d0_0 .net "cout1", 0 0, L_0x562b8d2b37d0;  1 drivers
v0x562b8cebf870_0 .net "cout2", 0 0, L_0x562b8d2b39f0;  1 drivers
v0x562b8cebf910_0 .net "s1", 0 0, L_0x562b8d2b3740;  1 drivers
S_0x562b8cebe6d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cebe440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b3740 .functor XOR 1, L_0x562b8d2b3bc0, L_0x562b8d2b3cf0, C4<0>, C4<0>;
L_0x562b8d2b37d0 .functor AND 1, L_0x562b8d2b3bc0, L_0x562b8d2b3cf0, C4<1>, C4<1>;
v0x562b8cebe970_0 .net "S", 0 0, L_0x562b8d2b3740;  alias, 1 drivers
v0x562b8cebea50_0 .net "a", 0 0, L_0x562b8d2b3bc0;  alias, 1 drivers
v0x562b8cebeb10_0 .net "b", 0 0, L_0x562b8d2b3cf0;  alias, 1 drivers
v0x562b8cebebe0_0 .net "cout", 0 0, L_0x562b8d2b37d0;  alias, 1 drivers
S_0x562b8cebed50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cebe440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b3860 .functor XOR 1, L_0x562b8d2b33a0, L_0x562b8d2b3740, C4<0>, C4<0>;
L_0x562b8d2b39f0 .functor AND 1, L_0x562b8d2b33a0, L_0x562b8d2b3740, C4<1>, C4<1>;
v0x562b8cebefc0_0 .net "S", 0 0, L_0x562b8d2b3860;  alias, 1 drivers
v0x562b8cebf080_0 .net "a", 0 0, L_0x562b8d2b33a0;  alias, 1 drivers
v0x562b8cebf170_0 .net "b", 0 0, L_0x562b8d2b3740;  alias, 1 drivers
v0x562b8cebf270_0 .net "cout", 0 0, L_0x562b8d2b39f0;  alias, 1 drivers
S_0x562b8cebfa00 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cebadd0;
 .timescale 0 0;
P_0x562b8cebfc00 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cebfce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cebfa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b4180 .functor OR 1, L_0x562b8d2b3ed0, L_0x562b8d2b40f0, C4<0>, C4<0>;
v0x562b8cec0bd0_0 .net "S", 0 0, L_0x562b8d2b3f60;  1 drivers
v0x562b8cec0c90_0 .net "a", 0 0, L_0x562b8d2b4280;  1 drivers
v0x562b8cec0d60_0 .net "b", 0 0, L_0x562b8d2b44c0;  1 drivers
v0x562b8cec0e60_0 .net "cin", 0 0, L_0x562b8d2b3a80;  alias, 1 drivers
v0x562b8cec0f50_0 .net "cout", 0 0, L_0x562b8d2b4180;  alias, 1 drivers
v0x562b8cec1040_0 .net "cout1", 0 0, L_0x562b8d2b3ed0;  1 drivers
v0x562b8cec10e0_0 .net "cout2", 0 0, L_0x562b8d2b40f0;  1 drivers
v0x562b8cec1180_0 .net "s1", 0 0, L_0x562b8d2b3e20;  1 drivers
S_0x562b8cebff40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cebfce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b3e20 .functor XOR 1, L_0x562b8d2b4280, L_0x562b8d2b44c0, C4<0>, C4<0>;
L_0x562b8d2b3ed0 .functor AND 1, L_0x562b8d2b4280, L_0x562b8d2b44c0, C4<1>, C4<1>;
v0x562b8cec01e0_0 .net "S", 0 0, L_0x562b8d2b3e20;  alias, 1 drivers
v0x562b8cec02c0_0 .net "a", 0 0, L_0x562b8d2b4280;  alias, 1 drivers
v0x562b8cec0380_0 .net "b", 0 0, L_0x562b8d2b44c0;  alias, 1 drivers
v0x562b8cec0450_0 .net "cout", 0 0, L_0x562b8d2b3ed0;  alias, 1 drivers
S_0x562b8cec05c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cebfce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b3f60 .functor XOR 1, L_0x562b8d2b3a80, L_0x562b8d2b3e20, C4<0>, C4<0>;
L_0x562b8d2b40f0 .functor AND 1, L_0x562b8d2b3a80, L_0x562b8d2b3e20, C4<1>, C4<1>;
v0x562b8cec0830_0 .net "S", 0 0, L_0x562b8d2b3f60;  alias, 1 drivers
v0x562b8cec08f0_0 .net "a", 0 0, L_0x562b8d2b3a80;  alias, 1 drivers
v0x562b8cec09e0_0 .net "b", 0 0, L_0x562b8d2b3e20;  alias, 1 drivers
v0x562b8cec0ae0_0 .net "cout", 0 0, L_0x562b8d2b40f0;  alias, 1 drivers
S_0x562b8cec18b0 .scope module, "ins5" "rca_Nbit" 3 112, 3 18 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cec1a90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d2b6600 .functor BUFZ 1, L_0x562b8d2b47f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2b6740 .functor BUFZ 1, L_0x562b8d2b61b0, C4<0>, C4<0>, C4<0>;
v0x562b8cec7dd0_0 .net "S", 3 0, L_0x562b8d2b6560;  alias, 1 drivers
v0x562b8cec7ed0_0 .net "a", 3 0, L_0x562b8d2b46c0;  alias, 1 drivers
v0x562b8cec7f90_0 .net "b", 3 0, L_0x562b8d2b26a0;  alias, 1 drivers
v0x562b8cec8060 .array "carry", 0 4;
v0x562b8cec8060_0 .net v0x562b8cec8060 0, 0 0, L_0x562b8d2b6600; 1 drivers
v0x562b8cec8060_1 .net v0x562b8cec8060 1, 0 0, L_0x562b8d2b4c80; 1 drivers
v0x562b8cec8060_2 .net v0x562b8cec8060 2, 0 0, L_0x562b8d2b53e0; 1 drivers
v0x562b8cec8060_3 .net v0x562b8cec8060 3, 0 0, L_0x562b8d2b5b00; 1 drivers
v0x562b8cec8060_4 .net v0x562b8cec8060 4, 0 0, L_0x562b8d2b61b0; 1 drivers
v0x562b8cec8180_0 .net "cin", 0 0, L_0x562b8d2b47f0;  alias, 1 drivers
v0x562b8cec8270_0 .net "cout", 0 0, L_0x562b8d2b6740;  alias, 1 drivers
L_0x562b8d2b4dc0 .part L_0x562b8d2b46c0, 0, 1;
L_0x562b8d2b4fa0 .part L_0x562b8d2b26a0, 0, 1;
L_0x562b8d2b5520 .part L_0x562b8d2b46c0, 1, 1;
L_0x562b8d2b5650 .part L_0x562b8d2b26a0, 1, 1;
L_0x562b8d2b5c40 .part L_0x562b8d2b46c0, 2, 1;
L_0x562b8d2b5d70 .part L_0x562b8d2b26a0, 2, 1;
L_0x562b8d2b62b0 .part L_0x562b8d2b46c0, 3, 1;
L_0x562b8d2b63e0 .part L_0x562b8d2b26a0, 3, 1;
L_0x562b8d2b6560 .concat8 [ 1 1 1 1], L_0x562b8d2b4a60, L_0x562b8d2b5210, L_0x562b8d2b5930, L_0x562b8d2b5fe0;
S_0x562b8cec1bb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cec18b0;
 .timescale 0 0;
P_0x562b8cec1dd0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cec1eb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cec1bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b4c80 .functor OR 1, L_0x562b8d2b4980, L_0x562b8d2b4b60, C4<0>, C4<0>;
v0x562b8cec2de0_0 .net "S", 0 0, L_0x562b8d2b4a60;  1 drivers
v0x562b8cec2ea0_0 .net "a", 0 0, L_0x562b8d2b4dc0;  1 drivers
v0x562b8cec2f70_0 .net "b", 0 0, L_0x562b8d2b4fa0;  1 drivers
v0x562b8cec3070_0 .net "cin", 0 0, L_0x562b8d2b6600;  alias, 1 drivers
v0x562b8cec3140_0 .net "cout", 0 0, L_0x562b8d2b4c80;  alias, 1 drivers
v0x562b8cec3230_0 .net "cout1", 0 0, L_0x562b8d2b4980;  1 drivers
v0x562b8cec32d0_0 .net "cout2", 0 0, L_0x562b8d2b4b60;  1 drivers
v0x562b8cec33a0_0 .net "s1", 0 0, L_0x562b8d2b4880;  1 drivers
S_0x562b8cec2140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cec1eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b4880 .functor XOR 1, L_0x562b8d2b4dc0, L_0x562b8d2b4fa0, C4<0>, C4<0>;
L_0x562b8d2b4980 .functor AND 1, L_0x562b8d2b4dc0, L_0x562b8d2b4fa0, C4<1>, C4<1>;
v0x562b8cec23e0_0 .net "S", 0 0, L_0x562b8d2b4880;  alias, 1 drivers
v0x562b8cec24c0_0 .net "a", 0 0, L_0x562b8d2b4dc0;  alias, 1 drivers
v0x562b8cec2580_0 .net "b", 0 0, L_0x562b8d2b4fa0;  alias, 1 drivers
v0x562b8cec2650_0 .net "cout", 0 0, L_0x562b8d2b4980;  alias, 1 drivers
S_0x562b8cec27c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cec1eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b4a60 .functor XOR 1, L_0x562b8d2b6600, L_0x562b8d2b4880, C4<0>, C4<0>;
L_0x562b8d2b4b60 .functor AND 1, L_0x562b8d2b6600, L_0x562b8d2b4880, C4<1>, C4<1>;
v0x562b8cec2a30_0 .net "S", 0 0, L_0x562b8d2b4a60;  alias, 1 drivers
v0x562b8cec2af0_0 .net "a", 0 0, L_0x562b8d2b6600;  alias, 1 drivers
v0x562b8cec2bb0_0 .net "b", 0 0, L_0x562b8d2b4880;  alias, 1 drivers
v0x562b8cec2cb0_0 .net "cout", 0 0, L_0x562b8d2b4b60;  alias, 1 drivers
S_0x562b8cec3490 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cec18b0;
 .timescale 0 0;
P_0x562b8cec3690 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cec3750 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cec3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b53e0 .functor OR 1, L_0x562b8d2b5180, L_0x562b8d2b5350, C4<0>, C4<0>;
v0x562b8cec4640_0 .net "S", 0 0, L_0x562b8d2b5210;  1 drivers
v0x562b8cec4700_0 .net "a", 0 0, L_0x562b8d2b5520;  1 drivers
v0x562b8cec47d0_0 .net "b", 0 0, L_0x562b8d2b5650;  1 drivers
v0x562b8cec48d0_0 .net "cin", 0 0, L_0x562b8d2b4c80;  alias, 1 drivers
v0x562b8cec49c0_0 .net "cout", 0 0, L_0x562b8d2b53e0;  alias, 1 drivers
v0x562b8cec4ab0_0 .net "cout1", 0 0, L_0x562b8d2b5180;  1 drivers
v0x562b8cec4b50_0 .net "cout2", 0 0, L_0x562b8d2b5350;  1 drivers
v0x562b8cec4bf0_0 .net "s1", 0 0, L_0x562b8d2b50d0;  1 drivers
S_0x562b8cec39b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cec3750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b50d0 .functor XOR 1, L_0x562b8d2b5520, L_0x562b8d2b5650, C4<0>, C4<0>;
L_0x562b8d2b5180 .functor AND 1, L_0x562b8d2b5520, L_0x562b8d2b5650, C4<1>, C4<1>;
v0x562b8cec3c50_0 .net "S", 0 0, L_0x562b8d2b50d0;  alias, 1 drivers
v0x562b8cec3d30_0 .net "a", 0 0, L_0x562b8d2b5520;  alias, 1 drivers
v0x562b8cec3df0_0 .net "b", 0 0, L_0x562b8d2b5650;  alias, 1 drivers
v0x562b8cec3ec0_0 .net "cout", 0 0, L_0x562b8d2b5180;  alias, 1 drivers
S_0x562b8cec4030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cec3750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b5210 .functor XOR 1, L_0x562b8d2b4c80, L_0x562b8d2b50d0, C4<0>, C4<0>;
L_0x562b8d2b5350 .functor AND 1, L_0x562b8d2b4c80, L_0x562b8d2b50d0, C4<1>, C4<1>;
v0x562b8cec42a0_0 .net "S", 0 0, L_0x562b8d2b5210;  alias, 1 drivers
v0x562b8cec4360_0 .net "a", 0 0, L_0x562b8d2b4c80;  alias, 1 drivers
v0x562b8cec4450_0 .net "b", 0 0, L_0x562b8d2b50d0;  alias, 1 drivers
v0x562b8cec4550_0 .net "cout", 0 0, L_0x562b8d2b5350;  alias, 1 drivers
S_0x562b8cec4ce0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cec18b0;
 .timescale 0 0;
P_0x562b8cec4ee0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cec4fa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cec4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b5b00 .functor OR 1, L_0x562b8d2b58a0, L_0x562b8d2b5a70, C4<0>, C4<0>;
v0x562b8cec5ec0_0 .net "S", 0 0, L_0x562b8d2b5930;  1 drivers
v0x562b8cec5f80_0 .net "a", 0 0, L_0x562b8d2b5c40;  1 drivers
v0x562b8cec6050_0 .net "b", 0 0, L_0x562b8d2b5d70;  1 drivers
v0x562b8cec6150_0 .net "cin", 0 0, L_0x562b8d2b53e0;  alias, 1 drivers
v0x562b8cec6240_0 .net "cout", 0 0, L_0x562b8d2b5b00;  alias, 1 drivers
v0x562b8cec6330_0 .net "cout1", 0 0, L_0x562b8d2b58a0;  1 drivers
v0x562b8cec63d0_0 .net "cout2", 0 0, L_0x562b8d2b5a70;  1 drivers
v0x562b8cec6470_0 .net "s1", 0 0, L_0x562b8d2b5810;  1 drivers
S_0x562b8cec5230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cec4fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b5810 .functor XOR 1, L_0x562b8d2b5c40, L_0x562b8d2b5d70, C4<0>, C4<0>;
L_0x562b8d2b58a0 .functor AND 1, L_0x562b8d2b5c40, L_0x562b8d2b5d70, C4<1>, C4<1>;
v0x562b8cec54d0_0 .net "S", 0 0, L_0x562b8d2b5810;  alias, 1 drivers
v0x562b8cec55b0_0 .net "a", 0 0, L_0x562b8d2b5c40;  alias, 1 drivers
v0x562b8cec5670_0 .net "b", 0 0, L_0x562b8d2b5d70;  alias, 1 drivers
v0x562b8cec5740_0 .net "cout", 0 0, L_0x562b8d2b58a0;  alias, 1 drivers
S_0x562b8cec58b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cec4fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b5930 .functor XOR 1, L_0x562b8d2b53e0, L_0x562b8d2b5810, C4<0>, C4<0>;
L_0x562b8d2b5a70 .functor AND 1, L_0x562b8d2b53e0, L_0x562b8d2b5810, C4<1>, C4<1>;
v0x562b8cec5b20_0 .net "S", 0 0, L_0x562b8d2b5930;  alias, 1 drivers
v0x562b8cec5be0_0 .net "a", 0 0, L_0x562b8d2b53e0;  alias, 1 drivers
v0x562b8cec5cd0_0 .net "b", 0 0, L_0x562b8d2b5810;  alias, 1 drivers
v0x562b8cec5dd0_0 .net "cout", 0 0, L_0x562b8d2b5a70;  alias, 1 drivers
S_0x562b8cec6560 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cec18b0;
 .timescale 0 0;
P_0x562b8cec6760 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cec6840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cec6560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b61b0 .functor OR 1, L_0x562b8d2b5f50, L_0x562b8d2b6120, C4<0>, C4<0>;
v0x562b8cec7730_0 .net "S", 0 0, L_0x562b8d2b5fe0;  1 drivers
v0x562b8cec77f0_0 .net "a", 0 0, L_0x562b8d2b62b0;  1 drivers
v0x562b8cec78c0_0 .net "b", 0 0, L_0x562b8d2b63e0;  1 drivers
v0x562b8cec79c0_0 .net "cin", 0 0, L_0x562b8d2b5b00;  alias, 1 drivers
v0x562b8cec7ab0_0 .net "cout", 0 0, L_0x562b8d2b61b0;  alias, 1 drivers
v0x562b8cec7ba0_0 .net "cout1", 0 0, L_0x562b8d2b5f50;  1 drivers
v0x562b8cec7c40_0 .net "cout2", 0 0, L_0x562b8d2b6120;  1 drivers
v0x562b8cec7ce0_0 .net "s1", 0 0, L_0x562b8d2b5ea0;  1 drivers
S_0x562b8cec6aa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cec6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b5ea0 .functor XOR 1, L_0x562b8d2b62b0, L_0x562b8d2b63e0, C4<0>, C4<0>;
L_0x562b8d2b5f50 .functor AND 1, L_0x562b8d2b62b0, L_0x562b8d2b63e0, C4<1>, C4<1>;
v0x562b8cec6d40_0 .net "S", 0 0, L_0x562b8d2b5ea0;  alias, 1 drivers
v0x562b8cec6e20_0 .net "a", 0 0, L_0x562b8d2b62b0;  alias, 1 drivers
v0x562b8cec6ee0_0 .net "b", 0 0, L_0x562b8d2b63e0;  alias, 1 drivers
v0x562b8cec6fb0_0 .net "cout", 0 0, L_0x562b8d2b5f50;  alias, 1 drivers
S_0x562b8cec7120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cec6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b5fe0 .functor XOR 1, L_0x562b8d2b5b00, L_0x562b8d2b5ea0, C4<0>, C4<0>;
L_0x562b8d2b6120 .functor AND 1, L_0x562b8d2b5b00, L_0x562b8d2b5ea0, C4<1>, C4<1>;
v0x562b8cec7390_0 .net "S", 0 0, L_0x562b8d2b5fe0;  alias, 1 drivers
v0x562b8cec7450_0 .net "a", 0 0, L_0x562b8d2b5b00;  alias, 1 drivers
v0x562b8cec7540_0 .net "b", 0 0, L_0x562b8d2b5ea0;  alias, 1 drivers
v0x562b8cec7640_0 .net "cout", 0 0, L_0x562b8d2b6120;  alias, 1 drivers
S_0x562b8cec83c0 .scope module, "ins6" "rca_Nbit" 3 116, 3 18 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cec85a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e4338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2ba7e0 .functor BUFZ 1, L_0x7f38f70e4338, C4<0>, C4<0>, C4<0>;
L_0x562b8d2ba870 .functor BUFZ 1, L_0x562b8d2ba350, C4<0>, C4<0>, C4<0>;
v0x562b8ced4af0_0 .net "S", 7 0, L_0x562b8d2ba740;  alias, 1 drivers
v0x562b8ced4bf0_0 .net "a", 7 0, L_0x562b8d2b67d0;  alias, 1 drivers
v0x562b8ced4cd0_0 .net "b", 7 0, L_0x562b8d2b68c0;  alias, 1 drivers
v0x562b8ced4d90 .array "carry", 0 8;
v0x562b8ced4d90_0 .net v0x562b8ced4d90 0, 0 0, L_0x562b8d2ba7e0; 1 drivers
v0x562b8ced4d90_1 .net v0x562b8ced4d90 1, 0 0, L_0x562b8d2b70a0; 1 drivers
v0x562b8ced4d90_2 .net v0x562b8ced4d90 2, 0 0, L_0x562b8d2b7770; 1 drivers
v0x562b8ced4d90_3 .net v0x562b8ced4d90 3, 0 0, L_0x562b8d2b7f20; 1 drivers
v0x562b8ced4d90_4 .net v0x562b8ced4d90 4, 0 0, L_0x562b8d2b85d0; 1 drivers
v0x562b8ced4d90_5 .net v0x562b8ced4d90 5, 0 0, L_0x562b8d2b8d20; 1 drivers
v0x562b8ced4d90_6 .net v0x562b8ced4d90 6, 0 0, L_0x562b8d2b93d0; 1 drivers
v0x562b8ced4d90_7 .net v0x562b8ced4d90 7, 0 0, L_0x562b8d2b9c40; 1 drivers
v0x562b8ced4d90_8 .net v0x562b8ced4d90 8, 0 0, L_0x562b8d2ba350; 1 drivers
v0x562b8ced4ed0_0 .net "cin", 0 0, L_0x7f38f70e4338;  1 drivers
v0x562b8ced4fc0_0 .net "cout", 0 0, L_0x562b8d2ba870;  alias, 1 drivers
L_0x562b8d2b71e0 .part L_0x562b8d2b67d0, 0, 1;
L_0x562b8d2b7330 .part L_0x562b8d2b68c0, 0, 1;
L_0x562b8d2b78b0 .part L_0x562b8d2b67d0, 1, 1;
L_0x562b8d2b7a70 .part L_0x562b8d2b68c0, 1, 1;
L_0x562b8d2b8060 .part L_0x562b8d2b67d0, 2, 1;
L_0x562b8d2b8190 .part L_0x562b8d2b68c0, 2, 1;
L_0x562b8d2b8710 .part L_0x562b8d2b67d0, 3, 1;
L_0x562b8d2b8840 .part L_0x562b8d2b68c0, 3, 1;
L_0x562b8d2b8e60 .part L_0x562b8d2b67d0, 4, 1;
L_0x562b8d2b8f90 .part L_0x562b8d2b68c0, 4, 1;
L_0x562b8d2b9510 .part L_0x562b8d2b67d0, 5, 1;
L_0x562b8d2b9750 .part L_0x562b8d2b68c0, 5, 1;
L_0x562b8d2b9d80 .part L_0x562b8d2b67d0, 6, 1;
L_0x562b8d2b9eb0 .part L_0x562b8d2b68c0, 6, 1;
L_0x562b8d2ba450 .part L_0x562b8d2b67d0, 7, 1;
L_0x562b8d2ba580 .part L_0x562b8d2b68c0, 7, 1;
LS_0x562b8d2ba740_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2b6df0, L_0x562b8d2b75a0, L_0x562b8d2b7d50, L_0x562b8d2b8400;
LS_0x562b8d2ba740_0_4 .concat8 [ 1 1 1 1], L_0x562b8d2b8b00, L_0x562b8d2b9200, L_0x562b8d2b9ab0, L_0x562b8d2ba130;
L_0x562b8d2ba740 .concat8 [ 4 4 0 0], LS_0x562b8d2ba740_0_0, LS_0x562b8d2ba740_0_4;
S_0x562b8cec86f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cec83c0;
 .timescale 0 0;
P_0x562b8cec8910 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cec89f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cec86f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b70a0 .functor OR 1, L_0x562b8d2b6d10, L_0x562b8d2b6f80, C4<0>, C4<0>;
v0x562b8cec9920_0 .net "S", 0 0, L_0x562b8d2b6df0;  1 drivers
v0x562b8cec99e0_0 .net "a", 0 0, L_0x562b8d2b71e0;  1 drivers
v0x562b8cec9ab0_0 .net "b", 0 0, L_0x562b8d2b7330;  1 drivers
v0x562b8cec9bb0_0 .net "cin", 0 0, L_0x562b8d2ba7e0;  alias, 1 drivers
v0x562b8cec9c80_0 .net "cout", 0 0, L_0x562b8d2b70a0;  alias, 1 drivers
v0x562b8cec9d70_0 .net "cout1", 0 0, L_0x562b8d2b6d10;  1 drivers
v0x562b8cec9e10_0 .net "cout2", 0 0, L_0x562b8d2b6f80;  1 drivers
v0x562b8cec9ee0_0 .net "s1", 0 0, L_0x562b8d2b6c00;  1 drivers
S_0x562b8cec8c80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cec89f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b6c00 .functor XOR 1, L_0x562b8d2b71e0, L_0x562b8d2b7330, C4<0>, C4<0>;
L_0x562b8d2b6d10 .functor AND 1, L_0x562b8d2b71e0, L_0x562b8d2b7330, C4<1>, C4<1>;
v0x562b8cec8f20_0 .net "S", 0 0, L_0x562b8d2b6c00;  alias, 1 drivers
v0x562b8cec9000_0 .net "a", 0 0, L_0x562b8d2b71e0;  alias, 1 drivers
v0x562b8cec90c0_0 .net "b", 0 0, L_0x562b8d2b7330;  alias, 1 drivers
v0x562b8cec9190_0 .net "cout", 0 0, L_0x562b8d2b6d10;  alias, 1 drivers
S_0x562b8cec9300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cec89f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b6df0 .functor XOR 1, L_0x562b8d2ba7e0, L_0x562b8d2b6c00, C4<0>, C4<0>;
L_0x562b8d2b6f80 .functor AND 1, L_0x562b8d2ba7e0, L_0x562b8d2b6c00, C4<1>, C4<1>;
v0x562b8cec9570_0 .net "S", 0 0, L_0x562b8d2b6df0;  alias, 1 drivers
v0x562b8cec9630_0 .net "a", 0 0, L_0x562b8d2ba7e0;  alias, 1 drivers
v0x562b8cec96f0_0 .net "b", 0 0, L_0x562b8d2b6c00;  alias, 1 drivers
v0x562b8cec97f0_0 .net "cout", 0 0, L_0x562b8d2b6f80;  alias, 1 drivers
S_0x562b8cec9fd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cec83c0;
 .timescale 0 0;
P_0x562b8ceca1d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ceca290 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cec9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b7770 .functor OR 1, L_0x562b8d2b7510, L_0x562b8d2b76e0, C4<0>, C4<0>;
v0x562b8cecb180_0 .net "S", 0 0, L_0x562b8d2b75a0;  1 drivers
v0x562b8cecb240_0 .net "a", 0 0, L_0x562b8d2b78b0;  1 drivers
v0x562b8cecb310_0 .net "b", 0 0, L_0x562b8d2b7a70;  1 drivers
v0x562b8cecb410_0 .net "cin", 0 0, L_0x562b8d2b70a0;  alias, 1 drivers
v0x562b8cecb500_0 .net "cout", 0 0, L_0x562b8d2b7770;  alias, 1 drivers
v0x562b8cecb5f0_0 .net "cout1", 0 0, L_0x562b8d2b7510;  1 drivers
v0x562b8cecb690_0 .net "cout2", 0 0, L_0x562b8d2b76e0;  1 drivers
v0x562b8cecb730_0 .net "s1", 0 0, L_0x562b8d2b7460;  1 drivers
S_0x562b8ceca4f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceca290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b7460 .functor XOR 1, L_0x562b8d2b78b0, L_0x562b8d2b7a70, C4<0>, C4<0>;
L_0x562b8d2b7510 .functor AND 1, L_0x562b8d2b78b0, L_0x562b8d2b7a70, C4<1>, C4<1>;
v0x562b8ceca790_0 .net "S", 0 0, L_0x562b8d2b7460;  alias, 1 drivers
v0x562b8ceca870_0 .net "a", 0 0, L_0x562b8d2b78b0;  alias, 1 drivers
v0x562b8ceca930_0 .net "b", 0 0, L_0x562b8d2b7a70;  alias, 1 drivers
v0x562b8cecaa00_0 .net "cout", 0 0, L_0x562b8d2b7510;  alias, 1 drivers
S_0x562b8cecab70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceca290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b75a0 .functor XOR 1, L_0x562b8d2b70a0, L_0x562b8d2b7460, C4<0>, C4<0>;
L_0x562b8d2b76e0 .functor AND 1, L_0x562b8d2b70a0, L_0x562b8d2b7460, C4<1>, C4<1>;
v0x562b8cecade0_0 .net "S", 0 0, L_0x562b8d2b75a0;  alias, 1 drivers
v0x562b8cecaea0_0 .net "a", 0 0, L_0x562b8d2b70a0;  alias, 1 drivers
v0x562b8cecaf90_0 .net "b", 0 0, L_0x562b8d2b7460;  alias, 1 drivers
v0x562b8cecb090_0 .net "cout", 0 0, L_0x562b8d2b76e0;  alias, 1 drivers
S_0x562b8cecb820 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cec83c0;
 .timescale 0 0;
P_0x562b8cecba20 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cecbae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cecb820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b7f20 .functor OR 1, L_0x562b8d2b7cc0, L_0x562b8d2b7e90, C4<0>, C4<0>;
v0x562b8cecca00_0 .net "S", 0 0, L_0x562b8d2b7d50;  1 drivers
v0x562b8ceccac0_0 .net "a", 0 0, L_0x562b8d2b8060;  1 drivers
v0x562b8ceccb90_0 .net "b", 0 0, L_0x562b8d2b8190;  1 drivers
v0x562b8ceccc90_0 .net "cin", 0 0, L_0x562b8d2b7770;  alias, 1 drivers
v0x562b8ceccd80_0 .net "cout", 0 0, L_0x562b8d2b7f20;  alias, 1 drivers
v0x562b8cecce70_0 .net "cout1", 0 0, L_0x562b8d2b7cc0;  1 drivers
v0x562b8ceccf10_0 .net "cout2", 0 0, L_0x562b8d2b7e90;  1 drivers
v0x562b8ceccfb0_0 .net "s1", 0 0, L_0x562b8d2b7c30;  1 drivers
S_0x562b8cecbd70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cecbae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b7c30 .functor XOR 1, L_0x562b8d2b8060, L_0x562b8d2b8190, C4<0>, C4<0>;
L_0x562b8d2b7cc0 .functor AND 1, L_0x562b8d2b8060, L_0x562b8d2b8190, C4<1>, C4<1>;
v0x562b8cecc010_0 .net "S", 0 0, L_0x562b8d2b7c30;  alias, 1 drivers
v0x562b8cecc0f0_0 .net "a", 0 0, L_0x562b8d2b8060;  alias, 1 drivers
v0x562b8cecc1b0_0 .net "b", 0 0, L_0x562b8d2b8190;  alias, 1 drivers
v0x562b8cecc280_0 .net "cout", 0 0, L_0x562b8d2b7cc0;  alias, 1 drivers
S_0x562b8cecc3f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cecbae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b7d50 .functor XOR 1, L_0x562b8d2b7770, L_0x562b8d2b7c30, C4<0>, C4<0>;
L_0x562b8d2b7e90 .functor AND 1, L_0x562b8d2b7770, L_0x562b8d2b7c30, C4<1>, C4<1>;
v0x562b8cecc660_0 .net "S", 0 0, L_0x562b8d2b7d50;  alias, 1 drivers
v0x562b8cecc720_0 .net "a", 0 0, L_0x562b8d2b7770;  alias, 1 drivers
v0x562b8cecc810_0 .net "b", 0 0, L_0x562b8d2b7c30;  alias, 1 drivers
v0x562b8cecc910_0 .net "cout", 0 0, L_0x562b8d2b7e90;  alias, 1 drivers
S_0x562b8cecd0a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cec83c0;
 .timescale 0 0;
P_0x562b8cecd2a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cecd380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cecd0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b85d0 .functor OR 1, L_0x562b8d2b8370, L_0x562b8d2b8540, C4<0>, C4<0>;
v0x562b8cece270_0 .net "S", 0 0, L_0x562b8d2b8400;  1 drivers
v0x562b8cece330_0 .net "a", 0 0, L_0x562b8d2b8710;  1 drivers
v0x562b8cece400_0 .net "b", 0 0, L_0x562b8d2b8840;  1 drivers
v0x562b8cece500_0 .net "cin", 0 0, L_0x562b8d2b7f20;  alias, 1 drivers
v0x562b8cece5f0_0 .net "cout", 0 0, L_0x562b8d2b85d0;  alias, 1 drivers
v0x562b8cece6e0_0 .net "cout1", 0 0, L_0x562b8d2b8370;  1 drivers
v0x562b8cece780_0 .net "cout2", 0 0, L_0x562b8d2b8540;  1 drivers
v0x562b8cece820_0 .net "s1", 0 0, L_0x562b8d2b82c0;  1 drivers
S_0x562b8cecd5e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cecd380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b82c0 .functor XOR 1, L_0x562b8d2b8710, L_0x562b8d2b8840, C4<0>, C4<0>;
L_0x562b8d2b8370 .functor AND 1, L_0x562b8d2b8710, L_0x562b8d2b8840, C4<1>, C4<1>;
v0x562b8cecd880_0 .net "S", 0 0, L_0x562b8d2b82c0;  alias, 1 drivers
v0x562b8cecd960_0 .net "a", 0 0, L_0x562b8d2b8710;  alias, 1 drivers
v0x562b8cecda20_0 .net "b", 0 0, L_0x562b8d2b8840;  alias, 1 drivers
v0x562b8cecdaf0_0 .net "cout", 0 0, L_0x562b8d2b8370;  alias, 1 drivers
S_0x562b8cecdc60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cecd380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b8400 .functor XOR 1, L_0x562b8d2b7f20, L_0x562b8d2b82c0, C4<0>, C4<0>;
L_0x562b8d2b8540 .functor AND 1, L_0x562b8d2b7f20, L_0x562b8d2b82c0, C4<1>, C4<1>;
v0x562b8cecded0_0 .net "S", 0 0, L_0x562b8d2b8400;  alias, 1 drivers
v0x562b8cecdf90_0 .net "a", 0 0, L_0x562b8d2b7f20;  alias, 1 drivers
v0x562b8cece080_0 .net "b", 0 0, L_0x562b8d2b82c0;  alias, 1 drivers
v0x562b8cece180_0 .net "cout", 0 0, L_0x562b8d2b8540;  alias, 1 drivers
S_0x562b8cece910 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cec83c0;
 .timescale 0 0;
P_0x562b8ceceb60 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cecec40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cece910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b8d20 .functor OR 1, L_0x562b8d2b8a70, L_0x562b8d2b8c90, C4<0>, C4<0>;
v0x562b8cecfb00_0 .net "S", 0 0, L_0x562b8d2b8b00;  1 drivers
v0x562b8cecfbc0_0 .net "a", 0 0, L_0x562b8d2b8e60;  1 drivers
v0x562b8cecfc90_0 .net "b", 0 0, L_0x562b8d2b8f90;  1 drivers
v0x562b8cecfd90_0 .net "cin", 0 0, L_0x562b8d2b85d0;  alias, 1 drivers
v0x562b8cecfe80_0 .net "cout", 0 0, L_0x562b8d2b8d20;  alias, 1 drivers
v0x562b8cecff70_0 .net "cout1", 0 0, L_0x562b8d2b8a70;  1 drivers
v0x562b8ced0010_0 .net "cout2", 0 0, L_0x562b8d2b8c90;  1 drivers
v0x562b8ced00b0_0 .net "s1", 0 0, L_0x562b8d2b89c0;  1 drivers
S_0x562b8ceceea0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cecec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b89c0 .functor XOR 1, L_0x562b8d2b8e60, L_0x562b8d2b8f90, C4<0>, C4<0>;
L_0x562b8d2b8a70 .functor AND 1, L_0x562b8d2b8e60, L_0x562b8d2b8f90, C4<1>, C4<1>;
v0x562b8cecf110_0 .net "S", 0 0, L_0x562b8d2b89c0;  alias, 1 drivers
v0x562b8cecf1f0_0 .net "a", 0 0, L_0x562b8d2b8e60;  alias, 1 drivers
v0x562b8cecf2b0_0 .net "b", 0 0, L_0x562b8d2b8f90;  alias, 1 drivers
v0x562b8cecf380_0 .net "cout", 0 0, L_0x562b8d2b8a70;  alias, 1 drivers
S_0x562b8cecf4f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cecec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b8b00 .functor XOR 1, L_0x562b8d2b85d0, L_0x562b8d2b89c0, C4<0>, C4<0>;
L_0x562b8d2b8c90 .functor AND 1, L_0x562b8d2b85d0, L_0x562b8d2b89c0, C4<1>, C4<1>;
v0x562b8cecf760_0 .net "S", 0 0, L_0x562b8d2b8b00;  alias, 1 drivers
v0x562b8cecf820_0 .net "a", 0 0, L_0x562b8d2b85d0;  alias, 1 drivers
v0x562b8cecf910_0 .net "b", 0 0, L_0x562b8d2b89c0;  alias, 1 drivers
v0x562b8cecfa10_0 .net "cout", 0 0, L_0x562b8d2b8c90;  alias, 1 drivers
S_0x562b8ced01a0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cec83c0;
 .timescale 0 0;
P_0x562b8ced03a0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8ced0480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ced01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b93d0 .functor OR 1, L_0x562b8d2b9170, L_0x562b8d2b9340, C4<0>, C4<0>;
v0x562b8ced1370_0 .net "S", 0 0, L_0x562b8d2b9200;  1 drivers
v0x562b8ced1430_0 .net "a", 0 0, L_0x562b8d2b9510;  1 drivers
v0x562b8ced1500_0 .net "b", 0 0, L_0x562b8d2b9750;  1 drivers
v0x562b8ced1600_0 .net "cin", 0 0, L_0x562b8d2b8d20;  alias, 1 drivers
v0x562b8ced16f0_0 .net "cout", 0 0, L_0x562b8d2b93d0;  alias, 1 drivers
v0x562b8ced17e0_0 .net "cout1", 0 0, L_0x562b8d2b9170;  1 drivers
v0x562b8ced1880_0 .net "cout2", 0 0, L_0x562b8d2b9340;  1 drivers
v0x562b8ced1920_0 .net "s1", 0 0, L_0x562b8d2b90c0;  1 drivers
S_0x562b8ced06e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ced0480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b90c0 .functor XOR 1, L_0x562b8d2b9510, L_0x562b8d2b9750, C4<0>, C4<0>;
L_0x562b8d2b9170 .functor AND 1, L_0x562b8d2b9510, L_0x562b8d2b9750, C4<1>, C4<1>;
v0x562b8ced0980_0 .net "S", 0 0, L_0x562b8d2b90c0;  alias, 1 drivers
v0x562b8ced0a60_0 .net "a", 0 0, L_0x562b8d2b9510;  alias, 1 drivers
v0x562b8ced0b20_0 .net "b", 0 0, L_0x562b8d2b9750;  alias, 1 drivers
v0x562b8ced0bf0_0 .net "cout", 0 0, L_0x562b8d2b9170;  alias, 1 drivers
S_0x562b8ced0d60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ced0480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b9200 .functor XOR 1, L_0x562b8d2b8d20, L_0x562b8d2b90c0, C4<0>, C4<0>;
L_0x562b8d2b9340 .functor AND 1, L_0x562b8d2b8d20, L_0x562b8d2b90c0, C4<1>, C4<1>;
v0x562b8ced0fd0_0 .net "S", 0 0, L_0x562b8d2b9200;  alias, 1 drivers
v0x562b8ced1090_0 .net "a", 0 0, L_0x562b8d2b8d20;  alias, 1 drivers
v0x562b8ced1180_0 .net "b", 0 0, L_0x562b8d2b90c0;  alias, 1 drivers
v0x562b8ced1280_0 .net "cout", 0 0, L_0x562b8d2b9340;  alias, 1 drivers
S_0x562b8ced1a10 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cec83c0;
 .timescale 0 0;
P_0x562b8ced1c10 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8ced1cf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ced1a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b9c40 .functor OR 1, L_0x562b8d2b9a20, L_0x562b8d2b9bb0, C4<0>, C4<0>;
v0x562b8ced2be0_0 .net "S", 0 0, L_0x562b8d2b9ab0;  1 drivers
v0x562b8ced2ca0_0 .net "a", 0 0, L_0x562b8d2b9d80;  1 drivers
v0x562b8ced2d70_0 .net "b", 0 0, L_0x562b8d2b9eb0;  1 drivers
v0x562b8ced2e70_0 .net "cin", 0 0, L_0x562b8d2b93d0;  alias, 1 drivers
v0x562b8ced2f60_0 .net "cout", 0 0, L_0x562b8d2b9c40;  alias, 1 drivers
v0x562b8ced3050_0 .net "cout1", 0 0, L_0x562b8d2b9a20;  1 drivers
v0x562b8ced30f0_0 .net "cout2", 0 0, L_0x562b8d2b9bb0;  1 drivers
v0x562b8ced3190_0 .net "s1", 0 0, L_0x562b8d2b9970;  1 drivers
S_0x562b8ced1f50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ced1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b9970 .functor XOR 1, L_0x562b8d2b9d80, L_0x562b8d2b9eb0, C4<0>, C4<0>;
L_0x562b8d2b9a20 .functor AND 1, L_0x562b8d2b9d80, L_0x562b8d2b9eb0, C4<1>, C4<1>;
v0x562b8ced21f0_0 .net "S", 0 0, L_0x562b8d2b9970;  alias, 1 drivers
v0x562b8ced22d0_0 .net "a", 0 0, L_0x562b8d2b9d80;  alias, 1 drivers
v0x562b8ced2390_0 .net "b", 0 0, L_0x562b8d2b9eb0;  alias, 1 drivers
v0x562b8ced2460_0 .net "cout", 0 0, L_0x562b8d2b9a20;  alias, 1 drivers
S_0x562b8ced25d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ced1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b9ab0 .functor XOR 1, L_0x562b8d2b93d0, L_0x562b8d2b9970, C4<0>, C4<0>;
L_0x562b8d2b9bb0 .functor AND 1, L_0x562b8d2b93d0, L_0x562b8d2b9970, C4<1>, C4<1>;
v0x562b8ced2840_0 .net "S", 0 0, L_0x562b8d2b9ab0;  alias, 1 drivers
v0x562b8ced2900_0 .net "a", 0 0, L_0x562b8d2b93d0;  alias, 1 drivers
v0x562b8ced29f0_0 .net "b", 0 0, L_0x562b8d2b9970;  alias, 1 drivers
v0x562b8ced2af0_0 .net "cout", 0 0, L_0x562b8d2b9bb0;  alias, 1 drivers
S_0x562b8ced3280 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cec83c0;
 .timescale 0 0;
P_0x562b8ced3480 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8ced3560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ced3280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ba350 .functor OR 1, L_0x562b8d2ba0a0, L_0x562b8d2ba2c0, C4<0>, C4<0>;
v0x562b8ced4450_0 .net "S", 0 0, L_0x562b8d2ba130;  1 drivers
v0x562b8ced4510_0 .net "a", 0 0, L_0x562b8d2ba450;  1 drivers
v0x562b8ced45e0_0 .net "b", 0 0, L_0x562b8d2ba580;  1 drivers
v0x562b8ced46e0_0 .net "cin", 0 0, L_0x562b8d2b9c40;  alias, 1 drivers
v0x562b8ced47d0_0 .net "cout", 0 0, L_0x562b8d2ba350;  alias, 1 drivers
v0x562b8ced48c0_0 .net "cout1", 0 0, L_0x562b8d2ba0a0;  1 drivers
v0x562b8ced4960_0 .net "cout2", 0 0, L_0x562b8d2ba2c0;  1 drivers
v0x562b8ced4a00_0 .net "s1", 0 0, L_0x562b8d2b9900;  1 drivers
S_0x562b8ced37c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ced3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b9900 .functor XOR 1, L_0x562b8d2ba450, L_0x562b8d2ba580, C4<0>, C4<0>;
L_0x562b8d2ba0a0 .functor AND 1, L_0x562b8d2ba450, L_0x562b8d2ba580, C4<1>, C4<1>;
v0x562b8ced3a60_0 .net "S", 0 0, L_0x562b8d2b9900;  alias, 1 drivers
v0x562b8ced3b40_0 .net "a", 0 0, L_0x562b8d2ba450;  alias, 1 drivers
v0x562b8ced3c00_0 .net "b", 0 0, L_0x562b8d2ba580;  alias, 1 drivers
v0x562b8ced3cd0_0 .net "cout", 0 0, L_0x562b8d2ba0a0;  alias, 1 drivers
S_0x562b8ced3e40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ced3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ba130 .functor XOR 1, L_0x562b8d2b9c40, L_0x562b8d2b9900, C4<0>, C4<0>;
L_0x562b8d2ba2c0 .functor AND 1, L_0x562b8d2b9c40, L_0x562b8d2b9900, C4<1>, C4<1>;
v0x562b8ced40b0_0 .net "S", 0 0, L_0x562b8d2ba130;  alias, 1 drivers
v0x562b8ced4170_0 .net "a", 0 0, L_0x562b8d2b9c40;  alias, 1 drivers
v0x562b8ced4260_0 .net "b", 0 0, L_0x562b8d2b9900;  alias, 1 drivers
v0x562b8ced4360_0 .net "cout", 0 0, L_0x562b8d2ba2c0;  alias, 1 drivers
S_0x562b8ced5120 .scope module, "ins69" "twos_compliment" 3 109, 3 60 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8ce95310 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d2b06a0 .functor NOT 4, L_0x562b8d2b0400, C4<0000>, C4<0000>, C4<0000>;
v0x562b8cedbff0_0 .net "cout", 0 0, L_0x562b8d2b2580;  1 drivers
v0x562b8cedc0b0_0 .net "i", 3 0, L_0x562b8d2b0400;  alias, 1 drivers
v0x562b8cedc1a0_0 .net "o", 3 0, L_0x562b8d2b2450;  alias, 1 drivers
v0x562b8cedc270_0 .net "temp2", 3 0, L_0x562b8d2b06a0;  1 drivers
S_0x562b8ced5440 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8ced5120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8ced5640 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e4188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2b24f0 .functor BUFZ 1, L_0x7f38f70e4188, C4<0>, C4<0>, C4<0>;
L_0x562b8d2b2580 .functor BUFZ 1, L_0x562b8d2b2010, C4<0>, C4<0>, C4<0>;
v0x562b8cedb9e0_0 .net "S", 3 0, L_0x562b8d2b2450;  alias, 1 drivers
v0x562b8cedbae0_0 .net "a", 3 0, L_0x562b8d2b06a0;  alias, 1 drivers
L_0x7f38f70e4140 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cedbbc0_0 .net "b", 3 0, L_0x7f38f70e4140;  1 drivers
v0x562b8cedbc80 .array "carry", 0 4;
v0x562b8cedbc80_0 .net v0x562b8cedbc80 0, 0 0, L_0x562b8d2b24f0; 1 drivers
v0x562b8cedbc80_1 .net v0x562b8cedbc80 1, 0 0, L_0x562b8d2b0af0; 1 drivers
v0x562b8cedbc80_2 .net v0x562b8cedbc80 2, 0 0, L_0x562b8d2b11a0; 1 drivers
v0x562b8cedbc80_3 .net v0x562b8cedbc80 3, 0 0, L_0x562b8d2b1910; 1 drivers
v0x562b8cedbc80_4 .net v0x562b8cedbc80 4, 0 0, L_0x562b8d2b2010; 1 drivers
v0x562b8cedbda0_0 .net "cin", 0 0, L_0x7f38f70e4188;  1 drivers
v0x562b8cedbe90_0 .net "cout", 0 0, L_0x562b8d2b2580;  alias, 1 drivers
L_0x562b8d2b0c30 .part L_0x562b8d2b06a0, 0, 1;
L_0x562b8d2b0d80 .part L_0x7f38f70e4140, 0, 1;
L_0x562b8d2b12e0 .part L_0x562b8d2b06a0, 1, 1;
L_0x562b8d2b14a0 .part L_0x7f38f70e4140, 1, 1;
L_0x562b8d2b1a50 .part L_0x562b8d2b06a0, 2, 1;
L_0x562b8d2b1b80 .part L_0x7f38f70e4140, 2, 1;
L_0x562b8d2b2110 .part L_0x562b8d2b06a0, 3, 1;
L_0x562b8d2b2240 .part L_0x7f38f70e4140, 3, 1;
L_0x562b8d2b2450 .concat8 [ 1 1 1 1], L_0x562b8d2b0840, L_0x562b8d2b0fd0, L_0x562b8d2b16f0, L_0x562b8d2b1df0;
S_0x562b8ced57c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8ced5440;
 .timescale 0 0;
P_0x562b8ced59e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8ced5ac0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ced57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b0af0 .functor OR 1, L_0x562b8d2b0780, L_0x562b8d2b09d0, C4<0>, C4<0>;
v0x562b8ced69f0_0 .net "S", 0 0, L_0x562b8d2b0840;  1 drivers
v0x562b8ced6ab0_0 .net "a", 0 0, L_0x562b8d2b0c30;  1 drivers
v0x562b8ced6b80_0 .net "b", 0 0, L_0x562b8d2b0d80;  1 drivers
v0x562b8ced6c80_0 .net "cin", 0 0, L_0x562b8d2b24f0;  alias, 1 drivers
v0x562b8ced6d50_0 .net "cout", 0 0, L_0x562b8d2b0af0;  alias, 1 drivers
v0x562b8ced6e40_0 .net "cout1", 0 0, L_0x562b8d2b0780;  1 drivers
v0x562b8ced6ee0_0 .net "cout2", 0 0, L_0x562b8d2b09d0;  1 drivers
v0x562b8ced6fb0_0 .net "s1", 0 0, L_0x562b8d2b0710;  1 drivers
S_0x562b8ced5d50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ced5ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b0710 .functor XOR 1, L_0x562b8d2b0c30, L_0x562b8d2b0d80, C4<0>, C4<0>;
L_0x562b8d2b0780 .functor AND 1, L_0x562b8d2b0c30, L_0x562b8d2b0d80, C4<1>, C4<1>;
v0x562b8ced5ff0_0 .net "S", 0 0, L_0x562b8d2b0710;  alias, 1 drivers
v0x562b8ced60d0_0 .net "a", 0 0, L_0x562b8d2b0c30;  alias, 1 drivers
v0x562b8ced6190_0 .net "b", 0 0, L_0x562b8d2b0d80;  alias, 1 drivers
v0x562b8ced6260_0 .net "cout", 0 0, L_0x562b8d2b0780;  alias, 1 drivers
S_0x562b8ced63d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ced5ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b0840 .functor XOR 1, L_0x562b8d2b24f0, L_0x562b8d2b0710, C4<0>, C4<0>;
L_0x562b8d2b09d0 .functor AND 1, L_0x562b8d2b24f0, L_0x562b8d2b0710, C4<1>, C4<1>;
v0x562b8ced6640_0 .net "S", 0 0, L_0x562b8d2b0840;  alias, 1 drivers
v0x562b8ced6700_0 .net "a", 0 0, L_0x562b8d2b24f0;  alias, 1 drivers
v0x562b8ced67c0_0 .net "b", 0 0, L_0x562b8d2b0710;  alias, 1 drivers
v0x562b8ced68c0_0 .net "cout", 0 0, L_0x562b8d2b09d0;  alias, 1 drivers
S_0x562b8ced70a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8ced5440;
 .timescale 0 0;
P_0x562b8ced72a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8ced7360 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ced70a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b11a0 .functor OR 1, L_0x562b8d2b0f40, L_0x562b8d2b1110, C4<0>, C4<0>;
v0x562b8ced8250_0 .net "S", 0 0, L_0x562b8d2b0fd0;  1 drivers
v0x562b8ced8310_0 .net "a", 0 0, L_0x562b8d2b12e0;  1 drivers
v0x562b8ced83e0_0 .net "b", 0 0, L_0x562b8d2b14a0;  1 drivers
v0x562b8ced84e0_0 .net "cin", 0 0, L_0x562b8d2b0af0;  alias, 1 drivers
v0x562b8ced85d0_0 .net "cout", 0 0, L_0x562b8d2b11a0;  alias, 1 drivers
v0x562b8ced86c0_0 .net "cout1", 0 0, L_0x562b8d2b0f40;  1 drivers
v0x562b8ced8760_0 .net "cout2", 0 0, L_0x562b8d2b1110;  1 drivers
v0x562b8ced8800_0 .net "s1", 0 0, L_0x562b8d2b0eb0;  1 drivers
S_0x562b8ced75c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ced7360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b0eb0 .functor XOR 1, L_0x562b8d2b12e0, L_0x562b8d2b14a0, C4<0>, C4<0>;
L_0x562b8d2b0f40 .functor AND 1, L_0x562b8d2b12e0, L_0x562b8d2b14a0, C4<1>, C4<1>;
v0x562b8ced7860_0 .net "S", 0 0, L_0x562b8d2b0eb0;  alias, 1 drivers
v0x562b8ced7940_0 .net "a", 0 0, L_0x562b8d2b12e0;  alias, 1 drivers
v0x562b8ced7a00_0 .net "b", 0 0, L_0x562b8d2b14a0;  alias, 1 drivers
v0x562b8ced7ad0_0 .net "cout", 0 0, L_0x562b8d2b0f40;  alias, 1 drivers
S_0x562b8ced7c40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ced7360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b0fd0 .functor XOR 1, L_0x562b8d2b0af0, L_0x562b8d2b0eb0, C4<0>, C4<0>;
L_0x562b8d2b1110 .functor AND 1, L_0x562b8d2b0af0, L_0x562b8d2b0eb0, C4<1>, C4<1>;
v0x562b8ced7eb0_0 .net "S", 0 0, L_0x562b8d2b0fd0;  alias, 1 drivers
v0x562b8ced7f70_0 .net "a", 0 0, L_0x562b8d2b0af0;  alias, 1 drivers
v0x562b8ced8060_0 .net "b", 0 0, L_0x562b8d2b0eb0;  alias, 1 drivers
v0x562b8ced8160_0 .net "cout", 0 0, L_0x562b8d2b1110;  alias, 1 drivers
S_0x562b8ced88f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8ced5440;
 .timescale 0 0;
P_0x562b8ced8af0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8ced8bb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ced88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b1910 .functor OR 1, L_0x562b8d2b1660, L_0x562b8d2b1880, C4<0>, C4<0>;
v0x562b8ced9ad0_0 .net "S", 0 0, L_0x562b8d2b16f0;  1 drivers
v0x562b8ced9b90_0 .net "a", 0 0, L_0x562b8d2b1a50;  1 drivers
v0x562b8ced9c60_0 .net "b", 0 0, L_0x562b8d2b1b80;  1 drivers
v0x562b8ced9d60_0 .net "cin", 0 0, L_0x562b8d2b11a0;  alias, 1 drivers
v0x562b8ced9e50_0 .net "cout", 0 0, L_0x562b8d2b1910;  alias, 1 drivers
v0x562b8ced9f40_0 .net "cout1", 0 0, L_0x562b8d2b1660;  1 drivers
v0x562b8ced9fe0_0 .net "cout2", 0 0, L_0x562b8d2b1880;  1 drivers
v0x562b8ceda080_0 .net "s1", 0 0, L_0x562b8d2b15d0;  1 drivers
S_0x562b8ced8e40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ced8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b15d0 .functor XOR 1, L_0x562b8d2b1a50, L_0x562b8d2b1b80, C4<0>, C4<0>;
L_0x562b8d2b1660 .functor AND 1, L_0x562b8d2b1a50, L_0x562b8d2b1b80, C4<1>, C4<1>;
v0x562b8ced90e0_0 .net "S", 0 0, L_0x562b8d2b15d0;  alias, 1 drivers
v0x562b8ced91c0_0 .net "a", 0 0, L_0x562b8d2b1a50;  alias, 1 drivers
v0x562b8ced9280_0 .net "b", 0 0, L_0x562b8d2b1b80;  alias, 1 drivers
v0x562b8ced9350_0 .net "cout", 0 0, L_0x562b8d2b1660;  alias, 1 drivers
S_0x562b8ced94c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ced8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b16f0 .functor XOR 1, L_0x562b8d2b11a0, L_0x562b8d2b15d0, C4<0>, C4<0>;
L_0x562b8d2b1880 .functor AND 1, L_0x562b8d2b11a0, L_0x562b8d2b15d0, C4<1>, C4<1>;
v0x562b8ced9730_0 .net "S", 0 0, L_0x562b8d2b16f0;  alias, 1 drivers
v0x562b8ced97f0_0 .net "a", 0 0, L_0x562b8d2b11a0;  alias, 1 drivers
v0x562b8ced98e0_0 .net "b", 0 0, L_0x562b8d2b15d0;  alias, 1 drivers
v0x562b8ced99e0_0 .net "cout", 0 0, L_0x562b8d2b1880;  alias, 1 drivers
S_0x562b8ceda170 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8ced5440;
 .timescale 0 0;
P_0x562b8ceda370 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8ceda450 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceda170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2b2010 .functor OR 1, L_0x562b8d2b1d60, L_0x562b8d2b1f80, C4<0>, C4<0>;
v0x562b8cedb340_0 .net "S", 0 0, L_0x562b8d2b1df0;  1 drivers
v0x562b8cedb400_0 .net "a", 0 0, L_0x562b8d2b2110;  1 drivers
v0x562b8cedb4d0_0 .net "b", 0 0, L_0x562b8d2b2240;  1 drivers
v0x562b8cedb5d0_0 .net "cin", 0 0, L_0x562b8d2b1910;  alias, 1 drivers
v0x562b8cedb6c0_0 .net "cout", 0 0, L_0x562b8d2b2010;  alias, 1 drivers
v0x562b8cedb7b0_0 .net "cout1", 0 0, L_0x562b8d2b1d60;  1 drivers
v0x562b8cedb850_0 .net "cout2", 0 0, L_0x562b8d2b1f80;  1 drivers
v0x562b8cedb8f0_0 .net "s1", 0 0, L_0x562b8d2b1cb0;  1 drivers
S_0x562b8ceda6b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceda450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b1cb0 .functor XOR 1, L_0x562b8d2b2110, L_0x562b8d2b2240, C4<0>, C4<0>;
L_0x562b8d2b1d60 .functor AND 1, L_0x562b8d2b2110, L_0x562b8d2b2240, C4<1>, C4<1>;
v0x562b8ceda950_0 .net "S", 0 0, L_0x562b8d2b1cb0;  alias, 1 drivers
v0x562b8cedaa30_0 .net "a", 0 0, L_0x562b8d2b2110;  alias, 1 drivers
v0x562b8cedaaf0_0 .net "b", 0 0, L_0x562b8d2b2240;  alias, 1 drivers
v0x562b8cedabc0_0 .net "cout", 0 0, L_0x562b8d2b1d60;  alias, 1 drivers
S_0x562b8cedad30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceda450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2b1df0 .functor XOR 1, L_0x562b8d2b1910, L_0x562b8d2b1cb0, C4<0>, C4<0>;
L_0x562b8d2b1f80 .functor AND 1, L_0x562b8d2b1910, L_0x562b8d2b1cb0, C4<1>, C4<1>;
v0x562b8cedafa0_0 .net "S", 0 0, L_0x562b8d2b1df0;  alias, 1 drivers
v0x562b8cedb060_0 .net "a", 0 0, L_0x562b8d2b1910;  alias, 1 drivers
v0x562b8cedb150_0 .net "b", 0 0, L_0x562b8d2b1cb0;  alias, 1 drivers
v0x562b8cedb250_0 .net "cout", 0 0, L_0x562b8d2b1f80;  alias, 1 drivers
S_0x562b8cedc380 .scope module, "ins7" "rca_Nbit" 3 117, 3 18 0, S_0x562b8ce1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cedc560 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d2be4a0 .functor BUFZ 1, L_0x562b8d2ba870, C4<0>, C4<0>, C4<0>;
L_0x562b8d2be5e0 .functor BUFZ 1, L_0x562b8d2be010, C4<0>, C4<0>, C4<0>;
v0x562b8cee8ac0_0 .net "S", 7 0, L_0x562b8d2be400;  alias, 1 drivers
v0x562b8cee8bc0_0 .net "a", 7 0, L_0x562b8d2ba740;  alias, 1 drivers
v0x562b8cee8c80_0 .net "b", 7 0, L_0x562b8d2b6a50;  alias, 1 drivers
v0x562b8cee8d50 .array "carry", 0 8;
v0x562b8cee8d50_0 .net v0x562b8cee8d50 0, 0 0, L_0x562b8d2be4a0; 1 drivers
v0x562b8cee8d50_1 .net v0x562b8cee8d50 1, 0 0, L_0x562b8d2bade0; 1 drivers
v0x562b8cee8d50_2 .net v0x562b8cee8d50 2, 0 0, L_0x562b8d2bb540; 1 drivers
v0x562b8cee8d50_3 .net v0x562b8cee8d50 3, 0 0, L_0x562b8d2bbc60; 1 drivers
v0x562b8cee8d50_4 .net v0x562b8cee8d50 4, 0 0, L_0x562b8d2bc310; 1 drivers
v0x562b8cee8d50_5 .net v0x562b8cee8d50 5, 0 0, L_0x562b8d2bca60; 1 drivers
v0x562b8cee8d50_6 .net v0x562b8cee8d50 6, 0 0, L_0x562b8d2bd190; 1 drivers
v0x562b8cee8d50_7 .net v0x562b8cee8d50 7, 0 0, L_0x562b8d2bd980; 1 drivers
v0x562b8cee8d50_8 .net v0x562b8cee8d50 8, 0 0, L_0x562b8d2be010; 1 drivers
v0x562b8cee8e90_0 .net "cin", 0 0, L_0x562b8d2ba870;  alias, 1 drivers
v0x562b8cee8f80_0 .net "cout", 0 0, L_0x562b8d2be5e0;  alias, 1 drivers
L_0x562b8d2baf20 .part L_0x562b8d2ba740, 0, 1;
L_0x562b8d2bb100 .part L_0x562b8d2b6a50, 0, 1;
L_0x562b8d2bb680 .part L_0x562b8d2ba740, 1, 1;
L_0x562b8d2bb7b0 .part L_0x562b8d2b6a50, 1, 1;
L_0x562b8d2bbda0 .part L_0x562b8d2ba740, 2, 1;
L_0x562b8d2bbed0 .part L_0x562b8d2b6a50, 2, 1;
L_0x562b8d2bc450 .part L_0x562b8d2ba740, 3, 1;
L_0x562b8d2bc580 .part L_0x562b8d2b6a50, 3, 1;
L_0x562b8d2bcba0 .part L_0x562b8d2ba740, 4, 1;
L_0x562b8d2bcde0 .part L_0x562b8d2b6a50, 4, 1;
L_0x562b8d2bd2d0 .part L_0x562b8d2ba740, 5, 1;
L_0x562b8d2bd400 .part L_0x562b8d2b6a50, 5, 1;
L_0x562b8d2bdac0 .part L_0x562b8d2ba740, 6, 1;
L_0x562b8d2bdbf0 .part L_0x562b8d2b6a50, 6, 1;
L_0x562b8d2be110 .part L_0x562b8d2ba740, 7, 1;
L_0x562b8d2be240 .part L_0x562b8d2b6a50, 7, 1;
LS_0x562b8d2be400_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2bab30, L_0x562b8d2bb370, L_0x562b8d2bba90, L_0x562b8d2bc140;
LS_0x562b8d2be400_0_4 .concat8 [ 1 1 1 1], L_0x562b8d2bc840, L_0x562b8d2bcfc0, L_0x562b8d2bd7f0, L_0x562b8d2bddf0;
L_0x562b8d2be400 .concat8 [ 4 4 0 0], LS_0x562b8d2be400_0_0, LS_0x562b8d2be400_0_4;
S_0x562b8cedc6e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cedc380;
 .timescale 0 0;
P_0x562b8cedc8e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cedc9c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cedc6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bade0 .functor OR 1, L_0x562b8d2baa50, L_0x562b8d2bacc0, C4<0>, C4<0>;
v0x562b8cedd8f0_0 .net "S", 0 0, L_0x562b8d2bab30;  1 drivers
v0x562b8cedd9b0_0 .net "a", 0 0, L_0x562b8d2baf20;  1 drivers
v0x562b8cedda80_0 .net "b", 0 0, L_0x562b8d2bb100;  1 drivers
v0x562b8ceddb80_0 .net "cin", 0 0, L_0x562b8d2be4a0;  alias, 1 drivers
v0x562b8ceddc50_0 .net "cout", 0 0, L_0x562b8d2bade0;  alias, 1 drivers
v0x562b8ceddd40_0 .net "cout1", 0 0, L_0x562b8d2baa50;  1 drivers
v0x562b8ceddde0_0 .net "cout2", 0 0, L_0x562b8d2bacc0;  1 drivers
v0x562b8ceddeb0_0 .net "s1", 0 0, L_0x562b8d2ba900;  1 drivers
S_0x562b8cedcc50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cedc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ba900 .functor XOR 1, L_0x562b8d2baf20, L_0x562b8d2bb100, C4<0>, C4<0>;
L_0x562b8d2baa50 .functor AND 1, L_0x562b8d2baf20, L_0x562b8d2bb100, C4<1>, C4<1>;
v0x562b8cedcef0_0 .net "S", 0 0, L_0x562b8d2ba900;  alias, 1 drivers
v0x562b8cedcfd0_0 .net "a", 0 0, L_0x562b8d2baf20;  alias, 1 drivers
v0x562b8cedd090_0 .net "b", 0 0, L_0x562b8d2bb100;  alias, 1 drivers
v0x562b8cedd160_0 .net "cout", 0 0, L_0x562b8d2baa50;  alias, 1 drivers
S_0x562b8cedd2d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cedc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bab30 .functor XOR 1, L_0x562b8d2be4a0, L_0x562b8d2ba900, C4<0>, C4<0>;
L_0x562b8d2bacc0 .functor AND 1, L_0x562b8d2be4a0, L_0x562b8d2ba900, C4<1>, C4<1>;
v0x562b8cedd540_0 .net "S", 0 0, L_0x562b8d2bab30;  alias, 1 drivers
v0x562b8cedd600_0 .net "a", 0 0, L_0x562b8d2be4a0;  alias, 1 drivers
v0x562b8cedd6c0_0 .net "b", 0 0, L_0x562b8d2ba900;  alias, 1 drivers
v0x562b8cedd7c0_0 .net "cout", 0 0, L_0x562b8d2bacc0;  alias, 1 drivers
S_0x562b8ceddfa0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cedc380;
 .timescale 0 0;
P_0x562b8cede1a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cede260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8ceddfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bb540 .functor OR 1, L_0x562b8d2bb2e0, L_0x562b8d2bb4b0, C4<0>, C4<0>;
v0x562b8cedf150_0 .net "S", 0 0, L_0x562b8d2bb370;  1 drivers
v0x562b8cedf210_0 .net "a", 0 0, L_0x562b8d2bb680;  1 drivers
v0x562b8cedf2e0_0 .net "b", 0 0, L_0x562b8d2bb7b0;  1 drivers
v0x562b8cedf3e0_0 .net "cin", 0 0, L_0x562b8d2bade0;  alias, 1 drivers
v0x562b8cedf4d0_0 .net "cout", 0 0, L_0x562b8d2bb540;  alias, 1 drivers
v0x562b8cedf5c0_0 .net "cout1", 0 0, L_0x562b8d2bb2e0;  1 drivers
v0x562b8cedf660_0 .net "cout2", 0 0, L_0x562b8d2bb4b0;  1 drivers
v0x562b8cedf700_0 .net "s1", 0 0, L_0x562b8d2bb230;  1 drivers
S_0x562b8cede4c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cede260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bb230 .functor XOR 1, L_0x562b8d2bb680, L_0x562b8d2bb7b0, C4<0>, C4<0>;
L_0x562b8d2bb2e0 .functor AND 1, L_0x562b8d2bb680, L_0x562b8d2bb7b0, C4<1>, C4<1>;
v0x562b8cede760_0 .net "S", 0 0, L_0x562b8d2bb230;  alias, 1 drivers
v0x562b8cede840_0 .net "a", 0 0, L_0x562b8d2bb680;  alias, 1 drivers
v0x562b8cede900_0 .net "b", 0 0, L_0x562b8d2bb7b0;  alias, 1 drivers
v0x562b8cede9d0_0 .net "cout", 0 0, L_0x562b8d2bb2e0;  alias, 1 drivers
S_0x562b8cedeb40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cede260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bb370 .functor XOR 1, L_0x562b8d2bade0, L_0x562b8d2bb230, C4<0>, C4<0>;
L_0x562b8d2bb4b0 .functor AND 1, L_0x562b8d2bade0, L_0x562b8d2bb230, C4<1>, C4<1>;
v0x562b8cededb0_0 .net "S", 0 0, L_0x562b8d2bb370;  alias, 1 drivers
v0x562b8cedee70_0 .net "a", 0 0, L_0x562b8d2bade0;  alias, 1 drivers
v0x562b8cedef60_0 .net "b", 0 0, L_0x562b8d2bb230;  alias, 1 drivers
v0x562b8cedf060_0 .net "cout", 0 0, L_0x562b8d2bb4b0;  alias, 1 drivers
S_0x562b8cedf7f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cedc380;
 .timescale 0 0;
P_0x562b8cedf9f0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cedfab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cedf7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bbc60 .functor OR 1, L_0x562b8d2bba00, L_0x562b8d2bbbd0, C4<0>, C4<0>;
v0x562b8cee09d0_0 .net "S", 0 0, L_0x562b8d2bba90;  1 drivers
v0x562b8cee0a90_0 .net "a", 0 0, L_0x562b8d2bbda0;  1 drivers
v0x562b8cee0b60_0 .net "b", 0 0, L_0x562b8d2bbed0;  1 drivers
v0x562b8cee0c60_0 .net "cin", 0 0, L_0x562b8d2bb540;  alias, 1 drivers
v0x562b8cee0d50_0 .net "cout", 0 0, L_0x562b8d2bbc60;  alias, 1 drivers
v0x562b8cee0e40_0 .net "cout1", 0 0, L_0x562b8d2bba00;  1 drivers
v0x562b8cee0ee0_0 .net "cout2", 0 0, L_0x562b8d2bbbd0;  1 drivers
v0x562b8cee0f80_0 .net "s1", 0 0, L_0x562b8d2bb970;  1 drivers
S_0x562b8cedfd40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cedfab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bb970 .functor XOR 1, L_0x562b8d2bbda0, L_0x562b8d2bbed0, C4<0>, C4<0>;
L_0x562b8d2bba00 .functor AND 1, L_0x562b8d2bbda0, L_0x562b8d2bbed0, C4<1>, C4<1>;
v0x562b8cedffe0_0 .net "S", 0 0, L_0x562b8d2bb970;  alias, 1 drivers
v0x562b8cee00c0_0 .net "a", 0 0, L_0x562b8d2bbda0;  alias, 1 drivers
v0x562b8cee0180_0 .net "b", 0 0, L_0x562b8d2bbed0;  alias, 1 drivers
v0x562b8cee0250_0 .net "cout", 0 0, L_0x562b8d2bba00;  alias, 1 drivers
S_0x562b8cee03c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cedfab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bba90 .functor XOR 1, L_0x562b8d2bb540, L_0x562b8d2bb970, C4<0>, C4<0>;
L_0x562b8d2bbbd0 .functor AND 1, L_0x562b8d2bb540, L_0x562b8d2bb970, C4<1>, C4<1>;
v0x562b8cee0630_0 .net "S", 0 0, L_0x562b8d2bba90;  alias, 1 drivers
v0x562b8cee06f0_0 .net "a", 0 0, L_0x562b8d2bb540;  alias, 1 drivers
v0x562b8cee07e0_0 .net "b", 0 0, L_0x562b8d2bb970;  alias, 1 drivers
v0x562b8cee08e0_0 .net "cout", 0 0, L_0x562b8d2bbbd0;  alias, 1 drivers
S_0x562b8cee1070 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cedc380;
 .timescale 0 0;
P_0x562b8cee1270 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cee1350 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cee1070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bc310 .functor OR 1, L_0x562b8d2bc0b0, L_0x562b8d2bc280, C4<0>, C4<0>;
v0x562b8cee2240_0 .net "S", 0 0, L_0x562b8d2bc140;  1 drivers
v0x562b8cee2300_0 .net "a", 0 0, L_0x562b8d2bc450;  1 drivers
v0x562b8cee23d0_0 .net "b", 0 0, L_0x562b8d2bc580;  1 drivers
v0x562b8cee24d0_0 .net "cin", 0 0, L_0x562b8d2bbc60;  alias, 1 drivers
v0x562b8cee25c0_0 .net "cout", 0 0, L_0x562b8d2bc310;  alias, 1 drivers
v0x562b8cee26b0_0 .net "cout1", 0 0, L_0x562b8d2bc0b0;  1 drivers
v0x562b8cee2750_0 .net "cout2", 0 0, L_0x562b8d2bc280;  1 drivers
v0x562b8cee27f0_0 .net "s1", 0 0, L_0x562b8d2bc000;  1 drivers
S_0x562b8cee15b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cee1350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bc000 .functor XOR 1, L_0x562b8d2bc450, L_0x562b8d2bc580, C4<0>, C4<0>;
L_0x562b8d2bc0b0 .functor AND 1, L_0x562b8d2bc450, L_0x562b8d2bc580, C4<1>, C4<1>;
v0x562b8cee1850_0 .net "S", 0 0, L_0x562b8d2bc000;  alias, 1 drivers
v0x562b8cee1930_0 .net "a", 0 0, L_0x562b8d2bc450;  alias, 1 drivers
v0x562b8cee19f0_0 .net "b", 0 0, L_0x562b8d2bc580;  alias, 1 drivers
v0x562b8cee1ac0_0 .net "cout", 0 0, L_0x562b8d2bc0b0;  alias, 1 drivers
S_0x562b8cee1c30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cee1350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bc140 .functor XOR 1, L_0x562b8d2bbc60, L_0x562b8d2bc000, C4<0>, C4<0>;
L_0x562b8d2bc280 .functor AND 1, L_0x562b8d2bbc60, L_0x562b8d2bc000, C4<1>, C4<1>;
v0x562b8cee1ea0_0 .net "S", 0 0, L_0x562b8d2bc140;  alias, 1 drivers
v0x562b8cee1f60_0 .net "a", 0 0, L_0x562b8d2bbc60;  alias, 1 drivers
v0x562b8cee2050_0 .net "b", 0 0, L_0x562b8d2bc000;  alias, 1 drivers
v0x562b8cee2150_0 .net "cout", 0 0, L_0x562b8d2bc280;  alias, 1 drivers
S_0x562b8cee28e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cedc380;
 .timescale 0 0;
P_0x562b8cee2b30 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cee2c10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cee28e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bca60 .functor OR 1, L_0x562b8d2bc7b0, L_0x562b8d2bc9d0, C4<0>, C4<0>;
v0x562b8cee3ad0_0 .net "S", 0 0, L_0x562b8d2bc840;  1 drivers
v0x562b8cee3b90_0 .net "a", 0 0, L_0x562b8d2bcba0;  1 drivers
v0x562b8cee3c60_0 .net "b", 0 0, L_0x562b8d2bcde0;  1 drivers
v0x562b8cee3d60_0 .net "cin", 0 0, L_0x562b8d2bc310;  alias, 1 drivers
v0x562b8cee3e50_0 .net "cout", 0 0, L_0x562b8d2bca60;  alias, 1 drivers
v0x562b8cee3f40_0 .net "cout1", 0 0, L_0x562b8d2bc7b0;  1 drivers
v0x562b8cee3fe0_0 .net "cout2", 0 0, L_0x562b8d2bc9d0;  1 drivers
v0x562b8cee4080_0 .net "s1", 0 0, L_0x562b8d2bc700;  1 drivers
S_0x562b8cee2e70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cee2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bc700 .functor XOR 1, L_0x562b8d2bcba0, L_0x562b8d2bcde0, C4<0>, C4<0>;
L_0x562b8d2bc7b0 .functor AND 1, L_0x562b8d2bcba0, L_0x562b8d2bcde0, C4<1>, C4<1>;
v0x562b8cee30e0_0 .net "S", 0 0, L_0x562b8d2bc700;  alias, 1 drivers
v0x562b8cee31c0_0 .net "a", 0 0, L_0x562b8d2bcba0;  alias, 1 drivers
v0x562b8cee3280_0 .net "b", 0 0, L_0x562b8d2bcde0;  alias, 1 drivers
v0x562b8cee3350_0 .net "cout", 0 0, L_0x562b8d2bc7b0;  alias, 1 drivers
S_0x562b8cee34c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cee2c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bc840 .functor XOR 1, L_0x562b8d2bc310, L_0x562b8d2bc700, C4<0>, C4<0>;
L_0x562b8d2bc9d0 .functor AND 1, L_0x562b8d2bc310, L_0x562b8d2bc700, C4<1>, C4<1>;
v0x562b8cee3730_0 .net "S", 0 0, L_0x562b8d2bc840;  alias, 1 drivers
v0x562b8cee37f0_0 .net "a", 0 0, L_0x562b8d2bc310;  alias, 1 drivers
v0x562b8cee38e0_0 .net "b", 0 0, L_0x562b8d2bc700;  alias, 1 drivers
v0x562b8cee39e0_0 .net "cout", 0 0, L_0x562b8d2bc9d0;  alias, 1 drivers
S_0x562b8cee4170 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cedc380;
 .timescale 0 0;
P_0x562b8cee4370 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cee4450 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cee4170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bd190 .functor OR 1, L_0x562b8d2bcf30, L_0x562b8d2bd100, C4<0>, C4<0>;
v0x562b8cee5340_0 .net "S", 0 0, L_0x562b8d2bcfc0;  1 drivers
v0x562b8cee5400_0 .net "a", 0 0, L_0x562b8d2bd2d0;  1 drivers
v0x562b8cee54d0_0 .net "b", 0 0, L_0x562b8d2bd400;  1 drivers
v0x562b8cee55d0_0 .net "cin", 0 0, L_0x562b8d2bca60;  alias, 1 drivers
v0x562b8cee56c0_0 .net "cout", 0 0, L_0x562b8d2bd190;  alias, 1 drivers
v0x562b8cee57b0_0 .net "cout1", 0 0, L_0x562b8d2bcf30;  1 drivers
v0x562b8cee5850_0 .net "cout2", 0 0, L_0x562b8d2bd100;  1 drivers
v0x562b8cee58f0_0 .net "s1", 0 0, L_0x562b8d2bce80;  1 drivers
S_0x562b8cee46b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cee4450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bce80 .functor XOR 1, L_0x562b8d2bd2d0, L_0x562b8d2bd400, C4<0>, C4<0>;
L_0x562b8d2bcf30 .functor AND 1, L_0x562b8d2bd2d0, L_0x562b8d2bd400, C4<1>, C4<1>;
v0x562b8cee4950_0 .net "S", 0 0, L_0x562b8d2bce80;  alias, 1 drivers
v0x562b8cee4a30_0 .net "a", 0 0, L_0x562b8d2bd2d0;  alias, 1 drivers
v0x562b8cee4af0_0 .net "b", 0 0, L_0x562b8d2bd400;  alias, 1 drivers
v0x562b8cee4bc0_0 .net "cout", 0 0, L_0x562b8d2bcf30;  alias, 1 drivers
S_0x562b8cee4d30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cee4450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bcfc0 .functor XOR 1, L_0x562b8d2bca60, L_0x562b8d2bce80, C4<0>, C4<0>;
L_0x562b8d2bd100 .functor AND 1, L_0x562b8d2bca60, L_0x562b8d2bce80, C4<1>, C4<1>;
v0x562b8cee4fa0_0 .net "S", 0 0, L_0x562b8d2bcfc0;  alias, 1 drivers
v0x562b8cee5060_0 .net "a", 0 0, L_0x562b8d2bca60;  alias, 1 drivers
v0x562b8cee5150_0 .net "b", 0 0, L_0x562b8d2bce80;  alias, 1 drivers
v0x562b8cee5250_0 .net "cout", 0 0, L_0x562b8d2bd100;  alias, 1 drivers
S_0x562b8cee59e0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cedc380;
 .timescale 0 0;
P_0x562b8cee5be0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cee5cc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cee59e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2bd980 .functor OR 1, L_0x562b8d2bd760, L_0x562b8d2bd8f0, C4<0>, C4<0>;
v0x562b8cee6bb0_0 .net "S", 0 0, L_0x562b8d2bd7f0;  1 drivers
v0x562b8cee6c70_0 .net "a", 0 0, L_0x562b8d2bdac0;  1 drivers
v0x562b8cee6d40_0 .net "b", 0 0, L_0x562b8d2bdbf0;  1 drivers
v0x562b8cee6e40_0 .net "cin", 0 0, L_0x562b8d2bd190;  alias, 1 drivers
v0x562b8cee6f30_0 .net "cout", 0 0, L_0x562b8d2bd980;  alias, 1 drivers
v0x562b8cee7020_0 .net "cout1", 0 0, L_0x562b8d2bd760;  1 drivers
v0x562b8cee70c0_0 .net "cout2", 0 0, L_0x562b8d2bd8f0;  1 drivers
v0x562b8cee7160_0 .net "s1", 0 0, L_0x562b8d2bd6b0;  1 drivers
S_0x562b8cee5f20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cee5cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bd6b0 .functor XOR 1, L_0x562b8d2bdac0, L_0x562b8d2bdbf0, C4<0>, C4<0>;
L_0x562b8d2bd760 .functor AND 1, L_0x562b8d2bdac0, L_0x562b8d2bdbf0, C4<1>, C4<1>;
v0x562b8cee61c0_0 .net "S", 0 0, L_0x562b8d2bd6b0;  alias, 1 drivers
v0x562b8cee62a0_0 .net "a", 0 0, L_0x562b8d2bdac0;  alias, 1 drivers
v0x562b8cee6360_0 .net "b", 0 0, L_0x562b8d2bdbf0;  alias, 1 drivers
v0x562b8cee6430_0 .net "cout", 0 0, L_0x562b8d2bd760;  alias, 1 drivers
S_0x562b8cee65a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cee5cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bd7f0 .functor XOR 1, L_0x562b8d2bd190, L_0x562b8d2bd6b0, C4<0>, C4<0>;
L_0x562b8d2bd8f0 .functor AND 1, L_0x562b8d2bd190, L_0x562b8d2bd6b0, C4<1>, C4<1>;
v0x562b8cee6810_0 .net "S", 0 0, L_0x562b8d2bd7f0;  alias, 1 drivers
v0x562b8cee68d0_0 .net "a", 0 0, L_0x562b8d2bd190;  alias, 1 drivers
v0x562b8cee69c0_0 .net "b", 0 0, L_0x562b8d2bd6b0;  alias, 1 drivers
v0x562b8cee6ac0_0 .net "cout", 0 0, L_0x562b8d2bd8f0;  alias, 1 drivers
S_0x562b8cee7250 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cedc380;
 .timescale 0 0;
P_0x562b8cee7450 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cee7530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cee7250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2be010 .functor OR 1, L_0x562b8d2bdd60, L_0x562b8d2bdf80, C4<0>, C4<0>;
v0x562b8cee8420_0 .net "S", 0 0, L_0x562b8d2bddf0;  1 drivers
v0x562b8cee84e0_0 .net "a", 0 0, L_0x562b8d2be110;  1 drivers
v0x562b8cee85b0_0 .net "b", 0 0, L_0x562b8d2be240;  1 drivers
v0x562b8cee86b0_0 .net "cin", 0 0, L_0x562b8d2bd980;  alias, 1 drivers
v0x562b8cee87a0_0 .net "cout", 0 0, L_0x562b8d2be010;  alias, 1 drivers
v0x562b8cee8890_0 .net "cout1", 0 0, L_0x562b8d2bdd60;  1 drivers
v0x562b8cee8930_0 .net "cout2", 0 0, L_0x562b8d2bdf80;  1 drivers
v0x562b8cee89d0_0 .net "s1", 0 0, L_0x562b8d2bd640;  1 drivers
S_0x562b8cee7790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cee7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bd640 .functor XOR 1, L_0x562b8d2be110, L_0x562b8d2be240, C4<0>, C4<0>;
L_0x562b8d2bdd60 .functor AND 1, L_0x562b8d2be110, L_0x562b8d2be240, C4<1>, C4<1>;
v0x562b8cee7a30_0 .net "S", 0 0, L_0x562b8d2bd640;  alias, 1 drivers
v0x562b8cee7b10_0 .net "a", 0 0, L_0x562b8d2be110;  alias, 1 drivers
v0x562b8cee7bd0_0 .net "b", 0 0, L_0x562b8d2be240;  alias, 1 drivers
v0x562b8cee7ca0_0 .net "cout", 0 0, L_0x562b8d2bdd60;  alias, 1 drivers
S_0x562b8cee7e10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cee7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2bddf0 .functor XOR 1, L_0x562b8d2bd980, L_0x562b8d2bd640, C4<0>, C4<0>;
L_0x562b8d2bdf80 .functor AND 1, L_0x562b8d2bd980, L_0x562b8d2bd640, C4<1>, C4<1>;
v0x562b8cee8080_0 .net "S", 0 0, L_0x562b8d2bddf0;  alias, 1 drivers
v0x562b8cee8140_0 .net "a", 0 0, L_0x562b8d2bd980;  alias, 1 drivers
v0x562b8cee8230_0 .net "b", 0 0, L_0x562b8d2bd640;  alias, 1 drivers
v0x562b8cee8330_0 .net "cout", 0 0, L_0x562b8d2bdf80;  alias, 1 drivers
S_0x562b8ceeb1d0 .scope module, "ins2" "subtractor_Nbit" 3 129, 3 35 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8ceeb3b0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000100>;
L_0x562b8d2c5990 .functor NOT 4, L_0x562b8d2c7ce0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f38f70e45c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c5880 .functor BUFZ 1, L_0x7f38f70e45c0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c5b60 .functor NOT 1, L_0x562b8d2c5ac0, C4<0>, C4<0>, C4<0>;
v0x562b8cef8970_0 .net "D", 3 0, L_0x562b8d2c58f0;  alias, 1 drivers
v0x562b8cef8a60_0 .net *"_ivl_35", 0 0, L_0x562b8d2c5880;  1 drivers
v0x562b8cef8b20_0 .net "a", 3 0, L_0x562b8d2c7c40;  1 drivers
v0x562b8cef8c10_0 .net "abs_D", 3 0, L_0x562b8d2c7a80;  alias, 1 drivers
v0x562b8cef8cf0_0 .net "b", 3 0, L_0x562b8d2c7ce0;  1 drivers
v0x562b8cef8e20_0 .net "b_comp", 3 0, L_0x562b8d2c5990;  1 drivers
v0x562b8cef8f00_0 .net "carry", 4 0, L_0x562b8d2c5a20;  1 drivers
v0x562b8cef8fe0_0 .net "cin", 0 0, L_0x7f38f70e45c0;  1 drivers
v0x562b8cef90a0_0 .net "is_pos", 0 0, L_0x562b8d2c5ac0;  1 drivers
v0x562b8cef9160_0 .net "negative", 0 0, L_0x562b8d2c5b60;  alias, 1 drivers
v0x562b8cef9220_0 .net "twos", 3 0, L_0x562b8d2c7900;  1 drivers
L_0x562b8d2c3af0 .part L_0x562b8d2c7c40, 0, 1;
L_0x562b8d2c3c20 .part L_0x562b8d2c5990, 0, 1;
L_0x562b8d2c3d50 .part L_0x562b8d2c5a20, 0, 1;
L_0x562b8d2c4280 .part L_0x562b8d2c7c40, 1, 1;
L_0x562b8d2c43b0 .part L_0x562b8d2c5990, 1, 1;
L_0x562b8d2c44e0 .part L_0x562b8d2c5a20, 1, 1;
L_0x562b8d2c4b20 .part L_0x562b8d2c7c40, 2, 1;
L_0x562b8d2c4c50 .part L_0x562b8d2c5990, 2, 1;
L_0x562b8d2c4dd0 .part L_0x562b8d2c5a20, 2, 1;
L_0x562b8d2c5340 .part L_0x562b8d2c7c40, 3, 1;
L_0x562b8d2c5500 .part L_0x562b8d2c5990, 3, 1;
L_0x562b8d2c56c0 .part L_0x562b8d2c5a20, 3, 1;
L_0x562b8d2c58f0 .concat8 [ 1 1 1 1], L_0x562b8d2c37f0, L_0x562b8d2c3f80, L_0x562b8d2c4820, L_0x562b8d2c5040;
LS_0x562b8d2c5a20_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2c5880, L_0x562b8d2c3a60, L_0x562b8d2c41f0, L_0x562b8d2c4a90;
LS_0x562b8d2c5a20_0_4 .concat8 [ 1 0 0 0], L_0x562b8d2c52b0;
L_0x562b8d2c5a20 .concat8 [ 4 1 0 0], LS_0x562b8d2c5a20_0_0, LS_0x562b8d2c5a20_0_4;
L_0x562b8d2c5ac0 .part L_0x562b8d2c5a20, 4, 1;
L_0x562b8d2c7a80 .functor MUXZ 4, L_0x562b8d2c7900, L_0x562b8d2c58f0, L_0x562b8d2c5ac0, C4<>;
S_0x562b8ceeb530 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8ceeb1d0;
 .timescale 0 0;
P_0x562b8ceeb730 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8ceeb810 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ceeb530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c3a60 .functor OR 1, L_0x562b8d2c3710, L_0x562b8d2c39d0, C4<0>, C4<0>;
v0x562b8ceec740_0 .net "S", 0 0, L_0x562b8d2c37f0;  1 drivers
v0x562b8ceec800_0 .net "a", 0 0, L_0x562b8d2c3af0;  1 drivers
v0x562b8ceec8d0_0 .net "b", 0 0, L_0x562b8d2c3c20;  1 drivers
v0x562b8ceec9d0_0 .net "cin", 0 0, L_0x562b8d2c3d50;  1 drivers
v0x562b8ceecaa0_0 .net "cout", 0 0, L_0x562b8d2c3a60;  1 drivers
v0x562b8ceecb90_0 .net "cout1", 0 0, L_0x562b8d2c3710;  1 drivers
v0x562b8ceecc30_0 .net "cout2", 0 0, L_0x562b8d2c39d0;  1 drivers
v0x562b8ceecd00_0 .net "s1", 0 0, L_0x562b8d2c35c0;  1 drivers
S_0x562b8ceebaa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceeb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c35c0 .functor XOR 1, L_0x562b8d2c3af0, L_0x562b8d2c3c20, C4<0>, C4<0>;
L_0x562b8d2c3710 .functor AND 1, L_0x562b8d2c3af0, L_0x562b8d2c3c20, C4<1>, C4<1>;
v0x562b8ceebd40_0 .net "S", 0 0, L_0x562b8d2c35c0;  alias, 1 drivers
v0x562b8ceebe20_0 .net "a", 0 0, L_0x562b8d2c3af0;  alias, 1 drivers
v0x562b8ceebee0_0 .net "b", 0 0, L_0x562b8d2c3c20;  alias, 1 drivers
v0x562b8ceebfb0_0 .net "cout", 0 0, L_0x562b8d2c3710;  alias, 1 drivers
S_0x562b8ceec120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceeb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c37f0 .functor XOR 1, L_0x562b8d2c3d50, L_0x562b8d2c35c0, C4<0>, C4<0>;
L_0x562b8d2c39d0 .functor AND 1, L_0x562b8d2c3d50, L_0x562b8d2c35c0, C4<1>, C4<1>;
v0x562b8ceec390_0 .net "S", 0 0, L_0x562b8d2c37f0;  alias, 1 drivers
v0x562b8ceec450_0 .net "a", 0 0, L_0x562b8d2c3d50;  alias, 1 drivers
v0x562b8ceec510_0 .net "b", 0 0, L_0x562b8d2c35c0;  alias, 1 drivers
v0x562b8ceec610_0 .net "cout", 0 0, L_0x562b8d2c39d0;  alias, 1 drivers
S_0x562b8ceecdf0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8ceeb1d0;
 .timescale 0 0;
P_0x562b8ceecff0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8ceed0b0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ceecdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c41f0 .functor OR 1, L_0x562b8d2c3ef0, L_0x562b8d2c4160, C4<0>, C4<0>;
v0x562b8ceedfb0_0 .net "S", 0 0, L_0x562b8d2c3f80;  1 drivers
v0x562b8ceee070_0 .net "a", 0 0, L_0x562b8d2c4280;  1 drivers
v0x562b8ceee140_0 .net "b", 0 0, L_0x562b8d2c43b0;  1 drivers
v0x562b8ceee240_0 .net "cin", 0 0, L_0x562b8d2c44e0;  1 drivers
v0x562b8ceee310_0 .net "cout", 0 0, L_0x562b8d2c41f0;  1 drivers
v0x562b8ceee400_0 .net "cout1", 0 0, L_0x562b8d2c3ef0;  1 drivers
v0x562b8ceee4a0_0 .net "cout2", 0 0, L_0x562b8d2c4160;  1 drivers
v0x562b8ceee570_0 .net "s1", 0 0, L_0x562b8d2c3e80;  1 drivers
S_0x562b8ceed310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceed0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c3e80 .functor XOR 1, L_0x562b8d2c4280, L_0x562b8d2c43b0, C4<0>, C4<0>;
L_0x562b8d2c3ef0 .functor AND 1, L_0x562b8d2c4280, L_0x562b8d2c43b0, C4<1>, C4<1>;
v0x562b8ceed5b0_0 .net "S", 0 0, L_0x562b8d2c3e80;  alias, 1 drivers
v0x562b8ceed690_0 .net "a", 0 0, L_0x562b8d2c4280;  alias, 1 drivers
v0x562b8ceed750_0 .net "b", 0 0, L_0x562b8d2c43b0;  alias, 1 drivers
v0x562b8ceed820_0 .net "cout", 0 0, L_0x562b8d2c3ef0;  alias, 1 drivers
S_0x562b8ceed990 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceed0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c3f80 .functor XOR 1, L_0x562b8d2c44e0, L_0x562b8d2c3e80, C4<0>, C4<0>;
L_0x562b8d2c4160 .functor AND 1, L_0x562b8d2c44e0, L_0x562b8d2c3e80, C4<1>, C4<1>;
v0x562b8ceedc00_0 .net "S", 0 0, L_0x562b8d2c3f80;  alias, 1 drivers
v0x562b8ceedcc0_0 .net "a", 0 0, L_0x562b8d2c44e0;  alias, 1 drivers
v0x562b8ceedd80_0 .net "b", 0 0, L_0x562b8d2c3e80;  alias, 1 drivers
v0x562b8ceede80_0 .net "cout", 0 0, L_0x562b8d2c4160;  alias, 1 drivers
S_0x562b8ceee660 .scope generate, "genblk1[2]" "genblk1[2]" 3 49, 3 49 0, S_0x562b8ceeb1d0;
 .timescale 0 0;
P_0x562b8ceee840 .param/l "i" 0 3 49, +C4<010>;
S_0x562b8ceee900 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ceee660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c4a90 .functor OR 1, L_0x562b8d2c4740, L_0x562b8d2c4a00, C4<0>, C4<0>;
v0x562b8ceef830_0 .net "S", 0 0, L_0x562b8d2c4820;  1 drivers
v0x562b8ceef8f0_0 .net "a", 0 0, L_0x562b8d2c4b20;  1 drivers
v0x562b8ceef9c0_0 .net "b", 0 0, L_0x562b8d2c4c50;  1 drivers
v0x562b8ceefac0_0 .net "cin", 0 0, L_0x562b8d2c4dd0;  1 drivers
v0x562b8ceefb90_0 .net "cout", 0 0, L_0x562b8d2c4a90;  1 drivers
v0x562b8ceefc80_0 .net "cout1", 0 0, L_0x562b8d2c4740;  1 drivers
v0x562b8ceefd20_0 .net "cout2", 0 0, L_0x562b8d2c4a00;  1 drivers
v0x562b8ceefdf0_0 .net "s1", 0 0, L_0x562b8d2c4610;  1 drivers
S_0x562b8ceeeb90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8ceee900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c4610 .functor XOR 1, L_0x562b8d2c4b20, L_0x562b8d2c4c50, C4<0>, C4<0>;
L_0x562b8d2c4740 .functor AND 1, L_0x562b8d2c4b20, L_0x562b8d2c4c50, C4<1>, C4<1>;
v0x562b8ceeee30_0 .net "S", 0 0, L_0x562b8d2c4610;  alias, 1 drivers
v0x562b8ceeef10_0 .net "a", 0 0, L_0x562b8d2c4b20;  alias, 1 drivers
v0x562b8ceeefd0_0 .net "b", 0 0, L_0x562b8d2c4c50;  alias, 1 drivers
v0x562b8ceef0a0_0 .net "cout", 0 0, L_0x562b8d2c4740;  alias, 1 drivers
S_0x562b8ceef210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8ceee900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c4820 .functor XOR 1, L_0x562b8d2c4dd0, L_0x562b8d2c4610, C4<0>, C4<0>;
L_0x562b8d2c4a00 .functor AND 1, L_0x562b8d2c4dd0, L_0x562b8d2c4610, C4<1>, C4<1>;
v0x562b8ceef480_0 .net "S", 0 0, L_0x562b8d2c4820;  alias, 1 drivers
v0x562b8ceef540_0 .net "a", 0 0, L_0x562b8d2c4dd0;  alias, 1 drivers
v0x562b8ceef600_0 .net "b", 0 0, L_0x562b8d2c4610;  alias, 1 drivers
v0x562b8ceef700_0 .net "cout", 0 0, L_0x562b8d2c4a00;  alias, 1 drivers
S_0x562b8ceefee0 .scope generate, "genblk1[3]" "genblk1[3]" 3 49, 3 49 0, S_0x562b8ceeb1d0;
 .timescale 0 0;
P_0x562b8cef00c0 .param/l "i" 0 3 49, +C4<011>;
S_0x562b8cef01a0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8ceefee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c52b0 .functor OR 1, L_0x562b8d2c4fb0, L_0x562b8d2c5220, C4<0>, C4<0>;
v0x562b8cef10a0_0 .net "S", 0 0, L_0x562b8d2c5040;  1 drivers
v0x562b8cef1160_0 .net "a", 0 0, L_0x562b8d2c5340;  1 drivers
v0x562b8cef1230_0 .net "b", 0 0, L_0x562b8d2c5500;  1 drivers
v0x562b8cef1330_0 .net "cin", 0 0, L_0x562b8d2c56c0;  1 drivers
v0x562b8cef1400_0 .net "cout", 0 0, L_0x562b8d2c52b0;  1 drivers
v0x562b8cef14f0_0 .net "cout1", 0 0, L_0x562b8d2c4fb0;  1 drivers
v0x562b8cef1590_0 .net "cout2", 0 0, L_0x562b8d2c5220;  1 drivers
v0x562b8cef1660_0 .net "s1", 0 0, L_0x562b8d2c4f00;  1 drivers
S_0x562b8cef0400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cef01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c4f00 .functor XOR 1, L_0x562b8d2c5340, L_0x562b8d2c5500, C4<0>, C4<0>;
L_0x562b8d2c4fb0 .functor AND 1, L_0x562b8d2c5340, L_0x562b8d2c5500, C4<1>, C4<1>;
v0x562b8cef06a0_0 .net "S", 0 0, L_0x562b8d2c4f00;  alias, 1 drivers
v0x562b8cef0780_0 .net "a", 0 0, L_0x562b8d2c5340;  alias, 1 drivers
v0x562b8cef0840_0 .net "b", 0 0, L_0x562b8d2c5500;  alias, 1 drivers
v0x562b8cef0910_0 .net "cout", 0 0, L_0x562b8d2c4fb0;  alias, 1 drivers
S_0x562b8cef0a80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cef01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c5040 .functor XOR 1, L_0x562b8d2c56c0, L_0x562b8d2c4f00, C4<0>, C4<0>;
L_0x562b8d2c5220 .functor AND 1, L_0x562b8d2c56c0, L_0x562b8d2c4f00, C4<1>, C4<1>;
v0x562b8cef0cf0_0 .net "S", 0 0, L_0x562b8d2c5040;  alias, 1 drivers
v0x562b8cef0db0_0 .net "a", 0 0, L_0x562b8d2c56c0;  alias, 1 drivers
v0x562b8cef0e70_0 .net "b", 0 0, L_0x562b8d2c4f00;  alias, 1 drivers
v0x562b8cef0f70_0 .net "cout", 0 0, L_0x562b8d2c5220;  alias, 1 drivers
S_0x562b8cef1750 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8ceeb1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8cef1980 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d2c5bd0 .functor NOT 4, L_0x562b8d2c58f0, C4<0000>, C4<0000>, C4<0000>;
v0x562b8cef85e0_0 .net "cout", 0 0, L_0x562b8d2c7a10;  1 drivers
v0x562b8cef86a0_0 .net "i", 3 0, L_0x562b8d2c58f0;  alias, 1 drivers
v0x562b8cef8760_0 .net "o", 3 0, L_0x562b8d2c7900;  alias, 1 drivers
v0x562b8cef8860_0 .net "temp2", 3 0, L_0x562b8d2c5bd0;  1 drivers
S_0x562b8cef1a60 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cef1750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cef1c60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e4578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c79a0 .functor BUFZ 1, L_0x7f38f70e4578, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c7a10 .functor BUFZ 1, L_0x562b8d2c75a0, C4<0>, C4<0>, C4<0>;
v0x562b8cef7fd0_0 .net "S", 3 0, L_0x562b8d2c7900;  alias, 1 drivers
v0x562b8cef80d0_0 .net "a", 3 0, L_0x562b8d2c5bd0;  alias, 1 drivers
L_0x7f38f70e4530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cef81b0_0 .net "b", 3 0, L_0x7f38f70e4530;  1 drivers
v0x562b8cef8270 .array "carry", 0 4;
v0x562b8cef8270_0 .net v0x562b8cef8270 0, 0 0, L_0x562b8d2c79a0; 1 drivers
v0x562b8cef8270_1 .net v0x562b8cef8270 1, 0 0, L_0x562b8d2c61d0; 1 drivers
v0x562b8cef8270_2 .net v0x562b8cef8270 2, 0 0, L_0x562b8d2c6880; 1 drivers
v0x562b8cef8270_3 .net v0x562b8cef8270 3, 0 0, L_0x562b8d2c6ff0; 1 drivers
v0x562b8cef8270_4 .net v0x562b8cef8270 4, 0 0, L_0x562b8d2c75a0; 1 drivers
v0x562b8cef8390_0 .net "cin", 0 0, L_0x7f38f70e4578;  1 drivers
v0x562b8cef8480_0 .net "cout", 0 0, L_0x562b8d2c7a10;  alias, 1 drivers
L_0x562b8d2c6310 .part L_0x562b8d2c5bd0, 0, 1;
L_0x562b8d2c6460 .part L_0x7f38f70e4530, 0, 1;
L_0x562b8d2c69c0 .part L_0x562b8d2c5bd0, 1, 1;
L_0x562b8d2c6b80 .part L_0x7f38f70e4530, 1, 1;
L_0x562b8d2c70f0 .part L_0x562b8d2c5bd0, 2, 1;
L_0x562b8d2c7220 .part L_0x7f38f70e4530, 2, 1;
L_0x562b8d2c7610 .part L_0x562b8d2c5bd0, 3, 1;
L_0x562b8d2c7740 .part L_0x7f38f70e4530, 3, 1;
L_0x562b8d2c7900 .concat8 [ 1 1 1 1], L_0x562b8d2c5f20, L_0x562b8d2c66b0, L_0x562b8d2c6dd0, L_0x562b8d2c7430;
S_0x562b8cef1db0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cef1a60;
 .timescale 0 0;
P_0x562b8cef1fd0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cef20b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cef1db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c61d0 .functor OR 1, L_0x562b8d2c5e40, L_0x562b8d2c60b0, C4<0>, C4<0>;
v0x562b8cef2fe0_0 .net "S", 0 0, L_0x562b8d2c5f20;  1 drivers
v0x562b8cef30a0_0 .net "a", 0 0, L_0x562b8d2c6310;  1 drivers
v0x562b8cef3170_0 .net "b", 0 0, L_0x562b8d2c6460;  1 drivers
v0x562b8cef3270_0 .net "cin", 0 0, L_0x562b8d2c79a0;  alias, 1 drivers
v0x562b8cef3340_0 .net "cout", 0 0, L_0x562b8d2c61d0;  alias, 1 drivers
v0x562b8cef3430_0 .net "cout1", 0 0, L_0x562b8d2c5e40;  1 drivers
v0x562b8cef34d0_0 .net "cout2", 0 0, L_0x562b8d2c60b0;  1 drivers
v0x562b8cef35a0_0 .net "s1", 0 0, L_0x562b8d2c5d40;  1 drivers
S_0x562b8cef2340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cef20b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c5d40 .functor XOR 1, L_0x562b8d2c6310, L_0x562b8d2c6460, C4<0>, C4<0>;
L_0x562b8d2c5e40 .functor AND 1, L_0x562b8d2c6310, L_0x562b8d2c6460, C4<1>, C4<1>;
v0x562b8cef25e0_0 .net "S", 0 0, L_0x562b8d2c5d40;  alias, 1 drivers
v0x562b8cef26c0_0 .net "a", 0 0, L_0x562b8d2c6310;  alias, 1 drivers
v0x562b8cef2780_0 .net "b", 0 0, L_0x562b8d2c6460;  alias, 1 drivers
v0x562b8cef2850_0 .net "cout", 0 0, L_0x562b8d2c5e40;  alias, 1 drivers
S_0x562b8cef29c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cef20b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c5f20 .functor XOR 1, L_0x562b8d2c79a0, L_0x562b8d2c5d40, C4<0>, C4<0>;
L_0x562b8d2c60b0 .functor AND 1, L_0x562b8d2c79a0, L_0x562b8d2c5d40, C4<1>, C4<1>;
v0x562b8cef2c30_0 .net "S", 0 0, L_0x562b8d2c5f20;  alias, 1 drivers
v0x562b8cef2cf0_0 .net "a", 0 0, L_0x562b8d2c79a0;  alias, 1 drivers
v0x562b8cef2db0_0 .net "b", 0 0, L_0x562b8d2c5d40;  alias, 1 drivers
v0x562b8cef2eb0_0 .net "cout", 0 0, L_0x562b8d2c60b0;  alias, 1 drivers
S_0x562b8cef3690 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cef1a60;
 .timescale 0 0;
P_0x562b8cef3890 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cef3950 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cef3690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c6880 .functor OR 1, L_0x562b8d2c6620, L_0x562b8d2c67f0, C4<0>, C4<0>;
v0x562b8cef4840_0 .net "S", 0 0, L_0x562b8d2c66b0;  1 drivers
v0x562b8cef4900_0 .net "a", 0 0, L_0x562b8d2c69c0;  1 drivers
v0x562b8cef49d0_0 .net "b", 0 0, L_0x562b8d2c6b80;  1 drivers
v0x562b8cef4ad0_0 .net "cin", 0 0, L_0x562b8d2c61d0;  alias, 1 drivers
v0x562b8cef4bc0_0 .net "cout", 0 0, L_0x562b8d2c6880;  alias, 1 drivers
v0x562b8cef4cb0_0 .net "cout1", 0 0, L_0x562b8d2c6620;  1 drivers
v0x562b8cef4d50_0 .net "cout2", 0 0, L_0x562b8d2c67f0;  1 drivers
v0x562b8cef4df0_0 .net "s1", 0 0, L_0x562b8d2c6590;  1 drivers
S_0x562b8cef3bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cef3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c6590 .functor XOR 1, L_0x562b8d2c69c0, L_0x562b8d2c6b80, C4<0>, C4<0>;
L_0x562b8d2c6620 .functor AND 1, L_0x562b8d2c69c0, L_0x562b8d2c6b80, C4<1>, C4<1>;
v0x562b8cef3e50_0 .net "S", 0 0, L_0x562b8d2c6590;  alias, 1 drivers
v0x562b8cef3f30_0 .net "a", 0 0, L_0x562b8d2c69c0;  alias, 1 drivers
v0x562b8cef3ff0_0 .net "b", 0 0, L_0x562b8d2c6b80;  alias, 1 drivers
v0x562b8cef40c0_0 .net "cout", 0 0, L_0x562b8d2c6620;  alias, 1 drivers
S_0x562b8cef4230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cef3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c66b0 .functor XOR 1, L_0x562b8d2c61d0, L_0x562b8d2c6590, C4<0>, C4<0>;
L_0x562b8d2c67f0 .functor AND 1, L_0x562b8d2c61d0, L_0x562b8d2c6590, C4<1>, C4<1>;
v0x562b8cef44a0_0 .net "S", 0 0, L_0x562b8d2c66b0;  alias, 1 drivers
v0x562b8cef4560_0 .net "a", 0 0, L_0x562b8d2c61d0;  alias, 1 drivers
v0x562b8cef4650_0 .net "b", 0 0, L_0x562b8d2c6590;  alias, 1 drivers
v0x562b8cef4750_0 .net "cout", 0 0, L_0x562b8d2c67f0;  alias, 1 drivers
S_0x562b8cef4ee0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cef1a60;
 .timescale 0 0;
P_0x562b8cef50e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cef51a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cef4ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c6ff0 .functor OR 1, L_0x562b8d2c6d40, L_0x562b8d2c6f60, C4<0>, C4<0>;
v0x562b8cef60c0_0 .net "S", 0 0, L_0x562b8d2c6dd0;  1 drivers
v0x562b8cef6180_0 .net "a", 0 0, L_0x562b8d2c70f0;  1 drivers
v0x562b8cef6250_0 .net "b", 0 0, L_0x562b8d2c7220;  1 drivers
v0x562b8cef6350_0 .net "cin", 0 0, L_0x562b8d2c6880;  alias, 1 drivers
v0x562b8cef6440_0 .net "cout", 0 0, L_0x562b8d2c6ff0;  alias, 1 drivers
v0x562b8cef6530_0 .net "cout1", 0 0, L_0x562b8d2c6d40;  1 drivers
v0x562b8cef65d0_0 .net "cout2", 0 0, L_0x562b8d2c6f60;  1 drivers
v0x562b8cef6670_0 .net "s1", 0 0, L_0x562b8d2c6cb0;  1 drivers
S_0x562b8cef5430 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cef51a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c6cb0 .functor XOR 1, L_0x562b8d2c70f0, L_0x562b8d2c7220, C4<0>, C4<0>;
L_0x562b8d2c6d40 .functor AND 1, L_0x562b8d2c70f0, L_0x562b8d2c7220, C4<1>, C4<1>;
v0x562b8cef56d0_0 .net "S", 0 0, L_0x562b8d2c6cb0;  alias, 1 drivers
v0x562b8cef57b0_0 .net "a", 0 0, L_0x562b8d2c70f0;  alias, 1 drivers
v0x562b8cef5870_0 .net "b", 0 0, L_0x562b8d2c7220;  alias, 1 drivers
v0x562b8cef5940_0 .net "cout", 0 0, L_0x562b8d2c6d40;  alias, 1 drivers
S_0x562b8cef5ab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cef51a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c6dd0 .functor XOR 1, L_0x562b8d2c6880, L_0x562b8d2c6cb0, C4<0>, C4<0>;
L_0x562b8d2c6f60 .functor AND 1, L_0x562b8d2c6880, L_0x562b8d2c6cb0, C4<1>, C4<1>;
v0x562b8cef5d20_0 .net "S", 0 0, L_0x562b8d2c6dd0;  alias, 1 drivers
v0x562b8cef5de0_0 .net "a", 0 0, L_0x562b8d2c6880;  alias, 1 drivers
v0x562b8cef5ed0_0 .net "b", 0 0, L_0x562b8d2c6cb0;  alias, 1 drivers
v0x562b8cef5fd0_0 .net "cout", 0 0, L_0x562b8d2c6f60;  alias, 1 drivers
S_0x562b8cef6760 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cef1a60;
 .timescale 0 0;
P_0x562b8cef6960 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cef6a40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cef6760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c75a0 .functor OR 1, L_0x562b8d2c73c0, L_0x562b8d2c7530, C4<0>, C4<0>;
v0x562b8cef7930_0 .net "S", 0 0, L_0x562b8d2c7430;  1 drivers
v0x562b8cef79f0_0 .net "a", 0 0, L_0x562b8d2c7610;  1 drivers
v0x562b8cef7ac0_0 .net "b", 0 0, L_0x562b8d2c7740;  1 drivers
v0x562b8cef7bc0_0 .net "cin", 0 0, L_0x562b8d2c6ff0;  alias, 1 drivers
v0x562b8cef7cb0_0 .net "cout", 0 0, L_0x562b8d2c75a0;  alias, 1 drivers
v0x562b8cef7da0_0 .net "cout1", 0 0, L_0x562b8d2c73c0;  1 drivers
v0x562b8cef7e40_0 .net "cout2", 0 0, L_0x562b8d2c7530;  1 drivers
v0x562b8cef7ee0_0 .net "s1", 0 0, L_0x562b8d2c7350;  1 drivers
S_0x562b8cef6ca0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cef6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c7350 .functor XOR 1, L_0x562b8d2c7610, L_0x562b8d2c7740, C4<0>, C4<0>;
L_0x562b8d2c73c0 .functor AND 1, L_0x562b8d2c7610, L_0x562b8d2c7740, C4<1>, C4<1>;
v0x562b8cef6f40_0 .net "S", 0 0, L_0x562b8d2c7350;  alias, 1 drivers
v0x562b8cef7020_0 .net "a", 0 0, L_0x562b8d2c7610;  alias, 1 drivers
v0x562b8cef70e0_0 .net "b", 0 0, L_0x562b8d2c7740;  alias, 1 drivers
v0x562b8cef71b0_0 .net "cout", 0 0, L_0x562b8d2c73c0;  alias, 1 drivers
S_0x562b8cef7320 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cef6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c7430 .functor XOR 1, L_0x562b8d2c6ff0, L_0x562b8d2c7350, C4<0>, C4<0>;
L_0x562b8d2c7530 .functor AND 1, L_0x562b8d2c6ff0, L_0x562b8d2c7350, C4<1>, C4<1>;
v0x562b8cef7590_0 .net "S", 0 0, L_0x562b8d2c7430;  alias, 1 drivers
v0x562b8cef7650_0 .net "a", 0 0, L_0x562b8d2c6ff0;  alias, 1 drivers
v0x562b8cef7740_0 .net "b", 0 0, L_0x562b8d2c7350;  alias, 1 drivers
v0x562b8cef7840_0 .net "cout", 0 0, L_0x562b8d2c7530;  alias, 1 drivers
S_0x562b8cef93e0 .scope module, "ins3" "karatsuba_4" 3 131, 3 98 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x562b8d2ec3f0 .functor XOR 1, L_0x562b8d2dc530, L_0x562b8d2defe0, C4<0>, C4<0>;
L_0x562b8d2efaa0 .functor AND 1, L_0x562b8d2f6920, L_0x562b8d2f6b20, C4<1>, C4<1>;
v0x562b8cfc8d40_0 .net "X", 3 0, L_0x562b8d2c32a0;  alias, 1 drivers
v0x562b8cfc8e20_0 .net "Y", 3 0, L_0x562b8d2c7a80;  alias, 1 drivers
v0x562b8cfc8ef0_0 .net "Z", 7 0, L_0x562b8d2f6dc0;  alias, 1 drivers
v0x562b8cfc8fc0_0 .net *"_ivl_20", 0 0, L_0x562b8d2ec3f0;  1 drivers
L_0x7f38f70e56e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cfc90a0_0 .net/2u *"_ivl_26", 3 0, L_0x7f38f70e56e8;  1 drivers
L_0x7f38f70e5730 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cfc91d0_0 .net/2u *"_ivl_30", 1 0, L_0x7f38f70e5730;  1 drivers
L_0x7f38f70e5778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cfc92b0_0 .net/2u *"_ivl_32", 1 0, L_0x7f38f70e5778;  1 drivers
L_0x7f38f70e57c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cfc9390_0 .net/2u *"_ivl_36", 3 0, L_0x7f38f70e57c0;  1 drivers
L_0x7f38f70e5850 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8cfc9470_0 .net/2u *"_ivl_42", 3 0, L_0x7f38f70e5850;  1 drivers
v0x562b8cfc9550_0 .net *"_ivl_44", 0 0, L_0x562b8d2f6920;  1 drivers
L_0x7f38f70e5898 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x562b8cfc9610_0 .net/2u *"_ivl_46", 3 0, L_0x7f38f70e5898;  1 drivers
v0x562b8cfc96f0_0 .net *"_ivl_48", 0 0, L_0x562b8d2f6b20;  1 drivers
v0x562b8cfc97b0_0 .net *"_ivl_51", 0 0, L_0x562b8d2efaa0;  1 drivers
L_0x7f38f70e58e0 .functor BUFT 1, C4<11100001>, C4<0>, C4<0>, C4<0>;
v0x562b8cfc9870_0 .net/2u *"_ivl_52", 7 0, L_0x7f38f70e58e0;  1 drivers
v0x562b8cfc9950_0 .net "a", 1 0, L_0x562b8d2dc080;  1 drivers
v0x562b8cfc9a10_0 .net "a_abs", 1 0, L_0x562b8d2dd850;  1 drivers
v0x562b8cfc9b20_0 .net "b", 1 0, L_0x562b8d2deb30;  1 drivers
v0x562b8cfc9d40_0 .net "b_abs", 1 0, L_0x562b8d2e0300;  1 drivers
v0x562b8cfc9e50_0 .net "c1", 0 0, L_0x562b8d2edef0;  1 drivers
v0x562b8cfc9f40_0 .net "c2", 0 0, L_0x562b8d2ef850;  1 drivers
v0x562b8cfc9fe0_0 .net "c3", 0 0, L_0x562b8d2f2cd0;  1 drivers
v0x562b8cfca0d0_0 .net "c4", 0 0, L_0x562b8d2f6890;  1 drivers
v0x562b8cfca170_0 .net "neg_a", 0 0, L_0x562b8d2dc530;  1 drivers
v0x562b8cfca210_0 .net "neg_b", 0 0, L_0x562b8d2defe0;  1 drivers
v0x562b8cfca2b0_0 .net "temp", 7 0, L_0x562b8d2f2bc0;  1 drivers
v0x562b8cfca3a0_0 .net "term1", 7 0, L_0x562b8d2ef8c0;  1 drivers
v0x562b8cfca440_0 .net "term2", 7 0, L_0x562b8d2ef960;  1 drivers
v0x562b8cfca4e0_0 .net "term3", 7 0, L_0x562b8d2efa00;  1 drivers
v0x562b8cfca580_0 .net "z0", 3 0, L_0x562b8d2dace0;  1 drivers
v0x562b8cfca620_0 .net "z1", 3 0, L_0x562b8d2ef6b0;  1 drivers
v0x562b8cfca6c0_0 .net "z1_1", 3 0, L_0x562b8d2ec460;  1 drivers
v0x562b8cfca790_0 .net "z1_2", 3 0, L_0x562b8d2edde0;  1 drivers
v0x562b8cfca880_0 .net "z1_3", 3 0, L_0x562b8d2ea780;  1 drivers
v0x562b8cfcab30_0 .net "z1_4", 3 0, L_0x562b8d2ec270;  1 drivers
v0x562b8cfcac40_0 .net "z2", 3 0, L_0x562b8d2d0470;  1 drivers
v0x562b8cfcad00_0 .net "z_og", 7 0, L_0x562b8d2f66b0;  1 drivers
L_0x562b8d2d0710 .part L_0x562b8d2c32a0, 2, 2;
L_0x562b8d2d0840 .part L_0x562b8d2c7a80, 2, 2;
L_0x562b8d2dafe0 .part L_0x562b8d2c32a0, 0, 2;
L_0x562b8d2db080 .part L_0x562b8d2c7a80, 0, 2;
L_0x562b8d2dd9a0 .part L_0x562b8d2c32a0, 0, 2;
L_0x562b8d2dda40 .part L_0x562b8d2c32a0, 2, 2;
L_0x562b8d2e0450 .part L_0x562b8d2c7a80, 2, 2;
L_0x562b8d2e04f0 .part L_0x562b8d2c7a80, 0, 2;
L_0x562b8d2ec460 .functor MUXZ 4, L_0x562b8d2ea780, L_0x562b8d2ec270, L_0x562b8d2ec3f0, C4<>;
L_0x562b8d2ef8c0 .concat [ 4 4 0 0], L_0x562b8d2dace0, L_0x7f38f70e56e8;
L_0x562b8d2ef960 .concat [ 2 4 2 0], L_0x7f38f70e5778, L_0x562b8d2ef6b0, L_0x7f38f70e5730;
L_0x562b8d2efa00 .concat [ 4 4 0 0], L_0x7f38f70e57c0, L_0x562b8d2d0470;
L_0x562b8d2f6920 .cmp/eq 4, L_0x562b8d2c32a0, L_0x7f38f70e5850;
L_0x562b8d2f6b20 .cmp/eq 4, L_0x562b8d2c7a80, L_0x7f38f70e5898;
L_0x562b8d2f6dc0 .functor MUXZ 8, L_0x562b8d2f66b0, L_0x7f38f70e58e0, L_0x562b8d2efaa0, C4<>;
S_0x562b8cef9680 .scope module, "ins1" "subtractor_Nbit" 3 106, 3 35 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cef9880 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d2dc120 .functor NOT 2, L_0x562b8d2dda40, C4<00>, C4<00>, C4<00>;
L_0x7f38f70e5028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2dc340 .functor BUFZ 1, L_0x7f38f70e5028, C4<0>, C4<0>, C4<0>;
L_0x562b8d2dc530 .functor NOT 1, L_0x562b8d2dc400, C4<0>, C4<0>, C4<0>;
v0x562b8cf00c40_0 .net "D", 1 0, L_0x562b8d2dc080;  alias, 1 drivers
v0x562b8cf00d30_0 .net *"_ivl_21", 0 0, L_0x562b8d2dc340;  1 drivers
v0x562b8cf00df0_0 .net "a", 1 0, L_0x562b8d2dd9a0;  1 drivers
v0x562b8cf00ee0_0 .net "abs_D", 1 0, L_0x562b8d2dd850;  alias, 1 drivers
v0x562b8cf00fc0_0 .net "b", 1 0, L_0x562b8d2dda40;  1 drivers
v0x562b8cf010f0_0 .net "b_comp", 1 0, L_0x562b8d2dc120;  1 drivers
v0x562b8cf011d0_0 .net "carry", 2 0, L_0x562b8d2dc1b0;  1 drivers
v0x562b8cf012b0_0 .net "cin", 0 0, L_0x7f38f70e5028;  1 drivers
v0x562b8cf01370_0 .net "is_pos", 0 0, L_0x562b8d2dc400;  1 drivers
v0x562b8cf01430_0 .net "negative", 0 0, L_0x562b8d2dc530;  alias, 1 drivers
v0x562b8cf014f0_0 .net "twos", 1 0, L_0x562b8d2dd690;  1 drivers
L_0x562b8d2db560 .part L_0x562b8d2dd9a0, 0, 1;
L_0x562b8d2db690 .part L_0x562b8d2dc120, 0, 1;
L_0x562b8d2db7c0 .part L_0x562b8d2dc1b0, 0, 1;
L_0x562b8d2dbcf0 .part L_0x562b8d2dd9a0, 1, 1;
L_0x562b8d2dbe20 .part L_0x562b8d2dc120, 1, 1;
L_0x562b8d2dbf50 .part L_0x562b8d2dc1b0, 1, 1;
L_0x562b8d2dc080 .concat8 [ 1 1 0 0], L_0x562b8d2db260, L_0x562b8d2db9f0;
L_0x562b8d2dc1b0 .concat8 [ 1 1 1 0], L_0x562b8d2dc340, L_0x562b8d2db4d0, L_0x562b8d2dbc60;
L_0x562b8d2dc400 .part L_0x562b8d2dc1b0, 2, 1;
L_0x562b8d2dd850 .functor MUXZ 2, L_0x562b8d2dd690, L_0x562b8d2dc080, L_0x562b8d2dc400, C4<>;
S_0x562b8cef9a50 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cef9680;
 .timescale 0 0;
P_0x562b8cef9c70 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cef9d50 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cef9a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2db4d0 .functor OR 1, L_0x562b8d2db1d0, L_0x562b8d2db440, C4<0>, C4<0>;
v0x562b8cefac50_0 .net "S", 0 0, L_0x562b8d2db260;  1 drivers
v0x562b8cefad10_0 .net "a", 0 0, L_0x562b8d2db560;  1 drivers
v0x562b8cefade0_0 .net "b", 0 0, L_0x562b8d2db690;  1 drivers
v0x562b8cefaee0_0 .net "cin", 0 0, L_0x562b8d2db7c0;  1 drivers
v0x562b8cefafb0_0 .net "cout", 0 0, L_0x562b8d2db4d0;  1 drivers
v0x562b8cefb0a0_0 .net "cout1", 0 0, L_0x562b8d2db1d0;  1 drivers
v0x562b8cefb140_0 .net "cout2", 0 0, L_0x562b8d2db440;  1 drivers
v0x562b8cefb210_0 .net "s1", 0 0, L_0x562b8d2db120;  1 drivers
S_0x562b8cef9fb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cef9d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2db120 .functor XOR 1, L_0x562b8d2db560, L_0x562b8d2db690, C4<0>, C4<0>;
L_0x562b8d2db1d0 .functor AND 1, L_0x562b8d2db560, L_0x562b8d2db690, C4<1>, C4<1>;
v0x562b8cefa250_0 .net "S", 0 0, L_0x562b8d2db120;  alias, 1 drivers
v0x562b8cefa330_0 .net "a", 0 0, L_0x562b8d2db560;  alias, 1 drivers
v0x562b8cefa3f0_0 .net "b", 0 0, L_0x562b8d2db690;  alias, 1 drivers
v0x562b8cefa4c0_0 .net "cout", 0 0, L_0x562b8d2db1d0;  alias, 1 drivers
S_0x562b8cefa630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cef9d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2db260 .functor XOR 1, L_0x562b8d2db7c0, L_0x562b8d2db120, C4<0>, C4<0>;
L_0x562b8d2db440 .functor AND 1, L_0x562b8d2db7c0, L_0x562b8d2db120, C4<1>, C4<1>;
v0x562b8cefa8a0_0 .net "S", 0 0, L_0x562b8d2db260;  alias, 1 drivers
v0x562b8cefa960_0 .net "a", 0 0, L_0x562b8d2db7c0;  alias, 1 drivers
v0x562b8cefaa20_0 .net "b", 0 0, L_0x562b8d2db120;  alias, 1 drivers
v0x562b8cefab20_0 .net "cout", 0 0, L_0x562b8d2db440;  alias, 1 drivers
S_0x562b8cefb300 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cef9680;
 .timescale 0 0;
P_0x562b8cefb500 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cefb5c0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cefb300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2dbc60 .functor OR 1, L_0x562b8d2db960, L_0x562b8d2dbbd0, C4<0>, C4<0>;
v0x562b8cefc4c0_0 .net "S", 0 0, L_0x562b8d2db9f0;  1 drivers
v0x562b8cefc580_0 .net "a", 0 0, L_0x562b8d2dbcf0;  1 drivers
v0x562b8cefc650_0 .net "b", 0 0, L_0x562b8d2dbe20;  1 drivers
v0x562b8cefc750_0 .net "cin", 0 0, L_0x562b8d2dbf50;  1 drivers
v0x562b8cefc820_0 .net "cout", 0 0, L_0x562b8d2dbc60;  1 drivers
v0x562b8cefc910_0 .net "cout1", 0 0, L_0x562b8d2db960;  1 drivers
v0x562b8cefc9b0_0 .net "cout2", 0 0, L_0x562b8d2dbbd0;  1 drivers
v0x562b8cefca80_0 .net "s1", 0 0, L_0x562b8d2db8f0;  1 drivers
S_0x562b8cefb820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cefb5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2db8f0 .functor XOR 1, L_0x562b8d2dbcf0, L_0x562b8d2dbe20, C4<0>, C4<0>;
L_0x562b8d2db960 .functor AND 1, L_0x562b8d2dbcf0, L_0x562b8d2dbe20, C4<1>, C4<1>;
v0x562b8cefbac0_0 .net "S", 0 0, L_0x562b8d2db8f0;  alias, 1 drivers
v0x562b8cefbba0_0 .net "a", 0 0, L_0x562b8d2dbcf0;  alias, 1 drivers
v0x562b8cefbc60_0 .net "b", 0 0, L_0x562b8d2dbe20;  alias, 1 drivers
v0x562b8cefbd30_0 .net "cout", 0 0, L_0x562b8d2db960;  alias, 1 drivers
S_0x562b8cefbea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cefb5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2db9f0 .functor XOR 1, L_0x562b8d2dbf50, L_0x562b8d2db8f0, C4<0>, C4<0>;
L_0x562b8d2dbbd0 .functor AND 1, L_0x562b8d2dbf50, L_0x562b8d2db8f0, C4<1>, C4<1>;
v0x562b8cefc110_0 .net "S", 0 0, L_0x562b8d2db9f0;  alias, 1 drivers
v0x562b8cefc1d0_0 .net "a", 0 0, L_0x562b8d2dbf50;  alias, 1 drivers
v0x562b8cefc290_0 .net "b", 0 0, L_0x562b8d2db8f0;  alias, 1 drivers
v0x562b8cefc390_0 .net "cout", 0 0, L_0x562b8d2dbbd0;  alias, 1 drivers
S_0x562b8cefcb70 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cef9680;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8cefcd50 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2dc5f0 .functor NOT 2, L_0x562b8d2dc080, C4<00>, C4<00>, C4<00>;
v0x562b8cf008b0_0 .net "cout", 0 0, L_0x562b8d2dd7c0;  1 drivers
v0x562b8cf00970_0 .net "i", 1 0, L_0x562b8d2dc080;  alias, 1 drivers
v0x562b8cf00a30_0 .net "o", 1 0, L_0x562b8d2dd690;  alias, 1 drivers
v0x562b8cf00b30_0 .net "temp2", 1 0, L_0x562b8d2dc5f0;  1 drivers
S_0x562b8cefce20 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cefcb70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cefd000 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e4fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2dd730 .functor BUFZ 1, L_0x7f38f70e4fe0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2dd7c0 .functor BUFZ 1, L_0x562b8d2dd2a0, C4<0>, C4<0>, C4<0>;
v0x562b8cf002b0_0 .net "S", 1 0, L_0x562b8d2dd690;  alias, 1 drivers
v0x562b8cf003b0_0 .net "a", 1 0, L_0x562b8d2dc5f0;  alias, 1 drivers
L_0x7f38f70e4f98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf00490_0 .net "b", 1 0, L_0x7f38f70e4f98;  1 drivers
v0x562b8cf00550 .array "carry", 0 2;
v0x562b8cf00550_0 .net v0x562b8cf00550 0, 0 0, L_0x562b8d2dd730; 1 drivers
v0x562b8cf00550_1 .net v0x562b8cf00550 1, 0 0, L_0x562b8d2dcbf0; 1 drivers
v0x562b8cf00550_2 .net v0x562b8cf00550 2, 0 0, L_0x562b8d2dd2a0; 1 drivers
v0x562b8cf00660_0 .net "cin", 0 0, L_0x7f38f70e4fe0;  1 drivers
v0x562b8cf00750_0 .net "cout", 0 0, L_0x562b8d2dd7c0;  alias, 1 drivers
L_0x562b8d2dcd30 .part L_0x562b8d2dc5f0, 0, 1;
L_0x562b8d2dce80 .part L_0x7f38f70e4f98, 0, 1;
L_0x562b8d2dd3a0 .part L_0x562b8d2dc5f0, 1, 1;
L_0x562b8d2dd560 .part L_0x7f38f70e4f98, 1, 1;
L_0x562b8d2dd690 .concat8 [ 1 1 0 0], L_0x562b8d2dc940, L_0x562b8d2dd0d0;
S_0x562b8cefd180 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cefce20;
 .timescale 0 0;
P_0x562b8cefd3a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cefd480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cefd180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2dcbf0 .functor OR 1, L_0x562b8d2dc860, L_0x562b8d2dcad0, C4<0>, C4<0>;
v0x562b8cefe3b0_0 .net "S", 0 0, L_0x562b8d2dc940;  1 drivers
v0x562b8cefe470_0 .net "a", 0 0, L_0x562b8d2dcd30;  1 drivers
v0x562b8cefe540_0 .net "b", 0 0, L_0x562b8d2dce80;  1 drivers
v0x562b8cefe640_0 .net "cin", 0 0, L_0x562b8d2dd730;  alias, 1 drivers
v0x562b8cefe710_0 .net "cout", 0 0, L_0x562b8d2dcbf0;  alias, 1 drivers
v0x562b8cefe800_0 .net "cout1", 0 0, L_0x562b8d2dc860;  1 drivers
v0x562b8cefe8a0_0 .net "cout2", 0 0, L_0x562b8d2dcad0;  1 drivers
v0x562b8cefe970_0 .net "s1", 0 0, L_0x562b8d2dc760;  1 drivers
S_0x562b8cefd710 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cefd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2dc760 .functor XOR 1, L_0x562b8d2dcd30, L_0x562b8d2dce80, C4<0>, C4<0>;
L_0x562b8d2dc860 .functor AND 1, L_0x562b8d2dcd30, L_0x562b8d2dce80, C4<1>, C4<1>;
v0x562b8cefd9b0_0 .net "S", 0 0, L_0x562b8d2dc760;  alias, 1 drivers
v0x562b8cefda90_0 .net "a", 0 0, L_0x562b8d2dcd30;  alias, 1 drivers
v0x562b8cefdb50_0 .net "b", 0 0, L_0x562b8d2dce80;  alias, 1 drivers
v0x562b8cefdc20_0 .net "cout", 0 0, L_0x562b8d2dc860;  alias, 1 drivers
S_0x562b8cefdd90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cefd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2dc940 .functor XOR 1, L_0x562b8d2dd730, L_0x562b8d2dc760, C4<0>, C4<0>;
L_0x562b8d2dcad0 .functor AND 1, L_0x562b8d2dd730, L_0x562b8d2dc760, C4<1>, C4<1>;
v0x562b8cefe000_0 .net "S", 0 0, L_0x562b8d2dc940;  alias, 1 drivers
v0x562b8cefe0c0_0 .net "a", 0 0, L_0x562b8d2dd730;  alias, 1 drivers
v0x562b8cefe180_0 .net "b", 0 0, L_0x562b8d2dc760;  alias, 1 drivers
v0x562b8cefe280_0 .net "cout", 0 0, L_0x562b8d2dcad0;  alias, 1 drivers
S_0x562b8cefea60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cefce20;
 .timescale 0 0;
P_0x562b8cefec60 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cefed20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cefea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2dd2a0 .functor OR 1, L_0x562b8d2dd040, L_0x562b8d2dd210, C4<0>, C4<0>;
v0x562b8ceffc10_0 .net "S", 0 0, L_0x562b8d2dd0d0;  1 drivers
v0x562b8ceffcd0_0 .net "a", 0 0, L_0x562b8d2dd3a0;  1 drivers
v0x562b8ceffda0_0 .net "b", 0 0, L_0x562b8d2dd560;  1 drivers
v0x562b8ceffea0_0 .net "cin", 0 0, L_0x562b8d2dcbf0;  alias, 1 drivers
v0x562b8cefff90_0 .net "cout", 0 0, L_0x562b8d2dd2a0;  alias, 1 drivers
v0x562b8cf00080_0 .net "cout1", 0 0, L_0x562b8d2dd040;  1 drivers
v0x562b8cf00120_0 .net "cout2", 0 0, L_0x562b8d2dd210;  1 drivers
v0x562b8cf001c0_0 .net "s1", 0 0, L_0x562b8d2dcfb0;  1 drivers
S_0x562b8cefef80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cefed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2dcfb0 .functor XOR 1, L_0x562b8d2dd3a0, L_0x562b8d2dd560, C4<0>, C4<0>;
L_0x562b8d2dd040 .functor AND 1, L_0x562b8d2dd3a0, L_0x562b8d2dd560, C4<1>, C4<1>;
v0x562b8ceff220_0 .net "S", 0 0, L_0x562b8d2dcfb0;  alias, 1 drivers
v0x562b8ceff300_0 .net "a", 0 0, L_0x562b8d2dd3a0;  alias, 1 drivers
v0x562b8ceff3c0_0 .net "b", 0 0, L_0x562b8d2dd560;  alias, 1 drivers
v0x562b8ceff490_0 .net "cout", 0 0, L_0x562b8d2dd040;  alias, 1 drivers
S_0x562b8ceff600 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cefed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2dd0d0 .functor XOR 1, L_0x562b8d2dcbf0, L_0x562b8d2dcfb0, C4<0>, C4<0>;
L_0x562b8d2dd210 .functor AND 1, L_0x562b8d2dcbf0, L_0x562b8d2dcfb0, C4<1>, C4<1>;
v0x562b8ceff870_0 .net "S", 0 0, L_0x562b8d2dd0d0;  alias, 1 drivers
v0x562b8ceff930_0 .net "a", 0 0, L_0x562b8d2dcbf0;  alias, 1 drivers
v0x562b8ceffa20_0 .net "b", 0 0, L_0x562b8d2dcfb0;  alias, 1 drivers
v0x562b8ceffb20_0 .net "cout", 0 0, L_0x562b8d2dd210;  alias, 1 drivers
S_0x562b8cf016b0 .scope module, "ins11" "karatsuba_2" 3 104, 3 73 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d2cb260 .functor XOR 1, L_0x562b8d2c8950, L_0x562b8d2c9920, C4<0>, C4<0>;
v0x562b8cf25970_0 .net "X", 1 0, L_0x562b8d2d0710;  1 drivers
v0x562b8cf25a70_0 .net "Y", 1 0, L_0x562b8d2d0840;  1 drivers
v0x562b8cf25b50_0 .net "Z", 3 0, L_0x562b8d2d0470;  alias, 1 drivers
v0x562b8cf25c20_0 .net *"_ivl_20", 0 0, L_0x562b8d2cb260;  1 drivers
L_0x7f38f70e4968 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf25ce0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e4968;  1 drivers
L_0x7f38f70e49b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf25e10_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e49b0;  1 drivers
L_0x7f38f70e49f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf25ef0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e49f8;  1 drivers
L_0x7f38f70e4a40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf25fd0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e4a40;  1 drivers
v0x562b8cf260b0_0 .net "a", 0 0, L_0x562b8d2c8420;  1 drivers
v0x562b8cf261e0_0 .net "a_abs", 0 0, L_0x562b8d2c8f80;  1 drivers
v0x562b8cf26280_0 .net "b", 0 0, L_0x562b8d2c93f0;  1 drivers
v0x562b8cf263b0_0 .net "b_abs", 0 0, L_0x562b8d2c9f50;  1 drivers
v0x562b8cf26450_0 .net "c1", 0 0, L_0x562b8d2cc190;  1 drivers
v0x562b8cf264f0_0 .net "c2", 0 0, L_0x562b8d2cd020;  1 drivers
v0x562b8cf26590_0 .net "c3", 0 0, L_0x562b8d2cebd0;  1 drivers
v0x562b8cf26680_0 .net "c4", 0 0, L_0x562b8d2d06a0;  1 drivers
v0x562b8cf26720_0 .net "neg_a", 0 0, L_0x562b8d2c8950;  1 drivers
v0x562b8cf267c0_0 .net "neg_b", 0 0, L_0x562b8d2c9920;  1 drivers
v0x562b8cf26860_0 .net "temp", 3 0, L_0x562b8d2ceac0;  1 drivers
v0x562b8cf26950_0 .net "term1", 3 0, L_0x562b8d2cd090;  1 drivers
v0x562b8cf269f0_0 .net "term2", 3 0, L_0x562b8d2cd130;  1 drivers
v0x562b8cf26a90_0 .net "term3", 3 0, L_0x562b8d2cd1d0;  1 drivers
v0x562b8cf26b60_0 .net "z0", 1 0, L_0x562b8d2c8040;  1 drivers
v0x562b8cf26c50_0 .net "z1", 1 0, L_0x562b8d2cce80;  1 drivers
v0x562b8cf26cf0_0 .net "z1_1", 1 0, L_0x562b8d2cb2d0;  1 drivers
v0x562b8cf26dc0_0 .net "z1_2", 1 0, L_0x562b8d2cc080;  1 drivers
v0x562b8cf26eb0_0 .net "z1_3", 1 0, L_0x562b8d2ca350;  1 drivers
v0x562b8cf26fa0_0 .net "z1_4", 1 0, L_0x562b8d2cb0e0;  1 drivers
v0x562b8cf270b0_0 .net "z2", 1 0, L_0x562b8d2c7df0;  1 drivers
L_0x562b8d2c7e90 .part L_0x562b8d2d0710, 1, 1;
L_0x562b8d2c7f30 .part L_0x562b8d2d0840, 1, 1;
L_0x562b8d2c80e0 .part L_0x562b8d2d0710, 0, 1;
L_0x562b8d2c8180 .part L_0x562b8d2d0840, 0, 1;
L_0x562b8d2c9020 .part L_0x562b8d2d0710, 0, 1;
L_0x562b8d2c90c0 .part L_0x562b8d2d0710, 1, 1;
L_0x562b8d2c9ff0 .part L_0x562b8d2d0840, 1, 1;
L_0x562b8d2ca090 .part L_0x562b8d2d0840, 0, 1;
L_0x562b8d2cb2d0 .functor MUXZ 2, L_0x562b8d2ca350, L_0x562b8d2cb0e0, L_0x562b8d2cb260, C4<>;
L_0x562b8d2cd090 .concat [ 2 2 0 0], L_0x562b8d2c8040, L_0x7f38f70e4968;
L_0x562b8d2cd130 .concat [ 1 2 1 0], L_0x7f38f70e49f8, L_0x562b8d2cce80, L_0x7f38f70e49b0;
L_0x562b8d2cd1d0 .concat [ 2 2 0 0], L_0x7f38f70e4a40, L_0x562b8d2c7df0;
S_0x562b8cf01900 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cf01b00 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2c8730 .functor NOT 1, L_0x562b8d2c90c0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e4728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c8840 .functor BUFZ 1, L_0x7f38f70e4728, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c8950 .functor NOT 1, L_0x562b8d2c88b0, C4<0>, C4<0>, C4<0>;
v0x562b8cf05e80_0 .net "D", 0 0, L_0x562b8d2c8420;  alias, 1 drivers
v0x562b8cf05f40_0 .net *"_ivl_9", 0 0, L_0x562b8d2c8840;  1 drivers
v0x562b8cf06020_0 .net "a", 0 0, L_0x562b8d2c9020;  1 drivers
v0x562b8cf06110_0 .net "abs_D", 0 0, L_0x562b8d2c8f80;  alias, 1 drivers
v0x562b8cf061f0_0 .net "b", 0 0, L_0x562b8d2c90c0;  1 drivers
v0x562b8cf06320_0 .net "b_comp", 0 0, L_0x562b8d2c8730;  1 drivers
v0x562b8cf06430_0 .net "carry", 1 0, L_0x562b8d2c87a0;  1 drivers
v0x562b8cf06510_0 .net "cin", 0 0, L_0x7f38f70e4728;  1 drivers
v0x562b8cf065d0_0 .net "is_pos", 0 0, L_0x562b8d2c88b0;  1 drivers
v0x562b8cf06690_0 .net "negative", 0 0, L_0x562b8d2c8950;  alias, 1 drivers
v0x562b8cf06750_0 .net "twos", 0 0, L_0x562b8d2c8c30;  1 drivers
L_0x562b8d2c8600 .part L_0x562b8d2c87a0, 0, 1;
L_0x562b8d2c87a0 .concat8 [ 1 1 0 0], L_0x562b8d2c8840, L_0x562b8d2c8590;
L_0x562b8d2c88b0 .part L_0x562b8d2c87a0, 1, 1;
L_0x562b8d2c8f80 .functor MUXZ 1, L_0x562b8d2c8c30, L_0x562b8d2c8420, L_0x562b8d2c88b0, C4<>;
S_0x562b8cf01cd0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cf01900;
 .timescale 0 0;
P_0x562b8cf01ef0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cf01fd0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cf01cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c8590 .functor OR 1, L_0x562b8d2c8290, L_0x562b8d2c8520, C4<0>, C4<0>;
v0x562b8cf02ed0_0 .net "S", 0 0, L_0x562b8d2c8420;  alias, 1 drivers
v0x562b8cf02f90_0 .net "a", 0 0, L_0x562b8d2c9020;  alias, 1 drivers
v0x562b8cf03060_0 .net "b", 0 0, L_0x562b8d2c8730;  alias, 1 drivers
v0x562b8cf03160_0 .net "cin", 0 0, L_0x562b8d2c8600;  1 drivers
v0x562b8cf03230_0 .net "cout", 0 0, L_0x562b8d2c8590;  1 drivers
v0x562b8cf03320_0 .net "cout1", 0 0, L_0x562b8d2c8290;  1 drivers
v0x562b8cf033c0_0 .net "cout2", 0 0, L_0x562b8d2c8520;  1 drivers
v0x562b8cf03490_0 .net "s1", 0 0, L_0x562b8d2c8220;  1 drivers
S_0x562b8cf02230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf01fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c8220 .functor XOR 1, L_0x562b8d2c9020, L_0x562b8d2c8730, C4<0>, C4<0>;
L_0x562b8d2c8290 .functor AND 1, L_0x562b8d2c9020, L_0x562b8d2c8730, C4<1>, C4<1>;
v0x562b8cf024d0_0 .net "S", 0 0, L_0x562b8d2c8220;  alias, 1 drivers
v0x562b8cf025b0_0 .net "a", 0 0, L_0x562b8d2c9020;  alias, 1 drivers
v0x562b8cf02670_0 .net "b", 0 0, L_0x562b8d2c8730;  alias, 1 drivers
v0x562b8cf02740_0 .net "cout", 0 0, L_0x562b8d2c8290;  alias, 1 drivers
S_0x562b8cf028b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf01fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c8420 .functor XOR 1, L_0x562b8d2c8600, L_0x562b8d2c8220, C4<0>, C4<0>;
L_0x562b8d2c8520 .functor AND 1, L_0x562b8d2c8600, L_0x562b8d2c8220, C4<1>, C4<1>;
v0x562b8cf02b20_0 .net "S", 0 0, L_0x562b8d2c8420;  alias, 1 drivers
v0x562b8cf02be0_0 .net "a", 0 0, L_0x562b8d2c8600;  alias, 1 drivers
v0x562b8cf02ca0_0 .net "b", 0 0, L_0x562b8d2c8220;  alias, 1 drivers
v0x562b8cf02da0_0 .net "cout", 0 0, L_0x562b8d2c8520;  alias, 1 drivers
S_0x562b8cf03580 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cf01900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cf03760 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2c89c0 .functor NOT 1, L_0x562b8d2c8420, C4<0>, C4<0>, C4<0>;
v0x562b8cf05b10_0 .net "cout", 0 0, L_0x562b8d2c8f10;  1 drivers
v0x562b8cf05bd0_0 .net "i", 0 0, L_0x562b8d2c8420;  alias, 1 drivers
v0x562b8cf05cc0_0 .net "o", 0 0, L_0x562b8d2c8c30;  alias, 1 drivers
v0x562b8cf05d60_0 .net "temp2", 0 0, L_0x562b8d2c89c0;  1 drivers
S_0x562b8cf03840 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf03580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf03a40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e46e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c8ea0 .functor BUFZ 1, L_0x7f38f70e46e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c8f10 .functor BUFZ 1, L_0x562b8d2c8e30, C4<0>, C4<0>, C4<0>;
v0x562b8cf054a0_0 .net "S", 0 0, L_0x562b8d2c8c30;  alias, 1 drivers
v0x562b8cf055b0_0 .net "a", 0 0, L_0x562b8d2c89c0;  alias, 1 drivers
L_0x7f38f70e4698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf056c0_0 .net "b", 0 0, L_0x7f38f70e4698;  1 drivers
v0x562b8cf057b0 .array "carry", 0 1;
v0x562b8cf057b0_0 .net v0x562b8cf057b0 0, 0 0, L_0x562b8d2c8ea0; 1 drivers
v0x562b8cf057b0_1 .net v0x562b8cf057b0 1, 0 0, L_0x562b8d2c8e30; 1 drivers
v0x562b8cf058c0_0 .net "cin", 0 0, L_0x7f38f70e46e0;  1 drivers
v0x562b8cf059b0_0 .net "cout", 0 0, L_0x562b8d2c8f10;  alias, 1 drivers
S_0x562b8cf03bc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf03840;
 .timescale 0 0;
P_0x562b8cf03de0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf03ec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf03bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c8e30 .functor OR 1, L_0x562b8d2c8b30, L_0x562b8d2c8d30, C4<0>, C4<0>;
v0x562b8cf04df0_0 .net "S", 0 0, L_0x562b8d2c8c30;  alias, 1 drivers
v0x562b8cf04eb0_0 .net "a", 0 0, L_0x562b8d2c89c0;  alias, 1 drivers
v0x562b8cf04f80_0 .net "b", 0 0, L_0x7f38f70e4698;  alias, 1 drivers
v0x562b8cf05080_0 .net "cin", 0 0, L_0x562b8d2c8ea0;  alias, 1 drivers
v0x562b8cf05150_0 .net "cout", 0 0, L_0x562b8d2c8e30;  alias, 1 drivers
v0x562b8cf05240_0 .net "cout1", 0 0, L_0x562b8d2c8b30;  1 drivers
v0x562b8cf052e0_0 .net "cout2", 0 0, L_0x562b8d2c8d30;  1 drivers
v0x562b8cf053b0_0 .net "s1", 0 0, L_0x562b8d2c8ac0;  1 drivers
S_0x562b8cf04150 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf03ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c8ac0 .functor XOR 1, L_0x562b8d2c89c0, L_0x7f38f70e4698, C4<0>, C4<0>;
L_0x562b8d2c8b30 .functor AND 1, L_0x562b8d2c89c0, L_0x7f38f70e4698, C4<1>, C4<1>;
v0x562b8cf043f0_0 .net "S", 0 0, L_0x562b8d2c8ac0;  alias, 1 drivers
v0x562b8cf044d0_0 .net "a", 0 0, L_0x562b8d2c89c0;  alias, 1 drivers
v0x562b8cf04590_0 .net "b", 0 0, L_0x7f38f70e4698;  alias, 1 drivers
v0x562b8cf04660_0 .net "cout", 0 0, L_0x562b8d2c8b30;  alias, 1 drivers
S_0x562b8cf047d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf03ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c8c30 .functor XOR 1, L_0x562b8d2c8ea0, L_0x562b8d2c8ac0, C4<0>, C4<0>;
L_0x562b8d2c8d30 .functor AND 1, L_0x562b8d2c8ea0, L_0x562b8d2c8ac0, C4<1>, C4<1>;
v0x562b8cf04a40_0 .net "S", 0 0, L_0x562b8d2c8c30;  alias, 1 drivers
v0x562b8cf04b00_0 .net "a", 0 0, L_0x562b8d2c8ea0;  alias, 1 drivers
v0x562b8cf04bc0_0 .net "b", 0 0, L_0x562b8d2c8ac0;  alias, 1 drivers
v0x562b8cf04cc0_0 .net "cout", 0 0, L_0x562b8d2c8d30;  alias, 1 drivers
S_0x562b8cf069a0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2c7d80 .functor AND 1, L_0x562b8d2c7e90, L_0x562b8d2c7f30, C4<1>, C4<1>;
v0x562b8cf06b50_0 .net "X", 0 0, L_0x562b8d2c7e90;  1 drivers
v0x562b8cf06c30_0 .net "Y", 0 0, L_0x562b8d2c7f30;  1 drivers
v0x562b8cf06cf0_0 .net "Z", 1 0, L_0x562b8d2c7df0;  alias, 1 drivers
L_0x7f38f70e4608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf06db0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e4608;  1 drivers
v0x562b8cf06e90_0 .net "z", 0 0, L_0x562b8d2c7d80;  1 drivers
L_0x562b8d2c7df0 .concat [ 1 1 0 0], L_0x562b8d2c7d80, L_0x7f38f70e4608;
S_0x562b8cf07020 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2c7fd0 .functor AND 1, L_0x562b8d2c80e0, L_0x562b8d2c8180, C4<1>, C4<1>;
v0x562b8cf07250_0 .net "X", 0 0, L_0x562b8d2c80e0;  1 drivers
v0x562b8cf07310_0 .net "Y", 0 0, L_0x562b8d2c8180;  1 drivers
v0x562b8cf073d0_0 .net "Z", 1 0, L_0x562b8d2c8040;  alias, 1 drivers
L_0x7f38f70e4650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf07490_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e4650;  1 drivers
v0x562b8cf07570_0 .net "z", 0 0, L_0x562b8d2c7fd0;  1 drivers
L_0x562b8d2c8040 .concat [ 1 1 0 0], L_0x562b8d2c7fd0, L_0x7f38f70e4650;
S_0x562b8cf07700 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cf078e0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2c9700 .functor NOT 1, L_0x562b8d2ca090, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e4800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c9810 .functor BUFZ 1, L_0x7f38f70e4800, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c9920 .functor NOT 1, L_0x562b8d2c9880, C4<0>, C4<0>, C4<0>;
v0x562b8cf0bbe0_0 .net "D", 0 0, L_0x562b8d2c93f0;  alias, 1 drivers
v0x562b8cf0bca0_0 .net *"_ivl_9", 0 0, L_0x562b8d2c9810;  1 drivers
v0x562b8cf0bd80_0 .net "a", 0 0, L_0x562b8d2c9ff0;  1 drivers
v0x562b8cf0be70_0 .net "abs_D", 0 0, L_0x562b8d2c9f50;  alias, 1 drivers
v0x562b8cf0bf50_0 .net "b", 0 0, L_0x562b8d2ca090;  1 drivers
v0x562b8cf0c080_0 .net "b_comp", 0 0, L_0x562b8d2c9700;  1 drivers
v0x562b8cf0c190_0 .net "carry", 1 0, L_0x562b8d2c9770;  1 drivers
v0x562b8cf0c270_0 .net "cin", 0 0, L_0x7f38f70e4800;  1 drivers
v0x562b8cf0c330_0 .net "is_pos", 0 0, L_0x562b8d2c9880;  1 drivers
v0x562b8cf0c3f0_0 .net "negative", 0 0, L_0x562b8d2c9920;  alias, 1 drivers
v0x562b8cf0c4b0_0 .net "twos", 0 0, L_0x562b8d2c9c00;  1 drivers
L_0x562b8d2c95d0 .part L_0x562b8d2c9770, 0, 1;
L_0x562b8d2c9770 .concat8 [ 1 1 0 0], L_0x562b8d2c9810, L_0x562b8d2c9560;
L_0x562b8d2c9880 .part L_0x562b8d2c9770, 1, 1;
L_0x562b8d2c9f50 .functor MUXZ 1, L_0x562b8d2c9c00, L_0x562b8d2c93f0, L_0x562b8d2c9880, C4<>;
S_0x562b8cf07ab0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cf07700;
 .timescale 0 0;
P_0x562b8cf07cb0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cf07d90 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cf07ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c9560 .functor OR 1, L_0x562b8d2c9260, L_0x562b8d2c94f0, C4<0>, C4<0>;
v0x562b8cf08c30_0 .net "S", 0 0, L_0x562b8d2c93f0;  alias, 1 drivers
v0x562b8cf08cf0_0 .net "a", 0 0, L_0x562b8d2c9ff0;  alias, 1 drivers
v0x562b8cf08dc0_0 .net "b", 0 0, L_0x562b8d2c9700;  alias, 1 drivers
v0x562b8cf08ec0_0 .net "cin", 0 0, L_0x562b8d2c95d0;  1 drivers
v0x562b8cf08f90_0 .net "cout", 0 0, L_0x562b8d2c9560;  1 drivers
v0x562b8cf09080_0 .net "cout1", 0 0, L_0x562b8d2c9260;  1 drivers
v0x562b8cf09120_0 .net "cout2", 0 0, L_0x562b8d2c94f0;  1 drivers
v0x562b8cf091f0_0 .net "s1", 0 0, L_0x562b8d2c91f0;  1 drivers
S_0x562b8cf07ff0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf07d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c91f0 .functor XOR 1, L_0x562b8d2c9ff0, L_0x562b8d2c9700, C4<0>, C4<0>;
L_0x562b8d2c9260 .functor AND 1, L_0x562b8d2c9ff0, L_0x562b8d2c9700, C4<1>, C4<1>;
v0x562b8cf08260_0 .net "S", 0 0, L_0x562b8d2c91f0;  alias, 1 drivers
v0x562b8cf08340_0 .net "a", 0 0, L_0x562b8d2c9ff0;  alias, 1 drivers
v0x562b8cf08400_0 .net "b", 0 0, L_0x562b8d2c9700;  alias, 1 drivers
v0x562b8cf084a0_0 .net "cout", 0 0, L_0x562b8d2c9260;  alias, 1 drivers
S_0x562b8cf08610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf07d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c93f0 .functor XOR 1, L_0x562b8d2c95d0, L_0x562b8d2c91f0, C4<0>, C4<0>;
L_0x562b8d2c94f0 .functor AND 1, L_0x562b8d2c95d0, L_0x562b8d2c91f0, C4<1>, C4<1>;
v0x562b8cf08880_0 .net "S", 0 0, L_0x562b8d2c93f0;  alias, 1 drivers
v0x562b8cf08940_0 .net "a", 0 0, L_0x562b8d2c95d0;  alias, 1 drivers
v0x562b8cf08a00_0 .net "b", 0 0, L_0x562b8d2c91f0;  alias, 1 drivers
v0x562b8cf08b00_0 .net "cout", 0 0, L_0x562b8d2c94f0;  alias, 1 drivers
S_0x562b8cf092e0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cf07700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cf094c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2c9990 .functor NOT 1, L_0x562b8d2c93f0, C4<0>, C4<0>, C4<0>;
v0x562b8cf0b870_0 .net "cout", 0 0, L_0x562b8d2c9ee0;  1 drivers
v0x562b8cf0b930_0 .net "i", 0 0, L_0x562b8d2c93f0;  alias, 1 drivers
v0x562b8cf0ba20_0 .net "o", 0 0, L_0x562b8d2c9c00;  alias, 1 drivers
v0x562b8cf0bac0_0 .net "temp2", 0 0, L_0x562b8d2c9990;  1 drivers
S_0x562b8cf095a0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf092e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf097a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e47b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c9e70 .functor BUFZ 1, L_0x7f38f70e47b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2c9ee0 .functor BUFZ 1, L_0x562b8d2c9e00, C4<0>, C4<0>, C4<0>;
v0x562b8cf0b200_0 .net "S", 0 0, L_0x562b8d2c9c00;  alias, 1 drivers
v0x562b8cf0b310_0 .net "a", 0 0, L_0x562b8d2c9990;  alias, 1 drivers
L_0x7f38f70e4770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf0b420_0 .net "b", 0 0, L_0x7f38f70e4770;  1 drivers
v0x562b8cf0b510 .array "carry", 0 1;
v0x562b8cf0b510_0 .net v0x562b8cf0b510 0, 0 0, L_0x562b8d2c9e70; 1 drivers
v0x562b8cf0b510_1 .net v0x562b8cf0b510 1, 0 0, L_0x562b8d2c9e00; 1 drivers
v0x562b8cf0b620_0 .net "cin", 0 0, L_0x7f38f70e47b8;  1 drivers
v0x562b8cf0b710_0 .net "cout", 0 0, L_0x562b8d2c9ee0;  alias, 1 drivers
S_0x562b8cf09920 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf095a0;
 .timescale 0 0;
P_0x562b8cf09b40 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf09c20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf09920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2c9e00 .functor OR 1, L_0x562b8d2c9b00, L_0x562b8d2c9d00, C4<0>, C4<0>;
v0x562b8cf0ab50_0 .net "S", 0 0, L_0x562b8d2c9c00;  alias, 1 drivers
v0x562b8cf0ac10_0 .net "a", 0 0, L_0x562b8d2c9990;  alias, 1 drivers
v0x562b8cf0ace0_0 .net "b", 0 0, L_0x7f38f70e4770;  alias, 1 drivers
v0x562b8cf0ade0_0 .net "cin", 0 0, L_0x562b8d2c9e70;  alias, 1 drivers
v0x562b8cf0aeb0_0 .net "cout", 0 0, L_0x562b8d2c9e00;  alias, 1 drivers
v0x562b8cf0afa0_0 .net "cout1", 0 0, L_0x562b8d2c9b00;  1 drivers
v0x562b8cf0b040_0 .net "cout2", 0 0, L_0x562b8d2c9d00;  1 drivers
v0x562b8cf0b110_0 .net "s1", 0 0, L_0x562b8d2c9a90;  1 drivers
S_0x562b8cf09eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf09c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c9a90 .functor XOR 1, L_0x562b8d2c9990, L_0x7f38f70e4770, C4<0>, C4<0>;
L_0x562b8d2c9b00 .functor AND 1, L_0x562b8d2c9990, L_0x7f38f70e4770, C4<1>, C4<1>;
v0x562b8cf0a150_0 .net "S", 0 0, L_0x562b8d2c9a90;  alias, 1 drivers
v0x562b8cf0a230_0 .net "a", 0 0, L_0x562b8d2c9990;  alias, 1 drivers
v0x562b8cf0a2f0_0 .net "b", 0 0, L_0x7f38f70e4770;  alias, 1 drivers
v0x562b8cf0a3c0_0 .net "cout", 0 0, L_0x562b8d2c9b00;  alias, 1 drivers
S_0x562b8cf0a530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf09c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c9c00 .functor XOR 1, L_0x562b8d2c9e70, L_0x562b8d2c9a90, C4<0>, C4<0>;
L_0x562b8d2c9d00 .functor AND 1, L_0x562b8d2c9e70, L_0x562b8d2c9a90, C4<1>, C4<1>;
v0x562b8cf0a7a0_0 .net "S", 0 0, L_0x562b8d2c9c00;  alias, 1 drivers
v0x562b8cf0a860_0 .net "a", 0 0, L_0x562b8d2c9e70;  alias, 1 drivers
v0x562b8cf0a920_0 .net "b", 0 0, L_0x562b8d2c9a90;  alias, 1 drivers
v0x562b8cf0aa20_0 .net "cout", 0 0, L_0x562b8d2c9d00;  alias, 1 drivers
S_0x562b8cf0c700 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2ca1c0 .functor AND 1, L_0x562b8d2c8f80, L_0x562b8d2c9f50, C4<1>, C4<1>;
v0x562b8cf0c900_0 .net "X", 0 0, L_0x562b8d2c8f80;  alias, 1 drivers
v0x562b8cf0c9c0_0 .net "Y", 0 0, L_0x562b8d2c9f50;  alias, 1 drivers
v0x562b8cf0ca60_0 .net "Z", 1 0, L_0x562b8d2ca350;  alias, 1 drivers
L_0x7f38f70e4848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf0cb00_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e4848;  1 drivers
v0x562b8cf0cbc0_0 .net "z", 0 0, L_0x562b8d2ca1c0;  1 drivers
L_0x562b8d2ca350 .concat [ 1 1 0 0], L_0x562b8d2ca1c0, L_0x7f38f70e4848;
S_0x562b8cf0cd50 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf0cf30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e4920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2cc120 .functor BUFZ 1, L_0x7f38f70e4920, C4<0>, C4<0>, C4<0>;
L_0x562b8d2cc190 .functor BUFZ 1, L_0x562b8d2cbdb0, C4<0>, C4<0>, C4<0>;
v0x562b8cf10190_0 .net "S", 1 0, L_0x562b8d2cc080;  alias, 1 drivers
v0x562b8cf10290_0 .net "a", 1 0, L_0x562b8d2c8040;  alias, 1 drivers
v0x562b8cf10350_0 .net "b", 1 0, L_0x562b8d2c7df0;  alias, 1 drivers
v0x562b8cf10450 .array "carry", 0 2;
v0x562b8cf10450_0 .net v0x562b8cf10450 0, 0 0, L_0x562b8d2cc120; 1 drivers
v0x562b8cf10450_1 .net v0x562b8cf10450 1, 0 0, L_0x562b8d2cb6e0; 1 drivers
v0x562b8cf10450_2 .net v0x562b8cf10450 2, 0 0, L_0x562b8d2cbdb0; 1 drivers
v0x562b8cf10540_0 .net "cin", 0 0, L_0x7f38f70e4920;  1 drivers
v0x562b8cf10630_0 .net "cout", 0 0, L_0x562b8d2cc190;  alias, 1 drivers
L_0x562b8d2cb7e0 .part L_0x562b8d2c8040, 0, 1;
L_0x562b8d2cb9a0 .part L_0x562b8d2c7df0, 0, 1;
L_0x562b8d2cbe20 .part L_0x562b8d2c8040, 1, 1;
L_0x562b8d2cbf50 .part L_0x562b8d2c7df0, 1, 1;
L_0x562b8d2cc080 .concat8 [ 1 1 0 0], L_0x562b8d2cb4e0, L_0x562b8d2cbc40;
S_0x562b8cf0d0e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf0cd50;
 .timescale 0 0;
P_0x562b8cf0d2e0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf0d3c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf0d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2cb6e0 .functor OR 1, L_0x562b8d2cb470, L_0x562b8d2cb5e0, C4<0>, C4<0>;
v0x562b8cf0e290_0 .net "S", 0 0, L_0x562b8d2cb4e0;  1 drivers
v0x562b8cf0e350_0 .net "a", 0 0, L_0x562b8d2cb7e0;  1 drivers
v0x562b8cf0e420_0 .net "b", 0 0, L_0x562b8d2cb9a0;  1 drivers
v0x562b8cf0e520_0 .net "cin", 0 0, L_0x562b8d2cc120;  alias, 1 drivers
v0x562b8cf0e5f0_0 .net "cout", 0 0, L_0x562b8d2cb6e0;  alias, 1 drivers
v0x562b8cf0e6e0_0 .net "cout1", 0 0, L_0x562b8d2cb470;  1 drivers
v0x562b8cf0e780_0 .net "cout2", 0 0, L_0x562b8d2cb5e0;  1 drivers
v0x562b8cf0e850_0 .net "s1", 0 0, L_0x562b8d2cb400;  1 drivers
S_0x562b8cf0d620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf0d3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cb400 .functor XOR 1, L_0x562b8d2cb7e0, L_0x562b8d2cb9a0, C4<0>, C4<0>;
L_0x562b8d2cb470 .functor AND 1, L_0x562b8d2cb7e0, L_0x562b8d2cb9a0, C4<1>, C4<1>;
v0x562b8cf0d890_0 .net "S", 0 0, L_0x562b8d2cb400;  alias, 1 drivers
v0x562b8cf0d970_0 .net "a", 0 0, L_0x562b8d2cb7e0;  alias, 1 drivers
v0x562b8cf0da30_0 .net "b", 0 0, L_0x562b8d2cb9a0;  alias, 1 drivers
v0x562b8cf0db00_0 .net "cout", 0 0, L_0x562b8d2cb470;  alias, 1 drivers
S_0x562b8cf0dc70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf0d3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cb4e0 .functor XOR 1, L_0x562b8d2cc120, L_0x562b8d2cb400, C4<0>, C4<0>;
L_0x562b8d2cb5e0 .functor AND 1, L_0x562b8d2cc120, L_0x562b8d2cb400, C4<1>, C4<1>;
v0x562b8cf0dee0_0 .net "S", 0 0, L_0x562b8d2cb4e0;  alias, 1 drivers
v0x562b8cf0dfa0_0 .net "a", 0 0, L_0x562b8d2cc120;  alias, 1 drivers
v0x562b8cf0e060_0 .net "b", 0 0, L_0x562b8d2cb400;  alias, 1 drivers
v0x562b8cf0e160_0 .net "cout", 0 0, L_0x562b8d2cb5e0;  alias, 1 drivers
S_0x562b8cf0e940 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf0cd50;
 .timescale 0 0;
P_0x562b8cf0eb40 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf0ec00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf0e940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2cbdb0 .functor OR 1, L_0x562b8d2cbbd0, L_0x562b8d2cbd40, C4<0>, C4<0>;
v0x562b8cf0faf0_0 .net "S", 0 0, L_0x562b8d2cbc40;  1 drivers
v0x562b8cf0fbb0_0 .net "a", 0 0, L_0x562b8d2cbe20;  1 drivers
v0x562b8cf0fc80_0 .net "b", 0 0, L_0x562b8d2cbf50;  1 drivers
v0x562b8cf0fd80_0 .net "cin", 0 0, L_0x562b8d2cb6e0;  alias, 1 drivers
v0x562b8cf0fe70_0 .net "cout", 0 0, L_0x562b8d2cbdb0;  alias, 1 drivers
v0x562b8cf0ff60_0 .net "cout1", 0 0, L_0x562b8d2cbbd0;  1 drivers
v0x562b8cf10000_0 .net "cout2", 0 0, L_0x562b8d2cbd40;  1 drivers
v0x562b8cf100a0_0 .net "s1", 0 0, L_0x562b8d2cbb60;  1 drivers
S_0x562b8cf0ee60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf0ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cbb60 .functor XOR 1, L_0x562b8d2cbe20, L_0x562b8d2cbf50, C4<0>, C4<0>;
L_0x562b8d2cbbd0 .functor AND 1, L_0x562b8d2cbe20, L_0x562b8d2cbf50, C4<1>, C4<1>;
v0x562b8cf0f100_0 .net "S", 0 0, L_0x562b8d2cbb60;  alias, 1 drivers
v0x562b8cf0f1e0_0 .net "a", 0 0, L_0x562b8d2cbe20;  alias, 1 drivers
v0x562b8cf0f2a0_0 .net "b", 0 0, L_0x562b8d2cbf50;  alias, 1 drivers
v0x562b8cf0f370_0 .net "cout", 0 0, L_0x562b8d2cbbd0;  alias, 1 drivers
S_0x562b8cf0f4e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf0ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cbc40 .functor XOR 1, L_0x562b8d2cb6e0, L_0x562b8d2cbb60, C4<0>, C4<0>;
L_0x562b8d2cbd40 .functor AND 1, L_0x562b8d2cb6e0, L_0x562b8d2cbb60, C4<1>, C4<1>;
v0x562b8cf0f750_0 .net "S", 0 0, L_0x562b8d2cbc40;  alias, 1 drivers
v0x562b8cf0f810_0 .net "a", 0 0, L_0x562b8d2cb6e0;  alias, 1 drivers
v0x562b8cf0f900_0 .net "b", 0 0, L_0x562b8d2cbb60;  alias, 1 drivers
v0x562b8cf0fa00_0 .net "cout", 0 0, L_0x562b8d2cbd40;  alias, 1 drivers
S_0x562b8cf10770 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf10950 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d2ccf20 .functor BUFZ 1, L_0x562b8d2cc190, C4<0>, C4<0>, C4<0>;
L_0x562b8d2cd020 .functor BUFZ 1, L_0x562b8d2ccb20, C4<0>, C4<0>, C4<0>;
v0x562b8cf13bd0_0 .net "S", 1 0, L_0x562b8d2cce80;  alias, 1 drivers
v0x562b8cf13cd0_0 .net "a", 1 0, L_0x562b8d2cc080;  alias, 1 drivers
v0x562b8cf13d90_0 .net "b", 1 0, L_0x562b8d2cb2d0;  alias, 1 drivers
v0x562b8cf13e60 .array "carry", 0 2;
v0x562b8cf13e60_0 .net v0x562b8cf13e60 0, 0 0, L_0x562b8d2ccf20; 1 drivers
v0x562b8cf13e60_1 .net v0x562b8cf13e60 1, 0 0, L_0x562b8d2cc4e0; 1 drivers
v0x562b8cf13e60_2 .net v0x562b8cf13e60 2, 0 0, L_0x562b8d2ccb20; 1 drivers
v0x562b8cf13f70_0 .net "cin", 0 0, L_0x562b8d2cc190;  alias, 1 drivers
v0x562b8cf14060_0 .net "cout", 0 0, L_0x562b8d2cd020;  alias, 1 drivers
L_0x562b8d2cc5e0 .part L_0x562b8d2cc080, 0, 1;
L_0x562b8d2cc7a0 .part L_0x562b8d2cb2d0, 0, 1;
L_0x562b8d2ccb90 .part L_0x562b8d2cc080, 1, 1;
L_0x562b8d2cccc0 .part L_0x562b8d2cb2d0, 1, 1;
L_0x562b8d2cce80 .concat8 [ 1 1 0 0], L_0x562b8d2cc2e0, L_0x562b8d2cc9b0;
S_0x562b8cf10aa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf10770;
 .timescale 0 0;
P_0x562b8cf10cc0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf10da0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf10aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2cc4e0 .functor OR 1, L_0x562b8d2cc270, L_0x562b8d2cc3e0, C4<0>, C4<0>;
v0x562b8cf11cd0_0 .net "S", 0 0, L_0x562b8d2cc2e0;  1 drivers
v0x562b8cf11d90_0 .net "a", 0 0, L_0x562b8d2cc5e0;  1 drivers
v0x562b8cf11e60_0 .net "b", 0 0, L_0x562b8d2cc7a0;  1 drivers
v0x562b8cf11f60_0 .net "cin", 0 0, L_0x562b8d2ccf20;  alias, 1 drivers
v0x562b8cf12030_0 .net "cout", 0 0, L_0x562b8d2cc4e0;  alias, 1 drivers
v0x562b8cf12120_0 .net "cout1", 0 0, L_0x562b8d2cc270;  1 drivers
v0x562b8cf121c0_0 .net "cout2", 0 0, L_0x562b8d2cc3e0;  1 drivers
v0x562b8cf12290_0 .net "s1", 0 0, L_0x562b8d2cc200;  1 drivers
S_0x562b8cf11030 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf10da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cc200 .functor XOR 1, L_0x562b8d2cc5e0, L_0x562b8d2cc7a0, C4<0>, C4<0>;
L_0x562b8d2cc270 .functor AND 1, L_0x562b8d2cc5e0, L_0x562b8d2cc7a0, C4<1>, C4<1>;
v0x562b8cf112d0_0 .net "S", 0 0, L_0x562b8d2cc200;  alias, 1 drivers
v0x562b8cf113b0_0 .net "a", 0 0, L_0x562b8d2cc5e0;  alias, 1 drivers
v0x562b8cf11470_0 .net "b", 0 0, L_0x562b8d2cc7a0;  alias, 1 drivers
v0x562b8cf11540_0 .net "cout", 0 0, L_0x562b8d2cc270;  alias, 1 drivers
S_0x562b8cf116b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf10da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cc2e0 .functor XOR 1, L_0x562b8d2ccf20, L_0x562b8d2cc200, C4<0>, C4<0>;
L_0x562b8d2cc3e0 .functor AND 1, L_0x562b8d2ccf20, L_0x562b8d2cc200, C4<1>, C4<1>;
v0x562b8cf11920_0 .net "S", 0 0, L_0x562b8d2cc2e0;  alias, 1 drivers
v0x562b8cf119e0_0 .net "a", 0 0, L_0x562b8d2ccf20;  alias, 1 drivers
v0x562b8cf11aa0_0 .net "b", 0 0, L_0x562b8d2cc200;  alias, 1 drivers
v0x562b8cf11ba0_0 .net "cout", 0 0, L_0x562b8d2cc3e0;  alias, 1 drivers
S_0x562b8cf12380 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf10770;
 .timescale 0 0;
P_0x562b8cf12580 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf12640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf12380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ccb20 .functor OR 1, L_0x562b8d2cc940, L_0x562b8d2ccab0, C4<0>, C4<0>;
v0x562b8cf13530_0 .net "S", 0 0, L_0x562b8d2cc9b0;  1 drivers
v0x562b8cf135f0_0 .net "a", 0 0, L_0x562b8d2ccb90;  1 drivers
v0x562b8cf136c0_0 .net "b", 0 0, L_0x562b8d2cccc0;  1 drivers
v0x562b8cf137c0_0 .net "cin", 0 0, L_0x562b8d2cc4e0;  alias, 1 drivers
v0x562b8cf138b0_0 .net "cout", 0 0, L_0x562b8d2ccb20;  alias, 1 drivers
v0x562b8cf139a0_0 .net "cout1", 0 0, L_0x562b8d2cc940;  1 drivers
v0x562b8cf13a40_0 .net "cout2", 0 0, L_0x562b8d2ccab0;  1 drivers
v0x562b8cf13ae0_0 .net "s1", 0 0, L_0x562b8d2cc8d0;  1 drivers
S_0x562b8cf128a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf12640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cc8d0 .functor XOR 1, L_0x562b8d2ccb90, L_0x562b8d2cccc0, C4<0>, C4<0>;
L_0x562b8d2cc940 .functor AND 1, L_0x562b8d2ccb90, L_0x562b8d2cccc0, C4<1>, C4<1>;
v0x562b8cf12b40_0 .net "S", 0 0, L_0x562b8d2cc8d0;  alias, 1 drivers
v0x562b8cf12c20_0 .net "a", 0 0, L_0x562b8d2ccb90;  alias, 1 drivers
v0x562b8cf12ce0_0 .net "b", 0 0, L_0x562b8d2cccc0;  alias, 1 drivers
v0x562b8cf12db0_0 .net "cout", 0 0, L_0x562b8d2cc940;  alias, 1 drivers
S_0x562b8cf12f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf12640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cc9b0 .functor XOR 1, L_0x562b8d2cc4e0, L_0x562b8d2cc8d0, C4<0>, C4<0>;
L_0x562b8d2ccab0 .functor AND 1, L_0x562b8d2cc4e0, L_0x562b8d2cc8d0, C4<1>, C4<1>;
v0x562b8cf13190_0 .net "S", 0 0, L_0x562b8d2cc9b0;  alias, 1 drivers
v0x562b8cf13250_0 .net "a", 0 0, L_0x562b8d2cc4e0;  alias, 1 drivers
v0x562b8cf13340_0 .net "b", 0 0, L_0x562b8d2cc8d0;  alias, 1 drivers
v0x562b8cf13440_0 .net "cout", 0 0, L_0x562b8d2ccab0;  alias, 1 drivers
S_0x562b8cf141b0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf14390 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e4a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2ceb60 .functor BUFZ 1, L_0x7f38f70e4a88, C4<0>, C4<0>, C4<0>;
L_0x562b8d2cebd0 .functor BUFZ 1, L_0x562b8d2ce7f0, C4<0>, C4<0>, C4<0>;
v0x562b8cf1a700_0 .net "S", 3 0, L_0x562b8d2ceac0;  alias, 1 drivers
v0x562b8cf1a800_0 .net "a", 3 0, L_0x562b8d2cd090;  alias, 1 drivers
v0x562b8cf1a8e0_0 .net "b", 3 0, L_0x562b8d2cd130;  alias, 1 drivers
v0x562b8cf1a9a0 .array "carry", 0 4;
v0x562b8cf1a9a0_0 .net v0x562b8cf1a9a0 0, 0 0, L_0x562b8d2ceb60; 1 drivers
v0x562b8cf1a9a0_1 .net v0x562b8cf1a9a0 1, 0 0, L_0x562b8d2cd5c0; 1 drivers
v0x562b8cf1a9a0_2 .net v0x562b8cf1a9a0 2, 0 0, L_0x562b8d2cdb70; 1 drivers
v0x562b8cf1a9a0_3 .net v0x562b8cf1a9a0 3, 0 0, L_0x562b8d2ce240; 1 drivers
v0x562b8cf1a9a0_4 .net v0x562b8cf1a9a0 4, 0 0, L_0x562b8d2ce7f0; 1 drivers
v0x562b8cf1aac0_0 .net "cin", 0 0, L_0x7f38f70e4a88;  1 drivers
v0x562b8cf1abb0_0 .net "cout", 0 0, L_0x562b8d2cebd0;  alias, 1 drivers
L_0x562b8d2cd6c0 .part L_0x562b8d2cd090, 0, 1;
L_0x562b8d2cd7f0 .part L_0x562b8d2cd130, 0, 1;
L_0x562b8d2cdc70 .part L_0x562b8d2cd090, 1, 1;
L_0x562b8d2cde30 .part L_0x562b8d2cd130, 1, 1;
L_0x562b8d2ce340 .part L_0x562b8d2cd090, 2, 1;
L_0x562b8d2ce470 .part L_0x562b8d2cd130, 2, 1;
L_0x562b8d2ce860 .part L_0x562b8d2cd090, 3, 1;
L_0x562b8d2ce990 .part L_0x562b8d2cd130, 3, 1;
L_0x562b8d2ceac0 .concat8 [ 1 1 1 1], L_0x562b8d2cd3c0, L_0x562b8d2cda00, L_0x562b8d2ce0d0, L_0x562b8d2ce680;
S_0x562b8cf144e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf141b0;
 .timescale 0 0;
P_0x562b8cf14700 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf147e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf144e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2cd5c0 .functor OR 1, L_0x562b8d2cd350, L_0x562b8d2cd4c0, C4<0>, C4<0>;
v0x562b8cf15710_0 .net "S", 0 0, L_0x562b8d2cd3c0;  1 drivers
v0x562b8cf157d0_0 .net "a", 0 0, L_0x562b8d2cd6c0;  1 drivers
v0x562b8cf158a0_0 .net "b", 0 0, L_0x562b8d2cd7f0;  1 drivers
v0x562b8cf159a0_0 .net "cin", 0 0, L_0x562b8d2ceb60;  alias, 1 drivers
v0x562b8cf15a70_0 .net "cout", 0 0, L_0x562b8d2cd5c0;  alias, 1 drivers
v0x562b8cf15b60_0 .net "cout1", 0 0, L_0x562b8d2cd350;  1 drivers
v0x562b8cf15c00_0 .net "cout2", 0 0, L_0x562b8d2cd4c0;  1 drivers
v0x562b8cf15cd0_0 .net "s1", 0 0, L_0x562b8d2cd2e0;  1 drivers
S_0x562b8cf14a70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf147e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cd2e0 .functor XOR 1, L_0x562b8d2cd6c0, L_0x562b8d2cd7f0, C4<0>, C4<0>;
L_0x562b8d2cd350 .functor AND 1, L_0x562b8d2cd6c0, L_0x562b8d2cd7f0, C4<1>, C4<1>;
v0x562b8cf14d10_0 .net "S", 0 0, L_0x562b8d2cd2e0;  alias, 1 drivers
v0x562b8cf14df0_0 .net "a", 0 0, L_0x562b8d2cd6c0;  alias, 1 drivers
v0x562b8cf14eb0_0 .net "b", 0 0, L_0x562b8d2cd7f0;  alias, 1 drivers
v0x562b8cf14f80_0 .net "cout", 0 0, L_0x562b8d2cd350;  alias, 1 drivers
S_0x562b8cf150f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf147e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cd3c0 .functor XOR 1, L_0x562b8d2ceb60, L_0x562b8d2cd2e0, C4<0>, C4<0>;
L_0x562b8d2cd4c0 .functor AND 1, L_0x562b8d2ceb60, L_0x562b8d2cd2e0, C4<1>, C4<1>;
v0x562b8cf15360_0 .net "S", 0 0, L_0x562b8d2cd3c0;  alias, 1 drivers
v0x562b8cf15420_0 .net "a", 0 0, L_0x562b8d2ceb60;  alias, 1 drivers
v0x562b8cf154e0_0 .net "b", 0 0, L_0x562b8d2cd2e0;  alias, 1 drivers
v0x562b8cf155e0_0 .net "cout", 0 0, L_0x562b8d2cd4c0;  alias, 1 drivers
S_0x562b8cf15dc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf141b0;
 .timescale 0 0;
P_0x562b8cf15fc0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf16080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf15dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2cdb70 .functor OR 1, L_0x562b8d2cd990, L_0x562b8d2cdb00, C4<0>, C4<0>;
v0x562b8cf16f70_0 .net "S", 0 0, L_0x562b8d2cda00;  1 drivers
v0x562b8cf17030_0 .net "a", 0 0, L_0x562b8d2cdc70;  1 drivers
v0x562b8cf17100_0 .net "b", 0 0, L_0x562b8d2cde30;  1 drivers
v0x562b8cf17200_0 .net "cin", 0 0, L_0x562b8d2cd5c0;  alias, 1 drivers
v0x562b8cf172f0_0 .net "cout", 0 0, L_0x562b8d2cdb70;  alias, 1 drivers
v0x562b8cf173e0_0 .net "cout1", 0 0, L_0x562b8d2cd990;  1 drivers
v0x562b8cf17480_0 .net "cout2", 0 0, L_0x562b8d2cdb00;  1 drivers
v0x562b8cf17520_0 .net "s1", 0 0, L_0x562b8d2cd920;  1 drivers
S_0x562b8cf162e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf16080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cd920 .functor XOR 1, L_0x562b8d2cdc70, L_0x562b8d2cde30, C4<0>, C4<0>;
L_0x562b8d2cd990 .functor AND 1, L_0x562b8d2cdc70, L_0x562b8d2cde30, C4<1>, C4<1>;
v0x562b8cf16580_0 .net "S", 0 0, L_0x562b8d2cd920;  alias, 1 drivers
v0x562b8cf16660_0 .net "a", 0 0, L_0x562b8d2cdc70;  alias, 1 drivers
v0x562b8cf16720_0 .net "b", 0 0, L_0x562b8d2cde30;  alias, 1 drivers
v0x562b8cf167f0_0 .net "cout", 0 0, L_0x562b8d2cd990;  alias, 1 drivers
S_0x562b8cf16960 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf16080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cda00 .functor XOR 1, L_0x562b8d2cd5c0, L_0x562b8d2cd920, C4<0>, C4<0>;
L_0x562b8d2cdb00 .functor AND 1, L_0x562b8d2cd5c0, L_0x562b8d2cd920, C4<1>, C4<1>;
v0x562b8cf16bd0_0 .net "S", 0 0, L_0x562b8d2cda00;  alias, 1 drivers
v0x562b8cf16c90_0 .net "a", 0 0, L_0x562b8d2cd5c0;  alias, 1 drivers
v0x562b8cf16d80_0 .net "b", 0 0, L_0x562b8d2cd920;  alias, 1 drivers
v0x562b8cf16e80_0 .net "cout", 0 0, L_0x562b8d2cdb00;  alias, 1 drivers
S_0x562b8cf17610 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cf141b0;
 .timescale 0 0;
P_0x562b8cf17810 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cf178d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf17610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ce240 .functor OR 1, L_0x562b8d2ce060, L_0x562b8d2ce1d0, C4<0>, C4<0>;
v0x562b8cf187f0_0 .net "S", 0 0, L_0x562b8d2ce0d0;  1 drivers
v0x562b8cf188b0_0 .net "a", 0 0, L_0x562b8d2ce340;  1 drivers
v0x562b8cf18980_0 .net "b", 0 0, L_0x562b8d2ce470;  1 drivers
v0x562b8cf18a80_0 .net "cin", 0 0, L_0x562b8d2cdb70;  alias, 1 drivers
v0x562b8cf18b70_0 .net "cout", 0 0, L_0x562b8d2ce240;  alias, 1 drivers
v0x562b8cf18c60_0 .net "cout1", 0 0, L_0x562b8d2ce060;  1 drivers
v0x562b8cf18d00_0 .net "cout2", 0 0, L_0x562b8d2ce1d0;  1 drivers
v0x562b8cf18da0_0 .net "s1", 0 0, L_0x562b8d2cdff0;  1 drivers
S_0x562b8cf17b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf178d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cdff0 .functor XOR 1, L_0x562b8d2ce340, L_0x562b8d2ce470, C4<0>, C4<0>;
L_0x562b8d2ce060 .functor AND 1, L_0x562b8d2ce340, L_0x562b8d2ce470, C4<1>, C4<1>;
v0x562b8cf17e00_0 .net "S", 0 0, L_0x562b8d2cdff0;  alias, 1 drivers
v0x562b8cf17ee0_0 .net "a", 0 0, L_0x562b8d2ce340;  alias, 1 drivers
v0x562b8cf17fa0_0 .net "b", 0 0, L_0x562b8d2ce470;  alias, 1 drivers
v0x562b8cf18070_0 .net "cout", 0 0, L_0x562b8d2ce060;  alias, 1 drivers
S_0x562b8cf181e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf178d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ce0d0 .functor XOR 1, L_0x562b8d2cdb70, L_0x562b8d2cdff0, C4<0>, C4<0>;
L_0x562b8d2ce1d0 .functor AND 1, L_0x562b8d2cdb70, L_0x562b8d2cdff0, C4<1>, C4<1>;
v0x562b8cf18450_0 .net "S", 0 0, L_0x562b8d2ce0d0;  alias, 1 drivers
v0x562b8cf18510_0 .net "a", 0 0, L_0x562b8d2cdb70;  alias, 1 drivers
v0x562b8cf18600_0 .net "b", 0 0, L_0x562b8d2cdff0;  alias, 1 drivers
v0x562b8cf18700_0 .net "cout", 0 0, L_0x562b8d2ce1d0;  alias, 1 drivers
S_0x562b8cf18e90 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cf141b0;
 .timescale 0 0;
P_0x562b8cf19090 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cf19170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf18e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ce7f0 .functor OR 1, L_0x562b8d2ce610, L_0x562b8d2ce780, C4<0>, C4<0>;
v0x562b8cf1a060_0 .net "S", 0 0, L_0x562b8d2ce680;  1 drivers
v0x562b8cf1a120_0 .net "a", 0 0, L_0x562b8d2ce860;  1 drivers
v0x562b8cf1a1f0_0 .net "b", 0 0, L_0x562b8d2ce990;  1 drivers
v0x562b8cf1a2f0_0 .net "cin", 0 0, L_0x562b8d2ce240;  alias, 1 drivers
v0x562b8cf1a3e0_0 .net "cout", 0 0, L_0x562b8d2ce7f0;  alias, 1 drivers
v0x562b8cf1a4d0_0 .net "cout1", 0 0, L_0x562b8d2ce610;  1 drivers
v0x562b8cf1a570_0 .net "cout2", 0 0, L_0x562b8d2ce780;  1 drivers
v0x562b8cf1a610_0 .net "s1", 0 0, L_0x562b8d2ce5a0;  1 drivers
S_0x562b8cf193d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf19170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ce5a0 .functor XOR 1, L_0x562b8d2ce860, L_0x562b8d2ce990, C4<0>, C4<0>;
L_0x562b8d2ce610 .functor AND 1, L_0x562b8d2ce860, L_0x562b8d2ce990, C4<1>, C4<1>;
v0x562b8cf19670_0 .net "S", 0 0, L_0x562b8d2ce5a0;  alias, 1 drivers
v0x562b8cf19750_0 .net "a", 0 0, L_0x562b8d2ce860;  alias, 1 drivers
v0x562b8cf19810_0 .net "b", 0 0, L_0x562b8d2ce990;  alias, 1 drivers
v0x562b8cf198e0_0 .net "cout", 0 0, L_0x562b8d2ce610;  alias, 1 drivers
S_0x562b8cf19a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf19170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ce680 .functor XOR 1, L_0x562b8d2ce240, L_0x562b8d2ce5a0, C4<0>, C4<0>;
L_0x562b8d2ce780 .functor AND 1, L_0x562b8d2ce240, L_0x562b8d2ce5a0, C4<1>, C4<1>;
v0x562b8cf19cc0_0 .net "S", 0 0, L_0x562b8d2ce680;  alias, 1 drivers
v0x562b8cf19d80_0 .net "a", 0 0, L_0x562b8d2ce240;  alias, 1 drivers
v0x562b8cf19e70_0 .net "b", 0 0, L_0x562b8d2ce5a0;  alias, 1 drivers
v0x562b8cf19f70_0 .net "cout", 0 0, L_0x562b8d2ce780;  alias, 1 drivers
S_0x562b8cf1ad10 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8cf0bff0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2ca3f0 .functor NOT 2, L_0x562b8d2ca350, C4<00>, C4<00>, C4<00>;
v0x562b8cf1eaa0_0 .net "cout", 0 0, L_0x562b8d2cb1f0;  1 drivers
v0x562b8cf1eb60_0 .net "i", 1 0, L_0x562b8d2ca350;  alias, 1 drivers
v0x562b8cf1ec30_0 .net "o", 1 0, L_0x562b8d2cb0e0;  alias, 1 drivers
v0x562b8cf1ed30_0 .net "temp2", 1 0, L_0x562b8d2ca3f0;  1 drivers
S_0x562b8cf1aff0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf1ad10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf1b1f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e48d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2cb180 .functor BUFZ 1, L_0x7f38f70e48d8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2cb1f0 .functor BUFZ 1, L_0x562b8d2cad80, C4<0>, C4<0>, C4<0>;
v0x562b8cf1e4a0_0 .net "S", 1 0, L_0x562b8d2cb0e0;  alias, 1 drivers
v0x562b8cf1e5a0_0 .net "a", 1 0, L_0x562b8d2ca3f0;  alias, 1 drivers
L_0x7f38f70e4890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf1e680_0 .net "b", 1 0, L_0x7f38f70e4890;  1 drivers
v0x562b8cf1e740 .array "carry", 0 2;
v0x562b8cf1e740_0 .net v0x562b8cf1e740 0, 0 0, L_0x562b8d2cb180; 1 drivers
v0x562b8cf1e740_1 .net v0x562b8cf1e740 1, 0 0, L_0x562b8d2ca7d0; 1 drivers
v0x562b8cf1e740_2 .net v0x562b8cf1e740 2, 0 0, L_0x562b8d2cad80; 1 drivers
v0x562b8cf1e850_0 .net "cin", 0 0, L_0x7f38f70e48d8;  1 drivers
v0x562b8cf1e940_0 .net "cout", 0 0, L_0x562b8d2cb1f0;  alias, 1 drivers
L_0x562b8d2ca8d0 .part L_0x562b8d2ca3f0, 0, 1;
L_0x562b8d2caa00 .part L_0x7f38f70e4890, 0, 1;
L_0x562b8d2cadf0 .part L_0x562b8d2ca3f0, 1, 1;
L_0x562b8d2cafb0 .part L_0x7f38f70e4890, 1, 1;
L_0x562b8d2cb0e0 .concat8 [ 1 1 0 0], L_0x562b8d2ca5d0, L_0x562b8d2cac10;
S_0x562b8cf1b370 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf1aff0;
 .timescale 0 0;
P_0x562b8cf1b590 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf1b670 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf1b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ca7d0 .functor OR 1, L_0x562b8d2ca560, L_0x562b8d2ca6d0, C4<0>, C4<0>;
v0x562b8cf1c5a0_0 .net "S", 0 0, L_0x562b8d2ca5d0;  1 drivers
v0x562b8cf1c660_0 .net "a", 0 0, L_0x562b8d2ca8d0;  1 drivers
v0x562b8cf1c730_0 .net "b", 0 0, L_0x562b8d2caa00;  1 drivers
v0x562b8cf1c830_0 .net "cin", 0 0, L_0x562b8d2cb180;  alias, 1 drivers
v0x562b8cf1c900_0 .net "cout", 0 0, L_0x562b8d2ca7d0;  alias, 1 drivers
v0x562b8cf1c9f0_0 .net "cout1", 0 0, L_0x562b8d2ca560;  1 drivers
v0x562b8cf1ca90_0 .net "cout2", 0 0, L_0x562b8d2ca6d0;  1 drivers
v0x562b8cf1cb60_0 .net "s1", 0 0, L_0x562b8d2ca4f0;  1 drivers
S_0x562b8cf1b900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf1b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ca4f0 .functor XOR 1, L_0x562b8d2ca8d0, L_0x562b8d2caa00, C4<0>, C4<0>;
L_0x562b8d2ca560 .functor AND 1, L_0x562b8d2ca8d0, L_0x562b8d2caa00, C4<1>, C4<1>;
v0x562b8cf1bba0_0 .net "S", 0 0, L_0x562b8d2ca4f0;  alias, 1 drivers
v0x562b8cf1bc80_0 .net "a", 0 0, L_0x562b8d2ca8d0;  alias, 1 drivers
v0x562b8cf1bd40_0 .net "b", 0 0, L_0x562b8d2caa00;  alias, 1 drivers
v0x562b8cf1be10_0 .net "cout", 0 0, L_0x562b8d2ca560;  alias, 1 drivers
S_0x562b8cf1bf80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf1b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ca5d0 .functor XOR 1, L_0x562b8d2cb180, L_0x562b8d2ca4f0, C4<0>, C4<0>;
L_0x562b8d2ca6d0 .functor AND 1, L_0x562b8d2cb180, L_0x562b8d2ca4f0, C4<1>, C4<1>;
v0x562b8cf1c1f0_0 .net "S", 0 0, L_0x562b8d2ca5d0;  alias, 1 drivers
v0x562b8cf1c2b0_0 .net "a", 0 0, L_0x562b8d2cb180;  alias, 1 drivers
v0x562b8cf1c370_0 .net "b", 0 0, L_0x562b8d2ca4f0;  alias, 1 drivers
v0x562b8cf1c470_0 .net "cout", 0 0, L_0x562b8d2ca6d0;  alias, 1 drivers
S_0x562b8cf1cc50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf1aff0;
 .timescale 0 0;
P_0x562b8cf1ce50 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf1cf10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf1cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2cad80 .functor OR 1, L_0x562b8d2caba0, L_0x562b8d2cad10, C4<0>, C4<0>;
v0x562b8cf1de00_0 .net "S", 0 0, L_0x562b8d2cac10;  1 drivers
v0x562b8cf1dec0_0 .net "a", 0 0, L_0x562b8d2cadf0;  1 drivers
v0x562b8cf1df90_0 .net "b", 0 0, L_0x562b8d2cafb0;  1 drivers
v0x562b8cf1e090_0 .net "cin", 0 0, L_0x562b8d2ca7d0;  alias, 1 drivers
v0x562b8cf1e180_0 .net "cout", 0 0, L_0x562b8d2cad80;  alias, 1 drivers
v0x562b8cf1e270_0 .net "cout1", 0 0, L_0x562b8d2caba0;  1 drivers
v0x562b8cf1e310_0 .net "cout2", 0 0, L_0x562b8d2cad10;  1 drivers
v0x562b8cf1e3b0_0 .net "s1", 0 0, L_0x562b8d2cab30;  1 drivers
S_0x562b8cf1d170 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf1cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cab30 .functor XOR 1, L_0x562b8d2cadf0, L_0x562b8d2cafb0, C4<0>, C4<0>;
L_0x562b8d2caba0 .functor AND 1, L_0x562b8d2cadf0, L_0x562b8d2cafb0, C4<1>, C4<1>;
v0x562b8cf1d410_0 .net "S", 0 0, L_0x562b8d2cab30;  alias, 1 drivers
v0x562b8cf1d4f0_0 .net "a", 0 0, L_0x562b8d2cadf0;  alias, 1 drivers
v0x562b8cf1d5b0_0 .net "b", 0 0, L_0x562b8d2cafb0;  alias, 1 drivers
v0x562b8cf1d680_0 .net "cout", 0 0, L_0x562b8d2caba0;  alias, 1 drivers
S_0x562b8cf1d7f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf1cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cac10 .functor XOR 1, L_0x562b8d2ca7d0, L_0x562b8d2cab30, C4<0>, C4<0>;
L_0x562b8d2cad10 .functor AND 1, L_0x562b8d2ca7d0, L_0x562b8d2cab30, C4<1>, C4<1>;
v0x562b8cf1da60_0 .net "S", 0 0, L_0x562b8d2cac10;  alias, 1 drivers
v0x562b8cf1db20_0 .net "a", 0 0, L_0x562b8d2ca7d0;  alias, 1 drivers
v0x562b8cf1dc10_0 .net "b", 0 0, L_0x562b8d2cab30;  alias, 1 drivers
v0x562b8cf1dd10_0 .net "cout", 0 0, L_0x562b8d2cad10;  alias, 1 drivers
S_0x562b8cf1ee20 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cf016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf1f000 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d2d05a0 .functor BUFZ 1, L_0x562b8d2cebd0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d06a0 .functor BUFZ 1, L_0x562b8d2d0150, C4<0>, C4<0>, C4<0>;
v0x562b8cf25380_0 .net "S", 3 0, L_0x562b8d2d0470;  alias, 1 drivers
v0x562b8cf25480_0 .net "a", 3 0, L_0x562b8d2ceac0;  alias, 1 drivers
v0x562b8cf25540_0 .net "b", 3 0, L_0x562b8d2cd1d0;  alias, 1 drivers
v0x562b8cf25610 .array "carry", 0 4;
v0x562b8cf25610_0 .net v0x562b8cf25610 0, 0 0, L_0x562b8d2d05a0; 1 drivers
v0x562b8cf25610_1 .net v0x562b8cf25610 1, 0 0, L_0x562b8d2cef20; 1 drivers
v0x562b8cf25610_2 .net v0x562b8cf25610 2, 0 0, L_0x562b8d2cf560; 1 drivers
v0x562b8cf25610_3 .net v0x562b8cf25610 3, 0 0, L_0x562b8d2cfba0; 1 drivers
v0x562b8cf25610_4 .net v0x562b8cf25610 4, 0 0, L_0x562b8d2d0150; 1 drivers
v0x562b8cf25730_0 .net "cin", 0 0, L_0x562b8d2cebd0;  alias, 1 drivers
v0x562b8cf25820_0 .net "cout", 0 0, L_0x562b8d2d06a0;  alias, 1 drivers
L_0x562b8d2cf020 .part L_0x562b8d2ceac0, 0, 1;
L_0x562b8d2cf1e0 .part L_0x562b8d2cd1d0, 0, 1;
L_0x562b8d2cf660 .part L_0x562b8d2ceac0, 1, 1;
L_0x562b8d2cf790 .part L_0x562b8d2cd1d0, 1, 1;
L_0x562b8d2cfca0 .part L_0x562b8d2ceac0, 2, 1;
L_0x562b8d2cfdd0 .part L_0x562b8d2cd1d0, 2, 1;
L_0x562b8d2d01c0 .part L_0x562b8d2ceac0, 3, 1;
L_0x562b8d2d02f0 .part L_0x562b8d2cd1d0, 3, 1;
L_0x562b8d2d0470 .concat8 [ 1 1 1 1], L_0x562b8d2ced20, L_0x562b8d2cf3f0, L_0x562b8d2cfa30, L_0x562b8d2cffe0;
S_0x562b8cf1f180 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf1ee20;
 .timescale 0 0;
P_0x562b8cf1f380 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf1f460 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf1f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2cef20 .functor OR 1, L_0x562b8d2cecb0, L_0x562b8d2cee20, C4<0>, C4<0>;
v0x562b8cf20390_0 .net "S", 0 0, L_0x562b8d2ced20;  1 drivers
v0x562b8cf20450_0 .net "a", 0 0, L_0x562b8d2cf020;  1 drivers
v0x562b8cf20520_0 .net "b", 0 0, L_0x562b8d2cf1e0;  1 drivers
v0x562b8cf20620_0 .net "cin", 0 0, L_0x562b8d2d05a0;  alias, 1 drivers
v0x562b8cf206f0_0 .net "cout", 0 0, L_0x562b8d2cef20;  alias, 1 drivers
v0x562b8cf207e0_0 .net "cout1", 0 0, L_0x562b8d2cecb0;  1 drivers
v0x562b8cf20880_0 .net "cout2", 0 0, L_0x562b8d2cee20;  1 drivers
v0x562b8cf20950_0 .net "s1", 0 0, L_0x562b8d2cec40;  1 drivers
S_0x562b8cf1f6f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf1f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cec40 .functor XOR 1, L_0x562b8d2cf020, L_0x562b8d2cf1e0, C4<0>, C4<0>;
L_0x562b8d2cecb0 .functor AND 1, L_0x562b8d2cf020, L_0x562b8d2cf1e0, C4<1>, C4<1>;
v0x562b8cf1f990_0 .net "S", 0 0, L_0x562b8d2cec40;  alias, 1 drivers
v0x562b8cf1fa70_0 .net "a", 0 0, L_0x562b8d2cf020;  alias, 1 drivers
v0x562b8cf1fb30_0 .net "b", 0 0, L_0x562b8d2cf1e0;  alias, 1 drivers
v0x562b8cf1fc00_0 .net "cout", 0 0, L_0x562b8d2cecb0;  alias, 1 drivers
S_0x562b8cf1fd70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf1f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ced20 .functor XOR 1, L_0x562b8d2d05a0, L_0x562b8d2cec40, C4<0>, C4<0>;
L_0x562b8d2cee20 .functor AND 1, L_0x562b8d2d05a0, L_0x562b8d2cec40, C4<1>, C4<1>;
v0x562b8cf1ffe0_0 .net "S", 0 0, L_0x562b8d2ced20;  alias, 1 drivers
v0x562b8cf200a0_0 .net "a", 0 0, L_0x562b8d2d05a0;  alias, 1 drivers
v0x562b8cf20160_0 .net "b", 0 0, L_0x562b8d2cec40;  alias, 1 drivers
v0x562b8cf20260_0 .net "cout", 0 0, L_0x562b8d2cee20;  alias, 1 drivers
S_0x562b8cf20a40 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf1ee20;
 .timescale 0 0;
P_0x562b8cf20c40 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf20d00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf20a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2cf560 .functor OR 1, L_0x562b8d2cf380, L_0x562b8d2cf4f0, C4<0>, C4<0>;
v0x562b8cf21bf0_0 .net "S", 0 0, L_0x562b8d2cf3f0;  1 drivers
v0x562b8cf21cb0_0 .net "a", 0 0, L_0x562b8d2cf660;  1 drivers
v0x562b8cf21d80_0 .net "b", 0 0, L_0x562b8d2cf790;  1 drivers
v0x562b8cf21e80_0 .net "cin", 0 0, L_0x562b8d2cef20;  alias, 1 drivers
v0x562b8cf21f70_0 .net "cout", 0 0, L_0x562b8d2cf560;  alias, 1 drivers
v0x562b8cf22060_0 .net "cout1", 0 0, L_0x562b8d2cf380;  1 drivers
v0x562b8cf22100_0 .net "cout2", 0 0, L_0x562b8d2cf4f0;  1 drivers
v0x562b8cf221a0_0 .net "s1", 0 0, L_0x562b8d2cf310;  1 drivers
S_0x562b8cf20f60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf20d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cf310 .functor XOR 1, L_0x562b8d2cf660, L_0x562b8d2cf790, C4<0>, C4<0>;
L_0x562b8d2cf380 .functor AND 1, L_0x562b8d2cf660, L_0x562b8d2cf790, C4<1>, C4<1>;
v0x562b8cf21200_0 .net "S", 0 0, L_0x562b8d2cf310;  alias, 1 drivers
v0x562b8cf212e0_0 .net "a", 0 0, L_0x562b8d2cf660;  alias, 1 drivers
v0x562b8cf213a0_0 .net "b", 0 0, L_0x562b8d2cf790;  alias, 1 drivers
v0x562b8cf21470_0 .net "cout", 0 0, L_0x562b8d2cf380;  alias, 1 drivers
S_0x562b8cf215e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf20d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cf3f0 .functor XOR 1, L_0x562b8d2cef20, L_0x562b8d2cf310, C4<0>, C4<0>;
L_0x562b8d2cf4f0 .functor AND 1, L_0x562b8d2cef20, L_0x562b8d2cf310, C4<1>, C4<1>;
v0x562b8cf21850_0 .net "S", 0 0, L_0x562b8d2cf3f0;  alias, 1 drivers
v0x562b8cf21910_0 .net "a", 0 0, L_0x562b8d2cef20;  alias, 1 drivers
v0x562b8cf21a00_0 .net "b", 0 0, L_0x562b8d2cf310;  alias, 1 drivers
v0x562b8cf21b00_0 .net "cout", 0 0, L_0x562b8d2cf4f0;  alias, 1 drivers
S_0x562b8cf22290 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cf1ee20;
 .timescale 0 0;
P_0x562b8cf22490 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cf22550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf22290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2cfba0 .functor OR 1, L_0x562b8d2cf9c0, L_0x562b8d2cfb30, C4<0>, C4<0>;
v0x562b8cf23470_0 .net "S", 0 0, L_0x562b8d2cfa30;  1 drivers
v0x562b8cf23530_0 .net "a", 0 0, L_0x562b8d2cfca0;  1 drivers
v0x562b8cf23600_0 .net "b", 0 0, L_0x562b8d2cfdd0;  1 drivers
v0x562b8cf23700_0 .net "cin", 0 0, L_0x562b8d2cf560;  alias, 1 drivers
v0x562b8cf237f0_0 .net "cout", 0 0, L_0x562b8d2cfba0;  alias, 1 drivers
v0x562b8cf238e0_0 .net "cout1", 0 0, L_0x562b8d2cf9c0;  1 drivers
v0x562b8cf23980_0 .net "cout2", 0 0, L_0x562b8d2cfb30;  1 drivers
v0x562b8cf23a20_0 .net "s1", 0 0, L_0x562b8d2cf950;  1 drivers
S_0x562b8cf227e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf22550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cf950 .functor XOR 1, L_0x562b8d2cfca0, L_0x562b8d2cfdd0, C4<0>, C4<0>;
L_0x562b8d2cf9c0 .functor AND 1, L_0x562b8d2cfca0, L_0x562b8d2cfdd0, C4<1>, C4<1>;
v0x562b8cf22a80_0 .net "S", 0 0, L_0x562b8d2cf950;  alias, 1 drivers
v0x562b8cf22b60_0 .net "a", 0 0, L_0x562b8d2cfca0;  alias, 1 drivers
v0x562b8cf22c20_0 .net "b", 0 0, L_0x562b8d2cfdd0;  alias, 1 drivers
v0x562b8cf22cf0_0 .net "cout", 0 0, L_0x562b8d2cf9c0;  alias, 1 drivers
S_0x562b8cf22e60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf22550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cfa30 .functor XOR 1, L_0x562b8d2cf560, L_0x562b8d2cf950, C4<0>, C4<0>;
L_0x562b8d2cfb30 .functor AND 1, L_0x562b8d2cf560, L_0x562b8d2cf950, C4<1>, C4<1>;
v0x562b8cf230d0_0 .net "S", 0 0, L_0x562b8d2cfa30;  alias, 1 drivers
v0x562b8cf23190_0 .net "a", 0 0, L_0x562b8d2cf560;  alias, 1 drivers
v0x562b8cf23280_0 .net "b", 0 0, L_0x562b8d2cf950;  alias, 1 drivers
v0x562b8cf23380_0 .net "cout", 0 0, L_0x562b8d2cfb30;  alias, 1 drivers
S_0x562b8cf23b10 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cf1ee20;
 .timescale 0 0;
P_0x562b8cf23d10 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cf23df0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf23b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d0150 .functor OR 1, L_0x562b8d2cff70, L_0x562b8d2d00e0, C4<0>, C4<0>;
v0x562b8cf24ce0_0 .net "S", 0 0, L_0x562b8d2cffe0;  1 drivers
v0x562b8cf24da0_0 .net "a", 0 0, L_0x562b8d2d01c0;  1 drivers
v0x562b8cf24e70_0 .net "b", 0 0, L_0x562b8d2d02f0;  1 drivers
v0x562b8cf24f70_0 .net "cin", 0 0, L_0x562b8d2cfba0;  alias, 1 drivers
v0x562b8cf25060_0 .net "cout", 0 0, L_0x562b8d2d0150;  alias, 1 drivers
v0x562b8cf25150_0 .net "cout1", 0 0, L_0x562b8d2cff70;  1 drivers
v0x562b8cf251f0_0 .net "cout2", 0 0, L_0x562b8d2d00e0;  1 drivers
v0x562b8cf25290_0 .net "s1", 0 0, L_0x562b8d2cff00;  1 drivers
S_0x562b8cf24050 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf23df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cff00 .functor XOR 1, L_0x562b8d2d01c0, L_0x562b8d2d02f0, C4<0>, C4<0>;
L_0x562b8d2cff70 .functor AND 1, L_0x562b8d2d01c0, L_0x562b8d2d02f0, C4<1>, C4<1>;
v0x562b8cf242f0_0 .net "S", 0 0, L_0x562b8d2cff00;  alias, 1 drivers
v0x562b8cf243d0_0 .net "a", 0 0, L_0x562b8d2d01c0;  alias, 1 drivers
v0x562b8cf24490_0 .net "b", 0 0, L_0x562b8d2d02f0;  alias, 1 drivers
v0x562b8cf24560_0 .net "cout", 0 0, L_0x562b8d2cff70;  alias, 1 drivers
S_0x562b8cf246d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf23df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2cffe0 .functor XOR 1, L_0x562b8d2cfba0, L_0x562b8d2cff00, C4<0>, C4<0>;
L_0x562b8d2d00e0 .functor AND 1, L_0x562b8d2cfba0, L_0x562b8d2cff00, C4<1>, C4<1>;
v0x562b8cf24940_0 .net "S", 0 0, L_0x562b8d2cffe0;  alias, 1 drivers
v0x562b8cf24a00_0 .net "a", 0 0, L_0x562b8d2cfba0;  alias, 1 drivers
v0x562b8cf24af0_0 .net "b", 0 0, L_0x562b8d2cff00;  alias, 1 drivers
v0x562b8cf24bf0_0 .net "cout", 0 0, L_0x562b8d2d00e0;  alias, 1 drivers
S_0x562b8cf27240 .scope module, "ins12" "karatsuba_2" 3 105, 3 73 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d2d4720 .functor XOR 1, L_0x562b8d2d1770, L_0x562b8d2d2920, C4<0>, C4<0>;
v0x562b8cf4b440_0 .net "X", 1 0, L_0x562b8d2dafe0;  1 drivers
v0x562b8cf4b540_0 .net "Y", 1 0, L_0x562b8d2db080;  1 drivers
v0x562b8cf4b620_0 .net "Z", 3 0, L_0x562b8d2dace0;  alias, 1 drivers
v0x562b8cf4b6f0_0 .net *"_ivl_20", 0 0, L_0x562b8d2d4720;  1 drivers
L_0x7f38f70e4e30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf4b7b0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e4e30;  1 drivers
L_0x7f38f70e4e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf4b8e0_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e4e78;  1 drivers
L_0x7f38f70e4ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf4b9c0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e4ec0;  1 drivers
L_0x7f38f70e4f08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf4baa0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e4f08;  1 drivers
v0x562b8cf4bb80_0 .net "a", 0 0, L_0x562b8d2d11f0;  1 drivers
v0x562b8cf4bcb0_0 .net "a_abs", 0 0, L_0x562b8d2d1e90;  1 drivers
v0x562b8cf4bd50_0 .net "b", 0 0, L_0x562b8d2d23a0;  1 drivers
v0x562b8cf4be80_0 .net "b_abs", 0 0, L_0x562b8d2d3040;  1 drivers
v0x562b8cf4bf20_0 .net "c1", 0 0, L_0x562b8d2d5a60;  1 drivers
v0x562b8cf4bfc0_0 .net "c2", 0 0, L_0x562b8d2d6c10;  1 drivers
v0x562b8cf4c060_0 .net "c3", 0 0, L_0x562b8d2d8ee0;  1 drivers
v0x562b8cf4c150_0 .net "c4", 0 0, L_0x562b8d2daf50;  1 drivers
v0x562b8cf4c1f0_0 .net "neg_a", 0 0, L_0x562b8d2d1770;  1 drivers
v0x562b8cf4c3a0_0 .net "neg_b", 0 0, L_0x562b8d2d2920;  1 drivers
v0x562b8cf4c440_0 .net "temp", 3 0, L_0x562b8d2d8db0;  1 drivers
v0x562b8cf4c530_0 .net "term1", 3 0, L_0x562b8d2d6ca0;  1 drivers
v0x562b8cf4c5d0_0 .net "term2", 3 0, L_0x562b8d2d6d40;  1 drivers
v0x562b8cf4c670_0 .net "term3", 3 0, L_0x562b8d2d6e80;  1 drivers
v0x562b8cf4c740_0 .net "z0", 1 0, L_0x562b8d2d0c30;  1 drivers
v0x562b8cf4c830_0 .net "z1", 1 0, L_0x562b8d2d6a30;  1 drivers
v0x562b8cf4c8d0_0 .net "z1_1", 1 0, L_0x562b8d2d47b0;  1 drivers
v0x562b8cf4c9a0_0 .net "z1_2", 1 0, L_0x562b8d2d5930;  1 drivers
v0x562b8cf4ca90_0 .net "z1_3", 1 0, L_0x562b8d2d34e0;  1 drivers
v0x562b8cf4cb80_0 .net "z1_4", 1 0, L_0x562b8d2d4560;  1 drivers
v0x562b8cf4cc90_0 .net "z2", 1 0, L_0x562b8d2d09e0;  1 drivers
L_0x562b8d2d0a80 .part L_0x562b8d2dafe0, 1, 1;
L_0x562b8d2d0b20 .part L_0x562b8d2db080, 1, 1;
L_0x562b8d2d0d20 .part L_0x562b8d2dafe0, 0, 1;
L_0x562b8d2d0e60 .part L_0x562b8d2db080, 0, 1;
L_0x562b8d2d1f30 .part L_0x562b8d2dafe0, 0, 1;
L_0x562b8d2d1fd0 .part L_0x562b8d2dafe0, 1, 1;
L_0x562b8d2d30e0 .part L_0x562b8d2db080, 1, 1;
L_0x562b8d2d3180 .part L_0x562b8d2db080, 0, 1;
L_0x562b8d2d47b0 .functor MUXZ 2, L_0x562b8d2d34e0, L_0x562b8d2d4560, L_0x562b8d2d4720, C4<>;
L_0x562b8d2d6ca0 .concat [ 2 2 0 0], L_0x562b8d2d0c30, L_0x7f38f70e4e30;
L_0x562b8d2d6d40 .concat [ 1 2 1 0], L_0x7f38f70e4ec0, L_0x562b8d2d6a30, L_0x7f38f70e4e78;
L_0x562b8d2d6e80 .concat [ 2 2 0 0], L_0x7f38f70e4f08, L_0x562b8d2d09e0;
S_0x562b8cf27470 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cf27650 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2d1500 .functor NOT 1, L_0x562b8d2d1fd0, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e4bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d1610 .functor BUFZ 1, L_0x7f38f70e4bf0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d1770 .functor NOT 1, L_0x562b8d2d16d0, C4<0>, C4<0>, C4<0>;
v0x562b8cf2b950_0 .net "D", 0 0, L_0x562b8d2d11f0;  alias, 1 drivers
v0x562b8cf2ba10_0 .net *"_ivl_9", 0 0, L_0x562b8d2d1610;  1 drivers
v0x562b8cf2baf0_0 .net "a", 0 0, L_0x562b8d2d1f30;  1 drivers
v0x562b8cf2bbe0_0 .net "abs_D", 0 0, L_0x562b8d2d1e90;  alias, 1 drivers
v0x562b8cf2bcc0_0 .net "b", 0 0, L_0x562b8d2d1fd0;  1 drivers
v0x562b8cf2bdf0_0 .net "b_comp", 0 0, L_0x562b8d2d1500;  1 drivers
v0x562b8cf2bf00_0 .net "carry", 1 0, L_0x562b8d2d1570;  1 drivers
v0x562b8cf2bfe0_0 .net "cin", 0 0, L_0x7f38f70e4bf0;  1 drivers
v0x562b8cf2c0a0_0 .net "is_pos", 0 0, L_0x562b8d2d16d0;  1 drivers
v0x562b8cf2c160_0 .net "negative", 0 0, L_0x562b8d2d1770;  alias, 1 drivers
v0x562b8cf2c220_0 .net "twos", 0 0, L_0x562b8d2d1af0;  1 drivers
L_0x562b8d2d13d0 .part L_0x562b8d2d1570, 0, 1;
L_0x562b8d2d1570 .concat8 [ 1 1 0 0], L_0x562b8d2d1610, L_0x562b8d2d1360;
L_0x562b8d2d16d0 .part L_0x562b8d2d1570, 1, 1;
L_0x562b8d2d1e90 .functor MUXZ 1, L_0x562b8d2d1af0, L_0x562b8d2d11f0, L_0x562b8d2d16d0, C4<>;
S_0x562b8cf277d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cf27470;
 .timescale 0 0;
P_0x562b8cf279f0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cf27ad0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cf277d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d1360 .functor OR 1, L_0x562b8d2d1010, L_0x562b8d2d12f0, C4<0>, C4<0>;
v0x562b8cf289a0_0 .net "S", 0 0, L_0x562b8d2d11f0;  alias, 1 drivers
v0x562b8cf28a60_0 .net "a", 0 0, L_0x562b8d2d1f30;  alias, 1 drivers
v0x562b8cf28b30_0 .net "b", 0 0, L_0x562b8d2d1500;  alias, 1 drivers
v0x562b8cf28c30_0 .net "cin", 0 0, L_0x562b8d2d13d0;  1 drivers
v0x562b8cf28d00_0 .net "cout", 0 0, L_0x562b8d2d1360;  1 drivers
v0x562b8cf28df0_0 .net "cout1", 0 0, L_0x562b8d2d1010;  1 drivers
v0x562b8cf28e90_0 .net "cout2", 0 0, L_0x562b8d2d12f0;  1 drivers
v0x562b8cf28f60_0 .net "s1", 0 0, L_0x562b8d2d0fa0;  1 drivers
S_0x562b8cf27d30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf27ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d0fa0 .functor XOR 1, L_0x562b8d2d1f30, L_0x562b8d2d1500, C4<0>, C4<0>;
L_0x562b8d2d1010 .functor AND 1, L_0x562b8d2d1f30, L_0x562b8d2d1500, C4<1>, C4<1>;
v0x562b8cf27fa0_0 .net "S", 0 0, L_0x562b8d2d0fa0;  alias, 1 drivers
v0x562b8cf28080_0 .net "a", 0 0, L_0x562b8d2d1f30;  alias, 1 drivers
v0x562b8cf28140_0 .net "b", 0 0, L_0x562b8d2d1500;  alias, 1 drivers
v0x562b8cf28210_0 .net "cout", 0 0, L_0x562b8d2d1010;  alias, 1 drivers
S_0x562b8cf28380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf27ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d11f0 .functor XOR 1, L_0x562b8d2d13d0, L_0x562b8d2d0fa0, C4<0>, C4<0>;
L_0x562b8d2d12f0 .functor AND 1, L_0x562b8d2d13d0, L_0x562b8d2d0fa0, C4<1>, C4<1>;
v0x562b8cf285f0_0 .net "S", 0 0, L_0x562b8d2d11f0;  alias, 1 drivers
v0x562b8cf286b0_0 .net "a", 0 0, L_0x562b8d2d13d0;  alias, 1 drivers
v0x562b8cf28770_0 .net "b", 0 0, L_0x562b8d2d0fa0;  alias, 1 drivers
v0x562b8cf28870_0 .net "cout", 0 0, L_0x562b8d2d12f0;  alias, 1 drivers
S_0x562b8cf29050 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cf27470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cf29230 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2d1880 .functor NOT 1, L_0x562b8d2d11f0, C4<0>, C4<0>, C4<0>;
v0x562b8cf2b5e0_0 .net "cout", 0 0, L_0x562b8d2d1dd0;  1 drivers
v0x562b8cf2b6a0_0 .net "i", 0 0, L_0x562b8d2d11f0;  alias, 1 drivers
v0x562b8cf2b790_0 .net "o", 0 0, L_0x562b8d2d1af0;  alias, 1 drivers
v0x562b8cf2b830_0 .net "temp2", 0 0, L_0x562b8d2d1880;  1 drivers
S_0x562b8cf29310 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf29050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf29510 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e4ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d1d60 .functor BUFZ 1, L_0x7f38f70e4ba8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d1dd0 .functor BUFZ 1, L_0x562b8d2d1cf0, C4<0>, C4<0>, C4<0>;
v0x562b8cf2af70_0 .net "S", 0 0, L_0x562b8d2d1af0;  alias, 1 drivers
v0x562b8cf2b080_0 .net "a", 0 0, L_0x562b8d2d1880;  alias, 1 drivers
L_0x7f38f70e4b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf2b190_0 .net "b", 0 0, L_0x7f38f70e4b60;  1 drivers
v0x562b8cf2b280 .array "carry", 0 1;
v0x562b8cf2b280_0 .net v0x562b8cf2b280 0, 0 0, L_0x562b8d2d1d60; 1 drivers
v0x562b8cf2b280_1 .net v0x562b8cf2b280 1, 0 0, L_0x562b8d2d1cf0; 1 drivers
v0x562b8cf2b390_0 .net "cin", 0 0, L_0x7f38f70e4ba8;  1 drivers
v0x562b8cf2b480_0 .net "cout", 0 0, L_0x562b8d2d1dd0;  alias, 1 drivers
S_0x562b8cf29690 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf29310;
 .timescale 0 0;
P_0x562b8cf298b0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf29990 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf29690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d1cf0 .functor OR 1, L_0x562b8d2d19f0, L_0x562b8d2d1bf0, C4<0>, C4<0>;
v0x562b8cf2a8c0_0 .net "S", 0 0, L_0x562b8d2d1af0;  alias, 1 drivers
v0x562b8cf2a980_0 .net "a", 0 0, L_0x562b8d2d1880;  alias, 1 drivers
v0x562b8cf2aa50_0 .net "b", 0 0, L_0x7f38f70e4b60;  alias, 1 drivers
v0x562b8cf2ab50_0 .net "cin", 0 0, L_0x562b8d2d1d60;  alias, 1 drivers
v0x562b8cf2ac20_0 .net "cout", 0 0, L_0x562b8d2d1cf0;  alias, 1 drivers
v0x562b8cf2ad10_0 .net "cout1", 0 0, L_0x562b8d2d19f0;  1 drivers
v0x562b8cf2adb0_0 .net "cout2", 0 0, L_0x562b8d2d1bf0;  1 drivers
v0x562b8cf2ae80_0 .net "s1", 0 0, L_0x562b8d2d1980;  1 drivers
S_0x562b8cf29c20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf29990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d1980 .functor XOR 1, L_0x562b8d2d1880, L_0x7f38f70e4b60, C4<0>, C4<0>;
L_0x562b8d2d19f0 .functor AND 1, L_0x562b8d2d1880, L_0x7f38f70e4b60, C4<1>, C4<1>;
v0x562b8cf29ec0_0 .net "S", 0 0, L_0x562b8d2d1980;  alias, 1 drivers
v0x562b8cf29fa0_0 .net "a", 0 0, L_0x562b8d2d1880;  alias, 1 drivers
v0x562b8cf2a060_0 .net "b", 0 0, L_0x7f38f70e4b60;  alias, 1 drivers
v0x562b8cf2a130_0 .net "cout", 0 0, L_0x562b8d2d19f0;  alias, 1 drivers
S_0x562b8cf2a2a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf29990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d1af0 .functor XOR 1, L_0x562b8d2d1d60, L_0x562b8d2d1980, C4<0>, C4<0>;
L_0x562b8d2d1bf0 .functor AND 1, L_0x562b8d2d1d60, L_0x562b8d2d1980, C4<1>, C4<1>;
v0x562b8cf2a510_0 .net "S", 0 0, L_0x562b8d2d1af0;  alias, 1 drivers
v0x562b8cf2a5d0_0 .net "a", 0 0, L_0x562b8d2d1d60;  alias, 1 drivers
v0x562b8cf2a690_0 .net "b", 0 0, L_0x562b8d2d1980;  alias, 1 drivers
v0x562b8cf2a790_0 .net "cout", 0 0, L_0x562b8d2d1bf0;  alias, 1 drivers
S_0x562b8cf2c470 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2d0970 .functor AND 1, L_0x562b8d2d0a80, L_0x562b8d2d0b20, C4<1>, C4<1>;
v0x562b8cf2c620_0 .net "X", 0 0, L_0x562b8d2d0a80;  1 drivers
v0x562b8cf2c700_0 .net "Y", 0 0, L_0x562b8d2d0b20;  1 drivers
v0x562b8cf2c7c0_0 .net "Z", 1 0, L_0x562b8d2d09e0;  alias, 1 drivers
L_0x7f38f70e4ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf2c880_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e4ad0;  1 drivers
v0x562b8cf2c960_0 .net "z", 0 0, L_0x562b8d2d0970;  1 drivers
L_0x562b8d2d09e0 .concat [ 1 1 0 0], L_0x562b8d2d0970, L_0x7f38f70e4ad0;
S_0x562b8cf2caf0 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2d0bc0 .functor AND 1, L_0x562b8d2d0d20, L_0x562b8d2d0e60, C4<1>, C4<1>;
v0x562b8cf2cd20_0 .net "X", 0 0, L_0x562b8d2d0d20;  1 drivers
v0x562b8cf2cde0_0 .net "Y", 0 0, L_0x562b8d2d0e60;  1 drivers
v0x562b8cf2cea0_0 .net "Z", 1 0, L_0x562b8d2d0c30;  alias, 1 drivers
L_0x7f38f70e4b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf2cf60_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e4b18;  1 drivers
v0x562b8cf2d040_0 .net "z", 0 0, L_0x562b8d2d0bc0;  1 drivers
L_0x562b8d2d0c30 .concat [ 1 1 0 0], L_0x562b8d2d0bc0, L_0x7f38f70e4b18;
S_0x562b8cf2d1d0 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cf2d3b0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2d26b0 .functor NOT 1, L_0x562b8d2d3180, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e4cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d27c0 .functor BUFZ 1, L_0x7f38f70e4cc8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d2920 .functor NOT 1, L_0x562b8d2d2880, C4<0>, C4<0>, C4<0>;
v0x562b8cf316b0_0 .net "D", 0 0, L_0x562b8d2d23a0;  alias, 1 drivers
v0x562b8cf31770_0 .net *"_ivl_9", 0 0, L_0x562b8d2d27c0;  1 drivers
v0x562b8cf31850_0 .net "a", 0 0, L_0x562b8d2d30e0;  1 drivers
v0x562b8cf31940_0 .net "abs_D", 0 0, L_0x562b8d2d3040;  alias, 1 drivers
v0x562b8cf31a20_0 .net "b", 0 0, L_0x562b8d2d3180;  1 drivers
v0x562b8cf31b50_0 .net "b_comp", 0 0, L_0x562b8d2d26b0;  1 drivers
v0x562b8cf31c60_0 .net "carry", 1 0, L_0x562b8d2d2720;  1 drivers
v0x562b8cf31d40_0 .net "cin", 0 0, L_0x7f38f70e4cc8;  1 drivers
v0x562b8cf31e00_0 .net "is_pos", 0 0, L_0x562b8d2d2880;  1 drivers
v0x562b8cf31ec0_0 .net "negative", 0 0, L_0x562b8d2d2920;  alias, 1 drivers
v0x562b8cf31f80_0 .net "twos", 0 0, L_0x562b8d2d2ca0;  1 drivers
L_0x562b8d2d2580 .part L_0x562b8d2d2720, 0, 1;
L_0x562b8d2d2720 .concat8 [ 1 1 0 0], L_0x562b8d2d27c0, L_0x562b8d2d2510;
L_0x562b8d2d2880 .part L_0x562b8d2d2720, 1, 1;
L_0x562b8d2d3040 .functor MUXZ 1, L_0x562b8d2d2ca0, L_0x562b8d2d23a0, L_0x562b8d2d2880, C4<>;
S_0x562b8cf2d580 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cf2d1d0;
 .timescale 0 0;
P_0x562b8cf2d780 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cf2d860 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cf2d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d2510 .functor OR 1, L_0x562b8d2d21c0, L_0x562b8d2d24a0, C4<0>, C4<0>;
v0x562b8cf2e700_0 .net "S", 0 0, L_0x562b8d2d23a0;  alias, 1 drivers
v0x562b8cf2e7c0_0 .net "a", 0 0, L_0x562b8d2d30e0;  alias, 1 drivers
v0x562b8cf2e890_0 .net "b", 0 0, L_0x562b8d2d26b0;  alias, 1 drivers
v0x562b8cf2e990_0 .net "cin", 0 0, L_0x562b8d2d2580;  1 drivers
v0x562b8cf2ea60_0 .net "cout", 0 0, L_0x562b8d2d2510;  1 drivers
v0x562b8cf2eb50_0 .net "cout1", 0 0, L_0x562b8d2d21c0;  1 drivers
v0x562b8cf2ebf0_0 .net "cout2", 0 0, L_0x562b8d2d24a0;  1 drivers
v0x562b8cf2ecc0_0 .net "s1", 0 0, L_0x562b8d2d2150;  1 drivers
S_0x562b8cf2dac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf2d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d2150 .functor XOR 1, L_0x562b8d2d30e0, L_0x562b8d2d26b0, C4<0>, C4<0>;
L_0x562b8d2d21c0 .functor AND 1, L_0x562b8d2d30e0, L_0x562b8d2d26b0, C4<1>, C4<1>;
v0x562b8cf2dd30_0 .net "S", 0 0, L_0x562b8d2d2150;  alias, 1 drivers
v0x562b8cf2de10_0 .net "a", 0 0, L_0x562b8d2d30e0;  alias, 1 drivers
v0x562b8cf2ded0_0 .net "b", 0 0, L_0x562b8d2d26b0;  alias, 1 drivers
v0x562b8cf2df70_0 .net "cout", 0 0, L_0x562b8d2d21c0;  alias, 1 drivers
S_0x562b8cf2e0e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf2d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d23a0 .functor XOR 1, L_0x562b8d2d2580, L_0x562b8d2d2150, C4<0>, C4<0>;
L_0x562b8d2d24a0 .functor AND 1, L_0x562b8d2d2580, L_0x562b8d2d2150, C4<1>, C4<1>;
v0x562b8cf2e350_0 .net "S", 0 0, L_0x562b8d2d23a0;  alias, 1 drivers
v0x562b8cf2e410_0 .net "a", 0 0, L_0x562b8d2d2580;  alias, 1 drivers
v0x562b8cf2e4d0_0 .net "b", 0 0, L_0x562b8d2d2150;  alias, 1 drivers
v0x562b8cf2e5d0_0 .net "cout", 0 0, L_0x562b8d2d24a0;  alias, 1 drivers
S_0x562b8cf2edb0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cf2d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cf2ef90 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2d2a30 .functor NOT 1, L_0x562b8d2d23a0, C4<0>, C4<0>, C4<0>;
v0x562b8cf31340_0 .net "cout", 0 0, L_0x562b8d2d2f80;  1 drivers
v0x562b8cf31400_0 .net "i", 0 0, L_0x562b8d2d23a0;  alias, 1 drivers
v0x562b8cf314f0_0 .net "o", 0 0, L_0x562b8d2d2ca0;  alias, 1 drivers
v0x562b8cf31590_0 .net "temp2", 0 0, L_0x562b8d2d2a30;  1 drivers
S_0x562b8cf2f070 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf2edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf2f270 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e4c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d2f10 .functor BUFZ 1, L_0x7f38f70e4c80, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d2f80 .functor BUFZ 1, L_0x562b8d2d2ea0, C4<0>, C4<0>, C4<0>;
v0x562b8cf30cd0_0 .net "S", 0 0, L_0x562b8d2d2ca0;  alias, 1 drivers
v0x562b8cf30de0_0 .net "a", 0 0, L_0x562b8d2d2a30;  alias, 1 drivers
L_0x7f38f70e4c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf30ef0_0 .net "b", 0 0, L_0x7f38f70e4c38;  1 drivers
v0x562b8cf30fe0 .array "carry", 0 1;
v0x562b8cf30fe0_0 .net v0x562b8cf30fe0 0, 0 0, L_0x562b8d2d2f10; 1 drivers
v0x562b8cf30fe0_1 .net v0x562b8cf30fe0 1, 0 0, L_0x562b8d2d2ea0; 1 drivers
v0x562b8cf310f0_0 .net "cin", 0 0, L_0x7f38f70e4c80;  1 drivers
v0x562b8cf311e0_0 .net "cout", 0 0, L_0x562b8d2d2f80;  alias, 1 drivers
S_0x562b8cf2f3f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf2f070;
 .timescale 0 0;
P_0x562b8cf2f610 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf2f6f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf2f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d2ea0 .functor OR 1, L_0x562b8d2d2ba0, L_0x562b8d2d2da0, C4<0>, C4<0>;
v0x562b8cf30620_0 .net "S", 0 0, L_0x562b8d2d2ca0;  alias, 1 drivers
v0x562b8cf306e0_0 .net "a", 0 0, L_0x562b8d2d2a30;  alias, 1 drivers
v0x562b8cf307b0_0 .net "b", 0 0, L_0x7f38f70e4c38;  alias, 1 drivers
v0x562b8cf308b0_0 .net "cin", 0 0, L_0x562b8d2d2f10;  alias, 1 drivers
v0x562b8cf30980_0 .net "cout", 0 0, L_0x562b8d2d2ea0;  alias, 1 drivers
v0x562b8cf30a70_0 .net "cout1", 0 0, L_0x562b8d2d2ba0;  1 drivers
v0x562b8cf30b10_0 .net "cout2", 0 0, L_0x562b8d2d2da0;  1 drivers
v0x562b8cf30be0_0 .net "s1", 0 0, L_0x562b8d2d2b30;  1 drivers
S_0x562b8cf2f980 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf2f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d2b30 .functor XOR 1, L_0x562b8d2d2a30, L_0x7f38f70e4c38, C4<0>, C4<0>;
L_0x562b8d2d2ba0 .functor AND 1, L_0x562b8d2d2a30, L_0x7f38f70e4c38, C4<1>, C4<1>;
v0x562b8cf2fc20_0 .net "S", 0 0, L_0x562b8d2d2b30;  alias, 1 drivers
v0x562b8cf2fd00_0 .net "a", 0 0, L_0x562b8d2d2a30;  alias, 1 drivers
v0x562b8cf2fdc0_0 .net "b", 0 0, L_0x7f38f70e4c38;  alias, 1 drivers
v0x562b8cf2fe90_0 .net "cout", 0 0, L_0x562b8d2d2ba0;  alias, 1 drivers
S_0x562b8cf30000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf2f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d2ca0 .functor XOR 1, L_0x562b8d2d2f10, L_0x562b8d2d2b30, C4<0>, C4<0>;
L_0x562b8d2d2da0 .functor AND 1, L_0x562b8d2d2f10, L_0x562b8d2d2b30, C4<1>, C4<1>;
v0x562b8cf30270_0 .net "S", 0 0, L_0x562b8d2d2ca0;  alias, 1 drivers
v0x562b8cf30330_0 .net "a", 0 0, L_0x562b8d2d2f10;  alias, 1 drivers
v0x562b8cf303f0_0 .net "b", 0 0, L_0x562b8d2d2b30;  alias, 1 drivers
v0x562b8cf304f0_0 .net "cout", 0 0, L_0x562b8d2d2da0;  alias, 1 drivers
S_0x562b8cf321d0 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2d3350 .functor AND 1, L_0x562b8d2d1e90, L_0x562b8d2d3040, C4<1>, C4<1>;
v0x562b8cf323d0_0 .net "X", 0 0, L_0x562b8d2d1e90;  alias, 1 drivers
v0x562b8cf32490_0 .net "Y", 0 0, L_0x562b8d2d3040;  alias, 1 drivers
v0x562b8cf32530_0 .net "Z", 1 0, L_0x562b8d2d34e0;  alias, 1 drivers
L_0x7f38f70e4d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf325d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e4d10;  1 drivers
v0x562b8cf32690_0 .net "z", 0 0, L_0x562b8d2d3350;  1 drivers
L_0x562b8d2d34e0 .concat [ 1 1 0 0], L_0x562b8d2d3350, L_0x7f38f70e4d10;
S_0x562b8cf32820 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf32a00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e4de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d59d0 .functor BUFZ 1, L_0x7f38f70e4de8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d5a60 .functor BUFZ 1, L_0x562b8d2d5620, C4<0>, C4<0>, C4<0>;
v0x562b8cf35c60_0 .net "S", 1 0, L_0x562b8d2d5930;  alias, 1 drivers
v0x562b8cf35d60_0 .net "a", 1 0, L_0x562b8d2d0c30;  alias, 1 drivers
v0x562b8cf35e20_0 .net "b", 1 0, L_0x562b8d2d09e0;  alias, 1 drivers
v0x562b8cf35f20 .array "carry", 0 2;
v0x562b8cf35f20_0 .net v0x562b8cf35f20 0, 0 0, L_0x562b8d2d59d0; 1 drivers
v0x562b8cf35f20_1 .net v0x562b8cf35f20 1, 0 0, L_0x562b8d2d4e30; 1 drivers
v0x562b8cf35f20_2 .net v0x562b8cf35f20 2, 0 0, L_0x562b8d2d5620; 1 drivers
v0x562b8cf36010_0 .net "cin", 0 0, L_0x7f38f70e4de8;  1 drivers
v0x562b8cf36100_0 .net "cout", 0 0, L_0x562b8d2d5a60;  alias, 1 drivers
L_0x562b8d2d4f70 .part L_0x562b8d2d0c30, 0, 1;
L_0x562b8d2d5150 .part L_0x562b8d2d09e0, 0, 1;
L_0x562b8d2d56d0 .part L_0x562b8d2d0c30, 1, 1;
L_0x562b8d2d5800 .part L_0x562b8d2d09e0, 1, 1;
L_0x562b8d2d5930 .concat8 [ 1 1 0 0], L_0x562b8d2d4b80, L_0x562b8d2d5450;
S_0x562b8cf32bb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf32820;
 .timescale 0 0;
P_0x562b8cf32db0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf32e90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf32bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d4e30 .functor OR 1, L_0x562b8d2d4aa0, L_0x562b8d2d4d10, C4<0>, C4<0>;
v0x562b8cf33d60_0 .net "S", 0 0, L_0x562b8d2d4b80;  1 drivers
v0x562b8cf33e20_0 .net "a", 0 0, L_0x562b8d2d4f70;  1 drivers
v0x562b8cf33ef0_0 .net "b", 0 0, L_0x562b8d2d5150;  1 drivers
v0x562b8cf33ff0_0 .net "cin", 0 0, L_0x562b8d2d59d0;  alias, 1 drivers
v0x562b8cf340c0_0 .net "cout", 0 0, L_0x562b8d2d4e30;  alias, 1 drivers
v0x562b8cf341b0_0 .net "cout1", 0 0, L_0x562b8d2d4aa0;  1 drivers
v0x562b8cf34250_0 .net "cout2", 0 0, L_0x562b8d2d4d10;  1 drivers
v0x562b8cf34320_0 .net "s1", 0 0, L_0x562b8d2d49a0;  1 drivers
S_0x562b8cf330f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf32e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d49a0 .functor XOR 1, L_0x562b8d2d4f70, L_0x562b8d2d5150, C4<0>, C4<0>;
L_0x562b8d2d4aa0 .functor AND 1, L_0x562b8d2d4f70, L_0x562b8d2d5150, C4<1>, C4<1>;
v0x562b8cf33360_0 .net "S", 0 0, L_0x562b8d2d49a0;  alias, 1 drivers
v0x562b8cf33440_0 .net "a", 0 0, L_0x562b8d2d4f70;  alias, 1 drivers
v0x562b8cf33500_0 .net "b", 0 0, L_0x562b8d2d5150;  alias, 1 drivers
v0x562b8cf335d0_0 .net "cout", 0 0, L_0x562b8d2d4aa0;  alias, 1 drivers
S_0x562b8cf33740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf32e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d4b80 .functor XOR 1, L_0x562b8d2d59d0, L_0x562b8d2d49a0, C4<0>, C4<0>;
L_0x562b8d2d4d10 .functor AND 1, L_0x562b8d2d59d0, L_0x562b8d2d49a0, C4<1>, C4<1>;
v0x562b8cf339b0_0 .net "S", 0 0, L_0x562b8d2d4b80;  alias, 1 drivers
v0x562b8cf33a70_0 .net "a", 0 0, L_0x562b8d2d59d0;  alias, 1 drivers
v0x562b8cf33b30_0 .net "b", 0 0, L_0x562b8d2d49a0;  alias, 1 drivers
v0x562b8cf33c30_0 .net "cout", 0 0, L_0x562b8d2d4d10;  alias, 1 drivers
S_0x562b8cf34410 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf32820;
 .timescale 0 0;
P_0x562b8cf34610 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf346d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf34410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d5620 .functor OR 1, L_0x562b8d2d53c0, L_0x562b8d2d5590, C4<0>, C4<0>;
v0x562b8cf355c0_0 .net "S", 0 0, L_0x562b8d2d5450;  1 drivers
v0x562b8cf35680_0 .net "a", 0 0, L_0x562b8d2d56d0;  1 drivers
v0x562b8cf35750_0 .net "b", 0 0, L_0x562b8d2d5800;  1 drivers
v0x562b8cf35850_0 .net "cin", 0 0, L_0x562b8d2d4e30;  alias, 1 drivers
v0x562b8cf35940_0 .net "cout", 0 0, L_0x562b8d2d5620;  alias, 1 drivers
v0x562b8cf35a30_0 .net "cout1", 0 0, L_0x562b8d2d53c0;  1 drivers
v0x562b8cf35ad0_0 .net "cout2", 0 0, L_0x562b8d2d5590;  1 drivers
v0x562b8cf35b70_0 .net "s1", 0 0, L_0x562b8d2d5310;  1 drivers
S_0x562b8cf34930 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf346d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d5310 .functor XOR 1, L_0x562b8d2d56d0, L_0x562b8d2d5800, C4<0>, C4<0>;
L_0x562b8d2d53c0 .functor AND 1, L_0x562b8d2d56d0, L_0x562b8d2d5800, C4<1>, C4<1>;
v0x562b8cf34bd0_0 .net "S", 0 0, L_0x562b8d2d5310;  alias, 1 drivers
v0x562b8cf34cb0_0 .net "a", 0 0, L_0x562b8d2d56d0;  alias, 1 drivers
v0x562b8cf34d70_0 .net "b", 0 0, L_0x562b8d2d5800;  alias, 1 drivers
v0x562b8cf34e40_0 .net "cout", 0 0, L_0x562b8d2d53c0;  alias, 1 drivers
S_0x562b8cf34fb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf346d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d5450 .functor XOR 1, L_0x562b8d2d4e30, L_0x562b8d2d5310, C4<0>, C4<0>;
L_0x562b8d2d5590 .functor AND 1, L_0x562b8d2d4e30, L_0x562b8d2d5310, C4<1>, C4<1>;
v0x562b8cf35220_0 .net "S", 0 0, L_0x562b8d2d5450;  alias, 1 drivers
v0x562b8cf352e0_0 .net "a", 0 0, L_0x562b8d2d4e30;  alias, 1 drivers
v0x562b8cf353d0_0 .net "b", 0 0, L_0x562b8d2d5310;  alias, 1 drivers
v0x562b8cf354d0_0 .net "cout", 0 0, L_0x562b8d2d5590;  alias, 1 drivers
S_0x562b8cf36240 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf36420 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d2d6ad0 .functor BUFZ 1, L_0x562b8d2d5a60, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d6c10 .functor BUFZ 1, L_0x562b8d2d6690, C4<0>, C4<0>, C4<0>;
v0x562b8cf396a0_0 .net "S", 1 0, L_0x562b8d2d6a30;  alias, 1 drivers
v0x562b8cf397a0_0 .net "a", 1 0, L_0x562b8d2d5930;  alias, 1 drivers
v0x562b8cf39860_0 .net "b", 1 0, L_0x562b8d2d47b0;  alias, 1 drivers
v0x562b8cf39930 .array "carry", 0 2;
v0x562b8cf39930_0 .net v0x562b8cf39930 0, 0 0, L_0x562b8d2d6ad0; 1 drivers
v0x562b8cf39930_1 .net v0x562b8cf39930 1, 0 0, L_0x562b8d2d5f30; 1 drivers
v0x562b8cf39930_2 .net v0x562b8cf39930 2, 0 0, L_0x562b8d2d6690; 1 drivers
v0x562b8cf39a40_0 .net "cin", 0 0, L_0x562b8d2d5a60;  alias, 1 drivers
v0x562b8cf39b30_0 .net "cout", 0 0, L_0x562b8d2d6c10;  alias, 1 drivers
L_0x562b8d2d6070 .part L_0x562b8d2d5930, 0, 1;
L_0x562b8d2d6250 .part L_0x562b8d2d47b0, 0, 1;
L_0x562b8d2d6740 .part L_0x562b8d2d5930, 1, 1;
L_0x562b8d2d6870 .part L_0x562b8d2d47b0, 1, 1;
L_0x562b8d2d6a30 .concat8 [ 1 1 0 0], L_0x562b8d2d5c80, L_0x562b8d2d64c0;
S_0x562b8cf36570 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf36240;
 .timescale 0 0;
P_0x562b8cf36790 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf36870 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf36570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d5f30 .functor OR 1, L_0x562b8d2d5ba0, L_0x562b8d2d5e10, C4<0>, C4<0>;
v0x562b8cf377a0_0 .net "S", 0 0, L_0x562b8d2d5c80;  1 drivers
v0x562b8cf37860_0 .net "a", 0 0, L_0x562b8d2d6070;  1 drivers
v0x562b8cf37930_0 .net "b", 0 0, L_0x562b8d2d6250;  1 drivers
v0x562b8cf37a30_0 .net "cin", 0 0, L_0x562b8d2d6ad0;  alias, 1 drivers
v0x562b8cf37b00_0 .net "cout", 0 0, L_0x562b8d2d5f30;  alias, 1 drivers
v0x562b8cf37bf0_0 .net "cout1", 0 0, L_0x562b8d2d5ba0;  1 drivers
v0x562b8cf37c90_0 .net "cout2", 0 0, L_0x562b8d2d5e10;  1 drivers
v0x562b8cf37d60_0 .net "s1", 0 0, L_0x562b8d2d5af0;  1 drivers
S_0x562b8cf36b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf36870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d5af0 .functor XOR 1, L_0x562b8d2d6070, L_0x562b8d2d6250, C4<0>, C4<0>;
L_0x562b8d2d5ba0 .functor AND 1, L_0x562b8d2d6070, L_0x562b8d2d6250, C4<1>, C4<1>;
v0x562b8cf36da0_0 .net "S", 0 0, L_0x562b8d2d5af0;  alias, 1 drivers
v0x562b8cf36e80_0 .net "a", 0 0, L_0x562b8d2d6070;  alias, 1 drivers
v0x562b8cf36f40_0 .net "b", 0 0, L_0x562b8d2d6250;  alias, 1 drivers
v0x562b8cf37010_0 .net "cout", 0 0, L_0x562b8d2d5ba0;  alias, 1 drivers
S_0x562b8cf37180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf36870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d5c80 .functor XOR 1, L_0x562b8d2d6ad0, L_0x562b8d2d5af0, C4<0>, C4<0>;
L_0x562b8d2d5e10 .functor AND 1, L_0x562b8d2d6ad0, L_0x562b8d2d5af0, C4<1>, C4<1>;
v0x562b8cf373f0_0 .net "S", 0 0, L_0x562b8d2d5c80;  alias, 1 drivers
v0x562b8cf374b0_0 .net "a", 0 0, L_0x562b8d2d6ad0;  alias, 1 drivers
v0x562b8cf37570_0 .net "b", 0 0, L_0x562b8d2d5af0;  alias, 1 drivers
v0x562b8cf37670_0 .net "cout", 0 0, L_0x562b8d2d5e10;  alias, 1 drivers
S_0x562b8cf37e50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf36240;
 .timescale 0 0;
P_0x562b8cf38050 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf38110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf37e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d6690 .functor OR 1, L_0x562b8d2d6430, L_0x562b8d2d6600, C4<0>, C4<0>;
v0x562b8cf39000_0 .net "S", 0 0, L_0x562b8d2d64c0;  1 drivers
v0x562b8cf390c0_0 .net "a", 0 0, L_0x562b8d2d6740;  1 drivers
v0x562b8cf39190_0 .net "b", 0 0, L_0x562b8d2d6870;  1 drivers
v0x562b8cf39290_0 .net "cin", 0 0, L_0x562b8d2d5f30;  alias, 1 drivers
v0x562b8cf39380_0 .net "cout", 0 0, L_0x562b8d2d6690;  alias, 1 drivers
v0x562b8cf39470_0 .net "cout1", 0 0, L_0x562b8d2d6430;  1 drivers
v0x562b8cf39510_0 .net "cout2", 0 0, L_0x562b8d2d6600;  1 drivers
v0x562b8cf395b0_0 .net "s1", 0 0, L_0x562b8d2d6380;  1 drivers
S_0x562b8cf38370 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf38110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d6380 .functor XOR 1, L_0x562b8d2d6740, L_0x562b8d2d6870, C4<0>, C4<0>;
L_0x562b8d2d6430 .functor AND 1, L_0x562b8d2d6740, L_0x562b8d2d6870, C4<1>, C4<1>;
v0x562b8cf38610_0 .net "S", 0 0, L_0x562b8d2d6380;  alias, 1 drivers
v0x562b8cf386f0_0 .net "a", 0 0, L_0x562b8d2d6740;  alias, 1 drivers
v0x562b8cf387b0_0 .net "b", 0 0, L_0x562b8d2d6870;  alias, 1 drivers
v0x562b8cf38880_0 .net "cout", 0 0, L_0x562b8d2d6430;  alias, 1 drivers
S_0x562b8cf389f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf38110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d64c0 .functor XOR 1, L_0x562b8d2d5f30, L_0x562b8d2d6380, C4<0>, C4<0>;
L_0x562b8d2d6600 .functor AND 1, L_0x562b8d2d5f30, L_0x562b8d2d6380, C4<1>, C4<1>;
v0x562b8cf38c60_0 .net "S", 0 0, L_0x562b8d2d64c0;  alias, 1 drivers
v0x562b8cf38d20_0 .net "a", 0 0, L_0x562b8d2d5f30;  alias, 1 drivers
v0x562b8cf38e10_0 .net "b", 0 0, L_0x562b8d2d6380;  alias, 1 drivers
v0x562b8cf38f10_0 .net "cout", 0 0, L_0x562b8d2d6600;  alias, 1 drivers
S_0x562b8cf39c80 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf39e60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e4f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d8e50 .functor BUFZ 1, L_0x7f38f70e4f50, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d8ee0 .functor BUFZ 1, L_0x562b8d2d8a00, C4<0>, C4<0>, C4<0>;
v0x562b8cf401d0_0 .net "S", 3 0, L_0x562b8d2d8db0;  alias, 1 drivers
v0x562b8cf402d0_0 .net "a", 3 0, L_0x562b8d2d6ca0;  alias, 1 drivers
v0x562b8cf403b0_0 .net "b", 3 0, L_0x562b8d2d6d40;  alias, 1 drivers
v0x562b8cf40470 .array "carry", 0 4;
v0x562b8cf40470_0 .net v0x562b8cf40470 0, 0 0, L_0x562b8d2d8e50; 1 drivers
v0x562b8cf40470_1 .net v0x562b8cf40470 1, 0 0, L_0x562b8d2d74d0; 1 drivers
v0x562b8cf40470_2 .net v0x562b8cf40470 2, 0 0, L_0x562b8d2d7ba0; 1 drivers
v0x562b8cf40470_3 .net v0x562b8cf40470 3, 0 0, L_0x562b8d2d8350; 1 drivers
v0x562b8cf40470_4 .net v0x562b8cf40470 4, 0 0, L_0x562b8d2d8a00; 1 drivers
v0x562b8cf40590_0 .net "cin", 0 0, L_0x7f38f70e4f50;  1 drivers
v0x562b8cf40680_0 .net "cout", 0 0, L_0x562b8d2d8ee0;  alias, 1 drivers
L_0x562b8d2d7610 .part L_0x562b8d2d6ca0, 0, 1;
L_0x562b8d2d7760 .part L_0x562b8d2d6d40, 0, 1;
L_0x562b8d2d7ce0 .part L_0x562b8d2d6ca0, 1, 1;
L_0x562b8d2d7ea0 .part L_0x562b8d2d6d40, 1, 1;
L_0x562b8d2d8490 .part L_0x562b8d2d6ca0, 2, 1;
L_0x562b8d2d85c0 .part L_0x562b8d2d6d40, 2, 1;
L_0x562b8d2d8b00 .part L_0x562b8d2d6ca0, 3, 1;
L_0x562b8d2d8c30 .part L_0x562b8d2d6d40, 3, 1;
L_0x562b8d2d8db0 .concat8 [ 1 1 1 1], L_0x562b8d2d7220, L_0x562b8d2d79d0, L_0x562b8d2d8180, L_0x562b8d2d8830;
S_0x562b8cf39fb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf39c80;
 .timescale 0 0;
P_0x562b8cf3a1d0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf3a2b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf39fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d74d0 .functor OR 1, L_0x562b8d2d7140, L_0x562b8d2d73b0, C4<0>, C4<0>;
v0x562b8cf3b1e0_0 .net "S", 0 0, L_0x562b8d2d7220;  1 drivers
v0x562b8cf3b2a0_0 .net "a", 0 0, L_0x562b8d2d7610;  1 drivers
v0x562b8cf3b370_0 .net "b", 0 0, L_0x562b8d2d7760;  1 drivers
v0x562b8cf3b470_0 .net "cin", 0 0, L_0x562b8d2d8e50;  alias, 1 drivers
v0x562b8cf3b540_0 .net "cout", 0 0, L_0x562b8d2d74d0;  alias, 1 drivers
v0x562b8cf3b630_0 .net "cout1", 0 0, L_0x562b8d2d7140;  1 drivers
v0x562b8cf3b6d0_0 .net "cout2", 0 0, L_0x562b8d2d73b0;  1 drivers
v0x562b8cf3b7a0_0 .net "s1", 0 0, L_0x562b8d2d7030;  1 drivers
S_0x562b8cf3a540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf3a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d7030 .functor XOR 1, L_0x562b8d2d7610, L_0x562b8d2d7760, C4<0>, C4<0>;
L_0x562b8d2d7140 .functor AND 1, L_0x562b8d2d7610, L_0x562b8d2d7760, C4<1>, C4<1>;
v0x562b8cf3a7e0_0 .net "S", 0 0, L_0x562b8d2d7030;  alias, 1 drivers
v0x562b8cf3a8c0_0 .net "a", 0 0, L_0x562b8d2d7610;  alias, 1 drivers
v0x562b8cf3a980_0 .net "b", 0 0, L_0x562b8d2d7760;  alias, 1 drivers
v0x562b8cf3aa50_0 .net "cout", 0 0, L_0x562b8d2d7140;  alias, 1 drivers
S_0x562b8cf3abc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf3a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d7220 .functor XOR 1, L_0x562b8d2d8e50, L_0x562b8d2d7030, C4<0>, C4<0>;
L_0x562b8d2d73b0 .functor AND 1, L_0x562b8d2d8e50, L_0x562b8d2d7030, C4<1>, C4<1>;
v0x562b8cf3ae30_0 .net "S", 0 0, L_0x562b8d2d7220;  alias, 1 drivers
v0x562b8cf3aef0_0 .net "a", 0 0, L_0x562b8d2d8e50;  alias, 1 drivers
v0x562b8cf3afb0_0 .net "b", 0 0, L_0x562b8d2d7030;  alias, 1 drivers
v0x562b8cf3b0b0_0 .net "cout", 0 0, L_0x562b8d2d73b0;  alias, 1 drivers
S_0x562b8cf3b890 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf39c80;
 .timescale 0 0;
P_0x562b8cf3ba90 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf3bb50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf3b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d7ba0 .functor OR 1, L_0x562b8d2d7940, L_0x562b8d2d7b10, C4<0>, C4<0>;
v0x562b8cf3ca40_0 .net "S", 0 0, L_0x562b8d2d79d0;  1 drivers
v0x562b8cf3cb00_0 .net "a", 0 0, L_0x562b8d2d7ce0;  1 drivers
v0x562b8cf3cbd0_0 .net "b", 0 0, L_0x562b8d2d7ea0;  1 drivers
v0x562b8cf3ccd0_0 .net "cin", 0 0, L_0x562b8d2d74d0;  alias, 1 drivers
v0x562b8cf3cdc0_0 .net "cout", 0 0, L_0x562b8d2d7ba0;  alias, 1 drivers
v0x562b8cf3ceb0_0 .net "cout1", 0 0, L_0x562b8d2d7940;  1 drivers
v0x562b8cf3cf50_0 .net "cout2", 0 0, L_0x562b8d2d7b10;  1 drivers
v0x562b8cf3cff0_0 .net "s1", 0 0, L_0x562b8d2d7890;  1 drivers
S_0x562b8cf3bdb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf3bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d7890 .functor XOR 1, L_0x562b8d2d7ce0, L_0x562b8d2d7ea0, C4<0>, C4<0>;
L_0x562b8d2d7940 .functor AND 1, L_0x562b8d2d7ce0, L_0x562b8d2d7ea0, C4<1>, C4<1>;
v0x562b8cf3c050_0 .net "S", 0 0, L_0x562b8d2d7890;  alias, 1 drivers
v0x562b8cf3c130_0 .net "a", 0 0, L_0x562b8d2d7ce0;  alias, 1 drivers
v0x562b8cf3c1f0_0 .net "b", 0 0, L_0x562b8d2d7ea0;  alias, 1 drivers
v0x562b8cf3c2c0_0 .net "cout", 0 0, L_0x562b8d2d7940;  alias, 1 drivers
S_0x562b8cf3c430 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf3bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d79d0 .functor XOR 1, L_0x562b8d2d74d0, L_0x562b8d2d7890, C4<0>, C4<0>;
L_0x562b8d2d7b10 .functor AND 1, L_0x562b8d2d74d0, L_0x562b8d2d7890, C4<1>, C4<1>;
v0x562b8cf3c6a0_0 .net "S", 0 0, L_0x562b8d2d79d0;  alias, 1 drivers
v0x562b8cf3c760_0 .net "a", 0 0, L_0x562b8d2d74d0;  alias, 1 drivers
v0x562b8cf3c850_0 .net "b", 0 0, L_0x562b8d2d7890;  alias, 1 drivers
v0x562b8cf3c950_0 .net "cout", 0 0, L_0x562b8d2d7b10;  alias, 1 drivers
S_0x562b8cf3d0e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cf39c80;
 .timescale 0 0;
P_0x562b8cf3d2e0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cf3d3a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf3d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d8350 .functor OR 1, L_0x562b8d2d80f0, L_0x562b8d2d82c0, C4<0>, C4<0>;
v0x562b8cf3e2c0_0 .net "S", 0 0, L_0x562b8d2d8180;  1 drivers
v0x562b8cf3e380_0 .net "a", 0 0, L_0x562b8d2d8490;  1 drivers
v0x562b8cf3e450_0 .net "b", 0 0, L_0x562b8d2d85c0;  1 drivers
v0x562b8cf3e550_0 .net "cin", 0 0, L_0x562b8d2d7ba0;  alias, 1 drivers
v0x562b8cf3e640_0 .net "cout", 0 0, L_0x562b8d2d8350;  alias, 1 drivers
v0x562b8cf3e730_0 .net "cout1", 0 0, L_0x562b8d2d80f0;  1 drivers
v0x562b8cf3e7d0_0 .net "cout2", 0 0, L_0x562b8d2d82c0;  1 drivers
v0x562b8cf3e870_0 .net "s1", 0 0, L_0x562b8d2d8060;  1 drivers
S_0x562b8cf3d630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf3d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d8060 .functor XOR 1, L_0x562b8d2d8490, L_0x562b8d2d85c0, C4<0>, C4<0>;
L_0x562b8d2d80f0 .functor AND 1, L_0x562b8d2d8490, L_0x562b8d2d85c0, C4<1>, C4<1>;
v0x562b8cf3d8d0_0 .net "S", 0 0, L_0x562b8d2d8060;  alias, 1 drivers
v0x562b8cf3d9b0_0 .net "a", 0 0, L_0x562b8d2d8490;  alias, 1 drivers
v0x562b8cf3da70_0 .net "b", 0 0, L_0x562b8d2d85c0;  alias, 1 drivers
v0x562b8cf3db40_0 .net "cout", 0 0, L_0x562b8d2d80f0;  alias, 1 drivers
S_0x562b8cf3dcb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf3d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d8180 .functor XOR 1, L_0x562b8d2d7ba0, L_0x562b8d2d8060, C4<0>, C4<0>;
L_0x562b8d2d82c0 .functor AND 1, L_0x562b8d2d7ba0, L_0x562b8d2d8060, C4<1>, C4<1>;
v0x562b8cf3df20_0 .net "S", 0 0, L_0x562b8d2d8180;  alias, 1 drivers
v0x562b8cf3dfe0_0 .net "a", 0 0, L_0x562b8d2d7ba0;  alias, 1 drivers
v0x562b8cf3e0d0_0 .net "b", 0 0, L_0x562b8d2d8060;  alias, 1 drivers
v0x562b8cf3e1d0_0 .net "cout", 0 0, L_0x562b8d2d82c0;  alias, 1 drivers
S_0x562b8cf3e960 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cf39c80;
 .timescale 0 0;
P_0x562b8cf3eb60 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cf3ec40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf3e960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d8a00 .functor OR 1, L_0x562b8d2d87a0, L_0x562b8d2d8970, C4<0>, C4<0>;
v0x562b8cf3fb30_0 .net "S", 0 0, L_0x562b8d2d8830;  1 drivers
v0x562b8cf3fbf0_0 .net "a", 0 0, L_0x562b8d2d8b00;  1 drivers
v0x562b8cf3fcc0_0 .net "b", 0 0, L_0x562b8d2d8c30;  1 drivers
v0x562b8cf3fdc0_0 .net "cin", 0 0, L_0x562b8d2d8350;  alias, 1 drivers
v0x562b8cf3feb0_0 .net "cout", 0 0, L_0x562b8d2d8a00;  alias, 1 drivers
v0x562b8cf3ffa0_0 .net "cout1", 0 0, L_0x562b8d2d87a0;  1 drivers
v0x562b8cf40040_0 .net "cout2", 0 0, L_0x562b8d2d8970;  1 drivers
v0x562b8cf400e0_0 .net "s1", 0 0, L_0x562b8d2d86f0;  1 drivers
S_0x562b8cf3eea0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf3ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d86f0 .functor XOR 1, L_0x562b8d2d8b00, L_0x562b8d2d8c30, C4<0>, C4<0>;
L_0x562b8d2d87a0 .functor AND 1, L_0x562b8d2d8b00, L_0x562b8d2d8c30, C4<1>, C4<1>;
v0x562b8cf3f140_0 .net "S", 0 0, L_0x562b8d2d86f0;  alias, 1 drivers
v0x562b8cf3f220_0 .net "a", 0 0, L_0x562b8d2d8b00;  alias, 1 drivers
v0x562b8cf3f2e0_0 .net "b", 0 0, L_0x562b8d2d8c30;  alias, 1 drivers
v0x562b8cf3f3b0_0 .net "cout", 0 0, L_0x562b8d2d87a0;  alias, 1 drivers
S_0x562b8cf3f520 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf3ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d8830 .functor XOR 1, L_0x562b8d2d8350, L_0x562b8d2d86f0, C4<0>, C4<0>;
L_0x562b8d2d8970 .functor AND 1, L_0x562b8d2d8350, L_0x562b8d2d86f0, C4<1>, C4<1>;
v0x562b8cf3f790_0 .net "S", 0 0, L_0x562b8d2d8830;  alias, 1 drivers
v0x562b8cf3f850_0 .net "a", 0 0, L_0x562b8d2d8350;  alias, 1 drivers
v0x562b8cf3f940_0 .net "b", 0 0, L_0x562b8d2d86f0;  alias, 1 drivers
v0x562b8cf3fa40_0 .net "cout", 0 0, L_0x562b8d2d8970;  alias, 1 drivers
S_0x562b8cf407e0 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8cf31ac0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2d3580 .functor NOT 2, L_0x562b8d2d34e0, C4<00>, C4<00>, C4<00>;
v0x562b8cf44570_0 .net "cout", 0 0, L_0x562b8d2d4690;  1 drivers
v0x562b8cf44630_0 .net "i", 1 0, L_0x562b8d2d34e0;  alias, 1 drivers
v0x562b8cf44700_0 .net "o", 1 0, L_0x562b8d2d4560;  alias, 1 drivers
v0x562b8cf44800_0 .net "temp2", 1 0, L_0x562b8d2d3580;  1 drivers
S_0x562b8cf40ac0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf407e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf40cc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e4da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d4600 .functor BUFZ 1, L_0x7f38f70e4da0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2d4690 .functor BUFZ 1, L_0x562b8d2d4170, C4<0>, C4<0>, C4<0>;
v0x562b8cf43f70_0 .net "S", 1 0, L_0x562b8d2d4560;  alias, 1 drivers
v0x562b8cf44070_0 .net "a", 1 0, L_0x562b8d2d3580;  alias, 1 drivers
L_0x7f38f70e4d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf44150_0 .net "b", 1 0, L_0x7f38f70e4d58;  1 drivers
v0x562b8cf44210 .array "carry", 0 2;
v0x562b8cf44210_0 .net v0x562b8cf44210 0, 0 0, L_0x562b8d2d4600; 1 drivers
v0x562b8cf44210_1 .net v0x562b8cf44210 1, 0 0, L_0x562b8d2d3ac0; 1 drivers
v0x562b8cf44210_2 .net v0x562b8cf44210 2, 0 0, L_0x562b8d2d4170; 1 drivers
v0x562b8cf44320_0 .net "cin", 0 0, L_0x7f38f70e4da0;  1 drivers
v0x562b8cf44410_0 .net "cout", 0 0, L_0x562b8d2d4690;  alias, 1 drivers
L_0x562b8d2d3c00 .part L_0x562b8d2d3580, 0, 1;
L_0x562b8d2d3d50 .part L_0x7f38f70e4d58, 0, 1;
L_0x562b8d2d4270 .part L_0x562b8d2d3580, 1, 1;
L_0x562b8d2d4430 .part L_0x7f38f70e4d58, 1, 1;
L_0x562b8d2d4560 .concat8 [ 1 1 0 0], L_0x562b8d2d3850, L_0x562b8d2d3fa0;
S_0x562b8cf40e40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf40ac0;
 .timescale 0 0;
P_0x562b8cf41060 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf41140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf40e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d3ac0 .functor OR 1, L_0x562b8d2d3790, L_0x562b8d2d39a0, C4<0>, C4<0>;
v0x562b8cf42070_0 .net "S", 0 0, L_0x562b8d2d3850;  1 drivers
v0x562b8cf42130_0 .net "a", 0 0, L_0x562b8d2d3c00;  1 drivers
v0x562b8cf42200_0 .net "b", 0 0, L_0x562b8d2d3d50;  1 drivers
v0x562b8cf42300_0 .net "cin", 0 0, L_0x562b8d2d4600;  alias, 1 drivers
v0x562b8cf423d0_0 .net "cout", 0 0, L_0x562b8d2d3ac0;  alias, 1 drivers
v0x562b8cf424c0_0 .net "cout1", 0 0, L_0x562b8d2d3790;  1 drivers
v0x562b8cf42560_0 .net "cout2", 0 0, L_0x562b8d2d39a0;  1 drivers
v0x562b8cf42630_0 .net "s1", 0 0, L_0x562b8d2d36d0;  1 drivers
S_0x562b8cf413d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf41140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d36d0 .functor XOR 1, L_0x562b8d2d3c00, L_0x562b8d2d3d50, C4<0>, C4<0>;
L_0x562b8d2d3790 .functor AND 1, L_0x562b8d2d3c00, L_0x562b8d2d3d50, C4<1>, C4<1>;
v0x562b8cf41670_0 .net "S", 0 0, L_0x562b8d2d36d0;  alias, 1 drivers
v0x562b8cf41750_0 .net "a", 0 0, L_0x562b8d2d3c00;  alias, 1 drivers
v0x562b8cf41810_0 .net "b", 0 0, L_0x562b8d2d3d50;  alias, 1 drivers
v0x562b8cf418e0_0 .net "cout", 0 0, L_0x562b8d2d3790;  alias, 1 drivers
S_0x562b8cf41a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf41140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d3850 .functor XOR 1, L_0x562b8d2d4600, L_0x562b8d2d36d0, C4<0>, C4<0>;
L_0x562b8d2d39a0 .functor AND 1, L_0x562b8d2d4600, L_0x562b8d2d36d0, C4<1>, C4<1>;
v0x562b8cf41cc0_0 .net "S", 0 0, L_0x562b8d2d3850;  alias, 1 drivers
v0x562b8cf41d80_0 .net "a", 0 0, L_0x562b8d2d4600;  alias, 1 drivers
v0x562b8cf41e40_0 .net "b", 0 0, L_0x562b8d2d36d0;  alias, 1 drivers
v0x562b8cf41f40_0 .net "cout", 0 0, L_0x562b8d2d39a0;  alias, 1 drivers
S_0x562b8cf42720 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf40ac0;
 .timescale 0 0;
P_0x562b8cf42920 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf429e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf42720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d4170 .functor OR 1, L_0x562b8d2d3f10, L_0x562b8d2d40e0, C4<0>, C4<0>;
v0x562b8cf438d0_0 .net "S", 0 0, L_0x562b8d2d3fa0;  1 drivers
v0x562b8cf43990_0 .net "a", 0 0, L_0x562b8d2d4270;  1 drivers
v0x562b8cf43a60_0 .net "b", 0 0, L_0x562b8d2d4430;  1 drivers
v0x562b8cf43b60_0 .net "cin", 0 0, L_0x562b8d2d3ac0;  alias, 1 drivers
v0x562b8cf43c50_0 .net "cout", 0 0, L_0x562b8d2d4170;  alias, 1 drivers
v0x562b8cf43d40_0 .net "cout1", 0 0, L_0x562b8d2d3f10;  1 drivers
v0x562b8cf43de0_0 .net "cout2", 0 0, L_0x562b8d2d40e0;  1 drivers
v0x562b8cf43e80_0 .net "s1", 0 0, L_0x562b8d2d3e80;  1 drivers
S_0x562b8cf42c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf429e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d3e80 .functor XOR 1, L_0x562b8d2d4270, L_0x562b8d2d4430, C4<0>, C4<0>;
L_0x562b8d2d3f10 .functor AND 1, L_0x562b8d2d4270, L_0x562b8d2d4430, C4<1>, C4<1>;
v0x562b8cf42ee0_0 .net "S", 0 0, L_0x562b8d2d3e80;  alias, 1 drivers
v0x562b8cf42fc0_0 .net "a", 0 0, L_0x562b8d2d4270;  alias, 1 drivers
v0x562b8cf43080_0 .net "b", 0 0, L_0x562b8d2d4430;  alias, 1 drivers
v0x562b8cf43150_0 .net "cout", 0 0, L_0x562b8d2d3f10;  alias, 1 drivers
S_0x562b8cf432c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf429e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d3fa0 .functor XOR 1, L_0x562b8d2d3ac0, L_0x562b8d2d3e80, C4<0>, C4<0>;
L_0x562b8d2d40e0 .functor AND 1, L_0x562b8d2d3ac0, L_0x562b8d2d3e80, C4<1>, C4<1>;
v0x562b8cf43530_0 .net "S", 0 0, L_0x562b8d2d3fa0;  alias, 1 drivers
v0x562b8cf435f0_0 .net "a", 0 0, L_0x562b8d2d3ac0;  alias, 1 drivers
v0x562b8cf436e0_0 .net "b", 0 0, L_0x562b8d2d3e80;  alias, 1 drivers
v0x562b8cf437e0_0 .net "cout", 0 0, L_0x562b8d2d40e0;  alias, 1 drivers
S_0x562b8cf448f0 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cf27240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf44ad0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d2dae10 .functor BUFZ 1, L_0x562b8d2d8ee0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2daf50 .functor BUFZ 1, L_0x562b8d2da930, C4<0>, C4<0>, C4<0>;
v0x562b8cf4ae50_0 .net "S", 3 0, L_0x562b8d2dace0;  alias, 1 drivers
v0x562b8cf4af50_0 .net "a", 3 0, L_0x562b8d2d8db0;  alias, 1 drivers
v0x562b8cf4b010_0 .net "b", 3 0, L_0x562b8d2d6e80;  alias, 1 drivers
v0x562b8cf4b0e0 .array "carry", 0 4;
v0x562b8cf4b0e0_0 .net v0x562b8cf4b0e0 0, 0 0, L_0x562b8d2dae10; 1 drivers
v0x562b8cf4b0e0_1 .net v0x562b8cf4b0e0 1, 0 0, L_0x562b8d2d9400; 1 drivers
v0x562b8cf4b0e0_2 .net v0x562b8cf4b0e0 2, 0 0, L_0x562b8d2d9b60; 1 drivers
v0x562b8cf4b0e0_3 .net v0x562b8cf4b0e0 3, 0 0, L_0x562b8d2da280; 1 drivers
v0x562b8cf4b0e0_4 .net v0x562b8cf4b0e0 4, 0 0, L_0x562b8d2da930; 1 drivers
v0x562b8cf4b200_0 .net "cin", 0 0, L_0x562b8d2d8ee0;  alias, 1 drivers
v0x562b8cf4b2f0_0 .net "cout", 0 0, L_0x562b8d2daf50;  alias, 1 drivers
L_0x562b8d2d9540 .part L_0x562b8d2d8db0, 0, 1;
L_0x562b8d2d9720 .part L_0x562b8d2d6e80, 0, 1;
L_0x562b8d2d9ca0 .part L_0x562b8d2d8db0, 1, 1;
L_0x562b8d2d9dd0 .part L_0x562b8d2d6e80, 1, 1;
L_0x562b8d2da3c0 .part L_0x562b8d2d8db0, 2, 1;
L_0x562b8d2da4f0 .part L_0x562b8d2d6e80, 2, 1;
L_0x562b8d2daa30 .part L_0x562b8d2d8db0, 3, 1;
L_0x562b8d2dab60 .part L_0x562b8d2d6e80, 3, 1;
L_0x562b8d2dace0 .concat8 [ 1 1 1 1], L_0x562b8d2d9150, L_0x562b8d2d9990, L_0x562b8d2da0b0, L_0x562b8d2da760;
S_0x562b8cf44c50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf448f0;
 .timescale 0 0;
P_0x562b8cf44e50 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf44f30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf44c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d9400 .functor OR 1, L_0x562b8d2d9070, L_0x562b8d2d92e0, C4<0>, C4<0>;
v0x562b8cf45e60_0 .net "S", 0 0, L_0x562b8d2d9150;  1 drivers
v0x562b8cf45f20_0 .net "a", 0 0, L_0x562b8d2d9540;  1 drivers
v0x562b8cf45ff0_0 .net "b", 0 0, L_0x562b8d2d9720;  1 drivers
v0x562b8cf460f0_0 .net "cin", 0 0, L_0x562b8d2dae10;  alias, 1 drivers
v0x562b8cf461c0_0 .net "cout", 0 0, L_0x562b8d2d9400;  alias, 1 drivers
v0x562b8cf462b0_0 .net "cout1", 0 0, L_0x562b8d2d9070;  1 drivers
v0x562b8cf46350_0 .net "cout2", 0 0, L_0x562b8d2d92e0;  1 drivers
v0x562b8cf46420_0 .net "s1", 0 0, L_0x562b8d2d8f70;  1 drivers
S_0x562b8cf451c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf44f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d8f70 .functor XOR 1, L_0x562b8d2d9540, L_0x562b8d2d9720, C4<0>, C4<0>;
L_0x562b8d2d9070 .functor AND 1, L_0x562b8d2d9540, L_0x562b8d2d9720, C4<1>, C4<1>;
v0x562b8cf45460_0 .net "S", 0 0, L_0x562b8d2d8f70;  alias, 1 drivers
v0x562b8cf45540_0 .net "a", 0 0, L_0x562b8d2d9540;  alias, 1 drivers
v0x562b8cf45600_0 .net "b", 0 0, L_0x562b8d2d9720;  alias, 1 drivers
v0x562b8cf456d0_0 .net "cout", 0 0, L_0x562b8d2d9070;  alias, 1 drivers
S_0x562b8cf45840 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf44f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d9150 .functor XOR 1, L_0x562b8d2dae10, L_0x562b8d2d8f70, C4<0>, C4<0>;
L_0x562b8d2d92e0 .functor AND 1, L_0x562b8d2dae10, L_0x562b8d2d8f70, C4<1>, C4<1>;
v0x562b8cf45ab0_0 .net "S", 0 0, L_0x562b8d2d9150;  alias, 1 drivers
v0x562b8cf45b70_0 .net "a", 0 0, L_0x562b8d2dae10;  alias, 1 drivers
v0x562b8cf45c30_0 .net "b", 0 0, L_0x562b8d2d8f70;  alias, 1 drivers
v0x562b8cf45d30_0 .net "cout", 0 0, L_0x562b8d2d92e0;  alias, 1 drivers
S_0x562b8cf46510 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf448f0;
 .timescale 0 0;
P_0x562b8cf46710 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf467d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf46510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2d9b60 .functor OR 1, L_0x562b8d2d9900, L_0x562b8d2d9ad0, C4<0>, C4<0>;
v0x562b8cf476c0_0 .net "S", 0 0, L_0x562b8d2d9990;  1 drivers
v0x562b8cf47780_0 .net "a", 0 0, L_0x562b8d2d9ca0;  1 drivers
v0x562b8cf47850_0 .net "b", 0 0, L_0x562b8d2d9dd0;  1 drivers
v0x562b8cf47950_0 .net "cin", 0 0, L_0x562b8d2d9400;  alias, 1 drivers
v0x562b8cf47a40_0 .net "cout", 0 0, L_0x562b8d2d9b60;  alias, 1 drivers
v0x562b8cf47b30_0 .net "cout1", 0 0, L_0x562b8d2d9900;  1 drivers
v0x562b8cf47bd0_0 .net "cout2", 0 0, L_0x562b8d2d9ad0;  1 drivers
v0x562b8cf47c70_0 .net "s1", 0 0, L_0x562b8d2d9850;  1 drivers
S_0x562b8cf46a30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf467d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d9850 .functor XOR 1, L_0x562b8d2d9ca0, L_0x562b8d2d9dd0, C4<0>, C4<0>;
L_0x562b8d2d9900 .functor AND 1, L_0x562b8d2d9ca0, L_0x562b8d2d9dd0, C4<1>, C4<1>;
v0x562b8cf46cd0_0 .net "S", 0 0, L_0x562b8d2d9850;  alias, 1 drivers
v0x562b8cf46db0_0 .net "a", 0 0, L_0x562b8d2d9ca0;  alias, 1 drivers
v0x562b8cf46e70_0 .net "b", 0 0, L_0x562b8d2d9dd0;  alias, 1 drivers
v0x562b8cf46f40_0 .net "cout", 0 0, L_0x562b8d2d9900;  alias, 1 drivers
S_0x562b8cf470b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf467d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d9990 .functor XOR 1, L_0x562b8d2d9400, L_0x562b8d2d9850, C4<0>, C4<0>;
L_0x562b8d2d9ad0 .functor AND 1, L_0x562b8d2d9400, L_0x562b8d2d9850, C4<1>, C4<1>;
v0x562b8cf47320_0 .net "S", 0 0, L_0x562b8d2d9990;  alias, 1 drivers
v0x562b8cf473e0_0 .net "a", 0 0, L_0x562b8d2d9400;  alias, 1 drivers
v0x562b8cf474d0_0 .net "b", 0 0, L_0x562b8d2d9850;  alias, 1 drivers
v0x562b8cf475d0_0 .net "cout", 0 0, L_0x562b8d2d9ad0;  alias, 1 drivers
S_0x562b8cf47d60 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cf448f0;
 .timescale 0 0;
P_0x562b8cf47f60 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cf48020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf47d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2da280 .functor OR 1, L_0x562b8d2da020, L_0x562b8d2da1f0, C4<0>, C4<0>;
v0x562b8cf48f40_0 .net "S", 0 0, L_0x562b8d2da0b0;  1 drivers
v0x562b8cf49000_0 .net "a", 0 0, L_0x562b8d2da3c0;  1 drivers
v0x562b8cf490d0_0 .net "b", 0 0, L_0x562b8d2da4f0;  1 drivers
v0x562b8cf491d0_0 .net "cin", 0 0, L_0x562b8d2d9b60;  alias, 1 drivers
v0x562b8cf492c0_0 .net "cout", 0 0, L_0x562b8d2da280;  alias, 1 drivers
v0x562b8cf493b0_0 .net "cout1", 0 0, L_0x562b8d2da020;  1 drivers
v0x562b8cf49450_0 .net "cout2", 0 0, L_0x562b8d2da1f0;  1 drivers
v0x562b8cf494f0_0 .net "s1", 0 0, L_0x562b8d2d9f90;  1 drivers
S_0x562b8cf482b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf48020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2d9f90 .functor XOR 1, L_0x562b8d2da3c0, L_0x562b8d2da4f0, C4<0>, C4<0>;
L_0x562b8d2da020 .functor AND 1, L_0x562b8d2da3c0, L_0x562b8d2da4f0, C4<1>, C4<1>;
v0x562b8cf48550_0 .net "S", 0 0, L_0x562b8d2d9f90;  alias, 1 drivers
v0x562b8cf48630_0 .net "a", 0 0, L_0x562b8d2da3c0;  alias, 1 drivers
v0x562b8cf486f0_0 .net "b", 0 0, L_0x562b8d2da4f0;  alias, 1 drivers
v0x562b8cf487c0_0 .net "cout", 0 0, L_0x562b8d2da020;  alias, 1 drivers
S_0x562b8cf48930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf48020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2da0b0 .functor XOR 1, L_0x562b8d2d9b60, L_0x562b8d2d9f90, C4<0>, C4<0>;
L_0x562b8d2da1f0 .functor AND 1, L_0x562b8d2d9b60, L_0x562b8d2d9f90, C4<1>, C4<1>;
v0x562b8cf48ba0_0 .net "S", 0 0, L_0x562b8d2da0b0;  alias, 1 drivers
v0x562b8cf48c60_0 .net "a", 0 0, L_0x562b8d2d9b60;  alias, 1 drivers
v0x562b8cf48d50_0 .net "b", 0 0, L_0x562b8d2d9f90;  alias, 1 drivers
v0x562b8cf48e50_0 .net "cout", 0 0, L_0x562b8d2da1f0;  alias, 1 drivers
S_0x562b8cf495e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cf448f0;
 .timescale 0 0;
P_0x562b8cf497e0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cf498c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf495e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2da930 .functor OR 1, L_0x562b8d2da6d0, L_0x562b8d2da8a0, C4<0>, C4<0>;
v0x562b8cf4a7b0_0 .net "S", 0 0, L_0x562b8d2da760;  1 drivers
v0x562b8cf4a870_0 .net "a", 0 0, L_0x562b8d2daa30;  1 drivers
v0x562b8cf4a940_0 .net "b", 0 0, L_0x562b8d2dab60;  1 drivers
v0x562b8cf4aa40_0 .net "cin", 0 0, L_0x562b8d2da280;  alias, 1 drivers
v0x562b8cf4ab30_0 .net "cout", 0 0, L_0x562b8d2da930;  alias, 1 drivers
v0x562b8cf4ac20_0 .net "cout1", 0 0, L_0x562b8d2da6d0;  1 drivers
v0x562b8cf4acc0_0 .net "cout2", 0 0, L_0x562b8d2da8a0;  1 drivers
v0x562b8cf4ad60_0 .net "s1", 0 0, L_0x562b8d2da620;  1 drivers
S_0x562b8cf49b20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf498c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2da620 .functor XOR 1, L_0x562b8d2daa30, L_0x562b8d2dab60, C4<0>, C4<0>;
L_0x562b8d2da6d0 .functor AND 1, L_0x562b8d2daa30, L_0x562b8d2dab60, C4<1>, C4<1>;
v0x562b8cf49dc0_0 .net "S", 0 0, L_0x562b8d2da620;  alias, 1 drivers
v0x562b8cf49ea0_0 .net "a", 0 0, L_0x562b8d2daa30;  alias, 1 drivers
v0x562b8cf49f60_0 .net "b", 0 0, L_0x562b8d2dab60;  alias, 1 drivers
v0x562b8cf4a030_0 .net "cout", 0 0, L_0x562b8d2da6d0;  alias, 1 drivers
S_0x562b8cf4a1a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf498c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2da760 .functor XOR 1, L_0x562b8d2da280, L_0x562b8d2da620, C4<0>, C4<0>;
L_0x562b8d2da8a0 .functor AND 1, L_0x562b8d2da280, L_0x562b8d2da620, C4<1>, C4<1>;
v0x562b8cf4a410_0 .net "S", 0 0, L_0x562b8d2da760;  alias, 1 drivers
v0x562b8cf4a4d0_0 .net "a", 0 0, L_0x562b8d2da280;  alias, 1 drivers
v0x562b8cf4a5c0_0 .net "b", 0 0, L_0x562b8d2da620;  alias, 1 drivers
v0x562b8cf4a6c0_0 .net "cout", 0 0, L_0x562b8d2da8a0;  alias, 1 drivers
S_0x562b8cf4ce20 .scope module, "ins2" "subtractor_Nbit" 3 107, 3 35 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cf4d000 .param/l "N" 0 3 35, +C4<00000000000000000000000000000010>;
L_0x562b8d2debd0 .functor NOT 2, L_0x562b8d2e04f0, C4<00>, C4<00>, C4<00>;
L_0x7f38f70e5100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2dedf0 .functor BUFZ 1, L_0x7f38f70e5100, C4<0>, C4<0>, C4<0>;
L_0x562b8d2defe0 .functor NOT 1, L_0x562b8d2deeb0, C4<0>, C4<0>, C4<0>;
v0x562b8cf54330_0 .net "D", 1 0, L_0x562b8d2deb30;  alias, 1 drivers
v0x562b8cf54420_0 .net *"_ivl_21", 0 0, L_0x562b8d2dedf0;  1 drivers
v0x562b8cf544e0_0 .net "a", 1 0, L_0x562b8d2e0450;  1 drivers
v0x562b8cf545d0_0 .net "abs_D", 1 0, L_0x562b8d2e0300;  alias, 1 drivers
v0x562b8cf546b0_0 .net "b", 1 0, L_0x562b8d2e04f0;  1 drivers
v0x562b8cf547e0_0 .net "b_comp", 1 0, L_0x562b8d2debd0;  1 drivers
v0x562b8cf548c0_0 .net "carry", 2 0, L_0x562b8d2dec60;  1 drivers
v0x562b8cf549a0_0 .net "cin", 0 0, L_0x7f38f70e5100;  1 drivers
v0x562b8cf54a60_0 .net "is_pos", 0 0, L_0x562b8d2deeb0;  1 drivers
v0x562b8cf54b20_0 .net "negative", 0 0, L_0x562b8d2defe0;  alias, 1 drivers
v0x562b8cf54be0_0 .net "twos", 1 0, L_0x562b8d2e0140;  1 drivers
L_0x562b8d2de010 .part L_0x562b8d2e0450, 0, 1;
L_0x562b8d2de140 .part L_0x562b8d2debd0, 0, 1;
L_0x562b8d2de270 .part L_0x562b8d2dec60, 0, 1;
L_0x562b8d2de7a0 .part L_0x562b8d2e0450, 1, 1;
L_0x562b8d2de8d0 .part L_0x562b8d2debd0, 1, 1;
L_0x562b8d2dea00 .part L_0x562b8d2dec60, 1, 1;
L_0x562b8d2deb30 .concat8 [ 1 1 0 0], L_0x562b8d2ddd10, L_0x562b8d2de4a0;
L_0x562b8d2dec60 .concat8 [ 1 1 1 0], L_0x562b8d2dedf0, L_0x562b8d2ddf80, L_0x562b8d2de710;
L_0x562b8d2deeb0 .part L_0x562b8d2dec60, 2, 1;
L_0x562b8d2e0300 .functor MUXZ 2, L_0x562b8d2e0140, L_0x562b8d2deb30, L_0x562b8d2deeb0, C4<>;
S_0x562b8cf4d180 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cf4ce20;
 .timescale 0 0;
P_0x562b8cf4d380 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cf4d460 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cf4d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ddf80 .functor OR 1, L_0x562b8d2ddc30, L_0x562b8d2ddef0, C4<0>, C4<0>;
v0x562b8cf4e300_0 .net "S", 0 0, L_0x562b8d2ddd10;  1 drivers
v0x562b8cf4e3c0_0 .net "a", 0 0, L_0x562b8d2de010;  1 drivers
v0x562b8cf4e490_0 .net "b", 0 0, L_0x562b8d2de140;  1 drivers
v0x562b8cf4e590_0 .net "cin", 0 0, L_0x562b8d2de270;  1 drivers
v0x562b8cf4e660_0 .net "cout", 0 0, L_0x562b8d2ddf80;  1 drivers
v0x562b8cf4e750_0 .net "cout1", 0 0, L_0x562b8d2ddc30;  1 drivers
v0x562b8cf4e7f0_0 .net "cout2", 0 0, L_0x562b8d2ddef0;  1 drivers
v0x562b8cf4e8c0_0 .net "s1", 0 0, L_0x562b8d2ddae0;  1 drivers
S_0x562b8cf4d6c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf4d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ddae0 .functor XOR 1, L_0x562b8d2de010, L_0x562b8d2de140, C4<0>, C4<0>;
L_0x562b8d2ddc30 .functor AND 1, L_0x562b8d2de010, L_0x562b8d2de140, C4<1>, C4<1>;
v0x562b8cf4d930_0 .net "S", 0 0, L_0x562b8d2ddae0;  alias, 1 drivers
v0x562b8cf4da10_0 .net "a", 0 0, L_0x562b8d2de010;  alias, 1 drivers
v0x562b8cf4dad0_0 .net "b", 0 0, L_0x562b8d2de140;  alias, 1 drivers
v0x562b8cf4db70_0 .net "cout", 0 0, L_0x562b8d2ddc30;  alias, 1 drivers
S_0x562b8cf4dce0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf4d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ddd10 .functor XOR 1, L_0x562b8d2de270, L_0x562b8d2ddae0, C4<0>, C4<0>;
L_0x562b8d2ddef0 .functor AND 1, L_0x562b8d2de270, L_0x562b8d2ddae0, C4<1>, C4<1>;
v0x562b8cf4df50_0 .net "S", 0 0, L_0x562b8d2ddd10;  alias, 1 drivers
v0x562b8cf4e010_0 .net "a", 0 0, L_0x562b8d2de270;  alias, 1 drivers
v0x562b8cf4e0d0_0 .net "b", 0 0, L_0x562b8d2ddae0;  alias, 1 drivers
v0x562b8cf4e1d0_0 .net "cout", 0 0, L_0x562b8d2ddef0;  alias, 1 drivers
S_0x562b8cf4e9b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562b8cf4ce20;
 .timescale 0 0;
P_0x562b8cf4ebb0 .param/l "i" 0 3 49, +C4<01>;
S_0x562b8cf4ec70 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cf4e9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2de710 .functor OR 1, L_0x562b8d2de410, L_0x562b8d2de680, C4<0>, C4<0>;
v0x562b8cf4fb70_0 .net "S", 0 0, L_0x562b8d2de4a0;  1 drivers
v0x562b8cf4fc30_0 .net "a", 0 0, L_0x562b8d2de7a0;  1 drivers
v0x562b8cf4fd00_0 .net "b", 0 0, L_0x562b8d2de8d0;  1 drivers
v0x562b8cf4fe00_0 .net "cin", 0 0, L_0x562b8d2dea00;  1 drivers
v0x562b8cf4fed0_0 .net "cout", 0 0, L_0x562b8d2de710;  1 drivers
v0x562b8cf4ffc0_0 .net "cout1", 0 0, L_0x562b8d2de410;  1 drivers
v0x562b8cf50060_0 .net "cout2", 0 0, L_0x562b8d2de680;  1 drivers
v0x562b8cf50130_0 .net "s1", 0 0, L_0x562b8d2de3a0;  1 drivers
S_0x562b8cf4eed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf4ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2de3a0 .functor XOR 1, L_0x562b8d2de7a0, L_0x562b8d2de8d0, C4<0>, C4<0>;
L_0x562b8d2de410 .functor AND 1, L_0x562b8d2de7a0, L_0x562b8d2de8d0, C4<1>, C4<1>;
v0x562b8cf4f170_0 .net "S", 0 0, L_0x562b8d2de3a0;  alias, 1 drivers
v0x562b8cf4f250_0 .net "a", 0 0, L_0x562b8d2de7a0;  alias, 1 drivers
v0x562b8cf4f310_0 .net "b", 0 0, L_0x562b8d2de8d0;  alias, 1 drivers
v0x562b8cf4f3e0_0 .net "cout", 0 0, L_0x562b8d2de410;  alias, 1 drivers
S_0x562b8cf4f550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf4ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2de4a0 .functor XOR 1, L_0x562b8d2dea00, L_0x562b8d2de3a0, C4<0>, C4<0>;
L_0x562b8d2de680 .functor AND 1, L_0x562b8d2dea00, L_0x562b8d2de3a0, C4<1>, C4<1>;
v0x562b8cf4f7c0_0 .net "S", 0 0, L_0x562b8d2de4a0;  alias, 1 drivers
v0x562b8cf4f880_0 .net "a", 0 0, L_0x562b8d2dea00;  alias, 1 drivers
v0x562b8cf4f940_0 .net "b", 0 0, L_0x562b8d2de3a0;  alias, 1 drivers
v0x562b8cf4fa40_0 .net "cout", 0 0, L_0x562b8d2de680;  alias, 1 drivers
S_0x562b8cf50220 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cf4ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8cf50400 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2df0a0 .functor NOT 2, L_0x562b8d2deb30, C4<00>, C4<00>, C4<00>;
v0x562b8cf53fa0_0 .net "cout", 0 0, L_0x562b8d2e0270;  1 drivers
v0x562b8cf54060_0 .net "i", 1 0, L_0x562b8d2deb30;  alias, 1 drivers
v0x562b8cf54120_0 .net "o", 1 0, L_0x562b8d2e0140;  alias, 1 drivers
v0x562b8cf54220_0 .net "temp2", 1 0, L_0x562b8d2df0a0;  1 drivers
S_0x562b8cf50510 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf50220;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf506f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e50b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e01e0 .functor BUFZ 1, L_0x7f38f70e50b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e0270 .functor BUFZ 1, L_0x562b8d2dfd50, C4<0>, C4<0>, C4<0>;
v0x562b8cf539a0_0 .net "S", 1 0, L_0x562b8d2e0140;  alias, 1 drivers
v0x562b8cf53aa0_0 .net "a", 1 0, L_0x562b8d2df0a0;  alias, 1 drivers
L_0x7f38f70e5070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf53b80_0 .net "b", 1 0, L_0x7f38f70e5070;  1 drivers
v0x562b8cf53c40 .array "carry", 0 2;
v0x562b8cf53c40_0 .net v0x562b8cf53c40 0, 0 0, L_0x562b8d2e01e0; 1 drivers
v0x562b8cf53c40_1 .net v0x562b8cf53c40 1, 0 0, L_0x562b8d2df6a0; 1 drivers
v0x562b8cf53c40_2 .net v0x562b8cf53c40 2, 0 0, L_0x562b8d2dfd50; 1 drivers
v0x562b8cf53d50_0 .net "cin", 0 0, L_0x7f38f70e50b8;  1 drivers
v0x562b8cf53e40_0 .net "cout", 0 0, L_0x562b8d2e0270;  alias, 1 drivers
L_0x562b8d2df7e0 .part L_0x562b8d2df0a0, 0, 1;
L_0x562b8d2df930 .part L_0x7f38f70e5070, 0, 1;
L_0x562b8d2dfe50 .part L_0x562b8d2df0a0, 1, 1;
L_0x562b8d2e0010 .part L_0x7f38f70e5070, 1, 1;
L_0x562b8d2e0140 .concat8 [ 1 1 0 0], L_0x562b8d2df3f0, L_0x562b8d2dfb80;
S_0x562b8cf50870 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf50510;
 .timescale 0 0;
P_0x562b8cf50a90 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf50b70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf50870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2df6a0 .functor OR 1, L_0x562b8d2df310, L_0x562b8d2df580, C4<0>, C4<0>;
v0x562b8cf51aa0_0 .net "S", 0 0, L_0x562b8d2df3f0;  1 drivers
v0x562b8cf51b60_0 .net "a", 0 0, L_0x562b8d2df7e0;  1 drivers
v0x562b8cf51c30_0 .net "b", 0 0, L_0x562b8d2df930;  1 drivers
v0x562b8cf51d30_0 .net "cin", 0 0, L_0x562b8d2e01e0;  alias, 1 drivers
v0x562b8cf51e00_0 .net "cout", 0 0, L_0x562b8d2df6a0;  alias, 1 drivers
v0x562b8cf51ef0_0 .net "cout1", 0 0, L_0x562b8d2df310;  1 drivers
v0x562b8cf51f90_0 .net "cout2", 0 0, L_0x562b8d2df580;  1 drivers
v0x562b8cf52060_0 .net "s1", 0 0, L_0x562b8d2df210;  1 drivers
S_0x562b8cf50e00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf50b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2df210 .functor XOR 1, L_0x562b8d2df7e0, L_0x562b8d2df930, C4<0>, C4<0>;
L_0x562b8d2df310 .functor AND 1, L_0x562b8d2df7e0, L_0x562b8d2df930, C4<1>, C4<1>;
v0x562b8cf510a0_0 .net "S", 0 0, L_0x562b8d2df210;  alias, 1 drivers
v0x562b8cf51180_0 .net "a", 0 0, L_0x562b8d2df7e0;  alias, 1 drivers
v0x562b8cf51240_0 .net "b", 0 0, L_0x562b8d2df930;  alias, 1 drivers
v0x562b8cf51310_0 .net "cout", 0 0, L_0x562b8d2df310;  alias, 1 drivers
S_0x562b8cf51480 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf50b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2df3f0 .functor XOR 1, L_0x562b8d2e01e0, L_0x562b8d2df210, C4<0>, C4<0>;
L_0x562b8d2df580 .functor AND 1, L_0x562b8d2e01e0, L_0x562b8d2df210, C4<1>, C4<1>;
v0x562b8cf516f0_0 .net "S", 0 0, L_0x562b8d2df3f0;  alias, 1 drivers
v0x562b8cf517b0_0 .net "a", 0 0, L_0x562b8d2e01e0;  alias, 1 drivers
v0x562b8cf51870_0 .net "b", 0 0, L_0x562b8d2df210;  alias, 1 drivers
v0x562b8cf51970_0 .net "cout", 0 0, L_0x562b8d2df580;  alias, 1 drivers
S_0x562b8cf52150 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf50510;
 .timescale 0 0;
P_0x562b8cf52350 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf52410 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf52150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2dfd50 .functor OR 1, L_0x562b8d2dfaf0, L_0x562b8d2dfcc0, C4<0>, C4<0>;
v0x562b8cf53300_0 .net "S", 0 0, L_0x562b8d2dfb80;  1 drivers
v0x562b8cf533c0_0 .net "a", 0 0, L_0x562b8d2dfe50;  1 drivers
v0x562b8cf53490_0 .net "b", 0 0, L_0x562b8d2e0010;  1 drivers
v0x562b8cf53590_0 .net "cin", 0 0, L_0x562b8d2df6a0;  alias, 1 drivers
v0x562b8cf53680_0 .net "cout", 0 0, L_0x562b8d2dfd50;  alias, 1 drivers
v0x562b8cf53770_0 .net "cout1", 0 0, L_0x562b8d2dfaf0;  1 drivers
v0x562b8cf53810_0 .net "cout2", 0 0, L_0x562b8d2dfcc0;  1 drivers
v0x562b8cf538b0_0 .net "s1", 0 0, L_0x562b8d2dfa60;  1 drivers
S_0x562b8cf52670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf52410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2dfa60 .functor XOR 1, L_0x562b8d2dfe50, L_0x562b8d2e0010, C4<0>, C4<0>;
L_0x562b8d2dfaf0 .functor AND 1, L_0x562b8d2dfe50, L_0x562b8d2e0010, C4<1>, C4<1>;
v0x562b8cf52910_0 .net "S", 0 0, L_0x562b8d2dfa60;  alias, 1 drivers
v0x562b8cf529f0_0 .net "a", 0 0, L_0x562b8d2dfe50;  alias, 1 drivers
v0x562b8cf52ab0_0 .net "b", 0 0, L_0x562b8d2e0010;  alias, 1 drivers
v0x562b8cf52b80_0 .net "cout", 0 0, L_0x562b8d2dfaf0;  alias, 1 drivers
S_0x562b8cf52cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf52410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2dfb80 .functor XOR 1, L_0x562b8d2df6a0, L_0x562b8d2dfa60, C4<0>, C4<0>;
L_0x562b8d2dfcc0 .functor AND 1, L_0x562b8d2df6a0, L_0x562b8d2dfa60, C4<1>, C4<1>;
v0x562b8cf52f60_0 .net "S", 0 0, L_0x562b8d2dfb80;  alias, 1 drivers
v0x562b8cf53020_0 .net "a", 0 0, L_0x562b8d2df6a0;  alias, 1 drivers
v0x562b8cf53110_0 .net "b", 0 0, L_0x562b8d2dfa60;  alias, 1 drivers
v0x562b8cf53210_0 .net "cout", 0 0, L_0x562b8d2dfcc0;  alias, 1 drivers
S_0x562b8cf54da0 .scope module, "ins3" "karatsuba_2" 3 108, 3 73 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x562b8d2e4aa0 .functor XOR 1, L_0x562b8d2e1670, L_0x562b8d2e2a60, C4<0>, C4<0>;
v0x562b8cf79080_0 .net "X", 1 0, L_0x562b8d2dd850;  alias, 1 drivers
v0x562b8cf79160_0 .net "Y", 1 0, L_0x562b8d2e0300;  alias, 1 drivers
v0x562b8cf79230_0 .net "Z", 3 0, L_0x562b8d2ea780;  alias, 1 drivers
v0x562b8cf79330_0 .net *"_ivl_20", 0 0, L_0x562b8d2e4aa0;  1 drivers
L_0x7f38f70e54a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf793d0_0 .net/2u *"_ivl_26", 1 0, L_0x7f38f70e54a8;  1 drivers
L_0x7f38f70e54f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf79500_0 .net/2u *"_ivl_30", 0 0, L_0x7f38f70e54f0;  1 drivers
L_0x7f38f70e5538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf795e0_0 .net/2u *"_ivl_32", 0 0, L_0x7f38f70e5538;  1 drivers
L_0x7f38f70e5580 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf796c0_0 .net/2u *"_ivl_36", 1 0, L_0x7f38f70e5580;  1 drivers
v0x562b8cf797a0_0 .net "a", 0 0, L_0x562b8d2e1030;  1 drivers
v0x562b8cf798d0_0 .net "a_abs", 0 0, L_0x562b8d2e1ef0;  1 drivers
v0x562b8cf79970_0 .net "b", 0 0, L_0x562b8d2e2420;  1 drivers
v0x562b8cf79aa0_0 .net "b_abs", 0 0, L_0x562b8d2e32e0;  1 drivers
v0x562b8cf79b40_0 .net "c1", 0 0, L_0x562b8d2e5de0;  1 drivers
v0x562b8cf79be0_0 .net "c2", 0 0, L_0x562b8d2e6f90;  1 drivers
v0x562b8cf79c80_0 .net "c3", 0 0, L_0x562b8d2e8f30;  1 drivers
v0x562b8cf79d70_0 .net "c4", 0 0, L_0x562b8d2ea9b0;  1 drivers
v0x562b8cf79e10_0 .net "neg_a", 0 0, L_0x562b8d2e1670;  1 drivers
v0x562b8cf79fc0_0 .net "neg_b", 0 0, L_0x562b8d2e2a60;  1 drivers
v0x562b8cf7a060_0 .net "temp", 3 0, L_0x562b8d2e8e20;  1 drivers
v0x562b8cf7a150_0 .net "term1", 3 0, L_0x562b8d2e7020;  1 drivers
v0x562b8cf7a1f0_0 .net "term2", 3 0, L_0x562b8d2e70c0;  1 drivers
v0x562b8cf7a290_0 .net "term3", 3 0, L_0x562b8d2e7200;  1 drivers
v0x562b8cf7a360_0 .net "z0", 1 0, L_0x562b8d2e0af0;  1 drivers
v0x562b8cf7a450_0 .net "z1", 1 0, L_0x562b8d2e6db0;  1 drivers
v0x562b8cf7a4f0_0 .net "z1_1", 1 0, L_0x562b8d2e4b30;  1 drivers
v0x562b8cf7a5c0_0 .net "z1_2", 1 0, L_0x562b8d2e5cb0;  1 drivers
v0x562b8cf7a6b0_0 .net "z1_3", 1 0, L_0x562b8d2e3760;  1 drivers
v0x562b8cf7a7a0_0 .net "z1_4", 1 0, L_0x562b8d2e48e0;  1 drivers
v0x562b8cf7a8b0_0 .net "z2", 1 0, L_0x562b8d2e0670;  1 drivers
L_0x562b8d2e07b0 .part L_0x562b8d2dd850, 1, 1;
L_0x562b8d2e0930 .part L_0x562b8d2e0300, 1, 1;
L_0x562b8d2e0be0 .part L_0x562b8d2dd850, 0, 1;
L_0x562b8d2e0cd0 .part L_0x562b8d2e0300, 0, 1;
L_0x562b8d2e1f90 .part L_0x562b8d2dd850, 0, 1;
L_0x562b8d2e2030 .part L_0x562b8d2dd850, 1, 1;
L_0x562b8d2e3380 .part L_0x562b8d2e0300, 1, 1;
L_0x562b8d2e3420 .part L_0x562b8d2e0300, 0, 1;
L_0x562b8d2e4b30 .functor MUXZ 2, L_0x562b8d2e3760, L_0x562b8d2e48e0, L_0x562b8d2e4aa0, C4<>;
L_0x562b8d2e7020 .concat [ 2 2 0 0], L_0x562b8d2e0af0, L_0x7f38f70e54a8;
L_0x562b8d2e70c0 .concat [ 1 2 1 0], L_0x7f38f70e5538, L_0x562b8d2e6db0, L_0x7f38f70e54f0;
L_0x562b8d2e7200 .concat [ 2 2 0 0], L_0x7f38f70e5580, L_0x562b8d2e0670;
S_0x562b8cf55040 .scope module, "ins1" "subtractor_Nbit" 3 79, 3 35 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cf55240 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2e13c0 .functor NOT 1, L_0x562b8d2e2030, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e5268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e1510 .functor BUFZ 1, L_0x7f38f70e5268, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e1670 .functor NOT 1, L_0x562b8d2e15d0, C4<0>, C4<0>, C4<0>;
v0x562b8cf59590_0 .net "D", 0 0, L_0x562b8d2e1030;  alias, 1 drivers
v0x562b8cf59650_0 .net *"_ivl_9", 0 0, L_0x562b8d2e1510;  1 drivers
v0x562b8cf59730_0 .net "a", 0 0, L_0x562b8d2e1f90;  1 drivers
v0x562b8cf59820_0 .net "abs_D", 0 0, L_0x562b8d2e1ef0;  alias, 1 drivers
v0x562b8cf59900_0 .net "b", 0 0, L_0x562b8d2e2030;  1 drivers
v0x562b8cf59a30_0 .net "b_comp", 0 0, L_0x562b8d2e13c0;  1 drivers
v0x562b8cf59b40_0 .net "carry", 1 0, L_0x562b8d2e1450;  1 drivers
v0x562b8cf59c20_0 .net "cin", 0 0, L_0x7f38f70e5268;  1 drivers
v0x562b8cf59ce0_0 .net "is_pos", 0 0, L_0x562b8d2e15d0;  1 drivers
v0x562b8cf59da0_0 .net "negative", 0 0, L_0x562b8d2e1670;  alias, 1 drivers
v0x562b8cf59e60_0 .net "twos", 0 0, L_0x562b8d2e1a70;  1 drivers
L_0x562b8d2e1290 .part L_0x562b8d2e1450, 0, 1;
L_0x562b8d2e1450 .concat8 [ 1 1 0 0], L_0x562b8d2e1510, L_0x562b8d2e1200;
L_0x562b8d2e15d0 .part L_0x562b8d2e1450, 1, 1;
L_0x562b8d2e1ef0 .functor MUXZ 1, L_0x562b8d2e1a70, L_0x562b8d2e1030, L_0x562b8d2e15d0, C4<>;
S_0x562b8cf55410 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cf55040;
 .timescale 0 0;
P_0x562b8cf55630 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cf55710 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cf55410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e1200 .functor OR 1, L_0x562b8d2e0e30, L_0x562b8d2e1170, C4<0>, C4<0>;
v0x562b8cf565e0_0 .net "S", 0 0, L_0x562b8d2e1030;  alias, 1 drivers
v0x562b8cf566a0_0 .net "a", 0 0, L_0x562b8d2e1f90;  alias, 1 drivers
v0x562b8cf56770_0 .net "b", 0 0, L_0x562b8d2e13c0;  alias, 1 drivers
v0x562b8cf56870_0 .net "cin", 0 0, L_0x562b8d2e1290;  1 drivers
v0x562b8cf56940_0 .net "cout", 0 0, L_0x562b8d2e1200;  1 drivers
v0x562b8cf56a30_0 .net "cout1", 0 0, L_0x562b8d2e0e30;  1 drivers
v0x562b8cf56ad0_0 .net "cout2", 0 0, L_0x562b8d2e1170;  1 drivers
v0x562b8cf56ba0_0 .net "s1", 0 0, L_0x562b8d2e0dc0;  1 drivers
S_0x562b8cf55970 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf55710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e0dc0 .functor XOR 1, L_0x562b8d2e1f90, L_0x562b8d2e13c0, C4<0>, C4<0>;
L_0x562b8d2e0e30 .functor AND 1, L_0x562b8d2e1f90, L_0x562b8d2e13c0, C4<1>, C4<1>;
v0x562b8cf55be0_0 .net "S", 0 0, L_0x562b8d2e0dc0;  alias, 1 drivers
v0x562b8cf55cc0_0 .net "a", 0 0, L_0x562b8d2e1f90;  alias, 1 drivers
v0x562b8cf55d80_0 .net "b", 0 0, L_0x562b8d2e13c0;  alias, 1 drivers
v0x562b8cf55e50_0 .net "cout", 0 0, L_0x562b8d2e0e30;  alias, 1 drivers
S_0x562b8cf55fc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf55710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e1030 .functor XOR 1, L_0x562b8d2e1290, L_0x562b8d2e0dc0, C4<0>, C4<0>;
L_0x562b8d2e1170 .functor AND 1, L_0x562b8d2e1290, L_0x562b8d2e0dc0, C4<1>, C4<1>;
v0x562b8cf56230_0 .net "S", 0 0, L_0x562b8d2e1030;  alias, 1 drivers
v0x562b8cf562f0_0 .net "a", 0 0, L_0x562b8d2e1290;  alias, 1 drivers
v0x562b8cf563b0_0 .net "b", 0 0, L_0x562b8d2e0dc0;  alias, 1 drivers
v0x562b8cf564b0_0 .net "cout", 0 0, L_0x562b8d2e1170;  alias, 1 drivers
S_0x562b8cf56c90 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cf55040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cf56e70 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2e1780 .functor NOT 1, L_0x562b8d2e1030, C4<0>, C4<0>, C4<0>;
v0x562b8cf59220_0 .net "cout", 0 0, L_0x562b8d2e1e10;  1 drivers
v0x562b8cf592e0_0 .net "i", 0 0, L_0x562b8d2e1030;  alias, 1 drivers
v0x562b8cf593d0_0 .net "o", 0 0, L_0x562b8d2e1a70;  alias, 1 drivers
v0x562b8cf59470_0 .net "temp2", 0 0, L_0x562b8d2e1780;  1 drivers
S_0x562b8cf56f50 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf56c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf57150 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e5220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e1d80 .functor BUFZ 1, L_0x7f38f70e5220, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e1e10 .functor BUFZ 1, L_0x562b8d2e1cd0, C4<0>, C4<0>, C4<0>;
v0x562b8cf58bb0_0 .net "S", 0 0, L_0x562b8d2e1a70;  alias, 1 drivers
v0x562b8cf58cc0_0 .net "a", 0 0, L_0x562b8d2e1780;  alias, 1 drivers
L_0x7f38f70e51d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf58dd0_0 .net "b", 0 0, L_0x7f38f70e51d8;  1 drivers
v0x562b8cf58ec0 .array "carry", 0 1;
v0x562b8cf58ec0_0 .net v0x562b8cf58ec0 0, 0 0, L_0x562b8d2e1d80; 1 drivers
v0x562b8cf58ec0_1 .net v0x562b8cf58ec0 1, 0 0, L_0x562b8d2e1cd0; 1 drivers
v0x562b8cf58fd0_0 .net "cin", 0 0, L_0x7f38f70e5220;  1 drivers
v0x562b8cf590c0_0 .net "cout", 0 0, L_0x562b8d2e1e10;  alias, 1 drivers
S_0x562b8cf572d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf56f50;
 .timescale 0 0;
P_0x562b8cf574f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf575d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf572d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e1cd0 .functor OR 1, L_0x562b8d2e1950, L_0x562b8d2e1bb0, C4<0>, C4<0>;
v0x562b8cf58500_0 .net "S", 0 0, L_0x562b8d2e1a70;  alias, 1 drivers
v0x562b8cf585c0_0 .net "a", 0 0, L_0x562b8d2e1780;  alias, 1 drivers
v0x562b8cf58690_0 .net "b", 0 0, L_0x7f38f70e51d8;  alias, 1 drivers
v0x562b8cf58790_0 .net "cin", 0 0, L_0x562b8d2e1d80;  alias, 1 drivers
v0x562b8cf58860_0 .net "cout", 0 0, L_0x562b8d2e1cd0;  alias, 1 drivers
v0x562b8cf58950_0 .net "cout1", 0 0, L_0x562b8d2e1950;  1 drivers
v0x562b8cf589f0_0 .net "cout2", 0 0, L_0x562b8d2e1bb0;  1 drivers
v0x562b8cf58ac0_0 .net "s1", 0 0, L_0x562b8d2e18a0;  1 drivers
S_0x562b8cf57860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf575d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e18a0 .functor XOR 1, L_0x562b8d2e1780, L_0x7f38f70e51d8, C4<0>, C4<0>;
L_0x562b8d2e1950 .functor AND 1, L_0x562b8d2e1780, L_0x7f38f70e51d8, C4<1>, C4<1>;
v0x562b8cf57b00_0 .net "S", 0 0, L_0x562b8d2e18a0;  alias, 1 drivers
v0x562b8cf57be0_0 .net "a", 0 0, L_0x562b8d2e1780;  alias, 1 drivers
v0x562b8cf57ca0_0 .net "b", 0 0, L_0x7f38f70e51d8;  alias, 1 drivers
v0x562b8cf57d70_0 .net "cout", 0 0, L_0x562b8d2e1950;  alias, 1 drivers
S_0x562b8cf57ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf575d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e1a70 .functor XOR 1, L_0x562b8d2e1d80, L_0x562b8d2e18a0, C4<0>, C4<0>;
L_0x562b8d2e1bb0 .functor AND 1, L_0x562b8d2e1d80, L_0x562b8d2e18a0, C4<1>, C4<1>;
v0x562b8cf58150_0 .net "S", 0 0, L_0x562b8d2e1a70;  alias, 1 drivers
v0x562b8cf58210_0 .net "a", 0 0, L_0x562b8d2e1d80;  alias, 1 drivers
v0x562b8cf582d0_0 .net "b", 0 0, L_0x562b8d2e18a0;  alias, 1 drivers
v0x562b8cf583d0_0 .net "cout", 0 0, L_0x562b8d2e1bb0;  alias, 1 drivers
S_0x562b8cf5a0b0 .scope module, "ins11" "karatsuba_1" 3 75, 3 68 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2e05e0 .functor AND 1, L_0x562b8d2e07b0, L_0x562b8d2e0930, C4<1>, C4<1>;
v0x562b8cf5a260_0 .net "X", 0 0, L_0x562b8d2e07b0;  1 drivers
v0x562b8cf5a340_0 .net "Y", 0 0, L_0x562b8d2e0930;  1 drivers
v0x562b8cf5a400_0 .net "Z", 1 0, L_0x562b8d2e0670;  alias, 1 drivers
L_0x7f38f70e5148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf5a4c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e5148;  1 drivers
v0x562b8cf5a5a0_0 .net "z", 0 0, L_0x562b8d2e05e0;  1 drivers
L_0x562b8d2e0670 .concat [ 1 1 0 0], L_0x562b8d2e05e0, L_0x7f38f70e5148;
S_0x562b8cf5a730 .scope module, "ins12" "karatsuba_1" 3 76, 3 68 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2e0a60 .functor AND 1, L_0x562b8d2e0be0, L_0x562b8d2e0cd0, C4<1>, C4<1>;
v0x562b8cf5a960_0 .net "X", 0 0, L_0x562b8d2e0be0;  1 drivers
v0x562b8cf5aa20_0 .net "Y", 0 0, L_0x562b8d2e0cd0;  1 drivers
v0x562b8cf5aae0_0 .net "Z", 1 0, L_0x562b8d2e0af0;  alias, 1 drivers
L_0x7f38f70e5190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf5aba0_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e5190;  1 drivers
v0x562b8cf5ac80_0 .net "z", 0 0, L_0x562b8d2e0a60;  1 drivers
L_0x562b8d2e0af0 .concat [ 1 1 0 0], L_0x562b8d2e0a60, L_0x7f38f70e5190;
S_0x562b8cf5ae10 .scope module, "ins2" "subtractor_Nbit" 3 80, 3 35 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x562b8cf5aff0 .param/l "N" 0 3 35, +C4<00000000000000000000000000000001>;
L_0x562b8d2e27b0 .functor NOT 1, L_0x562b8d2e3420, C4<0>, C4<0>, C4<0>;
L_0x7f38f70e5340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e2900 .functor BUFZ 1, L_0x7f38f70e5340, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e2a60 .functor NOT 1, L_0x562b8d2e29c0, C4<0>, C4<0>, C4<0>;
v0x562b8cf5f2f0_0 .net "D", 0 0, L_0x562b8d2e2420;  alias, 1 drivers
v0x562b8cf5f3b0_0 .net *"_ivl_9", 0 0, L_0x562b8d2e2900;  1 drivers
v0x562b8cf5f490_0 .net "a", 0 0, L_0x562b8d2e3380;  1 drivers
v0x562b8cf5f580_0 .net "abs_D", 0 0, L_0x562b8d2e32e0;  alias, 1 drivers
v0x562b8cf5f660_0 .net "b", 0 0, L_0x562b8d2e3420;  1 drivers
v0x562b8cf5f790_0 .net "b_comp", 0 0, L_0x562b8d2e27b0;  1 drivers
v0x562b8cf5f8a0_0 .net "carry", 1 0, L_0x562b8d2e2840;  1 drivers
v0x562b8cf5f980_0 .net "cin", 0 0, L_0x7f38f70e5340;  1 drivers
v0x562b8cf5fa40_0 .net "is_pos", 0 0, L_0x562b8d2e29c0;  1 drivers
v0x562b8cf5fb00_0 .net "negative", 0 0, L_0x562b8d2e2a60;  alias, 1 drivers
v0x562b8cf5fbc0_0 .net "twos", 0 0, L_0x562b8d2e2e60;  1 drivers
L_0x562b8d2e2680 .part L_0x562b8d2e2840, 0, 1;
L_0x562b8d2e2840 .concat8 [ 1 1 0 0], L_0x562b8d2e2900, L_0x562b8d2e25f0;
L_0x562b8d2e29c0 .part L_0x562b8d2e2840, 1, 1;
L_0x562b8d2e32e0 .functor MUXZ 1, L_0x562b8d2e2e60, L_0x562b8d2e2420, L_0x562b8d2e29c0, C4<>;
S_0x562b8cf5b1c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562b8cf5ae10;
 .timescale 0 0;
P_0x562b8cf5b3c0 .param/l "i" 0 3 49, +C4<00>;
S_0x562b8cf5b4a0 .scope module, "fi" "full_adder" 3 50, 3 9 0, S_0x562b8cf5b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e25f0 .functor OR 1, L_0x562b8d2e2220, L_0x562b8d2e2560, C4<0>, C4<0>;
v0x562b8cf5c340_0 .net "S", 0 0, L_0x562b8d2e2420;  alias, 1 drivers
v0x562b8cf5c400_0 .net "a", 0 0, L_0x562b8d2e3380;  alias, 1 drivers
v0x562b8cf5c4d0_0 .net "b", 0 0, L_0x562b8d2e27b0;  alias, 1 drivers
v0x562b8cf5c5d0_0 .net "cin", 0 0, L_0x562b8d2e2680;  1 drivers
v0x562b8cf5c6a0_0 .net "cout", 0 0, L_0x562b8d2e25f0;  1 drivers
v0x562b8cf5c790_0 .net "cout1", 0 0, L_0x562b8d2e2220;  1 drivers
v0x562b8cf5c830_0 .net "cout2", 0 0, L_0x562b8d2e2560;  1 drivers
v0x562b8cf5c900_0 .net "s1", 0 0, L_0x562b8d2e2170;  1 drivers
S_0x562b8cf5b700 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf5b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e2170 .functor XOR 1, L_0x562b8d2e3380, L_0x562b8d2e27b0, C4<0>, C4<0>;
L_0x562b8d2e2220 .functor AND 1, L_0x562b8d2e3380, L_0x562b8d2e27b0, C4<1>, C4<1>;
v0x562b8cf5b970_0 .net "S", 0 0, L_0x562b8d2e2170;  alias, 1 drivers
v0x562b8cf5ba50_0 .net "a", 0 0, L_0x562b8d2e3380;  alias, 1 drivers
v0x562b8cf5bb10_0 .net "b", 0 0, L_0x562b8d2e27b0;  alias, 1 drivers
v0x562b8cf5bbb0_0 .net "cout", 0 0, L_0x562b8d2e2220;  alias, 1 drivers
S_0x562b8cf5bd20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf5b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e2420 .functor XOR 1, L_0x562b8d2e2680, L_0x562b8d2e2170, C4<0>, C4<0>;
L_0x562b8d2e2560 .functor AND 1, L_0x562b8d2e2680, L_0x562b8d2e2170, C4<1>, C4<1>;
v0x562b8cf5bf90_0 .net "S", 0 0, L_0x562b8d2e2420;  alias, 1 drivers
v0x562b8cf5c050_0 .net "a", 0 0, L_0x562b8d2e2680;  alias, 1 drivers
v0x562b8cf5c110_0 .net "b", 0 0, L_0x562b8d2e2170;  alias, 1 drivers
v0x562b8cf5c210_0 .net "cout", 0 0, L_0x562b8d2e2560;  alias, 1 drivers
S_0x562b8cf5c9f0 .scope module, "ins" "twos_compliment" 3 56, 3 60 0, S_0x562b8cf5ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x562b8cf5cbd0 .param/l "N" 0 3 60, +C4<00000000000000000000000000000001>;
L_0x562b8d2e2b70 .functor NOT 1, L_0x562b8d2e2420, C4<0>, C4<0>, C4<0>;
v0x562b8cf5ef80_0 .net "cout", 0 0, L_0x562b8d2e3200;  1 drivers
v0x562b8cf5f040_0 .net "i", 0 0, L_0x562b8d2e2420;  alias, 1 drivers
v0x562b8cf5f130_0 .net "o", 0 0, L_0x562b8d2e2e60;  alias, 1 drivers
v0x562b8cf5f1d0_0 .net "temp2", 0 0, L_0x562b8d2e2b70;  1 drivers
S_0x562b8cf5ccb0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf5c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf5ceb0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f38f70e52f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e3170 .functor BUFZ 1, L_0x7f38f70e52f8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e3200 .functor BUFZ 1, L_0x562b8d2e30c0, C4<0>, C4<0>, C4<0>;
v0x562b8cf5e910_0 .net "S", 0 0, L_0x562b8d2e2e60;  alias, 1 drivers
v0x562b8cf5ea20_0 .net "a", 0 0, L_0x562b8d2e2b70;  alias, 1 drivers
L_0x7f38f70e52b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf5eb30_0 .net "b", 0 0, L_0x7f38f70e52b0;  1 drivers
v0x562b8cf5ec20 .array "carry", 0 1;
v0x562b8cf5ec20_0 .net v0x562b8cf5ec20 0, 0 0, L_0x562b8d2e3170; 1 drivers
v0x562b8cf5ec20_1 .net v0x562b8cf5ec20 1, 0 0, L_0x562b8d2e30c0; 1 drivers
v0x562b8cf5ed30_0 .net "cin", 0 0, L_0x7f38f70e52f8;  1 drivers
v0x562b8cf5ee20_0 .net "cout", 0 0, L_0x562b8d2e3200;  alias, 1 drivers
S_0x562b8cf5d030 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf5ccb0;
 .timescale 0 0;
P_0x562b8cf5d250 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf5d330 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf5d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e30c0 .functor OR 1, L_0x562b8d2e2d40, L_0x562b8d2e2fa0, C4<0>, C4<0>;
v0x562b8cf5e260_0 .net "S", 0 0, L_0x562b8d2e2e60;  alias, 1 drivers
v0x562b8cf5e320_0 .net "a", 0 0, L_0x562b8d2e2b70;  alias, 1 drivers
v0x562b8cf5e3f0_0 .net "b", 0 0, L_0x7f38f70e52b0;  alias, 1 drivers
v0x562b8cf5e4f0_0 .net "cin", 0 0, L_0x562b8d2e3170;  alias, 1 drivers
v0x562b8cf5e5c0_0 .net "cout", 0 0, L_0x562b8d2e30c0;  alias, 1 drivers
v0x562b8cf5e6b0_0 .net "cout1", 0 0, L_0x562b8d2e2d40;  1 drivers
v0x562b8cf5e750_0 .net "cout2", 0 0, L_0x562b8d2e2fa0;  1 drivers
v0x562b8cf5e820_0 .net "s1", 0 0, L_0x562b8d2e2c90;  1 drivers
S_0x562b8cf5d5c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf5d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e2c90 .functor XOR 1, L_0x562b8d2e2b70, L_0x7f38f70e52b0, C4<0>, C4<0>;
L_0x562b8d2e2d40 .functor AND 1, L_0x562b8d2e2b70, L_0x7f38f70e52b0, C4<1>, C4<1>;
v0x562b8cf5d860_0 .net "S", 0 0, L_0x562b8d2e2c90;  alias, 1 drivers
v0x562b8cf5d940_0 .net "a", 0 0, L_0x562b8d2e2b70;  alias, 1 drivers
v0x562b8cf5da00_0 .net "b", 0 0, L_0x7f38f70e52b0;  alias, 1 drivers
v0x562b8cf5dad0_0 .net "cout", 0 0, L_0x562b8d2e2d40;  alias, 1 drivers
S_0x562b8cf5dc40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf5d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e2e60 .functor XOR 1, L_0x562b8d2e3170, L_0x562b8d2e2c90, C4<0>, C4<0>;
L_0x562b8d2e2fa0 .functor AND 1, L_0x562b8d2e3170, L_0x562b8d2e2c90, C4<1>, C4<1>;
v0x562b8cf5deb0_0 .net "S", 0 0, L_0x562b8d2e2e60;  alias, 1 drivers
v0x562b8cf5df70_0 .net "a", 0 0, L_0x562b8d2e3170;  alias, 1 drivers
v0x562b8cf5e030_0 .net "b", 0 0, L_0x562b8d2e2c90;  alias, 1 drivers
v0x562b8cf5e130_0 .net "cout", 0 0, L_0x562b8d2e2fa0;  alias, 1 drivers
S_0x562b8cf5fe10 .scope module, "ins3" "karatsuba_1" 3 82, 3 68 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x562b8d2e35b0 .functor AND 1, L_0x562b8d2e1ef0, L_0x562b8d2e32e0, C4<1>, C4<1>;
v0x562b8cf60010_0 .net "X", 0 0, L_0x562b8d2e1ef0;  alias, 1 drivers
v0x562b8cf600d0_0 .net "Y", 0 0, L_0x562b8d2e32e0;  alias, 1 drivers
v0x562b8cf60170_0 .net "Z", 1 0, L_0x562b8d2e3760;  alias, 1 drivers
L_0x7f38f70e5388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562b8cf60210_0 .net/2u *"_ivl_2", 0 0, L_0x7f38f70e5388;  1 drivers
v0x562b8cf602d0_0 .net "z", 0 0, L_0x562b8d2e35b0;  1 drivers
L_0x562b8d2e3760 .concat [ 1 1 0 0], L_0x562b8d2e35b0, L_0x7f38f70e5388;
S_0x562b8cf60460 .scope module, "ins4" "rca_Nbit" 3 86, 3 18 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf60640 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e5460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e5d50 .functor BUFZ 1, L_0x7f38f70e5460, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e5de0 .functor BUFZ 1, L_0x562b8d2e59a0, C4<0>, C4<0>, C4<0>;
v0x562b8cf638a0_0 .net "S", 1 0, L_0x562b8d2e5cb0;  alias, 1 drivers
v0x562b8cf639a0_0 .net "a", 1 0, L_0x562b8d2e0af0;  alias, 1 drivers
v0x562b8cf63a60_0 .net "b", 1 0, L_0x562b8d2e0670;  alias, 1 drivers
v0x562b8cf63b60 .array "carry", 0 2;
v0x562b8cf63b60_0 .net v0x562b8cf63b60 0, 0 0, L_0x562b8d2e5d50; 1 drivers
v0x562b8cf63b60_1 .net v0x562b8cf63b60 1, 0 0, L_0x562b8d2e51b0; 1 drivers
v0x562b8cf63b60_2 .net v0x562b8cf63b60 2, 0 0, L_0x562b8d2e59a0; 1 drivers
v0x562b8cf63c50_0 .net "cin", 0 0, L_0x7f38f70e5460;  1 drivers
v0x562b8cf63d40_0 .net "cout", 0 0, L_0x562b8d2e5de0;  alias, 1 drivers
L_0x562b8d2e52f0 .part L_0x562b8d2e0af0, 0, 1;
L_0x562b8d2e54d0 .part L_0x562b8d2e0670, 0, 1;
L_0x562b8d2e5a50 .part L_0x562b8d2e0af0, 1, 1;
L_0x562b8d2e5b80 .part L_0x562b8d2e0670, 1, 1;
L_0x562b8d2e5cb0 .concat8 [ 1 1 0 0], L_0x562b8d2e4f00, L_0x562b8d2e57d0;
S_0x562b8cf607f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf60460;
 .timescale 0 0;
P_0x562b8cf609f0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf60ad0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf607f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e51b0 .functor OR 1, L_0x562b8d2e4e20, L_0x562b8d2e5090, C4<0>, C4<0>;
v0x562b8cf619a0_0 .net "S", 0 0, L_0x562b8d2e4f00;  1 drivers
v0x562b8cf61a60_0 .net "a", 0 0, L_0x562b8d2e52f0;  1 drivers
v0x562b8cf61b30_0 .net "b", 0 0, L_0x562b8d2e54d0;  1 drivers
v0x562b8cf61c30_0 .net "cin", 0 0, L_0x562b8d2e5d50;  alias, 1 drivers
v0x562b8cf61d00_0 .net "cout", 0 0, L_0x562b8d2e51b0;  alias, 1 drivers
v0x562b8cf61df0_0 .net "cout1", 0 0, L_0x562b8d2e4e20;  1 drivers
v0x562b8cf61e90_0 .net "cout2", 0 0, L_0x562b8d2e5090;  1 drivers
v0x562b8cf61f60_0 .net "s1", 0 0, L_0x562b8d2e4d20;  1 drivers
S_0x562b8cf60d30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf60ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e4d20 .functor XOR 1, L_0x562b8d2e52f0, L_0x562b8d2e54d0, C4<0>, C4<0>;
L_0x562b8d2e4e20 .functor AND 1, L_0x562b8d2e52f0, L_0x562b8d2e54d0, C4<1>, C4<1>;
v0x562b8cf60fa0_0 .net "S", 0 0, L_0x562b8d2e4d20;  alias, 1 drivers
v0x562b8cf61080_0 .net "a", 0 0, L_0x562b8d2e52f0;  alias, 1 drivers
v0x562b8cf61140_0 .net "b", 0 0, L_0x562b8d2e54d0;  alias, 1 drivers
v0x562b8cf61210_0 .net "cout", 0 0, L_0x562b8d2e4e20;  alias, 1 drivers
S_0x562b8cf61380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf60ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e4f00 .functor XOR 1, L_0x562b8d2e5d50, L_0x562b8d2e4d20, C4<0>, C4<0>;
L_0x562b8d2e5090 .functor AND 1, L_0x562b8d2e5d50, L_0x562b8d2e4d20, C4<1>, C4<1>;
v0x562b8cf615f0_0 .net "S", 0 0, L_0x562b8d2e4f00;  alias, 1 drivers
v0x562b8cf616b0_0 .net "a", 0 0, L_0x562b8d2e5d50;  alias, 1 drivers
v0x562b8cf61770_0 .net "b", 0 0, L_0x562b8d2e4d20;  alias, 1 drivers
v0x562b8cf61870_0 .net "cout", 0 0, L_0x562b8d2e5090;  alias, 1 drivers
S_0x562b8cf62050 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf60460;
 .timescale 0 0;
P_0x562b8cf62250 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf62310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf62050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e59a0 .functor OR 1, L_0x562b8d2e5740, L_0x562b8d2e5910, C4<0>, C4<0>;
v0x562b8cf63200_0 .net "S", 0 0, L_0x562b8d2e57d0;  1 drivers
v0x562b8cf632c0_0 .net "a", 0 0, L_0x562b8d2e5a50;  1 drivers
v0x562b8cf63390_0 .net "b", 0 0, L_0x562b8d2e5b80;  1 drivers
v0x562b8cf63490_0 .net "cin", 0 0, L_0x562b8d2e51b0;  alias, 1 drivers
v0x562b8cf63580_0 .net "cout", 0 0, L_0x562b8d2e59a0;  alias, 1 drivers
v0x562b8cf63670_0 .net "cout1", 0 0, L_0x562b8d2e5740;  1 drivers
v0x562b8cf63710_0 .net "cout2", 0 0, L_0x562b8d2e5910;  1 drivers
v0x562b8cf637b0_0 .net "s1", 0 0, L_0x562b8d2e5690;  1 drivers
S_0x562b8cf62570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf62310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e5690 .functor XOR 1, L_0x562b8d2e5a50, L_0x562b8d2e5b80, C4<0>, C4<0>;
L_0x562b8d2e5740 .functor AND 1, L_0x562b8d2e5a50, L_0x562b8d2e5b80, C4<1>, C4<1>;
v0x562b8cf62810_0 .net "S", 0 0, L_0x562b8d2e5690;  alias, 1 drivers
v0x562b8cf628f0_0 .net "a", 0 0, L_0x562b8d2e5a50;  alias, 1 drivers
v0x562b8cf629b0_0 .net "b", 0 0, L_0x562b8d2e5b80;  alias, 1 drivers
v0x562b8cf62a80_0 .net "cout", 0 0, L_0x562b8d2e5740;  alias, 1 drivers
S_0x562b8cf62bf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf62310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e57d0 .functor XOR 1, L_0x562b8d2e51b0, L_0x562b8d2e5690, C4<0>, C4<0>;
L_0x562b8d2e5910 .functor AND 1, L_0x562b8d2e51b0, L_0x562b8d2e5690, C4<1>, C4<1>;
v0x562b8cf62e60_0 .net "S", 0 0, L_0x562b8d2e57d0;  alias, 1 drivers
v0x562b8cf62f20_0 .net "a", 0 0, L_0x562b8d2e51b0;  alias, 1 drivers
v0x562b8cf63010_0 .net "b", 0 0, L_0x562b8d2e5690;  alias, 1 drivers
v0x562b8cf63110_0 .net "cout", 0 0, L_0x562b8d2e5910;  alias, 1 drivers
S_0x562b8cf63e80 .scope module, "ins5" "rca_Nbit" 3 87, 3 18 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf64060 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x562b8d2e6e50 .functor BUFZ 1, L_0x562b8d2e5de0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e6f90 .functor BUFZ 1, L_0x562b8d2e6a10, C4<0>, C4<0>, C4<0>;
v0x562b8cf672e0_0 .net "S", 1 0, L_0x562b8d2e6db0;  alias, 1 drivers
v0x562b8cf673e0_0 .net "a", 1 0, L_0x562b8d2e5cb0;  alias, 1 drivers
v0x562b8cf674a0_0 .net "b", 1 0, L_0x562b8d2e4b30;  alias, 1 drivers
v0x562b8cf67570 .array "carry", 0 2;
v0x562b8cf67570_0 .net v0x562b8cf67570 0, 0 0, L_0x562b8d2e6e50; 1 drivers
v0x562b8cf67570_1 .net v0x562b8cf67570 1, 0 0, L_0x562b8d2e62b0; 1 drivers
v0x562b8cf67570_2 .net v0x562b8cf67570 2, 0 0, L_0x562b8d2e6a10; 1 drivers
v0x562b8cf67680_0 .net "cin", 0 0, L_0x562b8d2e5de0;  alias, 1 drivers
v0x562b8cf67770_0 .net "cout", 0 0, L_0x562b8d2e6f90;  alias, 1 drivers
L_0x562b8d2e63f0 .part L_0x562b8d2e5cb0, 0, 1;
L_0x562b8d2e65d0 .part L_0x562b8d2e4b30, 0, 1;
L_0x562b8d2e6ac0 .part L_0x562b8d2e5cb0, 1, 1;
L_0x562b8d2e6bf0 .part L_0x562b8d2e4b30, 1, 1;
L_0x562b8d2e6db0 .concat8 [ 1 1 0 0], L_0x562b8d2e6000, L_0x562b8d2e6840;
S_0x562b8cf641b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf63e80;
 .timescale 0 0;
P_0x562b8cf643d0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf644b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf641b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e62b0 .functor OR 1, L_0x562b8d2e5f20, L_0x562b8d2e6190, C4<0>, C4<0>;
v0x562b8cf653e0_0 .net "S", 0 0, L_0x562b8d2e6000;  1 drivers
v0x562b8cf654a0_0 .net "a", 0 0, L_0x562b8d2e63f0;  1 drivers
v0x562b8cf65570_0 .net "b", 0 0, L_0x562b8d2e65d0;  1 drivers
v0x562b8cf65670_0 .net "cin", 0 0, L_0x562b8d2e6e50;  alias, 1 drivers
v0x562b8cf65740_0 .net "cout", 0 0, L_0x562b8d2e62b0;  alias, 1 drivers
v0x562b8cf65830_0 .net "cout1", 0 0, L_0x562b8d2e5f20;  1 drivers
v0x562b8cf658d0_0 .net "cout2", 0 0, L_0x562b8d2e6190;  1 drivers
v0x562b8cf659a0_0 .net "s1", 0 0, L_0x562b8d2e5e70;  1 drivers
S_0x562b8cf64740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf644b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e5e70 .functor XOR 1, L_0x562b8d2e63f0, L_0x562b8d2e65d0, C4<0>, C4<0>;
L_0x562b8d2e5f20 .functor AND 1, L_0x562b8d2e63f0, L_0x562b8d2e65d0, C4<1>, C4<1>;
v0x562b8cf649e0_0 .net "S", 0 0, L_0x562b8d2e5e70;  alias, 1 drivers
v0x562b8cf64ac0_0 .net "a", 0 0, L_0x562b8d2e63f0;  alias, 1 drivers
v0x562b8cf64b80_0 .net "b", 0 0, L_0x562b8d2e65d0;  alias, 1 drivers
v0x562b8cf64c50_0 .net "cout", 0 0, L_0x562b8d2e5f20;  alias, 1 drivers
S_0x562b8cf64dc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf644b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e6000 .functor XOR 1, L_0x562b8d2e6e50, L_0x562b8d2e5e70, C4<0>, C4<0>;
L_0x562b8d2e6190 .functor AND 1, L_0x562b8d2e6e50, L_0x562b8d2e5e70, C4<1>, C4<1>;
v0x562b8cf65030_0 .net "S", 0 0, L_0x562b8d2e6000;  alias, 1 drivers
v0x562b8cf650f0_0 .net "a", 0 0, L_0x562b8d2e6e50;  alias, 1 drivers
v0x562b8cf651b0_0 .net "b", 0 0, L_0x562b8d2e5e70;  alias, 1 drivers
v0x562b8cf652b0_0 .net "cout", 0 0, L_0x562b8d2e6190;  alias, 1 drivers
S_0x562b8cf65a90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf63e80;
 .timescale 0 0;
P_0x562b8cf65c90 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf65d50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf65a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e6a10 .functor OR 1, L_0x562b8d2e67b0, L_0x562b8d2e6980, C4<0>, C4<0>;
v0x562b8cf66c40_0 .net "S", 0 0, L_0x562b8d2e6840;  1 drivers
v0x562b8cf66d00_0 .net "a", 0 0, L_0x562b8d2e6ac0;  1 drivers
v0x562b8cf66dd0_0 .net "b", 0 0, L_0x562b8d2e6bf0;  1 drivers
v0x562b8cf66ed0_0 .net "cin", 0 0, L_0x562b8d2e62b0;  alias, 1 drivers
v0x562b8cf66fc0_0 .net "cout", 0 0, L_0x562b8d2e6a10;  alias, 1 drivers
v0x562b8cf670b0_0 .net "cout1", 0 0, L_0x562b8d2e67b0;  1 drivers
v0x562b8cf67150_0 .net "cout2", 0 0, L_0x562b8d2e6980;  1 drivers
v0x562b8cf671f0_0 .net "s1", 0 0, L_0x562b8d2e6700;  1 drivers
S_0x562b8cf65fb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf65d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e6700 .functor XOR 1, L_0x562b8d2e6ac0, L_0x562b8d2e6bf0, C4<0>, C4<0>;
L_0x562b8d2e67b0 .functor AND 1, L_0x562b8d2e6ac0, L_0x562b8d2e6bf0, C4<1>, C4<1>;
v0x562b8cf66250_0 .net "S", 0 0, L_0x562b8d2e6700;  alias, 1 drivers
v0x562b8cf66330_0 .net "a", 0 0, L_0x562b8d2e6ac0;  alias, 1 drivers
v0x562b8cf663f0_0 .net "b", 0 0, L_0x562b8d2e6bf0;  alias, 1 drivers
v0x562b8cf664c0_0 .net "cout", 0 0, L_0x562b8d2e67b0;  alias, 1 drivers
S_0x562b8cf66630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf65d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e6840 .functor XOR 1, L_0x562b8d2e62b0, L_0x562b8d2e6700, C4<0>, C4<0>;
L_0x562b8d2e6980 .functor AND 1, L_0x562b8d2e62b0, L_0x562b8d2e6700, C4<1>, C4<1>;
v0x562b8cf668a0_0 .net "S", 0 0, L_0x562b8d2e6840;  alias, 1 drivers
v0x562b8cf66960_0 .net "a", 0 0, L_0x562b8d2e62b0;  alias, 1 drivers
v0x562b8cf66a50_0 .net "b", 0 0, L_0x562b8d2e6700;  alias, 1 drivers
v0x562b8cf66b50_0 .net "cout", 0 0, L_0x562b8d2e6980;  alias, 1 drivers
S_0x562b8cf678c0 .scope module, "ins6" "rca_Nbit" 3 94, 3 18 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf67aa0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e55c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e8ec0 .functor BUFZ 1, L_0x7f38f70e55c8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e8f30 .functor BUFZ 1, L_0x562b8d2e8b50, C4<0>, C4<0>, C4<0>;
v0x562b8cf6de10_0 .net "S", 3 0, L_0x562b8d2e8e20;  alias, 1 drivers
v0x562b8cf6df10_0 .net "a", 3 0, L_0x562b8d2e7020;  alias, 1 drivers
v0x562b8cf6dff0_0 .net "b", 3 0, L_0x562b8d2e70c0;  alias, 1 drivers
v0x562b8cf6e0b0 .array "carry", 0 4;
v0x562b8cf6e0b0_0 .net v0x562b8cf6e0b0 0, 0 0, L_0x562b8d2e8ec0; 1 drivers
v0x562b8cf6e0b0_1 .net v0x562b8cf6e0b0 1, 0 0, L_0x562b8d2e7850; 1 drivers
v0x562b8cf6e0b0_2 .net v0x562b8cf6e0b0 2, 0 0, L_0x562b8d2e7f20; 1 drivers
v0x562b8cf6e0b0_3 .net v0x562b8cf6e0b0 3, 0 0, L_0x562b8d2e85a0; 1 drivers
v0x562b8cf6e0b0_4 .net v0x562b8cf6e0b0 4, 0 0, L_0x562b8d2e8b50; 1 drivers
v0x562b8cf6e1d0_0 .net "cin", 0 0, L_0x7f38f70e55c8;  1 drivers
v0x562b8cf6e2c0_0 .net "cout", 0 0, L_0x562b8d2e8f30;  alias, 1 drivers
L_0x562b8d2e7990 .part L_0x562b8d2e7020, 0, 1;
L_0x562b8d2e7ae0 .part L_0x562b8d2e70c0, 0, 1;
L_0x562b8d2e8040 .part L_0x562b8d2e7020, 1, 1;
L_0x562b8d2e8200 .part L_0x562b8d2e70c0, 1, 1;
L_0x562b8d2e86a0 .part L_0x562b8d2e7020, 2, 1;
L_0x562b8d2e87d0 .part L_0x562b8d2e70c0, 2, 1;
L_0x562b8d2e8bc0 .part L_0x562b8d2e7020, 3, 1;
L_0x562b8d2e8cf0 .part L_0x562b8d2e70c0, 3, 1;
L_0x562b8d2e8e20 .concat8 [ 1 1 1 1], L_0x562b8d2e75a0, L_0x562b8d2e7d50, L_0x562b8d2e8430, L_0x562b8d2e89e0;
S_0x562b8cf67bf0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf678c0;
 .timescale 0 0;
P_0x562b8cf67e10 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf67ef0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf67bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e7850 .functor OR 1, L_0x562b8d2e74c0, L_0x562b8d2e7730, C4<0>, C4<0>;
v0x562b8cf68e20_0 .net "S", 0 0, L_0x562b8d2e75a0;  1 drivers
v0x562b8cf68ee0_0 .net "a", 0 0, L_0x562b8d2e7990;  1 drivers
v0x562b8cf68fb0_0 .net "b", 0 0, L_0x562b8d2e7ae0;  1 drivers
v0x562b8cf690b0_0 .net "cin", 0 0, L_0x562b8d2e8ec0;  alias, 1 drivers
v0x562b8cf69180_0 .net "cout", 0 0, L_0x562b8d2e7850;  alias, 1 drivers
v0x562b8cf69270_0 .net "cout1", 0 0, L_0x562b8d2e74c0;  1 drivers
v0x562b8cf69310_0 .net "cout2", 0 0, L_0x562b8d2e7730;  1 drivers
v0x562b8cf693e0_0 .net "s1", 0 0, L_0x562b8d2e73b0;  1 drivers
S_0x562b8cf68180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf67ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e73b0 .functor XOR 1, L_0x562b8d2e7990, L_0x562b8d2e7ae0, C4<0>, C4<0>;
L_0x562b8d2e74c0 .functor AND 1, L_0x562b8d2e7990, L_0x562b8d2e7ae0, C4<1>, C4<1>;
v0x562b8cf68420_0 .net "S", 0 0, L_0x562b8d2e73b0;  alias, 1 drivers
v0x562b8cf68500_0 .net "a", 0 0, L_0x562b8d2e7990;  alias, 1 drivers
v0x562b8cf685c0_0 .net "b", 0 0, L_0x562b8d2e7ae0;  alias, 1 drivers
v0x562b8cf68690_0 .net "cout", 0 0, L_0x562b8d2e74c0;  alias, 1 drivers
S_0x562b8cf68800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf67ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e75a0 .functor XOR 1, L_0x562b8d2e8ec0, L_0x562b8d2e73b0, C4<0>, C4<0>;
L_0x562b8d2e7730 .functor AND 1, L_0x562b8d2e8ec0, L_0x562b8d2e73b0, C4<1>, C4<1>;
v0x562b8cf68a70_0 .net "S", 0 0, L_0x562b8d2e75a0;  alias, 1 drivers
v0x562b8cf68b30_0 .net "a", 0 0, L_0x562b8d2e8ec0;  alias, 1 drivers
v0x562b8cf68bf0_0 .net "b", 0 0, L_0x562b8d2e73b0;  alias, 1 drivers
v0x562b8cf68cf0_0 .net "cout", 0 0, L_0x562b8d2e7730;  alias, 1 drivers
S_0x562b8cf694d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf678c0;
 .timescale 0 0;
P_0x562b8cf696d0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf69790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf694d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e7f20 .functor OR 1, L_0x562b8d2e7cc0, L_0x562b8d2e7e90, C4<0>, C4<0>;
v0x562b8cf6a680_0 .net "S", 0 0, L_0x562b8d2e7d50;  1 drivers
v0x562b8cf6a740_0 .net "a", 0 0, L_0x562b8d2e8040;  1 drivers
v0x562b8cf6a810_0 .net "b", 0 0, L_0x562b8d2e8200;  1 drivers
v0x562b8cf6a910_0 .net "cin", 0 0, L_0x562b8d2e7850;  alias, 1 drivers
v0x562b8cf6aa00_0 .net "cout", 0 0, L_0x562b8d2e7f20;  alias, 1 drivers
v0x562b8cf6aaf0_0 .net "cout1", 0 0, L_0x562b8d2e7cc0;  1 drivers
v0x562b8cf6ab90_0 .net "cout2", 0 0, L_0x562b8d2e7e90;  1 drivers
v0x562b8cf6ac30_0 .net "s1", 0 0, L_0x562b8d2e7c10;  1 drivers
S_0x562b8cf699f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf69790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e7c10 .functor XOR 1, L_0x562b8d2e8040, L_0x562b8d2e8200, C4<0>, C4<0>;
L_0x562b8d2e7cc0 .functor AND 1, L_0x562b8d2e8040, L_0x562b8d2e8200, C4<1>, C4<1>;
v0x562b8cf69c90_0 .net "S", 0 0, L_0x562b8d2e7c10;  alias, 1 drivers
v0x562b8cf69d70_0 .net "a", 0 0, L_0x562b8d2e8040;  alias, 1 drivers
v0x562b8cf69e30_0 .net "b", 0 0, L_0x562b8d2e8200;  alias, 1 drivers
v0x562b8cf69f00_0 .net "cout", 0 0, L_0x562b8d2e7cc0;  alias, 1 drivers
S_0x562b8cf6a070 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf69790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e7d50 .functor XOR 1, L_0x562b8d2e7850, L_0x562b8d2e7c10, C4<0>, C4<0>;
L_0x562b8d2e7e90 .functor AND 1, L_0x562b8d2e7850, L_0x562b8d2e7c10, C4<1>, C4<1>;
v0x562b8cf6a2e0_0 .net "S", 0 0, L_0x562b8d2e7d50;  alias, 1 drivers
v0x562b8cf6a3a0_0 .net "a", 0 0, L_0x562b8d2e7850;  alias, 1 drivers
v0x562b8cf6a490_0 .net "b", 0 0, L_0x562b8d2e7c10;  alias, 1 drivers
v0x562b8cf6a590_0 .net "cout", 0 0, L_0x562b8d2e7e90;  alias, 1 drivers
S_0x562b8cf6ad20 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cf678c0;
 .timescale 0 0;
P_0x562b8cf6af20 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cf6afe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf6ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e85a0 .functor OR 1, L_0x562b8d2e83c0, L_0x562b8d2e8530, C4<0>, C4<0>;
v0x562b8cf6bf00_0 .net "S", 0 0, L_0x562b8d2e8430;  1 drivers
v0x562b8cf6bfc0_0 .net "a", 0 0, L_0x562b8d2e86a0;  1 drivers
v0x562b8cf6c090_0 .net "b", 0 0, L_0x562b8d2e87d0;  1 drivers
v0x562b8cf6c190_0 .net "cin", 0 0, L_0x562b8d2e7f20;  alias, 1 drivers
v0x562b8cf6c280_0 .net "cout", 0 0, L_0x562b8d2e85a0;  alias, 1 drivers
v0x562b8cf6c370_0 .net "cout1", 0 0, L_0x562b8d2e83c0;  1 drivers
v0x562b8cf6c410_0 .net "cout2", 0 0, L_0x562b8d2e8530;  1 drivers
v0x562b8cf6c4b0_0 .net "s1", 0 0, L_0x562b8d2c0ff0;  1 drivers
S_0x562b8cf6b270 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf6afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2c0ff0 .functor XOR 1, L_0x562b8d2e86a0, L_0x562b8d2e87d0, C4<0>, C4<0>;
L_0x562b8d2e83c0 .functor AND 1, L_0x562b8d2e86a0, L_0x562b8d2e87d0, C4<1>, C4<1>;
v0x562b8cf6b510_0 .net "S", 0 0, L_0x562b8d2c0ff0;  alias, 1 drivers
v0x562b8cf6b5f0_0 .net "a", 0 0, L_0x562b8d2e86a0;  alias, 1 drivers
v0x562b8cf6b6b0_0 .net "b", 0 0, L_0x562b8d2e87d0;  alias, 1 drivers
v0x562b8cf6b780_0 .net "cout", 0 0, L_0x562b8d2e83c0;  alias, 1 drivers
S_0x562b8cf6b8f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf6afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e8430 .functor XOR 1, L_0x562b8d2e7f20, L_0x562b8d2c0ff0, C4<0>, C4<0>;
L_0x562b8d2e8530 .functor AND 1, L_0x562b8d2e7f20, L_0x562b8d2c0ff0, C4<1>, C4<1>;
v0x562b8cf6bb60_0 .net "S", 0 0, L_0x562b8d2e8430;  alias, 1 drivers
v0x562b8cf6bc20_0 .net "a", 0 0, L_0x562b8d2e7f20;  alias, 1 drivers
v0x562b8cf6bd10_0 .net "b", 0 0, L_0x562b8d2c0ff0;  alias, 1 drivers
v0x562b8cf6be10_0 .net "cout", 0 0, L_0x562b8d2e8530;  alias, 1 drivers
S_0x562b8cf6c5a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cf678c0;
 .timescale 0 0;
P_0x562b8cf6c7a0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cf6c880 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf6c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e8b50 .functor OR 1, L_0x562b8d2e8970, L_0x562b8d2e8ae0, C4<0>, C4<0>;
v0x562b8cf6d770_0 .net "S", 0 0, L_0x562b8d2e89e0;  1 drivers
v0x562b8cf6d830_0 .net "a", 0 0, L_0x562b8d2e8bc0;  1 drivers
v0x562b8cf6d900_0 .net "b", 0 0, L_0x562b8d2e8cf0;  1 drivers
v0x562b8cf6da00_0 .net "cin", 0 0, L_0x562b8d2e85a0;  alias, 1 drivers
v0x562b8cf6daf0_0 .net "cout", 0 0, L_0x562b8d2e8b50;  alias, 1 drivers
v0x562b8cf6dbe0_0 .net "cout1", 0 0, L_0x562b8d2e8970;  1 drivers
v0x562b8cf6dc80_0 .net "cout2", 0 0, L_0x562b8d2e8ae0;  1 drivers
v0x562b8cf6dd20_0 .net "s1", 0 0, L_0x562b8d2e8900;  1 drivers
S_0x562b8cf6cae0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf6c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e8900 .functor XOR 1, L_0x562b8d2e8bc0, L_0x562b8d2e8cf0, C4<0>, C4<0>;
L_0x562b8d2e8970 .functor AND 1, L_0x562b8d2e8bc0, L_0x562b8d2e8cf0, C4<1>, C4<1>;
v0x562b8cf6cd80_0 .net "S", 0 0, L_0x562b8d2e8900;  alias, 1 drivers
v0x562b8cf6ce60_0 .net "a", 0 0, L_0x562b8d2e8bc0;  alias, 1 drivers
v0x562b8cf6cf20_0 .net "b", 0 0, L_0x562b8d2e8cf0;  alias, 1 drivers
v0x562b8cf6cff0_0 .net "cout", 0 0, L_0x562b8d2e8970;  alias, 1 drivers
S_0x562b8cf6d160 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf6c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e89e0 .functor XOR 1, L_0x562b8d2e85a0, L_0x562b8d2e8900, C4<0>, C4<0>;
L_0x562b8d2e8ae0 .functor AND 1, L_0x562b8d2e85a0, L_0x562b8d2e8900, C4<1>, C4<1>;
v0x562b8cf6d3d0_0 .net "S", 0 0, L_0x562b8d2e89e0;  alias, 1 drivers
v0x562b8cf6d490_0 .net "a", 0 0, L_0x562b8d2e85a0;  alias, 1 drivers
v0x562b8cf6d580_0 .net "b", 0 0, L_0x562b8d2e8900;  alias, 1 drivers
v0x562b8cf6d680_0 .net "cout", 0 0, L_0x562b8d2e8ae0;  alias, 1 drivers
S_0x562b8cf6e420 .scope module, "ins69" "twos_compliment" 3 83, 3 60 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x562b8cf5f700 .param/l "N" 0 3 60, +C4<00000000000000000000000000000010>;
L_0x562b8d2e3820 .functor NOT 2, L_0x562b8d2e3760, C4<00>, C4<00>, C4<00>;
v0x562b8cf721b0_0 .net "cout", 0 0, L_0x562b8d2e4a10;  1 drivers
v0x562b8cf72270_0 .net "i", 1 0, L_0x562b8d2e3760;  alias, 1 drivers
v0x562b8cf72340_0 .net "o", 1 0, L_0x562b8d2e48e0;  alias, 1 drivers
v0x562b8cf72440_0 .net "temp2", 1 0, L_0x562b8d2e3820;  1 drivers
S_0x562b8cf6e700 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cf6e420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf6e900 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f38f70e5418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e4980 .functor BUFZ 1, L_0x7f38f70e5418, C4<0>, C4<0>, C4<0>;
L_0x562b8d2e4a10 .functor BUFZ 1, L_0x562b8d2e44f0, C4<0>, C4<0>, C4<0>;
v0x562b8cf71bb0_0 .net "S", 1 0, L_0x562b8d2e48e0;  alias, 1 drivers
v0x562b8cf71cb0_0 .net "a", 1 0, L_0x562b8d2e3820;  alias, 1 drivers
L_0x7f38f70e53d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562b8cf71d90_0 .net "b", 1 0, L_0x7f38f70e53d0;  1 drivers
v0x562b8cf71e50 .array "carry", 0 2;
v0x562b8cf71e50_0 .net v0x562b8cf71e50 0, 0 0, L_0x562b8d2e4980; 1 drivers
v0x562b8cf71e50_1 .net v0x562b8cf71e50 1, 0 0, L_0x562b8d2e3e40; 1 drivers
v0x562b8cf71e50_2 .net v0x562b8cf71e50 2, 0 0, L_0x562b8d2e44f0; 1 drivers
v0x562b8cf71f60_0 .net "cin", 0 0, L_0x7f38f70e5418;  1 drivers
v0x562b8cf72050_0 .net "cout", 0 0, L_0x562b8d2e4a10;  alias, 1 drivers
L_0x562b8d2e3f80 .part L_0x562b8d2e3820, 0, 1;
L_0x562b8d2e40d0 .part L_0x7f38f70e53d0, 0, 1;
L_0x562b8d2e45f0 .part L_0x562b8d2e3820, 1, 1;
L_0x562b8d2e47b0 .part L_0x7f38f70e53d0, 1, 1;
L_0x562b8d2e48e0 .concat8 [ 1 1 0 0], L_0x562b8d2e3b90, L_0x562b8d2e4320;
S_0x562b8cf6ea80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf6e700;
 .timescale 0 0;
P_0x562b8cf6eca0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf6ed80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf6ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e3e40 .functor OR 1, L_0x562b8d2e3ab0, L_0x562b8d2e3d20, C4<0>, C4<0>;
v0x562b8cf6fcb0_0 .net "S", 0 0, L_0x562b8d2e3b90;  1 drivers
v0x562b8cf6fd70_0 .net "a", 0 0, L_0x562b8d2e3f80;  1 drivers
v0x562b8cf6fe40_0 .net "b", 0 0, L_0x562b8d2e40d0;  1 drivers
v0x562b8cf6ff40_0 .net "cin", 0 0, L_0x562b8d2e4980;  alias, 1 drivers
v0x562b8cf70010_0 .net "cout", 0 0, L_0x562b8d2e3e40;  alias, 1 drivers
v0x562b8cf70100_0 .net "cout1", 0 0, L_0x562b8d2e3ab0;  1 drivers
v0x562b8cf701a0_0 .net "cout2", 0 0, L_0x562b8d2e3d20;  1 drivers
v0x562b8cf70270_0 .net "s1", 0 0, L_0x562b8d2e39b0;  1 drivers
S_0x562b8cf6f010 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf6ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e39b0 .functor XOR 1, L_0x562b8d2e3f80, L_0x562b8d2e40d0, C4<0>, C4<0>;
L_0x562b8d2e3ab0 .functor AND 1, L_0x562b8d2e3f80, L_0x562b8d2e40d0, C4<1>, C4<1>;
v0x562b8cf6f2b0_0 .net "S", 0 0, L_0x562b8d2e39b0;  alias, 1 drivers
v0x562b8cf6f390_0 .net "a", 0 0, L_0x562b8d2e3f80;  alias, 1 drivers
v0x562b8cf6f450_0 .net "b", 0 0, L_0x562b8d2e40d0;  alias, 1 drivers
v0x562b8cf6f520_0 .net "cout", 0 0, L_0x562b8d2e3ab0;  alias, 1 drivers
S_0x562b8cf6f690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf6ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e3b90 .functor XOR 1, L_0x562b8d2e4980, L_0x562b8d2e39b0, C4<0>, C4<0>;
L_0x562b8d2e3d20 .functor AND 1, L_0x562b8d2e4980, L_0x562b8d2e39b0, C4<1>, C4<1>;
v0x562b8cf6f900_0 .net "S", 0 0, L_0x562b8d2e3b90;  alias, 1 drivers
v0x562b8cf6f9c0_0 .net "a", 0 0, L_0x562b8d2e4980;  alias, 1 drivers
v0x562b8cf6fa80_0 .net "b", 0 0, L_0x562b8d2e39b0;  alias, 1 drivers
v0x562b8cf6fb80_0 .net "cout", 0 0, L_0x562b8d2e3d20;  alias, 1 drivers
S_0x562b8cf70360 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf6e700;
 .timescale 0 0;
P_0x562b8cf70560 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf70620 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf70360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e44f0 .functor OR 1, L_0x562b8d2e4290, L_0x562b8d2e4460, C4<0>, C4<0>;
v0x562b8cf71510_0 .net "S", 0 0, L_0x562b8d2e4320;  1 drivers
v0x562b8cf715d0_0 .net "a", 0 0, L_0x562b8d2e45f0;  1 drivers
v0x562b8cf716a0_0 .net "b", 0 0, L_0x562b8d2e47b0;  1 drivers
v0x562b8cf717a0_0 .net "cin", 0 0, L_0x562b8d2e3e40;  alias, 1 drivers
v0x562b8cf71890_0 .net "cout", 0 0, L_0x562b8d2e44f0;  alias, 1 drivers
v0x562b8cf71980_0 .net "cout1", 0 0, L_0x562b8d2e4290;  1 drivers
v0x562b8cf71a20_0 .net "cout2", 0 0, L_0x562b8d2e4460;  1 drivers
v0x562b8cf71ac0_0 .net "s1", 0 0, L_0x562b8d2e4200;  1 drivers
S_0x562b8cf70880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf70620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e4200 .functor XOR 1, L_0x562b8d2e45f0, L_0x562b8d2e47b0, C4<0>, C4<0>;
L_0x562b8d2e4290 .functor AND 1, L_0x562b8d2e45f0, L_0x562b8d2e47b0, C4<1>, C4<1>;
v0x562b8cf70b20_0 .net "S", 0 0, L_0x562b8d2e4200;  alias, 1 drivers
v0x562b8cf70c00_0 .net "a", 0 0, L_0x562b8d2e45f0;  alias, 1 drivers
v0x562b8cf70cc0_0 .net "b", 0 0, L_0x562b8d2e47b0;  alias, 1 drivers
v0x562b8cf70d90_0 .net "cout", 0 0, L_0x562b8d2e4290;  alias, 1 drivers
S_0x562b8cf70f00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf70620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e4320 .functor XOR 1, L_0x562b8d2e3e40, L_0x562b8d2e4200, C4<0>, C4<0>;
L_0x562b8d2e4460 .functor AND 1, L_0x562b8d2e3e40, L_0x562b8d2e4200, C4<1>, C4<1>;
v0x562b8cf71170_0 .net "S", 0 0, L_0x562b8d2e4320;  alias, 1 drivers
v0x562b8cf71230_0 .net "a", 0 0, L_0x562b8d2e3e40;  alias, 1 drivers
v0x562b8cf71320_0 .net "b", 0 0, L_0x562b8d2e4200;  alias, 1 drivers
v0x562b8cf71420_0 .net "cout", 0 0, L_0x562b8d2e4460;  alias, 1 drivers
S_0x562b8cf72530 .scope module, "ins7" "rca_Nbit" 3 95, 3 18 0, S_0x562b8cf54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf72710 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d2ea8b0 .functor BUFZ 1, L_0x562b8d2e8f30, C4<0>, C4<0>, C4<0>;
L_0x562b8d2ea9b0 .functor BUFZ 1, L_0x562b8d2ea4b0, C4<0>, C4<0>, C4<0>;
v0x562b8cf78a90_0 .net "S", 3 0, L_0x562b8d2ea780;  alias, 1 drivers
v0x562b8cf78b90_0 .net "a", 3 0, L_0x562b8d2e8e20;  alias, 1 drivers
v0x562b8cf78c50_0 .net "b", 3 0, L_0x562b8d2e7200;  alias, 1 drivers
v0x562b8cf78d20 .array "carry", 0 4;
v0x562b8cf78d20_0 .net v0x562b8cf78d20 0, 0 0, L_0x562b8d2ea8b0; 1 drivers
v0x562b8cf78d20_1 .net v0x562b8cf78d20 1, 0 0, L_0x562b8d2e9280; 1 drivers
v0x562b8cf78d20_2 .net v0x562b8cf78d20 2, 0 0, L_0x562b8d2e98c0; 1 drivers
v0x562b8cf78d20_3 .net v0x562b8cf78d20 3, 0 0, L_0x562b8d2e9f00; 1 drivers
v0x562b8cf78d20_4 .net v0x562b8cf78d20 4, 0 0, L_0x562b8d2ea4b0; 1 drivers
v0x562b8cf78e40_0 .net "cin", 0 0, L_0x562b8d2e8f30;  alias, 1 drivers
v0x562b8cf78f30_0 .net "cout", 0 0, L_0x562b8d2ea9b0;  alias, 1 drivers
L_0x562b8d2e9380 .part L_0x562b8d2e8e20, 0, 1;
L_0x562b8d2e9540 .part L_0x562b8d2e7200, 0, 1;
L_0x562b8d2e99c0 .part L_0x562b8d2e8e20, 1, 1;
L_0x562b8d2e9af0 .part L_0x562b8d2e7200, 1, 1;
L_0x562b8d2ea000 .part L_0x562b8d2e8e20, 2, 1;
L_0x562b8d2ea130 .part L_0x562b8d2e7200, 2, 1;
L_0x562b8d2ea520 .part L_0x562b8d2e8e20, 3, 1;
L_0x562b8d2ea650 .part L_0x562b8d2e7200, 3, 1;
L_0x562b8d2ea780 .concat8 [ 1 1 1 1], L_0x562b8d2e9080, L_0x562b8d2e9750, L_0x562b8d2e9d90, L_0x562b8d2ea340;
S_0x562b8cf72890 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf72530;
 .timescale 0 0;
P_0x562b8cf72a90 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf72b70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf72890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e9280 .functor OR 1, L_0x562b8d2e9010, L_0x562b8d2e9180, C4<0>, C4<0>;
v0x562b8cf73aa0_0 .net "S", 0 0, L_0x562b8d2e9080;  1 drivers
v0x562b8cf73b60_0 .net "a", 0 0, L_0x562b8d2e9380;  1 drivers
v0x562b8cf73c30_0 .net "b", 0 0, L_0x562b8d2e9540;  1 drivers
v0x562b8cf73d30_0 .net "cin", 0 0, L_0x562b8d2ea8b0;  alias, 1 drivers
v0x562b8cf73e00_0 .net "cout", 0 0, L_0x562b8d2e9280;  alias, 1 drivers
v0x562b8cf73ef0_0 .net "cout1", 0 0, L_0x562b8d2e9010;  1 drivers
v0x562b8cf73f90_0 .net "cout2", 0 0, L_0x562b8d2e9180;  1 drivers
v0x562b8cf74060_0 .net "s1", 0 0, L_0x562b8d2e8fa0;  1 drivers
S_0x562b8cf72e00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf72b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e8fa0 .functor XOR 1, L_0x562b8d2e9380, L_0x562b8d2e9540, C4<0>, C4<0>;
L_0x562b8d2e9010 .functor AND 1, L_0x562b8d2e9380, L_0x562b8d2e9540, C4<1>, C4<1>;
v0x562b8cf730a0_0 .net "S", 0 0, L_0x562b8d2e8fa0;  alias, 1 drivers
v0x562b8cf73180_0 .net "a", 0 0, L_0x562b8d2e9380;  alias, 1 drivers
v0x562b8cf73240_0 .net "b", 0 0, L_0x562b8d2e9540;  alias, 1 drivers
v0x562b8cf73310_0 .net "cout", 0 0, L_0x562b8d2e9010;  alias, 1 drivers
S_0x562b8cf73480 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf72b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e9080 .functor XOR 1, L_0x562b8d2ea8b0, L_0x562b8d2e8fa0, C4<0>, C4<0>;
L_0x562b8d2e9180 .functor AND 1, L_0x562b8d2ea8b0, L_0x562b8d2e8fa0, C4<1>, C4<1>;
v0x562b8cf736f0_0 .net "S", 0 0, L_0x562b8d2e9080;  alias, 1 drivers
v0x562b8cf737b0_0 .net "a", 0 0, L_0x562b8d2ea8b0;  alias, 1 drivers
v0x562b8cf73870_0 .net "b", 0 0, L_0x562b8d2e8fa0;  alias, 1 drivers
v0x562b8cf73970_0 .net "cout", 0 0, L_0x562b8d2e9180;  alias, 1 drivers
S_0x562b8cf74150 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf72530;
 .timescale 0 0;
P_0x562b8cf74350 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf74410 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf74150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e98c0 .functor OR 1, L_0x562b8d2e96e0, L_0x562b8d2e9850, C4<0>, C4<0>;
v0x562b8cf75300_0 .net "S", 0 0, L_0x562b8d2e9750;  1 drivers
v0x562b8cf753c0_0 .net "a", 0 0, L_0x562b8d2e99c0;  1 drivers
v0x562b8cf75490_0 .net "b", 0 0, L_0x562b8d2e9af0;  1 drivers
v0x562b8cf75590_0 .net "cin", 0 0, L_0x562b8d2e9280;  alias, 1 drivers
v0x562b8cf75680_0 .net "cout", 0 0, L_0x562b8d2e98c0;  alias, 1 drivers
v0x562b8cf75770_0 .net "cout1", 0 0, L_0x562b8d2e96e0;  1 drivers
v0x562b8cf75810_0 .net "cout2", 0 0, L_0x562b8d2e9850;  1 drivers
v0x562b8cf758b0_0 .net "s1", 0 0, L_0x562b8d2e9670;  1 drivers
S_0x562b8cf74670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf74410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e9670 .functor XOR 1, L_0x562b8d2e99c0, L_0x562b8d2e9af0, C4<0>, C4<0>;
L_0x562b8d2e96e0 .functor AND 1, L_0x562b8d2e99c0, L_0x562b8d2e9af0, C4<1>, C4<1>;
v0x562b8cf74910_0 .net "S", 0 0, L_0x562b8d2e9670;  alias, 1 drivers
v0x562b8cf749f0_0 .net "a", 0 0, L_0x562b8d2e99c0;  alias, 1 drivers
v0x562b8cf74ab0_0 .net "b", 0 0, L_0x562b8d2e9af0;  alias, 1 drivers
v0x562b8cf74b80_0 .net "cout", 0 0, L_0x562b8d2e96e0;  alias, 1 drivers
S_0x562b8cf74cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf74410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e9750 .functor XOR 1, L_0x562b8d2e9280, L_0x562b8d2e9670, C4<0>, C4<0>;
L_0x562b8d2e9850 .functor AND 1, L_0x562b8d2e9280, L_0x562b8d2e9670, C4<1>, C4<1>;
v0x562b8cf74f60_0 .net "S", 0 0, L_0x562b8d2e9750;  alias, 1 drivers
v0x562b8cf75020_0 .net "a", 0 0, L_0x562b8d2e9280;  alias, 1 drivers
v0x562b8cf75110_0 .net "b", 0 0, L_0x562b8d2e9670;  alias, 1 drivers
v0x562b8cf75210_0 .net "cout", 0 0, L_0x562b8d2e9850;  alias, 1 drivers
S_0x562b8cf759a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cf72530;
 .timescale 0 0;
P_0x562b8cf75ba0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cf75c60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf759a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2e9f00 .functor OR 1, L_0x562b8d2e9d20, L_0x562b8d2e9e90, C4<0>, C4<0>;
v0x562b8cf76b80_0 .net "S", 0 0, L_0x562b8d2e9d90;  1 drivers
v0x562b8cf76c40_0 .net "a", 0 0, L_0x562b8d2ea000;  1 drivers
v0x562b8cf76d10_0 .net "b", 0 0, L_0x562b8d2ea130;  1 drivers
v0x562b8cf76e10_0 .net "cin", 0 0, L_0x562b8d2e98c0;  alias, 1 drivers
v0x562b8cf76f00_0 .net "cout", 0 0, L_0x562b8d2e9f00;  alias, 1 drivers
v0x562b8cf76ff0_0 .net "cout1", 0 0, L_0x562b8d2e9d20;  1 drivers
v0x562b8cf77090_0 .net "cout2", 0 0, L_0x562b8d2e9e90;  1 drivers
v0x562b8cf77130_0 .net "s1", 0 0, L_0x562b8d2e9cb0;  1 drivers
S_0x562b8cf75ef0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf75c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e9cb0 .functor XOR 1, L_0x562b8d2ea000, L_0x562b8d2ea130, C4<0>, C4<0>;
L_0x562b8d2e9d20 .functor AND 1, L_0x562b8d2ea000, L_0x562b8d2ea130, C4<1>, C4<1>;
v0x562b8cf76190_0 .net "S", 0 0, L_0x562b8d2e9cb0;  alias, 1 drivers
v0x562b8cf76270_0 .net "a", 0 0, L_0x562b8d2ea000;  alias, 1 drivers
v0x562b8cf76330_0 .net "b", 0 0, L_0x562b8d2ea130;  alias, 1 drivers
v0x562b8cf76400_0 .net "cout", 0 0, L_0x562b8d2e9d20;  alias, 1 drivers
S_0x562b8cf76570 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf75c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2e9d90 .functor XOR 1, L_0x562b8d2e98c0, L_0x562b8d2e9cb0, C4<0>, C4<0>;
L_0x562b8d2e9e90 .functor AND 1, L_0x562b8d2e98c0, L_0x562b8d2e9cb0, C4<1>, C4<1>;
v0x562b8cf767e0_0 .net "S", 0 0, L_0x562b8d2e9d90;  alias, 1 drivers
v0x562b8cf768a0_0 .net "a", 0 0, L_0x562b8d2e98c0;  alias, 1 drivers
v0x562b8cf76990_0 .net "b", 0 0, L_0x562b8d2e9cb0;  alias, 1 drivers
v0x562b8cf76a90_0 .net "cout", 0 0, L_0x562b8d2e9e90;  alias, 1 drivers
S_0x562b8cf77220 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cf72530;
 .timescale 0 0;
P_0x562b8cf77420 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cf77500 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf77220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ea4b0 .functor OR 1, L_0x562b8d2ea2d0, L_0x562b8d2ea440, C4<0>, C4<0>;
v0x562b8cf783f0_0 .net "S", 0 0, L_0x562b8d2ea340;  1 drivers
v0x562b8cf784b0_0 .net "a", 0 0, L_0x562b8d2ea520;  1 drivers
v0x562b8cf78580_0 .net "b", 0 0, L_0x562b8d2ea650;  1 drivers
v0x562b8cf78680_0 .net "cin", 0 0, L_0x562b8d2e9f00;  alias, 1 drivers
v0x562b8cf78770_0 .net "cout", 0 0, L_0x562b8d2ea4b0;  alias, 1 drivers
v0x562b8cf78860_0 .net "cout1", 0 0, L_0x562b8d2ea2d0;  1 drivers
v0x562b8cf78900_0 .net "cout2", 0 0, L_0x562b8d2ea440;  1 drivers
v0x562b8cf789a0_0 .net "s1", 0 0, L_0x562b8d2ea260;  1 drivers
S_0x562b8cf77760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf77500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ea260 .functor XOR 1, L_0x562b8d2ea520, L_0x562b8d2ea650, C4<0>, C4<0>;
L_0x562b8d2ea2d0 .functor AND 1, L_0x562b8d2ea520, L_0x562b8d2ea650, C4<1>, C4<1>;
v0x562b8cf77a00_0 .net "S", 0 0, L_0x562b8d2ea260;  alias, 1 drivers
v0x562b8cf77ae0_0 .net "a", 0 0, L_0x562b8d2ea520;  alias, 1 drivers
v0x562b8cf77ba0_0 .net "b", 0 0, L_0x562b8d2ea650;  alias, 1 drivers
v0x562b8cf77c70_0 .net "cout", 0 0, L_0x562b8d2ea2d0;  alias, 1 drivers
S_0x562b8cf77de0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf77500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ea340 .functor XOR 1, L_0x562b8d2e9f00, L_0x562b8d2ea260, C4<0>, C4<0>;
L_0x562b8d2ea440 .functor AND 1, L_0x562b8d2e9f00, L_0x562b8d2ea260, C4<1>, C4<1>;
v0x562b8cf78050_0 .net "S", 0 0, L_0x562b8d2ea340;  alias, 1 drivers
v0x562b8cf78110_0 .net "a", 0 0, L_0x562b8d2e9f00;  alias, 1 drivers
v0x562b8cf78200_0 .net "b", 0 0, L_0x562b8d2ea260;  alias, 1 drivers
v0x562b8cf78300_0 .net "cout", 0 0, L_0x562b8d2ea440;  alias, 1 drivers
S_0x562b8cf7aa40 .scope module, "ins4" "rca_Nbit" 3 111, 3 18 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cf7ac20 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e56a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2ede80 .functor BUFZ 1, L_0x7f38f70e56a0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2edef0 .functor BUFZ 1, L_0x562b8d2ed980, C4<0>, C4<0>, C4<0>;
v0x562b8cfa0ee0_0 .net "S", 3 0, L_0x562b8d2edde0;  alias, 1 drivers
v0x562b8cfa0fe0_0 .net "a", 3 0, L_0x562b8d2dace0;  alias, 1 drivers
v0x562b8cfa10f0_0 .net "b", 3 0, L_0x562b8d2d0470;  alias, 1 drivers
v0x562b8cfa11e0 .array "carry", 0 4;
v0x562b8cfa11e0_0 .net v0x562b8cfa11e0 0, 0 0, L_0x562b8d2ede80; 1 drivers
v0x562b8cfa11e0_1 .net v0x562b8cfa11e0 1, 0 0, L_0x562b8d2ec870; 1 drivers
v0x562b8cfa11e0_2 .net v0x562b8cfa11e0 2, 0 0, L_0x562b8d2ece20; 1 drivers
v0x562b8cfa11e0_3 .net v0x562b8cfa11e0 3, 0 0, L_0x562b8d2ed3d0; 1 drivers
v0x562b8cfa11e0_4 .net v0x562b8cfa11e0 4, 0 0, L_0x562b8d2ed980; 1 drivers
v0x562b8cfa12d0_0 .net "cin", 0 0, L_0x7f38f70e56a0;  1 drivers
v0x562b8cfa13c0_0 .net "cout", 0 0, L_0x562b8d2edef0;  alias, 1 drivers
L_0x562b8d2ec970 .part L_0x562b8d2dace0, 0, 1;
L_0x562b8d2ecaa0 .part L_0x562b8d2d0470, 0, 1;
L_0x562b8d2ecf20 .part L_0x562b8d2dace0, 1, 1;
L_0x562b8d2ed050 .part L_0x562b8d2d0470, 1, 1;
L_0x562b8d2ed4d0 .part L_0x562b8d2dace0, 2, 1;
L_0x562b8d2ed600 .part L_0x562b8d2d0470, 2, 1;
L_0x562b8d2ed9f0 .part L_0x562b8d2dace0, 3, 1;
L_0x562b8d2edc30 .part L_0x562b8d2d0470, 3, 1;
L_0x562b8d2edde0 .concat8 [ 1 1 1 1], L_0x562b8d2ec670, L_0x562b8d2eccb0, L_0x562b8d2ed260, L_0x562b8d2ed810;
S_0x562b8cf7ad40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cf7aa40;
 .timescale 0 0;
P_0x562b8cf7af40 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cf7b020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf7ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ec870 .functor OR 1, L_0x562b8d2ec600, L_0x562b8d2ec770, C4<0>, C4<0>;
v0x562b8cf7bef0_0 .net "S", 0 0, L_0x562b8d2ec670;  1 drivers
v0x562b8cf7bfb0_0 .net "a", 0 0, L_0x562b8d2ec970;  1 drivers
v0x562b8cf7c080_0 .net "b", 0 0, L_0x562b8d2ecaa0;  1 drivers
v0x562b8cf7c180_0 .net "cin", 0 0, L_0x562b8d2ede80;  alias, 1 drivers
v0x562b8cf7c250_0 .net "cout", 0 0, L_0x562b8d2ec870;  alias, 1 drivers
v0x562b8cf7c340_0 .net "cout1", 0 0, L_0x562b8d2ec600;  1 drivers
v0x562b8cf7c3e0_0 .net "cout2", 0 0, L_0x562b8d2ec770;  1 drivers
v0x562b8cf7c4b0_0 .net "s1", 0 0, L_0x562b8d2ec590;  1 drivers
S_0x562b8cf7b280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf7b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ec590 .functor XOR 1, L_0x562b8d2ec970, L_0x562b8d2ecaa0, C4<0>, C4<0>;
L_0x562b8d2ec600 .functor AND 1, L_0x562b8d2ec970, L_0x562b8d2ecaa0, C4<1>, C4<1>;
v0x562b8cf7b4f0_0 .net "S", 0 0, L_0x562b8d2ec590;  alias, 1 drivers
v0x562b8cf7b5d0_0 .net "a", 0 0, L_0x562b8d2ec970;  alias, 1 drivers
v0x562b8cf7b690_0 .net "b", 0 0, L_0x562b8d2ecaa0;  alias, 1 drivers
v0x562b8cf7b760_0 .net "cout", 0 0, L_0x562b8d2ec600;  alias, 1 drivers
S_0x562b8cf7b8d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf7b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ec670 .functor XOR 1, L_0x562b8d2ede80, L_0x562b8d2ec590, C4<0>, C4<0>;
L_0x562b8d2ec770 .functor AND 1, L_0x562b8d2ede80, L_0x562b8d2ec590, C4<1>, C4<1>;
v0x562b8cf7bb40_0 .net "S", 0 0, L_0x562b8d2ec670;  alias, 1 drivers
v0x562b8cf7bc00_0 .net "a", 0 0, L_0x562b8d2ede80;  alias, 1 drivers
v0x562b8cf7bcc0_0 .net "b", 0 0, L_0x562b8d2ec590;  alias, 1 drivers
v0x562b8cf7bdc0_0 .net "cout", 0 0, L_0x562b8d2ec770;  alias, 1 drivers
S_0x562b8cf7c5a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cf7aa40;
 .timescale 0 0;
P_0x562b8cf7c7a0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cf7c860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf7c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ece20 .functor OR 1, L_0x562b8d2ecc40, L_0x562b8d2ecdb0, C4<0>, C4<0>;
v0x562b8cf7d750_0 .net "S", 0 0, L_0x562b8d2eccb0;  1 drivers
v0x562b8cf7d810_0 .net "a", 0 0, L_0x562b8d2ecf20;  1 drivers
v0x562b8cf7d8e0_0 .net "b", 0 0, L_0x562b8d2ed050;  1 drivers
v0x562b8cf7d9e0_0 .net "cin", 0 0, L_0x562b8d2ec870;  alias, 1 drivers
v0x562b8cf7dad0_0 .net "cout", 0 0, L_0x562b8d2ece20;  alias, 1 drivers
v0x562b8cf7dbc0_0 .net "cout1", 0 0, L_0x562b8d2ecc40;  1 drivers
v0x562b8cf7dc60_0 .net "cout2", 0 0, L_0x562b8d2ecdb0;  1 drivers
v0x562b8cf7dd00_0 .net "s1", 0 0, L_0x562b8d2ecbd0;  1 drivers
S_0x562b8cf7cac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf7c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ecbd0 .functor XOR 1, L_0x562b8d2ecf20, L_0x562b8d2ed050, C4<0>, C4<0>;
L_0x562b8d2ecc40 .functor AND 1, L_0x562b8d2ecf20, L_0x562b8d2ed050, C4<1>, C4<1>;
v0x562b8cf7cd60_0 .net "S", 0 0, L_0x562b8d2ecbd0;  alias, 1 drivers
v0x562b8cf7ce40_0 .net "a", 0 0, L_0x562b8d2ecf20;  alias, 1 drivers
v0x562b8cf7cf00_0 .net "b", 0 0, L_0x562b8d2ed050;  alias, 1 drivers
v0x562b8cf7cfd0_0 .net "cout", 0 0, L_0x562b8d2ecc40;  alias, 1 drivers
S_0x562b8cf7d140 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf7c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2eccb0 .functor XOR 1, L_0x562b8d2ec870, L_0x562b8d2ecbd0, C4<0>, C4<0>;
L_0x562b8d2ecdb0 .functor AND 1, L_0x562b8d2ec870, L_0x562b8d2ecbd0, C4<1>, C4<1>;
v0x562b8cf7d3b0_0 .net "S", 0 0, L_0x562b8d2eccb0;  alias, 1 drivers
v0x562b8cf7d470_0 .net "a", 0 0, L_0x562b8d2ec870;  alias, 1 drivers
v0x562b8cf7d560_0 .net "b", 0 0, L_0x562b8d2ecbd0;  alias, 1 drivers
v0x562b8cf7d660_0 .net "cout", 0 0, L_0x562b8d2ecdb0;  alias, 1 drivers
S_0x562b8cf7ddf0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cf7aa40;
 .timescale 0 0;
P_0x562b8cf7dff0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cf7e0b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf7ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ed3d0 .functor OR 1, L_0x562b8d2ed1f0, L_0x562b8d2ed360, C4<0>, C4<0>;
v0x562b8cf7efd0_0 .net "S", 0 0, L_0x562b8d2ed260;  1 drivers
v0x562b8cf7f090_0 .net "a", 0 0, L_0x562b8d2ed4d0;  1 drivers
v0x562b8cf7f160_0 .net "b", 0 0, L_0x562b8d2ed600;  1 drivers
v0x562b8cf7f260_0 .net "cin", 0 0, L_0x562b8d2ece20;  alias, 1 drivers
v0x562b8cf7f350_0 .net "cout", 0 0, L_0x562b8d2ed3d0;  alias, 1 drivers
v0x562b8cf7f440_0 .net "cout1", 0 0, L_0x562b8d2ed1f0;  1 drivers
v0x562b8cf7f4e0_0 .net "cout2", 0 0, L_0x562b8d2ed360;  1 drivers
v0x562b8cf7f580_0 .net "s1", 0 0, L_0x562b8d2ed180;  1 drivers
S_0x562b8cf7e340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf7e0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ed180 .functor XOR 1, L_0x562b8d2ed4d0, L_0x562b8d2ed600, C4<0>, C4<0>;
L_0x562b8d2ed1f0 .functor AND 1, L_0x562b8d2ed4d0, L_0x562b8d2ed600, C4<1>, C4<1>;
v0x562b8cf7e5e0_0 .net "S", 0 0, L_0x562b8d2ed180;  alias, 1 drivers
v0x562b8cf7e6c0_0 .net "a", 0 0, L_0x562b8d2ed4d0;  alias, 1 drivers
v0x562b8cf7e780_0 .net "b", 0 0, L_0x562b8d2ed600;  alias, 1 drivers
v0x562b8cf7e850_0 .net "cout", 0 0, L_0x562b8d2ed1f0;  alias, 1 drivers
S_0x562b8cf7e9c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf7e0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ed260 .functor XOR 1, L_0x562b8d2ece20, L_0x562b8d2ed180, C4<0>, C4<0>;
L_0x562b8d2ed360 .functor AND 1, L_0x562b8d2ece20, L_0x562b8d2ed180, C4<1>, C4<1>;
v0x562b8cf7ec30_0 .net "S", 0 0, L_0x562b8d2ed260;  alias, 1 drivers
v0x562b8cf7ecf0_0 .net "a", 0 0, L_0x562b8d2ece20;  alias, 1 drivers
v0x562b8cf7ede0_0 .net "b", 0 0, L_0x562b8d2ed180;  alias, 1 drivers
v0x562b8cf7eee0_0 .net "cout", 0 0, L_0x562b8d2ed360;  alias, 1 drivers
S_0x562b8cf7f670 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cf7aa40;
 .timescale 0 0;
P_0x562b8cf7f870 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cf7f950 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cf7f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ed980 .functor OR 1, L_0x562b8d2ed7a0, L_0x562b8d2ed910, C4<0>, C4<0>;
v0x562b8cfa0840_0 .net "S", 0 0, L_0x562b8d2ed810;  1 drivers
v0x562b8cfa0900_0 .net "a", 0 0, L_0x562b8d2ed9f0;  1 drivers
v0x562b8cfa09d0_0 .net "b", 0 0, L_0x562b8d2edc30;  1 drivers
v0x562b8cfa0ad0_0 .net "cin", 0 0, L_0x562b8d2ed3d0;  alias, 1 drivers
v0x562b8cfa0bc0_0 .net "cout", 0 0, L_0x562b8d2ed980;  alias, 1 drivers
v0x562b8cfa0cb0_0 .net "cout1", 0 0, L_0x562b8d2ed7a0;  1 drivers
v0x562b8cfa0d50_0 .net "cout2", 0 0, L_0x562b8d2ed910;  1 drivers
v0x562b8cfa0df0_0 .net "s1", 0 0, L_0x562b8d2ed730;  1 drivers
S_0x562b8cf7fbb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cf7f950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ed730 .functor XOR 1, L_0x562b8d2ed9f0, L_0x562b8d2edc30, C4<0>, C4<0>;
L_0x562b8d2ed7a0 .functor AND 1, L_0x562b8d2ed9f0, L_0x562b8d2edc30, C4<1>, C4<1>;
v0x562b8cf7fe50_0 .net "S", 0 0, L_0x562b8d2ed730;  alias, 1 drivers
v0x562b8cf7ff30_0 .net "a", 0 0, L_0x562b8d2ed9f0;  alias, 1 drivers
v0x562b8cf7fff0_0 .net "b", 0 0, L_0x562b8d2edc30;  alias, 1 drivers
v0x562b8cf800c0_0 .net "cout", 0 0, L_0x562b8d2ed7a0;  alias, 1 drivers
S_0x562b8cf80230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cf7f950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ed810 .functor XOR 1, L_0x562b8d2ed3d0, L_0x562b8d2ed730, C4<0>, C4<0>;
L_0x562b8d2ed910 .functor AND 1, L_0x562b8d2ed3d0, L_0x562b8d2ed730, C4<1>, C4<1>;
v0x562b8cf804a0_0 .net "S", 0 0, L_0x562b8d2ed810;  alias, 1 drivers
v0x562b8cf80560_0 .net "a", 0 0, L_0x562b8d2ed3d0;  alias, 1 drivers
v0x562b8cf80650_0 .net "b", 0 0, L_0x562b8d2ed730;  alias, 1 drivers
v0x562b8cf80750_0 .net "cout", 0 0, L_0x562b8d2ed910;  alias, 1 drivers
S_0x562b8cfa1520 .scope module, "ins5" "rca_Nbit" 3 112, 3 18 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cfa1700 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x562b8d2ef750 .functor BUFZ 1, L_0x562b8d2edef0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2ef850 .functor BUFZ 1, L_0x562b8d2ef3e0, C4<0>, C4<0>, C4<0>;
v0x562b8cfa7a40_0 .net "S", 3 0, L_0x562b8d2ef6b0;  alias, 1 drivers
v0x562b8cfa7b40_0 .net "a", 3 0, L_0x562b8d2edde0;  alias, 1 drivers
v0x562b8cfa7c00_0 .net "b", 3 0, L_0x562b8d2ec460;  alias, 1 drivers
v0x562b8cfa7cd0 .array "carry", 0 4;
v0x562b8cfa7cd0_0 .net v0x562b8cfa7cd0 0, 0 0, L_0x562b8d2ef750; 1 drivers
v0x562b8cfa7cd0_1 .net v0x562b8cfa7cd0 1, 0 0, L_0x562b8d2ee1b0; 1 drivers
v0x562b8cfa7cd0_2 .net v0x562b8cfa7cd0 2, 0 0, L_0x562b8d2ee7f0; 1 drivers
v0x562b8cfa7cd0_3 .net v0x562b8cfa7cd0 3, 0 0, L_0x562b8d2eee30; 1 drivers
v0x562b8cfa7cd0_4 .net v0x562b8cfa7cd0 4, 0 0, L_0x562b8d2ef3e0; 1 drivers
v0x562b8cfa7df0_0 .net "cin", 0 0, L_0x562b8d2edef0;  alias, 1 drivers
v0x562b8cfa7ee0_0 .net "cout", 0 0, L_0x562b8d2ef850;  alias, 1 drivers
L_0x562b8d2ee2b0 .part L_0x562b8d2edde0, 0, 1;
L_0x562b8d2ee470 .part L_0x562b8d2ec460, 0, 1;
L_0x562b8d2ee8f0 .part L_0x562b8d2edde0, 1, 1;
L_0x562b8d2eea20 .part L_0x562b8d2ec460, 1, 1;
L_0x562b8d2eef30 .part L_0x562b8d2edde0, 2, 1;
L_0x562b8d2ef060 .part L_0x562b8d2ec460, 2, 1;
L_0x562b8d2ef450 .part L_0x562b8d2edde0, 3, 1;
L_0x562b8d2ef580 .part L_0x562b8d2ec460, 3, 1;
L_0x562b8d2ef6b0 .concat8 [ 1 1 1 1], L_0x562b8d2ee040, L_0x562b8d2ee680, L_0x562b8d2eecc0, L_0x562b8d2ef270;
S_0x562b8cfa1820 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cfa1520;
 .timescale 0 0;
P_0x562b8cfa1a40 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cfa1b20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfa1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ee1b0 .functor OR 1, L_0x562b8d2edfd0, L_0x562b8d2ee0b0, C4<0>, C4<0>;
v0x562b8cfa2a50_0 .net "S", 0 0, L_0x562b8d2ee040;  1 drivers
v0x562b8cfa2b10_0 .net "a", 0 0, L_0x562b8d2ee2b0;  1 drivers
v0x562b8cfa2be0_0 .net "b", 0 0, L_0x562b8d2ee470;  1 drivers
v0x562b8cfa2ce0_0 .net "cin", 0 0, L_0x562b8d2ef750;  alias, 1 drivers
v0x562b8cfa2db0_0 .net "cout", 0 0, L_0x562b8d2ee1b0;  alias, 1 drivers
v0x562b8cfa2ea0_0 .net "cout1", 0 0, L_0x562b8d2edfd0;  1 drivers
v0x562b8cfa2f40_0 .net "cout2", 0 0, L_0x562b8d2ee0b0;  1 drivers
v0x562b8cfa3010_0 .net "s1", 0 0, L_0x562b8d2edf60;  1 drivers
S_0x562b8cfa1db0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfa1b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2edf60 .functor XOR 1, L_0x562b8d2ee2b0, L_0x562b8d2ee470, C4<0>, C4<0>;
L_0x562b8d2edfd0 .functor AND 1, L_0x562b8d2ee2b0, L_0x562b8d2ee470, C4<1>, C4<1>;
v0x562b8cfa2050_0 .net "S", 0 0, L_0x562b8d2edf60;  alias, 1 drivers
v0x562b8cfa2130_0 .net "a", 0 0, L_0x562b8d2ee2b0;  alias, 1 drivers
v0x562b8cfa21f0_0 .net "b", 0 0, L_0x562b8d2ee470;  alias, 1 drivers
v0x562b8cfa22c0_0 .net "cout", 0 0, L_0x562b8d2edfd0;  alias, 1 drivers
S_0x562b8cfa2430 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfa1b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ee040 .functor XOR 1, L_0x562b8d2ef750, L_0x562b8d2edf60, C4<0>, C4<0>;
L_0x562b8d2ee0b0 .functor AND 1, L_0x562b8d2ef750, L_0x562b8d2edf60, C4<1>, C4<1>;
v0x562b8cfa26a0_0 .net "S", 0 0, L_0x562b8d2ee040;  alias, 1 drivers
v0x562b8cfa2760_0 .net "a", 0 0, L_0x562b8d2ef750;  alias, 1 drivers
v0x562b8cfa2820_0 .net "b", 0 0, L_0x562b8d2edf60;  alias, 1 drivers
v0x562b8cfa2920_0 .net "cout", 0 0, L_0x562b8d2ee0b0;  alias, 1 drivers
S_0x562b8cfa3100 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cfa1520;
 .timescale 0 0;
P_0x562b8cfa3300 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cfa33c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ee7f0 .functor OR 1, L_0x562b8d2ee610, L_0x562b8d2ee780, C4<0>, C4<0>;
v0x562b8cfa42b0_0 .net "S", 0 0, L_0x562b8d2ee680;  1 drivers
v0x562b8cfa4370_0 .net "a", 0 0, L_0x562b8d2ee8f0;  1 drivers
v0x562b8cfa4440_0 .net "b", 0 0, L_0x562b8d2eea20;  1 drivers
v0x562b8cfa4540_0 .net "cin", 0 0, L_0x562b8d2ee1b0;  alias, 1 drivers
v0x562b8cfa4630_0 .net "cout", 0 0, L_0x562b8d2ee7f0;  alias, 1 drivers
v0x562b8cfa4720_0 .net "cout1", 0 0, L_0x562b8d2ee610;  1 drivers
v0x562b8cfa47c0_0 .net "cout2", 0 0, L_0x562b8d2ee780;  1 drivers
v0x562b8cfa4860_0 .net "s1", 0 0, L_0x562b8d2ee5a0;  1 drivers
S_0x562b8cfa3620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfa33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ee5a0 .functor XOR 1, L_0x562b8d2ee8f0, L_0x562b8d2eea20, C4<0>, C4<0>;
L_0x562b8d2ee610 .functor AND 1, L_0x562b8d2ee8f0, L_0x562b8d2eea20, C4<1>, C4<1>;
v0x562b8cfa38c0_0 .net "S", 0 0, L_0x562b8d2ee5a0;  alias, 1 drivers
v0x562b8cfa39a0_0 .net "a", 0 0, L_0x562b8d2ee8f0;  alias, 1 drivers
v0x562b8cfa3a60_0 .net "b", 0 0, L_0x562b8d2eea20;  alias, 1 drivers
v0x562b8cfa3b30_0 .net "cout", 0 0, L_0x562b8d2ee610;  alias, 1 drivers
S_0x562b8cfa3ca0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfa33c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ee680 .functor XOR 1, L_0x562b8d2ee1b0, L_0x562b8d2ee5a0, C4<0>, C4<0>;
L_0x562b8d2ee780 .functor AND 1, L_0x562b8d2ee1b0, L_0x562b8d2ee5a0, C4<1>, C4<1>;
v0x562b8cfa3f10_0 .net "S", 0 0, L_0x562b8d2ee680;  alias, 1 drivers
v0x562b8cfa3fd0_0 .net "a", 0 0, L_0x562b8d2ee1b0;  alias, 1 drivers
v0x562b8cfa40c0_0 .net "b", 0 0, L_0x562b8d2ee5a0;  alias, 1 drivers
v0x562b8cfa41c0_0 .net "cout", 0 0, L_0x562b8d2ee780;  alias, 1 drivers
S_0x562b8cfa4950 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cfa1520;
 .timescale 0 0;
P_0x562b8cfa4b50 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cfa4c10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfa4950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2eee30 .functor OR 1, L_0x562b8d2eec50, L_0x562b8d2eedc0, C4<0>, C4<0>;
v0x562b8cfa5b30_0 .net "S", 0 0, L_0x562b8d2eecc0;  1 drivers
v0x562b8cfa5bf0_0 .net "a", 0 0, L_0x562b8d2eef30;  1 drivers
v0x562b8cfa5cc0_0 .net "b", 0 0, L_0x562b8d2ef060;  1 drivers
v0x562b8cfa5dc0_0 .net "cin", 0 0, L_0x562b8d2ee7f0;  alias, 1 drivers
v0x562b8cfa5eb0_0 .net "cout", 0 0, L_0x562b8d2eee30;  alias, 1 drivers
v0x562b8cfa5fa0_0 .net "cout1", 0 0, L_0x562b8d2eec50;  1 drivers
v0x562b8cfa6040_0 .net "cout2", 0 0, L_0x562b8d2eedc0;  1 drivers
v0x562b8cfa60e0_0 .net "s1", 0 0, L_0x562b8d2eebe0;  1 drivers
S_0x562b8cfa4ea0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfa4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2eebe0 .functor XOR 1, L_0x562b8d2eef30, L_0x562b8d2ef060, C4<0>, C4<0>;
L_0x562b8d2eec50 .functor AND 1, L_0x562b8d2eef30, L_0x562b8d2ef060, C4<1>, C4<1>;
v0x562b8cfa5140_0 .net "S", 0 0, L_0x562b8d2eebe0;  alias, 1 drivers
v0x562b8cfa5220_0 .net "a", 0 0, L_0x562b8d2eef30;  alias, 1 drivers
v0x562b8cfa52e0_0 .net "b", 0 0, L_0x562b8d2ef060;  alias, 1 drivers
v0x562b8cfa53b0_0 .net "cout", 0 0, L_0x562b8d2eec50;  alias, 1 drivers
S_0x562b8cfa5520 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfa4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2eecc0 .functor XOR 1, L_0x562b8d2ee7f0, L_0x562b8d2eebe0, C4<0>, C4<0>;
L_0x562b8d2eedc0 .functor AND 1, L_0x562b8d2ee7f0, L_0x562b8d2eebe0, C4<1>, C4<1>;
v0x562b8cfa5790_0 .net "S", 0 0, L_0x562b8d2eecc0;  alias, 1 drivers
v0x562b8cfa5850_0 .net "a", 0 0, L_0x562b8d2ee7f0;  alias, 1 drivers
v0x562b8cfa5940_0 .net "b", 0 0, L_0x562b8d2eebe0;  alias, 1 drivers
v0x562b8cfa5a40_0 .net "cout", 0 0, L_0x562b8d2eedc0;  alias, 1 drivers
S_0x562b8cfa61d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cfa1520;
 .timescale 0 0;
P_0x562b8cfa63d0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cfa64b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfa61d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ef3e0 .functor OR 1, L_0x562b8d2ef200, L_0x562b8d2ef370, C4<0>, C4<0>;
v0x562b8cfa73a0_0 .net "S", 0 0, L_0x562b8d2ef270;  1 drivers
v0x562b8cfa7460_0 .net "a", 0 0, L_0x562b8d2ef450;  1 drivers
v0x562b8cfa7530_0 .net "b", 0 0, L_0x562b8d2ef580;  1 drivers
v0x562b8cfa7630_0 .net "cin", 0 0, L_0x562b8d2eee30;  alias, 1 drivers
v0x562b8cfa7720_0 .net "cout", 0 0, L_0x562b8d2ef3e0;  alias, 1 drivers
v0x562b8cfa7810_0 .net "cout1", 0 0, L_0x562b8d2ef200;  1 drivers
v0x562b8cfa78b0_0 .net "cout2", 0 0, L_0x562b8d2ef370;  1 drivers
v0x562b8cfa7950_0 .net "s1", 0 0, L_0x562b8d2ef190;  1 drivers
S_0x562b8cfa6710 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfa64b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ef190 .functor XOR 1, L_0x562b8d2ef450, L_0x562b8d2ef580, C4<0>, C4<0>;
L_0x562b8d2ef200 .functor AND 1, L_0x562b8d2ef450, L_0x562b8d2ef580, C4<1>, C4<1>;
v0x562b8cfa69b0_0 .net "S", 0 0, L_0x562b8d2ef190;  alias, 1 drivers
v0x562b8cfa6a90_0 .net "a", 0 0, L_0x562b8d2ef450;  alias, 1 drivers
v0x562b8cfa6b50_0 .net "b", 0 0, L_0x562b8d2ef580;  alias, 1 drivers
v0x562b8cfa6c20_0 .net "cout", 0 0, L_0x562b8d2ef200;  alias, 1 drivers
S_0x562b8cfa6d90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfa64b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ef270 .functor XOR 1, L_0x562b8d2eee30, L_0x562b8d2ef190, C4<0>, C4<0>;
L_0x562b8d2ef370 .functor AND 1, L_0x562b8d2eee30, L_0x562b8d2ef190, C4<1>, C4<1>;
v0x562b8cfa7000_0 .net "S", 0 0, L_0x562b8d2ef270;  alias, 1 drivers
v0x562b8cfa70c0_0 .net "a", 0 0, L_0x562b8d2eee30;  alias, 1 drivers
v0x562b8cfa71b0_0 .net "b", 0 0, L_0x562b8d2ef190;  alias, 1 drivers
v0x562b8cfa72b0_0 .net "cout", 0 0, L_0x562b8d2ef370;  alias, 1 drivers
S_0x562b8cfa8030 .scope module, "ins6" "rca_Nbit" 3 116, 3 18 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cfa8210 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e5808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2f2c60 .functor BUFZ 1, L_0x7f38f70e5808, C4<0>, C4<0>, C4<0>;
L_0x562b8d2f2cd0 .functor BUFZ 1, L_0x562b8d2f2860, C4<0>, C4<0>, C4<0>;
v0x562b8cfb4760_0 .net "S", 7 0, L_0x562b8d2f2bc0;  alias, 1 drivers
v0x562b8cfb4860_0 .net "a", 7 0, L_0x562b8d2ef8c0;  alias, 1 drivers
v0x562b8cfb4940_0 .net "b", 7 0, L_0x562b8d2ef960;  alias, 1 drivers
v0x562b8cfb4a00 .array "carry", 0 8;
v0x562b8cfb4a00_0 .net v0x562b8cfb4a00 0, 0 0, L_0x562b8d2f2c60; 1 drivers
v0x562b8cfb4a00_1 .net v0x562b8cfb4a00 1, 0 0, L_0x562b8d2efdf0; 1 drivers
v0x562b8cfb4a00_2 .net v0x562b8cfb4a00 2, 0 0, L_0x562b8d2f03a0; 1 drivers
v0x562b8cfb4a00_3 .net v0x562b8cfb4a00 3, 0 0, L_0x562b8d2f0a70; 1 drivers
v0x562b8cfb4a00_4 .net v0x562b8cfb4a00 4, 0 0, L_0x562b8d2f1020; 1 drivers
v0x562b8cfb4a00_5 .net v0x562b8cfb4a00 5, 0 0, L_0x562b8d2f15d0; 1 drivers
v0x562b8cfb4a00_6 .net v0x562b8cfb4a00 6, 0 0, L_0x562b8d2f1b80; 1 drivers
v0x562b8cfb4a00_7 .net v0x562b8cfb4a00 7, 0 0, L_0x562b8d2f22a0; 1 drivers
v0x562b8cfb4a00_8 .net v0x562b8cfb4a00 8, 0 0, L_0x562b8d2f2860; 1 drivers
v0x562b8cfb4b40_0 .net "cin", 0 0, L_0x7f38f70e5808;  1 drivers
v0x562b8cfb4c30_0 .net "cout", 0 0, L_0x562b8d2f2cd0;  alias, 1 drivers
L_0x562b8d2efef0 .part L_0x562b8d2ef8c0, 0, 1;
L_0x562b8d2f0020 .part L_0x562b8d2ef960, 0, 1;
L_0x562b8d2f04a0 .part L_0x562b8d2ef8c0, 1, 1;
L_0x562b8d2f0660 .part L_0x562b8d2ef960, 1, 1;
L_0x562b8d2f0b70 .part L_0x562b8d2ef8c0, 2, 1;
L_0x562b8d2f0ca0 .part L_0x562b8d2ef960, 2, 1;
L_0x562b8d2f1120 .part L_0x562b8d2ef8c0, 3, 1;
L_0x562b8d2f1250 .part L_0x562b8d2ef960, 3, 1;
L_0x562b8d2f16d0 .part L_0x562b8d2ef8c0, 4, 1;
L_0x562b8d2f1800 .part L_0x562b8d2ef960, 4, 1;
L_0x562b8d2f1c80 .part L_0x562b8d2ef8c0, 5, 1;
L_0x562b8d2f1ec0 .part L_0x562b8d2ef960, 5, 1;
L_0x562b8d2f23a0 .part L_0x562b8d2ef8c0, 6, 1;
L_0x562b8d2f24d0 .part L_0x562b8d2ef960, 6, 1;
L_0x562b8d2f28d0 .part L_0x562b8d2ef8c0, 7, 1;
L_0x562b8d2f2a00 .part L_0x562b8d2ef960, 7, 1;
LS_0x562b8d2f2bc0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2efbf0, L_0x562b8d2f0230, L_0x562b8d2f0900, L_0x562b8d2f0eb0;
LS_0x562b8d2f2bc0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d2f1460, L_0x562b8d2f1a10, L_0x562b8d2f21c0, L_0x562b8d2f26f0;
L_0x562b8d2f2bc0 .concat8 [ 4 4 0 0], LS_0x562b8d2f2bc0_0_0, LS_0x562b8d2f2bc0_0_4;
S_0x562b8cfa8360 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cfa8030;
 .timescale 0 0;
P_0x562b8cfa8580 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cfa8660 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfa8360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2efdf0 .functor OR 1, L_0x562b8d2efb80, L_0x562b8d2efcf0, C4<0>, C4<0>;
v0x562b8cfa9590_0 .net "S", 0 0, L_0x562b8d2efbf0;  1 drivers
v0x562b8cfa9650_0 .net "a", 0 0, L_0x562b8d2efef0;  1 drivers
v0x562b8cfa9720_0 .net "b", 0 0, L_0x562b8d2f0020;  1 drivers
v0x562b8cfa9820_0 .net "cin", 0 0, L_0x562b8d2f2c60;  alias, 1 drivers
v0x562b8cfa98f0_0 .net "cout", 0 0, L_0x562b8d2efdf0;  alias, 1 drivers
v0x562b8cfa99e0_0 .net "cout1", 0 0, L_0x562b8d2efb80;  1 drivers
v0x562b8cfa9a80_0 .net "cout2", 0 0, L_0x562b8d2efcf0;  1 drivers
v0x562b8cfa9b50_0 .net "s1", 0 0, L_0x562b8d2efb10;  1 drivers
S_0x562b8cfa88f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfa8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2efb10 .functor XOR 1, L_0x562b8d2efef0, L_0x562b8d2f0020, C4<0>, C4<0>;
L_0x562b8d2efb80 .functor AND 1, L_0x562b8d2efef0, L_0x562b8d2f0020, C4<1>, C4<1>;
v0x562b8cfa8b90_0 .net "S", 0 0, L_0x562b8d2efb10;  alias, 1 drivers
v0x562b8cfa8c70_0 .net "a", 0 0, L_0x562b8d2efef0;  alias, 1 drivers
v0x562b8cfa8d30_0 .net "b", 0 0, L_0x562b8d2f0020;  alias, 1 drivers
v0x562b8cfa8e00_0 .net "cout", 0 0, L_0x562b8d2efb80;  alias, 1 drivers
S_0x562b8cfa8f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfa8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2efbf0 .functor XOR 1, L_0x562b8d2f2c60, L_0x562b8d2efb10, C4<0>, C4<0>;
L_0x562b8d2efcf0 .functor AND 1, L_0x562b8d2f2c60, L_0x562b8d2efb10, C4<1>, C4<1>;
v0x562b8cfa91e0_0 .net "S", 0 0, L_0x562b8d2efbf0;  alias, 1 drivers
v0x562b8cfa92a0_0 .net "a", 0 0, L_0x562b8d2f2c60;  alias, 1 drivers
v0x562b8cfa9360_0 .net "b", 0 0, L_0x562b8d2efb10;  alias, 1 drivers
v0x562b8cfa9460_0 .net "cout", 0 0, L_0x562b8d2efcf0;  alias, 1 drivers
S_0x562b8cfa9c40 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cfa8030;
 .timescale 0 0;
P_0x562b8cfa9e40 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cfa9f00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfa9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f03a0 .functor OR 1, L_0x562b8d2f01c0, L_0x562b8d2f0330, C4<0>, C4<0>;
v0x562b8cfaadf0_0 .net "S", 0 0, L_0x562b8d2f0230;  1 drivers
v0x562b8cfaaeb0_0 .net "a", 0 0, L_0x562b8d2f04a0;  1 drivers
v0x562b8cfaaf80_0 .net "b", 0 0, L_0x562b8d2f0660;  1 drivers
v0x562b8cfab080_0 .net "cin", 0 0, L_0x562b8d2efdf0;  alias, 1 drivers
v0x562b8cfab170_0 .net "cout", 0 0, L_0x562b8d2f03a0;  alias, 1 drivers
v0x562b8cfab260_0 .net "cout1", 0 0, L_0x562b8d2f01c0;  1 drivers
v0x562b8cfab300_0 .net "cout2", 0 0, L_0x562b8d2f0330;  1 drivers
v0x562b8cfab3a0_0 .net "s1", 0 0, L_0x562b8d2f0150;  1 drivers
S_0x562b8cfaa160 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfa9f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f0150 .functor XOR 1, L_0x562b8d2f04a0, L_0x562b8d2f0660, C4<0>, C4<0>;
L_0x562b8d2f01c0 .functor AND 1, L_0x562b8d2f04a0, L_0x562b8d2f0660, C4<1>, C4<1>;
v0x562b8cfaa400_0 .net "S", 0 0, L_0x562b8d2f0150;  alias, 1 drivers
v0x562b8cfaa4e0_0 .net "a", 0 0, L_0x562b8d2f04a0;  alias, 1 drivers
v0x562b8cfaa5a0_0 .net "b", 0 0, L_0x562b8d2f0660;  alias, 1 drivers
v0x562b8cfaa670_0 .net "cout", 0 0, L_0x562b8d2f01c0;  alias, 1 drivers
S_0x562b8cfaa7e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfa9f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f0230 .functor XOR 1, L_0x562b8d2efdf0, L_0x562b8d2f0150, C4<0>, C4<0>;
L_0x562b8d2f0330 .functor AND 1, L_0x562b8d2efdf0, L_0x562b8d2f0150, C4<1>, C4<1>;
v0x562b8cfaaa50_0 .net "S", 0 0, L_0x562b8d2f0230;  alias, 1 drivers
v0x562b8cfaab10_0 .net "a", 0 0, L_0x562b8d2efdf0;  alias, 1 drivers
v0x562b8cfaac00_0 .net "b", 0 0, L_0x562b8d2f0150;  alias, 1 drivers
v0x562b8cfaad00_0 .net "cout", 0 0, L_0x562b8d2f0330;  alias, 1 drivers
S_0x562b8cfab490 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cfa8030;
 .timescale 0 0;
P_0x562b8cfab690 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cfab750 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfab490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f0a70 .functor OR 1, L_0x562b8d2f0890, L_0x562b8d2f0a00, C4<0>, C4<0>;
v0x562b8cfac670_0 .net "S", 0 0, L_0x562b8d2f0900;  1 drivers
v0x562b8cfac730_0 .net "a", 0 0, L_0x562b8d2f0b70;  1 drivers
v0x562b8cfac800_0 .net "b", 0 0, L_0x562b8d2f0ca0;  1 drivers
v0x562b8cfac900_0 .net "cin", 0 0, L_0x562b8d2f03a0;  alias, 1 drivers
v0x562b8cfac9f0_0 .net "cout", 0 0, L_0x562b8d2f0a70;  alias, 1 drivers
v0x562b8cfacae0_0 .net "cout1", 0 0, L_0x562b8d2f0890;  1 drivers
v0x562b8cfacb80_0 .net "cout2", 0 0, L_0x562b8d2f0a00;  1 drivers
v0x562b8cfacc20_0 .net "s1", 0 0, L_0x562b8d2f0820;  1 drivers
S_0x562b8cfab9e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfab750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f0820 .functor XOR 1, L_0x562b8d2f0b70, L_0x562b8d2f0ca0, C4<0>, C4<0>;
L_0x562b8d2f0890 .functor AND 1, L_0x562b8d2f0b70, L_0x562b8d2f0ca0, C4<1>, C4<1>;
v0x562b8cfabc80_0 .net "S", 0 0, L_0x562b8d2f0820;  alias, 1 drivers
v0x562b8cfabd60_0 .net "a", 0 0, L_0x562b8d2f0b70;  alias, 1 drivers
v0x562b8cfabe20_0 .net "b", 0 0, L_0x562b8d2f0ca0;  alias, 1 drivers
v0x562b8cfabef0_0 .net "cout", 0 0, L_0x562b8d2f0890;  alias, 1 drivers
S_0x562b8cfac060 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfab750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f0900 .functor XOR 1, L_0x562b8d2f03a0, L_0x562b8d2f0820, C4<0>, C4<0>;
L_0x562b8d2f0a00 .functor AND 1, L_0x562b8d2f03a0, L_0x562b8d2f0820, C4<1>, C4<1>;
v0x562b8cfac2d0_0 .net "S", 0 0, L_0x562b8d2f0900;  alias, 1 drivers
v0x562b8cfac390_0 .net "a", 0 0, L_0x562b8d2f03a0;  alias, 1 drivers
v0x562b8cfac480_0 .net "b", 0 0, L_0x562b8d2f0820;  alias, 1 drivers
v0x562b8cfac580_0 .net "cout", 0 0, L_0x562b8d2f0a00;  alias, 1 drivers
S_0x562b8cfacd10 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cfa8030;
 .timescale 0 0;
P_0x562b8cfacf10 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cfacff0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfacd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f1020 .functor OR 1, L_0x562b8d2f0e40, L_0x562b8d2f0fb0, C4<0>, C4<0>;
v0x562b8cfadee0_0 .net "S", 0 0, L_0x562b8d2f0eb0;  1 drivers
v0x562b8cfadfa0_0 .net "a", 0 0, L_0x562b8d2f1120;  1 drivers
v0x562b8cfae070_0 .net "b", 0 0, L_0x562b8d2f1250;  1 drivers
v0x562b8cfae170_0 .net "cin", 0 0, L_0x562b8d2f0a70;  alias, 1 drivers
v0x562b8cfae260_0 .net "cout", 0 0, L_0x562b8d2f1020;  alias, 1 drivers
v0x562b8cfae350_0 .net "cout1", 0 0, L_0x562b8d2f0e40;  1 drivers
v0x562b8cfae3f0_0 .net "cout2", 0 0, L_0x562b8d2f0fb0;  1 drivers
v0x562b8cfae490_0 .net "s1", 0 0, L_0x562b8d2f0dd0;  1 drivers
S_0x562b8cfad250 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfacff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f0dd0 .functor XOR 1, L_0x562b8d2f1120, L_0x562b8d2f1250, C4<0>, C4<0>;
L_0x562b8d2f0e40 .functor AND 1, L_0x562b8d2f1120, L_0x562b8d2f1250, C4<1>, C4<1>;
v0x562b8cfad4f0_0 .net "S", 0 0, L_0x562b8d2f0dd0;  alias, 1 drivers
v0x562b8cfad5d0_0 .net "a", 0 0, L_0x562b8d2f1120;  alias, 1 drivers
v0x562b8cfad690_0 .net "b", 0 0, L_0x562b8d2f1250;  alias, 1 drivers
v0x562b8cfad760_0 .net "cout", 0 0, L_0x562b8d2f0e40;  alias, 1 drivers
S_0x562b8cfad8d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfacff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f0eb0 .functor XOR 1, L_0x562b8d2f0a70, L_0x562b8d2f0dd0, C4<0>, C4<0>;
L_0x562b8d2f0fb0 .functor AND 1, L_0x562b8d2f0a70, L_0x562b8d2f0dd0, C4<1>, C4<1>;
v0x562b8cfadb40_0 .net "S", 0 0, L_0x562b8d2f0eb0;  alias, 1 drivers
v0x562b8cfadc00_0 .net "a", 0 0, L_0x562b8d2f0a70;  alias, 1 drivers
v0x562b8cfadcf0_0 .net "b", 0 0, L_0x562b8d2f0dd0;  alias, 1 drivers
v0x562b8cfaddf0_0 .net "cout", 0 0, L_0x562b8d2f0fb0;  alias, 1 drivers
S_0x562b8cfae580 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cfa8030;
 .timescale 0 0;
P_0x562b8cfae7d0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cfae8b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfae580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f15d0 .functor OR 1, L_0x562b8d2f13f0, L_0x562b8d2f1560, C4<0>, C4<0>;
v0x562b8cfaf770_0 .net "S", 0 0, L_0x562b8d2f1460;  1 drivers
v0x562b8cfaf830_0 .net "a", 0 0, L_0x562b8d2f16d0;  1 drivers
v0x562b8cfaf900_0 .net "b", 0 0, L_0x562b8d2f1800;  1 drivers
v0x562b8cfafa00_0 .net "cin", 0 0, L_0x562b8d2f1020;  alias, 1 drivers
v0x562b8cfafaf0_0 .net "cout", 0 0, L_0x562b8d2f15d0;  alias, 1 drivers
v0x562b8cfafbe0_0 .net "cout1", 0 0, L_0x562b8d2f13f0;  1 drivers
v0x562b8cfafc80_0 .net "cout2", 0 0, L_0x562b8d2f1560;  1 drivers
v0x562b8cfafd20_0 .net "s1", 0 0, L_0x562b8d2f1380;  1 drivers
S_0x562b8cfaeb10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfae8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f1380 .functor XOR 1, L_0x562b8d2f16d0, L_0x562b8d2f1800, C4<0>, C4<0>;
L_0x562b8d2f13f0 .functor AND 1, L_0x562b8d2f16d0, L_0x562b8d2f1800, C4<1>, C4<1>;
v0x562b8cfaed80_0 .net "S", 0 0, L_0x562b8d2f1380;  alias, 1 drivers
v0x562b8cfaee60_0 .net "a", 0 0, L_0x562b8d2f16d0;  alias, 1 drivers
v0x562b8cfaef20_0 .net "b", 0 0, L_0x562b8d2f1800;  alias, 1 drivers
v0x562b8cfaeff0_0 .net "cout", 0 0, L_0x562b8d2f13f0;  alias, 1 drivers
S_0x562b8cfaf160 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfae8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f1460 .functor XOR 1, L_0x562b8d2f1020, L_0x562b8d2f1380, C4<0>, C4<0>;
L_0x562b8d2f1560 .functor AND 1, L_0x562b8d2f1020, L_0x562b8d2f1380, C4<1>, C4<1>;
v0x562b8cfaf3d0_0 .net "S", 0 0, L_0x562b8d2f1460;  alias, 1 drivers
v0x562b8cfaf490_0 .net "a", 0 0, L_0x562b8d2f1020;  alias, 1 drivers
v0x562b8cfaf580_0 .net "b", 0 0, L_0x562b8d2f1380;  alias, 1 drivers
v0x562b8cfaf680_0 .net "cout", 0 0, L_0x562b8d2f1560;  alias, 1 drivers
S_0x562b8cfafe10 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cfa8030;
 .timescale 0 0;
P_0x562b8cfb0010 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cfb00f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfafe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f1b80 .functor OR 1, L_0x562b8d2f19a0, L_0x562b8d2f1b10, C4<0>, C4<0>;
v0x562b8cfb0fe0_0 .net "S", 0 0, L_0x562b8d2f1a10;  1 drivers
v0x562b8cfb10a0_0 .net "a", 0 0, L_0x562b8d2f1c80;  1 drivers
v0x562b8cfb1170_0 .net "b", 0 0, L_0x562b8d2f1ec0;  1 drivers
v0x562b8cfb1270_0 .net "cin", 0 0, L_0x562b8d2f15d0;  alias, 1 drivers
v0x562b8cfb1360_0 .net "cout", 0 0, L_0x562b8d2f1b80;  alias, 1 drivers
v0x562b8cfb1450_0 .net "cout1", 0 0, L_0x562b8d2f19a0;  1 drivers
v0x562b8cfb14f0_0 .net "cout2", 0 0, L_0x562b8d2f1b10;  1 drivers
v0x562b8cfb1590_0 .net "s1", 0 0, L_0x562b8d2f1930;  1 drivers
S_0x562b8cfb0350 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfb00f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f1930 .functor XOR 1, L_0x562b8d2f1c80, L_0x562b8d2f1ec0, C4<0>, C4<0>;
L_0x562b8d2f19a0 .functor AND 1, L_0x562b8d2f1c80, L_0x562b8d2f1ec0, C4<1>, C4<1>;
v0x562b8cfb05f0_0 .net "S", 0 0, L_0x562b8d2f1930;  alias, 1 drivers
v0x562b8cfb06d0_0 .net "a", 0 0, L_0x562b8d2f1c80;  alias, 1 drivers
v0x562b8cfb0790_0 .net "b", 0 0, L_0x562b8d2f1ec0;  alias, 1 drivers
v0x562b8cfb0860_0 .net "cout", 0 0, L_0x562b8d2f19a0;  alias, 1 drivers
S_0x562b8cfb09d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfb00f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f1a10 .functor XOR 1, L_0x562b8d2f15d0, L_0x562b8d2f1930, C4<0>, C4<0>;
L_0x562b8d2f1b10 .functor AND 1, L_0x562b8d2f15d0, L_0x562b8d2f1930, C4<1>, C4<1>;
v0x562b8cfb0c40_0 .net "S", 0 0, L_0x562b8d2f1a10;  alias, 1 drivers
v0x562b8cfb0d00_0 .net "a", 0 0, L_0x562b8d2f15d0;  alias, 1 drivers
v0x562b8cfb0df0_0 .net "b", 0 0, L_0x562b8d2f1930;  alias, 1 drivers
v0x562b8cfb0ef0_0 .net "cout", 0 0, L_0x562b8d2f1b10;  alias, 1 drivers
S_0x562b8cfb1680 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cfa8030;
 .timescale 0 0;
P_0x562b8cfb1880 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cfb1960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfb1680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f22a0 .functor OR 1, L_0x562b8d2f2150, L_0x562b8d2f2230, C4<0>, C4<0>;
v0x562b8cfb2850_0 .net "S", 0 0, L_0x562b8d2f21c0;  1 drivers
v0x562b8cfb2910_0 .net "a", 0 0, L_0x562b8d2f23a0;  1 drivers
v0x562b8cfb29e0_0 .net "b", 0 0, L_0x562b8d2f24d0;  1 drivers
v0x562b8cfb2ae0_0 .net "cin", 0 0, L_0x562b8d2f1b80;  alias, 1 drivers
v0x562b8cfb2bd0_0 .net "cout", 0 0, L_0x562b8d2f22a0;  alias, 1 drivers
v0x562b8cfb2cc0_0 .net "cout1", 0 0, L_0x562b8d2f2150;  1 drivers
v0x562b8cfb2d60_0 .net "cout2", 0 0, L_0x562b8d2f2230;  1 drivers
v0x562b8cfb2e00_0 .net "s1", 0 0, L_0x562b8d2f20e0;  1 drivers
S_0x562b8cfb1bc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfb1960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f20e0 .functor XOR 1, L_0x562b8d2f23a0, L_0x562b8d2f24d0, C4<0>, C4<0>;
L_0x562b8d2f2150 .functor AND 1, L_0x562b8d2f23a0, L_0x562b8d2f24d0, C4<1>, C4<1>;
v0x562b8cfb1e60_0 .net "S", 0 0, L_0x562b8d2f20e0;  alias, 1 drivers
v0x562b8cfb1f40_0 .net "a", 0 0, L_0x562b8d2f23a0;  alias, 1 drivers
v0x562b8cfb2000_0 .net "b", 0 0, L_0x562b8d2f24d0;  alias, 1 drivers
v0x562b8cfb20d0_0 .net "cout", 0 0, L_0x562b8d2f2150;  alias, 1 drivers
S_0x562b8cfb2240 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfb1960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f21c0 .functor XOR 1, L_0x562b8d2f1b80, L_0x562b8d2f20e0, C4<0>, C4<0>;
L_0x562b8d2f2230 .functor AND 1, L_0x562b8d2f1b80, L_0x562b8d2f20e0, C4<1>, C4<1>;
v0x562b8cfb24b0_0 .net "S", 0 0, L_0x562b8d2f21c0;  alias, 1 drivers
v0x562b8cfb2570_0 .net "a", 0 0, L_0x562b8d2f1b80;  alias, 1 drivers
v0x562b8cfb2660_0 .net "b", 0 0, L_0x562b8d2f20e0;  alias, 1 drivers
v0x562b8cfb2760_0 .net "cout", 0 0, L_0x562b8d2f2230;  alias, 1 drivers
S_0x562b8cfb2ef0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cfa8030;
 .timescale 0 0;
P_0x562b8cfb30f0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cfb31d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfb2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f2860 .functor OR 1, L_0x562b8d2f2680, L_0x562b8d2f27f0, C4<0>, C4<0>;
v0x562b8cfb40c0_0 .net "S", 0 0, L_0x562b8d2f26f0;  1 drivers
v0x562b8cfb4180_0 .net "a", 0 0, L_0x562b8d2f28d0;  1 drivers
v0x562b8cfb4250_0 .net "b", 0 0, L_0x562b8d2f2a00;  1 drivers
v0x562b8cfb4350_0 .net "cin", 0 0, L_0x562b8d2f22a0;  alias, 1 drivers
v0x562b8cfb4440_0 .net "cout", 0 0, L_0x562b8d2f2860;  alias, 1 drivers
v0x562b8cfb4530_0 .net "cout1", 0 0, L_0x562b8d2f2680;  1 drivers
v0x562b8cfb45d0_0 .net "cout2", 0 0, L_0x562b8d2f27f0;  1 drivers
v0x562b8cfb4670_0 .net "s1", 0 0, L_0x562b8d2f2070;  1 drivers
S_0x562b8cfb3430 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfb31d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f2070 .functor XOR 1, L_0x562b8d2f28d0, L_0x562b8d2f2a00, C4<0>, C4<0>;
L_0x562b8d2f2680 .functor AND 1, L_0x562b8d2f28d0, L_0x562b8d2f2a00, C4<1>, C4<1>;
v0x562b8cfb36d0_0 .net "S", 0 0, L_0x562b8d2f2070;  alias, 1 drivers
v0x562b8cfb37b0_0 .net "a", 0 0, L_0x562b8d2f28d0;  alias, 1 drivers
v0x562b8cfb3870_0 .net "b", 0 0, L_0x562b8d2f2a00;  alias, 1 drivers
v0x562b8cfb3940_0 .net "cout", 0 0, L_0x562b8d2f2680;  alias, 1 drivers
S_0x562b8cfb3ab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfb31d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f26f0 .functor XOR 1, L_0x562b8d2f22a0, L_0x562b8d2f2070, C4<0>, C4<0>;
L_0x562b8d2f27f0 .functor AND 1, L_0x562b8d2f22a0, L_0x562b8d2f2070, C4<1>, C4<1>;
v0x562b8cfb3d20_0 .net "S", 0 0, L_0x562b8d2f26f0;  alias, 1 drivers
v0x562b8cfb3de0_0 .net "a", 0 0, L_0x562b8d2f22a0;  alias, 1 drivers
v0x562b8cfb3ed0_0 .net "b", 0 0, L_0x562b8d2f2070;  alias, 1 drivers
v0x562b8cfb3fd0_0 .net "cout", 0 0, L_0x562b8d2f27f0;  alias, 1 drivers
S_0x562b8cfb4d90 .scope module, "ins69" "twos_compliment" 3 109, 3 60 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x562b8cf54f80 .param/l "N" 0 3 60, +C4<00000000000000000000000000000100>;
L_0x562b8d2eaa20 .functor NOT 4, L_0x562b8d2ea780, C4<0000>, C4<0000>, C4<0000>;
v0x562b8cfbbc60_0 .net "cout", 0 0, L_0x562b8d2ec380;  1 drivers
v0x562b8cfbbd20_0 .net "i", 3 0, L_0x562b8d2ea780;  alias, 1 drivers
v0x562b8cfbbe10_0 .net "o", 3 0, L_0x562b8d2ec270;  alias, 1 drivers
v0x562b8cfbbee0_0 .net "temp2", 3 0, L_0x562b8d2eaa20;  1 drivers
S_0x562b8cfb50b0 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cfb4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cfb52b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f38f70e5658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2ec310 .functor BUFZ 1, L_0x7f38f70e5658, C4<0>, C4<0>, C4<0>;
L_0x562b8d2ec380 .functor BUFZ 1, L_0x562b8d2ebf10, C4<0>, C4<0>, C4<0>;
v0x562b8cfbb650_0 .net "S", 3 0, L_0x562b8d2ec270;  alias, 1 drivers
v0x562b8cfbb750_0 .net "a", 3 0, L_0x562b8d2eaa20;  alias, 1 drivers
L_0x7f38f70e5610 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x562b8cfbb830_0 .net "b", 3 0, L_0x7f38f70e5610;  1 drivers
v0x562b8cfbb8f0 .array "carry", 0 4;
v0x562b8cfbb8f0_0 .net v0x562b8cfbb8f0 0, 0 0, L_0x562b8d2ec310; 1 drivers
v0x562b8cfbb8f0_1 .net v0x562b8cfbb8f0 1, 0 0, L_0x562b8d2ead70; 1 drivers
v0x562b8cfbb8f0_2 .net v0x562b8cfbb8f0 2, 0 0, L_0x562b8d2eb320; 1 drivers
v0x562b8cfbb8f0_3 .net v0x562b8cfbb8f0 3, 0 0, L_0x562b8d2eb960; 1 drivers
v0x562b8cfbb8f0_4 .net v0x562b8cfbb8f0 4, 0 0, L_0x562b8d2ebf10; 1 drivers
v0x562b8cfbba10_0 .net "cin", 0 0, L_0x7f38f70e5658;  1 drivers
v0x562b8cfbbb00_0 .net "cout", 0 0, L_0x562b8d2ec380;  alias, 1 drivers
L_0x562b8d2eae70 .part L_0x562b8d2eaa20, 0, 1;
L_0x562b8d2eafa0 .part L_0x7f38f70e5610, 0, 1;
L_0x562b8d2eb420 .part L_0x562b8d2eaa20, 1, 1;
L_0x562b8d2eb5e0 .part L_0x7f38f70e5610, 1, 1;
L_0x562b8d2eba60 .part L_0x562b8d2eaa20, 2, 1;
L_0x562b8d2ebb90 .part L_0x7f38f70e5610, 2, 1;
L_0x562b8d2ebf80 .part L_0x562b8d2eaa20, 3, 1;
L_0x562b8d2ec0b0 .part L_0x7f38f70e5610, 3, 1;
L_0x562b8d2ec270 .concat8 [ 1 1 1 1], L_0x562b8d2eab70, L_0x562b8d2eb1b0, L_0x562b8d2eb7f0, L_0x562b8d2ebda0;
S_0x562b8cfb5430 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cfb50b0;
 .timescale 0 0;
P_0x562b8cfb5650 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cfb5730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfb5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ead70 .functor OR 1, L_0x562b8d2eab00, L_0x562b8d2eac70, C4<0>, C4<0>;
v0x562b8cfb6660_0 .net "S", 0 0, L_0x562b8d2eab70;  1 drivers
v0x562b8cfb6720_0 .net "a", 0 0, L_0x562b8d2eae70;  1 drivers
v0x562b8cfb67f0_0 .net "b", 0 0, L_0x562b8d2eafa0;  1 drivers
v0x562b8cfb68f0_0 .net "cin", 0 0, L_0x562b8d2ec310;  alias, 1 drivers
v0x562b8cfb69c0_0 .net "cout", 0 0, L_0x562b8d2ead70;  alias, 1 drivers
v0x562b8cfb6ab0_0 .net "cout1", 0 0, L_0x562b8d2eab00;  1 drivers
v0x562b8cfb6b50_0 .net "cout2", 0 0, L_0x562b8d2eac70;  1 drivers
v0x562b8cfb6c20_0 .net "s1", 0 0, L_0x562b8d2eaa90;  1 drivers
S_0x562b8cfb59c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfb5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2eaa90 .functor XOR 1, L_0x562b8d2eae70, L_0x562b8d2eafa0, C4<0>, C4<0>;
L_0x562b8d2eab00 .functor AND 1, L_0x562b8d2eae70, L_0x562b8d2eafa0, C4<1>, C4<1>;
v0x562b8cfb5c60_0 .net "S", 0 0, L_0x562b8d2eaa90;  alias, 1 drivers
v0x562b8cfb5d40_0 .net "a", 0 0, L_0x562b8d2eae70;  alias, 1 drivers
v0x562b8cfb5e00_0 .net "b", 0 0, L_0x562b8d2eafa0;  alias, 1 drivers
v0x562b8cfb5ed0_0 .net "cout", 0 0, L_0x562b8d2eab00;  alias, 1 drivers
S_0x562b8cfb6040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfb5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2eab70 .functor XOR 1, L_0x562b8d2ec310, L_0x562b8d2eaa90, C4<0>, C4<0>;
L_0x562b8d2eac70 .functor AND 1, L_0x562b8d2ec310, L_0x562b8d2eaa90, C4<1>, C4<1>;
v0x562b8cfb62b0_0 .net "S", 0 0, L_0x562b8d2eab70;  alias, 1 drivers
v0x562b8cfb6370_0 .net "a", 0 0, L_0x562b8d2ec310;  alias, 1 drivers
v0x562b8cfb6430_0 .net "b", 0 0, L_0x562b8d2eaa90;  alias, 1 drivers
v0x562b8cfb6530_0 .net "cout", 0 0, L_0x562b8d2eac70;  alias, 1 drivers
S_0x562b8cfb6d10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cfb50b0;
 .timescale 0 0;
P_0x562b8cfb6f10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cfb6fd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfb6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2eb320 .functor OR 1, L_0x562b8d2eb140, L_0x562b8d2eb2b0, C4<0>, C4<0>;
v0x562b8cfb7ec0_0 .net "S", 0 0, L_0x562b8d2eb1b0;  1 drivers
v0x562b8cfb7f80_0 .net "a", 0 0, L_0x562b8d2eb420;  1 drivers
v0x562b8cfb8050_0 .net "b", 0 0, L_0x562b8d2eb5e0;  1 drivers
v0x562b8cfb8150_0 .net "cin", 0 0, L_0x562b8d2ead70;  alias, 1 drivers
v0x562b8cfb8240_0 .net "cout", 0 0, L_0x562b8d2eb320;  alias, 1 drivers
v0x562b8cfb8330_0 .net "cout1", 0 0, L_0x562b8d2eb140;  1 drivers
v0x562b8cfb83d0_0 .net "cout2", 0 0, L_0x562b8d2eb2b0;  1 drivers
v0x562b8cfb8470_0 .net "s1", 0 0, L_0x562b8d2eb0d0;  1 drivers
S_0x562b8cfb7230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfb6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2eb0d0 .functor XOR 1, L_0x562b8d2eb420, L_0x562b8d2eb5e0, C4<0>, C4<0>;
L_0x562b8d2eb140 .functor AND 1, L_0x562b8d2eb420, L_0x562b8d2eb5e0, C4<1>, C4<1>;
v0x562b8cfb74d0_0 .net "S", 0 0, L_0x562b8d2eb0d0;  alias, 1 drivers
v0x562b8cfb75b0_0 .net "a", 0 0, L_0x562b8d2eb420;  alias, 1 drivers
v0x562b8cfb7670_0 .net "b", 0 0, L_0x562b8d2eb5e0;  alias, 1 drivers
v0x562b8cfb7740_0 .net "cout", 0 0, L_0x562b8d2eb140;  alias, 1 drivers
S_0x562b8cfb78b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfb6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2eb1b0 .functor XOR 1, L_0x562b8d2ead70, L_0x562b8d2eb0d0, C4<0>, C4<0>;
L_0x562b8d2eb2b0 .functor AND 1, L_0x562b8d2ead70, L_0x562b8d2eb0d0, C4<1>, C4<1>;
v0x562b8cfb7b20_0 .net "S", 0 0, L_0x562b8d2eb1b0;  alias, 1 drivers
v0x562b8cfb7be0_0 .net "a", 0 0, L_0x562b8d2ead70;  alias, 1 drivers
v0x562b8cfb7cd0_0 .net "b", 0 0, L_0x562b8d2eb0d0;  alias, 1 drivers
v0x562b8cfb7dd0_0 .net "cout", 0 0, L_0x562b8d2eb2b0;  alias, 1 drivers
S_0x562b8cfb8560 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cfb50b0;
 .timescale 0 0;
P_0x562b8cfb8760 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cfb8820 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfb8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2eb960 .functor OR 1, L_0x562b8d2eb780, L_0x562b8d2eb8f0, C4<0>, C4<0>;
v0x562b8cfb9740_0 .net "S", 0 0, L_0x562b8d2eb7f0;  1 drivers
v0x562b8cfb9800_0 .net "a", 0 0, L_0x562b8d2eba60;  1 drivers
v0x562b8cfb98d0_0 .net "b", 0 0, L_0x562b8d2ebb90;  1 drivers
v0x562b8cfb99d0_0 .net "cin", 0 0, L_0x562b8d2eb320;  alias, 1 drivers
v0x562b8cfb9ac0_0 .net "cout", 0 0, L_0x562b8d2eb960;  alias, 1 drivers
v0x562b8cfb9bb0_0 .net "cout1", 0 0, L_0x562b8d2eb780;  1 drivers
v0x562b8cfb9c50_0 .net "cout2", 0 0, L_0x562b8d2eb8f0;  1 drivers
v0x562b8cfb9cf0_0 .net "s1", 0 0, L_0x562b8d2eb710;  1 drivers
S_0x562b8cfb8ab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfb8820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2eb710 .functor XOR 1, L_0x562b8d2eba60, L_0x562b8d2ebb90, C4<0>, C4<0>;
L_0x562b8d2eb780 .functor AND 1, L_0x562b8d2eba60, L_0x562b8d2ebb90, C4<1>, C4<1>;
v0x562b8cfb8d50_0 .net "S", 0 0, L_0x562b8d2eb710;  alias, 1 drivers
v0x562b8cfb8e30_0 .net "a", 0 0, L_0x562b8d2eba60;  alias, 1 drivers
v0x562b8cfb8ef0_0 .net "b", 0 0, L_0x562b8d2ebb90;  alias, 1 drivers
v0x562b8cfb8fc0_0 .net "cout", 0 0, L_0x562b8d2eb780;  alias, 1 drivers
S_0x562b8cfb9130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfb8820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2eb7f0 .functor XOR 1, L_0x562b8d2eb320, L_0x562b8d2eb710, C4<0>, C4<0>;
L_0x562b8d2eb8f0 .functor AND 1, L_0x562b8d2eb320, L_0x562b8d2eb710, C4<1>, C4<1>;
v0x562b8cfb93a0_0 .net "S", 0 0, L_0x562b8d2eb7f0;  alias, 1 drivers
v0x562b8cfb9460_0 .net "a", 0 0, L_0x562b8d2eb320;  alias, 1 drivers
v0x562b8cfb9550_0 .net "b", 0 0, L_0x562b8d2eb710;  alias, 1 drivers
v0x562b8cfb9650_0 .net "cout", 0 0, L_0x562b8d2eb8f0;  alias, 1 drivers
S_0x562b8cfb9de0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cfb50b0;
 .timescale 0 0;
P_0x562b8cfb9fe0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cfba0c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfb9de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ebf10 .functor OR 1, L_0x562b8d2ebd30, L_0x562b8d2ebea0, C4<0>, C4<0>;
v0x562b8cfbafb0_0 .net "S", 0 0, L_0x562b8d2ebda0;  1 drivers
v0x562b8cfbb070_0 .net "a", 0 0, L_0x562b8d2ebf80;  1 drivers
v0x562b8cfbb140_0 .net "b", 0 0, L_0x562b8d2ec0b0;  1 drivers
v0x562b8cfbb240_0 .net "cin", 0 0, L_0x562b8d2eb960;  alias, 1 drivers
v0x562b8cfbb330_0 .net "cout", 0 0, L_0x562b8d2ebf10;  alias, 1 drivers
v0x562b8cfbb420_0 .net "cout1", 0 0, L_0x562b8d2ebd30;  1 drivers
v0x562b8cfbb4c0_0 .net "cout2", 0 0, L_0x562b8d2ebea0;  1 drivers
v0x562b8cfbb560_0 .net "s1", 0 0, L_0x562b8d2ebcc0;  1 drivers
S_0x562b8cfba320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfba0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ebcc0 .functor XOR 1, L_0x562b8d2ebf80, L_0x562b8d2ec0b0, C4<0>, C4<0>;
L_0x562b8d2ebd30 .functor AND 1, L_0x562b8d2ebf80, L_0x562b8d2ec0b0, C4<1>, C4<1>;
v0x562b8cfba5c0_0 .net "S", 0 0, L_0x562b8d2ebcc0;  alias, 1 drivers
v0x562b8cfba6a0_0 .net "a", 0 0, L_0x562b8d2ebf80;  alias, 1 drivers
v0x562b8cfba760_0 .net "b", 0 0, L_0x562b8d2ec0b0;  alias, 1 drivers
v0x562b8cfba830_0 .net "cout", 0 0, L_0x562b8d2ebd30;  alias, 1 drivers
S_0x562b8cfba9a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfba0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ebda0 .functor XOR 1, L_0x562b8d2eb960, L_0x562b8d2ebcc0, C4<0>, C4<0>;
L_0x562b8d2ebea0 .functor AND 1, L_0x562b8d2eb960, L_0x562b8d2ebcc0, C4<1>, C4<1>;
v0x562b8cfbac10_0 .net "S", 0 0, L_0x562b8d2ebda0;  alias, 1 drivers
v0x562b8cfbacd0_0 .net "a", 0 0, L_0x562b8d2eb960;  alias, 1 drivers
v0x562b8cfbadc0_0 .net "b", 0 0, L_0x562b8d2ebcc0;  alias, 1 drivers
v0x562b8cfbaec0_0 .net "cout", 0 0, L_0x562b8d2ebea0;  alias, 1 drivers
S_0x562b8cfbbff0 .scope module, "ins7" "rca_Nbit" 3 117, 3 18 0, S_0x562b8cef93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cfbc1d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d2f6750 .functor BUFZ 1, L_0x562b8d2f2cd0, C4<0>, C4<0>, C4<0>;
L_0x562b8d2f6890 .functor BUFZ 1, L_0x562b8d2f62c0, C4<0>, C4<0>, C4<0>;
v0x562b8cfc8730_0 .net "S", 7 0, L_0x562b8d2f66b0;  alias, 1 drivers
v0x562b8cfc8830_0 .net "a", 7 0, L_0x562b8d2f2bc0;  alias, 1 drivers
v0x562b8cfc88f0_0 .net "b", 7 0, L_0x562b8d2efa00;  alias, 1 drivers
v0x562b8cfc89c0 .array "carry", 0 8;
v0x562b8cfc89c0_0 .net v0x562b8cfc89c0 0, 0 0, L_0x562b8d2f6750; 1 drivers
v0x562b8cfc89c0_1 .net v0x562b8cfc89c0 1, 0 0, L_0x562b8d2f3020; 1 drivers
v0x562b8cfc89c0_2 .net v0x562b8cfc89c0 2, 0 0, L_0x562b8d2f3750; 1 drivers
v0x562b8cfc89c0_3 .net v0x562b8cfc89c0 3, 0 0, L_0x562b8d2f3ec0; 1 drivers
v0x562b8cfc89c0_4 .net v0x562b8cfc89c0 4, 0 0, L_0x562b8d2f45c0; 1 drivers
v0x562b8cfc89c0_5 .net v0x562b8cfc89c0 5, 0 0, L_0x562b8d2f4d10; 1 drivers
v0x562b8cfc89c0_6 .net v0x562b8cfc89c0 6, 0 0, L_0x562b8d2f5440; 1 drivers
v0x562b8cfc89c0_7 .net v0x562b8cfc89c0 7, 0 0, L_0x562b8d2f5c30; 1 drivers
v0x562b8cfc89c0_8 .net v0x562b8cfc89c0 8, 0 0, L_0x562b8d2f62c0; 1 drivers
v0x562b8cfc8b00_0 .net "cin", 0 0, L_0x562b8d2f2cd0;  alias, 1 drivers
v0x562b8cfc8bf0_0 .net "cout", 0 0, L_0x562b8d2f6890;  alias, 1 drivers
L_0x562b8d2f3120 .part L_0x562b8d2f2bc0, 0, 1;
L_0x562b8d2f32e0 .part L_0x562b8d2efa00, 0, 1;
L_0x562b8d2f3890 .part L_0x562b8d2f2bc0, 1, 1;
L_0x562b8d2f39c0 .part L_0x562b8d2efa00, 1, 1;
L_0x562b8d2f4000 .part L_0x562b8d2f2bc0, 2, 1;
L_0x562b8d2f4130 .part L_0x562b8d2efa00, 2, 1;
L_0x562b8d2f4700 .part L_0x562b8d2f2bc0, 3, 1;
L_0x562b8d2f4830 .part L_0x562b8d2efa00, 3, 1;
L_0x562b8d2f4e50 .part L_0x562b8d2f2bc0, 4, 1;
L_0x562b8d2f5090 .part L_0x562b8d2efa00, 4, 1;
L_0x562b8d2f5580 .part L_0x562b8d2f2bc0, 5, 1;
L_0x562b8d2f56b0 .part L_0x562b8d2efa00, 5, 1;
L_0x562b8d2f5d70 .part L_0x562b8d2f2bc0, 6, 1;
L_0x562b8d2f5ea0 .part L_0x562b8d2efa00, 6, 1;
L_0x562b8d2f63c0 .part L_0x562b8d2f2bc0, 7, 1;
L_0x562b8d2f64f0 .part L_0x562b8d2efa00, 7, 1;
LS_0x562b8d2f66b0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2f2e20, L_0x562b8d2f3530, L_0x562b8d2f3ca0, L_0x562b8d2f43a0;
LS_0x562b8d2f66b0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d2f4af0, L_0x562b8d2f5270, L_0x562b8d2f5aa0, L_0x562b8d2f60a0;
L_0x562b8d2f66b0 .concat8 [ 4 4 0 0], LS_0x562b8d2f66b0_0_0, LS_0x562b8d2f66b0_0_4;
S_0x562b8cfbc350 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cfbbff0;
 .timescale 0 0;
P_0x562b8cfbc550 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cfbc630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfbc350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f3020 .functor OR 1, L_0x562b8d2f2db0, L_0x562b8d2f2f20, C4<0>, C4<0>;
v0x562b8cfbd560_0 .net "S", 0 0, L_0x562b8d2f2e20;  1 drivers
v0x562b8cfbd620_0 .net "a", 0 0, L_0x562b8d2f3120;  1 drivers
v0x562b8cfbd6f0_0 .net "b", 0 0, L_0x562b8d2f32e0;  1 drivers
v0x562b8cfbd7f0_0 .net "cin", 0 0, L_0x562b8d2f6750;  alias, 1 drivers
v0x562b8cfbd8c0_0 .net "cout", 0 0, L_0x562b8d2f3020;  alias, 1 drivers
v0x562b8cfbd9b0_0 .net "cout1", 0 0, L_0x562b8d2f2db0;  1 drivers
v0x562b8cfbda50_0 .net "cout2", 0 0, L_0x562b8d2f2f20;  1 drivers
v0x562b8cfbdb20_0 .net "s1", 0 0, L_0x562b8d2f2d40;  1 drivers
S_0x562b8cfbc8c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfbc630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f2d40 .functor XOR 1, L_0x562b8d2f3120, L_0x562b8d2f32e0, C4<0>, C4<0>;
L_0x562b8d2f2db0 .functor AND 1, L_0x562b8d2f3120, L_0x562b8d2f32e0, C4<1>, C4<1>;
v0x562b8cfbcb60_0 .net "S", 0 0, L_0x562b8d2f2d40;  alias, 1 drivers
v0x562b8cfbcc40_0 .net "a", 0 0, L_0x562b8d2f3120;  alias, 1 drivers
v0x562b8cfbcd00_0 .net "b", 0 0, L_0x562b8d2f32e0;  alias, 1 drivers
v0x562b8cfbcdd0_0 .net "cout", 0 0, L_0x562b8d2f2db0;  alias, 1 drivers
S_0x562b8cfbcf40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfbc630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f2e20 .functor XOR 1, L_0x562b8d2f6750, L_0x562b8d2f2d40, C4<0>, C4<0>;
L_0x562b8d2f2f20 .functor AND 1, L_0x562b8d2f6750, L_0x562b8d2f2d40, C4<1>, C4<1>;
v0x562b8cfbd1b0_0 .net "S", 0 0, L_0x562b8d2f2e20;  alias, 1 drivers
v0x562b8cfbd270_0 .net "a", 0 0, L_0x562b8d2f6750;  alias, 1 drivers
v0x562b8cfbd330_0 .net "b", 0 0, L_0x562b8d2f2d40;  alias, 1 drivers
v0x562b8cfbd430_0 .net "cout", 0 0, L_0x562b8d2f2f20;  alias, 1 drivers
S_0x562b8cfbdc10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cfbbff0;
 .timescale 0 0;
P_0x562b8cfbde10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cfbded0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfbdc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f3750 .functor OR 1, L_0x562b8d2f34a0, L_0x562b8d2f36c0, C4<0>, C4<0>;
v0x562b8cfbedc0_0 .net "S", 0 0, L_0x562b8d2f3530;  1 drivers
v0x562b8cfbee80_0 .net "a", 0 0, L_0x562b8d2f3890;  1 drivers
v0x562b8cfbef50_0 .net "b", 0 0, L_0x562b8d2f39c0;  1 drivers
v0x562b8cfbf050_0 .net "cin", 0 0, L_0x562b8d2f3020;  alias, 1 drivers
v0x562b8cfbf140_0 .net "cout", 0 0, L_0x562b8d2f3750;  alias, 1 drivers
v0x562b8cfbf230_0 .net "cout1", 0 0, L_0x562b8d2f34a0;  1 drivers
v0x562b8cfbf2d0_0 .net "cout2", 0 0, L_0x562b8d2f36c0;  1 drivers
v0x562b8cfbf370_0 .net "s1", 0 0, L_0x562b8d2f3410;  1 drivers
S_0x562b8cfbe130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfbded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f3410 .functor XOR 1, L_0x562b8d2f3890, L_0x562b8d2f39c0, C4<0>, C4<0>;
L_0x562b8d2f34a0 .functor AND 1, L_0x562b8d2f3890, L_0x562b8d2f39c0, C4<1>, C4<1>;
v0x562b8cfbe3d0_0 .net "S", 0 0, L_0x562b8d2f3410;  alias, 1 drivers
v0x562b8cfbe4b0_0 .net "a", 0 0, L_0x562b8d2f3890;  alias, 1 drivers
v0x562b8cfbe570_0 .net "b", 0 0, L_0x562b8d2f39c0;  alias, 1 drivers
v0x562b8cfbe640_0 .net "cout", 0 0, L_0x562b8d2f34a0;  alias, 1 drivers
S_0x562b8cfbe7b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfbded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f3530 .functor XOR 1, L_0x562b8d2f3020, L_0x562b8d2f3410, C4<0>, C4<0>;
L_0x562b8d2f36c0 .functor AND 1, L_0x562b8d2f3020, L_0x562b8d2f3410, C4<1>, C4<1>;
v0x562b8cfbea20_0 .net "S", 0 0, L_0x562b8d2f3530;  alias, 1 drivers
v0x562b8cfbeae0_0 .net "a", 0 0, L_0x562b8d2f3020;  alias, 1 drivers
v0x562b8cfbebd0_0 .net "b", 0 0, L_0x562b8d2f3410;  alias, 1 drivers
v0x562b8cfbecd0_0 .net "cout", 0 0, L_0x562b8d2f36c0;  alias, 1 drivers
S_0x562b8cfbf460 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cfbbff0;
 .timescale 0 0;
P_0x562b8cfbf660 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cfbf720 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfbf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f3ec0 .functor OR 1, L_0x562b8d2f3c10, L_0x562b8d2f3e30, C4<0>, C4<0>;
v0x562b8cfc0640_0 .net "S", 0 0, L_0x562b8d2f3ca0;  1 drivers
v0x562b8cfc0700_0 .net "a", 0 0, L_0x562b8d2f4000;  1 drivers
v0x562b8cfc07d0_0 .net "b", 0 0, L_0x562b8d2f4130;  1 drivers
v0x562b8cfc08d0_0 .net "cin", 0 0, L_0x562b8d2f3750;  alias, 1 drivers
v0x562b8cfc09c0_0 .net "cout", 0 0, L_0x562b8d2f3ec0;  alias, 1 drivers
v0x562b8cfc0ab0_0 .net "cout1", 0 0, L_0x562b8d2f3c10;  1 drivers
v0x562b8cfc0b50_0 .net "cout2", 0 0, L_0x562b8d2f3e30;  1 drivers
v0x562b8cfc0bf0_0 .net "s1", 0 0, L_0x562b8d2f3b80;  1 drivers
S_0x562b8cfbf9b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfbf720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f3b80 .functor XOR 1, L_0x562b8d2f4000, L_0x562b8d2f4130, C4<0>, C4<0>;
L_0x562b8d2f3c10 .functor AND 1, L_0x562b8d2f4000, L_0x562b8d2f4130, C4<1>, C4<1>;
v0x562b8cfbfc50_0 .net "S", 0 0, L_0x562b8d2f3b80;  alias, 1 drivers
v0x562b8cfbfd30_0 .net "a", 0 0, L_0x562b8d2f4000;  alias, 1 drivers
v0x562b8cfbfdf0_0 .net "b", 0 0, L_0x562b8d2f4130;  alias, 1 drivers
v0x562b8cfbfec0_0 .net "cout", 0 0, L_0x562b8d2f3c10;  alias, 1 drivers
S_0x562b8cfc0030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfbf720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f3ca0 .functor XOR 1, L_0x562b8d2f3750, L_0x562b8d2f3b80, C4<0>, C4<0>;
L_0x562b8d2f3e30 .functor AND 1, L_0x562b8d2f3750, L_0x562b8d2f3b80, C4<1>, C4<1>;
v0x562b8cfc02a0_0 .net "S", 0 0, L_0x562b8d2f3ca0;  alias, 1 drivers
v0x562b8cfc0360_0 .net "a", 0 0, L_0x562b8d2f3750;  alias, 1 drivers
v0x562b8cfc0450_0 .net "b", 0 0, L_0x562b8d2f3b80;  alias, 1 drivers
v0x562b8cfc0550_0 .net "cout", 0 0, L_0x562b8d2f3e30;  alias, 1 drivers
S_0x562b8cfc0ce0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cfbbff0;
 .timescale 0 0;
P_0x562b8cfc0ee0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cfc0fc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfc0ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f45c0 .functor OR 1, L_0x562b8d2f4310, L_0x562b8d2f4530, C4<0>, C4<0>;
v0x562b8cfc1eb0_0 .net "S", 0 0, L_0x562b8d2f43a0;  1 drivers
v0x562b8cfc1f70_0 .net "a", 0 0, L_0x562b8d2f4700;  1 drivers
v0x562b8cfc2040_0 .net "b", 0 0, L_0x562b8d2f4830;  1 drivers
v0x562b8cfc2140_0 .net "cin", 0 0, L_0x562b8d2f3ec0;  alias, 1 drivers
v0x562b8cfc2230_0 .net "cout", 0 0, L_0x562b8d2f45c0;  alias, 1 drivers
v0x562b8cfc2320_0 .net "cout1", 0 0, L_0x562b8d2f4310;  1 drivers
v0x562b8cfc23c0_0 .net "cout2", 0 0, L_0x562b8d2f4530;  1 drivers
v0x562b8cfc2460_0 .net "s1", 0 0, L_0x562b8d2f4260;  1 drivers
S_0x562b8cfc1220 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfc0fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f4260 .functor XOR 1, L_0x562b8d2f4700, L_0x562b8d2f4830, C4<0>, C4<0>;
L_0x562b8d2f4310 .functor AND 1, L_0x562b8d2f4700, L_0x562b8d2f4830, C4<1>, C4<1>;
v0x562b8cfc14c0_0 .net "S", 0 0, L_0x562b8d2f4260;  alias, 1 drivers
v0x562b8cfc15a0_0 .net "a", 0 0, L_0x562b8d2f4700;  alias, 1 drivers
v0x562b8cfc1660_0 .net "b", 0 0, L_0x562b8d2f4830;  alias, 1 drivers
v0x562b8cfc1730_0 .net "cout", 0 0, L_0x562b8d2f4310;  alias, 1 drivers
S_0x562b8cfc18a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfc0fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f43a0 .functor XOR 1, L_0x562b8d2f3ec0, L_0x562b8d2f4260, C4<0>, C4<0>;
L_0x562b8d2f4530 .functor AND 1, L_0x562b8d2f3ec0, L_0x562b8d2f4260, C4<1>, C4<1>;
v0x562b8cfc1b10_0 .net "S", 0 0, L_0x562b8d2f43a0;  alias, 1 drivers
v0x562b8cfc1bd0_0 .net "a", 0 0, L_0x562b8d2f3ec0;  alias, 1 drivers
v0x562b8cfc1cc0_0 .net "b", 0 0, L_0x562b8d2f4260;  alias, 1 drivers
v0x562b8cfc1dc0_0 .net "cout", 0 0, L_0x562b8d2f4530;  alias, 1 drivers
S_0x562b8cfc2550 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cfbbff0;
 .timescale 0 0;
P_0x562b8cfc27a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cfc2880 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfc2550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f4d10 .functor OR 1, L_0x562b8d2f4a60, L_0x562b8d2f4c80, C4<0>, C4<0>;
v0x562b8cfc3740_0 .net "S", 0 0, L_0x562b8d2f4af0;  1 drivers
v0x562b8cfc3800_0 .net "a", 0 0, L_0x562b8d2f4e50;  1 drivers
v0x562b8cfc38d0_0 .net "b", 0 0, L_0x562b8d2f5090;  1 drivers
v0x562b8cfc39d0_0 .net "cin", 0 0, L_0x562b8d2f45c0;  alias, 1 drivers
v0x562b8cfc3ac0_0 .net "cout", 0 0, L_0x562b8d2f4d10;  alias, 1 drivers
v0x562b8cfc3bb0_0 .net "cout1", 0 0, L_0x562b8d2f4a60;  1 drivers
v0x562b8cfc3c50_0 .net "cout2", 0 0, L_0x562b8d2f4c80;  1 drivers
v0x562b8cfc3cf0_0 .net "s1", 0 0, L_0x562b8d2f49b0;  1 drivers
S_0x562b8cfc2ae0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfc2880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f49b0 .functor XOR 1, L_0x562b8d2f4e50, L_0x562b8d2f5090, C4<0>, C4<0>;
L_0x562b8d2f4a60 .functor AND 1, L_0x562b8d2f4e50, L_0x562b8d2f5090, C4<1>, C4<1>;
v0x562b8cfc2d50_0 .net "S", 0 0, L_0x562b8d2f49b0;  alias, 1 drivers
v0x562b8cfc2e30_0 .net "a", 0 0, L_0x562b8d2f4e50;  alias, 1 drivers
v0x562b8cfc2ef0_0 .net "b", 0 0, L_0x562b8d2f5090;  alias, 1 drivers
v0x562b8cfc2fc0_0 .net "cout", 0 0, L_0x562b8d2f4a60;  alias, 1 drivers
S_0x562b8cfc3130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfc2880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f4af0 .functor XOR 1, L_0x562b8d2f45c0, L_0x562b8d2f49b0, C4<0>, C4<0>;
L_0x562b8d2f4c80 .functor AND 1, L_0x562b8d2f45c0, L_0x562b8d2f49b0, C4<1>, C4<1>;
v0x562b8cfc33a0_0 .net "S", 0 0, L_0x562b8d2f4af0;  alias, 1 drivers
v0x562b8cfc3460_0 .net "a", 0 0, L_0x562b8d2f45c0;  alias, 1 drivers
v0x562b8cfc3550_0 .net "b", 0 0, L_0x562b8d2f49b0;  alias, 1 drivers
v0x562b8cfc3650_0 .net "cout", 0 0, L_0x562b8d2f4c80;  alias, 1 drivers
S_0x562b8cfc3de0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cfbbff0;
 .timescale 0 0;
P_0x562b8cfc3fe0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cfc40c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfc3de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f5440 .functor OR 1, L_0x562b8d2f51e0, L_0x562b8d2f53b0, C4<0>, C4<0>;
v0x562b8cfc4fb0_0 .net "S", 0 0, L_0x562b8d2f5270;  1 drivers
v0x562b8cfc5070_0 .net "a", 0 0, L_0x562b8d2f5580;  1 drivers
v0x562b8cfc5140_0 .net "b", 0 0, L_0x562b8d2f56b0;  1 drivers
v0x562b8cfc5240_0 .net "cin", 0 0, L_0x562b8d2f4d10;  alias, 1 drivers
v0x562b8cfc5330_0 .net "cout", 0 0, L_0x562b8d2f5440;  alias, 1 drivers
v0x562b8cfc5420_0 .net "cout1", 0 0, L_0x562b8d2f51e0;  1 drivers
v0x562b8cfc54c0_0 .net "cout2", 0 0, L_0x562b8d2f53b0;  1 drivers
v0x562b8cfc5560_0 .net "s1", 0 0, L_0x562b8d2f5130;  1 drivers
S_0x562b8cfc4320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f5130 .functor XOR 1, L_0x562b8d2f5580, L_0x562b8d2f56b0, C4<0>, C4<0>;
L_0x562b8d2f51e0 .functor AND 1, L_0x562b8d2f5580, L_0x562b8d2f56b0, C4<1>, C4<1>;
v0x562b8cfc45c0_0 .net "S", 0 0, L_0x562b8d2f5130;  alias, 1 drivers
v0x562b8cfc46a0_0 .net "a", 0 0, L_0x562b8d2f5580;  alias, 1 drivers
v0x562b8cfc4760_0 .net "b", 0 0, L_0x562b8d2f56b0;  alias, 1 drivers
v0x562b8cfc4830_0 .net "cout", 0 0, L_0x562b8d2f51e0;  alias, 1 drivers
S_0x562b8cfc49a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f5270 .functor XOR 1, L_0x562b8d2f4d10, L_0x562b8d2f5130, C4<0>, C4<0>;
L_0x562b8d2f53b0 .functor AND 1, L_0x562b8d2f4d10, L_0x562b8d2f5130, C4<1>, C4<1>;
v0x562b8cfc4c10_0 .net "S", 0 0, L_0x562b8d2f5270;  alias, 1 drivers
v0x562b8cfc4cd0_0 .net "a", 0 0, L_0x562b8d2f4d10;  alias, 1 drivers
v0x562b8cfc4dc0_0 .net "b", 0 0, L_0x562b8d2f5130;  alias, 1 drivers
v0x562b8cfc4ec0_0 .net "cout", 0 0, L_0x562b8d2f53b0;  alias, 1 drivers
S_0x562b8cfc5650 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cfbbff0;
 .timescale 0 0;
P_0x562b8cfc5850 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cfc5930 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfc5650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f5c30 .functor OR 1, L_0x562b8d2f5a10, L_0x562b8d2f5ba0, C4<0>, C4<0>;
v0x562b8cfc6820_0 .net "S", 0 0, L_0x562b8d2f5aa0;  1 drivers
v0x562b8cfc68e0_0 .net "a", 0 0, L_0x562b8d2f5d70;  1 drivers
v0x562b8cfc69b0_0 .net "b", 0 0, L_0x562b8d2f5ea0;  1 drivers
v0x562b8cfc6ab0_0 .net "cin", 0 0, L_0x562b8d2f5440;  alias, 1 drivers
v0x562b8cfc6ba0_0 .net "cout", 0 0, L_0x562b8d2f5c30;  alias, 1 drivers
v0x562b8cfc6c90_0 .net "cout1", 0 0, L_0x562b8d2f5a10;  1 drivers
v0x562b8cfc6d30_0 .net "cout2", 0 0, L_0x562b8d2f5ba0;  1 drivers
v0x562b8cfc6dd0_0 .net "s1", 0 0, L_0x562b8d2f5960;  1 drivers
S_0x562b8cfc5b90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfc5930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f5960 .functor XOR 1, L_0x562b8d2f5d70, L_0x562b8d2f5ea0, C4<0>, C4<0>;
L_0x562b8d2f5a10 .functor AND 1, L_0x562b8d2f5d70, L_0x562b8d2f5ea0, C4<1>, C4<1>;
v0x562b8cfc5e30_0 .net "S", 0 0, L_0x562b8d2f5960;  alias, 1 drivers
v0x562b8cfc5f10_0 .net "a", 0 0, L_0x562b8d2f5d70;  alias, 1 drivers
v0x562b8cfc5fd0_0 .net "b", 0 0, L_0x562b8d2f5ea0;  alias, 1 drivers
v0x562b8cfc60a0_0 .net "cout", 0 0, L_0x562b8d2f5a10;  alias, 1 drivers
S_0x562b8cfc6210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfc5930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f5aa0 .functor XOR 1, L_0x562b8d2f5440, L_0x562b8d2f5960, C4<0>, C4<0>;
L_0x562b8d2f5ba0 .functor AND 1, L_0x562b8d2f5440, L_0x562b8d2f5960, C4<1>, C4<1>;
v0x562b8cfc6480_0 .net "S", 0 0, L_0x562b8d2f5aa0;  alias, 1 drivers
v0x562b8cfc6540_0 .net "a", 0 0, L_0x562b8d2f5440;  alias, 1 drivers
v0x562b8cfc6630_0 .net "b", 0 0, L_0x562b8d2f5960;  alias, 1 drivers
v0x562b8cfc6730_0 .net "cout", 0 0, L_0x562b8d2f5ba0;  alias, 1 drivers
S_0x562b8cfc6ec0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cfbbff0;
 .timescale 0 0;
P_0x562b8cfc70c0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cfc71a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfc6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f62c0 .functor OR 1, L_0x562b8d2f6010, L_0x562b8d2f6230, C4<0>, C4<0>;
v0x562b8cfc8090_0 .net "S", 0 0, L_0x562b8d2f60a0;  1 drivers
v0x562b8cfc8150_0 .net "a", 0 0, L_0x562b8d2f63c0;  1 drivers
v0x562b8cfc8220_0 .net "b", 0 0, L_0x562b8d2f64f0;  1 drivers
v0x562b8cfc8320_0 .net "cin", 0 0, L_0x562b8d2f5c30;  alias, 1 drivers
v0x562b8cfc8410_0 .net "cout", 0 0, L_0x562b8d2f62c0;  alias, 1 drivers
v0x562b8cfc8500_0 .net "cout1", 0 0, L_0x562b8d2f6010;  1 drivers
v0x562b8cfc85a0_0 .net "cout2", 0 0, L_0x562b8d2f6230;  1 drivers
v0x562b8cfc8640_0 .net "s1", 0 0, L_0x562b8d2f58f0;  1 drivers
S_0x562b8cfc7400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfc71a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f58f0 .functor XOR 1, L_0x562b8d2f63c0, L_0x562b8d2f64f0, C4<0>, C4<0>;
L_0x562b8d2f6010 .functor AND 1, L_0x562b8d2f63c0, L_0x562b8d2f64f0, C4<1>, C4<1>;
v0x562b8cfc76a0_0 .net "S", 0 0, L_0x562b8d2f58f0;  alias, 1 drivers
v0x562b8cfc7780_0 .net "a", 0 0, L_0x562b8d2f63c0;  alias, 1 drivers
v0x562b8cfc7840_0 .net "b", 0 0, L_0x562b8d2f64f0;  alias, 1 drivers
v0x562b8cfc7910_0 .net "cout", 0 0, L_0x562b8d2f6010;  alias, 1 drivers
S_0x562b8cfc7a80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfc71a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f60a0 .functor XOR 1, L_0x562b8d2f5c30, L_0x562b8d2f58f0, C4<0>, C4<0>;
L_0x562b8d2f6230 .functor AND 1, L_0x562b8d2f5c30, L_0x562b8d2f58f0, C4<1>, C4<1>;
v0x562b8cfc7cf0_0 .net "S", 0 0, L_0x562b8d2f60a0;  alias, 1 drivers
v0x562b8cfc7db0_0 .net "a", 0 0, L_0x562b8d2f5c30;  alias, 1 drivers
v0x562b8cfc7ea0_0 .net "b", 0 0, L_0x562b8d2f58f0;  alias, 1 drivers
v0x562b8cfc7fa0_0 .net "cout", 0 0, L_0x562b8d2f6230;  alias, 1 drivers
S_0x562b8cfcae20 .scope module, "ins4" "rca_Nbit" 3 135, 3 18 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cfcb000 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e59b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2fea30 .functor BUFZ 1, L_0x7f38f70e59b8, C4<0>, C4<0>, C4<0>;
L_0x562b8d2feac0 .functor BUFZ 1, L_0x562b8d2fe5a0, C4<0>, C4<0>, C4<0>;
v0x562b8cfd7530_0 .net "S", 7 0, L_0x562b8d2fe990;  alias, 1 drivers
v0x562b8cfd7630_0 .net "a", 7 0, L_0x562b8d2be8f0;  alias, 1 drivers
v0x562b8cfd76f0_0 .net "b", 7 0, L_0x562b8d28e270;  alias, 1 drivers
v0x562b8cfd77f0 .array "carry", 0 8;
v0x562b8cfd77f0_0 .net v0x562b8cfd77f0 0, 0 0, L_0x562b8d2fea30; 1 drivers
v0x562b8cfd77f0_1 .net v0x562b8cfd77f0 1, 0 0, L_0x562b8d2fb370; 1 drivers
v0x562b8cfd77f0_2 .net v0x562b8cfd77f0 2, 0 0, L_0x562b8d2fbb60; 1 drivers
v0x562b8cfd77f0_3 .net v0x562b8cfd77f0 3, 0 0, L_0x562b8d2fc1f0; 1 drivers
v0x562b8cfd77f0_4 .net v0x562b8cfd77f0 4, 0 0, L_0x562b8d2fc8a0; 1 drivers
v0x562b8cfd77f0_5 .net v0x562b8cfd77f0 5, 0 0, L_0x562b8d2fcff0; 1 drivers
v0x562b8cfd77f0_6 .net v0x562b8cfd77f0 6, 0 0, L_0x562b8d2fd7a0; 1 drivers
v0x562b8cfd77f0_7 .net v0x562b8cfd77f0 7, 0 0, L_0x562b8d2fdf10; 1 drivers
v0x562b8cfd77f0_8 .net v0x562b8cfd77f0 8, 0 0, L_0x562b8d2fe5a0; 1 drivers
v0x562b8cfd7930_0 .net "cin", 0 0, L_0x7f38f70e59b8;  1 drivers
v0x562b8cfd7a20_0 .net "cout", 0 0, L_0x562b8d2feac0;  alias, 1 drivers
L_0x562b8d2fb4b0 .part L_0x562b8d2be8f0, 0, 1;
L_0x562b8d2fb690 .part L_0x562b8d28e270, 0, 1;
L_0x562b8d2fbca0 .part L_0x562b8d2be8f0, 1, 1;
L_0x562b8d2fbdd0 .part L_0x562b8d28e270, 1, 1;
L_0x562b8d2fc330 .part L_0x562b8d2be8f0, 2, 1;
L_0x562b8d2fc460 .part L_0x562b8d28e270, 2, 1;
L_0x562b8d2fc9e0 .part L_0x562b8d2be8f0, 3, 1;
L_0x562b8d2fcb10 .part L_0x562b8d28e270, 3, 1;
L_0x562b8d2fd130 .part L_0x562b8d2be8f0, 4, 1;
L_0x562b8d2fd370 .part L_0x562b8d28e270, 4, 1;
L_0x562b8d2fd8e0 .part L_0x562b8d2be8f0, 5, 1;
L_0x562b8d2fda10 .part L_0x562b8d28e270, 5, 1;
L_0x562b8d2fe050 .part L_0x562b8d2be8f0, 6, 1;
L_0x562b8d2fe180 .part L_0x562b8d28e270, 6, 1;
L_0x562b8d2fe6a0 .part L_0x562b8d2be8f0, 7, 1;
L_0x562b8d2fe7d0 .part L_0x562b8d28e270, 7, 1;
LS_0x562b8d2fe990_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2fb0c0, L_0x562b8d2fb990, L_0x562b8d2fc020, L_0x562b8d2fc6d0;
LS_0x562b8d2fe990_0_4 .concat8 [ 1 1 1 1], L_0x562b8d2fcdd0, L_0x562b8d2fd660, L_0x562b8d2fdcf0, L_0x562b8d2fe380;
L_0x562b8d2fe990 .concat8 [ 4 4 0 0], LS_0x562b8d2fe990_0_0, LS_0x562b8d2fe990_0_4;
S_0x562b8cfcb150 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cfcae20;
 .timescale 0 0;
P_0x562b8cfcb350 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cfcb430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfcb150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2fb370 .functor OR 1, L_0x562b8d2fafe0, L_0x562b8d2fb250, C4<0>, C4<0>;
v0x562b8cfcc360_0 .net "S", 0 0, L_0x562b8d2fb0c0;  1 drivers
v0x562b8cfcc420_0 .net "a", 0 0, L_0x562b8d2fb4b0;  1 drivers
v0x562b8cfcc4f0_0 .net "b", 0 0, L_0x562b8d2fb690;  1 drivers
v0x562b8cfcc5f0_0 .net "cin", 0 0, L_0x562b8d2fea30;  alias, 1 drivers
v0x562b8cfcc6c0_0 .net "cout", 0 0, L_0x562b8d2fb370;  alias, 1 drivers
v0x562b8cfcc7b0_0 .net "cout1", 0 0, L_0x562b8d2fafe0;  1 drivers
v0x562b8cfcc850_0 .net "cout2", 0 0, L_0x562b8d2fb250;  1 drivers
v0x562b8cfcc920_0 .net "s1", 0 0, L_0x562b8d2faee0;  1 drivers
S_0x562b8cfcb6c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfcb430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2faee0 .functor XOR 1, L_0x562b8d2fb4b0, L_0x562b8d2fb690, C4<0>, C4<0>;
L_0x562b8d2fafe0 .functor AND 1, L_0x562b8d2fb4b0, L_0x562b8d2fb690, C4<1>, C4<1>;
v0x562b8cfcb960_0 .net "S", 0 0, L_0x562b8d2faee0;  alias, 1 drivers
v0x562b8cfcba40_0 .net "a", 0 0, L_0x562b8d2fb4b0;  alias, 1 drivers
v0x562b8cfcbb00_0 .net "b", 0 0, L_0x562b8d2fb690;  alias, 1 drivers
v0x562b8cfcbbd0_0 .net "cout", 0 0, L_0x562b8d2fafe0;  alias, 1 drivers
S_0x562b8cfcbd40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfcb430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fb0c0 .functor XOR 1, L_0x562b8d2fea30, L_0x562b8d2faee0, C4<0>, C4<0>;
L_0x562b8d2fb250 .functor AND 1, L_0x562b8d2fea30, L_0x562b8d2faee0, C4<1>, C4<1>;
v0x562b8cfcbfb0_0 .net "S", 0 0, L_0x562b8d2fb0c0;  alias, 1 drivers
v0x562b8cfcc070_0 .net "a", 0 0, L_0x562b8d2fea30;  alias, 1 drivers
v0x562b8cfcc130_0 .net "b", 0 0, L_0x562b8d2faee0;  alias, 1 drivers
v0x562b8cfcc230_0 .net "cout", 0 0, L_0x562b8d2fb250;  alias, 1 drivers
S_0x562b8cfcca10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cfcae20;
 .timescale 0 0;
P_0x562b8cfccc10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cfcccd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfcca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2fbb60 .functor OR 1, L_0x562b8d2fb900, L_0x562b8d2fbad0, C4<0>, C4<0>;
v0x562b8cfcdbc0_0 .net "S", 0 0, L_0x562b8d2fb990;  1 drivers
v0x562b8cfcdc80_0 .net "a", 0 0, L_0x562b8d2fbca0;  1 drivers
v0x562b8cfcdd50_0 .net "b", 0 0, L_0x562b8d2fbdd0;  1 drivers
v0x562b8cfcde50_0 .net "cin", 0 0, L_0x562b8d2fb370;  alias, 1 drivers
v0x562b8cfcdf40_0 .net "cout", 0 0, L_0x562b8d2fbb60;  alias, 1 drivers
v0x562b8cfce030_0 .net "cout1", 0 0, L_0x562b8d2fb900;  1 drivers
v0x562b8cfce0d0_0 .net "cout2", 0 0, L_0x562b8d2fbad0;  1 drivers
v0x562b8cfce170_0 .net "s1", 0 0, L_0x562b8d2fb850;  1 drivers
S_0x562b8cfccf30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfcccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fb850 .functor XOR 1, L_0x562b8d2fbca0, L_0x562b8d2fbdd0, C4<0>, C4<0>;
L_0x562b8d2fb900 .functor AND 1, L_0x562b8d2fbca0, L_0x562b8d2fbdd0, C4<1>, C4<1>;
v0x562b8cfcd1d0_0 .net "S", 0 0, L_0x562b8d2fb850;  alias, 1 drivers
v0x562b8cfcd2b0_0 .net "a", 0 0, L_0x562b8d2fbca0;  alias, 1 drivers
v0x562b8cfcd370_0 .net "b", 0 0, L_0x562b8d2fbdd0;  alias, 1 drivers
v0x562b8cfcd440_0 .net "cout", 0 0, L_0x562b8d2fb900;  alias, 1 drivers
S_0x562b8cfcd5b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfcccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fb990 .functor XOR 1, L_0x562b8d2fb370, L_0x562b8d2fb850, C4<0>, C4<0>;
L_0x562b8d2fbad0 .functor AND 1, L_0x562b8d2fb370, L_0x562b8d2fb850, C4<1>, C4<1>;
v0x562b8cfcd820_0 .net "S", 0 0, L_0x562b8d2fb990;  alias, 1 drivers
v0x562b8cfcd8e0_0 .net "a", 0 0, L_0x562b8d2fb370;  alias, 1 drivers
v0x562b8cfcd9d0_0 .net "b", 0 0, L_0x562b8d2fb850;  alias, 1 drivers
v0x562b8cfcdad0_0 .net "cout", 0 0, L_0x562b8d2fbad0;  alias, 1 drivers
S_0x562b8cfce260 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cfcae20;
 .timescale 0 0;
P_0x562b8cfce460 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cfce520 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfce260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2fc1f0 .functor OR 1, L_0x562b8d2fbf90, L_0x562b8d2fc160, C4<0>, C4<0>;
v0x562b8cfcf440_0 .net "S", 0 0, L_0x562b8d2fc020;  1 drivers
v0x562b8cfcf500_0 .net "a", 0 0, L_0x562b8d2fc330;  1 drivers
v0x562b8cfcf5d0_0 .net "b", 0 0, L_0x562b8d2fc460;  1 drivers
v0x562b8cfcf6d0_0 .net "cin", 0 0, L_0x562b8d2fbb60;  alias, 1 drivers
v0x562b8cfcf7c0_0 .net "cout", 0 0, L_0x562b8d2fc1f0;  alias, 1 drivers
v0x562b8cfcf8b0_0 .net "cout1", 0 0, L_0x562b8d2fbf90;  1 drivers
v0x562b8cfcf950_0 .net "cout2", 0 0, L_0x562b8d2fc160;  1 drivers
v0x562b8cfcf9f0_0 .net "s1", 0 0, L_0x562b8d2fbf00;  1 drivers
S_0x562b8cfce7b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfce520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fbf00 .functor XOR 1, L_0x562b8d2fc330, L_0x562b8d2fc460, C4<0>, C4<0>;
L_0x562b8d2fbf90 .functor AND 1, L_0x562b8d2fc330, L_0x562b8d2fc460, C4<1>, C4<1>;
v0x562b8cfcea50_0 .net "S", 0 0, L_0x562b8d2fbf00;  alias, 1 drivers
v0x562b8cfceb30_0 .net "a", 0 0, L_0x562b8d2fc330;  alias, 1 drivers
v0x562b8cfcebf0_0 .net "b", 0 0, L_0x562b8d2fc460;  alias, 1 drivers
v0x562b8cfcecc0_0 .net "cout", 0 0, L_0x562b8d2fbf90;  alias, 1 drivers
S_0x562b8cfcee30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfce520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fc020 .functor XOR 1, L_0x562b8d2fbb60, L_0x562b8d2fbf00, C4<0>, C4<0>;
L_0x562b8d2fc160 .functor AND 1, L_0x562b8d2fbb60, L_0x562b8d2fbf00, C4<1>, C4<1>;
v0x562b8cfcf0a0_0 .net "S", 0 0, L_0x562b8d2fc020;  alias, 1 drivers
v0x562b8cfcf160_0 .net "a", 0 0, L_0x562b8d2fbb60;  alias, 1 drivers
v0x562b8cfcf250_0 .net "b", 0 0, L_0x562b8d2fbf00;  alias, 1 drivers
v0x562b8cfcf350_0 .net "cout", 0 0, L_0x562b8d2fc160;  alias, 1 drivers
S_0x562b8cfcfae0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cfcae20;
 .timescale 0 0;
P_0x562b8cfcfce0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cfcfdc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfcfae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2fc8a0 .functor OR 1, L_0x562b8d2fc640, L_0x562b8d2fc810, C4<0>, C4<0>;
v0x562b8cfd0cb0_0 .net "S", 0 0, L_0x562b8d2fc6d0;  1 drivers
v0x562b8cfd0d70_0 .net "a", 0 0, L_0x562b8d2fc9e0;  1 drivers
v0x562b8cfd0e40_0 .net "b", 0 0, L_0x562b8d2fcb10;  1 drivers
v0x562b8cfd0f40_0 .net "cin", 0 0, L_0x562b8d2fc1f0;  alias, 1 drivers
v0x562b8cfd1030_0 .net "cout", 0 0, L_0x562b8d2fc8a0;  alias, 1 drivers
v0x562b8cfd1120_0 .net "cout1", 0 0, L_0x562b8d2fc640;  1 drivers
v0x562b8cfd11c0_0 .net "cout2", 0 0, L_0x562b8d2fc810;  1 drivers
v0x562b8cfd1260_0 .net "s1", 0 0, L_0x562b8d2fc590;  1 drivers
S_0x562b8cfd0020 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfcfdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fc590 .functor XOR 1, L_0x562b8d2fc9e0, L_0x562b8d2fcb10, C4<0>, C4<0>;
L_0x562b8d2fc640 .functor AND 1, L_0x562b8d2fc9e0, L_0x562b8d2fcb10, C4<1>, C4<1>;
v0x562b8cfd02c0_0 .net "S", 0 0, L_0x562b8d2fc590;  alias, 1 drivers
v0x562b8cfd03a0_0 .net "a", 0 0, L_0x562b8d2fc9e0;  alias, 1 drivers
v0x562b8cfd0460_0 .net "b", 0 0, L_0x562b8d2fcb10;  alias, 1 drivers
v0x562b8cfd0530_0 .net "cout", 0 0, L_0x562b8d2fc640;  alias, 1 drivers
S_0x562b8cfd06a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfcfdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fc6d0 .functor XOR 1, L_0x562b8d2fc1f0, L_0x562b8d2fc590, C4<0>, C4<0>;
L_0x562b8d2fc810 .functor AND 1, L_0x562b8d2fc1f0, L_0x562b8d2fc590, C4<1>, C4<1>;
v0x562b8cfd0910_0 .net "S", 0 0, L_0x562b8d2fc6d0;  alias, 1 drivers
v0x562b8cfd09d0_0 .net "a", 0 0, L_0x562b8d2fc1f0;  alias, 1 drivers
v0x562b8cfd0ac0_0 .net "b", 0 0, L_0x562b8d2fc590;  alias, 1 drivers
v0x562b8cfd0bc0_0 .net "cout", 0 0, L_0x562b8d2fc810;  alias, 1 drivers
S_0x562b8cfd1350 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cfcae20;
 .timescale 0 0;
P_0x562b8cfd15a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cfd1680 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfd1350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2fcff0 .functor OR 1, L_0x562b8d2fcd40, L_0x562b8d2fcf60, C4<0>, C4<0>;
v0x562b8cfd2540_0 .net "S", 0 0, L_0x562b8d2fcdd0;  1 drivers
v0x562b8cfd2600_0 .net "a", 0 0, L_0x562b8d2fd130;  1 drivers
v0x562b8cfd26d0_0 .net "b", 0 0, L_0x562b8d2fd370;  1 drivers
v0x562b8cfd27d0_0 .net "cin", 0 0, L_0x562b8d2fc8a0;  alias, 1 drivers
v0x562b8cfd28c0_0 .net "cout", 0 0, L_0x562b8d2fcff0;  alias, 1 drivers
v0x562b8cfd29b0_0 .net "cout1", 0 0, L_0x562b8d2fcd40;  1 drivers
v0x562b8cfd2a50_0 .net "cout2", 0 0, L_0x562b8d2fcf60;  1 drivers
v0x562b8cfd2af0_0 .net "s1", 0 0, L_0x562b8d2fcc90;  1 drivers
S_0x562b8cfd18e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfd1680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fcc90 .functor XOR 1, L_0x562b8d2fd130, L_0x562b8d2fd370, C4<0>, C4<0>;
L_0x562b8d2fcd40 .functor AND 1, L_0x562b8d2fd130, L_0x562b8d2fd370, C4<1>, C4<1>;
v0x562b8cfd1b50_0 .net "S", 0 0, L_0x562b8d2fcc90;  alias, 1 drivers
v0x562b8cfd1c30_0 .net "a", 0 0, L_0x562b8d2fd130;  alias, 1 drivers
v0x562b8cfd1cf0_0 .net "b", 0 0, L_0x562b8d2fd370;  alias, 1 drivers
v0x562b8cfd1dc0_0 .net "cout", 0 0, L_0x562b8d2fcd40;  alias, 1 drivers
S_0x562b8cfd1f30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfd1680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fcdd0 .functor XOR 1, L_0x562b8d2fc8a0, L_0x562b8d2fcc90, C4<0>, C4<0>;
L_0x562b8d2fcf60 .functor AND 1, L_0x562b8d2fc8a0, L_0x562b8d2fcc90, C4<1>, C4<1>;
v0x562b8cfd21a0_0 .net "S", 0 0, L_0x562b8d2fcdd0;  alias, 1 drivers
v0x562b8cfd2260_0 .net "a", 0 0, L_0x562b8d2fc8a0;  alias, 1 drivers
v0x562b8cfd2350_0 .net "b", 0 0, L_0x562b8d2fcc90;  alias, 1 drivers
v0x562b8cfd2450_0 .net "cout", 0 0, L_0x562b8d2fcf60;  alias, 1 drivers
S_0x562b8cfd2be0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cfcae20;
 .timescale 0 0;
P_0x562b8cfd2de0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cfd2ec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfd2be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2fd7a0 .functor OR 1, L_0x562b8d2fd5d0, L_0x562b8d2fd710, C4<0>, C4<0>;
v0x562b8cfd3db0_0 .net "S", 0 0, L_0x562b8d2fd660;  1 drivers
v0x562b8cfd3e70_0 .net "a", 0 0, L_0x562b8d2fd8e0;  1 drivers
v0x562b8cfd3f40_0 .net "b", 0 0, L_0x562b8d2fda10;  1 drivers
v0x562b8cfd4040_0 .net "cin", 0 0, L_0x562b8d2fcff0;  alias, 1 drivers
v0x562b8cfd4130_0 .net "cout", 0 0, L_0x562b8d2fd7a0;  alias, 1 drivers
v0x562b8cfd4220_0 .net "cout1", 0 0, L_0x562b8d2fd5d0;  1 drivers
v0x562b8cfd42c0_0 .net "cout2", 0 0, L_0x562b8d2fd710;  1 drivers
v0x562b8cfd4360_0 .net "s1", 0 0, L_0x562b8d2fd520;  1 drivers
S_0x562b8cfd3120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfd2ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fd520 .functor XOR 1, L_0x562b8d2fd8e0, L_0x562b8d2fda10, C4<0>, C4<0>;
L_0x562b8d2fd5d0 .functor AND 1, L_0x562b8d2fd8e0, L_0x562b8d2fda10, C4<1>, C4<1>;
v0x562b8cfd33c0_0 .net "S", 0 0, L_0x562b8d2fd520;  alias, 1 drivers
v0x562b8cfd34a0_0 .net "a", 0 0, L_0x562b8d2fd8e0;  alias, 1 drivers
v0x562b8cfd3560_0 .net "b", 0 0, L_0x562b8d2fda10;  alias, 1 drivers
v0x562b8cfd3630_0 .net "cout", 0 0, L_0x562b8d2fd5d0;  alias, 1 drivers
S_0x562b8cfd37a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfd2ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fd660 .functor XOR 1, L_0x562b8d2fcff0, L_0x562b8d2fd520, C4<0>, C4<0>;
L_0x562b8d2fd710 .functor AND 1, L_0x562b8d2fcff0, L_0x562b8d2fd520, C4<1>, C4<1>;
v0x562b8cfd3a10_0 .net "S", 0 0, L_0x562b8d2fd660;  alias, 1 drivers
v0x562b8cfd3ad0_0 .net "a", 0 0, L_0x562b8d2fcff0;  alias, 1 drivers
v0x562b8cfd3bc0_0 .net "b", 0 0, L_0x562b8d2fd520;  alias, 1 drivers
v0x562b8cfd3cc0_0 .net "cout", 0 0, L_0x562b8d2fd710;  alias, 1 drivers
S_0x562b8cfd4450 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cfcae20;
 .timescale 0 0;
P_0x562b8cfd4650 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cfd4730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfd4450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2fdf10 .functor OR 1, L_0x562b8d2fdc60, L_0x562b8d2fde80, C4<0>, C4<0>;
v0x562b8cfd5620_0 .net "S", 0 0, L_0x562b8d2fdcf0;  1 drivers
v0x562b8cfd56e0_0 .net "a", 0 0, L_0x562b8d2fe050;  1 drivers
v0x562b8cfd57b0_0 .net "b", 0 0, L_0x562b8d2fe180;  1 drivers
v0x562b8cfd58b0_0 .net "cin", 0 0, L_0x562b8d2fd7a0;  alias, 1 drivers
v0x562b8cfd59a0_0 .net "cout", 0 0, L_0x562b8d2fdf10;  alias, 1 drivers
v0x562b8cfd5a90_0 .net "cout1", 0 0, L_0x562b8d2fdc60;  1 drivers
v0x562b8cfd5b30_0 .net "cout2", 0 0, L_0x562b8d2fde80;  1 drivers
v0x562b8cfd5bd0_0 .net "s1", 0 0, L_0x562b8d2fdbb0;  1 drivers
S_0x562b8cfd4990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfd4730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fdbb0 .functor XOR 1, L_0x562b8d2fe050, L_0x562b8d2fe180, C4<0>, C4<0>;
L_0x562b8d2fdc60 .functor AND 1, L_0x562b8d2fe050, L_0x562b8d2fe180, C4<1>, C4<1>;
v0x562b8cfd4c30_0 .net "S", 0 0, L_0x562b8d2fdbb0;  alias, 1 drivers
v0x562b8cfd4d10_0 .net "a", 0 0, L_0x562b8d2fe050;  alias, 1 drivers
v0x562b8cfd4dd0_0 .net "b", 0 0, L_0x562b8d2fe180;  alias, 1 drivers
v0x562b8cfd4ea0_0 .net "cout", 0 0, L_0x562b8d2fdc60;  alias, 1 drivers
S_0x562b8cfd5010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfd4730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fdcf0 .functor XOR 1, L_0x562b8d2fd7a0, L_0x562b8d2fdbb0, C4<0>, C4<0>;
L_0x562b8d2fde80 .functor AND 1, L_0x562b8d2fd7a0, L_0x562b8d2fdbb0, C4<1>, C4<1>;
v0x562b8cfd5280_0 .net "S", 0 0, L_0x562b8d2fdcf0;  alias, 1 drivers
v0x562b8cfd5340_0 .net "a", 0 0, L_0x562b8d2fd7a0;  alias, 1 drivers
v0x562b8cfd5430_0 .net "b", 0 0, L_0x562b8d2fdbb0;  alias, 1 drivers
v0x562b8cfd5530_0 .net "cout", 0 0, L_0x562b8d2fde80;  alias, 1 drivers
S_0x562b8cfd5cc0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cfcae20;
 .timescale 0 0;
P_0x562b8cfd5ec0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cfd5fa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfd5cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2fe5a0 .functor OR 1, L_0x562b8d2fe2f0, L_0x562b8d2fe510, C4<0>, C4<0>;
v0x562b8cfd6e90_0 .net "S", 0 0, L_0x562b8d2fe380;  1 drivers
v0x562b8cfd6f50_0 .net "a", 0 0, L_0x562b8d2fe6a0;  1 drivers
v0x562b8cfd7020_0 .net "b", 0 0, L_0x562b8d2fe7d0;  1 drivers
v0x562b8cfd7120_0 .net "cin", 0 0, L_0x562b8d2fdf10;  alias, 1 drivers
v0x562b8cfd7210_0 .net "cout", 0 0, L_0x562b8d2fe5a0;  alias, 1 drivers
v0x562b8cfd7300_0 .net "cout1", 0 0, L_0x562b8d2fe2f0;  1 drivers
v0x562b8cfd73a0_0 .net "cout2", 0 0, L_0x562b8d2fe510;  1 drivers
v0x562b8cfd7440_0 .net "s1", 0 0, L_0x562b8d2fdb40;  1 drivers
S_0x562b8cfd6200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfd5fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fdb40 .functor XOR 1, L_0x562b8d2fe6a0, L_0x562b8d2fe7d0, C4<0>, C4<0>;
L_0x562b8d2fe2f0 .functor AND 1, L_0x562b8d2fe6a0, L_0x562b8d2fe7d0, C4<1>, C4<1>;
v0x562b8cfd64a0_0 .net "S", 0 0, L_0x562b8d2fdb40;  alias, 1 drivers
v0x562b8cfd6580_0 .net "a", 0 0, L_0x562b8d2fe6a0;  alias, 1 drivers
v0x562b8cfd6640_0 .net "b", 0 0, L_0x562b8d2fe7d0;  alias, 1 drivers
v0x562b8cfd6710_0 .net "cout", 0 0, L_0x562b8d2fe2f0;  alias, 1 drivers
S_0x562b8cfd6880 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfd5fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fe380 .functor XOR 1, L_0x562b8d2fdf10, L_0x562b8d2fdb40, C4<0>, C4<0>;
L_0x562b8d2fe510 .functor AND 1, L_0x562b8d2fdf10, L_0x562b8d2fdb40, C4<1>, C4<1>;
v0x562b8cfd6af0_0 .net "S", 0 0, L_0x562b8d2fe380;  alias, 1 drivers
v0x562b8cfd6bb0_0 .net "a", 0 0, L_0x562b8d2fdf10;  alias, 1 drivers
v0x562b8cfd6ca0_0 .net "b", 0 0, L_0x562b8d2fdb40;  alias, 1 drivers
v0x562b8cfd6da0_0 .net "cout", 0 0, L_0x562b8d2fe510;  alias, 1 drivers
S_0x562b8cfd7b40 .scope module, "ins5" "rca_Nbit" 3 136, 3 18 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cfd7d20 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x562b8d3026f0 .functor BUFZ 1, L_0x562b8d2feac0, C4<0>, C4<0>, C4<0>;
L_0x562b8d302830 .functor BUFZ 1, L_0x562b8d302260, C4<0>, C4<0>, C4<0>;
v0x562b8cfe4270_0 .net "S", 7 0, L_0x562b8d302650;  alias, 1 drivers
v0x562b8cfe4370_0 .net "a", 7 0, L_0x562b8d2fe990;  alias, 1 drivers
v0x562b8cfe4430_0 .net "b", 7 0, L_0x562b8d2fad80;  alias, 1 drivers
v0x562b8cfe4500 .array "carry", 0 8;
v0x562b8cfe4500_0 .net v0x562b8cfe4500 0, 0 0, L_0x562b8d3026f0; 1 drivers
v0x562b8cfe4500_1 .net v0x562b8cfe4500 1, 0 0, L_0x562b8d2ff030; 1 drivers
v0x562b8cfe4500_2 .net v0x562b8cfe4500 2, 0 0, L_0x562b8d2ff790; 1 drivers
v0x562b8cfe4500_3 .net v0x562b8cfe4500 3, 0 0, L_0x562b8d2ffeb0; 1 drivers
v0x562b8cfe4500_4 .net v0x562b8cfe4500 4, 0 0, L_0x562b8d300560; 1 drivers
v0x562b8cfe4500_5 .net v0x562b8cfe4500 5, 0 0, L_0x562b8d300cb0; 1 drivers
v0x562b8cfe4500_6 .net v0x562b8cfe4500 6, 0 0, L_0x562b8d3013e0; 1 drivers
v0x562b8cfe4500_7 .net v0x562b8cfe4500 7, 0 0, L_0x562b8d301bd0; 1 drivers
v0x562b8cfe4500_8 .net v0x562b8cfe4500 8, 0 0, L_0x562b8d302260; 1 drivers
v0x562b8cfe4640_0 .net "cin", 0 0, L_0x562b8d2feac0;  alias, 1 drivers
v0x562b8cfe4730_0 .net "cout", 0 0, L_0x562b8d302830;  alias, 1 drivers
L_0x562b8d2ff170 .part L_0x562b8d2fe990, 0, 1;
L_0x562b8d2ff350 .part L_0x562b8d2fad80, 0, 1;
L_0x562b8d2ff8d0 .part L_0x562b8d2fe990, 1, 1;
L_0x562b8d2ffa00 .part L_0x562b8d2fad80, 1, 1;
L_0x562b8d2ffff0 .part L_0x562b8d2fe990, 2, 1;
L_0x562b8d300120 .part L_0x562b8d2fad80, 2, 1;
L_0x562b8d3006a0 .part L_0x562b8d2fe990, 3, 1;
L_0x562b8d3007d0 .part L_0x562b8d2fad80, 3, 1;
L_0x562b8d300df0 .part L_0x562b8d2fe990, 4, 1;
L_0x562b8d301030 .part L_0x562b8d2fad80, 4, 1;
L_0x562b8d301520 .part L_0x562b8d2fe990, 5, 1;
L_0x562b8d301650 .part L_0x562b8d2fad80, 5, 1;
L_0x562b8d301d10 .part L_0x562b8d2fe990, 6, 1;
L_0x562b8d301e40 .part L_0x562b8d2fad80, 6, 1;
L_0x562b8d302360 .part L_0x562b8d2fe990, 7, 1;
L_0x562b8d302490 .part L_0x562b8d2fad80, 7, 1;
LS_0x562b8d302650_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2fed80, L_0x562b8d2ff5c0, L_0x562b8d2ffce0, L_0x562b8d300390;
LS_0x562b8d302650_0_4 .concat8 [ 1 1 1 1], L_0x562b8d300a90, L_0x562b8d301210, L_0x562b8d301a40, L_0x562b8d302040;
L_0x562b8d302650 .concat8 [ 4 4 0 0], LS_0x562b8d302650_0_0, LS_0x562b8d302650_0_4;
S_0x562b8cfd7e70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cfd7b40;
 .timescale 0 0;
P_0x562b8cfd8090 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cfd8170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfd7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ff030 .functor OR 1, L_0x562b8d2feca0, L_0x562b8d2fef10, C4<0>, C4<0>;
v0x562b8cfd90a0_0 .net "S", 0 0, L_0x562b8d2fed80;  1 drivers
v0x562b8cfd9160_0 .net "a", 0 0, L_0x562b8d2ff170;  1 drivers
v0x562b8cfd9230_0 .net "b", 0 0, L_0x562b8d2ff350;  1 drivers
v0x562b8cfd9330_0 .net "cin", 0 0, L_0x562b8d3026f0;  alias, 1 drivers
v0x562b8cfd9400_0 .net "cout", 0 0, L_0x562b8d2ff030;  alias, 1 drivers
v0x562b8cfd94f0_0 .net "cout1", 0 0, L_0x562b8d2feca0;  1 drivers
v0x562b8cfd9590_0 .net "cout2", 0 0, L_0x562b8d2fef10;  1 drivers
v0x562b8cfd9660_0 .net "s1", 0 0, L_0x562b8d2feb50;  1 drivers
S_0x562b8cfd8400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfd8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2feb50 .functor XOR 1, L_0x562b8d2ff170, L_0x562b8d2ff350, C4<0>, C4<0>;
L_0x562b8d2feca0 .functor AND 1, L_0x562b8d2ff170, L_0x562b8d2ff350, C4<1>, C4<1>;
v0x562b8cfd86a0_0 .net "S", 0 0, L_0x562b8d2feb50;  alias, 1 drivers
v0x562b8cfd8780_0 .net "a", 0 0, L_0x562b8d2ff170;  alias, 1 drivers
v0x562b8cfd8840_0 .net "b", 0 0, L_0x562b8d2ff350;  alias, 1 drivers
v0x562b8cfd8910_0 .net "cout", 0 0, L_0x562b8d2feca0;  alias, 1 drivers
S_0x562b8cfd8a80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfd8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fed80 .functor XOR 1, L_0x562b8d3026f0, L_0x562b8d2feb50, C4<0>, C4<0>;
L_0x562b8d2fef10 .functor AND 1, L_0x562b8d3026f0, L_0x562b8d2feb50, C4<1>, C4<1>;
v0x562b8cfd8cf0_0 .net "S", 0 0, L_0x562b8d2fed80;  alias, 1 drivers
v0x562b8cfd8db0_0 .net "a", 0 0, L_0x562b8d3026f0;  alias, 1 drivers
v0x562b8cfd8e70_0 .net "b", 0 0, L_0x562b8d2feb50;  alias, 1 drivers
v0x562b8cfd8f70_0 .net "cout", 0 0, L_0x562b8d2fef10;  alias, 1 drivers
S_0x562b8cfd9750 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cfd7b40;
 .timescale 0 0;
P_0x562b8cfd9950 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cfd9a10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfd9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ff790 .functor OR 1, L_0x562b8d2ff530, L_0x562b8d2ff700, C4<0>, C4<0>;
v0x562b8cfda900_0 .net "S", 0 0, L_0x562b8d2ff5c0;  1 drivers
v0x562b8cfda9c0_0 .net "a", 0 0, L_0x562b8d2ff8d0;  1 drivers
v0x562b8cfdaa90_0 .net "b", 0 0, L_0x562b8d2ffa00;  1 drivers
v0x562b8cfdab90_0 .net "cin", 0 0, L_0x562b8d2ff030;  alias, 1 drivers
v0x562b8cfdac80_0 .net "cout", 0 0, L_0x562b8d2ff790;  alias, 1 drivers
v0x562b8cfdad70_0 .net "cout1", 0 0, L_0x562b8d2ff530;  1 drivers
v0x562b8cfdae10_0 .net "cout2", 0 0, L_0x562b8d2ff700;  1 drivers
v0x562b8cfdaeb0_0 .net "s1", 0 0, L_0x562b8d2ff480;  1 drivers
S_0x562b8cfd9c70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfd9a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ff480 .functor XOR 1, L_0x562b8d2ff8d0, L_0x562b8d2ffa00, C4<0>, C4<0>;
L_0x562b8d2ff530 .functor AND 1, L_0x562b8d2ff8d0, L_0x562b8d2ffa00, C4<1>, C4<1>;
v0x562b8cfd9f10_0 .net "S", 0 0, L_0x562b8d2ff480;  alias, 1 drivers
v0x562b8cfd9ff0_0 .net "a", 0 0, L_0x562b8d2ff8d0;  alias, 1 drivers
v0x562b8cfda0b0_0 .net "b", 0 0, L_0x562b8d2ffa00;  alias, 1 drivers
v0x562b8cfda180_0 .net "cout", 0 0, L_0x562b8d2ff530;  alias, 1 drivers
S_0x562b8cfda2f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfd9a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ff5c0 .functor XOR 1, L_0x562b8d2ff030, L_0x562b8d2ff480, C4<0>, C4<0>;
L_0x562b8d2ff700 .functor AND 1, L_0x562b8d2ff030, L_0x562b8d2ff480, C4<1>, C4<1>;
v0x562b8cfda560_0 .net "S", 0 0, L_0x562b8d2ff5c0;  alias, 1 drivers
v0x562b8cfda620_0 .net "a", 0 0, L_0x562b8d2ff030;  alias, 1 drivers
v0x562b8cfda710_0 .net "b", 0 0, L_0x562b8d2ff480;  alias, 1 drivers
v0x562b8cfda810_0 .net "cout", 0 0, L_0x562b8d2ff700;  alias, 1 drivers
S_0x562b8cfdafa0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cfd7b40;
 .timescale 0 0;
P_0x562b8cfdb1a0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cfdb260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfdafa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2ffeb0 .functor OR 1, L_0x562b8d2ffc50, L_0x562b8d2ffe20, C4<0>, C4<0>;
v0x562b8cfdc180_0 .net "S", 0 0, L_0x562b8d2ffce0;  1 drivers
v0x562b8cfdc240_0 .net "a", 0 0, L_0x562b8d2ffff0;  1 drivers
v0x562b8cfdc310_0 .net "b", 0 0, L_0x562b8d300120;  1 drivers
v0x562b8cfdc410_0 .net "cin", 0 0, L_0x562b8d2ff790;  alias, 1 drivers
v0x562b8cfdc500_0 .net "cout", 0 0, L_0x562b8d2ffeb0;  alias, 1 drivers
v0x562b8cfdc5f0_0 .net "cout1", 0 0, L_0x562b8d2ffc50;  1 drivers
v0x562b8cfdc690_0 .net "cout2", 0 0, L_0x562b8d2ffe20;  1 drivers
v0x562b8cfdc730_0 .net "s1", 0 0, L_0x562b8d2ffbc0;  1 drivers
S_0x562b8cfdb4f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfdb260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ffbc0 .functor XOR 1, L_0x562b8d2ffff0, L_0x562b8d300120, C4<0>, C4<0>;
L_0x562b8d2ffc50 .functor AND 1, L_0x562b8d2ffff0, L_0x562b8d300120, C4<1>, C4<1>;
v0x562b8cfdb790_0 .net "S", 0 0, L_0x562b8d2ffbc0;  alias, 1 drivers
v0x562b8cfdb870_0 .net "a", 0 0, L_0x562b8d2ffff0;  alias, 1 drivers
v0x562b8cfdb930_0 .net "b", 0 0, L_0x562b8d300120;  alias, 1 drivers
v0x562b8cfdba00_0 .net "cout", 0 0, L_0x562b8d2ffc50;  alias, 1 drivers
S_0x562b8cfdbb70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfdb260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2ffce0 .functor XOR 1, L_0x562b8d2ff790, L_0x562b8d2ffbc0, C4<0>, C4<0>;
L_0x562b8d2ffe20 .functor AND 1, L_0x562b8d2ff790, L_0x562b8d2ffbc0, C4<1>, C4<1>;
v0x562b8cfdbde0_0 .net "S", 0 0, L_0x562b8d2ffce0;  alias, 1 drivers
v0x562b8cfdbea0_0 .net "a", 0 0, L_0x562b8d2ff790;  alias, 1 drivers
v0x562b8cfdbf90_0 .net "b", 0 0, L_0x562b8d2ffbc0;  alias, 1 drivers
v0x562b8cfdc090_0 .net "cout", 0 0, L_0x562b8d2ffe20;  alias, 1 drivers
S_0x562b8cfdc820 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cfd7b40;
 .timescale 0 0;
P_0x562b8cfdca20 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cfdcb00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfdc820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d300560 .functor OR 1, L_0x562b8d300300, L_0x562b8d3004d0, C4<0>, C4<0>;
v0x562b8cfdd9f0_0 .net "S", 0 0, L_0x562b8d300390;  1 drivers
v0x562b8cfddab0_0 .net "a", 0 0, L_0x562b8d3006a0;  1 drivers
v0x562b8cfddb80_0 .net "b", 0 0, L_0x562b8d3007d0;  1 drivers
v0x562b8cfddc80_0 .net "cin", 0 0, L_0x562b8d2ffeb0;  alias, 1 drivers
v0x562b8cfddd70_0 .net "cout", 0 0, L_0x562b8d300560;  alias, 1 drivers
v0x562b8cfdde60_0 .net "cout1", 0 0, L_0x562b8d300300;  1 drivers
v0x562b8cfddf00_0 .net "cout2", 0 0, L_0x562b8d3004d0;  1 drivers
v0x562b8cfddfa0_0 .net "s1", 0 0, L_0x562b8d300250;  1 drivers
S_0x562b8cfdcd60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfdcb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d300250 .functor XOR 1, L_0x562b8d3006a0, L_0x562b8d3007d0, C4<0>, C4<0>;
L_0x562b8d300300 .functor AND 1, L_0x562b8d3006a0, L_0x562b8d3007d0, C4<1>, C4<1>;
v0x562b8cfdd000_0 .net "S", 0 0, L_0x562b8d300250;  alias, 1 drivers
v0x562b8cfdd0e0_0 .net "a", 0 0, L_0x562b8d3006a0;  alias, 1 drivers
v0x562b8cfdd1a0_0 .net "b", 0 0, L_0x562b8d3007d0;  alias, 1 drivers
v0x562b8cfdd270_0 .net "cout", 0 0, L_0x562b8d300300;  alias, 1 drivers
S_0x562b8cfdd3e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfdcb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d300390 .functor XOR 1, L_0x562b8d2ffeb0, L_0x562b8d300250, C4<0>, C4<0>;
L_0x562b8d3004d0 .functor AND 1, L_0x562b8d2ffeb0, L_0x562b8d300250, C4<1>, C4<1>;
v0x562b8cfdd650_0 .net "S", 0 0, L_0x562b8d300390;  alias, 1 drivers
v0x562b8cfdd710_0 .net "a", 0 0, L_0x562b8d2ffeb0;  alias, 1 drivers
v0x562b8cfdd800_0 .net "b", 0 0, L_0x562b8d300250;  alias, 1 drivers
v0x562b8cfdd900_0 .net "cout", 0 0, L_0x562b8d3004d0;  alias, 1 drivers
S_0x562b8cfde090 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cfd7b40;
 .timescale 0 0;
P_0x562b8cfde2e0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cfde3c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfde090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d300cb0 .functor OR 1, L_0x562b8d300a00, L_0x562b8d300c20, C4<0>, C4<0>;
v0x562b8cfdf280_0 .net "S", 0 0, L_0x562b8d300a90;  1 drivers
v0x562b8cfdf340_0 .net "a", 0 0, L_0x562b8d300df0;  1 drivers
v0x562b8cfdf410_0 .net "b", 0 0, L_0x562b8d301030;  1 drivers
v0x562b8cfdf510_0 .net "cin", 0 0, L_0x562b8d300560;  alias, 1 drivers
v0x562b8cfdf600_0 .net "cout", 0 0, L_0x562b8d300cb0;  alias, 1 drivers
v0x562b8cfdf6f0_0 .net "cout1", 0 0, L_0x562b8d300a00;  1 drivers
v0x562b8cfdf790_0 .net "cout2", 0 0, L_0x562b8d300c20;  1 drivers
v0x562b8cfdf830_0 .net "s1", 0 0, L_0x562b8d300950;  1 drivers
S_0x562b8cfde620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfde3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d300950 .functor XOR 1, L_0x562b8d300df0, L_0x562b8d301030, C4<0>, C4<0>;
L_0x562b8d300a00 .functor AND 1, L_0x562b8d300df0, L_0x562b8d301030, C4<1>, C4<1>;
v0x562b8cfde890_0 .net "S", 0 0, L_0x562b8d300950;  alias, 1 drivers
v0x562b8cfde970_0 .net "a", 0 0, L_0x562b8d300df0;  alias, 1 drivers
v0x562b8cfdea30_0 .net "b", 0 0, L_0x562b8d301030;  alias, 1 drivers
v0x562b8cfdeb00_0 .net "cout", 0 0, L_0x562b8d300a00;  alias, 1 drivers
S_0x562b8cfdec70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfde3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d300a90 .functor XOR 1, L_0x562b8d300560, L_0x562b8d300950, C4<0>, C4<0>;
L_0x562b8d300c20 .functor AND 1, L_0x562b8d300560, L_0x562b8d300950, C4<1>, C4<1>;
v0x562b8cfdeee0_0 .net "S", 0 0, L_0x562b8d300a90;  alias, 1 drivers
v0x562b8cfdefa0_0 .net "a", 0 0, L_0x562b8d300560;  alias, 1 drivers
v0x562b8cfdf090_0 .net "b", 0 0, L_0x562b8d300950;  alias, 1 drivers
v0x562b8cfdf190_0 .net "cout", 0 0, L_0x562b8d300c20;  alias, 1 drivers
S_0x562b8cfdf920 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cfd7b40;
 .timescale 0 0;
P_0x562b8cfdfb20 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cfdfc00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfdf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3013e0 .functor OR 1, L_0x562b8d301180, L_0x562b8d301350, C4<0>, C4<0>;
v0x562b8cfe0af0_0 .net "S", 0 0, L_0x562b8d301210;  1 drivers
v0x562b8cfe0bb0_0 .net "a", 0 0, L_0x562b8d301520;  1 drivers
v0x562b8cfe0c80_0 .net "b", 0 0, L_0x562b8d301650;  1 drivers
v0x562b8cfe0d80_0 .net "cin", 0 0, L_0x562b8d300cb0;  alias, 1 drivers
v0x562b8cfe0e70_0 .net "cout", 0 0, L_0x562b8d3013e0;  alias, 1 drivers
v0x562b8cfe0f60_0 .net "cout1", 0 0, L_0x562b8d301180;  1 drivers
v0x562b8cfe1000_0 .net "cout2", 0 0, L_0x562b8d301350;  1 drivers
v0x562b8cfe10a0_0 .net "s1", 0 0, L_0x562b8d3010d0;  1 drivers
S_0x562b8cfdfe60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfdfc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3010d0 .functor XOR 1, L_0x562b8d301520, L_0x562b8d301650, C4<0>, C4<0>;
L_0x562b8d301180 .functor AND 1, L_0x562b8d301520, L_0x562b8d301650, C4<1>, C4<1>;
v0x562b8cfe0100_0 .net "S", 0 0, L_0x562b8d3010d0;  alias, 1 drivers
v0x562b8cfe01e0_0 .net "a", 0 0, L_0x562b8d301520;  alias, 1 drivers
v0x562b8cfe02a0_0 .net "b", 0 0, L_0x562b8d301650;  alias, 1 drivers
v0x562b8cfe0370_0 .net "cout", 0 0, L_0x562b8d301180;  alias, 1 drivers
S_0x562b8cfe04e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfdfc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d301210 .functor XOR 1, L_0x562b8d300cb0, L_0x562b8d3010d0, C4<0>, C4<0>;
L_0x562b8d301350 .functor AND 1, L_0x562b8d300cb0, L_0x562b8d3010d0, C4<1>, C4<1>;
v0x562b8cfe0750_0 .net "S", 0 0, L_0x562b8d301210;  alias, 1 drivers
v0x562b8cfe0810_0 .net "a", 0 0, L_0x562b8d300cb0;  alias, 1 drivers
v0x562b8cfe0900_0 .net "b", 0 0, L_0x562b8d3010d0;  alias, 1 drivers
v0x562b8cfe0a00_0 .net "cout", 0 0, L_0x562b8d301350;  alias, 1 drivers
S_0x562b8cfe1190 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cfd7b40;
 .timescale 0 0;
P_0x562b8cfe1390 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cfe1470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfe1190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d301bd0 .functor OR 1, L_0x562b8d3019b0, L_0x562b8d301b40, C4<0>, C4<0>;
v0x562b8cfe2360_0 .net "S", 0 0, L_0x562b8d301a40;  1 drivers
v0x562b8cfe2420_0 .net "a", 0 0, L_0x562b8d301d10;  1 drivers
v0x562b8cfe24f0_0 .net "b", 0 0, L_0x562b8d301e40;  1 drivers
v0x562b8cfe25f0_0 .net "cin", 0 0, L_0x562b8d3013e0;  alias, 1 drivers
v0x562b8cfe26e0_0 .net "cout", 0 0, L_0x562b8d301bd0;  alias, 1 drivers
v0x562b8cfe27d0_0 .net "cout1", 0 0, L_0x562b8d3019b0;  1 drivers
v0x562b8cfe2870_0 .net "cout2", 0 0, L_0x562b8d301b40;  1 drivers
v0x562b8cfe2910_0 .net "s1", 0 0, L_0x562b8d301900;  1 drivers
S_0x562b8cfe16d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfe1470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d301900 .functor XOR 1, L_0x562b8d301d10, L_0x562b8d301e40, C4<0>, C4<0>;
L_0x562b8d3019b0 .functor AND 1, L_0x562b8d301d10, L_0x562b8d301e40, C4<1>, C4<1>;
v0x562b8cfe1970_0 .net "S", 0 0, L_0x562b8d301900;  alias, 1 drivers
v0x562b8cfe1a50_0 .net "a", 0 0, L_0x562b8d301d10;  alias, 1 drivers
v0x562b8cfe1b10_0 .net "b", 0 0, L_0x562b8d301e40;  alias, 1 drivers
v0x562b8cfe1be0_0 .net "cout", 0 0, L_0x562b8d3019b0;  alias, 1 drivers
S_0x562b8cfe1d50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfe1470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d301a40 .functor XOR 1, L_0x562b8d3013e0, L_0x562b8d301900, C4<0>, C4<0>;
L_0x562b8d301b40 .functor AND 1, L_0x562b8d3013e0, L_0x562b8d301900, C4<1>, C4<1>;
v0x562b8cfe1fc0_0 .net "S", 0 0, L_0x562b8d301a40;  alias, 1 drivers
v0x562b8cfe2080_0 .net "a", 0 0, L_0x562b8d3013e0;  alias, 1 drivers
v0x562b8cfe2170_0 .net "b", 0 0, L_0x562b8d301900;  alias, 1 drivers
v0x562b8cfe2270_0 .net "cout", 0 0, L_0x562b8d301b40;  alias, 1 drivers
S_0x562b8cfe2a00 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cfd7b40;
 .timescale 0 0;
P_0x562b8cfe2c00 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cfe2ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfe2a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d302260 .functor OR 1, L_0x562b8d301fb0, L_0x562b8d3021d0, C4<0>, C4<0>;
v0x562b8cfe3bd0_0 .net "S", 0 0, L_0x562b8d302040;  1 drivers
v0x562b8cfe3c90_0 .net "a", 0 0, L_0x562b8d302360;  1 drivers
v0x562b8cfe3d60_0 .net "b", 0 0, L_0x562b8d302490;  1 drivers
v0x562b8cfe3e60_0 .net "cin", 0 0, L_0x562b8d301bd0;  alias, 1 drivers
v0x562b8cfe3f50_0 .net "cout", 0 0, L_0x562b8d302260;  alias, 1 drivers
v0x562b8cfe4040_0 .net "cout1", 0 0, L_0x562b8d301fb0;  1 drivers
v0x562b8cfe40e0_0 .net "cout2", 0 0, L_0x562b8d3021d0;  1 drivers
v0x562b8cfe4180_0 .net "s1", 0 0, L_0x562b8d301890;  1 drivers
S_0x562b8cfe2f40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfe2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d301890 .functor XOR 1, L_0x562b8d302360, L_0x562b8d302490, C4<0>, C4<0>;
L_0x562b8d301fb0 .functor AND 1, L_0x562b8d302360, L_0x562b8d302490, C4<1>, C4<1>;
v0x562b8cfe31e0_0 .net "S", 0 0, L_0x562b8d301890;  alias, 1 drivers
v0x562b8cfe32c0_0 .net "a", 0 0, L_0x562b8d302360;  alias, 1 drivers
v0x562b8cfe3380_0 .net "b", 0 0, L_0x562b8d302490;  alias, 1 drivers
v0x562b8cfe3450_0 .net "cout", 0 0, L_0x562b8d301fb0;  alias, 1 drivers
S_0x562b8cfe35c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfe2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d302040 .functor XOR 1, L_0x562b8d301bd0, L_0x562b8d301890, C4<0>, C4<0>;
L_0x562b8d3021d0 .functor AND 1, L_0x562b8d301bd0, L_0x562b8d301890, C4<1>, C4<1>;
v0x562b8cfe3830_0 .net "S", 0 0, L_0x562b8d302040;  alias, 1 drivers
v0x562b8cfe38f0_0 .net "a", 0 0, L_0x562b8d301bd0;  alias, 1 drivers
v0x562b8cfe39e0_0 .net "b", 0 0, L_0x562b8d301890;  alias, 1 drivers
v0x562b8cfe3ae0_0 .net "cout", 0 0, L_0x562b8d3021d0;  alias, 1 drivers
S_0x562b8cfe4880 .scope module, "ins6" "rca_Nbit" 3 143, 3 18 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cfe4a60 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f38f70e5b20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d30a670 .functor BUFZ 1, L_0x7f38f70e5b20, C4<0>, C4<0>, C4<0>;
L_0x562b8d30a6e0 .functor BUFZ 1, L_0x562b8d30a160, C4<0>, C4<0>, C4<0>;
v0x562b8cffd2e0_0 .net "S", 15 0, L_0x562b8d30a540;  alias, 1 drivers
v0x562b8cffd3e0_0 .net "a", 15 0, L_0x562b8d3028c0;  alias, 1 drivers
v0x562b8cffd4c0_0 .net "b", 15 0, L_0x562b8d302a00;  alias, 1 drivers
v0x562b8cffd580 .array "carry", 0 16;
v0x562b8cffd580_0 .net v0x562b8cffd580 0, 0 0, L_0x562b8d30a670; 1 drivers
v0x562b8cffd580_1 .net v0x562b8cffd580 1, 0 0, L_0x562b8d3031e0; 1 drivers
v0x562b8cffd580_2 .net v0x562b8cffd580 2, 0 0, L_0x562b8d3038b0; 1 drivers
v0x562b8cffd580_3 .net v0x562b8cffd580 3, 0 0, L_0x562b8d304060; 1 drivers
v0x562b8cffd580_4 .net v0x562b8cffd580 4, 0 0, L_0x562b8d304710; 1 drivers
v0x562b8cffd580_5 .net v0x562b8cffd580 5, 0 0, L_0x562b8d304e60; 1 drivers
v0x562b8cffd580_6 .net v0x562b8cffd580 6, 0 0, L_0x562b8d305510; 1 drivers
v0x562b8cffd580_7 .net v0x562b8cffd580 7, 0 0, L_0x562b8d305d80; 1 drivers
v0x562b8cffd580_8 .net v0x562b8cffd580 8, 0 0, L_0x562b8d306410; 1 drivers
v0x562b8cffd580_9 .net v0x562b8cffd580 9, 0 0, L_0x562b8d306ba0; 1 drivers
v0x562b8cffd580_10 .net v0x562b8cffd580 10, 0 0, L_0x562b8d3072b0; 1 drivers
v0x562b8cffd580_11 .net v0x562b8cffd580 11, 0 0, L_0x562b8d307a60; 1 drivers
v0x562b8cffd580_12 .net v0x562b8cffd580 12, 0 0, L_0x562b8d308180; 1 drivers
v0x562b8cffd580_13 .net v0x562b8cffd580 13, 0 0, L_0x562b8d3088a0; 1 drivers
v0x562b8cffd580_14 .net v0x562b8cffd580 14, 0 0, L_0x562b8d308ff0; 1 drivers
v0x562b8cffd580_15 .net v0x562b8cffd580 15, 0 0, L_0x562b8d309ab0; 1 drivers
v0x562b8cffd580_16 .net v0x562b8cffd580 16, 0 0, L_0x562b8d30a160; 1 drivers
v0x562b8cffd700_0 .net "cin", 0 0, L_0x7f38f70e5b20;  1 drivers
v0x562b8cffd7f0_0 .net "cout", 0 0, L_0x562b8d30a6e0;  alias, 1 drivers
L_0x562b8d303320 .part L_0x562b8d3028c0, 0, 1;
L_0x562b8d303470 .part L_0x562b8d302a00, 0, 1;
L_0x562b8d3039f0 .part L_0x562b8d3028c0, 1, 1;
L_0x562b8d303bb0 .part L_0x562b8d302a00, 1, 1;
L_0x562b8d3041a0 .part L_0x562b8d3028c0, 2, 1;
L_0x562b8d3042d0 .part L_0x562b8d302a00, 2, 1;
L_0x562b8d304850 .part L_0x562b8d3028c0, 3, 1;
L_0x562b8d304980 .part L_0x562b8d302a00, 3, 1;
L_0x562b8d304fa0 .part L_0x562b8d3028c0, 4, 1;
L_0x562b8d3050d0 .part L_0x562b8d302a00, 4, 1;
L_0x562b8d305650 .part L_0x562b8d3028c0, 5, 1;
L_0x562b8d305890 .part L_0x562b8d302a00, 5, 1;
L_0x562b8d305ec0 .part L_0x562b8d3028c0, 6, 1;
L_0x562b8d305ff0 .part L_0x562b8d302a00, 6, 1;
L_0x562b8d306550 .part L_0x562b8d3028c0, 7, 1;
L_0x562b8d306680 .part L_0x562b8d302a00, 7, 1;
L_0x562b8d306ce0 .part L_0x562b8d3028c0, 8, 1;
L_0x562b8d306e10 .part L_0x562b8d302a00, 8, 1;
L_0x562b8d3073f0 .part L_0x562b8d3028c0, 9, 1;
L_0x562b8d307520 .part L_0x562b8d302a00, 9, 1;
L_0x562b8d306f40 .part L_0x562b8d3028c0, 10, 1;
L_0x562b8d307c30 .part L_0x562b8d302a00, 10, 1;
L_0x562b8d3082c0 .part L_0x562b8d3028c0, 11, 1;
L_0x562b8d3083f0 .part L_0x562b8d302a00, 11, 1;
L_0x562b8d3089e0 .part L_0x562b8d3028c0, 12, 1;
L_0x562b8d308b10 .part L_0x562b8d302a00, 12, 1;
L_0x562b8d3090f0 .part L_0x562b8d3028c0, 13, 1;
L_0x562b8d309430 .part L_0x562b8d302a00, 13, 1;
L_0x562b8d309bb0 .part L_0x562b8d3028c0, 14, 1;
L_0x562b8d309ce0 .part L_0x562b8d302a00, 14, 1;
L_0x562b8d30a1d0 .part L_0x562b8d3028c0, 15, 1;
L_0x562b8d30a300 .part L_0x562b8d302a00, 15, 1;
LS_0x562b8d30a540_0_0 .concat8 [ 1 1 1 1], L_0x562b8d302f30, L_0x562b8d3036e0, L_0x562b8d303e90, L_0x562b8d304540;
LS_0x562b8d30a540_0_4 .concat8 [ 1 1 1 1], L_0x562b8d304c40, L_0x562b8d305340, L_0x562b8d305bf0, L_0x562b8d3061f0;
LS_0x562b8d30a540_0_8 .concat8 [ 1 1 1 1], L_0x562b8d306980, L_0x562b8d307120, L_0x562b8d307840, L_0x562b8d307f60;
LS_0x562b8d30a540_0_12 .concat8 [ 1 1 1 1], L_0x562b8d308680, L_0x562b8d308e60, L_0x562b8d309940, L_0x562b8d309ff0;
L_0x562b8d30a540 .concat8 [ 4 4 4 4], LS_0x562b8d30a540_0_0, LS_0x562b8d30a540_0_4, LS_0x562b8d30a540_0_8, LS_0x562b8d30a540_0_12;
S_0x562b8cfe4bb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cfe4dd0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cfe4eb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfe4bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3031e0 .functor OR 1, L_0x562b8d302e50, L_0x562b8d3030c0, C4<0>, C4<0>;
v0x562b8cfe5de0_0 .net "S", 0 0, L_0x562b8d302f30;  1 drivers
v0x562b8cfe5ea0_0 .net "a", 0 0, L_0x562b8d303320;  1 drivers
v0x562b8cfe5f70_0 .net "b", 0 0, L_0x562b8d303470;  1 drivers
v0x562b8cfe6070_0 .net "cin", 0 0, L_0x562b8d30a670;  alias, 1 drivers
v0x562b8cfe6140_0 .net "cout", 0 0, L_0x562b8d3031e0;  alias, 1 drivers
v0x562b8cfe6230_0 .net "cout1", 0 0, L_0x562b8d302e50;  1 drivers
v0x562b8cfe62d0_0 .net "cout2", 0 0, L_0x562b8d3030c0;  1 drivers
v0x562b8cfe63a0_0 .net "s1", 0 0, L_0x562b8d302d40;  1 drivers
S_0x562b8cfe5140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfe4eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d302d40 .functor XOR 1, L_0x562b8d303320, L_0x562b8d303470, C4<0>, C4<0>;
L_0x562b8d302e50 .functor AND 1, L_0x562b8d303320, L_0x562b8d303470, C4<1>, C4<1>;
v0x562b8cfe53e0_0 .net "S", 0 0, L_0x562b8d302d40;  alias, 1 drivers
v0x562b8cfe54c0_0 .net "a", 0 0, L_0x562b8d303320;  alias, 1 drivers
v0x562b8cfe5580_0 .net "b", 0 0, L_0x562b8d303470;  alias, 1 drivers
v0x562b8cfe5650_0 .net "cout", 0 0, L_0x562b8d302e50;  alias, 1 drivers
S_0x562b8cfe57c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfe4eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d302f30 .functor XOR 1, L_0x562b8d30a670, L_0x562b8d302d40, C4<0>, C4<0>;
L_0x562b8d3030c0 .functor AND 1, L_0x562b8d30a670, L_0x562b8d302d40, C4<1>, C4<1>;
v0x562b8cfe5a30_0 .net "S", 0 0, L_0x562b8d302f30;  alias, 1 drivers
v0x562b8cfe5af0_0 .net "a", 0 0, L_0x562b8d30a670;  alias, 1 drivers
v0x562b8cfe5bb0_0 .net "b", 0 0, L_0x562b8d302d40;  alias, 1 drivers
v0x562b8cfe5cb0_0 .net "cout", 0 0, L_0x562b8d3030c0;  alias, 1 drivers
S_0x562b8cfe6490 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cfe6690 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cfe6750 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfe6490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3038b0 .functor OR 1, L_0x562b8d303650, L_0x562b8d303820, C4<0>, C4<0>;
v0x562b8cfe7640_0 .net "S", 0 0, L_0x562b8d3036e0;  1 drivers
v0x562b8cfe7700_0 .net "a", 0 0, L_0x562b8d3039f0;  1 drivers
v0x562b8cfe77d0_0 .net "b", 0 0, L_0x562b8d303bb0;  1 drivers
v0x562b8cfe78d0_0 .net "cin", 0 0, L_0x562b8d3031e0;  alias, 1 drivers
v0x562b8cfe79c0_0 .net "cout", 0 0, L_0x562b8d3038b0;  alias, 1 drivers
v0x562b8cfe7ab0_0 .net "cout1", 0 0, L_0x562b8d303650;  1 drivers
v0x562b8cfe7b50_0 .net "cout2", 0 0, L_0x562b8d303820;  1 drivers
v0x562b8cfe7bf0_0 .net "s1", 0 0, L_0x562b8d3035a0;  1 drivers
S_0x562b8cfe69b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfe6750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3035a0 .functor XOR 1, L_0x562b8d3039f0, L_0x562b8d303bb0, C4<0>, C4<0>;
L_0x562b8d303650 .functor AND 1, L_0x562b8d3039f0, L_0x562b8d303bb0, C4<1>, C4<1>;
v0x562b8cfe6c50_0 .net "S", 0 0, L_0x562b8d3035a0;  alias, 1 drivers
v0x562b8cfe6d30_0 .net "a", 0 0, L_0x562b8d3039f0;  alias, 1 drivers
v0x562b8cfe6df0_0 .net "b", 0 0, L_0x562b8d303bb0;  alias, 1 drivers
v0x562b8cfe6ec0_0 .net "cout", 0 0, L_0x562b8d303650;  alias, 1 drivers
S_0x562b8cfe7030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfe6750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3036e0 .functor XOR 1, L_0x562b8d3031e0, L_0x562b8d3035a0, C4<0>, C4<0>;
L_0x562b8d303820 .functor AND 1, L_0x562b8d3031e0, L_0x562b8d3035a0, C4<1>, C4<1>;
v0x562b8cfe72a0_0 .net "S", 0 0, L_0x562b8d3036e0;  alias, 1 drivers
v0x562b8cfe7360_0 .net "a", 0 0, L_0x562b8d3031e0;  alias, 1 drivers
v0x562b8cfe7450_0 .net "b", 0 0, L_0x562b8d3035a0;  alias, 1 drivers
v0x562b8cfe7550_0 .net "cout", 0 0, L_0x562b8d303820;  alias, 1 drivers
S_0x562b8cfe7ce0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cfe7ee0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8cfe7fa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfe7ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d304060 .functor OR 1, L_0x562b8d303e00, L_0x562b8d303fd0, C4<0>, C4<0>;
v0x562b8cfe8ec0_0 .net "S", 0 0, L_0x562b8d303e90;  1 drivers
v0x562b8cfe8f80_0 .net "a", 0 0, L_0x562b8d3041a0;  1 drivers
v0x562b8cfe9050_0 .net "b", 0 0, L_0x562b8d3042d0;  1 drivers
v0x562b8cfe9150_0 .net "cin", 0 0, L_0x562b8d3038b0;  alias, 1 drivers
v0x562b8cfe9240_0 .net "cout", 0 0, L_0x562b8d304060;  alias, 1 drivers
v0x562b8cfe9330_0 .net "cout1", 0 0, L_0x562b8d303e00;  1 drivers
v0x562b8cfe93d0_0 .net "cout2", 0 0, L_0x562b8d303fd0;  1 drivers
v0x562b8cfe9470_0 .net "s1", 0 0, L_0x562b8d303d70;  1 drivers
S_0x562b8cfe8230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfe7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d303d70 .functor XOR 1, L_0x562b8d3041a0, L_0x562b8d3042d0, C4<0>, C4<0>;
L_0x562b8d303e00 .functor AND 1, L_0x562b8d3041a0, L_0x562b8d3042d0, C4<1>, C4<1>;
v0x562b8cfe84d0_0 .net "S", 0 0, L_0x562b8d303d70;  alias, 1 drivers
v0x562b8cfe85b0_0 .net "a", 0 0, L_0x562b8d3041a0;  alias, 1 drivers
v0x562b8cfe8670_0 .net "b", 0 0, L_0x562b8d3042d0;  alias, 1 drivers
v0x562b8cfe8740_0 .net "cout", 0 0, L_0x562b8d303e00;  alias, 1 drivers
S_0x562b8cfe88b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfe7fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d303e90 .functor XOR 1, L_0x562b8d3038b0, L_0x562b8d303d70, C4<0>, C4<0>;
L_0x562b8d303fd0 .functor AND 1, L_0x562b8d3038b0, L_0x562b8d303d70, C4<1>, C4<1>;
v0x562b8cfe8b20_0 .net "S", 0 0, L_0x562b8d303e90;  alias, 1 drivers
v0x562b8cfe8be0_0 .net "a", 0 0, L_0x562b8d3038b0;  alias, 1 drivers
v0x562b8cfe8cd0_0 .net "b", 0 0, L_0x562b8d303d70;  alias, 1 drivers
v0x562b8cfe8dd0_0 .net "cout", 0 0, L_0x562b8d303fd0;  alias, 1 drivers
S_0x562b8cfe9560 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cfe9760 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8cfe9840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfe9560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d304710 .functor OR 1, L_0x562b8d3044b0, L_0x562b8d304680, C4<0>, C4<0>;
v0x562b8cfea730_0 .net "S", 0 0, L_0x562b8d304540;  1 drivers
v0x562b8cfea7f0_0 .net "a", 0 0, L_0x562b8d304850;  1 drivers
v0x562b8cfea8c0_0 .net "b", 0 0, L_0x562b8d304980;  1 drivers
v0x562b8cfea9c0_0 .net "cin", 0 0, L_0x562b8d304060;  alias, 1 drivers
v0x562b8cfeaab0_0 .net "cout", 0 0, L_0x562b8d304710;  alias, 1 drivers
v0x562b8cfeaba0_0 .net "cout1", 0 0, L_0x562b8d3044b0;  1 drivers
v0x562b8cfeac40_0 .net "cout2", 0 0, L_0x562b8d304680;  1 drivers
v0x562b8cfeace0_0 .net "s1", 0 0, L_0x562b8d304400;  1 drivers
S_0x562b8cfe9aa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfe9840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d304400 .functor XOR 1, L_0x562b8d304850, L_0x562b8d304980, C4<0>, C4<0>;
L_0x562b8d3044b0 .functor AND 1, L_0x562b8d304850, L_0x562b8d304980, C4<1>, C4<1>;
v0x562b8cfe9d40_0 .net "S", 0 0, L_0x562b8d304400;  alias, 1 drivers
v0x562b8cfe9e20_0 .net "a", 0 0, L_0x562b8d304850;  alias, 1 drivers
v0x562b8cfe9ee0_0 .net "b", 0 0, L_0x562b8d304980;  alias, 1 drivers
v0x562b8cfe9fb0_0 .net "cout", 0 0, L_0x562b8d3044b0;  alias, 1 drivers
S_0x562b8cfea120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfe9840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d304540 .functor XOR 1, L_0x562b8d304060, L_0x562b8d304400, C4<0>, C4<0>;
L_0x562b8d304680 .functor AND 1, L_0x562b8d304060, L_0x562b8d304400, C4<1>, C4<1>;
v0x562b8cfea390_0 .net "S", 0 0, L_0x562b8d304540;  alias, 1 drivers
v0x562b8cfea450_0 .net "a", 0 0, L_0x562b8d304060;  alias, 1 drivers
v0x562b8cfea540_0 .net "b", 0 0, L_0x562b8d304400;  alias, 1 drivers
v0x562b8cfea640_0 .net "cout", 0 0, L_0x562b8d304680;  alias, 1 drivers
S_0x562b8cfeadd0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cfeb020 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8cfeb100 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfeadd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d304e60 .functor OR 1, L_0x562b8d304bb0, L_0x562b8d304dd0, C4<0>, C4<0>;
v0x562b8cfebfc0_0 .net "S", 0 0, L_0x562b8d304c40;  1 drivers
v0x562b8cfec080_0 .net "a", 0 0, L_0x562b8d304fa0;  1 drivers
v0x562b8cfec150_0 .net "b", 0 0, L_0x562b8d3050d0;  1 drivers
v0x562b8cfec250_0 .net "cin", 0 0, L_0x562b8d304710;  alias, 1 drivers
v0x562b8cfec340_0 .net "cout", 0 0, L_0x562b8d304e60;  alias, 1 drivers
v0x562b8cfec430_0 .net "cout1", 0 0, L_0x562b8d304bb0;  1 drivers
v0x562b8cfec4d0_0 .net "cout2", 0 0, L_0x562b8d304dd0;  1 drivers
v0x562b8cfec570_0 .net "s1", 0 0, L_0x562b8d304b00;  1 drivers
S_0x562b8cfeb360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfeb100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d304b00 .functor XOR 1, L_0x562b8d304fa0, L_0x562b8d3050d0, C4<0>, C4<0>;
L_0x562b8d304bb0 .functor AND 1, L_0x562b8d304fa0, L_0x562b8d3050d0, C4<1>, C4<1>;
v0x562b8cfeb5d0_0 .net "S", 0 0, L_0x562b8d304b00;  alias, 1 drivers
v0x562b8cfeb6b0_0 .net "a", 0 0, L_0x562b8d304fa0;  alias, 1 drivers
v0x562b8cfeb770_0 .net "b", 0 0, L_0x562b8d3050d0;  alias, 1 drivers
v0x562b8cfeb840_0 .net "cout", 0 0, L_0x562b8d304bb0;  alias, 1 drivers
S_0x562b8cfeb9b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfeb100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d304c40 .functor XOR 1, L_0x562b8d304710, L_0x562b8d304b00, C4<0>, C4<0>;
L_0x562b8d304dd0 .functor AND 1, L_0x562b8d304710, L_0x562b8d304b00, C4<1>, C4<1>;
v0x562b8cfebc20_0 .net "S", 0 0, L_0x562b8d304c40;  alias, 1 drivers
v0x562b8cfebce0_0 .net "a", 0 0, L_0x562b8d304710;  alias, 1 drivers
v0x562b8cfebdd0_0 .net "b", 0 0, L_0x562b8d304b00;  alias, 1 drivers
v0x562b8cfebed0_0 .net "cout", 0 0, L_0x562b8d304dd0;  alias, 1 drivers
S_0x562b8cfec660 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cfec860 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8cfec940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfec660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d305510 .functor OR 1, L_0x562b8d3052b0, L_0x562b8d305480, C4<0>, C4<0>;
v0x562b8cfed830_0 .net "S", 0 0, L_0x562b8d305340;  1 drivers
v0x562b8cfed8f0_0 .net "a", 0 0, L_0x562b8d305650;  1 drivers
v0x562b8cfed9c0_0 .net "b", 0 0, L_0x562b8d305890;  1 drivers
v0x562b8cfedac0_0 .net "cin", 0 0, L_0x562b8d304e60;  alias, 1 drivers
v0x562b8cfedbb0_0 .net "cout", 0 0, L_0x562b8d305510;  alias, 1 drivers
v0x562b8cfedca0_0 .net "cout1", 0 0, L_0x562b8d3052b0;  1 drivers
v0x562b8cfedd40_0 .net "cout2", 0 0, L_0x562b8d305480;  1 drivers
v0x562b8cfedde0_0 .net "s1", 0 0, L_0x562b8d305200;  1 drivers
S_0x562b8cfecba0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfec940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d305200 .functor XOR 1, L_0x562b8d305650, L_0x562b8d305890, C4<0>, C4<0>;
L_0x562b8d3052b0 .functor AND 1, L_0x562b8d305650, L_0x562b8d305890, C4<1>, C4<1>;
v0x562b8cfece40_0 .net "S", 0 0, L_0x562b8d305200;  alias, 1 drivers
v0x562b8cfecf20_0 .net "a", 0 0, L_0x562b8d305650;  alias, 1 drivers
v0x562b8cfecfe0_0 .net "b", 0 0, L_0x562b8d305890;  alias, 1 drivers
v0x562b8cfed0b0_0 .net "cout", 0 0, L_0x562b8d3052b0;  alias, 1 drivers
S_0x562b8cfed220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfec940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d305340 .functor XOR 1, L_0x562b8d304e60, L_0x562b8d305200, C4<0>, C4<0>;
L_0x562b8d305480 .functor AND 1, L_0x562b8d304e60, L_0x562b8d305200, C4<1>, C4<1>;
v0x562b8cfed490_0 .net "S", 0 0, L_0x562b8d305340;  alias, 1 drivers
v0x562b8cfed550_0 .net "a", 0 0, L_0x562b8d304e60;  alias, 1 drivers
v0x562b8cfed640_0 .net "b", 0 0, L_0x562b8d305200;  alias, 1 drivers
v0x562b8cfed740_0 .net "cout", 0 0, L_0x562b8d305480;  alias, 1 drivers
S_0x562b8cfeded0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cfee0d0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8cfee1b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfeded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d305d80 .functor OR 1, L_0x562b8d305b60, L_0x562b8d305cf0, C4<0>, C4<0>;
v0x562b8cfef0a0_0 .net "S", 0 0, L_0x562b8d305bf0;  1 drivers
v0x562b8cfef160_0 .net "a", 0 0, L_0x562b8d305ec0;  1 drivers
v0x562b8cfef230_0 .net "b", 0 0, L_0x562b8d305ff0;  1 drivers
v0x562b8cfef330_0 .net "cin", 0 0, L_0x562b8d305510;  alias, 1 drivers
v0x562b8cfef420_0 .net "cout", 0 0, L_0x562b8d305d80;  alias, 1 drivers
v0x562b8cfef510_0 .net "cout1", 0 0, L_0x562b8d305b60;  1 drivers
v0x562b8cfef5b0_0 .net "cout2", 0 0, L_0x562b8d305cf0;  1 drivers
v0x562b8cfef650_0 .net "s1", 0 0, L_0x562b8d305ab0;  1 drivers
S_0x562b8cfee410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfee1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d305ab0 .functor XOR 1, L_0x562b8d305ec0, L_0x562b8d305ff0, C4<0>, C4<0>;
L_0x562b8d305b60 .functor AND 1, L_0x562b8d305ec0, L_0x562b8d305ff0, C4<1>, C4<1>;
v0x562b8cfee6b0_0 .net "S", 0 0, L_0x562b8d305ab0;  alias, 1 drivers
v0x562b8cfee790_0 .net "a", 0 0, L_0x562b8d305ec0;  alias, 1 drivers
v0x562b8cfee850_0 .net "b", 0 0, L_0x562b8d305ff0;  alias, 1 drivers
v0x562b8cfee920_0 .net "cout", 0 0, L_0x562b8d305b60;  alias, 1 drivers
S_0x562b8cfeea90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfee1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d305bf0 .functor XOR 1, L_0x562b8d305510, L_0x562b8d305ab0, C4<0>, C4<0>;
L_0x562b8d305cf0 .functor AND 1, L_0x562b8d305510, L_0x562b8d305ab0, C4<1>, C4<1>;
v0x562b8cfeed00_0 .net "S", 0 0, L_0x562b8d305bf0;  alias, 1 drivers
v0x562b8cfeedc0_0 .net "a", 0 0, L_0x562b8d305510;  alias, 1 drivers
v0x562b8cfeeeb0_0 .net "b", 0 0, L_0x562b8d305ab0;  alias, 1 drivers
v0x562b8cfeefb0_0 .net "cout", 0 0, L_0x562b8d305cf0;  alias, 1 drivers
S_0x562b8cfef740 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cfef940 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8cfefa20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfef740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d306410 .functor OR 1, L_0x562b8d306160, L_0x562b8d306380, C4<0>, C4<0>;
v0x562b8cff0910_0 .net "S", 0 0, L_0x562b8d3061f0;  1 drivers
v0x562b8cff09d0_0 .net "a", 0 0, L_0x562b8d306550;  1 drivers
v0x562b8cff0aa0_0 .net "b", 0 0, L_0x562b8d306680;  1 drivers
v0x562b8cff0ba0_0 .net "cin", 0 0, L_0x562b8d305d80;  alias, 1 drivers
v0x562b8cff0c90_0 .net "cout", 0 0, L_0x562b8d306410;  alias, 1 drivers
v0x562b8cff0d80_0 .net "cout1", 0 0, L_0x562b8d306160;  1 drivers
v0x562b8cff0e20_0 .net "cout2", 0 0, L_0x562b8d306380;  1 drivers
v0x562b8cff0ec0_0 .net "s1", 0 0, L_0x562b8d305a40;  1 drivers
S_0x562b8cfefc80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfefa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d305a40 .functor XOR 1, L_0x562b8d306550, L_0x562b8d306680, C4<0>, C4<0>;
L_0x562b8d306160 .functor AND 1, L_0x562b8d306550, L_0x562b8d306680, C4<1>, C4<1>;
v0x562b8cfeff20_0 .net "S", 0 0, L_0x562b8d305a40;  alias, 1 drivers
v0x562b8cff0000_0 .net "a", 0 0, L_0x562b8d306550;  alias, 1 drivers
v0x562b8cff00c0_0 .net "b", 0 0, L_0x562b8d306680;  alias, 1 drivers
v0x562b8cff0190_0 .net "cout", 0 0, L_0x562b8d306160;  alias, 1 drivers
S_0x562b8cff0300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfefa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3061f0 .functor XOR 1, L_0x562b8d305d80, L_0x562b8d305a40, C4<0>, C4<0>;
L_0x562b8d306380 .functor AND 1, L_0x562b8d305d80, L_0x562b8d305a40, C4<1>, C4<1>;
v0x562b8cff0570_0 .net "S", 0 0, L_0x562b8d3061f0;  alias, 1 drivers
v0x562b8cff0630_0 .net "a", 0 0, L_0x562b8d305d80;  alias, 1 drivers
v0x562b8cff0720_0 .net "b", 0 0, L_0x562b8d305a40;  alias, 1 drivers
v0x562b8cff0820_0 .net "cout", 0 0, L_0x562b8d306380;  alias, 1 drivers
S_0x562b8cff0fb0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cfeafd0 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8cff1240 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cff0fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d306ba0 .functor OR 1, L_0x562b8d3068f0, L_0x562b8d306b10, C4<0>, C4<0>;
v0x562b8cff2130_0 .net "S", 0 0, L_0x562b8d306980;  1 drivers
v0x562b8cff21f0_0 .net "a", 0 0, L_0x562b8d306ce0;  1 drivers
v0x562b8cff22c0_0 .net "b", 0 0, L_0x562b8d306e10;  1 drivers
v0x562b8cff23c0_0 .net "cin", 0 0, L_0x562b8d306410;  alias, 1 drivers
v0x562b8cff24b0_0 .net "cout", 0 0, L_0x562b8d306ba0;  alias, 1 drivers
v0x562b8cff25a0_0 .net "cout1", 0 0, L_0x562b8d3068f0;  1 drivers
v0x562b8cff2640_0 .net "cout2", 0 0, L_0x562b8d306b10;  1 drivers
v0x562b8cff26e0_0 .net "s1", 0 0, L_0x562b8d306840;  1 drivers
S_0x562b8cff14a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cff1240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d306840 .functor XOR 1, L_0x562b8d306ce0, L_0x562b8d306e10, C4<0>, C4<0>;
L_0x562b8d3068f0 .functor AND 1, L_0x562b8d306ce0, L_0x562b8d306e10, C4<1>, C4<1>;
v0x562b8cff1740_0 .net "S", 0 0, L_0x562b8d306840;  alias, 1 drivers
v0x562b8cff1820_0 .net "a", 0 0, L_0x562b8d306ce0;  alias, 1 drivers
v0x562b8cff18e0_0 .net "b", 0 0, L_0x562b8d306e10;  alias, 1 drivers
v0x562b8cff19b0_0 .net "cout", 0 0, L_0x562b8d3068f0;  alias, 1 drivers
S_0x562b8cff1b20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cff1240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d306980 .functor XOR 1, L_0x562b8d306410, L_0x562b8d306840, C4<0>, C4<0>;
L_0x562b8d306b10 .functor AND 1, L_0x562b8d306410, L_0x562b8d306840, C4<1>, C4<1>;
v0x562b8cff1d90_0 .net "S", 0 0, L_0x562b8d306980;  alias, 1 drivers
v0x562b8cff1e50_0 .net "a", 0 0, L_0x562b8d306410;  alias, 1 drivers
v0x562b8cff1f40_0 .net "b", 0 0, L_0x562b8d306840;  alias, 1 drivers
v0x562b8cff2040_0 .net "cout", 0 0, L_0x562b8d306b10;  alias, 1 drivers
S_0x562b8cff27d0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cff29d0 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8cff2ab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cff27d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3072b0 .functor OR 1, L_0x562b8d307090, L_0x562b8d307220, C4<0>, C4<0>;
v0x562b8cff39a0_0 .net "S", 0 0, L_0x562b8d307120;  1 drivers
v0x562b8cff3a60_0 .net "a", 0 0, L_0x562b8d3073f0;  1 drivers
v0x562b8cff3b30_0 .net "b", 0 0, L_0x562b8d307520;  1 drivers
v0x562b8cff3c30_0 .net "cin", 0 0, L_0x562b8d306ba0;  alias, 1 drivers
v0x562b8cff3d20_0 .net "cout", 0 0, L_0x562b8d3072b0;  alias, 1 drivers
v0x562b8cff3e10_0 .net "cout1", 0 0, L_0x562b8d307090;  1 drivers
v0x562b8cff3eb0_0 .net "cout2", 0 0, L_0x562b8d307220;  1 drivers
v0x562b8cff3f50_0 .net "s1", 0 0, L_0x562b8d306fe0;  1 drivers
S_0x562b8cff2d10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cff2ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d306fe0 .functor XOR 1, L_0x562b8d3073f0, L_0x562b8d307520, C4<0>, C4<0>;
L_0x562b8d307090 .functor AND 1, L_0x562b8d3073f0, L_0x562b8d307520, C4<1>, C4<1>;
v0x562b8cff2fb0_0 .net "S", 0 0, L_0x562b8d306fe0;  alias, 1 drivers
v0x562b8cff3090_0 .net "a", 0 0, L_0x562b8d3073f0;  alias, 1 drivers
v0x562b8cff3150_0 .net "b", 0 0, L_0x562b8d307520;  alias, 1 drivers
v0x562b8cff3220_0 .net "cout", 0 0, L_0x562b8d307090;  alias, 1 drivers
S_0x562b8cff3390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cff2ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d307120 .functor XOR 1, L_0x562b8d306ba0, L_0x562b8d306fe0, C4<0>, C4<0>;
L_0x562b8d307220 .functor AND 1, L_0x562b8d306ba0, L_0x562b8d306fe0, C4<1>, C4<1>;
v0x562b8cff3600_0 .net "S", 0 0, L_0x562b8d307120;  alias, 1 drivers
v0x562b8cff36c0_0 .net "a", 0 0, L_0x562b8d306ba0;  alias, 1 drivers
v0x562b8cff37b0_0 .net "b", 0 0, L_0x562b8d306fe0;  alias, 1 drivers
v0x562b8cff38b0_0 .net "cout", 0 0, L_0x562b8d307220;  alias, 1 drivers
S_0x562b8cff4040 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cff4240 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8cff4320 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cff4040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d307a60 .functor OR 1, L_0x562b8d3077b0, L_0x562b8d3079d0, C4<0>, C4<0>;
v0x562b8cff5210_0 .net "S", 0 0, L_0x562b8d307840;  1 drivers
v0x562b8cff52d0_0 .net "a", 0 0, L_0x562b8d306f40;  1 drivers
v0x562b8cff53a0_0 .net "b", 0 0, L_0x562b8d307c30;  1 drivers
v0x562b8cff54a0_0 .net "cin", 0 0, L_0x562b8d3072b0;  alias, 1 drivers
v0x562b8cff5590_0 .net "cout", 0 0, L_0x562b8d307a60;  alias, 1 drivers
v0x562b8cff5680_0 .net "cout1", 0 0, L_0x562b8d3077b0;  1 drivers
v0x562b8cff5720_0 .net "cout2", 0 0, L_0x562b8d3079d0;  1 drivers
v0x562b8cff57c0_0 .net "s1", 0 0, L_0x562b8d307700;  1 drivers
S_0x562b8cff4580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cff4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d307700 .functor XOR 1, L_0x562b8d306f40, L_0x562b8d307c30, C4<0>, C4<0>;
L_0x562b8d3077b0 .functor AND 1, L_0x562b8d306f40, L_0x562b8d307c30, C4<1>, C4<1>;
v0x562b8cff4820_0 .net "S", 0 0, L_0x562b8d307700;  alias, 1 drivers
v0x562b8cff4900_0 .net "a", 0 0, L_0x562b8d306f40;  alias, 1 drivers
v0x562b8cff49c0_0 .net "b", 0 0, L_0x562b8d307c30;  alias, 1 drivers
v0x562b8cff4a90_0 .net "cout", 0 0, L_0x562b8d3077b0;  alias, 1 drivers
S_0x562b8cff4c00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cff4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d307840 .functor XOR 1, L_0x562b8d3072b0, L_0x562b8d307700, C4<0>, C4<0>;
L_0x562b8d3079d0 .functor AND 1, L_0x562b8d3072b0, L_0x562b8d307700, C4<1>, C4<1>;
v0x562b8cff4e70_0 .net "S", 0 0, L_0x562b8d307840;  alias, 1 drivers
v0x562b8cff4f30_0 .net "a", 0 0, L_0x562b8d3072b0;  alias, 1 drivers
v0x562b8cff5020_0 .net "b", 0 0, L_0x562b8d307700;  alias, 1 drivers
v0x562b8cff5120_0 .net "cout", 0 0, L_0x562b8d3079d0;  alias, 1 drivers
S_0x562b8cff58b0 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cff5ab0 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8cff5b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cff58b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d308180 .functor OR 1, L_0x562b8d307ed0, L_0x562b8d3080f0, C4<0>, C4<0>;
v0x562b8cff6a80_0 .net "S", 0 0, L_0x562b8d307f60;  1 drivers
v0x562b8cff6b40_0 .net "a", 0 0, L_0x562b8d3082c0;  1 drivers
v0x562b8cff6c10_0 .net "b", 0 0, L_0x562b8d3083f0;  1 drivers
v0x562b8cff6d10_0 .net "cin", 0 0, L_0x562b8d307a60;  alias, 1 drivers
v0x562b8cff6e00_0 .net "cout", 0 0, L_0x562b8d308180;  alias, 1 drivers
v0x562b8cff6ef0_0 .net "cout1", 0 0, L_0x562b8d307ed0;  1 drivers
v0x562b8cff6f90_0 .net "cout2", 0 0, L_0x562b8d3080f0;  1 drivers
v0x562b8cff7030_0 .net "s1", 0 0, L_0x562b8d307e20;  1 drivers
S_0x562b8cff5df0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cff5b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d307e20 .functor XOR 1, L_0x562b8d3082c0, L_0x562b8d3083f0, C4<0>, C4<0>;
L_0x562b8d307ed0 .functor AND 1, L_0x562b8d3082c0, L_0x562b8d3083f0, C4<1>, C4<1>;
v0x562b8cff6090_0 .net "S", 0 0, L_0x562b8d307e20;  alias, 1 drivers
v0x562b8cff6170_0 .net "a", 0 0, L_0x562b8d3082c0;  alias, 1 drivers
v0x562b8cff6230_0 .net "b", 0 0, L_0x562b8d3083f0;  alias, 1 drivers
v0x562b8cff6300_0 .net "cout", 0 0, L_0x562b8d307ed0;  alias, 1 drivers
S_0x562b8cff6470 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cff5b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d307f60 .functor XOR 1, L_0x562b8d307a60, L_0x562b8d307e20, C4<0>, C4<0>;
L_0x562b8d3080f0 .functor AND 1, L_0x562b8d307a60, L_0x562b8d307e20, C4<1>, C4<1>;
v0x562b8cff66e0_0 .net "S", 0 0, L_0x562b8d307f60;  alias, 1 drivers
v0x562b8cff67a0_0 .net "a", 0 0, L_0x562b8d307a60;  alias, 1 drivers
v0x562b8cff6890_0 .net "b", 0 0, L_0x562b8d307e20;  alias, 1 drivers
v0x562b8cff6990_0 .net "cout", 0 0, L_0x562b8d3080f0;  alias, 1 drivers
S_0x562b8cff7120 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cff7320 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8cff7400 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cff7120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3088a0 .functor OR 1, L_0x562b8d3085f0, L_0x562b8d308810, C4<0>, C4<0>;
v0x562b8cff82f0_0 .net "S", 0 0, L_0x562b8d308680;  1 drivers
v0x562b8cff83b0_0 .net "a", 0 0, L_0x562b8d3089e0;  1 drivers
v0x562b8cff8480_0 .net "b", 0 0, L_0x562b8d308b10;  1 drivers
v0x562b8cff8580_0 .net "cin", 0 0, L_0x562b8d308180;  alias, 1 drivers
v0x562b8cff8670_0 .net "cout", 0 0, L_0x562b8d3088a0;  alias, 1 drivers
v0x562b8cff8760_0 .net "cout1", 0 0, L_0x562b8d3085f0;  1 drivers
v0x562b8cff8800_0 .net "cout2", 0 0, L_0x562b8d308810;  1 drivers
v0x562b8cff88a0_0 .net "s1", 0 0, L_0x562b8d307d60;  1 drivers
S_0x562b8cff7660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cff7400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d307d60 .functor XOR 1, L_0x562b8d3089e0, L_0x562b8d308b10, C4<0>, C4<0>;
L_0x562b8d3085f0 .functor AND 1, L_0x562b8d3089e0, L_0x562b8d308b10, C4<1>, C4<1>;
v0x562b8cff7900_0 .net "S", 0 0, L_0x562b8d307d60;  alias, 1 drivers
v0x562b8cff79e0_0 .net "a", 0 0, L_0x562b8d3089e0;  alias, 1 drivers
v0x562b8cff7aa0_0 .net "b", 0 0, L_0x562b8d308b10;  alias, 1 drivers
v0x562b8cff7b70_0 .net "cout", 0 0, L_0x562b8d3085f0;  alias, 1 drivers
S_0x562b8cff7ce0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cff7400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d308680 .functor XOR 1, L_0x562b8d308180, L_0x562b8d307d60, C4<0>, C4<0>;
L_0x562b8d308810 .functor AND 1, L_0x562b8d308180, L_0x562b8d307d60, C4<1>, C4<1>;
v0x562b8cff7f50_0 .net "S", 0 0, L_0x562b8d308680;  alias, 1 drivers
v0x562b8cff8010_0 .net "a", 0 0, L_0x562b8d308180;  alias, 1 drivers
v0x562b8cff8100_0 .net "b", 0 0, L_0x562b8d307d60;  alias, 1 drivers
v0x562b8cff8200_0 .net "cout", 0 0, L_0x562b8d308810;  alias, 1 drivers
S_0x562b8cff8990 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cff8b90 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8cff8c70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cff8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d308ff0 .functor OR 1, L_0x562b8d308dd0, L_0x562b8d2fa270, C4<0>, C4<0>;
v0x562b8cff9b60_0 .net "S", 0 0, L_0x562b8d308e60;  1 drivers
v0x562b8cff9c20_0 .net "a", 0 0, L_0x562b8d3090f0;  1 drivers
v0x562b8cff9cf0_0 .net "b", 0 0, L_0x562b8d309430;  1 drivers
v0x562b8cff9df0_0 .net "cin", 0 0, L_0x562b8d3088a0;  alias, 1 drivers
v0x562b8cff9ee0_0 .net "cout", 0 0, L_0x562b8d308ff0;  alias, 1 drivers
v0x562b8cff9fd0_0 .net "cout1", 0 0, L_0x562b8d308dd0;  1 drivers
v0x562b8cffa070_0 .net "cout2", 0 0, L_0x562b8d2fa270;  1 drivers
v0x562b8cffa110_0 .net "s1", 0 0, L_0x562b8d308d20;  1 drivers
S_0x562b8cff8ed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cff8c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d308d20 .functor XOR 1, L_0x562b8d3090f0, L_0x562b8d309430, C4<0>, C4<0>;
L_0x562b8d308dd0 .functor AND 1, L_0x562b8d3090f0, L_0x562b8d309430, C4<1>, C4<1>;
v0x562b8cff9170_0 .net "S", 0 0, L_0x562b8d308d20;  alias, 1 drivers
v0x562b8cff9250_0 .net "a", 0 0, L_0x562b8d3090f0;  alias, 1 drivers
v0x562b8cff9310_0 .net "b", 0 0, L_0x562b8d309430;  alias, 1 drivers
v0x562b8cff93e0_0 .net "cout", 0 0, L_0x562b8d308dd0;  alias, 1 drivers
S_0x562b8cff9550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cff8c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d308e60 .functor XOR 1, L_0x562b8d3088a0, L_0x562b8d308d20, C4<0>, C4<0>;
L_0x562b8d2fa270 .functor AND 1, L_0x562b8d3088a0, L_0x562b8d308d20, C4<1>, C4<1>;
v0x562b8cff97c0_0 .net "S", 0 0, L_0x562b8d308e60;  alias, 1 drivers
v0x562b8cff9880_0 .net "a", 0 0, L_0x562b8d3088a0;  alias, 1 drivers
v0x562b8cff9970_0 .net "b", 0 0, L_0x562b8d308d20;  alias, 1 drivers
v0x562b8cff9a70_0 .net "cout", 0 0, L_0x562b8d2fa270;  alias, 1 drivers
S_0x562b8cffa200 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cffa400 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8cffa4e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cffa200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d309ab0 .functor OR 1, L_0x562b8d3098d0, L_0x562b8d309a40, C4<0>, C4<0>;
v0x562b8cffb3d0_0 .net "S", 0 0, L_0x562b8d309940;  1 drivers
v0x562b8cffb490_0 .net "a", 0 0, L_0x562b8d309bb0;  1 drivers
v0x562b8cffb560_0 .net "b", 0 0, L_0x562b8d309ce0;  1 drivers
v0x562b8cffb660_0 .net "cin", 0 0, L_0x562b8d308ff0;  alias, 1 drivers
v0x562b8cffb750_0 .net "cout", 0 0, L_0x562b8d309ab0;  alias, 1 drivers
v0x562b8cffb840_0 .net "cout1", 0 0, L_0x562b8d3098d0;  1 drivers
v0x562b8cffb8e0_0 .net "cout2", 0 0, L_0x562b8d309a40;  1 drivers
v0x562b8cffb980_0 .net "s1", 0 0, L_0x562b8d309860;  1 drivers
S_0x562b8cffa740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cffa4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d309860 .functor XOR 1, L_0x562b8d309bb0, L_0x562b8d309ce0, C4<0>, C4<0>;
L_0x562b8d3098d0 .functor AND 1, L_0x562b8d309bb0, L_0x562b8d309ce0, C4<1>, C4<1>;
v0x562b8cffa9e0_0 .net "S", 0 0, L_0x562b8d309860;  alias, 1 drivers
v0x562b8cffaac0_0 .net "a", 0 0, L_0x562b8d309bb0;  alias, 1 drivers
v0x562b8cffab80_0 .net "b", 0 0, L_0x562b8d309ce0;  alias, 1 drivers
v0x562b8cffac50_0 .net "cout", 0 0, L_0x562b8d3098d0;  alias, 1 drivers
S_0x562b8cffadc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cffa4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d309940 .functor XOR 1, L_0x562b8d308ff0, L_0x562b8d309860, C4<0>, C4<0>;
L_0x562b8d309a40 .functor AND 1, L_0x562b8d308ff0, L_0x562b8d309860, C4<1>, C4<1>;
v0x562b8cffb030_0 .net "S", 0 0, L_0x562b8d309940;  alias, 1 drivers
v0x562b8cffb0f0_0 .net "a", 0 0, L_0x562b8d308ff0;  alias, 1 drivers
v0x562b8cffb1e0_0 .net "b", 0 0, L_0x562b8d309860;  alias, 1 drivers
v0x562b8cffb2e0_0 .net "cout", 0 0, L_0x562b8d309a40;  alias, 1 drivers
S_0x562b8cffba70 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8cfe4880;
 .timescale 0 0;
P_0x562b8cffbc70 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8cffbd50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cffba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30a160 .functor OR 1, L_0x562b8d309f80, L_0x562b8d30a0f0, C4<0>, C4<0>;
v0x562b8cffcc40_0 .net "S", 0 0, L_0x562b8d309ff0;  1 drivers
v0x562b8cffcd00_0 .net "a", 0 0, L_0x562b8d30a1d0;  1 drivers
v0x562b8cffcdd0_0 .net "b", 0 0, L_0x562b8d30a300;  1 drivers
v0x562b8cffced0_0 .net "cin", 0 0, L_0x562b8d309ab0;  alias, 1 drivers
v0x562b8cffcfc0_0 .net "cout", 0 0, L_0x562b8d30a160;  alias, 1 drivers
v0x562b8cffd0b0_0 .net "cout1", 0 0, L_0x562b8d309f80;  1 drivers
v0x562b8cffd150_0 .net "cout2", 0 0, L_0x562b8d30a0f0;  1 drivers
v0x562b8cffd1f0_0 .net "s1", 0 0, L_0x562b8d309f10;  1 drivers
S_0x562b8cffbfb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cffbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d309f10 .functor XOR 1, L_0x562b8d30a1d0, L_0x562b8d30a300, C4<0>, C4<0>;
L_0x562b8d309f80 .functor AND 1, L_0x562b8d30a1d0, L_0x562b8d30a300, C4<1>, C4<1>;
v0x562b8cffc250_0 .net "S", 0 0, L_0x562b8d309f10;  alias, 1 drivers
v0x562b8cffc330_0 .net "a", 0 0, L_0x562b8d30a1d0;  alias, 1 drivers
v0x562b8cffc3f0_0 .net "b", 0 0, L_0x562b8d30a300;  alias, 1 drivers
v0x562b8cffc4c0_0 .net "cout", 0 0, L_0x562b8d309f80;  alias, 1 drivers
S_0x562b8cffc630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cffbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d309ff0 .functor XOR 1, L_0x562b8d309ab0, L_0x562b8d309f10, C4<0>, C4<0>;
L_0x562b8d30a0f0 .functor AND 1, L_0x562b8d309ab0, L_0x562b8d309f10, C4<1>, C4<1>;
v0x562b8cffc8a0_0 .net "S", 0 0, L_0x562b8d309ff0;  alias, 1 drivers
v0x562b8cffc960_0 .net "a", 0 0, L_0x562b8d309ab0;  alias, 1 drivers
v0x562b8cffca50_0 .net "b", 0 0, L_0x562b8d309f10;  alias, 1 drivers
v0x562b8cffcb50_0 .net "cout", 0 0, L_0x562b8d30a0f0;  alias, 1 drivers
S_0x562b8cffd950 .scope module, "ins69" "twos_compliment" 3 132, 3 60 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i";
    .port_info 1 /OUTPUT 8 "o";
P_0x562b8cef95c0 .param/l "N" 0 3 60, +C4<00000000000000000000000000001000>;
L_0x562b8d2f6f00 .functor NOT 8, L_0x562b8d2f6dc0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x562b8d00aab0_0 .net "cout", 0 0, L_0x562b8d2fac10;  1 drivers
v0x562b8d00ab70_0 .net "i", 7 0, L_0x562b8d2f6dc0;  alias, 1 drivers
v0x562b8d00ac40_0 .net "o", 7 0, L_0x562b8d2faae0;  alias, 1 drivers
v0x562b8d00ad40_0 .net "temp2", 7 0, L_0x562b8d2f6f00;  1 drivers
S_0x562b8cffdd00 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8cffd950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8cffdf00 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f38f70e5970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d2fab80 .functor BUFZ 1, L_0x7f38f70e5970, C4<0>, C4<0>, C4<0>;
L_0x562b8d2fac10 .functor BUFZ 1, L_0x562b8d2fa5e0, C4<0>, C4<0>, C4<0>;
v0x562b8d00a480_0 .net "S", 7 0, L_0x562b8d2faae0;  alias, 1 drivers
v0x562b8d00a580_0 .net "a", 7 0, L_0x562b8d2f6f00;  alias, 1 drivers
L_0x7f38f70e5928 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562b8d00a660_0 .net "b", 7 0, L_0x7f38f70e5928;  1 drivers
v0x562b8d00a720 .array "carry", 0 8;
v0x562b8d00a720_0 .net v0x562b8d00a720 0, 0 0, L_0x562b8d2fab80; 1 drivers
v0x562b8d00a720_1 .net v0x562b8d00a720 1, 0 0, L_0x562b8d2f7380; 1 drivers
v0x562b8d00a720_2 .net v0x562b8d00a720 2, 0 0, L_0x562b8d2f7a30; 1 drivers
v0x562b8d00a720_3 .net v0x562b8d00a720 3, 0 0, L_0x562b8d2f81a0; 1 drivers
v0x562b8d00a720_4 .net v0x562b8d00a720 4, 0 0, L_0x562b8d2f88a0; 1 drivers
v0x562b8d00a720_5 .net v0x562b8d00a720 5, 0 0, L_0x562b8d2f9030; 1 drivers
v0x562b8d00a720_6 .net v0x562b8d00a720 6, 0 0, L_0x562b8d2f96e0; 1 drivers
v0x562b8d00a720_7 .net v0x562b8d00a720 7, 0 0, L_0x562b8d2f9ed0; 1 drivers
v0x562b8d00a720_8 .net v0x562b8d00a720 8, 0 0, L_0x562b8d2fa5e0; 1 drivers
v0x562b8d00a860_0 .net "cin", 0 0, L_0x7f38f70e5970;  1 drivers
v0x562b8d00a950_0 .net "cout", 0 0, L_0x562b8d2fac10;  alias, 1 drivers
L_0x562b8d2f74c0 .part L_0x562b8d2f6f00, 0, 1;
L_0x562b8d2f7610 .part L_0x7f38f70e5928, 0, 1;
L_0x562b8d2f7b70 .part L_0x562b8d2f6f00, 1, 1;
L_0x562b8d2f7d30 .part L_0x7f38f70e5928, 1, 1;
L_0x562b8d2f82e0 .part L_0x562b8d2f6f00, 2, 1;
L_0x562b8d2f8410 .part L_0x7f38f70e5928, 2, 1;
L_0x562b8d2f89e0 .part L_0x562b8d2f6f00, 3, 1;
L_0x562b8d2f8b10 .part L_0x7f38f70e5928, 3, 1;
L_0x562b8d2f9170 .part L_0x562b8d2f6f00, 4, 1;
L_0x562b8d2f92a0 .part L_0x7f38f70e5928, 4, 1;
L_0x562b8d2f9820 .part L_0x562b8d2f6f00, 5, 1;
L_0x562b8d2f9a60 .part L_0x7f38f70e5928, 5, 1;
L_0x562b8d2fa010 .part L_0x562b8d2f6f00, 6, 1;
L_0x562b8d2fa140 .part L_0x7f38f70e5928, 6, 1;
L_0x562b8d2fa6e0 .part L_0x562b8d2f6f00, 7, 1;
L_0x562b8d2fa810 .part L_0x7f38f70e5928, 7, 1;
LS_0x562b8d2faae0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d2f7160, L_0x562b8d2f7860, L_0x562b8d2f7f80, L_0x562b8d2f8680;
LS_0x562b8d2faae0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d2f8e60, L_0x562b8d2f9510, L_0x562b8d2f9cb0, L_0x562b8d2fa3c0;
L_0x562b8d2faae0 .concat8 [ 4 4 0 0], LS_0x562b8d2faae0_0_0, LS_0x562b8d2faae0_0_4;
S_0x562b8cffe080 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8cffdd00;
 .timescale 0 0;
P_0x562b8cffe2a0 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8cffe380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cffe080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f7380 .functor OR 1, L_0x562b8d2f7080, L_0x562b8d2f7260, C4<0>, C4<0>;
v0x562b8cfff2b0_0 .net "S", 0 0, L_0x562b8d2f7160;  1 drivers
v0x562b8cfff370_0 .net "a", 0 0, L_0x562b8d2f74c0;  1 drivers
v0x562b8cfff440_0 .net "b", 0 0, L_0x562b8d2f7610;  1 drivers
v0x562b8cfff540_0 .net "cin", 0 0, L_0x562b8d2fab80;  alias, 1 drivers
v0x562b8cfff610_0 .net "cout", 0 0, L_0x562b8d2f7380;  alias, 1 drivers
v0x562b8cfff700_0 .net "cout1", 0 0, L_0x562b8d2f7080;  1 drivers
v0x562b8cfff7a0_0 .net "cout2", 0 0, L_0x562b8d2f7260;  1 drivers
v0x562b8cfff870_0 .net "s1", 0 0, L_0x562b8d2f6fc0;  1 drivers
S_0x562b8cffe610 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cffe380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f6fc0 .functor XOR 1, L_0x562b8d2f74c0, L_0x562b8d2f7610, C4<0>, C4<0>;
L_0x562b8d2f7080 .functor AND 1, L_0x562b8d2f74c0, L_0x562b8d2f7610, C4<1>, C4<1>;
v0x562b8cffe8b0_0 .net "S", 0 0, L_0x562b8d2f6fc0;  alias, 1 drivers
v0x562b8cffe990_0 .net "a", 0 0, L_0x562b8d2f74c0;  alias, 1 drivers
v0x562b8cffea50_0 .net "b", 0 0, L_0x562b8d2f7610;  alias, 1 drivers
v0x562b8cffeb20_0 .net "cout", 0 0, L_0x562b8d2f7080;  alias, 1 drivers
S_0x562b8cffec90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cffe380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f7160 .functor XOR 1, L_0x562b8d2fab80, L_0x562b8d2f6fc0, C4<0>, C4<0>;
L_0x562b8d2f7260 .functor AND 1, L_0x562b8d2fab80, L_0x562b8d2f6fc0, C4<1>, C4<1>;
v0x562b8cffef00_0 .net "S", 0 0, L_0x562b8d2f7160;  alias, 1 drivers
v0x562b8cffefc0_0 .net "a", 0 0, L_0x562b8d2fab80;  alias, 1 drivers
v0x562b8cfff080_0 .net "b", 0 0, L_0x562b8d2f6fc0;  alias, 1 drivers
v0x562b8cfff180_0 .net "cout", 0 0, L_0x562b8d2f7260;  alias, 1 drivers
S_0x562b8cfff960 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8cffdd00;
 .timescale 0 0;
P_0x562b8cfffb60 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8cfffc20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8cfff960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f7a30 .functor OR 1, L_0x562b8d2f77d0, L_0x562b8d2f79a0, C4<0>, C4<0>;
v0x562b8d000b10_0 .net "S", 0 0, L_0x562b8d2f7860;  1 drivers
v0x562b8d000bd0_0 .net "a", 0 0, L_0x562b8d2f7b70;  1 drivers
v0x562b8d000ca0_0 .net "b", 0 0, L_0x562b8d2f7d30;  1 drivers
v0x562b8d000da0_0 .net "cin", 0 0, L_0x562b8d2f7380;  alias, 1 drivers
v0x562b8d000e90_0 .net "cout", 0 0, L_0x562b8d2f7a30;  alias, 1 drivers
v0x562b8d000f80_0 .net "cout1", 0 0, L_0x562b8d2f77d0;  1 drivers
v0x562b8d001020_0 .net "cout2", 0 0, L_0x562b8d2f79a0;  1 drivers
v0x562b8d0010c0_0 .net "s1", 0 0, L_0x562b8d2f7740;  1 drivers
S_0x562b8cfffe80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8cfffc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f7740 .functor XOR 1, L_0x562b8d2f7b70, L_0x562b8d2f7d30, C4<0>, C4<0>;
L_0x562b8d2f77d0 .functor AND 1, L_0x562b8d2f7b70, L_0x562b8d2f7d30, C4<1>, C4<1>;
v0x562b8d000120_0 .net "S", 0 0, L_0x562b8d2f7740;  alias, 1 drivers
v0x562b8d000200_0 .net "a", 0 0, L_0x562b8d2f7b70;  alias, 1 drivers
v0x562b8d0002c0_0 .net "b", 0 0, L_0x562b8d2f7d30;  alias, 1 drivers
v0x562b8d000390_0 .net "cout", 0 0, L_0x562b8d2f77d0;  alias, 1 drivers
S_0x562b8d000500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8cfffc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f7860 .functor XOR 1, L_0x562b8d2f7380, L_0x562b8d2f7740, C4<0>, C4<0>;
L_0x562b8d2f79a0 .functor AND 1, L_0x562b8d2f7380, L_0x562b8d2f7740, C4<1>, C4<1>;
v0x562b8d000770_0 .net "S", 0 0, L_0x562b8d2f7860;  alias, 1 drivers
v0x562b8d000830_0 .net "a", 0 0, L_0x562b8d2f7380;  alias, 1 drivers
v0x562b8d000920_0 .net "b", 0 0, L_0x562b8d2f7740;  alias, 1 drivers
v0x562b8d000a20_0 .net "cout", 0 0, L_0x562b8d2f79a0;  alias, 1 drivers
S_0x562b8d0011b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8cffdd00;
 .timescale 0 0;
P_0x562b8d0013b0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8d001470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0011b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f81a0 .functor OR 1, L_0x562b8d2f7ef0, L_0x562b8d2f8110, C4<0>, C4<0>;
v0x562b8d002390_0 .net "S", 0 0, L_0x562b8d2f7f80;  1 drivers
v0x562b8d002450_0 .net "a", 0 0, L_0x562b8d2f82e0;  1 drivers
v0x562b8d002520_0 .net "b", 0 0, L_0x562b8d2f8410;  1 drivers
v0x562b8d002620_0 .net "cin", 0 0, L_0x562b8d2f7a30;  alias, 1 drivers
v0x562b8d002710_0 .net "cout", 0 0, L_0x562b8d2f81a0;  alias, 1 drivers
v0x562b8d002800_0 .net "cout1", 0 0, L_0x562b8d2f7ef0;  1 drivers
v0x562b8d0028a0_0 .net "cout2", 0 0, L_0x562b8d2f8110;  1 drivers
v0x562b8d002940_0 .net "s1", 0 0, L_0x562b8d2f7e60;  1 drivers
S_0x562b8d001700 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d001470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f7e60 .functor XOR 1, L_0x562b8d2f82e0, L_0x562b8d2f8410, C4<0>, C4<0>;
L_0x562b8d2f7ef0 .functor AND 1, L_0x562b8d2f82e0, L_0x562b8d2f8410, C4<1>, C4<1>;
v0x562b8d0019a0_0 .net "S", 0 0, L_0x562b8d2f7e60;  alias, 1 drivers
v0x562b8d001a80_0 .net "a", 0 0, L_0x562b8d2f82e0;  alias, 1 drivers
v0x562b8d001b40_0 .net "b", 0 0, L_0x562b8d2f8410;  alias, 1 drivers
v0x562b8d001c10_0 .net "cout", 0 0, L_0x562b8d2f7ef0;  alias, 1 drivers
S_0x562b8d001d80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d001470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f7f80 .functor XOR 1, L_0x562b8d2f7a30, L_0x562b8d2f7e60, C4<0>, C4<0>;
L_0x562b8d2f8110 .functor AND 1, L_0x562b8d2f7a30, L_0x562b8d2f7e60, C4<1>, C4<1>;
v0x562b8d001ff0_0 .net "S", 0 0, L_0x562b8d2f7f80;  alias, 1 drivers
v0x562b8d0020b0_0 .net "a", 0 0, L_0x562b8d2f7a30;  alias, 1 drivers
v0x562b8d0021a0_0 .net "b", 0 0, L_0x562b8d2f7e60;  alias, 1 drivers
v0x562b8d0022a0_0 .net "cout", 0 0, L_0x562b8d2f8110;  alias, 1 drivers
S_0x562b8d002a30 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8cffdd00;
 .timescale 0 0;
P_0x562b8d002c30 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8d002d10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d002a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f88a0 .functor OR 1, L_0x562b8d2f85f0, L_0x562b8d2f8810, C4<0>, C4<0>;
v0x562b8d003c00_0 .net "S", 0 0, L_0x562b8d2f8680;  1 drivers
v0x562b8d003cc0_0 .net "a", 0 0, L_0x562b8d2f89e0;  1 drivers
v0x562b8d003d90_0 .net "b", 0 0, L_0x562b8d2f8b10;  1 drivers
v0x562b8d003e90_0 .net "cin", 0 0, L_0x562b8d2f81a0;  alias, 1 drivers
v0x562b8d003f80_0 .net "cout", 0 0, L_0x562b8d2f88a0;  alias, 1 drivers
v0x562b8d004070_0 .net "cout1", 0 0, L_0x562b8d2f85f0;  1 drivers
v0x562b8d004110_0 .net "cout2", 0 0, L_0x562b8d2f8810;  1 drivers
v0x562b8d0041b0_0 .net "s1", 0 0, L_0x562b8d2f8540;  1 drivers
S_0x562b8d002f70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d002d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f8540 .functor XOR 1, L_0x562b8d2f89e0, L_0x562b8d2f8b10, C4<0>, C4<0>;
L_0x562b8d2f85f0 .functor AND 1, L_0x562b8d2f89e0, L_0x562b8d2f8b10, C4<1>, C4<1>;
v0x562b8d003210_0 .net "S", 0 0, L_0x562b8d2f8540;  alias, 1 drivers
v0x562b8d0032f0_0 .net "a", 0 0, L_0x562b8d2f89e0;  alias, 1 drivers
v0x562b8d0033b0_0 .net "b", 0 0, L_0x562b8d2f8b10;  alias, 1 drivers
v0x562b8d003480_0 .net "cout", 0 0, L_0x562b8d2f85f0;  alias, 1 drivers
S_0x562b8d0035f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d002d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f8680 .functor XOR 1, L_0x562b8d2f81a0, L_0x562b8d2f8540, C4<0>, C4<0>;
L_0x562b8d2f8810 .functor AND 1, L_0x562b8d2f81a0, L_0x562b8d2f8540, C4<1>, C4<1>;
v0x562b8d003860_0 .net "S", 0 0, L_0x562b8d2f8680;  alias, 1 drivers
v0x562b8d003920_0 .net "a", 0 0, L_0x562b8d2f81a0;  alias, 1 drivers
v0x562b8d003a10_0 .net "b", 0 0, L_0x562b8d2f8540;  alias, 1 drivers
v0x562b8d003b10_0 .net "cout", 0 0, L_0x562b8d2f8810;  alias, 1 drivers
S_0x562b8d0042a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8cffdd00;
 .timescale 0 0;
P_0x562b8d0044f0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8d0045d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0042a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f9030 .functor OR 1, L_0x562b8d2f8dd0, L_0x562b8d2f8fa0, C4<0>, C4<0>;
v0x562b8d005490_0 .net "S", 0 0, L_0x562b8d2f8e60;  1 drivers
v0x562b8d005550_0 .net "a", 0 0, L_0x562b8d2f9170;  1 drivers
v0x562b8d005620_0 .net "b", 0 0, L_0x562b8d2f92a0;  1 drivers
v0x562b8d005720_0 .net "cin", 0 0, L_0x562b8d2f88a0;  alias, 1 drivers
v0x562b8d005810_0 .net "cout", 0 0, L_0x562b8d2f9030;  alias, 1 drivers
v0x562b8d005900_0 .net "cout1", 0 0, L_0x562b8d2f8dd0;  1 drivers
v0x562b8d0059a0_0 .net "cout2", 0 0, L_0x562b8d2f8fa0;  1 drivers
v0x562b8d005a40_0 .net "s1", 0 0, L_0x562b8d2f8d20;  1 drivers
S_0x562b8d004830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0045d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f8d20 .functor XOR 1, L_0x562b8d2f9170, L_0x562b8d2f92a0, C4<0>, C4<0>;
L_0x562b8d2f8dd0 .functor AND 1, L_0x562b8d2f9170, L_0x562b8d2f92a0, C4<1>, C4<1>;
v0x562b8d004aa0_0 .net "S", 0 0, L_0x562b8d2f8d20;  alias, 1 drivers
v0x562b8d004b80_0 .net "a", 0 0, L_0x562b8d2f9170;  alias, 1 drivers
v0x562b8d004c40_0 .net "b", 0 0, L_0x562b8d2f92a0;  alias, 1 drivers
v0x562b8d004d10_0 .net "cout", 0 0, L_0x562b8d2f8dd0;  alias, 1 drivers
S_0x562b8d004e80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0045d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f8e60 .functor XOR 1, L_0x562b8d2f88a0, L_0x562b8d2f8d20, C4<0>, C4<0>;
L_0x562b8d2f8fa0 .functor AND 1, L_0x562b8d2f88a0, L_0x562b8d2f8d20, C4<1>, C4<1>;
v0x562b8d0050f0_0 .net "S", 0 0, L_0x562b8d2f8e60;  alias, 1 drivers
v0x562b8d0051b0_0 .net "a", 0 0, L_0x562b8d2f88a0;  alias, 1 drivers
v0x562b8d0052a0_0 .net "b", 0 0, L_0x562b8d2f8d20;  alias, 1 drivers
v0x562b8d0053a0_0 .net "cout", 0 0, L_0x562b8d2f8fa0;  alias, 1 drivers
S_0x562b8d005b30 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8cffdd00;
 .timescale 0 0;
P_0x562b8d005d30 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8d005e10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d005b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f96e0 .functor OR 1, L_0x562b8d2f9480, L_0x562b8d2f9650, C4<0>, C4<0>;
v0x562b8d006d00_0 .net "S", 0 0, L_0x562b8d2f9510;  1 drivers
v0x562b8d006dc0_0 .net "a", 0 0, L_0x562b8d2f9820;  1 drivers
v0x562b8d006e90_0 .net "b", 0 0, L_0x562b8d2f9a60;  1 drivers
v0x562b8d006f90_0 .net "cin", 0 0, L_0x562b8d2f9030;  alias, 1 drivers
v0x562b8d007080_0 .net "cout", 0 0, L_0x562b8d2f96e0;  alias, 1 drivers
v0x562b8d007170_0 .net "cout1", 0 0, L_0x562b8d2f9480;  1 drivers
v0x562b8d007210_0 .net "cout2", 0 0, L_0x562b8d2f9650;  1 drivers
v0x562b8d0072b0_0 .net "s1", 0 0, L_0x562b8d2f93d0;  1 drivers
S_0x562b8d006070 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d005e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f93d0 .functor XOR 1, L_0x562b8d2f9820, L_0x562b8d2f9a60, C4<0>, C4<0>;
L_0x562b8d2f9480 .functor AND 1, L_0x562b8d2f9820, L_0x562b8d2f9a60, C4<1>, C4<1>;
v0x562b8d006310_0 .net "S", 0 0, L_0x562b8d2f93d0;  alias, 1 drivers
v0x562b8d0063f0_0 .net "a", 0 0, L_0x562b8d2f9820;  alias, 1 drivers
v0x562b8d0064b0_0 .net "b", 0 0, L_0x562b8d2f9a60;  alias, 1 drivers
v0x562b8d006580_0 .net "cout", 0 0, L_0x562b8d2f9480;  alias, 1 drivers
S_0x562b8d0066f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d005e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f9510 .functor XOR 1, L_0x562b8d2f9030, L_0x562b8d2f93d0, C4<0>, C4<0>;
L_0x562b8d2f9650 .functor AND 1, L_0x562b8d2f9030, L_0x562b8d2f93d0, C4<1>, C4<1>;
v0x562b8d006960_0 .net "S", 0 0, L_0x562b8d2f9510;  alias, 1 drivers
v0x562b8d006a20_0 .net "a", 0 0, L_0x562b8d2f9030;  alias, 1 drivers
v0x562b8d006b10_0 .net "b", 0 0, L_0x562b8d2f93d0;  alias, 1 drivers
v0x562b8d006c10_0 .net "cout", 0 0, L_0x562b8d2f9650;  alias, 1 drivers
S_0x562b8d0073a0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8cffdd00;
 .timescale 0 0;
P_0x562b8d0075a0 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8d007680 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0073a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2f9ed0 .functor OR 1, L_0x562b8d2f9c20, L_0x562b8d2f9e40, C4<0>, C4<0>;
v0x562b8d008570_0 .net "S", 0 0, L_0x562b8d2f9cb0;  1 drivers
v0x562b8d008630_0 .net "a", 0 0, L_0x562b8d2fa010;  1 drivers
v0x562b8d008700_0 .net "b", 0 0, L_0x562b8d2fa140;  1 drivers
v0x562b8d008800_0 .net "cin", 0 0, L_0x562b8d2f96e0;  alias, 1 drivers
v0x562b8d0088f0_0 .net "cout", 0 0, L_0x562b8d2f9ed0;  alias, 1 drivers
v0x562b8d0089e0_0 .net "cout1", 0 0, L_0x562b8d2f9c20;  1 drivers
v0x562b8d008a80_0 .net "cout2", 0 0, L_0x562b8d2f9e40;  1 drivers
v0x562b8d008b20_0 .net "s1", 0 0, L_0x562b8d2f9b70;  1 drivers
S_0x562b8d0078e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d007680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f9b70 .functor XOR 1, L_0x562b8d2fa010, L_0x562b8d2fa140, C4<0>, C4<0>;
L_0x562b8d2f9c20 .functor AND 1, L_0x562b8d2fa010, L_0x562b8d2fa140, C4<1>, C4<1>;
v0x562b8d007b80_0 .net "S", 0 0, L_0x562b8d2f9b70;  alias, 1 drivers
v0x562b8d007c60_0 .net "a", 0 0, L_0x562b8d2fa010;  alias, 1 drivers
v0x562b8d007d20_0 .net "b", 0 0, L_0x562b8d2fa140;  alias, 1 drivers
v0x562b8d007df0_0 .net "cout", 0 0, L_0x562b8d2f9c20;  alias, 1 drivers
S_0x562b8d007f60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d007680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f9cb0 .functor XOR 1, L_0x562b8d2f96e0, L_0x562b8d2f9b70, C4<0>, C4<0>;
L_0x562b8d2f9e40 .functor AND 1, L_0x562b8d2f96e0, L_0x562b8d2f9b70, C4<1>, C4<1>;
v0x562b8d0081d0_0 .net "S", 0 0, L_0x562b8d2f9cb0;  alias, 1 drivers
v0x562b8d008290_0 .net "a", 0 0, L_0x562b8d2f96e0;  alias, 1 drivers
v0x562b8d008380_0 .net "b", 0 0, L_0x562b8d2f9b70;  alias, 1 drivers
v0x562b8d008480_0 .net "cout", 0 0, L_0x562b8d2f9e40;  alias, 1 drivers
S_0x562b8d008c10 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8cffdd00;
 .timescale 0 0;
P_0x562b8d008e10 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8d008ef0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d008c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d2fa5e0 .functor OR 1, L_0x562b8d2fa330, L_0x562b8d2fa550, C4<0>, C4<0>;
v0x562b8d009de0_0 .net "S", 0 0, L_0x562b8d2fa3c0;  1 drivers
v0x562b8d009ea0_0 .net "a", 0 0, L_0x562b8d2fa6e0;  1 drivers
v0x562b8d009f70_0 .net "b", 0 0, L_0x562b8d2fa810;  1 drivers
v0x562b8d00a070_0 .net "cin", 0 0, L_0x562b8d2f9ed0;  alias, 1 drivers
v0x562b8d00a160_0 .net "cout", 0 0, L_0x562b8d2fa5e0;  alias, 1 drivers
v0x562b8d00a250_0 .net "cout1", 0 0, L_0x562b8d2fa330;  1 drivers
v0x562b8d00a2f0_0 .net "cout2", 0 0, L_0x562b8d2fa550;  1 drivers
v0x562b8d00a390_0 .net "s1", 0 0, L_0x562b8d2f9b00;  1 drivers
S_0x562b8d009150 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d008ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2f9b00 .functor XOR 1, L_0x562b8d2fa6e0, L_0x562b8d2fa810, C4<0>, C4<0>;
L_0x562b8d2fa330 .functor AND 1, L_0x562b8d2fa6e0, L_0x562b8d2fa810, C4<1>, C4<1>;
v0x562b8d0093f0_0 .net "S", 0 0, L_0x562b8d2f9b00;  alias, 1 drivers
v0x562b8d0094d0_0 .net "a", 0 0, L_0x562b8d2fa6e0;  alias, 1 drivers
v0x562b8d009590_0 .net "b", 0 0, L_0x562b8d2fa810;  alias, 1 drivers
v0x562b8d009660_0 .net "cout", 0 0, L_0x562b8d2fa330;  alias, 1 drivers
S_0x562b8d0097d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d008ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d2fa3c0 .functor XOR 1, L_0x562b8d2f9ed0, L_0x562b8d2f9b00, C4<0>, C4<0>;
L_0x562b8d2fa550 .functor AND 1, L_0x562b8d2f9ed0, L_0x562b8d2f9b00, C4<1>, C4<1>;
v0x562b8d009a40_0 .net "S", 0 0, L_0x562b8d2fa3c0;  alias, 1 drivers
v0x562b8d009b00_0 .net "a", 0 0, L_0x562b8d2f9ed0;  alias, 1 drivers
v0x562b8d009bf0_0 .net "b", 0 0, L_0x562b8d2f9b00;  alias, 1 drivers
v0x562b8d009cf0_0 .net "cout", 0 0, L_0x562b8d2fa550;  alias, 1 drivers
S_0x562b8d00ae30 .scope module, "ins7" "rca_Nbit" 3 144, 3 18 0, S_0x562b8cda2220;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8d00b010 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x562b8d310c80 .functor BUFZ 1, L_0x562b8d30a6e0, C4<0>, C4<0>, C4<0>;
L_0x562b8d310d80 .functor BUFZ 1, L_0x562b8d310770, C4<0>, C4<0>, C4<0>;
v0x562b8d0238a0_0 .net "S", 15 0, L_0x562b8d310b50;  alias, 1 drivers
v0x562b8d0239a0_0 .net "a", 15 0, L_0x562b8d30a540;  alias, 1 drivers
v0x562b8d023a60_0 .net "b", 15 0, L_0x562b8d302b90;  alias, 1 drivers
v0x562b8d023b30 .array "carry", 0 16;
v0x562b8d023b30_0 .net v0x562b8d023b30 0, 0 0, L_0x562b8d310c80; 1 drivers
v0x562b8d023b30_1 .net v0x562b8d023b30 1, 0 0, L_0x562b8d30aa30; 1 drivers
v0x562b8d023b30_2 .net v0x562b8d023b30 2, 0 0, L_0x562b8d30b070; 1 drivers
v0x562b8d023b30_3 .net v0x562b8d023b30 3, 0 0, L_0x562b8d30b6b0; 1 drivers
v0x562b8d023b30_4 .net v0x562b8d023b30 4, 0 0, L_0x562b8d30bc60; 1 drivers
v0x562b8d023b30_5 .net v0x562b8d023b30 5, 0 0, L_0x562b8d30c210; 1 drivers
v0x562b8d023b30_6 .net v0x562b8d023b30 6, 0 0, L_0x562b8d30c730; 1 drivers
v0x562b8d023b30_7 .net v0x562b8d023b30 7, 0 0, L_0x562b8d30ccc0; 1 drivers
v0x562b8d023b30_8 .net v0x562b8d023b30 8, 0 0, L_0x562b8d30d280; 1 drivers
v0x562b8d023b30_9 .net v0x562b8d023b30 9, 0 0, L_0x562b8d30d8c0; 1 drivers
v0x562b8d023b30_10 .net v0x562b8d023b30 10, 0 0, L_0x562b8d30de80; 1 drivers
v0x562b8d023b30_11 .net v0x562b8d023b30 11, 0 0, L_0x562b8d30e4e0; 1 drivers
v0x562b8d023b30_12 .net v0x562b8d023b30 12, 0 0, L_0x562b8d30ea40; 1 drivers
v0x562b8d023b30_13 .net v0x562b8d023b30 13, 0 0, L_0x562b8d30f050; 1 drivers
v0x562b8d023b30_14 .net v0x562b8d023b30 14, 0 0, L_0x562b8d30f880; 1 drivers
v0x562b8d023b30_15 .net v0x562b8d023b30 15, 0 0, L_0x562b8d3100c0; 1 drivers
v0x562b8d023b30_16 .net v0x562b8d023b30 16, 0 0, L_0x562b8d310770; 1 drivers
v0x562b8d023cb0_0 .net "cin", 0 0, L_0x562b8d30a6e0;  alias, 1 drivers
v0x562b8d023da0_0 .net "cout", 0 0, L_0x562b8d310d80;  alias, 1 drivers
L_0x562b8d30ab30 .part L_0x562b8d30a540, 0, 1;
L_0x562b8d30acf0 .part L_0x562b8d302b90, 0, 1;
L_0x562b8d30b170 .part L_0x562b8d30a540, 1, 1;
L_0x562b8d30b2a0 .part L_0x562b8d302b90, 1, 1;
L_0x562b8d30b7b0 .part L_0x562b8d30a540, 2, 1;
L_0x562b8d30b8e0 .part L_0x562b8d302b90, 2, 1;
L_0x562b8d30bd60 .part L_0x562b8d30a540, 3, 1;
L_0x562b8d30be90 .part L_0x562b8d302b90, 3, 1;
L_0x562b8d30c310 .part L_0x562b8d30a540, 4, 1;
L_0x562b8d30c440 .part L_0x562b8d302b90, 4, 1;
L_0x562b8d30c830 .part L_0x562b8d30a540, 5, 1;
L_0x562b8d30c960 .part L_0x562b8d302b90, 5, 1;
L_0x562b8d30cdc0 .part L_0x562b8d30a540, 6, 1;
L_0x562b8d30cef0 .part L_0x562b8d302b90, 6, 1;
L_0x562b8d30d380 .part L_0x562b8d30a540, 7, 1;
L_0x562b8d30d4b0 .part L_0x562b8d302b90, 7, 1;
L_0x562b8d30d9c0 .part L_0x562b8d30a540, 8, 1;
L_0x562b8d30daf0 .part L_0x562b8d302b90, 8, 1;
L_0x562b8d30df80 .part L_0x562b8d30a540, 9, 1;
L_0x562b8d30e0b0 .part L_0x562b8d302b90, 9, 1;
L_0x562b8d30dc20 .part L_0x562b8d30a540, 10, 1;
L_0x562b8d30e670 .part L_0x562b8d302b90, 10, 1;
L_0x562b8d30eb40 .part L_0x562b8d30a540, 11, 1;
L_0x562b8d30ec70 .part L_0x562b8d302b90, 11, 1;
L_0x562b8d30f150 .part L_0x562b8d30a540, 12, 1;
L_0x562b8d30f490 .part L_0x562b8d302b90, 12, 1;
L_0x562b8d30f980 .part L_0x562b8d30a540, 13, 1;
L_0x562b8d30fab0 .part L_0x562b8d302b90, 13, 1;
L_0x562b8d3101c0 .part L_0x562b8d30a540, 14, 1;
L_0x562b8d3102f0 .part L_0x562b8d302b90, 14, 1;
L_0x562b8d3107e0 .part L_0x562b8d30a540, 15, 1;
L_0x562b8d310910 .part L_0x562b8d302b90, 15, 1;
LS_0x562b8d310b50_0_0 .concat8 [ 1 1 1 1], L_0x562b8d30a830, L_0x562b8d30af00, L_0x562b8d30b540, L_0x562b8d30baf0;
LS_0x562b8d310b50_0_4 .concat8 [ 1 1 1 1], L_0x562b8d30c0a0, L_0x562b8d30c5c0, L_0x562b8d30cbe0, L_0x562b8d30d110;
LS_0x562b8d310b50_0_8 .concat8 [ 1 1 1 1], L_0x562b8d30d750, L_0x562b8d30dda0, L_0x562b8d30e370, L_0x562b8d30e8d0;
LS_0x562b8d310b50_0_12 .concat8 [ 1 1 1 1], L_0x562b8d30eee0, L_0x562b8d30f710, L_0x562b8d30ff50, L_0x562b8d310600;
L_0x562b8d310b50 .concat8 [ 4 4 4 4], LS_0x562b8d310b50_0_0, LS_0x562b8d310b50_0_4, LS_0x562b8d310b50_0_8, LS_0x562b8d310b50_0_12;
S_0x562b8d00b190 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d00b390 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8d00b470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d00b190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30aa30 .functor OR 1, L_0x562b8d30a7c0, L_0x562b8d30a930, C4<0>, C4<0>;
v0x562b8d00c3a0_0 .net "S", 0 0, L_0x562b8d30a830;  1 drivers
v0x562b8d00c460_0 .net "a", 0 0, L_0x562b8d30ab30;  1 drivers
v0x562b8d00c530_0 .net "b", 0 0, L_0x562b8d30acf0;  1 drivers
v0x562b8d00c630_0 .net "cin", 0 0, L_0x562b8d310c80;  alias, 1 drivers
v0x562b8d00c700_0 .net "cout", 0 0, L_0x562b8d30aa30;  alias, 1 drivers
v0x562b8d00c7f0_0 .net "cout1", 0 0, L_0x562b8d30a7c0;  1 drivers
v0x562b8d00c890_0 .net "cout2", 0 0, L_0x562b8d30a930;  1 drivers
v0x562b8d00c960_0 .net "s1", 0 0, L_0x562b8d30a750;  1 drivers
S_0x562b8d00b700 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d00b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30a750 .functor XOR 1, L_0x562b8d30ab30, L_0x562b8d30acf0, C4<0>, C4<0>;
L_0x562b8d30a7c0 .functor AND 1, L_0x562b8d30ab30, L_0x562b8d30acf0, C4<1>, C4<1>;
v0x562b8d00b9a0_0 .net "S", 0 0, L_0x562b8d30a750;  alias, 1 drivers
v0x562b8d00ba80_0 .net "a", 0 0, L_0x562b8d30ab30;  alias, 1 drivers
v0x562b8d00bb40_0 .net "b", 0 0, L_0x562b8d30acf0;  alias, 1 drivers
v0x562b8d00bc10_0 .net "cout", 0 0, L_0x562b8d30a7c0;  alias, 1 drivers
S_0x562b8d00bd80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d00b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30a830 .functor XOR 1, L_0x562b8d310c80, L_0x562b8d30a750, C4<0>, C4<0>;
L_0x562b8d30a930 .functor AND 1, L_0x562b8d310c80, L_0x562b8d30a750, C4<1>, C4<1>;
v0x562b8d00bff0_0 .net "S", 0 0, L_0x562b8d30a830;  alias, 1 drivers
v0x562b8d00c0b0_0 .net "a", 0 0, L_0x562b8d310c80;  alias, 1 drivers
v0x562b8d00c170_0 .net "b", 0 0, L_0x562b8d30a750;  alias, 1 drivers
v0x562b8d00c270_0 .net "cout", 0 0, L_0x562b8d30a930;  alias, 1 drivers
S_0x562b8d00ca50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d00cc50 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8d00cd10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d00ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30b070 .functor OR 1, L_0x562b8d30ae90, L_0x562b8d30b000, C4<0>, C4<0>;
v0x562b8d00dc00_0 .net "S", 0 0, L_0x562b8d30af00;  1 drivers
v0x562b8d00dcc0_0 .net "a", 0 0, L_0x562b8d30b170;  1 drivers
v0x562b8d00dd90_0 .net "b", 0 0, L_0x562b8d30b2a0;  1 drivers
v0x562b8d00de90_0 .net "cin", 0 0, L_0x562b8d30aa30;  alias, 1 drivers
v0x562b8d00df80_0 .net "cout", 0 0, L_0x562b8d30b070;  alias, 1 drivers
v0x562b8d00e070_0 .net "cout1", 0 0, L_0x562b8d30ae90;  1 drivers
v0x562b8d00e110_0 .net "cout2", 0 0, L_0x562b8d30b000;  1 drivers
v0x562b8d00e1b0_0 .net "s1", 0 0, L_0x562b8d30ae20;  1 drivers
S_0x562b8d00cf70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d00cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30ae20 .functor XOR 1, L_0x562b8d30b170, L_0x562b8d30b2a0, C4<0>, C4<0>;
L_0x562b8d30ae90 .functor AND 1, L_0x562b8d30b170, L_0x562b8d30b2a0, C4<1>, C4<1>;
v0x562b8d00d210_0 .net "S", 0 0, L_0x562b8d30ae20;  alias, 1 drivers
v0x562b8d00d2f0_0 .net "a", 0 0, L_0x562b8d30b170;  alias, 1 drivers
v0x562b8d00d3b0_0 .net "b", 0 0, L_0x562b8d30b2a0;  alias, 1 drivers
v0x562b8d00d480_0 .net "cout", 0 0, L_0x562b8d30ae90;  alias, 1 drivers
S_0x562b8d00d5f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d00cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30af00 .functor XOR 1, L_0x562b8d30aa30, L_0x562b8d30ae20, C4<0>, C4<0>;
L_0x562b8d30b000 .functor AND 1, L_0x562b8d30aa30, L_0x562b8d30ae20, C4<1>, C4<1>;
v0x562b8d00d860_0 .net "S", 0 0, L_0x562b8d30af00;  alias, 1 drivers
v0x562b8d00d920_0 .net "a", 0 0, L_0x562b8d30aa30;  alias, 1 drivers
v0x562b8d00da10_0 .net "b", 0 0, L_0x562b8d30ae20;  alias, 1 drivers
v0x562b8d00db10_0 .net "cout", 0 0, L_0x562b8d30b000;  alias, 1 drivers
S_0x562b8d00e2a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d00e4a0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8d00e560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d00e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30b6b0 .functor OR 1, L_0x562b8d30b4d0, L_0x562b8d30b640, C4<0>, C4<0>;
v0x562b8d00f480_0 .net "S", 0 0, L_0x562b8d30b540;  1 drivers
v0x562b8d00f540_0 .net "a", 0 0, L_0x562b8d30b7b0;  1 drivers
v0x562b8d00f610_0 .net "b", 0 0, L_0x562b8d30b8e0;  1 drivers
v0x562b8d00f710_0 .net "cin", 0 0, L_0x562b8d30b070;  alias, 1 drivers
v0x562b8d00f800_0 .net "cout", 0 0, L_0x562b8d30b6b0;  alias, 1 drivers
v0x562b8d00f8f0_0 .net "cout1", 0 0, L_0x562b8d30b4d0;  1 drivers
v0x562b8d00f990_0 .net "cout2", 0 0, L_0x562b8d30b640;  1 drivers
v0x562b8d00fa30_0 .net "s1", 0 0, L_0x562b8d30b460;  1 drivers
S_0x562b8d00e7f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d00e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30b460 .functor XOR 1, L_0x562b8d30b7b0, L_0x562b8d30b8e0, C4<0>, C4<0>;
L_0x562b8d30b4d0 .functor AND 1, L_0x562b8d30b7b0, L_0x562b8d30b8e0, C4<1>, C4<1>;
v0x562b8d00ea90_0 .net "S", 0 0, L_0x562b8d30b460;  alias, 1 drivers
v0x562b8d00eb70_0 .net "a", 0 0, L_0x562b8d30b7b0;  alias, 1 drivers
v0x562b8d00ec30_0 .net "b", 0 0, L_0x562b8d30b8e0;  alias, 1 drivers
v0x562b8d00ed00_0 .net "cout", 0 0, L_0x562b8d30b4d0;  alias, 1 drivers
S_0x562b8d00ee70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d00e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30b540 .functor XOR 1, L_0x562b8d30b070, L_0x562b8d30b460, C4<0>, C4<0>;
L_0x562b8d30b640 .functor AND 1, L_0x562b8d30b070, L_0x562b8d30b460, C4<1>, C4<1>;
v0x562b8d00f0e0_0 .net "S", 0 0, L_0x562b8d30b540;  alias, 1 drivers
v0x562b8d00f1a0_0 .net "a", 0 0, L_0x562b8d30b070;  alias, 1 drivers
v0x562b8d00f290_0 .net "b", 0 0, L_0x562b8d30b460;  alias, 1 drivers
v0x562b8d00f390_0 .net "cout", 0 0, L_0x562b8d30b640;  alias, 1 drivers
S_0x562b8d00fb20 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d00fd20 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8d00fe00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d00fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30bc60 .functor OR 1, L_0x562b8d30ba80, L_0x562b8d30bbf0, C4<0>, C4<0>;
v0x562b8d010cf0_0 .net "S", 0 0, L_0x562b8d30baf0;  1 drivers
v0x562b8d010db0_0 .net "a", 0 0, L_0x562b8d30bd60;  1 drivers
v0x562b8d010e80_0 .net "b", 0 0, L_0x562b8d30be90;  1 drivers
v0x562b8d010f80_0 .net "cin", 0 0, L_0x562b8d30b6b0;  alias, 1 drivers
v0x562b8d011070_0 .net "cout", 0 0, L_0x562b8d30bc60;  alias, 1 drivers
v0x562b8d011160_0 .net "cout1", 0 0, L_0x562b8d30ba80;  1 drivers
v0x562b8d011200_0 .net "cout2", 0 0, L_0x562b8d30bbf0;  1 drivers
v0x562b8d0112a0_0 .net "s1", 0 0, L_0x562b8d30ba10;  1 drivers
S_0x562b8d010060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d00fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30ba10 .functor XOR 1, L_0x562b8d30bd60, L_0x562b8d30be90, C4<0>, C4<0>;
L_0x562b8d30ba80 .functor AND 1, L_0x562b8d30bd60, L_0x562b8d30be90, C4<1>, C4<1>;
v0x562b8d010300_0 .net "S", 0 0, L_0x562b8d30ba10;  alias, 1 drivers
v0x562b8d0103e0_0 .net "a", 0 0, L_0x562b8d30bd60;  alias, 1 drivers
v0x562b8d0104a0_0 .net "b", 0 0, L_0x562b8d30be90;  alias, 1 drivers
v0x562b8d010570_0 .net "cout", 0 0, L_0x562b8d30ba80;  alias, 1 drivers
S_0x562b8d0106e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d00fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30baf0 .functor XOR 1, L_0x562b8d30b6b0, L_0x562b8d30ba10, C4<0>, C4<0>;
L_0x562b8d30bbf0 .functor AND 1, L_0x562b8d30b6b0, L_0x562b8d30ba10, C4<1>, C4<1>;
v0x562b8d010950_0 .net "S", 0 0, L_0x562b8d30baf0;  alias, 1 drivers
v0x562b8d010a10_0 .net "a", 0 0, L_0x562b8d30b6b0;  alias, 1 drivers
v0x562b8d010b00_0 .net "b", 0 0, L_0x562b8d30ba10;  alias, 1 drivers
v0x562b8d010c00_0 .net "cout", 0 0, L_0x562b8d30bbf0;  alias, 1 drivers
S_0x562b8d011390 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d0115e0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8d0116c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d011390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30c210 .functor OR 1, L_0x562b8d30c030, L_0x562b8d30c1a0, C4<0>, C4<0>;
v0x562b8d012580_0 .net "S", 0 0, L_0x562b8d30c0a0;  1 drivers
v0x562b8d012640_0 .net "a", 0 0, L_0x562b8d30c310;  1 drivers
v0x562b8d012710_0 .net "b", 0 0, L_0x562b8d30c440;  1 drivers
v0x562b8d012810_0 .net "cin", 0 0, L_0x562b8d30bc60;  alias, 1 drivers
v0x562b8d012900_0 .net "cout", 0 0, L_0x562b8d30c210;  alias, 1 drivers
v0x562b8d0129f0_0 .net "cout1", 0 0, L_0x562b8d30c030;  1 drivers
v0x562b8d012a90_0 .net "cout2", 0 0, L_0x562b8d30c1a0;  1 drivers
v0x562b8d012b30_0 .net "s1", 0 0, L_0x562b8d30bfc0;  1 drivers
S_0x562b8d011920 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0116c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30bfc0 .functor XOR 1, L_0x562b8d30c310, L_0x562b8d30c440, C4<0>, C4<0>;
L_0x562b8d30c030 .functor AND 1, L_0x562b8d30c310, L_0x562b8d30c440, C4<1>, C4<1>;
v0x562b8d011b90_0 .net "S", 0 0, L_0x562b8d30bfc0;  alias, 1 drivers
v0x562b8d011c70_0 .net "a", 0 0, L_0x562b8d30c310;  alias, 1 drivers
v0x562b8d011d30_0 .net "b", 0 0, L_0x562b8d30c440;  alias, 1 drivers
v0x562b8d011e00_0 .net "cout", 0 0, L_0x562b8d30c030;  alias, 1 drivers
S_0x562b8d011f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0116c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30c0a0 .functor XOR 1, L_0x562b8d30bc60, L_0x562b8d30bfc0, C4<0>, C4<0>;
L_0x562b8d30c1a0 .functor AND 1, L_0x562b8d30bc60, L_0x562b8d30bfc0, C4<1>, C4<1>;
v0x562b8d0121e0_0 .net "S", 0 0, L_0x562b8d30c0a0;  alias, 1 drivers
v0x562b8d0122a0_0 .net "a", 0 0, L_0x562b8d30bc60;  alias, 1 drivers
v0x562b8d012390_0 .net "b", 0 0, L_0x562b8d30bfc0;  alias, 1 drivers
v0x562b8d012490_0 .net "cout", 0 0, L_0x562b8d30c1a0;  alias, 1 drivers
S_0x562b8d012c20 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d012e20 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8d012f00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d012c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30c730 .functor OR 1, L_0x562b8d30c550, L_0x562b8d30c6c0, C4<0>, C4<0>;
v0x562b8d013df0_0 .net "S", 0 0, L_0x562b8d30c5c0;  1 drivers
v0x562b8d013eb0_0 .net "a", 0 0, L_0x562b8d30c830;  1 drivers
v0x562b8d013f80_0 .net "b", 0 0, L_0x562b8d30c960;  1 drivers
v0x562b8d014080_0 .net "cin", 0 0, L_0x562b8d30c210;  alias, 1 drivers
v0x562b8d014170_0 .net "cout", 0 0, L_0x562b8d30c730;  alias, 1 drivers
v0x562b8d014260_0 .net "cout1", 0 0, L_0x562b8d30c550;  1 drivers
v0x562b8d014300_0 .net "cout2", 0 0, L_0x562b8d30c6c0;  1 drivers
v0x562b8d0143a0_0 .net "s1", 0 0, L_0x562b8d30c4e0;  1 drivers
S_0x562b8d013160 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d012f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30c4e0 .functor XOR 1, L_0x562b8d30c830, L_0x562b8d30c960, C4<0>, C4<0>;
L_0x562b8d30c550 .functor AND 1, L_0x562b8d30c830, L_0x562b8d30c960, C4<1>, C4<1>;
v0x562b8d013400_0 .net "S", 0 0, L_0x562b8d30c4e0;  alias, 1 drivers
v0x562b8d0134e0_0 .net "a", 0 0, L_0x562b8d30c830;  alias, 1 drivers
v0x562b8d0135a0_0 .net "b", 0 0, L_0x562b8d30c960;  alias, 1 drivers
v0x562b8d013670_0 .net "cout", 0 0, L_0x562b8d30c550;  alias, 1 drivers
S_0x562b8d0137e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d012f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30c5c0 .functor XOR 1, L_0x562b8d30c210, L_0x562b8d30c4e0, C4<0>, C4<0>;
L_0x562b8d30c6c0 .functor AND 1, L_0x562b8d30c210, L_0x562b8d30c4e0, C4<1>, C4<1>;
v0x562b8d013a50_0 .net "S", 0 0, L_0x562b8d30c5c0;  alias, 1 drivers
v0x562b8d013b10_0 .net "a", 0 0, L_0x562b8d30c210;  alias, 1 drivers
v0x562b8d013c00_0 .net "b", 0 0, L_0x562b8d30c4e0;  alias, 1 drivers
v0x562b8d013d00_0 .net "cout", 0 0, L_0x562b8d30c6c0;  alias, 1 drivers
S_0x562b8d014490 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d014690 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8d014770 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d014490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30ccc0 .functor OR 1, L_0x562b8d30cb70, L_0x562b8d30cc50, C4<0>, C4<0>;
v0x562b8d015660_0 .net "S", 0 0, L_0x562b8d30cbe0;  1 drivers
v0x562b8d015720_0 .net "a", 0 0, L_0x562b8d30cdc0;  1 drivers
v0x562b8d0157f0_0 .net "b", 0 0, L_0x562b8d30cef0;  1 drivers
v0x562b8d0158f0_0 .net "cin", 0 0, L_0x562b8d30c730;  alias, 1 drivers
v0x562b8d0159e0_0 .net "cout", 0 0, L_0x562b8d30ccc0;  alias, 1 drivers
v0x562b8d015ad0_0 .net "cout1", 0 0, L_0x562b8d30cb70;  1 drivers
v0x562b8d015b70_0 .net "cout2", 0 0, L_0x562b8d30cc50;  1 drivers
v0x562b8d015c10_0 .net "s1", 0 0, L_0x562b8d30cb00;  1 drivers
S_0x562b8d0149d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d014770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30cb00 .functor XOR 1, L_0x562b8d30cdc0, L_0x562b8d30cef0, C4<0>, C4<0>;
L_0x562b8d30cb70 .functor AND 1, L_0x562b8d30cdc0, L_0x562b8d30cef0, C4<1>, C4<1>;
v0x562b8d014c70_0 .net "S", 0 0, L_0x562b8d30cb00;  alias, 1 drivers
v0x562b8d014d50_0 .net "a", 0 0, L_0x562b8d30cdc0;  alias, 1 drivers
v0x562b8d014e10_0 .net "b", 0 0, L_0x562b8d30cef0;  alias, 1 drivers
v0x562b8d014ee0_0 .net "cout", 0 0, L_0x562b8d30cb70;  alias, 1 drivers
S_0x562b8d015050 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d014770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30cbe0 .functor XOR 1, L_0x562b8d30c730, L_0x562b8d30cb00, C4<0>, C4<0>;
L_0x562b8d30cc50 .functor AND 1, L_0x562b8d30c730, L_0x562b8d30cb00, C4<1>, C4<1>;
v0x562b8d0152c0_0 .net "S", 0 0, L_0x562b8d30cbe0;  alias, 1 drivers
v0x562b8d015380_0 .net "a", 0 0, L_0x562b8d30c730;  alias, 1 drivers
v0x562b8d015470_0 .net "b", 0 0, L_0x562b8d30cb00;  alias, 1 drivers
v0x562b8d015570_0 .net "cout", 0 0, L_0x562b8d30cc50;  alias, 1 drivers
S_0x562b8d015d00 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d015f00 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8d015fe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d015d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30d280 .functor OR 1, L_0x562b8d30d0a0, L_0x562b8d30d210, C4<0>, C4<0>;
v0x562b8d016ed0_0 .net "S", 0 0, L_0x562b8d30d110;  1 drivers
v0x562b8d016f90_0 .net "a", 0 0, L_0x562b8d30d380;  1 drivers
v0x562b8d017060_0 .net "b", 0 0, L_0x562b8d30d4b0;  1 drivers
v0x562b8d017160_0 .net "cin", 0 0, L_0x562b8d30ccc0;  alias, 1 drivers
v0x562b8d017250_0 .net "cout", 0 0, L_0x562b8d30d280;  alias, 1 drivers
v0x562b8d017340_0 .net "cout1", 0 0, L_0x562b8d30d0a0;  1 drivers
v0x562b8d0173e0_0 .net "cout2", 0 0, L_0x562b8d30d210;  1 drivers
v0x562b8d017480_0 .net "s1", 0 0, L_0x562b8d30ca90;  1 drivers
S_0x562b8d016240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d015fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30ca90 .functor XOR 1, L_0x562b8d30d380, L_0x562b8d30d4b0, C4<0>, C4<0>;
L_0x562b8d30d0a0 .functor AND 1, L_0x562b8d30d380, L_0x562b8d30d4b0, C4<1>, C4<1>;
v0x562b8d0164e0_0 .net "S", 0 0, L_0x562b8d30ca90;  alias, 1 drivers
v0x562b8d0165c0_0 .net "a", 0 0, L_0x562b8d30d380;  alias, 1 drivers
v0x562b8d016680_0 .net "b", 0 0, L_0x562b8d30d4b0;  alias, 1 drivers
v0x562b8d016750_0 .net "cout", 0 0, L_0x562b8d30d0a0;  alias, 1 drivers
S_0x562b8d0168c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d015fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30d110 .functor XOR 1, L_0x562b8d30ccc0, L_0x562b8d30ca90, C4<0>, C4<0>;
L_0x562b8d30d210 .functor AND 1, L_0x562b8d30ccc0, L_0x562b8d30ca90, C4<1>, C4<1>;
v0x562b8d016b30_0 .net "S", 0 0, L_0x562b8d30d110;  alias, 1 drivers
v0x562b8d016bf0_0 .net "a", 0 0, L_0x562b8d30ccc0;  alias, 1 drivers
v0x562b8d016ce0_0 .net "b", 0 0, L_0x562b8d30ca90;  alias, 1 drivers
v0x562b8d016de0_0 .net "cout", 0 0, L_0x562b8d30d210;  alias, 1 drivers
S_0x562b8d017570 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d011590 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8d017800 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d017570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30d8c0 .functor OR 1, L_0x562b8d30d6e0, L_0x562b8d30d850, C4<0>, C4<0>;
v0x562b8d0186f0_0 .net "S", 0 0, L_0x562b8d30d750;  1 drivers
v0x562b8d0187b0_0 .net "a", 0 0, L_0x562b8d30d9c0;  1 drivers
v0x562b8d018880_0 .net "b", 0 0, L_0x562b8d30daf0;  1 drivers
v0x562b8d018980_0 .net "cin", 0 0, L_0x562b8d30d280;  alias, 1 drivers
v0x562b8d018a70_0 .net "cout", 0 0, L_0x562b8d30d8c0;  alias, 1 drivers
v0x562b8d018b60_0 .net "cout1", 0 0, L_0x562b8d30d6e0;  1 drivers
v0x562b8d018c00_0 .net "cout2", 0 0, L_0x562b8d30d850;  1 drivers
v0x562b8d018ca0_0 .net "s1", 0 0, L_0x562b8d30d670;  1 drivers
S_0x562b8d017a60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d017800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30d670 .functor XOR 1, L_0x562b8d30d9c0, L_0x562b8d30daf0, C4<0>, C4<0>;
L_0x562b8d30d6e0 .functor AND 1, L_0x562b8d30d9c0, L_0x562b8d30daf0, C4<1>, C4<1>;
v0x562b8d017d00_0 .net "S", 0 0, L_0x562b8d30d670;  alias, 1 drivers
v0x562b8d017de0_0 .net "a", 0 0, L_0x562b8d30d9c0;  alias, 1 drivers
v0x562b8d017ea0_0 .net "b", 0 0, L_0x562b8d30daf0;  alias, 1 drivers
v0x562b8d017f70_0 .net "cout", 0 0, L_0x562b8d30d6e0;  alias, 1 drivers
S_0x562b8d0180e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d017800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30d750 .functor XOR 1, L_0x562b8d30d280, L_0x562b8d30d670, C4<0>, C4<0>;
L_0x562b8d30d850 .functor AND 1, L_0x562b8d30d280, L_0x562b8d30d670, C4<1>, C4<1>;
v0x562b8d018350_0 .net "S", 0 0, L_0x562b8d30d750;  alias, 1 drivers
v0x562b8d018410_0 .net "a", 0 0, L_0x562b8d30d280;  alias, 1 drivers
v0x562b8d018500_0 .net "b", 0 0, L_0x562b8d30d670;  alias, 1 drivers
v0x562b8d018600_0 .net "cout", 0 0, L_0x562b8d30d850;  alias, 1 drivers
S_0x562b8d018d90 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d018f90 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8d019070 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d018d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30de80 .functor OR 1, L_0x562b8d30dd30, L_0x562b8d30de10, C4<0>, C4<0>;
v0x562b8d019f60_0 .net "S", 0 0, L_0x562b8d30dda0;  1 drivers
v0x562b8d01a020_0 .net "a", 0 0, L_0x562b8d30df80;  1 drivers
v0x562b8d01a0f0_0 .net "b", 0 0, L_0x562b8d30e0b0;  1 drivers
v0x562b8d01a1f0_0 .net "cin", 0 0, L_0x562b8d30d8c0;  alias, 1 drivers
v0x562b8d01a2e0_0 .net "cout", 0 0, L_0x562b8d30de80;  alias, 1 drivers
v0x562b8d01a3d0_0 .net "cout1", 0 0, L_0x562b8d30dd30;  1 drivers
v0x562b8d01a470_0 .net "cout2", 0 0, L_0x562b8d30de10;  1 drivers
v0x562b8d01a510_0 .net "s1", 0 0, L_0x562b8d30dcc0;  1 drivers
S_0x562b8d0192d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d019070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30dcc0 .functor XOR 1, L_0x562b8d30df80, L_0x562b8d30e0b0, C4<0>, C4<0>;
L_0x562b8d30dd30 .functor AND 1, L_0x562b8d30df80, L_0x562b8d30e0b0, C4<1>, C4<1>;
v0x562b8d019570_0 .net "S", 0 0, L_0x562b8d30dcc0;  alias, 1 drivers
v0x562b8d019650_0 .net "a", 0 0, L_0x562b8d30df80;  alias, 1 drivers
v0x562b8d019710_0 .net "b", 0 0, L_0x562b8d30e0b0;  alias, 1 drivers
v0x562b8d0197e0_0 .net "cout", 0 0, L_0x562b8d30dd30;  alias, 1 drivers
S_0x562b8d019950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d019070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30dda0 .functor XOR 1, L_0x562b8d30d8c0, L_0x562b8d30dcc0, C4<0>, C4<0>;
L_0x562b8d30de10 .functor AND 1, L_0x562b8d30d8c0, L_0x562b8d30dcc0, C4<1>, C4<1>;
v0x562b8d019bc0_0 .net "S", 0 0, L_0x562b8d30dda0;  alias, 1 drivers
v0x562b8d019c80_0 .net "a", 0 0, L_0x562b8d30d8c0;  alias, 1 drivers
v0x562b8d019d70_0 .net "b", 0 0, L_0x562b8d30dcc0;  alias, 1 drivers
v0x562b8d019e70_0 .net "cout", 0 0, L_0x562b8d30de10;  alias, 1 drivers
S_0x562b8d01a600 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d01a800 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8d01a8e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d01a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30e4e0 .functor OR 1, L_0x562b8d30e300, L_0x562b8d30e470, C4<0>, C4<0>;
v0x562b8d01b7d0_0 .net "S", 0 0, L_0x562b8d30e370;  1 drivers
v0x562b8d01b890_0 .net "a", 0 0, L_0x562b8d30dc20;  1 drivers
v0x562b8d01b960_0 .net "b", 0 0, L_0x562b8d30e670;  1 drivers
v0x562b8d01ba60_0 .net "cin", 0 0, L_0x562b8d30de80;  alias, 1 drivers
v0x562b8d01bb50_0 .net "cout", 0 0, L_0x562b8d30e4e0;  alias, 1 drivers
v0x562b8d01bc40_0 .net "cout1", 0 0, L_0x562b8d30e300;  1 drivers
v0x562b8d01bce0_0 .net "cout2", 0 0, L_0x562b8d30e470;  1 drivers
v0x562b8d01bd80_0 .net "s1", 0 0, L_0x562b8d30e290;  1 drivers
S_0x562b8d01ab40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d01a8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30e290 .functor XOR 1, L_0x562b8d30dc20, L_0x562b8d30e670, C4<0>, C4<0>;
L_0x562b8d30e300 .functor AND 1, L_0x562b8d30dc20, L_0x562b8d30e670, C4<1>, C4<1>;
v0x562b8d01ade0_0 .net "S", 0 0, L_0x562b8d30e290;  alias, 1 drivers
v0x562b8d01aec0_0 .net "a", 0 0, L_0x562b8d30dc20;  alias, 1 drivers
v0x562b8d01af80_0 .net "b", 0 0, L_0x562b8d30e670;  alias, 1 drivers
v0x562b8d01b050_0 .net "cout", 0 0, L_0x562b8d30e300;  alias, 1 drivers
S_0x562b8d01b1c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d01a8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30e370 .functor XOR 1, L_0x562b8d30de80, L_0x562b8d30e290, C4<0>, C4<0>;
L_0x562b8d30e470 .functor AND 1, L_0x562b8d30de80, L_0x562b8d30e290, C4<1>, C4<1>;
v0x562b8d01b430_0 .net "S", 0 0, L_0x562b8d30e370;  alias, 1 drivers
v0x562b8d01b4f0_0 .net "a", 0 0, L_0x562b8d30de80;  alias, 1 drivers
v0x562b8d01b5e0_0 .net "b", 0 0, L_0x562b8d30e290;  alias, 1 drivers
v0x562b8d01b6e0_0 .net "cout", 0 0, L_0x562b8d30e470;  alias, 1 drivers
S_0x562b8d01be70 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d01c070 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8d01c150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d01be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30ea40 .functor OR 1, L_0x562b8d30e860, L_0x562b8d30e9d0, C4<0>, C4<0>;
v0x562b8d01d040_0 .net "S", 0 0, L_0x562b8d30e8d0;  1 drivers
v0x562b8d01d100_0 .net "a", 0 0, L_0x562b8d30eb40;  1 drivers
v0x562b8d01d1d0_0 .net "b", 0 0, L_0x562b8d30ec70;  1 drivers
v0x562b8d01d2d0_0 .net "cin", 0 0, L_0x562b8d30e4e0;  alias, 1 drivers
v0x562b8d01d3c0_0 .net "cout", 0 0, L_0x562b8d30ea40;  alias, 1 drivers
v0x562b8d01d4b0_0 .net "cout1", 0 0, L_0x562b8d30e860;  1 drivers
v0x562b8d01d550_0 .net "cout2", 0 0, L_0x562b8d30e9d0;  1 drivers
v0x562b8d01d5f0_0 .net "s1", 0 0, L_0x562b8d30e1e0;  1 drivers
S_0x562b8d01c3b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d01c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30e1e0 .functor XOR 1, L_0x562b8d30eb40, L_0x562b8d30ec70, C4<0>, C4<0>;
L_0x562b8d30e860 .functor AND 1, L_0x562b8d30eb40, L_0x562b8d30ec70, C4<1>, C4<1>;
v0x562b8d01c650_0 .net "S", 0 0, L_0x562b8d30e1e0;  alias, 1 drivers
v0x562b8d01c730_0 .net "a", 0 0, L_0x562b8d30eb40;  alias, 1 drivers
v0x562b8d01c7f0_0 .net "b", 0 0, L_0x562b8d30ec70;  alias, 1 drivers
v0x562b8d01c8c0_0 .net "cout", 0 0, L_0x562b8d30e860;  alias, 1 drivers
S_0x562b8d01ca30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d01c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30e8d0 .functor XOR 1, L_0x562b8d30e4e0, L_0x562b8d30e1e0, C4<0>, C4<0>;
L_0x562b8d30e9d0 .functor AND 1, L_0x562b8d30e4e0, L_0x562b8d30e1e0, C4<1>, C4<1>;
v0x562b8d01cca0_0 .net "S", 0 0, L_0x562b8d30e8d0;  alias, 1 drivers
v0x562b8d01cd60_0 .net "a", 0 0, L_0x562b8d30e4e0;  alias, 1 drivers
v0x562b8d01ce50_0 .net "b", 0 0, L_0x562b8d30e1e0;  alias, 1 drivers
v0x562b8d01cf50_0 .net "cout", 0 0, L_0x562b8d30e9d0;  alias, 1 drivers
S_0x562b8d01d6e0 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d01d8e0 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8d01d9c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d01d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30f050 .functor OR 1, L_0x562b8d30ee70, L_0x562b8d30efe0, C4<0>, C4<0>;
v0x562b8d01e8b0_0 .net "S", 0 0, L_0x562b8d30eee0;  1 drivers
v0x562b8d01e970_0 .net "a", 0 0, L_0x562b8d30f150;  1 drivers
v0x562b8d01ea40_0 .net "b", 0 0, L_0x562b8d30f490;  1 drivers
v0x562b8d01eb40_0 .net "cin", 0 0, L_0x562b8d30ea40;  alias, 1 drivers
v0x562b8d01ec30_0 .net "cout", 0 0, L_0x562b8d30f050;  alias, 1 drivers
v0x562b8d01ed20_0 .net "cout1", 0 0, L_0x562b8d30ee70;  1 drivers
v0x562b8d01edc0_0 .net "cout2", 0 0, L_0x562b8d30efe0;  1 drivers
v0x562b8d01ee60_0 .net "s1", 0 0, L_0x562b8d30e7a0;  1 drivers
S_0x562b8d01dc20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d01d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30e7a0 .functor XOR 1, L_0x562b8d30f150, L_0x562b8d30f490, C4<0>, C4<0>;
L_0x562b8d30ee70 .functor AND 1, L_0x562b8d30f150, L_0x562b8d30f490, C4<1>, C4<1>;
v0x562b8d01dec0_0 .net "S", 0 0, L_0x562b8d30e7a0;  alias, 1 drivers
v0x562b8d01dfa0_0 .net "a", 0 0, L_0x562b8d30f150;  alias, 1 drivers
v0x562b8d01e060_0 .net "b", 0 0, L_0x562b8d30f490;  alias, 1 drivers
v0x562b8d01e130_0 .net "cout", 0 0, L_0x562b8d30ee70;  alias, 1 drivers
S_0x562b8d01e2a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d01d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30eee0 .functor XOR 1, L_0x562b8d30ea40, L_0x562b8d30e7a0, C4<0>, C4<0>;
L_0x562b8d30efe0 .functor AND 1, L_0x562b8d30ea40, L_0x562b8d30e7a0, C4<1>, C4<1>;
v0x562b8d01e510_0 .net "S", 0 0, L_0x562b8d30eee0;  alias, 1 drivers
v0x562b8d01e5d0_0 .net "a", 0 0, L_0x562b8d30ea40;  alias, 1 drivers
v0x562b8d01e6c0_0 .net "b", 0 0, L_0x562b8d30e7a0;  alias, 1 drivers
v0x562b8d01e7c0_0 .net "cout", 0 0, L_0x562b8d30efe0;  alias, 1 drivers
S_0x562b8d01ef50 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d01f150 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8d01f230 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d01ef50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d30f880 .functor OR 1, L_0x562b8d30f6a0, L_0x562b8d30f810, C4<0>, C4<0>;
v0x562b8d020120_0 .net "S", 0 0, L_0x562b8d30f710;  1 drivers
v0x562b8d0201e0_0 .net "a", 0 0, L_0x562b8d30f980;  1 drivers
v0x562b8d0202b0_0 .net "b", 0 0, L_0x562b8d30fab0;  1 drivers
v0x562b8d0203b0_0 .net "cin", 0 0, L_0x562b8d30f050;  alias, 1 drivers
v0x562b8d0204a0_0 .net "cout", 0 0, L_0x562b8d30f880;  alias, 1 drivers
v0x562b8d020590_0 .net "cout1", 0 0, L_0x562b8d30f6a0;  1 drivers
v0x562b8d020630_0 .net "cout2", 0 0, L_0x562b8d30f810;  1 drivers
v0x562b8d0206d0_0 .net "s1", 0 0, L_0x562b8d30eda0;  1 drivers
S_0x562b8d01f490 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d01f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30eda0 .functor XOR 1, L_0x562b8d30f980, L_0x562b8d30fab0, C4<0>, C4<0>;
L_0x562b8d30f6a0 .functor AND 1, L_0x562b8d30f980, L_0x562b8d30fab0, C4<1>, C4<1>;
v0x562b8d01f730_0 .net "S", 0 0, L_0x562b8d30eda0;  alias, 1 drivers
v0x562b8d01f810_0 .net "a", 0 0, L_0x562b8d30f980;  alias, 1 drivers
v0x562b8d01f8d0_0 .net "b", 0 0, L_0x562b8d30fab0;  alias, 1 drivers
v0x562b8d01f9a0_0 .net "cout", 0 0, L_0x562b8d30f6a0;  alias, 1 drivers
S_0x562b8d01fb10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d01f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30f710 .functor XOR 1, L_0x562b8d30f050, L_0x562b8d30eda0, C4<0>, C4<0>;
L_0x562b8d30f810 .functor AND 1, L_0x562b8d30f050, L_0x562b8d30eda0, C4<1>, C4<1>;
v0x562b8d01fd80_0 .net "S", 0 0, L_0x562b8d30f710;  alias, 1 drivers
v0x562b8d01fe40_0 .net "a", 0 0, L_0x562b8d30f050;  alias, 1 drivers
v0x562b8d01ff30_0 .net "b", 0 0, L_0x562b8d30eda0;  alias, 1 drivers
v0x562b8d020030_0 .net "cout", 0 0, L_0x562b8d30f810;  alias, 1 drivers
S_0x562b8d0207c0 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d0209c0 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8d020aa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0207c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3100c0 .functor OR 1, L_0x562b8d30fee0, L_0x562b8d310050, C4<0>, C4<0>;
v0x562b8d021990_0 .net "S", 0 0, L_0x562b8d30ff50;  1 drivers
v0x562b8d021a50_0 .net "a", 0 0, L_0x562b8d3101c0;  1 drivers
v0x562b8d021b20_0 .net "b", 0 0, L_0x562b8d3102f0;  1 drivers
v0x562b8d021c20_0 .net "cin", 0 0, L_0x562b8d30f880;  alias, 1 drivers
v0x562b8d021d10_0 .net "cout", 0 0, L_0x562b8d3100c0;  alias, 1 drivers
v0x562b8d021e00_0 .net "cout1", 0 0, L_0x562b8d30fee0;  1 drivers
v0x562b8d021ea0_0 .net "cout2", 0 0, L_0x562b8d310050;  1 drivers
v0x562b8d021f40_0 .net "s1", 0 0, L_0x562b8d30f5c0;  1 drivers
S_0x562b8d020d00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d020aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30f5c0 .functor XOR 1, L_0x562b8d3101c0, L_0x562b8d3102f0, C4<0>, C4<0>;
L_0x562b8d30fee0 .functor AND 1, L_0x562b8d3101c0, L_0x562b8d3102f0, C4<1>, C4<1>;
v0x562b8d020fa0_0 .net "S", 0 0, L_0x562b8d30f5c0;  alias, 1 drivers
v0x562b8d021080_0 .net "a", 0 0, L_0x562b8d3101c0;  alias, 1 drivers
v0x562b8d021140_0 .net "b", 0 0, L_0x562b8d3102f0;  alias, 1 drivers
v0x562b8d021210_0 .net "cout", 0 0, L_0x562b8d30fee0;  alias, 1 drivers
S_0x562b8d021380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d020aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d30ff50 .functor XOR 1, L_0x562b8d30f880, L_0x562b8d30f5c0, C4<0>, C4<0>;
L_0x562b8d310050 .functor AND 1, L_0x562b8d30f880, L_0x562b8d30f5c0, C4<1>, C4<1>;
v0x562b8d0215f0_0 .net "S", 0 0, L_0x562b8d30ff50;  alias, 1 drivers
v0x562b8d0216b0_0 .net "a", 0 0, L_0x562b8d30f880;  alias, 1 drivers
v0x562b8d0217a0_0 .net "b", 0 0, L_0x562b8d30f5c0;  alias, 1 drivers
v0x562b8d0218a0_0 .net "cout", 0 0, L_0x562b8d310050;  alias, 1 drivers
S_0x562b8d022030 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8d00ae30;
 .timescale 0 0;
P_0x562b8d022230 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8d022310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d022030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d310770 .functor OR 1, L_0x562b8d310590, L_0x562b8d310700, C4<0>, C4<0>;
v0x562b8d023200_0 .net "S", 0 0, L_0x562b8d310600;  1 drivers
v0x562b8d0232c0_0 .net "a", 0 0, L_0x562b8d3107e0;  1 drivers
v0x562b8d023390_0 .net "b", 0 0, L_0x562b8d310910;  1 drivers
v0x562b8d023490_0 .net "cin", 0 0, L_0x562b8d3100c0;  alias, 1 drivers
v0x562b8d023580_0 .net "cout", 0 0, L_0x562b8d310770;  alias, 1 drivers
v0x562b8d023670_0 .net "cout1", 0 0, L_0x562b8d310590;  1 drivers
v0x562b8d023710_0 .net "cout2", 0 0, L_0x562b8d310700;  1 drivers
v0x562b8d0237b0_0 .net "s1", 0 0, L_0x562b8d310520;  1 drivers
S_0x562b8d022570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d022310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d310520 .functor XOR 1, L_0x562b8d3107e0, L_0x562b8d310910, C4<0>, C4<0>;
L_0x562b8d310590 .functor AND 1, L_0x562b8d3107e0, L_0x562b8d310910, C4<1>, C4<1>;
v0x562b8d022810_0 .net "S", 0 0, L_0x562b8d310520;  alias, 1 drivers
v0x562b8d0228f0_0 .net "a", 0 0, L_0x562b8d3107e0;  alias, 1 drivers
v0x562b8d0229b0_0 .net "b", 0 0, L_0x562b8d310910;  alias, 1 drivers
v0x562b8d022a80_0 .net "cout", 0 0, L_0x562b8d310590;  alias, 1 drivers
S_0x562b8d022bf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d022310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d310600 .functor XOR 1, L_0x562b8d3100c0, L_0x562b8d310520, C4<0>, C4<0>;
L_0x562b8d310700 .functor AND 1, L_0x562b8d3100c0, L_0x562b8d310520, C4<1>, C4<1>;
v0x562b8d022e60_0 .net "S", 0 0, L_0x562b8d310600;  alias, 1 drivers
v0x562b8d022f20_0 .net "a", 0 0, L_0x562b8d3100c0;  alias, 1 drivers
v0x562b8d023010_0 .net "b", 0 0, L_0x562b8d310520;  alias, 1 drivers
v0x562b8d023110_0 .net "cout", 0 0, L_0x562b8d310700;  alias, 1 drivers
S_0x562b8d026040 .scope module, "ins4" "rca_Nbit" 3 161, 3 18 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8d026220 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f38f70e5cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d31e780 .functor BUFZ 1, L_0x7f38f70e5cd0, C4<0>, C4<0>, C4<0>;
L_0x562b8d31e7f0 .functor BUFZ 1, L_0x562b8d31e280, C4<0>, C4<0>, C4<0>;
v0x562b8d03ea20_0 .net "S", 15 0, L_0x562b8d31df10;  alias, 1 drivers
v0x562b8d03eb20_0 .net "a", 15 0, L_0x562b8d24e9c0;  alias, 1 drivers
v0x562b8d03ebe0_0 .net "b", 15 0, L_0x562b8c869130;  alias, 1 drivers
v0x562b8d03ece0 .array "carry", 0 16;
v0x562b8d03ece0_0 .net v0x562b8d03ece0 0, 0 0, L_0x562b8d31e780; 1 drivers
v0x562b8d03ece0_1 .net v0x562b8d03ece0 1, 0 0, L_0x562b8d317c60; 1 drivers
v0x562b8d03ece0_2 .net v0x562b8d03ece0 2, 0 0, L_0x562b8d318330; 1 drivers
v0x562b8d03ece0_3 .net v0x562b8d03ece0 3, 0 0, L_0x562b8d3188e0; 1 drivers
v0x562b8d03ece0_4 .net v0x562b8d03ece0 4, 0 0, L_0x562b8d318e90; 1 drivers
v0x562b8d03ece0_5 .net v0x562b8d03ece0 5, 0 0, L_0x562b8d319440; 1 drivers
v0x562b8d03ece0_6 .net v0x562b8d03ece0 6, 0 0, L_0x562b8d3198d0; 1 drivers
v0x562b8d03ece0_7 .net v0x562b8d03ece0 7, 0 0, L_0x562b8d319ef0; 1 drivers
v0x562b8d03ece0_8 .net v0x562b8d03ece0 8, 0 0, L_0x562b8d31a540; 1 drivers
v0x562b8d03ece0_9 .net v0x562b8d03ece0 9, 0 0, L_0x562b8d31acd0; 1 drivers
v0x562b8d03ece0_10 .net v0x562b8d03ece0 10, 0 0, L_0x562b8d31b3e0; 1 drivers
v0x562b8d03ece0_11 .net v0x562b8d03ece0 11, 0 0, L_0x562b8d31bb90; 1 drivers
v0x562b8d03ece0_12 .net v0x562b8d03ece0 12, 0 0, L_0x562b8d31c200; 1 drivers
v0x562b8d03ece0_13 .net v0x562b8d03ece0 13, 0 0, L_0x562b8d31c920; 1 drivers
v0x562b8d03ece0_14 .net v0x562b8d03ece0 14, 0 0, L_0x562b8d31d450; 1 drivers
v0x562b8d03ece0_15 .net v0x562b8d03ece0 15, 0 0, L_0x562b8d31db70; 1 drivers
v0x562b8d03ece0_16 .net v0x562b8d03ece0 16, 0 0, L_0x562b8d31e280; 1 drivers
v0x562b8d03ee60_0 .net "cin", 0 0, L_0x7f38f70e5cd0;  1 drivers
v0x562b8d03ef50_0 .net "cout", 0 0, L_0x562b8d31e7f0;  alias, 1 drivers
L_0x562b8d317d60 .part L_0x562b8d24e9c0, 0, 1;
L_0x562b8d317f20 .part L_0x562b8c869130, 0, 1;
L_0x562b8d318430 .part L_0x562b8d24e9c0, 1, 1;
L_0x562b8d318560 .part L_0x562b8c869130, 1, 1;
L_0x562b8d3189e0 .part L_0x562b8d24e9c0, 2, 1;
L_0x562b8d318b10 .part L_0x562b8c869130, 2, 1;
L_0x562b8d318f90 .part L_0x562b8d24e9c0, 3, 1;
L_0x562b8d3190c0 .part L_0x562b8c869130, 3, 1;
L_0x562b8d319540 .part L_0x562b8d24e9c0, 4, 1;
L_0x562b8d319670 .part L_0x562b8c869130, 4, 1;
L_0x562b8d3199d0 .part L_0x562b8d24e9c0, 5, 1;
L_0x562b8d319b00 .part L_0x562b8c869130, 5, 1;
L_0x562b8d319ff0 .part L_0x562b8d24e9c0, 6, 1;
L_0x562b8d31a120 .part L_0x562b8c869130, 6, 1;
L_0x562b8d31a680 .part L_0x562b8d24e9c0, 7, 1;
L_0x562b8d31a7b0 .part L_0x562b8c869130, 7, 1;
L_0x562b8d31ae10 .part L_0x562b8d24e9c0, 8, 1;
L_0x562b8d31af40 .part L_0x562b8c869130, 8, 1;
L_0x562b8d31b520 .part L_0x562b8d24e9c0, 9, 1;
L_0x562b8d31b650 .part L_0x562b8c869130, 9, 1;
L_0x562b8d31b070 .part L_0x562b8d24e9c0, 10, 1;
L_0x562b8d31bd60 .part L_0x562b8c869130, 10, 1;
L_0x562b8d31c340 .part L_0x562b8d24e9c0, 11, 1;
L_0x562b8d31c470 .part L_0x562b8c869130, 11, 1;
L_0x562b8d31ca60 .part L_0x562b8d24e9c0, 12, 1;
L_0x562b8d31cda0 .part L_0x562b8c869130, 12, 1;
L_0x562b8d31d590 .part L_0x562b8d24e9c0, 13, 1;
L_0x562b8d31d6c0 .part L_0x562b8c869130, 13, 1;
L_0x562b8d31dcb0 .part L_0x562b8d24e9c0, 14, 1;
L_0x562b8d31dde0 .part L_0x562b8c869130, 14, 1;
L_0x562b8d31e380 .part L_0x562b8d24e9c0, 15, 1;
L_0x562b8d31e4b0 .part L_0x562b8c869130, 15, 1;
LS_0x562b8d31df10_0_0 .concat8 [ 1 1 1 1], L_0x562b8d317a60, L_0x562b8d3181c0, L_0x562b8d318770, L_0x562b8d318d20;
LS_0x562b8d31df10_0_4 .concat8 [ 1 1 1 1], L_0x562b8d3192d0, L_0x562b8d3197f0, L_0x562b8d319d80, L_0x562b8d31a320;
LS_0x562b8d31df10_0_8 .concat8 [ 1 1 1 1], L_0x562b8d31aab0, L_0x562b8d31b250, L_0x562b8d31b970, L_0x562b8d31bfe0;
LS_0x562b8d31df10_0_12 .concat8 [ 1 1 1 1], L_0x562b8d31c700, L_0x562b8d31d230, L_0x562b8d31d950, L_0x562b8d31e080;
L_0x562b8d31df10 .concat8 [ 4 4 4 4], LS_0x562b8d31df10_0_0, LS_0x562b8d31df10_0_4, LS_0x562b8d31df10_0_8, LS_0x562b8d31df10_0_12;
S_0x562b8d026340 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d026540 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8d026620 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d026340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d317c60 .functor OR 1, L_0x562b8d3179f0, L_0x562b8d317b60, C4<0>, C4<0>;
v0x562b8d027520_0 .net "S", 0 0, L_0x562b8d317a60;  1 drivers
v0x562b8d0275e0_0 .net "a", 0 0, L_0x562b8d317d60;  1 drivers
v0x562b8d0276b0_0 .net "b", 0 0, L_0x562b8d317f20;  1 drivers
v0x562b8d0277b0_0 .net "cin", 0 0, L_0x562b8d31e780;  alias, 1 drivers
v0x562b8d027880_0 .net "cout", 0 0, L_0x562b8d317c60;  alias, 1 drivers
v0x562b8d027970_0 .net "cout1", 0 0, L_0x562b8d3179f0;  1 drivers
v0x562b8d027a10_0 .net "cout2", 0 0, L_0x562b8d317b60;  1 drivers
v0x562b8d027ae0_0 .net "s1", 0 0, L_0x562b8d317980;  1 drivers
S_0x562b8d026880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d026620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d317980 .functor XOR 1, L_0x562b8d317d60, L_0x562b8d317f20, C4<0>, C4<0>;
L_0x562b8d3179f0 .functor AND 1, L_0x562b8d317d60, L_0x562b8d317f20, C4<1>, C4<1>;
v0x562b8d026b20_0 .net "S", 0 0, L_0x562b8d317980;  alias, 1 drivers
v0x562b8d026c00_0 .net "a", 0 0, L_0x562b8d317d60;  alias, 1 drivers
v0x562b8d026cc0_0 .net "b", 0 0, L_0x562b8d317f20;  alias, 1 drivers
v0x562b8d026d90_0 .net "cout", 0 0, L_0x562b8d3179f0;  alias, 1 drivers
S_0x562b8d026f00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d026620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d317a60 .functor XOR 1, L_0x562b8d31e780, L_0x562b8d317980, C4<0>, C4<0>;
L_0x562b8d317b60 .functor AND 1, L_0x562b8d31e780, L_0x562b8d317980, C4<1>, C4<1>;
v0x562b8d027170_0 .net "S", 0 0, L_0x562b8d317a60;  alias, 1 drivers
v0x562b8d027230_0 .net "a", 0 0, L_0x562b8d31e780;  alias, 1 drivers
v0x562b8d0272f0_0 .net "b", 0 0, L_0x562b8d317980;  alias, 1 drivers
v0x562b8d0273f0_0 .net "cout", 0 0, L_0x562b8d317b60;  alias, 1 drivers
S_0x562b8d027bd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d027dd0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8d027e90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d027bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d318330 .functor OR 1, L_0x562b8d318150, L_0x562b8d3182c0, C4<0>, C4<0>;
v0x562b8d028d80_0 .net "S", 0 0, L_0x562b8d3181c0;  1 drivers
v0x562b8d028e40_0 .net "a", 0 0, L_0x562b8d318430;  1 drivers
v0x562b8d028f10_0 .net "b", 0 0, L_0x562b8d318560;  1 drivers
v0x562b8d029010_0 .net "cin", 0 0, L_0x562b8d317c60;  alias, 1 drivers
v0x562b8d029100_0 .net "cout", 0 0, L_0x562b8d318330;  alias, 1 drivers
v0x562b8d0291f0_0 .net "cout1", 0 0, L_0x562b8d318150;  1 drivers
v0x562b8d029290_0 .net "cout2", 0 0, L_0x562b8d3182c0;  1 drivers
v0x562b8d029330_0 .net "s1", 0 0, L_0x562b8d3180e0;  1 drivers
S_0x562b8d0280f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d027e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3180e0 .functor XOR 1, L_0x562b8d318430, L_0x562b8d318560, C4<0>, C4<0>;
L_0x562b8d318150 .functor AND 1, L_0x562b8d318430, L_0x562b8d318560, C4<1>, C4<1>;
v0x562b8d028390_0 .net "S", 0 0, L_0x562b8d3180e0;  alias, 1 drivers
v0x562b8d028470_0 .net "a", 0 0, L_0x562b8d318430;  alias, 1 drivers
v0x562b8d028530_0 .net "b", 0 0, L_0x562b8d318560;  alias, 1 drivers
v0x562b8d028600_0 .net "cout", 0 0, L_0x562b8d318150;  alias, 1 drivers
S_0x562b8d028770 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d027e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3181c0 .functor XOR 1, L_0x562b8d317c60, L_0x562b8d3180e0, C4<0>, C4<0>;
L_0x562b8d3182c0 .functor AND 1, L_0x562b8d317c60, L_0x562b8d3180e0, C4<1>, C4<1>;
v0x562b8d0289e0_0 .net "S", 0 0, L_0x562b8d3181c0;  alias, 1 drivers
v0x562b8d028aa0_0 .net "a", 0 0, L_0x562b8d317c60;  alias, 1 drivers
v0x562b8d028b90_0 .net "b", 0 0, L_0x562b8d3180e0;  alias, 1 drivers
v0x562b8d028c90_0 .net "cout", 0 0, L_0x562b8d3182c0;  alias, 1 drivers
S_0x562b8d029420 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d029620 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8d0296e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d029420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3188e0 .functor OR 1, L_0x562b8d318700, L_0x562b8d318870, C4<0>, C4<0>;
v0x562b8d02a600_0 .net "S", 0 0, L_0x562b8d318770;  1 drivers
v0x562b8d02a6c0_0 .net "a", 0 0, L_0x562b8d3189e0;  1 drivers
v0x562b8d02a790_0 .net "b", 0 0, L_0x562b8d318b10;  1 drivers
v0x562b8d02a890_0 .net "cin", 0 0, L_0x562b8d318330;  alias, 1 drivers
v0x562b8d02a980_0 .net "cout", 0 0, L_0x562b8d3188e0;  alias, 1 drivers
v0x562b8d02aa70_0 .net "cout1", 0 0, L_0x562b8d318700;  1 drivers
v0x562b8d02ab10_0 .net "cout2", 0 0, L_0x562b8d318870;  1 drivers
v0x562b8d02abb0_0 .net "s1", 0 0, L_0x562b8d318690;  1 drivers
S_0x562b8d029970 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0296e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d318690 .functor XOR 1, L_0x562b8d3189e0, L_0x562b8d318b10, C4<0>, C4<0>;
L_0x562b8d318700 .functor AND 1, L_0x562b8d3189e0, L_0x562b8d318b10, C4<1>, C4<1>;
v0x562b8d029c10_0 .net "S", 0 0, L_0x562b8d318690;  alias, 1 drivers
v0x562b8d029cf0_0 .net "a", 0 0, L_0x562b8d3189e0;  alias, 1 drivers
v0x562b8d029db0_0 .net "b", 0 0, L_0x562b8d318b10;  alias, 1 drivers
v0x562b8d029e80_0 .net "cout", 0 0, L_0x562b8d318700;  alias, 1 drivers
S_0x562b8d029ff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0296e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d318770 .functor XOR 1, L_0x562b8d318330, L_0x562b8d318690, C4<0>, C4<0>;
L_0x562b8d318870 .functor AND 1, L_0x562b8d318330, L_0x562b8d318690, C4<1>, C4<1>;
v0x562b8d02a260_0 .net "S", 0 0, L_0x562b8d318770;  alias, 1 drivers
v0x562b8d02a320_0 .net "a", 0 0, L_0x562b8d318330;  alias, 1 drivers
v0x562b8d02a410_0 .net "b", 0 0, L_0x562b8d318690;  alias, 1 drivers
v0x562b8d02a510_0 .net "cout", 0 0, L_0x562b8d318870;  alias, 1 drivers
S_0x562b8d02aca0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d02aea0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8d02af80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d02aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d318e90 .functor OR 1, L_0x562b8d318cb0, L_0x562b8d318e20, C4<0>, C4<0>;
v0x562b8d02be70_0 .net "S", 0 0, L_0x562b8d318d20;  1 drivers
v0x562b8d02bf30_0 .net "a", 0 0, L_0x562b8d318f90;  1 drivers
v0x562b8d02c000_0 .net "b", 0 0, L_0x562b8d3190c0;  1 drivers
v0x562b8d02c100_0 .net "cin", 0 0, L_0x562b8d3188e0;  alias, 1 drivers
v0x562b8d02c1f0_0 .net "cout", 0 0, L_0x562b8d318e90;  alias, 1 drivers
v0x562b8d02c2e0_0 .net "cout1", 0 0, L_0x562b8d318cb0;  1 drivers
v0x562b8d02c380_0 .net "cout2", 0 0, L_0x562b8d318e20;  1 drivers
v0x562b8d02c420_0 .net "s1", 0 0, L_0x562b8d318c40;  1 drivers
S_0x562b8d02b1e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d02af80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d318c40 .functor XOR 1, L_0x562b8d318f90, L_0x562b8d3190c0, C4<0>, C4<0>;
L_0x562b8d318cb0 .functor AND 1, L_0x562b8d318f90, L_0x562b8d3190c0, C4<1>, C4<1>;
v0x562b8d02b480_0 .net "S", 0 0, L_0x562b8d318c40;  alias, 1 drivers
v0x562b8d02b560_0 .net "a", 0 0, L_0x562b8d318f90;  alias, 1 drivers
v0x562b8d02b620_0 .net "b", 0 0, L_0x562b8d3190c0;  alias, 1 drivers
v0x562b8d02b6f0_0 .net "cout", 0 0, L_0x562b8d318cb0;  alias, 1 drivers
S_0x562b8d02b860 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d02af80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d318d20 .functor XOR 1, L_0x562b8d3188e0, L_0x562b8d318c40, C4<0>, C4<0>;
L_0x562b8d318e20 .functor AND 1, L_0x562b8d3188e0, L_0x562b8d318c40, C4<1>, C4<1>;
v0x562b8d02bad0_0 .net "S", 0 0, L_0x562b8d318d20;  alias, 1 drivers
v0x562b8d02bb90_0 .net "a", 0 0, L_0x562b8d3188e0;  alias, 1 drivers
v0x562b8d02bc80_0 .net "b", 0 0, L_0x562b8d318c40;  alias, 1 drivers
v0x562b8d02bd80_0 .net "cout", 0 0, L_0x562b8d318e20;  alias, 1 drivers
S_0x562b8d02c510 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d02c760 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8d02c840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d02c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d319440 .functor OR 1, L_0x562b8d319260, L_0x562b8d3193d0, C4<0>, C4<0>;
v0x562b8d02d700_0 .net "S", 0 0, L_0x562b8d3192d0;  1 drivers
v0x562b8d02d7c0_0 .net "a", 0 0, L_0x562b8d319540;  1 drivers
v0x562b8d02d890_0 .net "b", 0 0, L_0x562b8d319670;  1 drivers
v0x562b8d02d990_0 .net "cin", 0 0, L_0x562b8d318e90;  alias, 1 drivers
v0x562b8d02da80_0 .net "cout", 0 0, L_0x562b8d319440;  alias, 1 drivers
v0x562b8d02db70_0 .net "cout1", 0 0, L_0x562b8d319260;  1 drivers
v0x562b8d02dc10_0 .net "cout2", 0 0, L_0x562b8d3193d0;  1 drivers
v0x562b8d02dcb0_0 .net "s1", 0 0, L_0x562b8d3191f0;  1 drivers
S_0x562b8d02caa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d02c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3191f0 .functor XOR 1, L_0x562b8d319540, L_0x562b8d319670, C4<0>, C4<0>;
L_0x562b8d319260 .functor AND 1, L_0x562b8d319540, L_0x562b8d319670, C4<1>, C4<1>;
v0x562b8d02cd10_0 .net "S", 0 0, L_0x562b8d3191f0;  alias, 1 drivers
v0x562b8d02cdf0_0 .net "a", 0 0, L_0x562b8d319540;  alias, 1 drivers
v0x562b8d02ceb0_0 .net "b", 0 0, L_0x562b8d319670;  alias, 1 drivers
v0x562b8d02cf80_0 .net "cout", 0 0, L_0x562b8d319260;  alias, 1 drivers
S_0x562b8d02d0f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d02c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3192d0 .functor XOR 1, L_0x562b8d318e90, L_0x562b8d3191f0, C4<0>, C4<0>;
L_0x562b8d3193d0 .functor AND 1, L_0x562b8d318e90, L_0x562b8d3191f0, C4<1>, C4<1>;
v0x562b8d02d360_0 .net "S", 0 0, L_0x562b8d3192d0;  alias, 1 drivers
v0x562b8d02d420_0 .net "a", 0 0, L_0x562b8d318e90;  alias, 1 drivers
v0x562b8d02d510_0 .net "b", 0 0, L_0x562b8d3191f0;  alias, 1 drivers
v0x562b8d02d610_0 .net "cout", 0 0, L_0x562b8d3193d0;  alias, 1 drivers
S_0x562b8d02dda0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d02dfa0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8d02e080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d02dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3198d0 .functor OR 1, L_0x562b8d319780, L_0x562b8d319860, C4<0>, C4<0>;
v0x562b8d02ef70_0 .net "S", 0 0, L_0x562b8d3197f0;  1 drivers
v0x562b8d02f030_0 .net "a", 0 0, L_0x562b8d3199d0;  1 drivers
v0x562b8d02f100_0 .net "b", 0 0, L_0x562b8d319b00;  1 drivers
v0x562b8d02f200_0 .net "cin", 0 0, L_0x562b8d319440;  alias, 1 drivers
v0x562b8d02f2f0_0 .net "cout", 0 0, L_0x562b8d3198d0;  alias, 1 drivers
v0x562b8d02f3e0_0 .net "cout1", 0 0, L_0x562b8d319780;  1 drivers
v0x562b8d02f480_0 .net "cout2", 0 0, L_0x562b8d319860;  1 drivers
v0x562b8d02f520_0 .net "s1", 0 0, L_0x562b8d319710;  1 drivers
S_0x562b8d02e2e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d02e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d319710 .functor XOR 1, L_0x562b8d3199d0, L_0x562b8d319b00, C4<0>, C4<0>;
L_0x562b8d319780 .functor AND 1, L_0x562b8d3199d0, L_0x562b8d319b00, C4<1>, C4<1>;
v0x562b8d02e580_0 .net "S", 0 0, L_0x562b8d319710;  alias, 1 drivers
v0x562b8d02e660_0 .net "a", 0 0, L_0x562b8d3199d0;  alias, 1 drivers
v0x562b8d02e720_0 .net "b", 0 0, L_0x562b8d319b00;  alias, 1 drivers
v0x562b8d02e7f0_0 .net "cout", 0 0, L_0x562b8d319780;  alias, 1 drivers
S_0x562b8d02e960 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d02e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3197f0 .functor XOR 1, L_0x562b8d319440, L_0x562b8d319710, C4<0>, C4<0>;
L_0x562b8d319860 .functor AND 1, L_0x562b8d319440, L_0x562b8d319710, C4<1>, C4<1>;
v0x562b8d02ebd0_0 .net "S", 0 0, L_0x562b8d3197f0;  alias, 1 drivers
v0x562b8d02ec90_0 .net "a", 0 0, L_0x562b8d319440;  alias, 1 drivers
v0x562b8d02ed80_0 .net "b", 0 0, L_0x562b8d319710;  alias, 1 drivers
v0x562b8d02ee80_0 .net "cout", 0 0, L_0x562b8d319860;  alias, 1 drivers
S_0x562b8d02f610 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d02f810 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8d02f8f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d02f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d319ef0 .functor OR 1, L_0x562b8d319d10, L_0x562b8d319e80, C4<0>, C4<0>;
v0x562b8d0307e0_0 .net "S", 0 0, L_0x562b8d319d80;  1 drivers
v0x562b8d0308a0_0 .net "a", 0 0, L_0x562b8d319ff0;  1 drivers
v0x562b8d030970_0 .net "b", 0 0, L_0x562b8d31a120;  1 drivers
v0x562b8d030a70_0 .net "cin", 0 0, L_0x562b8d3198d0;  alias, 1 drivers
v0x562b8d030b60_0 .net "cout", 0 0, L_0x562b8d319ef0;  alias, 1 drivers
v0x562b8d030c50_0 .net "cout1", 0 0, L_0x562b8d319d10;  1 drivers
v0x562b8d030cf0_0 .net "cout2", 0 0, L_0x562b8d319e80;  1 drivers
v0x562b8d030d90_0 .net "s1", 0 0, L_0x562b8d319ca0;  1 drivers
S_0x562b8d02fb50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d02f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d319ca0 .functor XOR 1, L_0x562b8d319ff0, L_0x562b8d31a120, C4<0>, C4<0>;
L_0x562b8d319d10 .functor AND 1, L_0x562b8d319ff0, L_0x562b8d31a120, C4<1>, C4<1>;
v0x562b8d02fdf0_0 .net "S", 0 0, L_0x562b8d319ca0;  alias, 1 drivers
v0x562b8d02fed0_0 .net "a", 0 0, L_0x562b8d319ff0;  alias, 1 drivers
v0x562b8d02ff90_0 .net "b", 0 0, L_0x562b8d31a120;  alias, 1 drivers
v0x562b8d030060_0 .net "cout", 0 0, L_0x562b8d319d10;  alias, 1 drivers
S_0x562b8d0301d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d02f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d319d80 .functor XOR 1, L_0x562b8d3198d0, L_0x562b8d319ca0, C4<0>, C4<0>;
L_0x562b8d319e80 .functor AND 1, L_0x562b8d3198d0, L_0x562b8d319ca0, C4<1>, C4<1>;
v0x562b8d030440_0 .net "S", 0 0, L_0x562b8d319d80;  alias, 1 drivers
v0x562b8d030500_0 .net "a", 0 0, L_0x562b8d3198d0;  alias, 1 drivers
v0x562b8d0305f0_0 .net "b", 0 0, L_0x562b8d319ca0;  alias, 1 drivers
v0x562b8d0306f0_0 .net "cout", 0 0, L_0x562b8d319e80;  alias, 1 drivers
S_0x562b8d030e80 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d031080 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8d031160 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d030e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31a540 .functor OR 1, L_0x562b8d31a290, L_0x562b8d31a4b0, C4<0>, C4<0>;
v0x562b8d032050_0 .net "S", 0 0, L_0x562b8d31a320;  1 drivers
v0x562b8d032110_0 .net "a", 0 0, L_0x562b8d31a680;  1 drivers
v0x562b8d0321e0_0 .net "b", 0 0, L_0x562b8d31a7b0;  1 drivers
v0x562b8d0322e0_0 .net "cin", 0 0, L_0x562b8d319ef0;  alias, 1 drivers
v0x562b8d0323d0_0 .net "cout", 0 0, L_0x562b8d31a540;  alias, 1 drivers
v0x562b8d0324c0_0 .net "cout1", 0 0, L_0x562b8d31a290;  1 drivers
v0x562b8d032560_0 .net "cout2", 0 0, L_0x562b8d31a4b0;  1 drivers
v0x562b8d032600_0 .net "s1", 0 0, L_0x562b8d319c30;  1 drivers
S_0x562b8d0313c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d031160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d319c30 .functor XOR 1, L_0x562b8d31a680, L_0x562b8d31a7b0, C4<0>, C4<0>;
L_0x562b8d31a290 .functor AND 1, L_0x562b8d31a680, L_0x562b8d31a7b0, C4<1>, C4<1>;
v0x562b8d031660_0 .net "S", 0 0, L_0x562b8d319c30;  alias, 1 drivers
v0x562b8d031740_0 .net "a", 0 0, L_0x562b8d31a680;  alias, 1 drivers
v0x562b8d031800_0 .net "b", 0 0, L_0x562b8d31a7b0;  alias, 1 drivers
v0x562b8d0318d0_0 .net "cout", 0 0, L_0x562b8d31a290;  alias, 1 drivers
S_0x562b8d031a40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d031160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31a320 .functor XOR 1, L_0x562b8d319ef0, L_0x562b8d319c30, C4<0>, C4<0>;
L_0x562b8d31a4b0 .functor AND 1, L_0x562b8d319ef0, L_0x562b8d319c30, C4<1>, C4<1>;
v0x562b8d031cb0_0 .net "S", 0 0, L_0x562b8d31a320;  alias, 1 drivers
v0x562b8d031d70_0 .net "a", 0 0, L_0x562b8d319ef0;  alias, 1 drivers
v0x562b8d031e60_0 .net "b", 0 0, L_0x562b8d319c30;  alias, 1 drivers
v0x562b8d031f60_0 .net "cout", 0 0, L_0x562b8d31a4b0;  alias, 1 drivers
S_0x562b8d0326f0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d02c710 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8d032980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0326f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31acd0 .functor OR 1, L_0x562b8d31aa20, L_0x562b8d31ac40, C4<0>, C4<0>;
v0x562b8d033870_0 .net "S", 0 0, L_0x562b8d31aab0;  1 drivers
v0x562b8d033930_0 .net "a", 0 0, L_0x562b8d31ae10;  1 drivers
v0x562b8d033a00_0 .net "b", 0 0, L_0x562b8d31af40;  1 drivers
v0x562b8d033b00_0 .net "cin", 0 0, L_0x562b8d31a540;  alias, 1 drivers
v0x562b8d033bf0_0 .net "cout", 0 0, L_0x562b8d31acd0;  alias, 1 drivers
v0x562b8d033ce0_0 .net "cout1", 0 0, L_0x562b8d31aa20;  1 drivers
v0x562b8d033d80_0 .net "cout2", 0 0, L_0x562b8d31ac40;  1 drivers
v0x562b8d033e20_0 .net "s1", 0 0, L_0x562b8d31a970;  1 drivers
S_0x562b8d032be0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d032980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31a970 .functor XOR 1, L_0x562b8d31ae10, L_0x562b8d31af40, C4<0>, C4<0>;
L_0x562b8d31aa20 .functor AND 1, L_0x562b8d31ae10, L_0x562b8d31af40, C4<1>, C4<1>;
v0x562b8d032e80_0 .net "S", 0 0, L_0x562b8d31a970;  alias, 1 drivers
v0x562b8d032f60_0 .net "a", 0 0, L_0x562b8d31ae10;  alias, 1 drivers
v0x562b8d033020_0 .net "b", 0 0, L_0x562b8d31af40;  alias, 1 drivers
v0x562b8d0330f0_0 .net "cout", 0 0, L_0x562b8d31aa20;  alias, 1 drivers
S_0x562b8d033260 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d032980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31aab0 .functor XOR 1, L_0x562b8d31a540, L_0x562b8d31a970, C4<0>, C4<0>;
L_0x562b8d31ac40 .functor AND 1, L_0x562b8d31a540, L_0x562b8d31a970, C4<1>, C4<1>;
v0x562b8d0334d0_0 .net "S", 0 0, L_0x562b8d31aab0;  alias, 1 drivers
v0x562b8d033590_0 .net "a", 0 0, L_0x562b8d31a540;  alias, 1 drivers
v0x562b8d033680_0 .net "b", 0 0, L_0x562b8d31a970;  alias, 1 drivers
v0x562b8d033780_0 .net "cout", 0 0, L_0x562b8d31ac40;  alias, 1 drivers
S_0x562b8d033f10 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d034110 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8d0341f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d033f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31b3e0 .functor OR 1, L_0x562b8d31b1c0, L_0x562b8d31b350, C4<0>, C4<0>;
v0x562b8d0350e0_0 .net "S", 0 0, L_0x562b8d31b250;  1 drivers
v0x562b8d0351a0_0 .net "a", 0 0, L_0x562b8d31b520;  1 drivers
v0x562b8d035270_0 .net "b", 0 0, L_0x562b8d31b650;  1 drivers
v0x562b8d035370_0 .net "cin", 0 0, L_0x562b8d31acd0;  alias, 1 drivers
v0x562b8d035460_0 .net "cout", 0 0, L_0x562b8d31b3e0;  alias, 1 drivers
v0x562b8d035550_0 .net "cout1", 0 0, L_0x562b8d31b1c0;  1 drivers
v0x562b8d0355f0_0 .net "cout2", 0 0, L_0x562b8d31b350;  1 drivers
v0x562b8d035690_0 .net "s1", 0 0, L_0x562b8d31b110;  1 drivers
S_0x562b8d034450 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0341f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31b110 .functor XOR 1, L_0x562b8d31b520, L_0x562b8d31b650, C4<0>, C4<0>;
L_0x562b8d31b1c0 .functor AND 1, L_0x562b8d31b520, L_0x562b8d31b650, C4<1>, C4<1>;
v0x562b8d0346f0_0 .net "S", 0 0, L_0x562b8d31b110;  alias, 1 drivers
v0x562b8d0347d0_0 .net "a", 0 0, L_0x562b8d31b520;  alias, 1 drivers
v0x562b8d034890_0 .net "b", 0 0, L_0x562b8d31b650;  alias, 1 drivers
v0x562b8d034960_0 .net "cout", 0 0, L_0x562b8d31b1c0;  alias, 1 drivers
S_0x562b8d034ad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0341f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31b250 .functor XOR 1, L_0x562b8d31acd0, L_0x562b8d31b110, C4<0>, C4<0>;
L_0x562b8d31b350 .functor AND 1, L_0x562b8d31acd0, L_0x562b8d31b110, C4<1>, C4<1>;
v0x562b8d034d40_0 .net "S", 0 0, L_0x562b8d31b250;  alias, 1 drivers
v0x562b8d034e00_0 .net "a", 0 0, L_0x562b8d31acd0;  alias, 1 drivers
v0x562b8d034ef0_0 .net "b", 0 0, L_0x562b8d31b110;  alias, 1 drivers
v0x562b8d034ff0_0 .net "cout", 0 0, L_0x562b8d31b350;  alias, 1 drivers
S_0x562b8d035780 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d035980 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8d035a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d035780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31bb90 .functor OR 1, L_0x562b8d31b8e0, L_0x562b8d31bb00, C4<0>, C4<0>;
v0x562b8d036950_0 .net "S", 0 0, L_0x562b8d31b970;  1 drivers
v0x562b8d036a10_0 .net "a", 0 0, L_0x562b8d31b070;  1 drivers
v0x562b8d036ae0_0 .net "b", 0 0, L_0x562b8d31bd60;  1 drivers
v0x562b8d036be0_0 .net "cin", 0 0, L_0x562b8d31b3e0;  alias, 1 drivers
v0x562b8d036cd0_0 .net "cout", 0 0, L_0x562b8d31bb90;  alias, 1 drivers
v0x562b8d036dc0_0 .net "cout1", 0 0, L_0x562b8d31b8e0;  1 drivers
v0x562b8d036e60_0 .net "cout2", 0 0, L_0x562b8d31bb00;  1 drivers
v0x562b8d036f00_0 .net "s1", 0 0, L_0x562b8d31b830;  1 drivers
S_0x562b8d035cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d035a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31b830 .functor XOR 1, L_0x562b8d31b070, L_0x562b8d31bd60, C4<0>, C4<0>;
L_0x562b8d31b8e0 .functor AND 1, L_0x562b8d31b070, L_0x562b8d31bd60, C4<1>, C4<1>;
v0x562b8d035f60_0 .net "S", 0 0, L_0x562b8d31b830;  alias, 1 drivers
v0x562b8d036040_0 .net "a", 0 0, L_0x562b8d31b070;  alias, 1 drivers
v0x562b8d036100_0 .net "b", 0 0, L_0x562b8d31bd60;  alias, 1 drivers
v0x562b8d0361d0_0 .net "cout", 0 0, L_0x562b8d31b8e0;  alias, 1 drivers
S_0x562b8d036340 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d035a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31b970 .functor XOR 1, L_0x562b8d31b3e0, L_0x562b8d31b830, C4<0>, C4<0>;
L_0x562b8d31bb00 .functor AND 1, L_0x562b8d31b3e0, L_0x562b8d31b830, C4<1>, C4<1>;
v0x562b8d0365b0_0 .net "S", 0 0, L_0x562b8d31b970;  alias, 1 drivers
v0x562b8d036670_0 .net "a", 0 0, L_0x562b8d31b3e0;  alias, 1 drivers
v0x562b8d036760_0 .net "b", 0 0, L_0x562b8d31b830;  alias, 1 drivers
v0x562b8d036860_0 .net "cout", 0 0, L_0x562b8d31bb00;  alias, 1 drivers
S_0x562b8d036ff0 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d0371f0 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8d0372d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d036ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31c200 .functor OR 1, L_0x562b8d31bf50, L_0x562b8d31c170, C4<0>, C4<0>;
v0x562b8d0381c0_0 .net "S", 0 0, L_0x562b8d31bfe0;  1 drivers
v0x562b8d038280_0 .net "a", 0 0, L_0x562b8d31c340;  1 drivers
v0x562b8d038350_0 .net "b", 0 0, L_0x562b8d31c470;  1 drivers
v0x562b8d038450_0 .net "cin", 0 0, L_0x562b8d31bb90;  alias, 1 drivers
v0x562b8d038540_0 .net "cout", 0 0, L_0x562b8d31c200;  alias, 1 drivers
v0x562b8d038630_0 .net "cout1", 0 0, L_0x562b8d31bf50;  1 drivers
v0x562b8d0386d0_0 .net "cout2", 0 0, L_0x562b8d31c170;  1 drivers
v0x562b8d038770_0 .net "s1", 0 0, L_0x562b8d31b780;  1 drivers
S_0x562b8d037530 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0372d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31b780 .functor XOR 1, L_0x562b8d31c340, L_0x562b8d31c470, C4<0>, C4<0>;
L_0x562b8d31bf50 .functor AND 1, L_0x562b8d31c340, L_0x562b8d31c470, C4<1>, C4<1>;
v0x562b8d0377d0_0 .net "S", 0 0, L_0x562b8d31b780;  alias, 1 drivers
v0x562b8d0378b0_0 .net "a", 0 0, L_0x562b8d31c340;  alias, 1 drivers
v0x562b8d037970_0 .net "b", 0 0, L_0x562b8d31c470;  alias, 1 drivers
v0x562b8d037a40_0 .net "cout", 0 0, L_0x562b8d31bf50;  alias, 1 drivers
S_0x562b8d037bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0372d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31bfe0 .functor XOR 1, L_0x562b8d31bb90, L_0x562b8d31b780, C4<0>, C4<0>;
L_0x562b8d31c170 .functor AND 1, L_0x562b8d31bb90, L_0x562b8d31b780, C4<1>, C4<1>;
v0x562b8d037e20_0 .net "S", 0 0, L_0x562b8d31bfe0;  alias, 1 drivers
v0x562b8d037ee0_0 .net "a", 0 0, L_0x562b8d31bb90;  alias, 1 drivers
v0x562b8d037fd0_0 .net "b", 0 0, L_0x562b8d31b780;  alias, 1 drivers
v0x562b8d0380d0_0 .net "cout", 0 0, L_0x562b8d31c170;  alias, 1 drivers
S_0x562b8d038860 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d038a60 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8d038b40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d038860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31c920 .functor OR 1, L_0x562b8d31c670, L_0x562b8d31c890, C4<0>, C4<0>;
v0x562b8d039a30_0 .net "S", 0 0, L_0x562b8d31c700;  1 drivers
v0x562b8d039af0_0 .net "a", 0 0, L_0x562b8d31ca60;  1 drivers
v0x562b8d039bc0_0 .net "b", 0 0, L_0x562b8d31cda0;  1 drivers
v0x562b8d039cc0_0 .net "cin", 0 0, L_0x562b8d31c200;  alias, 1 drivers
v0x562b8d039db0_0 .net "cout", 0 0, L_0x562b8d31c920;  alias, 1 drivers
v0x562b8d039ea0_0 .net "cout1", 0 0, L_0x562b8d31c670;  1 drivers
v0x562b8d039f40_0 .net "cout2", 0 0, L_0x562b8d31c890;  1 drivers
v0x562b8d039fe0_0 .net "s1", 0 0, L_0x562b8d31be90;  1 drivers
S_0x562b8d038da0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d038b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31be90 .functor XOR 1, L_0x562b8d31ca60, L_0x562b8d31cda0, C4<0>, C4<0>;
L_0x562b8d31c670 .functor AND 1, L_0x562b8d31ca60, L_0x562b8d31cda0, C4<1>, C4<1>;
v0x562b8d039040_0 .net "S", 0 0, L_0x562b8d31be90;  alias, 1 drivers
v0x562b8d039120_0 .net "a", 0 0, L_0x562b8d31ca60;  alias, 1 drivers
v0x562b8d0391e0_0 .net "b", 0 0, L_0x562b8d31cda0;  alias, 1 drivers
v0x562b8d0392b0_0 .net "cout", 0 0, L_0x562b8d31c670;  alias, 1 drivers
S_0x562b8d039420 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d038b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31c700 .functor XOR 1, L_0x562b8d31c200, L_0x562b8d31be90, C4<0>, C4<0>;
L_0x562b8d31c890 .functor AND 1, L_0x562b8d31c200, L_0x562b8d31be90, C4<1>, C4<1>;
v0x562b8d039690_0 .net "S", 0 0, L_0x562b8d31c700;  alias, 1 drivers
v0x562b8d039750_0 .net "a", 0 0, L_0x562b8d31c200;  alias, 1 drivers
v0x562b8d039840_0 .net "b", 0 0, L_0x562b8d31be90;  alias, 1 drivers
v0x562b8d039940_0 .net "cout", 0 0, L_0x562b8d31c890;  alias, 1 drivers
S_0x562b8d03a0d0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d03a2d0 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8d03a3b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d03a0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31d450 .functor OR 1, L_0x562b8d31d1c0, L_0x562b8d31d3c0, C4<0>, C4<0>;
v0x562b8d03b2a0_0 .net "S", 0 0, L_0x562b8d31d230;  1 drivers
v0x562b8d03b360_0 .net "a", 0 0, L_0x562b8d31d590;  1 drivers
v0x562b8d03b430_0 .net "b", 0 0, L_0x562b8d31d6c0;  1 drivers
v0x562b8d03b530_0 .net "cin", 0 0, L_0x562b8d31c920;  alias, 1 drivers
v0x562b8d03b620_0 .net "cout", 0 0, L_0x562b8d31d450;  alias, 1 drivers
v0x562b8d03b710_0 .net "cout1", 0 0, L_0x562b8d31d1c0;  1 drivers
v0x562b8d03b7b0_0 .net "cout2", 0 0, L_0x562b8d31d3c0;  1 drivers
v0x562b8d03b850_0 .net "s1", 0 0, L_0x562b8d31c5a0;  1 drivers
S_0x562b8d03a610 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d03a3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31c5a0 .functor XOR 1, L_0x562b8d31d590, L_0x562b8d31d6c0, C4<0>, C4<0>;
L_0x562b8d31d1c0 .functor AND 1, L_0x562b8d31d590, L_0x562b8d31d6c0, C4<1>, C4<1>;
v0x562b8d03a8b0_0 .net "S", 0 0, L_0x562b8d31c5a0;  alias, 1 drivers
v0x562b8d03a990_0 .net "a", 0 0, L_0x562b8d31d590;  alias, 1 drivers
v0x562b8d03aa50_0 .net "b", 0 0, L_0x562b8d31d6c0;  alias, 1 drivers
v0x562b8d03ab20_0 .net "cout", 0 0, L_0x562b8d31d1c0;  alias, 1 drivers
S_0x562b8d03ac90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d03a3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31d230 .functor XOR 1, L_0x562b8d31c920, L_0x562b8d31c5a0, C4<0>, C4<0>;
L_0x562b8d31d3c0 .functor AND 1, L_0x562b8d31c920, L_0x562b8d31c5a0, C4<1>, C4<1>;
v0x562b8d03af00_0 .net "S", 0 0, L_0x562b8d31d230;  alias, 1 drivers
v0x562b8d03afc0_0 .net "a", 0 0, L_0x562b8d31c920;  alias, 1 drivers
v0x562b8d03b0b0_0 .net "b", 0 0, L_0x562b8d31c5a0;  alias, 1 drivers
v0x562b8d03b1b0_0 .net "cout", 0 0, L_0x562b8d31d3c0;  alias, 1 drivers
S_0x562b8d03b940 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d03bb40 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8d03bc20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d03b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31db70 .functor OR 1, L_0x562b8d31d8e0, L_0x562b8d31dae0, C4<0>, C4<0>;
v0x562b8d03cb10_0 .net "S", 0 0, L_0x562b8d31d950;  1 drivers
v0x562b8d03cbd0_0 .net "a", 0 0, L_0x562b8d31dcb0;  1 drivers
v0x562b8d03cca0_0 .net "b", 0 0, L_0x562b8d31dde0;  1 drivers
v0x562b8d03cda0_0 .net "cin", 0 0, L_0x562b8d31d450;  alias, 1 drivers
v0x562b8d03ce90_0 .net "cout", 0 0, L_0x562b8d31db70;  alias, 1 drivers
v0x562b8d03cf80_0 .net "cout1", 0 0, L_0x562b8d31d8e0;  1 drivers
v0x562b8d03d020_0 .net "cout2", 0 0, L_0x562b8d31dae0;  1 drivers
v0x562b8d03d0c0_0 .net "s1", 0 0, L_0x562b8d31d0e0;  1 drivers
S_0x562b8d03be80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d03bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31d0e0 .functor XOR 1, L_0x562b8d31dcb0, L_0x562b8d31dde0, C4<0>, C4<0>;
L_0x562b8d31d8e0 .functor AND 1, L_0x562b8d31dcb0, L_0x562b8d31dde0, C4<1>, C4<1>;
v0x562b8d03c120_0 .net "S", 0 0, L_0x562b8d31d0e0;  alias, 1 drivers
v0x562b8d03c200_0 .net "a", 0 0, L_0x562b8d31dcb0;  alias, 1 drivers
v0x562b8d03c2c0_0 .net "b", 0 0, L_0x562b8d31dde0;  alias, 1 drivers
v0x562b8d03c390_0 .net "cout", 0 0, L_0x562b8d31d8e0;  alias, 1 drivers
S_0x562b8d03c500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d03bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31d950 .functor XOR 1, L_0x562b8d31d450, L_0x562b8d31d0e0, C4<0>, C4<0>;
L_0x562b8d31dae0 .functor AND 1, L_0x562b8d31d450, L_0x562b8d31d0e0, C4<1>, C4<1>;
v0x562b8d03c770_0 .net "S", 0 0, L_0x562b8d31d950;  alias, 1 drivers
v0x562b8d03c830_0 .net "a", 0 0, L_0x562b8d31d450;  alias, 1 drivers
v0x562b8d03c920_0 .net "b", 0 0, L_0x562b8d31d0e0;  alias, 1 drivers
v0x562b8d03ca20_0 .net "cout", 0 0, L_0x562b8d31dae0;  alias, 1 drivers
S_0x562b8d03d1b0 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8d026040;
 .timescale 0 0;
P_0x562b8d03d3b0 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8d03d490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d03d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31e280 .functor OR 1, L_0x562b8d31e010, L_0x562b8d31e1f0, C4<0>, C4<0>;
v0x562b8d03e380_0 .net "S", 0 0, L_0x562b8d31e080;  1 drivers
v0x562b8d03e440_0 .net "a", 0 0, L_0x562b8d31e380;  1 drivers
v0x562b8d03e510_0 .net "b", 0 0, L_0x562b8d31e4b0;  1 drivers
v0x562b8d03e610_0 .net "cin", 0 0, L_0x562b8d31db70;  alias, 1 drivers
v0x562b8d03e700_0 .net "cout", 0 0, L_0x562b8d31e280;  alias, 1 drivers
v0x562b8d03e7f0_0 .net "cout1", 0 0, L_0x562b8d31e010;  1 drivers
v0x562b8d03e890_0 .net "cout2", 0 0, L_0x562b8d31e1f0;  1 drivers
v0x562b8d03e930_0 .net "s1", 0 0, L_0x562b8d31d7f0;  1 drivers
S_0x562b8d03d6f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d03d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31d7f0 .functor XOR 1, L_0x562b8d31e380, L_0x562b8d31e4b0, C4<0>, C4<0>;
L_0x562b8d31e010 .functor AND 1, L_0x562b8d31e380, L_0x562b8d31e4b0, C4<1>, C4<1>;
v0x562b8d03d990_0 .net "S", 0 0, L_0x562b8d31d7f0;  alias, 1 drivers
v0x562b8d03da70_0 .net "a", 0 0, L_0x562b8d31e380;  alias, 1 drivers
v0x562b8d03db30_0 .net "b", 0 0, L_0x562b8d31e4b0;  alias, 1 drivers
v0x562b8d03dc00_0 .net "cout", 0 0, L_0x562b8d31e010;  alias, 1 drivers
S_0x562b8d03dd70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d03d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31e080 .functor XOR 1, L_0x562b8d31db70, L_0x562b8d31d7f0, C4<0>, C4<0>;
L_0x562b8d31e1f0 .functor AND 1, L_0x562b8d31db70, L_0x562b8d31d7f0, C4<1>, C4<1>;
v0x562b8d03dfe0_0 .net "S", 0 0, L_0x562b8d31e080;  alias, 1 drivers
v0x562b8d03e0a0_0 .net "a", 0 0, L_0x562b8d31db70;  alias, 1 drivers
v0x562b8d03e190_0 .net "b", 0 0, L_0x562b8d31d7f0;  alias, 1 drivers
v0x562b8d03e290_0 .net "cout", 0 0, L_0x562b8d31e1f0;  alias, 1 drivers
S_0x562b8d03f070 .scope module, "ins5" "rca_Nbit" 3 162, 3 18 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8d03f250 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x562b8d325f70 .functor BUFZ 1, L_0x562b8d31e7f0, C4<0>, C4<0>, C4<0>;
L_0x562b8d326070 .functor BUFZ 1, L_0x562b8d325a70, C4<0>, C4<0>, C4<0>;
v0x562b8d057b60_0 .net "S", 15 0, L_0x562b8d325700;  alias, 1 drivers
v0x562b8d057c60_0 .net "a", 15 0, L_0x562b8d31df10;  alias, 1 drivers
v0x562b8d057d20_0 .net "b", 15 0, L_0x562b8d317850;  alias, 1 drivers
v0x562b8d057df0 .array "carry", 0 16;
v0x562b8d057df0_0 .net v0x562b8d057df0 0, 0 0, L_0x562b8d325f70; 1 drivers
v0x562b8d057df0_1 .net v0x562b8d057df0 1, 0 0, L_0x562b8d31ecd0; 1 drivers
v0x562b8d057df0_2 .net v0x562b8d057df0 2, 0 0, L_0x562b8d31f430; 1 drivers
v0x562b8d057df0_3 .net v0x562b8d057df0 3, 0 0, L_0x562b8d31fb50; 1 drivers
v0x562b8d057df0_4 .net v0x562b8d057df0 4, 0 0, L_0x562b8d320250; 1 drivers
v0x562b8d057df0_5 .net v0x562b8d057df0 5, 0 0, L_0x562b8d3209a0; 1 drivers
v0x562b8d057df0_6 .net v0x562b8d057df0 6, 0 0, L_0x562b8d320fc0; 1 drivers
v0x562b8d057df0_7 .net v0x562b8d057df0 7, 0 0, L_0x562b8d3216a0; 1 drivers
v0x562b8d057df0_8 .net v0x562b8d057df0 8, 0 0, L_0x562b8d321d30; 1 drivers
v0x562b8d057df0_9 .net v0x562b8d057df0 9, 0 0, L_0x562b8d3224c0; 1 drivers
v0x562b8d057df0_10 .net v0x562b8d057df0 10, 0 0, L_0x562b8d322bd0; 1 drivers
v0x562b8d057df0_11 .net v0x562b8d057df0 11, 0 0, L_0x562b8d323380; 1 drivers
v0x562b8d057df0_12 .net v0x562b8d057df0 12, 0 0, L_0x562b8d3239f0; 1 drivers
v0x562b8d057df0_13 .net v0x562b8d057df0 13, 0 0, L_0x562b8d324110; 1 drivers
v0x562b8d057df0_14 .net v0x562b8d057df0 14, 0 0, L_0x562b8d324a30; 1 drivers
v0x562b8d057df0_15 .net v0x562b8d057df0 15, 0 0, L_0x562b8d325360; 1 drivers
v0x562b8d057df0_16 .net v0x562b8d057df0 16, 0 0, L_0x562b8d325a70; 1 drivers
v0x562b8d057f70_0 .net "cin", 0 0, L_0x562b8d31e7f0;  alias, 1 drivers
v0x562b8d058060_0 .net "cout", 0 0, L_0x562b8d326070;  alias, 1 drivers
L_0x562b8d31ee10 .part L_0x562b8d31df10, 0, 1;
L_0x562b8d31eff0 .part L_0x562b8d317850, 0, 1;
L_0x562b8d31f570 .part L_0x562b8d31df10, 1, 1;
L_0x562b8d31f6a0 .part L_0x562b8d317850, 1, 1;
L_0x562b8d31fc90 .part L_0x562b8d31df10, 2, 1;
L_0x562b8d31fdc0 .part L_0x562b8d317850, 2, 1;
L_0x562b8d320390 .part L_0x562b8d31df10, 3, 1;
L_0x562b8d3204c0 .part L_0x562b8d317850, 3, 1;
L_0x562b8d320ae0 .part L_0x562b8d31df10, 4, 1;
L_0x562b8d320c10 .part L_0x562b8d317850, 4, 1;
L_0x562b8d321100 .part L_0x562b8d31df10, 5, 1;
L_0x562b8d321230 .part L_0x562b8d317850, 5, 1;
L_0x562b8d3217e0 .part L_0x562b8d31df10, 6, 1;
L_0x562b8d321910 .part L_0x562b8d317850, 6, 1;
L_0x562b8d321e70 .part L_0x562b8d31df10, 7, 1;
L_0x562b8d321fa0 .part L_0x562b8d317850, 7, 1;
L_0x562b8d322600 .part L_0x562b8d31df10, 8, 1;
L_0x562b8d322730 .part L_0x562b8d317850, 8, 1;
L_0x562b8d322d10 .part L_0x562b8d31df10, 9, 1;
L_0x562b8d322e40 .part L_0x562b8d317850, 9, 1;
L_0x562b8d322860 .part L_0x562b8d31df10, 10, 1;
L_0x562b8d323550 .part L_0x562b8d317850, 10, 1;
L_0x562b8d323b30 .part L_0x562b8d31df10, 11, 1;
L_0x562b8d323c60 .part L_0x562b8d317850, 11, 1;
L_0x562b8d324250 .part L_0x562b8d31df10, 12, 1;
L_0x562b8d324590 .part L_0x562b8d317850, 12, 1;
L_0x562b8d324b70 .part L_0x562b8d31df10, 13, 1;
L_0x562b8d324ca0 .part L_0x562b8d317850, 13, 1;
L_0x562b8d3254a0 .part L_0x562b8d31df10, 14, 1;
L_0x562b8d3255d0 .part L_0x562b8d317850, 14, 1;
L_0x562b8d325b70 .part L_0x562b8d31df10, 15, 1;
L_0x562b8d325ca0 .part L_0x562b8d317850, 15, 1;
LS_0x562b8d325700_0_0 .concat8 [ 1 1 1 1], L_0x562b8d31ea20, L_0x562b8d31f260, L_0x562b8d31f980, L_0x562b8d320030;
LS_0x562b8d325700_0_4 .concat8 [ 1 1 1 1], L_0x562b8d320780, L_0x562b8d320df0, L_0x562b8d321510, L_0x562b8d321b10;
LS_0x562b8d325700_0_8 .concat8 [ 1 1 1 1], L_0x562b8d3222a0, L_0x562b8d322a40, L_0x562b8d323160, L_0x562b8d3237d0;
LS_0x562b8d325700_0_12 .concat8 [ 1 1 1 1], L_0x562b8d323ef0, L_0x562b8d324810, L_0x562b8d325140, L_0x562b8d325870;
L_0x562b8d325700 .concat8 [ 4 4 4 4], LS_0x562b8d325700_0_0, LS_0x562b8d325700_0_4, LS_0x562b8d325700_0_8, LS_0x562b8d325700_0_12;
S_0x562b8d03f430 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d03f650 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8d03f730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d03f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31ecd0 .functor OR 1, L_0x562b8d31e940, L_0x562b8d31ebb0, C4<0>, C4<0>;
v0x562b8d040660_0 .net "S", 0 0, L_0x562b8d31ea20;  1 drivers
v0x562b8d040720_0 .net "a", 0 0, L_0x562b8d31ee10;  1 drivers
v0x562b8d0407f0_0 .net "b", 0 0, L_0x562b8d31eff0;  1 drivers
v0x562b8d0408f0_0 .net "cin", 0 0, L_0x562b8d325f70;  alias, 1 drivers
v0x562b8d0409c0_0 .net "cout", 0 0, L_0x562b8d31ecd0;  alias, 1 drivers
v0x562b8d040ab0_0 .net "cout1", 0 0, L_0x562b8d31e940;  1 drivers
v0x562b8d040b50_0 .net "cout2", 0 0, L_0x562b8d31ebb0;  1 drivers
v0x562b8d040c20_0 .net "s1", 0 0, L_0x562b8d31e860;  1 drivers
S_0x562b8d03f9c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d03f730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31e860 .functor XOR 1, L_0x562b8d31ee10, L_0x562b8d31eff0, C4<0>, C4<0>;
L_0x562b8d31e940 .functor AND 1, L_0x562b8d31ee10, L_0x562b8d31eff0, C4<1>, C4<1>;
v0x562b8d03fc60_0 .net "S", 0 0, L_0x562b8d31e860;  alias, 1 drivers
v0x562b8d03fd40_0 .net "a", 0 0, L_0x562b8d31ee10;  alias, 1 drivers
v0x562b8d03fe00_0 .net "b", 0 0, L_0x562b8d31eff0;  alias, 1 drivers
v0x562b8d03fed0_0 .net "cout", 0 0, L_0x562b8d31e940;  alias, 1 drivers
S_0x562b8d040040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d03f730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31ea20 .functor XOR 1, L_0x562b8d325f70, L_0x562b8d31e860, C4<0>, C4<0>;
L_0x562b8d31ebb0 .functor AND 1, L_0x562b8d325f70, L_0x562b8d31e860, C4<1>, C4<1>;
v0x562b8d0402b0_0 .net "S", 0 0, L_0x562b8d31ea20;  alias, 1 drivers
v0x562b8d040370_0 .net "a", 0 0, L_0x562b8d325f70;  alias, 1 drivers
v0x562b8d040430_0 .net "b", 0 0, L_0x562b8d31e860;  alias, 1 drivers
v0x562b8d040530_0 .net "cout", 0 0, L_0x562b8d31ebb0;  alias, 1 drivers
S_0x562b8d040d10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d040f10 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8d040fd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d040d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31f430 .functor OR 1, L_0x562b8d31f1d0, L_0x562b8d31f3a0, C4<0>, C4<0>;
v0x562b8d041ec0_0 .net "S", 0 0, L_0x562b8d31f260;  1 drivers
v0x562b8d041f80_0 .net "a", 0 0, L_0x562b8d31f570;  1 drivers
v0x562b8d042050_0 .net "b", 0 0, L_0x562b8d31f6a0;  1 drivers
v0x562b8d042150_0 .net "cin", 0 0, L_0x562b8d31ecd0;  alias, 1 drivers
v0x562b8d042240_0 .net "cout", 0 0, L_0x562b8d31f430;  alias, 1 drivers
v0x562b8d042330_0 .net "cout1", 0 0, L_0x562b8d31f1d0;  1 drivers
v0x562b8d0423d0_0 .net "cout2", 0 0, L_0x562b8d31f3a0;  1 drivers
v0x562b8d042470_0 .net "s1", 0 0, L_0x562b8d31f120;  1 drivers
S_0x562b8d041230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d040fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31f120 .functor XOR 1, L_0x562b8d31f570, L_0x562b8d31f6a0, C4<0>, C4<0>;
L_0x562b8d31f1d0 .functor AND 1, L_0x562b8d31f570, L_0x562b8d31f6a0, C4<1>, C4<1>;
v0x562b8d0414d0_0 .net "S", 0 0, L_0x562b8d31f120;  alias, 1 drivers
v0x562b8d0415b0_0 .net "a", 0 0, L_0x562b8d31f570;  alias, 1 drivers
v0x562b8d041670_0 .net "b", 0 0, L_0x562b8d31f6a0;  alias, 1 drivers
v0x562b8d041740_0 .net "cout", 0 0, L_0x562b8d31f1d0;  alias, 1 drivers
S_0x562b8d0418b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d040fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31f260 .functor XOR 1, L_0x562b8d31ecd0, L_0x562b8d31f120, C4<0>, C4<0>;
L_0x562b8d31f3a0 .functor AND 1, L_0x562b8d31ecd0, L_0x562b8d31f120, C4<1>, C4<1>;
v0x562b8d041b20_0 .net "S", 0 0, L_0x562b8d31f260;  alias, 1 drivers
v0x562b8d041be0_0 .net "a", 0 0, L_0x562b8d31ecd0;  alias, 1 drivers
v0x562b8d041cd0_0 .net "b", 0 0, L_0x562b8d31f120;  alias, 1 drivers
v0x562b8d041dd0_0 .net "cout", 0 0, L_0x562b8d31f3a0;  alias, 1 drivers
S_0x562b8d042560 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d042760 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8d042820 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d042560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d31fb50 .functor OR 1, L_0x562b8d31f8f0, L_0x562b8d31fac0, C4<0>, C4<0>;
v0x562b8d043740_0 .net "S", 0 0, L_0x562b8d31f980;  1 drivers
v0x562b8d043800_0 .net "a", 0 0, L_0x562b8d31fc90;  1 drivers
v0x562b8d0438d0_0 .net "b", 0 0, L_0x562b8d31fdc0;  1 drivers
v0x562b8d0439d0_0 .net "cin", 0 0, L_0x562b8d31f430;  alias, 1 drivers
v0x562b8d043ac0_0 .net "cout", 0 0, L_0x562b8d31fb50;  alias, 1 drivers
v0x562b8d043bb0_0 .net "cout1", 0 0, L_0x562b8d31f8f0;  1 drivers
v0x562b8d043c50_0 .net "cout2", 0 0, L_0x562b8d31fac0;  1 drivers
v0x562b8d043cf0_0 .net "s1", 0 0, L_0x562b8d31f860;  1 drivers
S_0x562b8d042ab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d042820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31f860 .functor XOR 1, L_0x562b8d31fc90, L_0x562b8d31fdc0, C4<0>, C4<0>;
L_0x562b8d31f8f0 .functor AND 1, L_0x562b8d31fc90, L_0x562b8d31fdc0, C4<1>, C4<1>;
v0x562b8d042d50_0 .net "S", 0 0, L_0x562b8d31f860;  alias, 1 drivers
v0x562b8d042e30_0 .net "a", 0 0, L_0x562b8d31fc90;  alias, 1 drivers
v0x562b8d042ef0_0 .net "b", 0 0, L_0x562b8d31fdc0;  alias, 1 drivers
v0x562b8d042fc0_0 .net "cout", 0 0, L_0x562b8d31f8f0;  alias, 1 drivers
S_0x562b8d043130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d042820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31f980 .functor XOR 1, L_0x562b8d31f430, L_0x562b8d31f860, C4<0>, C4<0>;
L_0x562b8d31fac0 .functor AND 1, L_0x562b8d31f430, L_0x562b8d31f860, C4<1>, C4<1>;
v0x562b8d0433a0_0 .net "S", 0 0, L_0x562b8d31f980;  alias, 1 drivers
v0x562b8d043460_0 .net "a", 0 0, L_0x562b8d31f430;  alias, 1 drivers
v0x562b8d043550_0 .net "b", 0 0, L_0x562b8d31f860;  alias, 1 drivers
v0x562b8d043650_0 .net "cout", 0 0, L_0x562b8d31fac0;  alias, 1 drivers
S_0x562b8d043de0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d043fe0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8d0440c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d043de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d320250 .functor OR 1, L_0x562b8d31ffa0, L_0x562b8d3201c0, C4<0>, C4<0>;
v0x562b8d044fb0_0 .net "S", 0 0, L_0x562b8d320030;  1 drivers
v0x562b8d045070_0 .net "a", 0 0, L_0x562b8d320390;  1 drivers
v0x562b8d045140_0 .net "b", 0 0, L_0x562b8d3204c0;  1 drivers
v0x562b8d045240_0 .net "cin", 0 0, L_0x562b8d31fb50;  alias, 1 drivers
v0x562b8d045330_0 .net "cout", 0 0, L_0x562b8d320250;  alias, 1 drivers
v0x562b8d045420_0 .net "cout1", 0 0, L_0x562b8d31ffa0;  1 drivers
v0x562b8d0454c0_0 .net "cout2", 0 0, L_0x562b8d3201c0;  1 drivers
v0x562b8d045560_0 .net "s1", 0 0, L_0x562b8d31fef0;  1 drivers
S_0x562b8d044320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0440c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d31fef0 .functor XOR 1, L_0x562b8d320390, L_0x562b8d3204c0, C4<0>, C4<0>;
L_0x562b8d31ffa0 .functor AND 1, L_0x562b8d320390, L_0x562b8d3204c0, C4<1>, C4<1>;
v0x562b8d0445c0_0 .net "S", 0 0, L_0x562b8d31fef0;  alias, 1 drivers
v0x562b8d0446a0_0 .net "a", 0 0, L_0x562b8d320390;  alias, 1 drivers
v0x562b8d044760_0 .net "b", 0 0, L_0x562b8d3204c0;  alias, 1 drivers
v0x562b8d044830_0 .net "cout", 0 0, L_0x562b8d31ffa0;  alias, 1 drivers
S_0x562b8d0449a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0440c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d320030 .functor XOR 1, L_0x562b8d31fb50, L_0x562b8d31fef0, C4<0>, C4<0>;
L_0x562b8d3201c0 .functor AND 1, L_0x562b8d31fb50, L_0x562b8d31fef0, C4<1>, C4<1>;
v0x562b8d044c10_0 .net "S", 0 0, L_0x562b8d320030;  alias, 1 drivers
v0x562b8d044cd0_0 .net "a", 0 0, L_0x562b8d31fb50;  alias, 1 drivers
v0x562b8d044dc0_0 .net "b", 0 0, L_0x562b8d31fef0;  alias, 1 drivers
v0x562b8d044ec0_0 .net "cout", 0 0, L_0x562b8d3201c0;  alias, 1 drivers
S_0x562b8d045650 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d0458a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8d045980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d045650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3209a0 .functor OR 1, L_0x562b8d3206f0, L_0x562b8d320910, C4<0>, C4<0>;
v0x562b8d046840_0 .net "S", 0 0, L_0x562b8d320780;  1 drivers
v0x562b8d046900_0 .net "a", 0 0, L_0x562b8d320ae0;  1 drivers
v0x562b8d0469d0_0 .net "b", 0 0, L_0x562b8d320c10;  1 drivers
v0x562b8d046ad0_0 .net "cin", 0 0, L_0x562b8d320250;  alias, 1 drivers
v0x562b8d046bc0_0 .net "cout", 0 0, L_0x562b8d3209a0;  alias, 1 drivers
v0x562b8d046cb0_0 .net "cout1", 0 0, L_0x562b8d3206f0;  1 drivers
v0x562b8d046d50_0 .net "cout2", 0 0, L_0x562b8d320910;  1 drivers
v0x562b8d046df0_0 .net "s1", 0 0, L_0x562b8d320640;  1 drivers
S_0x562b8d045be0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d045980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d320640 .functor XOR 1, L_0x562b8d320ae0, L_0x562b8d320c10, C4<0>, C4<0>;
L_0x562b8d3206f0 .functor AND 1, L_0x562b8d320ae0, L_0x562b8d320c10, C4<1>, C4<1>;
v0x562b8d045e50_0 .net "S", 0 0, L_0x562b8d320640;  alias, 1 drivers
v0x562b8d045f30_0 .net "a", 0 0, L_0x562b8d320ae0;  alias, 1 drivers
v0x562b8d045ff0_0 .net "b", 0 0, L_0x562b8d320c10;  alias, 1 drivers
v0x562b8d0460c0_0 .net "cout", 0 0, L_0x562b8d3206f0;  alias, 1 drivers
S_0x562b8d046230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d045980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d320780 .functor XOR 1, L_0x562b8d320250, L_0x562b8d320640, C4<0>, C4<0>;
L_0x562b8d320910 .functor AND 1, L_0x562b8d320250, L_0x562b8d320640, C4<1>, C4<1>;
v0x562b8d0464a0_0 .net "S", 0 0, L_0x562b8d320780;  alias, 1 drivers
v0x562b8d046560_0 .net "a", 0 0, L_0x562b8d320250;  alias, 1 drivers
v0x562b8d046650_0 .net "b", 0 0, L_0x562b8d320640;  alias, 1 drivers
v0x562b8d046750_0 .net "cout", 0 0, L_0x562b8d320910;  alias, 1 drivers
S_0x562b8d046ee0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d0470e0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8d0471c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d046ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d320fc0 .functor OR 1, L_0x562b8d320d60, L_0x562b8d320f30, C4<0>, C4<0>;
v0x562b8d0480b0_0 .net "S", 0 0, L_0x562b8d320df0;  1 drivers
v0x562b8d048170_0 .net "a", 0 0, L_0x562b8d321100;  1 drivers
v0x562b8d048240_0 .net "b", 0 0, L_0x562b8d321230;  1 drivers
v0x562b8d048340_0 .net "cin", 0 0, L_0x562b8d3209a0;  alias, 1 drivers
v0x562b8d048430_0 .net "cout", 0 0, L_0x562b8d320fc0;  alias, 1 drivers
v0x562b8d048520_0 .net "cout1", 0 0, L_0x562b8d320d60;  1 drivers
v0x562b8d0485c0_0 .net "cout2", 0 0, L_0x562b8d320f30;  1 drivers
v0x562b8d048660_0 .net "s1", 0 0, L_0x562b8d320cb0;  1 drivers
S_0x562b8d047420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0471c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d320cb0 .functor XOR 1, L_0x562b8d321100, L_0x562b8d321230, C4<0>, C4<0>;
L_0x562b8d320d60 .functor AND 1, L_0x562b8d321100, L_0x562b8d321230, C4<1>, C4<1>;
v0x562b8d0476c0_0 .net "S", 0 0, L_0x562b8d320cb0;  alias, 1 drivers
v0x562b8d0477a0_0 .net "a", 0 0, L_0x562b8d321100;  alias, 1 drivers
v0x562b8d047860_0 .net "b", 0 0, L_0x562b8d321230;  alias, 1 drivers
v0x562b8d047930_0 .net "cout", 0 0, L_0x562b8d320d60;  alias, 1 drivers
S_0x562b8d047aa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0471c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d320df0 .functor XOR 1, L_0x562b8d3209a0, L_0x562b8d320cb0, C4<0>, C4<0>;
L_0x562b8d320f30 .functor AND 1, L_0x562b8d3209a0, L_0x562b8d320cb0, C4<1>, C4<1>;
v0x562b8d047d10_0 .net "S", 0 0, L_0x562b8d320df0;  alias, 1 drivers
v0x562b8d047dd0_0 .net "a", 0 0, L_0x562b8d3209a0;  alias, 1 drivers
v0x562b8d047ec0_0 .net "b", 0 0, L_0x562b8d320cb0;  alias, 1 drivers
v0x562b8d047fc0_0 .net "cout", 0 0, L_0x562b8d320f30;  alias, 1 drivers
S_0x562b8d048750 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d048950 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8d048a30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d048750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3216a0 .functor OR 1, L_0x562b8d321480, L_0x562b8d321610, C4<0>, C4<0>;
v0x562b8d049920_0 .net "S", 0 0, L_0x562b8d321510;  1 drivers
v0x562b8d0499e0_0 .net "a", 0 0, L_0x562b8d3217e0;  1 drivers
v0x562b8d049ab0_0 .net "b", 0 0, L_0x562b8d321910;  1 drivers
v0x562b8d049bb0_0 .net "cin", 0 0, L_0x562b8d320fc0;  alias, 1 drivers
v0x562b8d049ca0_0 .net "cout", 0 0, L_0x562b8d3216a0;  alias, 1 drivers
v0x562b8d049d90_0 .net "cout1", 0 0, L_0x562b8d321480;  1 drivers
v0x562b8d049e30_0 .net "cout2", 0 0, L_0x562b8d321610;  1 drivers
v0x562b8d049ed0_0 .net "s1", 0 0, L_0x562b8d3213d0;  1 drivers
S_0x562b8d048c90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d048a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3213d0 .functor XOR 1, L_0x562b8d3217e0, L_0x562b8d321910, C4<0>, C4<0>;
L_0x562b8d321480 .functor AND 1, L_0x562b8d3217e0, L_0x562b8d321910, C4<1>, C4<1>;
v0x562b8d048f30_0 .net "S", 0 0, L_0x562b8d3213d0;  alias, 1 drivers
v0x562b8d049010_0 .net "a", 0 0, L_0x562b8d3217e0;  alias, 1 drivers
v0x562b8d0490d0_0 .net "b", 0 0, L_0x562b8d321910;  alias, 1 drivers
v0x562b8d0491a0_0 .net "cout", 0 0, L_0x562b8d321480;  alias, 1 drivers
S_0x562b8d049310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d048a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d321510 .functor XOR 1, L_0x562b8d320fc0, L_0x562b8d3213d0, C4<0>, C4<0>;
L_0x562b8d321610 .functor AND 1, L_0x562b8d320fc0, L_0x562b8d3213d0, C4<1>, C4<1>;
v0x562b8d049580_0 .net "S", 0 0, L_0x562b8d321510;  alias, 1 drivers
v0x562b8d049640_0 .net "a", 0 0, L_0x562b8d320fc0;  alias, 1 drivers
v0x562b8d049730_0 .net "b", 0 0, L_0x562b8d3213d0;  alias, 1 drivers
v0x562b8d049830_0 .net "cout", 0 0, L_0x562b8d321610;  alias, 1 drivers
S_0x562b8d049fc0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d04a1c0 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8d04a2a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d049fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d321d30 .functor OR 1, L_0x562b8d321a80, L_0x562b8d321ca0, C4<0>, C4<0>;
v0x562b8d04b190_0 .net "S", 0 0, L_0x562b8d321b10;  1 drivers
v0x562b8d04b250_0 .net "a", 0 0, L_0x562b8d321e70;  1 drivers
v0x562b8d04b320_0 .net "b", 0 0, L_0x562b8d321fa0;  1 drivers
v0x562b8d04b420_0 .net "cin", 0 0, L_0x562b8d3216a0;  alias, 1 drivers
v0x562b8d04b510_0 .net "cout", 0 0, L_0x562b8d321d30;  alias, 1 drivers
v0x562b8d04b600_0 .net "cout1", 0 0, L_0x562b8d321a80;  1 drivers
v0x562b8d04b6a0_0 .net "cout2", 0 0, L_0x562b8d321ca0;  1 drivers
v0x562b8d04b740_0 .net "s1", 0 0, L_0x562b8d321360;  1 drivers
S_0x562b8d04a500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d04a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d321360 .functor XOR 1, L_0x562b8d321e70, L_0x562b8d321fa0, C4<0>, C4<0>;
L_0x562b8d321a80 .functor AND 1, L_0x562b8d321e70, L_0x562b8d321fa0, C4<1>, C4<1>;
v0x562b8d04a7a0_0 .net "S", 0 0, L_0x562b8d321360;  alias, 1 drivers
v0x562b8d04a880_0 .net "a", 0 0, L_0x562b8d321e70;  alias, 1 drivers
v0x562b8d04a940_0 .net "b", 0 0, L_0x562b8d321fa0;  alias, 1 drivers
v0x562b8d04aa10_0 .net "cout", 0 0, L_0x562b8d321a80;  alias, 1 drivers
S_0x562b8d04ab80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d04a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d321b10 .functor XOR 1, L_0x562b8d3216a0, L_0x562b8d321360, C4<0>, C4<0>;
L_0x562b8d321ca0 .functor AND 1, L_0x562b8d3216a0, L_0x562b8d321360, C4<1>, C4<1>;
v0x562b8d04adf0_0 .net "S", 0 0, L_0x562b8d321b10;  alias, 1 drivers
v0x562b8d04aeb0_0 .net "a", 0 0, L_0x562b8d3216a0;  alias, 1 drivers
v0x562b8d04afa0_0 .net "b", 0 0, L_0x562b8d321360;  alias, 1 drivers
v0x562b8d04b0a0_0 .net "cout", 0 0, L_0x562b8d321ca0;  alias, 1 drivers
S_0x562b8d04b830 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d045850 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8d04bac0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d04b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3224c0 .functor OR 1, L_0x562b8d322210, L_0x562b8d322430, C4<0>, C4<0>;
v0x562b8d04c9b0_0 .net "S", 0 0, L_0x562b8d3222a0;  1 drivers
v0x562b8d04ca70_0 .net "a", 0 0, L_0x562b8d322600;  1 drivers
v0x562b8d04cb40_0 .net "b", 0 0, L_0x562b8d322730;  1 drivers
v0x562b8d04cc40_0 .net "cin", 0 0, L_0x562b8d321d30;  alias, 1 drivers
v0x562b8d04cd30_0 .net "cout", 0 0, L_0x562b8d3224c0;  alias, 1 drivers
v0x562b8d04ce20_0 .net "cout1", 0 0, L_0x562b8d322210;  1 drivers
v0x562b8d04cec0_0 .net "cout2", 0 0, L_0x562b8d322430;  1 drivers
v0x562b8d04cf60_0 .net "s1", 0 0, L_0x562b8d322160;  1 drivers
S_0x562b8d04bd20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d04bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d322160 .functor XOR 1, L_0x562b8d322600, L_0x562b8d322730, C4<0>, C4<0>;
L_0x562b8d322210 .functor AND 1, L_0x562b8d322600, L_0x562b8d322730, C4<1>, C4<1>;
v0x562b8d04bfc0_0 .net "S", 0 0, L_0x562b8d322160;  alias, 1 drivers
v0x562b8d04c0a0_0 .net "a", 0 0, L_0x562b8d322600;  alias, 1 drivers
v0x562b8d04c160_0 .net "b", 0 0, L_0x562b8d322730;  alias, 1 drivers
v0x562b8d04c230_0 .net "cout", 0 0, L_0x562b8d322210;  alias, 1 drivers
S_0x562b8d04c3a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d04bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3222a0 .functor XOR 1, L_0x562b8d321d30, L_0x562b8d322160, C4<0>, C4<0>;
L_0x562b8d322430 .functor AND 1, L_0x562b8d321d30, L_0x562b8d322160, C4<1>, C4<1>;
v0x562b8d04c610_0 .net "S", 0 0, L_0x562b8d3222a0;  alias, 1 drivers
v0x562b8d04c6d0_0 .net "a", 0 0, L_0x562b8d321d30;  alias, 1 drivers
v0x562b8d04c7c0_0 .net "b", 0 0, L_0x562b8d322160;  alias, 1 drivers
v0x562b8d04c8c0_0 .net "cout", 0 0, L_0x562b8d322430;  alias, 1 drivers
S_0x562b8d04d050 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d04d250 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8d04d330 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d04d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d322bd0 .functor OR 1, L_0x562b8d3229b0, L_0x562b8d322b40, C4<0>, C4<0>;
v0x562b8d04e220_0 .net "S", 0 0, L_0x562b8d322a40;  1 drivers
v0x562b8d04e2e0_0 .net "a", 0 0, L_0x562b8d322d10;  1 drivers
v0x562b8d04e3b0_0 .net "b", 0 0, L_0x562b8d322e40;  1 drivers
v0x562b8d04e4b0_0 .net "cin", 0 0, L_0x562b8d3224c0;  alias, 1 drivers
v0x562b8d04e5a0_0 .net "cout", 0 0, L_0x562b8d322bd0;  alias, 1 drivers
v0x562b8d04e690_0 .net "cout1", 0 0, L_0x562b8d3229b0;  1 drivers
v0x562b8d04e730_0 .net "cout2", 0 0, L_0x562b8d322b40;  1 drivers
v0x562b8d04e7d0_0 .net "s1", 0 0, L_0x562b8d322900;  1 drivers
S_0x562b8d04d590 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d04d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d322900 .functor XOR 1, L_0x562b8d322d10, L_0x562b8d322e40, C4<0>, C4<0>;
L_0x562b8d3229b0 .functor AND 1, L_0x562b8d322d10, L_0x562b8d322e40, C4<1>, C4<1>;
v0x562b8d04d830_0 .net "S", 0 0, L_0x562b8d322900;  alias, 1 drivers
v0x562b8d04d910_0 .net "a", 0 0, L_0x562b8d322d10;  alias, 1 drivers
v0x562b8d04d9d0_0 .net "b", 0 0, L_0x562b8d322e40;  alias, 1 drivers
v0x562b8d04daa0_0 .net "cout", 0 0, L_0x562b8d3229b0;  alias, 1 drivers
S_0x562b8d04dc10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d04d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d322a40 .functor XOR 1, L_0x562b8d3224c0, L_0x562b8d322900, C4<0>, C4<0>;
L_0x562b8d322b40 .functor AND 1, L_0x562b8d3224c0, L_0x562b8d322900, C4<1>, C4<1>;
v0x562b8d04de80_0 .net "S", 0 0, L_0x562b8d322a40;  alias, 1 drivers
v0x562b8d04df40_0 .net "a", 0 0, L_0x562b8d3224c0;  alias, 1 drivers
v0x562b8d04e030_0 .net "b", 0 0, L_0x562b8d322900;  alias, 1 drivers
v0x562b8d04e130_0 .net "cout", 0 0, L_0x562b8d322b40;  alias, 1 drivers
S_0x562b8d04e8c0 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d04eac0 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8d04eba0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d04e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d323380 .functor OR 1, L_0x562b8d3230d0, L_0x562b8d3232f0, C4<0>, C4<0>;
v0x562b8d04fa90_0 .net "S", 0 0, L_0x562b8d323160;  1 drivers
v0x562b8d04fb50_0 .net "a", 0 0, L_0x562b8d322860;  1 drivers
v0x562b8d04fc20_0 .net "b", 0 0, L_0x562b8d323550;  1 drivers
v0x562b8d04fd20_0 .net "cin", 0 0, L_0x562b8d322bd0;  alias, 1 drivers
v0x562b8d04fe10_0 .net "cout", 0 0, L_0x562b8d323380;  alias, 1 drivers
v0x562b8d04ff00_0 .net "cout1", 0 0, L_0x562b8d3230d0;  1 drivers
v0x562b8d04ffa0_0 .net "cout2", 0 0, L_0x562b8d3232f0;  1 drivers
v0x562b8d050040_0 .net "s1", 0 0, L_0x562b8d323020;  1 drivers
S_0x562b8d04ee00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d04eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d323020 .functor XOR 1, L_0x562b8d322860, L_0x562b8d323550, C4<0>, C4<0>;
L_0x562b8d3230d0 .functor AND 1, L_0x562b8d322860, L_0x562b8d323550, C4<1>, C4<1>;
v0x562b8d04f0a0_0 .net "S", 0 0, L_0x562b8d323020;  alias, 1 drivers
v0x562b8d04f180_0 .net "a", 0 0, L_0x562b8d322860;  alias, 1 drivers
v0x562b8d04f240_0 .net "b", 0 0, L_0x562b8d323550;  alias, 1 drivers
v0x562b8d04f310_0 .net "cout", 0 0, L_0x562b8d3230d0;  alias, 1 drivers
S_0x562b8d04f480 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d04eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d323160 .functor XOR 1, L_0x562b8d322bd0, L_0x562b8d323020, C4<0>, C4<0>;
L_0x562b8d3232f0 .functor AND 1, L_0x562b8d322bd0, L_0x562b8d323020, C4<1>, C4<1>;
v0x562b8d04f6f0_0 .net "S", 0 0, L_0x562b8d323160;  alias, 1 drivers
v0x562b8d04f7b0_0 .net "a", 0 0, L_0x562b8d322bd0;  alias, 1 drivers
v0x562b8d04f8a0_0 .net "b", 0 0, L_0x562b8d323020;  alias, 1 drivers
v0x562b8d04f9a0_0 .net "cout", 0 0, L_0x562b8d3232f0;  alias, 1 drivers
S_0x562b8d050130 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d050330 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8d050410 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d050130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3239f0 .functor OR 1, L_0x562b8d323740, L_0x562b8d323960, C4<0>, C4<0>;
v0x562b8d051300_0 .net "S", 0 0, L_0x562b8d3237d0;  1 drivers
v0x562b8d0513c0_0 .net "a", 0 0, L_0x562b8d323b30;  1 drivers
v0x562b8d051490_0 .net "b", 0 0, L_0x562b8d323c60;  1 drivers
v0x562b8d051590_0 .net "cin", 0 0, L_0x562b8d323380;  alias, 1 drivers
v0x562b8d051680_0 .net "cout", 0 0, L_0x562b8d3239f0;  alias, 1 drivers
v0x562b8d051770_0 .net "cout1", 0 0, L_0x562b8d323740;  1 drivers
v0x562b8d051810_0 .net "cout2", 0 0, L_0x562b8d323960;  1 drivers
v0x562b8d0518b0_0 .net "s1", 0 0, L_0x562b8d322f70;  1 drivers
S_0x562b8d050670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d050410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d322f70 .functor XOR 1, L_0x562b8d323b30, L_0x562b8d323c60, C4<0>, C4<0>;
L_0x562b8d323740 .functor AND 1, L_0x562b8d323b30, L_0x562b8d323c60, C4<1>, C4<1>;
v0x562b8d050910_0 .net "S", 0 0, L_0x562b8d322f70;  alias, 1 drivers
v0x562b8d0509f0_0 .net "a", 0 0, L_0x562b8d323b30;  alias, 1 drivers
v0x562b8d050ab0_0 .net "b", 0 0, L_0x562b8d323c60;  alias, 1 drivers
v0x562b8d050b80_0 .net "cout", 0 0, L_0x562b8d323740;  alias, 1 drivers
S_0x562b8d050cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d050410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3237d0 .functor XOR 1, L_0x562b8d323380, L_0x562b8d322f70, C4<0>, C4<0>;
L_0x562b8d323960 .functor AND 1, L_0x562b8d323380, L_0x562b8d322f70, C4<1>, C4<1>;
v0x562b8d050f60_0 .net "S", 0 0, L_0x562b8d3237d0;  alias, 1 drivers
v0x562b8d051020_0 .net "a", 0 0, L_0x562b8d323380;  alias, 1 drivers
v0x562b8d051110_0 .net "b", 0 0, L_0x562b8d322f70;  alias, 1 drivers
v0x562b8d051210_0 .net "cout", 0 0, L_0x562b8d323960;  alias, 1 drivers
S_0x562b8d0519a0 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d051ba0 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8d051c80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0519a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d324110 .functor OR 1, L_0x562b8d323e60, L_0x562b8d324080, C4<0>, C4<0>;
v0x562b8d052b70_0 .net "S", 0 0, L_0x562b8d323ef0;  1 drivers
v0x562b8d052c30_0 .net "a", 0 0, L_0x562b8d324250;  1 drivers
v0x562b8d052d00_0 .net "b", 0 0, L_0x562b8d324590;  1 drivers
v0x562b8d052e00_0 .net "cin", 0 0, L_0x562b8d3239f0;  alias, 1 drivers
v0x562b8d052ef0_0 .net "cout", 0 0, L_0x562b8d324110;  alias, 1 drivers
v0x562b8d052fe0_0 .net "cout1", 0 0, L_0x562b8d323e60;  1 drivers
v0x562b8d053080_0 .net "cout2", 0 0, L_0x562b8d324080;  1 drivers
v0x562b8d053120_0 .net "s1", 0 0, L_0x562b8d323680;  1 drivers
S_0x562b8d051ee0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d051c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d323680 .functor XOR 1, L_0x562b8d324250, L_0x562b8d324590, C4<0>, C4<0>;
L_0x562b8d323e60 .functor AND 1, L_0x562b8d324250, L_0x562b8d324590, C4<1>, C4<1>;
v0x562b8d052180_0 .net "S", 0 0, L_0x562b8d323680;  alias, 1 drivers
v0x562b8d052260_0 .net "a", 0 0, L_0x562b8d324250;  alias, 1 drivers
v0x562b8d052320_0 .net "b", 0 0, L_0x562b8d324590;  alias, 1 drivers
v0x562b8d0523f0_0 .net "cout", 0 0, L_0x562b8d323e60;  alias, 1 drivers
S_0x562b8d052560 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d051c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d323ef0 .functor XOR 1, L_0x562b8d3239f0, L_0x562b8d323680, C4<0>, C4<0>;
L_0x562b8d324080 .functor AND 1, L_0x562b8d3239f0, L_0x562b8d323680, C4<1>, C4<1>;
v0x562b8d0527d0_0 .net "S", 0 0, L_0x562b8d323ef0;  alias, 1 drivers
v0x562b8d052890_0 .net "a", 0 0, L_0x562b8d3239f0;  alias, 1 drivers
v0x562b8d052980_0 .net "b", 0 0, L_0x562b8d323680;  alias, 1 drivers
v0x562b8d052a80_0 .net "cout", 0 0, L_0x562b8d324080;  alias, 1 drivers
S_0x562b8d053210 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d053410 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8d0534f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d053210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d324a30 .functor OR 1, L_0x562b8d3247a0, L_0x562b8d3249a0, C4<0>, C4<0>;
v0x562b8d0543e0_0 .net "S", 0 0, L_0x562b8d324810;  1 drivers
v0x562b8d0544a0_0 .net "a", 0 0, L_0x562b8d324b70;  1 drivers
v0x562b8d054570_0 .net "b", 0 0, L_0x562b8d324ca0;  1 drivers
v0x562b8d054670_0 .net "cin", 0 0, L_0x562b8d324110;  alias, 1 drivers
v0x562b8d054760_0 .net "cout", 0 0, L_0x562b8d324a30;  alias, 1 drivers
v0x562b8d054850_0 .net "cout1", 0 0, L_0x562b8d3247a0;  1 drivers
v0x562b8d0548f0_0 .net "cout2", 0 0, L_0x562b8d3249a0;  1 drivers
v0x562b8d054990_0 .net "s1", 0 0, L_0x562b8d323d90;  1 drivers
S_0x562b8d053750 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0534f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d323d90 .functor XOR 1, L_0x562b8d324b70, L_0x562b8d324ca0, C4<0>, C4<0>;
L_0x562b8d3247a0 .functor AND 1, L_0x562b8d324b70, L_0x562b8d324ca0, C4<1>, C4<1>;
v0x562b8d0539f0_0 .net "S", 0 0, L_0x562b8d323d90;  alias, 1 drivers
v0x562b8d053ad0_0 .net "a", 0 0, L_0x562b8d324b70;  alias, 1 drivers
v0x562b8d053b90_0 .net "b", 0 0, L_0x562b8d324ca0;  alias, 1 drivers
v0x562b8d053c60_0 .net "cout", 0 0, L_0x562b8d3247a0;  alias, 1 drivers
S_0x562b8d053dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0534f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d324810 .functor XOR 1, L_0x562b8d324110, L_0x562b8d323d90, C4<0>, C4<0>;
L_0x562b8d3249a0 .functor AND 1, L_0x562b8d324110, L_0x562b8d323d90, C4<1>, C4<1>;
v0x562b8d054040_0 .net "S", 0 0, L_0x562b8d324810;  alias, 1 drivers
v0x562b8d054100_0 .net "a", 0 0, L_0x562b8d324110;  alias, 1 drivers
v0x562b8d0541f0_0 .net "b", 0 0, L_0x562b8d323d90;  alias, 1 drivers
v0x562b8d0542f0_0 .net "cout", 0 0, L_0x562b8d3249a0;  alias, 1 drivers
S_0x562b8d054a80 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d054c80 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8d054d60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d054a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d325360 .functor OR 1, L_0x562b8d3250d0, L_0x562b8d3252d0, C4<0>, C4<0>;
v0x562b8d055c50_0 .net "S", 0 0, L_0x562b8d325140;  1 drivers
v0x562b8d055d10_0 .net "a", 0 0, L_0x562b8d3254a0;  1 drivers
v0x562b8d055de0_0 .net "b", 0 0, L_0x562b8d3255d0;  1 drivers
v0x562b8d055ee0_0 .net "cin", 0 0, L_0x562b8d324a30;  alias, 1 drivers
v0x562b8d055fd0_0 .net "cout", 0 0, L_0x562b8d325360;  alias, 1 drivers
v0x562b8d0560c0_0 .net "cout1", 0 0, L_0x562b8d3250d0;  1 drivers
v0x562b8d056160_0 .net "cout2", 0 0, L_0x562b8d3252d0;  1 drivers
v0x562b8d056200_0 .net "s1", 0 0, L_0x562b8d3246c0;  1 drivers
S_0x562b8d054fc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d054d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3246c0 .functor XOR 1, L_0x562b8d3254a0, L_0x562b8d3255d0, C4<0>, C4<0>;
L_0x562b8d3250d0 .functor AND 1, L_0x562b8d3254a0, L_0x562b8d3255d0, C4<1>, C4<1>;
v0x562b8d055260_0 .net "S", 0 0, L_0x562b8d3246c0;  alias, 1 drivers
v0x562b8d055340_0 .net "a", 0 0, L_0x562b8d3254a0;  alias, 1 drivers
v0x562b8d055400_0 .net "b", 0 0, L_0x562b8d3255d0;  alias, 1 drivers
v0x562b8d0554d0_0 .net "cout", 0 0, L_0x562b8d3250d0;  alias, 1 drivers
S_0x562b8d055640 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d054d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d325140 .functor XOR 1, L_0x562b8d324a30, L_0x562b8d3246c0, C4<0>, C4<0>;
L_0x562b8d3252d0 .functor AND 1, L_0x562b8d324a30, L_0x562b8d3246c0, C4<1>, C4<1>;
v0x562b8d0558b0_0 .net "S", 0 0, L_0x562b8d325140;  alias, 1 drivers
v0x562b8d055970_0 .net "a", 0 0, L_0x562b8d324a30;  alias, 1 drivers
v0x562b8d055a60_0 .net "b", 0 0, L_0x562b8d3246c0;  alias, 1 drivers
v0x562b8d055b60_0 .net "cout", 0 0, L_0x562b8d3252d0;  alias, 1 drivers
S_0x562b8d0562f0 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8d03f070;
 .timescale 0 0;
P_0x562b8d0564f0 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8d0565d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0562f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d325a70 .functor OR 1, L_0x562b8d325800, L_0x562b8d3259e0, C4<0>, C4<0>;
v0x562b8d0574c0_0 .net "S", 0 0, L_0x562b8d325870;  1 drivers
v0x562b8d057580_0 .net "a", 0 0, L_0x562b8d325b70;  1 drivers
v0x562b8d057650_0 .net "b", 0 0, L_0x562b8d325ca0;  1 drivers
v0x562b8d057750_0 .net "cin", 0 0, L_0x562b8d325360;  alias, 1 drivers
v0x562b8d057840_0 .net "cout", 0 0, L_0x562b8d325a70;  alias, 1 drivers
v0x562b8d057930_0 .net "cout1", 0 0, L_0x562b8d325800;  1 drivers
v0x562b8d0579d0_0 .net "cout2", 0 0, L_0x562b8d3259e0;  1 drivers
v0x562b8d057a70_0 .net "s1", 0 0, L_0x562b8d324fe0;  1 drivers
S_0x562b8d056830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0565d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d324fe0 .functor XOR 1, L_0x562b8d325b70, L_0x562b8d325ca0, C4<0>, C4<0>;
L_0x562b8d325800 .functor AND 1, L_0x562b8d325b70, L_0x562b8d325ca0, C4<1>, C4<1>;
v0x562b8d056ad0_0 .net "S", 0 0, L_0x562b8d324fe0;  alias, 1 drivers
v0x562b8d056bb0_0 .net "a", 0 0, L_0x562b8d325b70;  alias, 1 drivers
v0x562b8d056c70_0 .net "b", 0 0, L_0x562b8d325ca0;  alias, 1 drivers
v0x562b8d056d40_0 .net "cout", 0 0, L_0x562b8d325800;  alias, 1 drivers
S_0x562b8d056eb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0565d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d325870 .functor XOR 1, L_0x562b8d325360, L_0x562b8d324fe0, C4<0>, C4<0>;
L_0x562b8d3259e0 .functor AND 1, L_0x562b8d325360, L_0x562b8d324fe0, C4<1>, C4<1>;
v0x562b8d057120_0 .net "S", 0 0, L_0x562b8d325870;  alias, 1 drivers
v0x562b8d0571e0_0 .net "a", 0 0, L_0x562b8d325360;  alias, 1 drivers
v0x562b8d0572d0_0 .net "b", 0 0, L_0x562b8d324fe0;  alias, 1 drivers
v0x562b8d0573d0_0 .net "cout", 0 0, L_0x562b8d3259e0;  alias, 1 drivers
S_0x562b8d0581b0 .scope module, "ins6" "rca_Nbit" 3 169, 3 18 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8d058390 .param/l "N" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x7f38f70e5e38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562b8d334a50 .functor BUFZ 1, L_0x7f38f70e5e38, C4<0>, C4<0>, C4<0>;
L_0x562b8d334ac0 .functor BUFZ 1, L_0x562b8d3344d0, C4<0>, C4<0>, C4<0>;
v0x562b8d0893a0_0 .net "S", 31 0, L_0x562b8d3349b0;  alias, 1 drivers
v0x562b8d0894a0_0 .net "a", 31 0, L_0x562b8d3260e0;  alias, 1 drivers
v0x562b8d089580_0 .net "b", 31 0, L_0x562b8d3261d0;  alias, 1 drivers
v0x562b8d089640 .array "carry", 0 32;
v0x562b8d089640_0 .net v0x562b8d089640 0, 0 0, L_0x562b8d334a50; 1 drivers
v0x562b8d089640_1 .net v0x562b8d089640 1, 0 0, L_0x562b8d326960; 1 drivers
v0x562b8d089640_2 .net v0x562b8d089640 2, 0 0, L_0x562b8d327030; 1 drivers
v0x562b8d089640_3 .net v0x562b8d089640 3, 0 0, L_0x562b8d3277e0; 1 drivers
v0x562b8d089640_4 .net v0x562b8d089640 4, 0 0, L_0x562b8d327e90; 1 drivers
v0x562b8d089640_5 .net v0x562b8d089640 5, 0 0, L_0x562b8d3285e0; 1 drivers
v0x562b8d089640_6 .net v0x562b8d089640 6, 0 0, L_0x562b8d328c90; 1 drivers
v0x562b8d089640_7 .net v0x562b8d089640 7, 0 0, L_0x562b8d3292e0; 1 drivers
v0x562b8d089640_8 .net v0x562b8d089640 8, 0 0, L_0x562b8d329970; 1 drivers
v0x562b8d089640_9 .net v0x562b8d089640 9, 0 0, L_0x562b8d32a050; 1 drivers
v0x562b8d089640_10 .net v0x562b8d089640 10, 0 0, L_0x562b8d32a610; 1 drivers
v0x562b8d089640_11 .net v0x562b8d089640 11, 0 0, L_0x562b8d32ac70; 1 drivers
v0x562b8d089640_12 .net v0x562b8d089640 12, 0 0, L_0x562b8d32b1d0; 1 drivers
v0x562b8d089640_13 .net v0x562b8d089640 13, 0 0, L_0x562b8d32b7e0; 1 drivers
v0x562b8d089640_14 .net v0x562b8d089640 14, 0 0, L_0x562b8d32be00; 1 drivers
v0x562b8d089640_15 .net v0x562b8d089640 15, 0 0, L_0x562b8d32c850; 1 drivers
v0x562b8d089640_16 .net v0x562b8d089640 16, 0 0, L_0x562b8d32ce90; 1 drivers
v0x562b8d089640_17 .net v0x562b8d089640 17, 0 0, L_0x562b8d32d4e0; 1 drivers
v0x562b8d089640_18 .net v0x562b8d089640 18, 0 0, L_0x562b8d32dbb0; 1 drivers
v0x562b8d089640_19 .net v0x562b8d089640 19, 0 0, L_0x562b8d32e1b0; 1 drivers
v0x562b8d089640_20 .net v0x562b8d089640 20, 0 0, L_0x562b8d32e8a0; 1 drivers
v0x562b8d089640_21 .net v0x562b8d089640 21, 0 0, L_0x562b8d32efa0; 1 drivers
v0x562b8d089640_22 .net v0x562b8d089640 22, 0 0, L_0x562b8d32f6b0; 1 drivers
v0x562b8d089640_23 .net v0x562b8d089640 23, 0 0, L_0x562b8d32fdd0; 1 drivers
v0x562b8d089640_24 .net v0x562b8d089640 24, 0 0, L_0x562b8d330500; 1 drivers
v0x562b8d089640_25 .net v0x562b8d089640 25, 0 0, L_0x562b8d330c40; 1 drivers
v0x562b8d089640_26 .net v0x562b8d089640 26, 0 0, L_0x562b8d331390; 1 drivers
v0x562b8d089640_27 .net v0x562b8d089640 27, 0 0, L_0x562b8d331af0; 1 drivers
v0x562b8d089640_28 .net v0x562b8d089640 28, 0 0, L_0x562b8d332260; 1 drivers
v0x562b8d089640_29 .net v0x562b8d089640 29, 0 0, L_0x562b8d3329e0; 1 drivers
v0x562b8d089640_30 .net v0x562b8d089640 30, 0 0, L_0x562b8d333170; 1 drivers
v0x562b8d089640_31 .net v0x562b8d089640 31, 0 0, L_0x562b8d333d20; 1 drivers
v0x562b8d089640_32 .net v0x562b8d089640 32, 0 0, L_0x562b8d3344d0; 1 drivers
v0x562b8d089840_0 .net "cin", 0 0, L_0x7f38f70e5e38;  1 drivers
v0x562b8d089930_0 .net "cout", 0 0, L_0x562b8d334ac0;  alias, 1 drivers
L_0x562b8d326aa0 .part L_0x562b8d3260e0, 0, 1;
L_0x562b8d326bf0 .part L_0x562b8d3261d0, 0, 1;
L_0x562b8d327170 .part L_0x562b8d3260e0, 1, 1;
L_0x562b8d327330 .part L_0x562b8d3261d0, 1, 1;
L_0x562b8d327920 .part L_0x562b8d3260e0, 2, 1;
L_0x562b8d327a50 .part L_0x562b8d3261d0, 2, 1;
L_0x562b8d327fd0 .part L_0x562b8d3260e0, 3, 1;
L_0x562b8d328100 .part L_0x562b8d3261d0, 3, 1;
L_0x562b8d328720 .part L_0x562b8d3260e0, 4, 1;
L_0x562b8d328850 .part L_0x562b8d3261d0, 4, 1;
L_0x562b8d328dd0 .part L_0x562b8d3260e0, 5, 1;
L_0x562b8d328f00 .part L_0x562b8d3261d0, 5, 1;
L_0x562b8d329420 .part L_0x562b8d3260e0, 6, 1;
L_0x562b8d329550 .part L_0x562b8d3261d0, 6, 1;
L_0x562b8d329ab0 .part L_0x562b8d3260e0, 7, 1;
L_0x562b8d329be0 .part L_0x562b8d3261d0, 7, 1;
L_0x562b8d32a150 .part L_0x562b8d3260e0, 8, 1;
L_0x562b8d32a280 .part L_0x562b8d3261d0, 8, 1;
L_0x562b8d32a710 .part L_0x562b8d3260e0, 9, 1;
L_0x562b8d32a840 .part L_0x562b8d3261d0, 9, 1;
L_0x562b8d32a3b0 .part L_0x562b8d3260e0, 10, 1;
L_0x562b8d32ae00 .part L_0x562b8d3261d0, 10, 1;
L_0x562b8d32b2d0 .part L_0x562b8d3260e0, 11, 1;
L_0x562b8d32b400 .part L_0x562b8d3261d0, 11, 1;
L_0x562b8d32b8e0 .part L_0x562b8d3260e0, 12, 1;
L_0x562b8d32ba10 .part L_0x562b8d3261d0, 12, 1;
L_0x562b8d32bf00 .part L_0x562b8d3260e0, 13, 1;
L_0x562b8d32c240 .part L_0x562b8d3261d0, 13, 1;
L_0x562b8d32c950 .part L_0x562b8d3260e0, 14, 1;
L_0x562b8d32ca80 .part L_0x562b8d3261d0, 14, 1;
L_0x562b8d32cf90 .part L_0x562b8d3260e0, 15, 1;
L_0x562b8d32d0c0 .part L_0x562b8d3261d0, 15, 1;
L_0x562b8d32d5e0 .part L_0x562b8d3260e0, 16, 1;
L_0x562b8d32d710 .part L_0x562b8d3261d0, 16, 1;
L_0x562b8d32dcb0 .part L_0x562b8d3260e0, 17, 1;
L_0x562b8d32dde0 .part L_0x562b8d3261d0, 17, 1;
L_0x562b8d32e2b0 .part L_0x562b8d3260e0, 18, 1;
L_0x562b8d32e3e0 .part L_0x562b8d3261d0, 18, 1;
L_0x562b8d32e9a0 .part L_0x562b8d3260e0, 19, 1;
L_0x562b8d32ead0 .part L_0x562b8d3261d0, 19, 1;
L_0x562b8d32f0a0 .part L_0x562b8d3260e0, 20, 1;
L_0x562b8d32f1d0 .part L_0x562b8d3261d0, 20, 1;
L_0x562b8d32f7b0 .part L_0x562b8d3260e0, 21, 1;
L_0x562b8d32f8e0 .part L_0x562b8d3261d0, 21, 1;
L_0x562b8d32fed0 .part L_0x562b8d3260e0, 22, 1;
L_0x562b8d330000 .part L_0x562b8d3261d0, 22, 1;
L_0x562b8d330600 .part L_0x562b8d3260e0, 23, 1;
L_0x562b8d330730 .part L_0x562b8d3261d0, 23, 1;
L_0x562b8d330d40 .part L_0x562b8d3260e0, 24, 1;
L_0x562b8d330e70 .part L_0x562b8d3261d0, 24, 1;
L_0x562b8d331490 .part L_0x562b8d3260e0, 25, 1;
L_0x562b8d3315c0 .part L_0x562b8d3261d0, 25, 1;
L_0x562b8d331bf0 .part L_0x562b8d3260e0, 26, 1;
L_0x562b8d331d20 .part L_0x562b8d3261d0, 26, 1;
L_0x562b8d332360 .part L_0x562b8d3260e0, 27, 1;
L_0x562b8d332490 .part L_0x562b8d3261d0, 27, 1;
L_0x562b8d332ae0 .part L_0x562b8d3260e0, 28, 1;
L_0x562b8d332c10 .part L_0x562b8d3261d0, 28, 1;
L_0x562b8d333270 .part L_0x562b8d3260e0, 29, 1;
L_0x562b8d3333a0 .part L_0x562b8d3261d0, 29, 1;
L_0x562b8d333e20 .part L_0x562b8d3260e0, 30, 1;
L_0x562b8d333f50 .part L_0x562b8d3261d0, 30, 1;
L_0x562b8d334540 .part L_0x562b8d3260e0, 31, 1;
L_0x562b8d334670 .part L_0x562b8d3261d0, 31, 1;
LS_0x562b8d3349b0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d3266b0, L_0x562b8d326e60, L_0x562b8d327610, L_0x562b8d327cc0;
LS_0x562b8d3349b0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d3283c0, L_0x562b8d328ac0, L_0x562b8d329150, L_0x562b8d329750;
LS_0x562b8d3349b0_0_8 .concat8 [ 1 1 1 1], L_0x562b8d329ee0, L_0x562b8d32a530, L_0x562b8d32ab00, L_0x562b8d32b060;
LS_0x562b8d3349b0_0_12 .concat8 [ 1 1 1 1], L_0x562b8d32b670, L_0x562b8d32bc90, L_0x562b8d32c6e0, L_0x562b8d32cd20;
LS_0x562b8d3349b0_0_16 .concat8 [ 1 1 1 1], L_0x562b8d32d370, L_0x562b8d32da40, L_0x562b8d32e040, L_0x562b8d32e730;
LS_0x562b8d3349b0_0_20 .concat8 [ 1 1 1 1], L_0x562b8d32ee30, L_0x562b8d32f540, L_0x562b8d32fc60, L_0x562b8d330390;
LS_0x562b8d3349b0_0_24 .concat8 [ 1 1 1 1], L_0x562b8d330ad0, L_0x562b8d331220, L_0x562b8d331980, L_0x562b8d3320f0;
LS_0x562b8d3349b0_0_28 .concat8 [ 1 1 1 1], L_0x562b8d332870, L_0x562b8d333000, L_0x562b8d333bb0, L_0x562b8d334360;
LS_0x562b8d3349b0_1_0 .concat8 [ 4 4 4 4], LS_0x562b8d3349b0_0_0, LS_0x562b8d3349b0_0_4, LS_0x562b8d3349b0_0_8, LS_0x562b8d3349b0_0_12;
LS_0x562b8d3349b0_1_4 .concat8 [ 4 4 4 4], LS_0x562b8d3349b0_0_16, LS_0x562b8d3349b0_0_20, LS_0x562b8d3349b0_0_24, LS_0x562b8d3349b0_0_28;
L_0x562b8d3349b0 .concat8 [ 16 16 0 0], LS_0x562b8d3349b0_1_0, LS_0x562b8d3349b0_1_4;
S_0x562b8d058570 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d058790 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8d058870 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d058570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d326960 .functor OR 1, L_0x562b8d3265d0, L_0x562b8d326840, C4<0>, C4<0>;
v0x562b8d0597a0_0 .net "S", 0 0, L_0x562b8d3266b0;  1 drivers
v0x562b8d059860_0 .net "a", 0 0, L_0x562b8d326aa0;  1 drivers
v0x562b8d059930_0 .net "b", 0 0, L_0x562b8d326bf0;  1 drivers
v0x562b8d059a30_0 .net "cin", 0 0, L_0x562b8d334a50;  alias, 1 drivers
v0x562b8d059b00_0 .net "cout", 0 0, L_0x562b8d326960;  alias, 1 drivers
v0x562b8d059bf0_0 .net "cout1", 0 0, L_0x562b8d3265d0;  1 drivers
v0x562b8d059c90_0 .net "cout2", 0 0, L_0x562b8d326840;  1 drivers
v0x562b8d059d60_0 .net "s1", 0 0, L_0x562b8d3264c0;  1 drivers
S_0x562b8d058b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d058870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3264c0 .functor XOR 1, L_0x562b8d326aa0, L_0x562b8d326bf0, C4<0>, C4<0>;
L_0x562b8d3265d0 .functor AND 1, L_0x562b8d326aa0, L_0x562b8d326bf0, C4<1>, C4<1>;
v0x562b8d058da0_0 .net "S", 0 0, L_0x562b8d3264c0;  alias, 1 drivers
v0x562b8d058e80_0 .net "a", 0 0, L_0x562b8d326aa0;  alias, 1 drivers
v0x562b8d058f40_0 .net "b", 0 0, L_0x562b8d326bf0;  alias, 1 drivers
v0x562b8d059010_0 .net "cout", 0 0, L_0x562b8d3265d0;  alias, 1 drivers
S_0x562b8d059180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d058870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3266b0 .functor XOR 1, L_0x562b8d334a50, L_0x562b8d3264c0, C4<0>, C4<0>;
L_0x562b8d326840 .functor AND 1, L_0x562b8d334a50, L_0x562b8d3264c0, C4<1>, C4<1>;
v0x562b8d0593f0_0 .net "S", 0 0, L_0x562b8d3266b0;  alias, 1 drivers
v0x562b8d0594b0_0 .net "a", 0 0, L_0x562b8d334a50;  alias, 1 drivers
v0x562b8d059570_0 .net "b", 0 0, L_0x562b8d3264c0;  alias, 1 drivers
v0x562b8d059670_0 .net "cout", 0 0, L_0x562b8d326840;  alias, 1 drivers
S_0x562b8d059e50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d05a050 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8d05a110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d059e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d327030 .functor OR 1, L_0x562b8d326dd0, L_0x562b8d326fa0, C4<0>, C4<0>;
v0x562b8d05b000_0 .net "S", 0 0, L_0x562b8d326e60;  1 drivers
v0x562b8d05b0c0_0 .net "a", 0 0, L_0x562b8d327170;  1 drivers
v0x562b8d05b190_0 .net "b", 0 0, L_0x562b8d327330;  1 drivers
v0x562b8d05b290_0 .net "cin", 0 0, L_0x562b8d326960;  alias, 1 drivers
v0x562b8d05b380_0 .net "cout", 0 0, L_0x562b8d327030;  alias, 1 drivers
v0x562b8d05b470_0 .net "cout1", 0 0, L_0x562b8d326dd0;  1 drivers
v0x562b8d05b510_0 .net "cout2", 0 0, L_0x562b8d326fa0;  1 drivers
v0x562b8d05b5b0_0 .net "s1", 0 0, L_0x562b8d326d20;  1 drivers
S_0x562b8d05a370 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d05a110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d326d20 .functor XOR 1, L_0x562b8d327170, L_0x562b8d327330, C4<0>, C4<0>;
L_0x562b8d326dd0 .functor AND 1, L_0x562b8d327170, L_0x562b8d327330, C4<1>, C4<1>;
v0x562b8d05a610_0 .net "S", 0 0, L_0x562b8d326d20;  alias, 1 drivers
v0x562b8d05a6f0_0 .net "a", 0 0, L_0x562b8d327170;  alias, 1 drivers
v0x562b8d05a7b0_0 .net "b", 0 0, L_0x562b8d327330;  alias, 1 drivers
v0x562b8d05a880_0 .net "cout", 0 0, L_0x562b8d326dd0;  alias, 1 drivers
S_0x562b8d05a9f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d05a110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d326e60 .functor XOR 1, L_0x562b8d326960, L_0x562b8d326d20, C4<0>, C4<0>;
L_0x562b8d326fa0 .functor AND 1, L_0x562b8d326960, L_0x562b8d326d20, C4<1>, C4<1>;
v0x562b8d05ac60_0 .net "S", 0 0, L_0x562b8d326e60;  alias, 1 drivers
v0x562b8d05ad20_0 .net "a", 0 0, L_0x562b8d326960;  alias, 1 drivers
v0x562b8d05ae10_0 .net "b", 0 0, L_0x562b8d326d20;  alias, 1 drivers
v0x562b8d05af10_0 .net "cout", 0 0, L_0x562b8d326fa0;  alias, 1 drivers
S_0x562b8d05b6a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d05b8a0 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8d05b960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d05b6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3277e0 .functor OR 1, L_0x562b8d327580, L_0x562b8d327750, C4<0>, C4<0>;
v0x562b8d05c880_0 .net "S", 0 0, L_0x562b8d327610;  1 drivers
v0x562b8d05c940_0 .net "a", 0 0, L_0x562b8d327920;  1 drivers
v0x562b8d05ca10_0 .net "b", 0 0, L_0x562b8d327a50;  1 drivers
v0x562b8d05cb10_0 .net "cin", 0 0, L_0x562b8d327030;  alias, 1 drivers
v0x562b8d05cc00_0 .net "cout", 0 0, L_0x562b8d3277e0;  alias, 1 drivers
v0x562b8d05ccf0_0 .net "cout1", 0 0, L_0x562b8d327580;  1 drivers
v0x562b8d05cd90_0 .net "cout2", 0 0, L_0x562b8d327750;  1 drivers
v0x562b8d05ce30_0 .net "s1", 0 0, L_0x562b8d3274f0;  1 drivers
S_0x562b8d05bbf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d05b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3274f0 .functor XOR 1, L_0x562b8d327920, L_0x562b8d327a50, C4<0>, C4<0>;
L_0x562b8d327580 .functor AND 1, L_0x562b8d327920, L_0x562b8d327a50, C4<1>, C4<1>;
v0x562b8d05be90_0 .net "S", 0 0, L_0x562b8d3274f0;  alias, 1 drivers
v0x562b8d05bf70_0 .net "a", 0 0, L_0x562b8d327920;  alias, 1 drivers
v0x562b8d05c030_0 .net "b", 0 0, L_0x562b8d327a50;  alias, 1 drivers
v0x562b8d05c100_0 .net "cout", 0 0, L_0x562b8d327580;  alias, 1 drivers
S_0x562b8d05c270 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d05b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d327610 .functor XOR 1, L_0x562b8d327030, L_0x562b8d3274f0, C4<0>, C4<0>;
L_0x562b8d327750 .functor AND 1, L_0x562b8d327030, L_0x562b8d3274f0, C4<1>, C4<1>;
v0x562b8d05c4e0_0 .net "S", 0 0, L_0x562b8d327610;  alias, 1 drivers
v0x562b8d05c5a0_0 .net "a", 0 0, L_0x562b8d327030;  alias, 1 drivers
v0x562b8d05c690_0 .net "b", 0 0, L_0x562b8d3274f0;  alias, 1 drivers
v0x562b8d05c790_0 .net "cout", 0 0, L_0x562b8d327750;  alias, 1 drivers
S_0x562b8d05cf20 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d05d120 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8d05d200 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d05cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d327e90 .functor OR 1, L_0x562b8d327c30, L_0x562b8d327e00, C4<0>, C4<0>;
v0x562b8d05e0f0_0 .net "S", 0 0, L_0x562b8d327cc0;  1 drivers
v0x562b8d05e1b0_0 .net "a", 0 0, L_0x562b8d327fd0;  1 drivers
v0x562b8d05e280_0 .net "b", 0 0, L_0x562b8d328100;  1 drivers
v0x562b8d05e380_0 .net "cin", 0 0, L_0x562b8d3277e0;  alias, 1 drivers
v0x562b8d05e470_0 .net "cout", 0 0, L_0x562b8d327e90;  alias, 1 drivers
v0x562b8d05e560_0 .net "cout1", 0 0, L_0x562b8d327c30;  1 drivers
v0x562b8d05e600_0 .net "cout2", 0 0, L_0x562b8d327e00;  1 drivers
v0x562b8d05e6a0_0 .net "s1", 0 0, L_0x562b8d327b80;  1 drivers
S_0x562b8d05d460 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d05d200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d327b80 .functor XOR 1, L_0x562b8d327fd0, L_0x562b8d328100, C4<0>, C4<0>;
L_0x562b8d327c30 .functor AND 1, L_0x562b8d327fd0, L_0x562b8d328100, C4<1>, C4<1>;
v0x562b8d05d700_0 .net "S", 0 0, L_0x562b8d327b80;  alias, 1 drivers
v0x562b8d05d7e0_0 .net "a", 0 0, L_0x562b8d327fd0;  alias, 1 drivers
v0x562b8d05d8a0_0 .net "b", 0 0, L_0x562b8d328100;  alias, 1 drivers
v0x562b8d05d970_0 .net "cout", 0 0, L_0x562b8d327c30;  alias, 1 drivers
S_0x562b8d05dae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d05d200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d327cc0 .functor XOR 1, L_0x562b8d3277e0, L_0x562b8d327b80, C4<0>, C4<0>;
L_0x562b8d327e00 .functor AND 1, L_0x562b8d3277e0, L_0x562b8d327b80, C4<1>, C4<1>;
v0x562b8d05dd50_0 .net "S", 0 0, L_0x562b8d327cc0;  alias, 1 drivers
v0x562b8d05de10_0 .net "a", 0 0, L_0x562b8d3277e0;  alias, 1 drivers
v0x562b8d05df00_0 .net "b", 0 0, L_0x562b8d327b80;  alias, 1 drivers
v0x562b8d05e000_0 .net "cout", 0 0, L_0x562b8d327e00;  alias, 1 drivers
S_0x562b8d05e790 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d05e9e0 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8d05eac0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d05e790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3285e0 .functor OR 1, L_0x562b8d328330, L_0x562b8d328550, C4<0>, C4<0>;
v0x562b8d05f980_0 .net "S", 0 0, L_0x562b8d3283c0;  1 drivers
v0x562b8d05fa40_0 .net "a", 0 0, L_0x562b8d328720;  1 drivers
v0x562b8d05fb10_0 .net "b", 0 0, L_0x562b8d328850;  1 drivers
v0x562b8d05fc10_0 .net "cin", 0 0, L_0x562b8d327e90;  alias, 1 drivers
v0x562b8d05fd00_0 .net "cout", 0 0, L_0x562b8d3285e0;  alias, 1 drivers
v0x562b8d05fdf0_0 .net "cout1", 0 0, L_0x562b8d328330;  1 drivers
v0x562b8d05fe90_0 .net "cout2", 0 0, L_0x562b8d328550;  1 drivers
v0x562b8d05ff30_0 .net "s1", 0 0, L_0x562b8d328280;  1 drivers
S_0x562b8d05ed20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d05eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d328280 .functor XOR 1, L_0x562b8d328720, L_0x562b8d328850, C4<0>, C4<0>;
L_0x562b8d328330 .functor AND 1, L_0x562b8d328720, L_0x562b8d328850, C4<1>, C4<1>;
v0x562b8d05ef90_0 .net "S", 0 0, L_0x562b8d328280;  alias, 1 drivers
v0x562b8d05f070_0 .net "a", 0 0, L_0x562b8d328720;  alias, 1 drivers
v0x562b8d05f130_0 .net "b", 0 0, L_0x562b8d328850;  alias, 1 drivers
v0x562b8d05f200_0 .net "cout", 0 0, L_0x562b8d328330;  alias, 1 drivers
S_0x562b8d05f370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d05eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3283c0 .functor XOR 1, L_0x562b8d327e90, L_0x562b8d328280, C4<0>, C4<0>;
L_0x562b8d328550 .functor AND 1, L_0x562b8d327e90, L_0x562b8d328280, C4<1>, C4<1>;
v0x562b8d05f5e0_0 .net "S", 0 0, L_0x562b8d3283c0;  alias, 1 drivers
v0x562b8d05f6a0_0 .net "a", 0 0, L_0x562b8d327e90;  alias, 1 drivers
v0x562b8d05f790_0 .net "b", 0 0, L_0x562b8d328280;  alias, 1 drivers
v0x562b8d05f890_0 .net "cout", 0 0, L_0x562b8d328550;  alias, 1 drivers
S_0x562b8d060020 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d060220 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8d060300 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d060020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d328c90 .functor OR 1, L_0x562b8d328a30, L_0x562b8d328c00, C4<0>, C4<0>;
v0x562b8d0611f0_0 .net "S", 0 0, L_0x562b8d328ac0;  1 drivers
v0x562b8d0612b0_0 .net "a", 0 0, L_0x562b8d328dd0;  1 drivers
v0x562b8d061380_0 .net "b", 0 0, L_0x562b8d328f00;  1 drivers
v0x562b8d061480_0 .net "cin", 0 0, L_0x562b8d3285e0;  alias, 1 drivers
v0x562b8d061570_0 .net "cout", 0 0, L_0x562b8d328c90;  alias, 1 drivers
v0x562b8d061660_0 .net "cout1", 0 0, L_0x562b8d328a30;  1 drivers
v0x562b8d061700_0 .net "cout2", 0 0, L_0x562b8d328c00;  1 drivers
v0x562b8d0617a0_0 .net "s1", 0 0, L_0x562b8d328980;  1 drivers
S_0x562b8d060560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d060300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d328980 .functor XOR 1, L_0x562b8d328dd0, L_0x562b8d328f00, C4<0>, C4<0>;
L_0x562b8d328a30 .functor AND 1, L_0x562b8d328dd0, L_0x562b8d328f00, C4<1>, C4<1>;
v0x562b8d060800_0 .net "S", 0 0, L_0x562b8d328980;  alias, 1 drivers
v0x562b8d0608e0_0 .net "a", 0 0, L_0x562b8d328dd0;  alias, 1 drivers
v0x562b8d0609a0_0 .net "b", 0 0, L_0x562b8d328f00;  alias, 1 drivers
v0x562b8d060a70_0 .net "cout", 0 0, L_0x562b8d328a30;  alias, 1 drivers
S_0x562b8d060be0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d060300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d328ac0 .functor XOR 1, L_0x562b8d3285e0, L_0x562b8d328980, C4<0>, C4<0>;
L_0x562b8d328c00 .functor AND 1, L_0x562b8d3285e0, L_0x562b8d328980, C4<1>, C4<1>;
v0x562b8d060e50_0 .net "S", 0 0, L_0x562b8d328ac0;  alias, 1 drivers
v0x562b8d060f10_0 .net "a", 0 0, L_0x562b8d3285e0;  alias, 1 drivers
v0x562b8d061000_0 .net "b", 0 0, L_0x562b8d328980;  alias, 1 drivers
v0x562b8d061100_0 .net "cout", 0 0, L_0x562b8d328c00;  alias, 1 drivers
S_0x562b8d061890 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d061a90 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8d061b70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d061890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3292e0 .functor OR 1, L_0x562b8d3290c0, L_0x562b8d329250, C4<0>, C4<0>;
v0x562b8d062a60_0 .net "S", 0 0, L_0x562b8d329150;  1 drivers
v0x562b8d062b20_0 .net "a", 0 0, L_0x562b8d329420;  1 drivers
v0x562b8d062bf0_0 .net "b", 0 0, L_0x562b8d329550;  1 drivers
v0x562b8d062cf0_0 .net "cin", 0 0, L_0x562b8d328c90;  alias, 1 drivers
v0x562b8d062de0_0 .net "cout", 0 0, L_0x562b8d3292e0;  alias, 1 drivers
v0x562b8d062ed0_0 .net "cout1", 0 0, L_0x562b8d3290c0;  1 drivers
v0x562b8d062f70_0 .net "cout2", 0 0, L_0x562b8d329250;  1 drivers
v0x562b8d063010_0 .net "s1", 0 0, L_0x562b8d329010;  1 drivers
S_0x562b8d061dd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d061b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d329010 .functor XOR 1, L_0x562b8d329420, L_0x562b8d329550, C4<0>, C4<0>;
L_0x562b8d3290c0 .functor AND 1, L_0x562b8d329420, L_0x562b8d329550, C4<1>, C4<1>;
v0x562b8d062070_0 .net "S", 0 0, L_0x562b8d329010;  alias, 1 drivers
v0x562b8d062150_0 .net "a", 0 0, L_0x562b8d329420;  alias, 1 drivers
v0x562b8d062210_0 .net "b", 0 0, L_0x562b8d329550;  alias, 1 drivers
v0x562b8d0622e0_0 .net "cout", 0 0, L_0x562b8d3290c0;  alias, 1 drivers
S_0x562b8d062450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d061b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d329150 .functor XOR 1, L_0x562b8d328c90, L_0x562b8d329010, C4<0>, C4<0>;
L_0x562b8d329250 .functor AND 1, L_0x562b8d328c90, L_0x562b8d329010, C4<1>, C4<1>;
v0x562b8d0626c0_0 .net "S", 0 0, L_0x562b8d329150;  alias, 1 drivers
v0x562b8d062780_0 .net "a", 0 0, L_0x562b8d328c90;  alias, 1 drivers
v0x562b8d062870_0 .net "b", 0 0, L_0x562b8d329010;  alias, 1 drivers
v0x562b8d062970_0 .net "cout", 0 0, L_0x562b8d329250;  alias, 1 drivers
S_0x562b8d063100 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d063300 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8d0633e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d063100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d329970 .functor OR 1, L_0x562b8d3296c0, L_0x562b8d3298e0, C4<0>, C4<0>;
v0x562b8d0642d0_0 .net "S", 0 0, L_0x562b8d329750;  1 drivers
v0x562b8d064390_0 .net "a", 0 0, L_0x562b8d329ab0;  1 drivers
v0x562b8d064460_0 .net "b", 0 0, L_0x562b8d329be0;  1 drivers
v0x562b8d064560_0 .net "cin", 0 0, L_0x562b8d3292e0;  alias, 1 drivers
v0x562b8d064650_0 .net "cout", 0 0, L_0x562b8d329970;  alias, 1 drivers
v0x562b8d064740_0 .net "cout1", 0 0, L_0x562b8d3296c0;  1 drivers
v0x562b8d0647e0_0 .net "cout2", 0 0, L_0x562b8d3298e0;  1 drivers
v0x562b8d064880_0 .net "s1", 0 0, L_0x562b8d328fa0;  1 drivers
S_0x562b8d063640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0633e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d328fa0 .functor XOR 1, L_0x562b8d329ab0, L_0x562b8d329be0, C4<0>, C4<0>;
L_0x562b8d3296c0 .functor AND 1, L_0x562b8d329ab0, L_0x562b8d329be0, C4<1>, C4<1>;
v0x562b8d0638e0_0 .net "S", 0 0, L_0x562b8d328fa0;  alias, 1 drivers
v0x562b8d0639c0_0 .net "a", 0 0, L_0x562b8d329ab0;  alias, 1 drivers
v0x562b8d063a80_0 .net "b", 0 0, L_0x562b8d329be0;  alias, 1 drivers
v0x562b8d063b50_0 .net "cout", 0 0, L_0x562b8d3296c0;  alias, 1 drivers
S_0x562b8d063cc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0633e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d329750 .functor XOR 1, L_0x562b8d3292e0, L_0x562b8d328fa0, C4<0>, C4<0>;
L_0x562b8d3298e0 .functor AND 1, L_0x562b8d3292e0, L_0x562b8d328fa0, C4<1>, C4<1>;
v0x562b8d063f30_0 .net "S", 0 0, L_0x562b8d329750;  alias, 1 drivers
v0x562b8d063ff0_0 .net "a", 0 0, L_0x562b8d3292e0;  alias, 1 drivers
v0x562b8d0640e0_0 .net "b", 0 0, L_0x562b8d328fa0;  alias, 1 drivers
v0x562b8d0641e0_0 .net "cout", 0 0, L_0x562b8d3298e0;  alias, 1 drivers
S_0x562b8d064970 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d05e990 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8d064c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d064970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32a050 .functor OR 1, L_0x562b8d329e50, L_0x562b8d313a20, C4<0>, C4<0>;
v0x562b8d065af0_0 .net "S", 0 0, L_0x562b8d329ee0;  1 drivers
v0x562b8d065bb0_0 .net "a", 0 0, L_0x562b8d32a150;  1 drivers
v0x562b8d065c80_0 .net "b", 0 0, L_0x562b8d32a280;  1 drivers
v0x562b8d065d80_0 .net "cin", 0 0, L_0x562b8d329970;  alias, 1 drivers
v0x562b8d065e70_0 .net "cout", 0 0, L_0x562b8d32a050;  alias, 1 drivers
v0x562b8d065f60_0 .net "cout1", 0 0, L_0x562b8d329e50;  1 drivers
v0x562b8d066000_0 .net "cout2", 0 0, L_0x562b8d313a20;  1 drivers
v0x562b8d0660a0_0 .net "s1", 0 0, L_0x562b8d329da0;  1 drivers
S_0x562b8d064e60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d064c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d329da0 .functor XOR 1, L_0x562b8d32a150, L_0x562b8d32a280, C4<0>, C4<0>;
L_0x562b8d329e50 .functor AND 1, L_0x562b8d32a150, L_0x562b8d32a280, C4<1>, C4<1>;
v0x562b8d065100_0 .net "S", 0 0, L_0x562b8d329da0;  alias, 1 drivers
v0x562b8d0651e0_0 .net "a", 0 0, L_0x562b8d32a150;  alias, 1 drivers
v0x562b8d0652a0_0 .net "b", 0 0, L_0x562b8d32a280;  alias, 1 drivers
v0x562b8d065370_0 .net "cout", 0 0, L_0x562b8d329e50;  alias, 1 drivers
S_0x562b8d0654e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d064c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d329ee0 .functor XOR 1, L_0x562b8d329970, L_0x562b8d329da0, C4<0>, C4<0>;
L_0x562b8d313a20 .functor AND 1, L_0x562b8d329970, L_0x562b8d329da0, C4<1>, C4<1>;
v0x562b8d065750_0 .net "S", 0 0, L_0x562b8d329ee0;  alias, 1 drivers
v0x562b8d065810_0 .net "a", 0 0, L_0x562b8d329970;  alias, 1 drivers
v0x562b8d065900_0 .net "b", 0 0, L_0x562b8d329da0;  alias, 1 drivers
v0x562b8d065a00_0 .net "cout", 0 0, L_0x562b8d313a20;  alias, 1 drivers
S_0x562b8d066190 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d066390 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8d066470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d066190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32a610 .functor OR 1, L_0x562b8d32a4c0, L_0x562b8d32a5a0, C4<0>, C4<0>;
v0x562b8d067360_0 .net "S", 0 0, L_0x562b8d32a530;  1 drivers
v0x562b8d067420_0 .net "a", 0 0, L_0x562b8d32a710;  1 drivers
v0x562b8d0674f0_0 .net "b", 0 0, L_0x562b8d32a840;  1 drivers
v0x562b8d0675f0_0 .net "cin", 0 0, L_0x562b8d32a050;  alias, 1 drivers
v0x562b8d0676e0_0 .net "cout", 0 0, L_0x562b8d32a610;  alias, 1 drivers
v0x562b8d0677d0_0 .net "cout1", 0 0, L_0x562b8d32a4c0;  1 drivers
v0x562b8d067870_0 .net "cout2", 0 0, L_0x562b8d32a5a0;  1 drivers
v0x562b8d067910_0 .net "s1", 0 0, L_0x562b8d32a450;  1 drivers
S_0x562b8d0666d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d066470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32a450 .functor XOR 1, L_0x562b8d32a710, L_0x562b8d32a840, C4<0>, C4<0>;
L_0x562b8d32a4c0 .functor AND 1, L_0x562b8d32a710, L_0x562b8d32a840, C4<1>, C4<1>;
v0x562b8d066970_0 .net "S", 0 0, L_0x562b8d32a450;  alias, 1 drivers
v0x562b8d066a50_0 .net "a", 0 0, L_0x562b8d32a710;  alias, 1 drivers
v0x562b8d066b10_0 .net "b", 0 0, L_0x562b8d32a840;  alias, 1 drivers
v0x562b8d066be0_0 .net "cout", 0 0, L_0x562b8d32a4c0;  alias, 1 drivers
S_0x562b8d066d50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d066470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32a530 .functor XOR 1, L_0x562b8d32a050, L_0x562b8d32a450, C4<0>, C4<0>;
L_0x562b8d32a5a0 .functor AND 1, L_0x562b8d32a050, L_0x562b8d32a450, C4<1>, C4<1>;
v0x562b8d066fc0_0 .net "S", 0 0, L_0x562b8d32a530;  alias, 1 drivers
v0x562b8d067080_0 .net "a", 0 0, L_0x562b8d32a050;  alias, 1 drivers
v0x562b8d067170_0 .net "b", 0 0, L_0x562b8d32a450;  alias, 1 drivers
v0x562b8d067270_0 .net "cout", 0 0, L_0x562b8d32a5a0;  alias, 1 drivers
S_0x562b8d067a00 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d067c00 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8d067ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d067a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32ac70 .functor OR 1, L_0x562b8d32aa90, L_0x562b8d32ac00, C4<0>, C4<0>;
v0x562b8d068bd0_0 .net "S", 0 0, L_0x562b8d32ab00;  1 drivers
v0x562b8d068c90_0 .net "a", 0 0, L_0x562b8d32a3b0;  1 drivers
v0x562b8d068d60_0 .net "b", 0 0, L_0x562b8d32ae00;  1 drivers
v0x562b8d068e60_0 .net "cin", 0 0, L_0x562b8d32a610;  alias, 1 drivers
v0x562b8d068f50_0 .net "cout", 0 0, L_0x562b8d32ac70;  alias, 1 drivers
v0x562b8d069040_0 .net "cout1", 0 0, L_0x562b8d32aa90;  1 drivers
v0x562b8d0690e0_0 .net "cout2", 0 0, L_0x562b8d32ac00;  1 drivers
v0x562b8d069180_0 .net "s1", 0 0, L_0x562b8d32aa20;  1 drivers
S_0x562b8d067f40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d067ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32aa20 .functor XOR 1, L_0x562b8d32a3b0, L_0x562b8d32ae00, C4<0>, C4<0>;
L_0x562b8d32aa90 .functor AND 1, L_0x562b8d32a3b0, L_0x562b8d32ae00, C4<1>, C4<1>;
v0x562b8d0681e0_0 .net "S", 0 0, L_0x562b8d32aa20;  alias, 1 drivers
v0x562b8d0682c0_0 .net "a", 0 0, L_0x562b8d32a3b0;  alias, 1 drivers
v0x562b8d068380_0 .net "b", 0 0, L_0x562b8d32ae00;  alias, 1 drivers
v0x562b8d068450_0 .net "cout", 0 0, L_0x562b8d32aa90;  alias, 1 drivers
S_0x562b8d0685c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d067ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32ab00 .functor XOR 1, L_0x562b8d32a610, L_0x562b8d32aa20, C4<0>, C4<0>;
L_0x562b8d32ac00 .functor AND 1, L_0x562b8d32a610, L_0x562b8d32aa20, C4<1>, C4<1>;
v0x562b8d068830_0 .net "S", 0 0, L_0x562b8d32ab00;  alias, 1 drivers
v0x562b8d0688f0_0 .net "a", 0 0, L_0x562b8d32a610;  alias, 1 drivers
v0x562b8d0689e0_0 .net "b", 0 0, L_0x562b8d32aa20;  alias, 1 drivers
v0x562b8d068ae0_0 .net "cout", 0 0, L_0x562b8d32ac00;  alias, 1 drivers
S_0x562b8d069270 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d069470 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8d069550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d069270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32b1d0 .functor OR 1, L_0x562b8d32aff0, L_0x562b8d32b160, C4<0>, C4<0>;
v0x562b8d06a440_0 .net "S", 0 0, L_0x562b8d32b060;  1 drivers
v0x562b8d06a500_0 .net "a", 0 0, L_0x562b8d32b2d0;  1 drivers
v0x562b8d06a5d0_0 .net "b", 0 0, L_0x562b8d32b400;  1 drivers
v0x562b8d06a6d0_0 .net "cin", 0 0, L_0x562b8d32ac70;  alias, 1 drivers
v0x562b8d06a7c0_0 .net "cout", 0 0, L_0x562b8d32b1d0;  alias, 1 drivers
v0x562b8d06a8b0_0 .net "cout1", 0 0, L_0x562b8d32aff0;  1 drivers
v0x562b8d06a950_0 .net "cout2", 0 0, L_0x562b8d32b160;  1 drivers
v0x562b8d06a9f0_0 .net "s1", 0 0, L_0x562b8d32a970;  1 drivers
S_0x562b8d0697b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d069550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32a970 .functor XOR 1, L_0x562b8d32b2d0, L_0x562b8d32b400, C4<0>, C4<0>;
L_0x562b8d32aff0 .functor AND 1, L_0x562b8d32b2d0, L_0x562b8d32b400, C4<1>, C4<1>;
v0x562b8d069a50_0 .net "S", 0 0, L_0x562b8d32a970;  alias, 1 drivers
v0x562b8d069b30_0 .net "a", 0 0, L_0x562b8d32b2d0;  alias, 1 drivers
v0x562b8d069bf0_0 .net "b", 0 0, L_0x562b8d32b400;  alias, 1 drivers
v0x562b8d069cc0_0 .net "cout", 0 0, L_0x562b8d32aff0;  alias, 1 drivers
S_0x562b8d069e30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d069550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32b060 .functor XOR 1, L_0x562b8d32ac70, L_0x562b8d32a970, C4<0>, C4<0>;
L_0x562b8d32b160 .functor AND 1, L_0x562b8d32ac70, L_0x562b8d32a970, C4<1>, C4<1>;
v0x562b8d06a0a0_0 .net "S", 0 0, L_0x562b8d32b060;  alias, 1 drivers
v0x562b8d06a160_0 .net "a", 0 0, L_0x562b8d32ac70;  alias, 1 drivers
v0x562b8d06a250_0 .net "b", 0 0, L_0x562b8d32a970;  alias, 1 drivers
v0x562b8d06a350_0 .net "cout", 0 0, L_0x562b8d32b160;  alias, 1 drivers
S_0x562b8d06aae0 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d06ace0 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8d06adc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d06aae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32b7e0 .functor OR 1, L_0x562b8d32b600, L_0x562b8d32b770, C4<0>, C4<0>;
v0x562b8d06bcb0_0 .net "S", 0 0, L_0x562b8d32b670;  1 drivers
v0x562b8d06bd70_0 .net "a", 0 0, L_0x562b8d32b8e0;  1 drivers
v0x562b8d06be40_0 .net "b", 0 0, L_0x562b8d32ba10;  1 drivers
v0x562b8d06bf40_0 .net "cin", 0 0, L_0x562b8d32b1d0;  alias, 1 drivers
v0x562b8d06c030_0 .net "cout", 0 0, L_0x562b8d32b7e0;  alias, 1 drivers
v0x562b8d06c120_0 .net "cout1", 0 0, L_0x562b8d32b600;  1 drivers
v0x562b8d06c1c0_0 .net "cout2", 0 0, L_0x562b8d32b770;  1 drivers
v0x562b8d06c260_0 .net "s1", 0 0, L_0x562b8d32af30;  1 drivers
S_0x562b8d06b020 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d06adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32af30 .functor XOR 1, L_0x562b8d32b8e0, L_0x562b8d32ba10, C4<0>, C4<0>;
L_0x562b8d32b600 .functor AND 1, L_0x562b8d32b8e0, L_0x562b8d32ba10, C4<1>, C4<1>;
v0x562b8d06b2c0_0 .net "S", 0 0, L_0x562b8d32af30;  alias, 1 drivers
v0x562b8d06b3a0_0 .net "a", 0 0, L_0x562b8d32b8e0;  alias, 1 drivers
v0x562b8d06b460_0 .net "b", 0 0, L_0x562b8d32ba10;  alias, 1 drivers
v0x562b8d06b530_0 .net "cout", 0 0, L_0x562b8d32b600;  alias, 1 drivers
S_0x562b8d06b6a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d06adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32b670 .functor XOR 1, L_0x562b8d32b1d0, L_0x562b8d32af30, C4<0>, C4<0>;
L_0x562b8d32b770 .functor AND 1, L_0x562b8d32b1d0, L_0x562b8d32af30, C4<1>, C4<1>;
v0x562b8d06b910_0 .net "S", 0 0, L_0x562b8d32b670;  alias, 1 drivers
v0x562b8d06b9d0_0 .net "a", 0 0, L_0x562b8d32b1d0;  alias, 1 drivers
v0x562b8d06bac0_0 .net "b", 0 0, L_0x562b8d32af30;  alias, 1 drivers
v0x562b8d06bbc0_0 .net "cout", 0 0, L_0x562b8d32b770;  alias, 1 drivers
S_0x562b8d06c350 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d06c550 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8d06c630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d06c350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32be00 .functor OR 1, L_0x562b8d32bc20, L_0x562b8d32bd90, C4<0>, C4<0>;
v0x562b8d06d520_0 .net "S", 0 0, L_0x562b8d32bc90;  1 drivers
v0x562b8d06d5e0_0 .net "a", 0 0, L_0x562b8d32bf00;  1 drivers
v0x562b8d06d6b0_0 .net "b", 0 0, L_0x562b8d32c240;  1 drivers
v0x562b8d06d7b0_0 .net "cin", 0 0, L_0x562b8d32b7e0;  alias, 1 drivers
v0x562b8d06d8a0_0 .net "cout", 0 0, L_0x562b8d32be00;  alias, 1 drivers
v0x562b8d06d990_0 .net "cout1", 0 0, L_0x562b8d32bc20;  1 drivers
v0x562b8d06da30_0 .net "cout2", 0 0, L_0x562b8d32bd90;  1 drivers
v0x562b8d06dad0_0 .net "s1", 0 0, L_0x562b8d32b530;  1 drivers
S_0x562b8d06c890 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d06c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32b530 .functor XOR 1, L_0x562b8d32bf00, L_0x562b8d32c240, C4<0>, C4<0>;
L_0x562b8d32bc20 .functor AND 1, L_0x562b8d32bf00, L_0x562b8d32c240, C4<1>, C4<1>;
v0x562b8d06cb30_0 .net "S", 0 0, L_0x562b8d32b530;  alias, 1 drivers
v0x562b8d06cc10_0 .net "a", 0 0, L_0x562b8d32bf00;  alias, 1 drivers
v0x562b8d06ccd0_0 .net "b", 0 0, L_0x562b8d32c240;  alias, 1 drivers
v0x562b8d06cda0_0 .net "cout", 0 0, L_0x562b8d32bc20;  alias, 1 drivers
S_0x562b8d06cf10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d06c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32bc90 .functor XOR 1, L_0x562b8d32b7e0, L_0x562b8d32b530, C4<0>, C4<0>;
L_0x562b8d32bd90 .functor AND 1, L_0x562b8d32b7e0, L_0x562b8d32b530, C4<1>, C4<1>;
v0x562b8d06d180_0 .net "S", 0 0, L_0x562b8d32bc90;  alias, 1 drivers
v0x562b8d06d240_0 .net "a", 0 0, L_0x562b8d32b7e0;  alias, 1 drivers
v0x562b8d06d330_0 .net "b", 0 0, L_0x562b8d32b530;  alias, 1 drivers
v0x562b8d06d430_0 .net "cout", 0 0, L_0x562b8d32bd90;  alias, 1 drivers
S_0x562b8d06dbc0 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d06ddc0 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8d06dea0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d06dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32c850 .functor OR 1, L_0x562b8d32c670, L_0x562b8d32c7e0, C4<0>, C4<0>;
v0x562b8d06ed90_0 .net "S", 0 0, L_0x562b8d32c6e0;  1 drivers
v0x562b8d06ee50_0 .net "a", 0 0, L_0x562b8d32c950;  1 drivers
v0x562b8d06ef20_0 .net "b", 0 0, L_0x562b8d32ca80;  1 drivers
v0x562b8d06f020_0 .net "cin", 0 0, L_0x562b8d32be00;  alias, 1 drivers
v0x562b8d06f110_0 .net "cout", 0 0, L_0x562b8d32c850;  alias, 1 drivers
v0x562b8d06f200_0 .net "cout1", 0 0, L_0x562b8d32c670;  1 drivers
v0x562b8d06f2a0_0 .net "cout2", 0 0, L_0x562b8d32c7e0;  1 drivers
v0x562b8d06f340_0 .net "s1", 0 0, L_0x562b8d32bb40;  1 drivers
S_0x562b8d06e100 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d06dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32bb40 .functor XOR 1, L_0x562b8d32c950, L_0x562b8d32ca80, C4<0>, C4<0>;
L_0x562b8d32c670 .functor AND 1, L_0x562b8d32c950, L_0x562b8d32ca80, C4<1>, C4<1>;
v0x562b8d06e3a0_0 .net "S", 0 0, L_0x562b8d32bb40;  alias, 1 drivers
v0x562b8d06e480_0 .net "a", 0 0, L_0x562b8d32c950;  alias, 1 drivers
v0x562b8d06e540_0 .net "b", 0 0, L_0x562b8d32ca80;  alias, 1 drivers
v0x562b8d06e610_0 .net "cout", 0 0, L_0x562b8d32c670;  alias, 1 drivers
S_0x562b8d06e780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d06dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32c6e0 .functor XOR 1, L_0x562b8d32be00, L_0x562b8d32bb40, C4<0>, C4<0>;
L_0x562b8d32c7e0 .functor AND 1, L_0x562b8d32be00, L_0x562b8d32bb40, C4<1>, C4<1>;
v0x562b8d06e9f0_0 .net "S", 0 0, L_0x562b8d32c6e0;  alias, 1 drivers
v0x562b8d06eab0_0 .net "a", 0 0, L_0x562b8d32be00;  alias, 1 drivers
v0x562b8d06eba0_0 .net "b", 0 0, L_0x562b8d32bb40;  alias, 1 drivers
v0x562b8d06eca0_0 .net "cout", 0 0, L_0x562b8d32c7e0;  alias, 1 drivers
S_0x562b8d06f430 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d06f630 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8d06f710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d06f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32ce90 .functor OR 1, L_0x562b8d32ccb0, L_0x562b8d32ce20, C4<0>, C4<0>;
v0x562b8d070600_0 .net "S", 0 0, L_0x562b8d32cd20;  1 drivers
v0x562b8d0706c0_0 .net "a", 0 0, L_0x562b8d32cf90;  1 drivers
v0x562b8d070790_0 .net "b", 0 0, L_0x562b8d32d0c0;  1 drivers
v0x562b8d070890_0 .net "cin", 0 0, L_0x562b8d32c850;  alias, 1 drivers
v0x562b8d070980_0 .net "cout", 0 0, L_0x562b8d32ce90;  alias, 1 drivers
v0x562b8d070a70_0 .net "cout1", 0 0, L_0x562b8d32ccb0;  1 drivers
v0x562b8d070b10_0 .net "cout2", 0 0, L_0x562b8d32ce20;  1 drivers
v0x562b8d070bb0_0 .net "s1", 0 0, L_0x562b8d32c580;  1 drivers
S_0x562b8d06f970 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d06f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32c580 .functor XOR 1, L_0x562b8d32cf90, L_0x562b8d32d0c0, C4<0>, C4<0>;
L_0x562b8d32ccb0 .functor AND 1, L_0x562b8d32cf90, L_0x562b8d32d0c0, C4<1>, C4<1>;
v0x562b8d06fc10_0 .net "S", 0 0, L_0x562b8d32c580;  alias, 1 drivers
v0x562b8d06fcf0_0 .net "a", 0 0, L_0x562b8d32cf90;  alias, 1 drivers
v0x562b8d06fdb0_0 .net "b", 0 0, L_0x562b8d32d0c0;  alias, 1 drivers
v0x562b8d06fe80_0 .net "cout", 0 0, L_0x562b8d32ccb0;  alias, 1 drivers
S_0x562b8d06fff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d06f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32cd20 .functor XOR 1, L_0x562b8d32c850, L_0x562b8d32c580, C4<0>, C4<0>;
L_0x562b8d32ce20 .functor AND 1, L_0x562b8d32c850, L_0x562b8d32c580, C4<1>, C4<1>;
v0x562b8d070260_0 .net "S", 0 0, L_0x562b8d32cd20;  alias, 1 drivers
v0x562b8d070320_0 .net "a", 0 0, L_0x562b8d32c850;  alias, 1 drivers
v0x562b8d070410_0 .net "b", 0 0, L_0x562b8d32c580;  alias, 1 drivers
v0x562b8d070510_0 .net "cout", 0 0, L_0x562b8d32ce20;  alias, 1 drivers
S_0x562b8d070ca0 .scope generate, "genblk1[16]" "genblk1[16]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d070ea0 .param/l "i" 0 3 28, +C4<010000>;
S_0x562b8d070f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d070ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32d4e0 .functor OR 1, L_0x562b8d32d300, L_0x562b8d32d470, C4<0>, C4<0>;
v0x562b8d071e70_0 .net "S", 0 0, L_0x562b8d32d370;  1 drivers
v0x562b8d071f30_0 .net "a", 0 0, L_0x562b8d32d5e0;  1 drivers
v0x562b8d072000_0 .net "b", 0 0, L_0x562b8d32d710;  1 drivers
v0x562b8d072100_0 .net "cin", 0 0, L_0x562b8d32ce90;  alias, 1 drivers
v0x562b8d0721f0_0 .net "cout", 0 0, L_0x562b8d32d4e0;  alias, 1 drivers
v0x562b8d0722e0_0 .net "cout1", 0 0, L_0x562b8d32d300;  1 drivers
v0x562b8d072380_0 .net "cout2", 0 0, L_0x562b8d32d470;  1 drivers
v0x562b8d072420_0 .net "s1", 0 0, L_0x562b8d32cbb0;  1 drivers
S_0x562b8d0711e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d070f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32cbb0 .functor XOR 1, L_0x562b8d32d5e0, L_0x562b8d32d710, C4<0>, C4<0>;
L_0x562b8d32d300 .functor AND 1, L_0x562b8d32d5e0, L_0x562b8d32d710, C4<1>, C4<1>;
v0x562b8d071480_0 .net "S", 0 0, L_0x562b8d32cbb0;  alias, 1 drivers
v0x562b8d071560_0 .net "a", 0 0, L_0x562b8d32d5e0;  alias, 1 drivers
v0x562b8d071620_0 .net "b", 0 0, L_0x562b8d32d710;  alias, 1 drivers
v0x562b8d0716f0_0 .net "cout", 0 0, L_0x562b8d32d300;  alias, 1 drivers
S_0x562b8d071860 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d070f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32d370 .functor XOR 1, L_0x562b8d32ce90, L_0x562b8d32cbb0, C4<0>, C4<0>;
L_0x562b8d32d470 .functor AND 1, L_0x562b8d32ce90, L_0x562b8d32cbb0, C4<1>, C4<1>;
v0x562b8d071ad0_0 .net "S", 0 0, L_0x562b8d32d370;  alias, 1 drivers
v0x562b8d071b90_0 .net "a", 0 0, L_0x562b8d32ce90;  alias, 1 drivers
v0x562b8d071c80_0 .net "b", 0 0, L_0x562b8d32cbb0;  alias, 1 drivers
v0x562b8d071d80_0 .net "cout", 0 0, L_0x562b8d32d470;  alias, 1 drivers
S_0x562b8d072510 .scope generate, "genblk1[17]" "genblk1[17]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d072710 .param/l "i" 0 3 28, +C4<010001>;
S_0x562b8d0727f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d072510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32dbb0 .functor OR 1, L_0x562b8d32d9d0, L_0x562b8d32db40, C4<0>, C4<0>;
v0x562b8d0736e0_0 .net "S", 0 0, L_0x562b8d32da40;  1 drivers
v0x562b8d0737a0_0 .net "a", 0 0, L_0x562b8d32dcb0;  1 drivers
v0x562b8d073870_0 .net "b", 0 0, L_0x562b8d32dde0;  1 drivers
v0x562b8d073970_0 .net "cin", 0 0, L_0x562b8d32d4e0;  alias, 1 drivers
v0x562b8d073a60_0 .net "cout", 0 0, L_0x562b8d32dbb0;  alias, 1 drivers
v0x562b8d073b50_0 .net "cout1", 0 0, L_0x562b8d32d9d0;  1 drivers
v0x562b8d073bf0_0 .net "cout2", 0 0, L_0x562b8d32db40;  1 drivers
v0x562b8d073c90_0 .net "s1", 0 0, L_0x562b8d32d960;  1 drivers
S_0x562b8d072a50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0727f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32d960 .functor XOR 1, L_0x562b8d32dcb0, L_0x562b8d32dde0, C4<0>, C4<0>;
L_0x562b8d32d9d0 .functor AND 1, L_0x562b8d32dcb0, L_0x562b8d32dde0, C4<1>, C4<1>;
v0x562b8d072cf0_0 .net "S", 0 0, L_0x562b8d32d960;  alias, 1 drivers
v0x562b8d072dd0_0 .net "a", 0 0, L_0x562b8d32dcb0;  alias, 1 drivers
v0x562b8d072e90_0 .net "b", 0 0, L_0x562b8d32dde0;  alias, 1 drivers
v0x562b8d072f60_0 .net "cout", 0 0, L_0x562b8d32d9d0;  alias, 1 drivers
S_0x562b8d0730d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0727f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32da40 .functor XOR 1, L_0x562b8d32d4e0, L_0x562b8d32d960, C4<0>, C4<0>;
L_0x562b8d32db40 .functor AND 1, L_0x562b8d32d4e0, L_0x562b8d32d960, C4<1>, C4<1>;
v0x562b8d073340_0 .net "S", 0 0, L_0x562b8d32da40;  alias, 1 drivers
v0x562b8d073400_0 .net "a", 0 0, L_0x562b8d32d4e0;  alias, 1 drivers
v0x562b8d0734f0_0 .net "b", 0 0, L_0x562b8d32d960;  alias, 1 drivers
v0x562b8d0735f0_0 .net "cout", 0 0, L_0x562b8d32db40;  alias, 1 drivers
S_0x562b8d073d80 .scope generate, "genblk1[18]" "genblk1[18]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d073f80 .param/l "i" 0 3 28, +C4<010010>;
S_0x562b8d074060 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d073d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32e1b0 .functor OR 1, L_0x562b8d32d8f0, L_0x562b8d32e140, C4<0>, C4<0>;
v0x562b8d074f50_0 .net "S", 0 0, L_0x562b8d32e040;  1 drivers
v0x562b8d075010_0 .net "a", 0 0, L_0x562b8d32e2b0;  1 drivers
v0x562b8d0750e0_0 .net "b", 0 0, L_0x562b8d32e3e0;  1 drivers
v0x562b8d0751e0_0 .net "cin", 0 0, L_0x562b8d32dbb0;  alias, 1 drivers
v0x562b8d0752d0_0 .net "cout", 0 0, L_0x562b8d32e1b0;  alias, 1 drivers
v0x562b8d0753c0_0 .net "cout1", 0 0, L_0x562b8d32d8f0;  1 drivers
v0x562b8d075460_0 .net "cout2", 0 0, L_0x562b8d32e140;  1 drivers
v0x562b8d075500_0 .net "s1", 0 0, L_0x562b8d32d840;  1 drivers
S_0x562b8d0742c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d074060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32d840 .functor XOR 1, L_0x562b8d32e2b0, L_0x562b8d32e3e0, C4<0>, C4<0>;
L_0x562b8d32d8f0 .functor AND 1, L_0x562b8d32e2b0, L_0x562b8d32e3e0, C4<1>, C4<1>;
v0x562b8d074560_0 .net "S", 0 0, L_0x562b8d32d840;  alias, 1 drivers
v0x562b8d074640_0 .net "a", 0 0, L_0x562b8d32e2b0;  alias, 1 drivers
v0x562b8d074700_0 .net "b", 0 0, L_0x562b8d32e3e0;  alias, 1 drivers
v0x562b8d0747d0_0 .net "cout", 0 0, L_0x562b8d32d8f0;  alias, 1 drivers
S_0x562b8d074940 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d074060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32e040 .functor XOR 1, L_0x562b8d32dbb0, L_0x562b8d32d840, C4<0>, C4<0>;
L_0x562b8d32e140 .functor AND 1, L_0x562b8d32dbb0, L_0x562b8d32d840, C4<1>, C4<1>;
v0x562b8d074bb0_0 .net "S", 0 0, L_0x562b8d32e040;  alias, 1 drivers
v0x562b8d074c70_0 .net "a", 0 0, L_0x562b8d32dbb0;  alias, 1 drivers
v0x562b8d074d60_0 .net "b", 0 0, L_0x562b8d32d840;  alias, 1 drivers
v0x562b8d074e60_0 .net "cout", 0 0, L_0x562b8d32e140;  alias, 1 drivers
S_0x562b8d0755f0 .scope generate, "genblk1[19]" "genblk1[19]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d0757f0 .param/l "i" 0 3 28, +C4<010011>;
S_0x562b8d0758d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0755f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32e8a0 .functor OR 1, L_0x562b8d32e6c0, L_0x562b8d32e830, C4<0>, C4<0>;
v0x562b8d0767c0_0 .net "S", 0 0, L_0x562b8d32e730;  1 drivers
v0x562b8d076880_0 .net "a", 0 0, L_0x562b8d32e9a0;  1 drivers
v0x562b8d076950_0 .net "b", 0 0, L_0x562b8d32ead0;  1 drivers
v0x562b8d076a50_0 .net "cin", 0 0, L_0x562b8d32e1b0;  alias, 1 drivers
v0x562b8d076b40_0 .net "cout", 0 0, L_0x562b8d32e8a0;  alias, 1 drivers
v0x562b8d076c30_0 .net "cout1", 0 0, L_0x562b8d32e6c0;  1 drivers
v0x562b8d076cd0_0 .net "cout2", 0 0, L_0x562b8d32e830;  1 drivers
v0x562b8d076d70_0 .net "s1", 0 0, L_0x562b8d32e650;  1 drivers
S_0x562b8d075b30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0758d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32e650 .functor XOR 1, L_0x562b8d32e9a0, L_0x562b8d32ead0, C4<0>, C4<0>;
L_0x562b8d32e6c0 .functor AND 1, L_0x562b8d32e9a0, L_0x562b8d32ead0, C4<1>, C4<1>;
v0x562b8d075dd0_0 .net "S", 0 0, L_0x562b8d32e650;  alias, 1 drivers
v0x562b8d075eb0_0 .net "a", 0 0, L_0x562b8d32e9a0;  alias, 1 drivers
v0x562b8d075f70_0 .net "b", 0 0, L_0x562b8d32ead0;  alias, 1 drivers
v0x562b8d076040_0 .net "cout", 0 0, L_0x562b8d32e6c0;  alias, 1 drivers
S_0x562b8d0761b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0758d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32e730 .functor XOR 1, L_0x562b8d32e1b0, L_0x562b8d32e650, C4<0>, C4<0>;
L_0x562b8d32e830 .functor AND 1, L_0x562b8d32e1b0, L_0x562b8d32e650, C4<1>, C4<1>;
v0x562b8d076420_0 .net "S", 0 0, L_0x562b8d32e730;  alias, 1 drivers
v0x562b8d0764e0_0 .net "a", 0 0, L_0x562b8d32e1b0;  alias, 1 drivers
v0x562b8d0765d0_0 .net "b", 0 0, L_0x562b8d32e650;  alias, 1 drivers
v0x562b8d0766d0_0 .net "cout", 0 0, L_0x562b8d32e830;  alias, 1 drivers
S_0x562b8d076e60 .scope generate, "genblk1[20]" "genblk1[20]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d077060 .param/l "i" 0 3 28, +C4<010100>;
S_0x562b8d077140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d076e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32efa0 .functor OR 1, L_0x562b8d32edc0, L_0x562b8d32ef30, C4<0>, C4<0>;
v0x562b8d078030_0 .net "S", 0 0, L_0x562b8d32ee30;  1 drivers
v0x562b8d0780f0_0 .net "a", 0 0, L_0x562b8d32f0a0;  1 drivers
v0x562b8d0781c0_0 .net "b", 0 0, L_0x562b8d32f1d0;  1 drivers
v0x562b8d0782c0_0 .net "cin", 0 0, L_0x562b8d32e8a0;  alias, 1 drivers
v0x562b8d0783b0_0 .net "cout", 0 0, L_0x562b8d32efa0;  alias, 1 drivers
v0x562b8d0784a0_0 .net "cout1", 0 0, L_0x562b8d32edc0;  1 drivers
v0x562b8d078540_0 .net "cout2", 0 0, L_0x562b8d32ef30;  1 drivers
v0x562b8d0785e0_0 .net "s1", 0 0, L_0x562b8d32ed50;  1 drivers
S_0x562b8d0773a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d077140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32ed50 .functor XOR 1, L_0x562b8d32f0a0, L_0x562b8d32f1d0, C4<0>, C4<0>;
L_0x562b8d32edc0 .functor AND 1, L_0x562b8d32f0a0, L_0x562b8d32f1d0, C4<1>, C4<1>;
v0x562b8d077640_0 .net "S", 0 0, L_0x562b8d32ed50;  alias, 1 drivers
v0x562b8d077720_0 .net "a", 0 0, L_0x562b8d32f0a0;  alias, 1 drivers
v0x562b8d0777e0_0 .net "b", 0 0, L_0x562b8d32f1d0;  alias, 1 drivers
v0x562b8d0778b0_0 .net "cout", 0 0, L_0x562b8d32edc0;  alias, 1 drivers
S_0x562b8d077a20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d077140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32ee30 .functor XOR 1, L_0x562b8d32e8a0, L_0x562b8d32ed50, C4<0>, C4<0>;
L_0x562b8d32ef30 .functor AND 1, L_0x562b8d32e8a0, L_0x562b8d32ed50, C4<1>, C4<1>;
v0x562b8d077c90_0 .net "S", 0 0, L_0x562b8d32ee30;  alias, 1 drivers
v0x562b8d077d50_0 .net "a", 0 0, L_0x562b8d32e8a0;  alias, 1 drivers
v0x562b8d077e40_0 .net "b", 0 0, L_0x562b8d32ed50;  alias, 1 drivers
v0x562b8d077f40_0 .net "cout", 0 0, L_0x562b8d32ef30;  alias, 1 drivers
S_0x562b8d0786d0 .scope generate, "genblk1[21]" "genblk1[21]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d0788d0 .param/l "i" 0 3 28, +C4<010101>;
S_0x562b8d0789b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0786d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32f6b0 .functor OR 1, L_0x562b8d32f4d0, L_0x562b8d32f640, C4<0>, C4<0>;
v0x562b8d0798a0_0 .net "S", 0 0, L_0x562b8d32f540;  1 drivers
v0x562b8d079960_0 .net "a", 0 0, L_0x562b8d32f7b0;  1 drivers
v0x562b8d079a30_0 .net "b", 0 0, L_0x562b8d32f8e0;  1 drivers
v0x562b8d079b30_0 .net "cin", 0 0, L_0x562b8d32efa0;  alias, 1 drivers
v0x562b8d079c20_0 .net "cout", 0 0, L_0x562b8d32f6b0;  alias, 1 drivers
v0x562b8d079d10_0 .net "cout1", 0 0, L_0x562b8d32f4d0;  1 drivers
v0x562b8d079db0_0 .net "cout2", 0 0, L_0x562b8d32f640;  1 drivers
v0x562b8d079e50_0 .net "s1", 0 0, L_0x562b8d32f460;  1 drivers
S_0x562b8d078c10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0789b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32f460 .functor XOR 1, L_0x562b8d32f7b0, L_0x562b8d32f8e0, C4<0>, C4<0>;
L_0x562b8d32f4d0 .functor AND 1, L_0x562b8d32f7b0, L_0x562b8d32f8e0, C4<1>, C4<1>;
v0x562b8d078eb0_0 .net "S", 0 0, L_0x562b8d32f460;  alias, 1 drivers
v0x562b8d078f90_0 .net "a", 0 0, L_0x562b8d32f7b0;  alias, 1 drivers
v0x562b8d079050_0 .net "b", 0 0, L_0x562b8d32f8e0;  alias, 1 drivers
v0x562b8d079120_0 .net "cout", 0 0, L_0x562b8d32f4d0;  alias, 1 drivers
S_0x562b8d079290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0789b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32f540 .functor XOR 1, L_0x562b8d32efa0, L_0x562b8d32f460, C4<0>, C4<0>;
L_0x562b8d32f640 .functor AND 1, L_0x562b8d32efa0, L_0x562b8d32f460, C4<1>, C4<1>;
v0x562b8d079500_0 .net "S", 0 0, L_0x562b8d32f540;  alias, 1 drivers
v0x562b8d0795c0_0 .net "a", 0 0, L_0x562b8d32efa0;  alias, 1 drivers
v0x562b8d0796b0_0 .net "b", 0 0, L_0x562b8d32f460;  alias, 1 drivers
v0x562b8d0797b0_0 .net "cout", 0 0, L_0x562b8d32f640;  alias, 1 drivers
S_0x562b8d079f40 .scope generate, "genblk1[22]" "genblk1[22]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d07a140 .param/l "i" 0 3 28, +C4<010110>;
S_0x562b8d07a220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d079f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d32fdd0 .functor OR 1, L_0x562b8d32fbf0, L_0x562b8d32fd60, C4<0>, C4<0>;
v0x562b8d07b110_0 .net "S", 0 0, L_0x562b8d32fc60;  1 drivers
v0x562b8d07b1d0_0 .net "a", 0 0, L_0x562b8d32fed0;  1 drivers
v0x562b8d07b2a0_0 .net "b", 0 0, L_0x562b8d330000;  1 drivers
v0x562b8d07b3a0_0 .net "cin", 0 0, L_0x562b8d32f6b0;  alias, 1 drivers
v0x562b8d07b490_0 .net "cout", 0 0, L_0x562b8d32fdd0;  alias, 1 drivers
v0x562b8d07b580_0 .net "cout1", 0 0, L_0x562b8d32fbf0;  1 drivers
v0x562b8d07b620_0 .net "cout2", 0 0, L_0x562b8d32fd60;  1 drivers
v0x562b8d07b6c0_0 .net "s1", 0 0, L_0x562b8d32fb80;  1 drivers
S_0x562b8d07a480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d07a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32fb80 .functor XOR 1, L_0x562b8d32fed0, L_0x562b8d330000, C4<0>, C4<0>;
L_0x562b8d32fbf0 .functor AND 1, L_0x562b8d32fed0, L_0x562b8d330000, C4<1>, C4<1>;
v0x562b8d07a720_0 .net "S", 0 0, L_0x562b8d32fb80;  alias, 1 drivers
v0x562b8d07a800_0 .net "a", 0 0, L_0x562b8d32fed0;  alias, 1 drivers
v0x562b8d07a8c0_0 .net "b", 0 0, L_0x562b8d330000;  alias, 1 drivers
v0x562b8d07a990_0 .net "cout", 0 0, L_0x562b8d32fbf0;  alias, 1 drivers
S_0x562b8d07ab00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d07a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d32fc60 .functor XOR 1, L_0x562b8d32f6b0, L_0x562b8d32fb80, C4<0>, C4<0>;
L_0x562b8d32fd60 .functor AND 1, L_0x562b8d32f6b0, L_0x562b8d32fb80, C4<1>, C4<1>;
v0x562b8d07ad70_0 .net "S", 0 0, L_0x562b8d32fc60;  alias, 1 drivers
v0x562b8d07ae30_0 .net "a", 0 0, L_0x562b8d32f6b0;  alias, 1 drivers
v0x562b8d07af20_0 .net "b", 0 0, L_0x562b8d32fb80;  alias, 1 drivers
v0x562b8d07b020_0 .net "cout", 0 0, L_0x562b8d32fd60;  alias, 1 drivers
S_0x562b8d07b7b0 .scope generate, "genblk1[23]" "genblk1[23]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d07b9b0 .param/l "i" 0 3 28, +C4<010111>;
S_0x562b8d07ba90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d07b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d330500 .functor OR 1, L_0x562b8d330320, L_0x562b8d330490, C4<0>, C4<0>;
v0x562b8d07c980_0 .net "S", 0 0, L_0x562b8d330390;  1 drivers
v0x562b8d07ca40_0 .net "a", 0 0, L_0x562b8d330600;  1 drivers
v0x562b8d07cb10_0 .net "b", 0 0, L_0x562b8d330730;  1 drivers
v0x562b8d07cc10_0 .net "cin", 0 0, L_0x562b8d32fdd0;  alias, 1 drivers
v0x562b8d07cd00_0 .net "cout", 0 0, L_0x562b8d330500;  alias, 1 drivers
v0x562b8d07cdf0_0 .net "cout1", 0 0, L_0x562b8d330320;  1 drivers
v0x562b8d07ce90_0 .net "cout2", 0 0, L_0x562b8d330490;  1 drivers
v0x562b8d07cf30_0 .net "s1", 0 0, L_0x562b8d3302b0;  1 drivers
S_0x562b8d07bcf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d07ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3302b0 .functor XOR 1, L_0x562b8d330600, L_0x562b8d330730, C4<0>, C4<0>;
L_0x562b8d330320 .functor AND 1, L_0x562b8d330600, L_0x562b8d330730, C4<1>, C4<1>;
v0x562b8d07bf90_0 .net "S", 0 0, L_0x562b8d3302b0;  alias, 1 drivers
v0x562b8d07c070_0 .net "a", 0 0, L_0x562b8d330600;  alias, 1 drivers
v0x562b8d07c130_0 .net "b", 0 0, L_0x562b8d330730;  alias, 1 drivers
v0x562b8d07c200_0 .net "cout", 0 0, L_0x562b8d330320;  alias, 1 drivers
S_0x562b8d07c370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d07ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d330390 .functor XOR 1, L_0x562b8d32fdd0, L_0x562b8d3302b0, C4<0>, C4<0>;
L_0x562b8d330490 .functor AND 1, L_0x562b8d32fdd0, L_0x562b8d3302b0, C4<1>, C4<1>;
v0x562b8d07c5e0_0 .net "S", 0 0, L_0x562b8d330390;  alias, 1 drivers
v0x562b8d07c6a0_0 .net "a", 0 0, L_0x562b8d32fdd0;  alias, 1 drivers
v0x562b8d07c790_0 .net "b", 0 0, L_0x562b8d3302b0;  alias, 1 drivers
v0x562b8d07c890_0 .net "cout", 0 0, L_0x562b8d330490;  alias, 1 drivers
S_0x562b8d07d020 .scope generate, "genblk1[24]" "genblk1[24]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d07d220 .param/l "i" 0 3 28, +C4<011000>;
S_0x562b8d07d300 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d07d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d330c40 .functor OR 1, L_0x562b8d330a60, L_0x562b8d330bd0, C4<0>, C4<0>;
v0x562b8d07e1f0_0 .net "S", 0 0, L_0x562b8d330ad0;  1 drivers
v0x562b8d07e2b0_0 .net "a", 0 0, L_0x562b8d330d40;  1 drivers
v0x562b8d07e380_0 .net "b", 0 0, L_0x562b8d330e70;  1 drivers
v0x562b8d07e480_0 .net "cin", 0 0, L_0x562b8d330500;  alias, 1 drivers
v0x562b8d07e570_0 .net "cout", 0 0, L_0x562b8d330c40;  alias, 1 drivers
v0x562b8d07e660_0 .net "cout1", 0 0, L_0x562b8d330a60;  1 drivers
v0x562b8d07e700_0 .net "cout2", 0 0, L_0x562b8d330bd0;  1 drivers
v0x562b8d07e7a0_0 .net "s1", 0 0, L_0x562b8d3309f0;  1 drivers
S_0x562b8d07d560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d07d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3309f0 .functor XOR 1, L_0x562b8d330d40, L_0x562b8d330e70, C4<0>, C4<0>;
L_0x562b8d330a60 .functor AND 1, L_0x562b8d330d40, L_0x562b8d330e70, C4<1>, C4<1>;
v0x562b8d07d800_0 .net "S", 0 0, L_0x562b8d3309f0;  alias, 1 drivers
v0x562b8d07d8e0_0 .net "a", 0 0, L_0x562b8d330d40;  alias, 1 drivers
v0x562b8d07d9a0_0 .net "b", 0 0, L_0x562b8d330e70;  alias, 1 drivers
v0x562b8d07da70_0 .net "cout", 0 0, L_0x562b8d330a60;  alias, 1 drivers
S_0x562b8d07dbe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d07d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d330ad0 .functor XOR 1, L_0x562b8d330500, L_0x562b8d3309f0, C4<0>, C4<0>;
L_0x562b8d330bd0 .functor AND 1, L_0x562b8d330500, L_0x562b8d3309f0, C4<1>, C4<1>;
v0x562b8d07de50_0 .net "S", 0 0, L_0x562b8d330ad0;  alias, 1 drivers
v0x562b8d07df10_0 .net "a", 0 0, L_0x562b8d330500;  alias, 1 drivers
v0x562b8d07e000_0 .net "b", 0 0, L_0x562b8d3309f0;  alias, 1 drivers
v0x562b8d07e100_0 .net "cout", 0 0, L_0x562b8d330bd0;  alias, 1 drivers
S_0x562b8d07e890 .scope generate, "genblk1[25]" "genblk1[25]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d07ea90 .param/l "i" 0 3 28, +C4<011001>;
S_0x562b8d07eb70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d07e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d331390 .functor OR 1, L_0x562b8d3311b0, L_0x562b8d331320, C4<0>, C4<0>;
v0x562b8d07fa60_0 .net "S", 0 0, L_0x562b8d331220;  1 drivers
v0x562b8d07fb20_0 .net "a", 0 0, L_0x562b8d331490;  1 drivers
v0x562b8d07fbf0_0 .net "b", 0 0, L_0x562b8d3315c0;  1 drivers
v0x562b8d07fcf0_0 .net "cin", 0 0, L_0x562b8d330c40;  alias, 1 drivers
v0x562b8d07fde0_0 .net "cout", 0 0, L_0x562b8d331390;  alias, 1 drivers
v0x562b8d07fed0_0 .net "cout1", 0 0, L_0x562b8d3311b0;  1 drivers
v0x562b8d07ff70_0 .net "cout2", 0 0, L_0x562b8d331320;  1 drivers
v0x562b8d080010_0 .net "s1", 0 0, L_0x562b8d331140;  1 drivers
S_0x562b8d07edd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d07eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d331140 .functor XOR 1, L_0x562b8d331490, L_0x562b8d3315c0, C4<0>, C4<0>;
L_0x562b8d3311b0 .functor AND 1, L_0x562b8d331490, L_0x562b8d3315c0, C4<1>, C4<1>;
v0x562b8d07f070_0 .net "S", 0 0, L_0x562b8d331140;  alias, 1 drivers
v0x562b8d07f150_0 .net "a", 0 0, L_0x562b8d331490;  alias, 1 drivers
v0x562b8d07f210_0 .net "b", 0 0, L_0x562b8d3315c0;  alias, 1 drivers
v0x562b8d07f2e0_0 .net "cout", 0 0, L_0x562b8d3311b0;  alias, 1 drivers
S_0x562b8d07f450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d07eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d331220 .functor XOR 1, L_0x562b8d330c40, L_0x562b8d331140, C4<0>, C4<0>;
L_0x562b8d331320 .functor AND 1, L_0x562b8d330c40, L_0x562b8d331140, C4<1>, C4<1>;
v0x562b8d07f6c0_0 .net "S", 0 0, L_0x562b8d331220;  alias, 1 drivers
v0x562b8d07f780_0 .net "a", 0 0, L_0x562b8d330c40;  alias, 1 drivers
v0x562b8d07f870_0 .net "b", 0 0, L_0x562b8d331140;  alias, 1 drivers
v0x562b8d07f970_0 .net "cout", 0 0, L_0x562b8d331320;  alias, 1 drivers
S_0x562b8d080100 .scope generate, "genblk1[26]" "genblk1[26]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d080300 .param/l "i" 0 3 28, +C4<011010>;
S_0x562b8d0803e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d080100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d331af0 .functor OR 1, L_0x562b8d331910, L_0x562b8d331a80, C4<0>, C4<0>;
v0x562b8d0812d0_0 .net "S", 0 0, L_0x562b8d331980;  1 drivers
v0x562b8d081390_0 .net "a", 0 0, L_0x562b8d331bf0;  1 drivers
v0x562b8d081460_0 .net "b", 0 0, L_0x562b8d331d20;  1 drivers
v0x562b8d081560_0 .net "cin", 0 0, L_0x562b8d331390;  alias, 1 drivers
v0x562b8d081650_0 .net "cout", 0 0, L_0x562b8d331af0;  alias, 1 drivers
v0x562b8d081740_0 .net "cout1", 0 0, L_0x562b8d331910;  1 drivers
v0x562b8d0817e0_0 .net "cout2", 0 0, L_0x562b8d331a80;  1 drivers
v0x562b8d081880_0 .net "s1", 0 0, L_0x562b8d3318a0;  1 drivers
S_0x562b8d080640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0803e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3318a0 .functor XOR 1, L_0x562b8d331bf0, L_0x562b8d331d20, C4<0>, C4<0>;
L_0x562b8d331910 .functor AND 1, L_0x562b8d331bf0, L_0x562b8d331d20, C4<1>, C4<1>;
v0x562b8d0808e0_0 .net "S", 0 0, L_0x562b8d3318a0;  alias, 1 drivers
v0x562b8d0809c0_0 .net "a", 0 0, L_0x562b8d331bf0;  alias, 1 drivers
v0x562b8d080a80_0 .net "b", 0 0, L_0x562b8d331d20;  alias, 1 drivers
v0x562b8d080b50_0 .net "cout", 0 0, L_0x562b8d331910;  alias, 1 drivers
S_0x562b8d080cc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0803e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d331980 .functor XOR 1, L_0x562b8d331390, L_0x562b8d3318a0, C4<0>, C4<0>;
L_0x562b8d331a80 .functor AND 1, L_0x562b8d331390, L_0x562b8d3318a0, C4<1>, C4<1>;
v0x562b8d080f30_0 .net "S", 0 0, L_0x562b8d331980;  alias, 1 drivers
v0x562b8d080ff0_0 .net "a", 0 0, L_0x562b8d331390;  alias, 1 drivers
v0x562b8d0810e0_0 .net "b", 0 0, L_0x562b8d3318a0;  alias, 1 drivers
v0x562b8d0811e0_0 .net "cout", 0 0, L_0x562b8d331a80;  alias, 1 drivers
S_0x562b8d081970 .scope generate, "genblk1[27]" "genblk1[27]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d081b70 .param/l "i" 0 3 28, +C4<011011>;
S_0x562b8d081c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d081970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d332260 .functor OR 1, L_0x562b8d332080, L_0x562b8d3321f0, C4<0>, C4<0>;
v0x562b8d082b40_0 .net "S", 0 0, L_0x562b8d3320f0;  1 drivers
v0x562b8d082c00_0 .net "a", 0 0, L_0x562b8d332360;  1 drivers
v0x562b8d082cd0_0 .net "b", 0 0, L_0x562b8d332490;  1 drivers
v0x562b8d082dd0_0 .net "cin", 0 0, L_0x562b8d331af0;  alias, 1 drivers
v0x562b8d082ec0_0 .net "cout", 0 0, L_0x562b8d332260;  alias, 1 drivers
v0x562b8d082fb0_0 .net "cout1", 0 0, L_0x562b8d332080;  1 drivers
v0x562b8d083050_0 .net "cout2", 0 0, L_0x562b8d3321f0;  1 drivers
v0x562b8d0830f0_0 .net "s1", 0 0, L_0x562b8d332010;  1 drivers
S_0x562b8d081eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d081c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d332010 .functor XOR 1, L_0x562b8d332360, L_0x562b8d332490, C4<0>, C4<0>;
L_0x562b8d332080 .functor AND 1, L_0x562b8d332360, L_0x562b8d332490, C4<1>, C4<1>;
v0x562b8d082150_0 .net "S", 0 0, L_0x562b8d332010;  alias, 1 drivers
v0x562b8d082230_0 .net "a", 0 0, L_0x562b8d332360;  alias, 1 drivers
v0x562b8d0822f0_0 .net "b", 0 0, L_0x562b8d332490;  alias, 1 drivers
v0x562b8d0823c0_0 .net "cout", 0 0, L_0x562b8d332080;  alias, 1 drivers
S_0x562b8d082530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d081c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3320f0 .functor XOR 1, L_0x562b8d331af0, L_0x562b8d332010, C4<0>, C4<0>;
L_0x562b8d3321f0 .functor AND 1, L_0x562b8d331af0, L_0x562b8d332010, C4<1>, C4<1>;
v0x562b8d0827a0_0 .net "S", 0 0, L_0x562b8d3320f0;  alias, 1 drivers
v0x562b8d082860_0 .net "a", 0 0, L_0x562b8d331af0;  alias, 1 drivers
v0x562b8d082950_0 .net "b", 0 0, L_0x562b8d332010;  alias, 1 drivers
v0x562b8d082a50_0 .net "cout", 0 0, L_0x562b8d3321f0;  alias, 1 drivers
S_0x562b8d0831e0 .scope generate, "genblk1[28]" "genblk1[28]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d0833e0 .param/l "i" 0 3 28, +C4<011100>;
S_0x562b8d0834c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0831e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3329e0 .functor OR 1, L_0x562b8d332800, L_0x562b8d332970, C4<0>, C4<0>;
v0x562b8d0843b0_0 .net "S", 0 0, L_0x562b8d332870;  1 drivers
v0x562b8d084470_0 .net "a", 0 0, L_0x562b8d332ae0;  1 drivers
v0x562b8d084540_0 .net "b", 0 0, L_0x562b8d332c10;  1 drivers
v0x562b8d084640_0 .net "cin", 0 0, L_0x562b8d332260;  alias, 1 drivers
v0x562b8d084730_0 .net "cout", 0 0, L_0x562b8d3329e0;  alias, 1 drivers
v0x562b8d084820_0 .net "cout1", 0 0, L_0x562b8d332800;  1 drivers
v0x562b8d0848c0_0 .net "cout2", 0 0, L_0x562b8d332970;  1 drivers
v0x562b8d084960_0 .net "s1", 0 0, L_0x562b8d332790;  1 drivers
S_0x562b8d083720 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0834c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d332790 .functor XOR 1, L_0x562b8d332ae0, L_0x562b8d332c10, C4<0>, C4<0>;
L_0x562b8d332800 .functor AND 1, L_0x562b8d332ae0, L_0x562b8d332c10, C4<1>, C4<1>;
v0x562b8d0839c0_0 .net "S", 0 0, L_0x562b8d332790;  alias, 1 drivers
v0x562b8d083aa0_0 .net "a", 0 0, L_0x562b8d332ae0;  alias, 1 drivers
v0x562b8d083b60_0 .net "b", 0 0, L_0x562b8d332c10;  alias, 1 drivers
v0x562b8d083c30_0 .net "cout", 0 0, L_0x562b8d332800;  alias, 1 drivers
S_0x562b8d083da0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0834c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d332870 .functor XOR 1, L_0x562b8d332260, L_0x562b8d332790, C4<0>, C4<0>;
L_0x562b8d332970 .functor AND 1, L_0x562b8d332260, L_0x562b8d332790, C4<1>, C4<1>;
v0x562b8d084010_0 .net "S", 0 0, L_0x562b8d332870;  alias, 1 drivers
v0x562b8d0840d0_0 .net "a", 0 0, L_0x562b8d332260;  alias, 1 drivers
v0x562b8d0841c0_0 .net "b", 0 0, L_0x562b8d332790;  alias, 1 drivers
v0x562b8d0842c0_0 .net "cout", 0 0, L_0x562b8d332970;  alias, 1 drivers
S_0x562b8d084a50 .scope generate, "genblk1[29]" "genblk1[29]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d084c50 .param/l "i" 0 3 28, +C4<011101>;
S_0x562b8d084d30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d084a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d333170 .functor OR 1, L_0x562b8d332f90, L_0x562b8d333100, C4<0>, C4<0>;
v0x562b8d085c20_0 .net "S", 0 0, L_0x562b8d333000;  1 drivers
v0x562b8d085ce0_0 .net "a", 0 0, L_0x562b8d333270;  1 drivers
v0x562b8d085db0_0 .net "b", 0 0, L_0x562b8d3333a0;  1 drivers
v0x562b8d085eb0_0 .net "cin", 0 0, L_0x562b8d3329e0;  alias, 1 drivers
v0x562b8d085fa0_0 .net "cout", 0 0, L_0x562b8d333170;  alias, 1 drivers
v0x562b8d086090_0 .net "cout1", 0 0, L_0x562b8d332f90;  1 drivers
v0x562b8d086130_0 .net "cout2", 0 0, L_0x562b8d333100;  1 drivers
v0x562b8d0861d0_0 .net "s1", 0 0, L_0x562b8d332f20;  1 drivers
S_0x562b8d084f90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d084d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d332f20 .functor XOR 1, L_0x562b8d333270, L_0x562b8d3333a0, C4<0>, C4<0>;
L_0x562b8d332f90 .functor AND 1, L_0x562b8d333270, L_0x562b8d3333a0, C4<1>, C4<1>;
v0x562b8d085230_0 .net "S", 0 0, L_0x562b8d332f20;  alias, 1 drivers
v0x562b8d085310_0 .net "a", 0 0, L_0x562b8d333270;  alias, 1 drivers
v0x562b8d0853d0_0 .net "b", 0 0, L_0x562b8d3333a0;  alias, 1 drivers
v0x562b8d0854a0_0 .net "cout", 0 0, L_0x562b8d332f90;  alias, 1 drivers
S_0x562b8d085610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d084d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d333000 .functor XOR 1, L_0x562b8d3329e0, L_0x562b8d332f20, C4<0>, C4<0>;
L_0x562b8d333100 .functor AND 1, L_0x562b8d3329e0, L_0x562b8d332f20, C4<1>, C4<1>;
v0x562b8d085880_0 .net "S", 0 0, L_0x562b8d333000;  alias, 1 drivers
v0x562b8d085940_0 .net "a", 0 0, L_0x562b8d3329e0;  alias, 1 drivers
v0x562b8d085a30_0 .net "b", 0 0, L_0x562b8d332f20;  alias, 1 drivers
v0x562b8d085b30_0 .net "cout", 0 0, L_0x562b8d333100;  alias, 1 drivers
S_0x562b8d0862c0 .scope generate, "genblk1[30]" "genblk1[30]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d0864c0 .param/l "i" 0 3 28, +C4<011110>;
S_0x562b8d0865a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0862c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d333d20 .functor OR 1, L_0x562b8d333b40, L_0x562b8d333cb0, C4<0>, C4<0>;
v0x562b8d087490_0 .net "S", 0 0, L_0x562b8d333bb0;  1 drivers
v0x562b8d087550_0 .net "a", 0 0, L_0x562b8d333e20;  1 drivers
v0x562b8d087620_0 .net "b", 0 0, L_0x562b8d333f50;  1 drivers
v0x562b8d087720_0 .net "cin", 0 0, L_0x562b8d333170;  alias, 1 drivers
v0x562b8d087810_0 .net "cout", 0 0, L_0x562b8d333d20;  alias, 1 drivers
v0x562b8d087900_0 .net "cout1", 0 0, L_0x562b8d333b40;  1 drivers
v0x562b8d0879a0_0 .net "cout2", 0 0, L_0x562b8d333cb0;  1 drivers
v0x562b8d087a40_0 .net "s1", 0 0, L_0x562b8d333ad0;  1 drivers
S_0x562b8d086800 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0865a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d333ad0 .functor XOR 1, L_0x562b8d333e20, L_0x562b8d333f50, C4<0>, C4<0>;
L_0x562b8d333b40 .functor AND 1, L_0x562b8d333e20, L_0x562b8d333f50, C4<1>, C4<1>;
v0x562b8d086aa0_0 .net "S", 0 0, L_0x562b8d333ad0;  alias, 1 drivers
v0x562b8d086b80_0 .net "a", 0 0, L_0x562b8d333e20;  alias, 1 drivers
v0x562b8d086c40_0 .net "b", 0 0, L_0x562b8d333f50;  alias, 1 drivers
v0x562b8d086d10_0 .net "cout", 0 0, L_0x562b8d333b40;  alias, 1 drivers
S_0x562b8d086e80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0865a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d333bb0 .functor XOR 1, L_0x562b8d333170, L_0x562b8d333ad0, C4<0>, C4<0>;
L_0x562b8d333cb0 .functor AND 1, L_0x562b8d333170, L_0x562b8d333ad0, C4<1>, C4<1>;
v0x562b8d0870f0_0 .net "S", 0 0, L_0x562b8d333bb0;  alias, 1 drivers
v0x562b8d0871b0_0 .net "a", 0 0, L_0x562b8d333170;  alias, 1 drivers
v0x562b8d0872a0_0 .net "b", 0 0, L_0x562b8d333ad0;  alias, 1 drivers
v0x562b8d0873a0_0 .net "cout", 0 0, L_0x562b8d333cb0;  alias, 1 drivers
S_0x562b8d087b30 .scope generate, "genblk1[31]" "genblk1[31]" 3 28, 3 28 0, S_0x562b8d0581b0;
 .timescale 0 0;
P_0x562b8d087d30 .param/l "i" 0 3 28, +C4<011111>;
S_0x562b8d087e10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d087b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3344d0 .functor OR 1, L_0x562b8d3342f0, L_0x562b8d334460, C4<0>, C4<0>;
v0x562b8d088d00_0 .net "S", 0 0, L_0x562b8d334360;  1 drivers
v0x562b8d088dc0_0 .net "a", 0 0, L_0x562b8d334540;  1 drivers
v0x562b8d088e90_0 .net "b", 0 0, L_0x562b8d334670;  1 drivers
v0x562b8d088f90_0 .net "cin", 0 0, L_0x562b8d333d20;  alias, 1 drivers
v0x562b8d089080_0 .net "cout", 0 0, L_0x562b8d3344d0;  alias, 1 drivers
v0x562b8d089170_0 .net "cout1", 0 0, L_0x562b8d3342f0;  1 drivers
v0x562b8d089210_0 .net "cout2", 0 0, L_0x562b8d334460;  1 drivers
v0x562b8d0892b0_0 .net "s1", 0 0, L_0x562b8d334280;  1 drivers
S_0x562b8d088070 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d087e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d334280 .functor XOR 1, L_0x562b8d334540, L_0x562b8d334670, C4<0>, C4<0>;
L_0x562b8d3342f0 .functor AND 1, L_0x562b8d334540, L_0x562b8d334670, C4<1>, C4<1>;
v0x562b8d088310_0 .net "S", 0 0, L_0x562b8d334280;  alias, 1 drivers
v0x562b8d0883f0_0 .net "a", 0 0, L_0x562b8d334540;  alias, 1 drivers
v0x562b8d0884b0_0 .net "b", 0 0, L_0x562b8d334670;  alias, 1 drivers
v0x562b8d088580_0 .net "cout", 0 0, L_0x562b8d3342f0;  alias, 1 drivers
S_0x562b8d0886f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d087e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d334360 .functor XOR 1, L_0x562b8d333d20, L_0x562b8d334280, C4<0>, C4<0>;
L_0x562b8d334460 .functor AND 1, L_0x562b8d333d20, L_0x562b8d334280, C4<1>, C4<1>;
v0x562b8d088960_0 .net "S", 0 0, L_0x562b8d334360;  alias, 1 drivers
v0x562b8d088a20_0 .net "a", 0 0, L_0x562b8d333d20;  alias, 1 drivers
v0x562b8d088b10_0 .net "b", 0 0, L_0x562b8d334280;  alias, 1 drivers
v0x562b8d088c10_0 .net "cout", 0 0, L_0x562b8d334460;  alias, 1 drivers
S_0x562b8d089a90 .scope module, "ins69" "twos_compliment" 3 158, 3 60 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i";
    .port_info 1 /OUTPUT 16 "o";
P_0x562b8c410ab0 .param/l "N" 0 3 60, +C4<00000000000000000000000000010000>;
L_0x562b8d310fd0 .functor NOT 16, L_0x562b8d310f30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x562b8d0a2e90_0 .net "cout", 0 0, L_0x562b8d317770;  1 drivers
v0x562b8d0a2f50_0 .net "i", 15 0, L_0x562b8d310f30;  alias, 1 drivers
v0x562b8d0a3020_0 .net "o", 15 0, L_0x562b8d3175d0;  alias, 1 drivers
v0x562b8d0a3120_0 .net "temp2", 15 0, L_0x562b8d310fd0;  1 drivers
S_0x562b8d089d70 .scope module, "rca_instance" "rca_Nbit" 3 64, 3 18 0, S_0x562b8d089a90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8d089f70 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f38f70e5c88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x562b8d317700 .functor BUFZ 1, L_0x7f38f70e5c88, C4<0>, C4<0>, C4<0>;
L_0x562b8d317770 .functor BUFZ 1, L_0x562b8d316fe0, C4<0>, C4<0>, C4<0>;
v0x562b8d0a2820_0 .net "S", 15 0, L_0x562b8d3175d0;  alias, 1 drivers
v0x562b8d0a2920_0 .net "a", 15 0, L_0x562b8d310fd0;  alias, 1 drivers
L_0x7f38f70e5c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562b8d0a2a00_0 .net "b", 15 0, L_0x7f38f70e5c40;  1 drivers
v0x562b8d0a2ac0 .array "carry", 0 16;
v0x562b8d0a2ac0_0 .net v0x562b8d0a2ac0 0, 0 0, L_0x562b8d317700; 1 drivers
v0x562b8d0a2ac0_1 .net v0x562b8d0a2ac0 1, 0 0, L_0x562b8d311290; 1 drivers
v0x562b8d0a2ac0_2 .net v0x562b8d0a2ac0 2, 0 0, L_0x562b8d311840; 1 drivers
v0x562b8d0a2ac0_3 .net v0x562b8d0a2ac0 3, 0 0, L_0x562b8d311e80; 1 drivers
v0x562b8d0a2ac0_4 .net v0x562b8d0a2ac0 4, 0 0, L_0x562b8d312430; 1 drivers
v0x562b8d0a2ac0_5 .net v0x562b8d0a2ac0 5, 0 0, L_0x562b8d312a70; 1 drivers
v0x562b8d0a2ac0_6 .net v0x562b8d0a2ac0 6, 0 0, L_0x562b8d313020; 1 drivers
v0x562b8d0a2ac0_7 .net v0x562b8d0a2ac0 7, 0 0, L_0x562b8d3136c0; 1 drivers
v0x562b8d0a2ac0_8 .net v0x562b8d0a2ac0 8, 0 0, L_0x562b8d313c80; 1 drivers
v0x562b8d0a2ac0_9 .net v0x562b8d0a2ac0 9, 0 0, L_0x562b8d314340; 1 drivers
v0x562b8d0a2ac0_10 .net v0x562b8d0a2ac0 10, 0 0, L_0x562b8d314900; 1 drivers
v0x562b8d0a2ac0_11 .net v0x562b8d0a2ac0 11, 0 0, L_0x562b8d314f60; 1 drivers
v0x562b8d0a2ac0_12 .net v0x562b8d0a2ac0 12, 0 0, L_0x562b8d3154c0; 1 drivers
v0x562b8d0a2ac0_13 .net v0x562b8d0a2ac0 13, 0 0, L_0x562b8d315ad0; 1 drivers
v0x562b8d0a2ac0_14 .net v0x562b8d0a2ac0 14, 0 0, L_0x562b8d3160f0; 1 drivers
v0x562b8d0a2ac0_15 .net v0x562b8d0a2ac0 15, 0 0, L_0x562b8d316930; 1 drivers
v0x562b8d0a2ac0_16 .net v0x562b8d0a2ac0 16, 0 0, L_0x562b8d316fe0; 1 drivers
v0x562b8d0a2c40_0 .net "cin", 0 0, L_0x7f38f70e5c88;  1 drivers
v0x562b8d0a2d30_0 .net "cout", 0 0, L_0x562b8d317770;  alias, 1 drivers
L_0x562b8d311390 .part L_0x562b8d310fd0, 0, 1;
L_0x562b8d3114c0 .part L_0x7f38f70e5c40, 0, 1;
L_0x562b8d311940 .part L_0x562b8d310fd0, 1, 1;
L_0x562b8d311b00 .part L_0x7f38f70e5c40, 1, 1;
L_0x562b8d311f80 .part L_0x562b8d310fd0, 2, 1;
L_0x562b8d3120b0 .part L_0x7f38f70e5c40, 2, 1;
L_0x562b8d312530 .part L_0x562b8d310fd0, 3, 1;
L_0x562b8d312660 .part L_0x7f38f70e5c40, 3, 1;
L_0x562b8d312b70 .part L_0x562b8d310fd0, 4, 1;
L_0x562b8d312ca0 .part L_0x7f38f70e5c40, 4, 1;
L_0x562b8d313120 .part L_0x562b8d310fd0, 5, 1;
L_0x562b8d313360 .part L_0x7f38f70e5c40, 5, 1;
L_0x562b8d3137c0 .part L_0x562b8d310fd0, 6, 1;
L_0x562b8d3138f0 .part L_0x7f38f70e5c40, 6, 1;
L_0x562b8d313d80 .part L_0x562b8d310fd0, 7, 1;
L_0x562b8d313eb0 .part L_0x7f38f70e5c40, 7, 1;
L_0x562b8d314440 .part L_0x562b8d310fd0, 8, 1;
L_0x562b8d314570 .part L_0x7f38f70e5c40, 8, 1;
L_0x562b8d314a00 .part L_0x562b8d310fd0, 9, 1;
L_0x562b8d314b30 .part L_0x7f38f70e5c40, 9, 1;
L_0x562b8d3146a0 .part L_0x562b8d310fd0, 10, 1;
L_0x562b8d3150f0 .part L_0x7f38f70e5c40, 10, 1;
L_0x562b8d3155c0 .part L_0x562b8d310fd0, 11, 1;
L_0x562b8d3156f0 .part L_0x7f38f70e5c40, 11, 1;
L_0x562b8d315bd0 .part L_0x562b8d310fd0, 12, 1;
L_0x562b8d315d00 .part L_0x7f38f70e5c40, 12, 1;
L_0x562b8d3161f0 .part L_0x562b8d310fd0, 13, 1;
L_0x562b8d316530 .part L_0x7f38f70e5c40, 13, 1;
L_0x562b8d316a30 .part L_0x562b8d310fd0, 14, 1;
L_0x562b8d316b60 .part L_0x7f38f70e5c40, 14, 1;
L_0x562b8d317050 .part L_0x562b8d310fd0, 15, 1;
L_0x562b8d317180 .part L_0x7f38f70e5c40, 15, 1;
LS_0x562b8d3175d0_0_0 .concat8 [ 1 1 1 1], L_0x562b8d311120, L_0x562b8d3116d0, L_0x562b8d311d10, L_0x562b8d3122c0;
LS_0x562b8d3175d0_0_4 .concat8 [ 1 1 1 1], L_0x562b8d312900, L_0x562b8d312eb0, L_0x562b8d313550, L_0x562b8d313b10;
LS_0x562b8d3175d0_0_8 .concat8 [ 1 1 1 1], L_0x562b8d314260, L_0x562b8d314820, L_0x562b8d314df0, L_0x562b8d315350;
LS_0x562b8d3175d0_0_12 .concat8 [ 1 1 1 1], L_0x562b8d315960, L_0x562b8d315f80, L_0x562b8d3167c0, L_0x562b8d316e70;
L_0x562b8d3175d0 .concat8 [ 4 4 4 4], LS_0x562b8d3175d0_0_0, LS_0x562b8d3175d0_0_4, LS_0x562b8d3175d0_0_8, LS_0x562b8d3175d0_0_12;
S_0x562b8d08a0f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d08a310 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8d08a3f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d08a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d311290 .functor OR 1, L_0x562b8d3110b0, L_0x562b8d311190, C4<0>, C4<0>;
v0x562b8d08b320_0 .net "S", 0 0, L_0x562b8d311120;  1 drivers
v0x562b8d08b3e0_0 .net "a", 0 0, L_0x562b8d311390;  1 drivers
v0x562b8d08b4b0_0 .net "b", 0 0, L_0x562b8d3114c0;  1 drivers
v0x562b8d08b5b0_0 .net "cin", 0 0, L_0x562b8d317700;  alias, 1 drivers
v0x562b8d08b680_0 .net "cout", 0 0, L_0x562b8d311290;  alias, 1 drivers
v0x562b8d08b770_0 .net "cout1", 0 0, L_0x562b8d3110b0;  1 drivers
v0x562b8d08b810_0 .net "cout2", 0 0, L_0x562b8d311190;  1 drivers
v0x562b8d08b8e0_0 .net "s1", 0 0, L_0x562b8d311040;  1 drivers
S_0x562b8d08a680 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d08a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d311040 .functor XOR 1, L_0x562b8d311390, L_0x562b8d3114c0, C4<0>, C4<0>;
L_0x562b8d3110b0 .functor AND 1, L_0x562b8d311390, L_0x562b8d3114c0, C4<1>, C4<1>;
v0x562b8d08a920_0 .net "S", 0 0, L_0x562b8d311040;  alias, 1 drivers
v0x562b8d08aa00_0 .net "a", 0 0, L_0x562b8d311390;  alias, 1 drivers
v0x562b8d08aac0_0 .net "b", 0 0, L_0x562b8d3114c0;  alias, 1 drivers
v0x562b8d08ab90_0 .net "cout", 0 0, L_0x562b8d3110b0;  alias, 1 drivers
S_0x562b8d08ad00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d08a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d311120 .functor XOR 1, L_0x562b8d317700, L_0x562b8d311040, C4<0>, C4<0>;
L_0x562b8d311190 .functor AND 1, L_0x562b8d317700, L_0x562b8d311040, C4<1>, C4<1>;
v0x562b8d08af70_0 .net "S", 0 0, L_0x562b8d311120;  alias, 1 drivers
v0x562b8d08b030_0 .net "a", 0 0, L_0x562b8d317700;  alias, 1 drivers
v0x562b8d08b0f0_0 .net "b", 0 0, L_0x562b8d311040;  alias, 1 drivers
v0x562b8d08b1f0_0 .net "cout", 0 0, L_0x562b8d311190;  alias, 1 drivers
S_0x562b8d08b9d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d08bbd0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8d08bc90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d08b9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d311840 .functor OR 1, L_0x562b8d311660, L_0x562b8d3117d0, C4<0>, C4<0>;
v0x562b8d08cb80_0 .net "S", 0 0, L_0x562b8d3116d0;  1 drivers
v0x562b8d08cc40_0 .net "a", 0 0, L_0x562b8d311940;  1 drivers
v0x562b8d08cd10_0 .net "b", 0 0, L_0x562b8d311b00;  1 drivers
v0x562b8d08ce10_0 .net "cin", 0 0, L_0x562b8d311290;  alias, 1 drivers
v0x562b8d08cf00_0 .net "cout", 0 0, L_0x562b8d311840;  alias, 1 drivers
v0x562b8d08cff0_0 .net "cout1", 0 0, L_0x562b8d311660;  1 drivers
v0x562b8d08d090_0 .net "cout2", 0 0, L_0x562b8d3117d0;  1 drivers
v0x562b8d08d130_0 .net "s1", 0 0, L_0x562b8d3115f0;  1 drivers
S_0x562b8d08bef0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d08bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3115f0 .functor XOR 1, L_0x562b8d311940, L_0x562b8d311b00, C4<0>, C4<0>;
L_0x562b8d311660 .functor AND 1, L_0x562b8d311940, L_0x562b8d311b00, C4<1>, C4<1>;
v0x562b8d08c190_0 .net "S", 0 0, L_0x562b8d3115f0;  alias, 1 drivers
v0x562b8d08c270_0 .net "a", 0 0, L_0x562b8d311940;  alias, 1 drivers
v0x562b8d08c330_0 .net "b", 0 0, L_0x562b8d311b00;  alias, 1 drivers
v0x562b8d08c400_0 .net "cout", 0 0, L_0x562b8d311660;  alias, 1 drivers
S_0x562b8d08c570 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d08bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3116d0 .functor XOR 1, L_0x562b8d311290, L_0x562b8d3115f0, C4<0>, C4<0>;
L_0x562b8d3117d0 .functor AND 1, L_0x562b8d311290, L_0x562b8d3115f0, C4<1>, C4<1>;
v0x562b8d08c7e0_0 .net "S", 0 0, L_0x562b8d3116d0;  alias, 1 drivers
v0x562b8d08c8a0_0 .net "a", 0 0, L_0x562b8d311290;  alias, 1 drivers
v0x562b8d08c990_0 .net "b", 0 0, L_0x562b8d3115f0;  alias, 1 drivers
v0x562b8d08ca90_0 .net "cout", 0 0, L_0x562b8d3117d0;  alias, 1 drivers
S_0x562b8d08d220 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d08d420 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8d08d4e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d08d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d311e80 .functor OR 1, L_0x562b8d311ca0, L_0x562b8d311e10, C4<0>, C4<0>;
v0x562b8d08e400_0 .net "S", 0 0, L_0x562b8d311d10;  1 drivers
v0x562b8d08e4c0_0 .net "a", 0 0, L_0x562b8d311f80;  1 drivers
v0x562b8d08e590_0 .net "b", 0 0, L_0x562b8d3120b0;  1 drivers
v0x562b8d08e690_0 .net "cin", 0 0, L_0x562b8d311840;  alias, 1 drivers
v0x562b8d08e780_0 .net "cout", 0 0, L_0x562b8d311e80;  alias, 1 drivers
v0x562b8d08e870_0 .net "cout1", 0 0, L_0x562b8d311ca0;  1 drivers
v0x562b8d08e910_0 .net "cout2", 0 0, L_0x562b8d311e10;  1 drivers
v0x562b8d08e9b0_0 .net "s1", 0 0, L_0x562b8d311c30;  1 drivers
S_0x562b8d08d770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d08d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d311c30 .functor XOR 1, L_0x562b8d311f80, L_0x562b8d3120b0, C4<0>, C4<0>;
L_0x562b8d311ca0 .functor AND 1, L_0x562b8d311f80, L_0x562b8d3120b0, C4<1>, C4<1>;
v0x562b8d08da10_0 .net "S", 0 0, L_0x562b8d311c30;  alias, 1 drivers
v0x562b8d08daf0_0 .net "a", 0 0, L_0x562b8d311f80;  alias, 1 drivers
v0x562b8d08dbb0_0 .net "b", 0 0, L_0x562b8d3120b0;  alias, 1 drivers
v0x562b8d08dc80_0 .net "cout", 0 0, L_0x562b8d311ca0;  alias, 1 drivers
S_0x562b8d08ddf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d08d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d311d10 .functor XOR 1, L_0x562b8d311840, L_0x562b8d311c30, C4<0>, C4<0>;
L_0x562b8d311e10 .functor AND 1, L_0x562b8d311840, L_0x562b8d311c30, C4<1>, C4<1>;
v0x562b8d08e060_0 .net "S", 0 0, L_0x562b8d311d10;  alias, 1 drivers
v0x562b8d08e120_0 .net "a", 0 0, L_0x562b8d311840;  alias, 1 drivers
v0x562b8d08e210_0 .net "b", 0 0, L_0x562b8d311c30;  alias, 1 drivers
v0x562b8d08e310_0 .net "cout", 0 0, L_0x562b8d311e10;  alias, 1 drivers
S_0x562b8d08eaa0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d08eca0 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8d08ed80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d08eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d312430 .functor OR 1, L_0x562b8d312250, L_0x562b8d3123c0, C4<0>, C4<0>;
v0x562b8d08fc70_0 .net "S", 0 0, L_0x562b8d3122c0;  1 drivers
v0x562b8d08fd30_0 .net "a", 0 0, L_0x562b8d312530;  1 drivers
v0x562b8d08fe00_0 .net "b", 0 0, L_0x562b8d312660;  1 drivers
v0x562b8d08ff00_0 .net "cin", 0 0, L_0x562b8d311e80;  alias, 1 drivers
v0x562b8d08fff0_0 .net "cout", 0 0, L_0x562b8d312430;  alias, 1 drivers
v0x562b8d0900e0_0 .net "cout1", 0 0, L_0x562b8d312250;  1 drivers
v0x562b8d090180_0 .net "cout2", 0 0, L_0x562b8d3123c0;  1 drivers
v0x562b8d090220_0 .net "s1", 0 0, L_0x562b8d3121e0;  1 drivers
S_0x562b8d08efe0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d08ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3121e0 .functor XOR 1, L_0x562b8d312530, L_0x562b8d312660, C4<0>, C4<0>;
L_0x562b8d312250 .functor AND 1, L_0x562b8d312530, L_0x562b8d312660, C4<1>, C4<1>;
v0x562b8d08f280_0 .net "S", 0 0, L_0x562b8d3121e0;  alias, 1 drivers
v0x562b8d08f360_0 .net "a", 0 0, L_0x562b8d312530;  alias, 1 drivers
v0x562b8d08f420_0 .net "b", 0 0, L_0x562b8d312660;  alias, 1 drivers
v0x562b8d08f4f0_0 .net "cout", 0 0, L_0x562b8d312250;  alias, 1 drivers
S_0x562b8d08f660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d08ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3122c0 .functor XOR 1, L_0x562b8d311e80, L_0x562b8d3121e0, C4<0>, C4<0>;
L_0x562b8d3123c0 .functor AND 1, L_0x562b8d311e80, L_0x562b8d3121e0, C4<1>, C4<1>;
v0x562b8d08f8d0_0 .net "S", 0 0, L_0x562b8d3122c0;  alias, 1 drivers
v0x562b8d08f990_0 .net "a", 0 0, L_0x562b8d311e80;  alias, 1 drivers
v0x562b8d08fa80_0 .net "b", 0 0, L_0x562b8d3121e0;  alias, 1 drivers
v0x562b8d08fb80_0 .net "cout", 0 0, L_0x562b8d3123c0;  alias, 1 drivers
S_0x562b8d090310 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d090560 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8d090640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d090310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d312a70 .functor OR 1, L_0x562b8d312890, L_0x562b8d312a00, C4<0>, C4<0>;
v0x562b8d091500_0 .net "S", 0 0, L_0x562b8d312900;  1 drivers
v0x562b8d0915c0_0 .net "a", 0 0, L_0x562b8d312b70;  1 drivers
v0x562b8d091690_0 .net "b", 0 0, L_0x562b8d312ca0;  1 drivers
v0x562b8d091790_0 .net "cin", 0 0, L_0x562b8d312430;  alias, 1 drivers
v0x562b8d091880_0 .net "cout", 0 0, L_0x562b8d312a70;  alias, 1 drivers
v0x562b8d091970_0 .net "cout1", 0 0, L_0x562b8d312890;  1 drivers
v0x562b8d091a10_0 .net "cout2", 0 0, L_0x562b8d312a00;  1 drivers
v0x562b8d091ab0_0 .net "s1", 0 0, L_0x562b8d312820;  1 drivers
S_0x562b8d0908a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d090640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d312820 .functor XOR 1, L_0x562b8d312b70, L_0x562b8d312ca0, C4<0>, C4<0>;
L_0x562b8d312890 .functor AND 1, L_0x562b8d312b70, L_0x562b8d312ca0, C4<1>, C4<1>;
v0x562b8d090b10_0 .net "S", 0 0, L_0x562b8d312820;  alias, 1 drivers
v0x562b8d090bf0_0 .net "a", 0 0, L_0x562b8d312b70;  alias, 1 drivers
v0x562b8d090cb0_0 .net "b", 0 0, L_0x562b8d312ca0;  alias, 1 drivers
v0x562b8d090d80_0 .net "cout", 0 0, L_0x562b8d312890;  alias, 1 drivers
S_0x562b8d090ef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d090640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d312900 .functor XOR 1, L_0x562b8d312430, L_0x562b8d312820, C4<0>, C4<0>;
L_0x562b8d312a00 .functor AND 1, L_0x562b8d312430, L_0x562b8d312820, C4<1>, C4<1>;
v0x562b8d091160_0 .net "S", 0 0, L_0x562b8d312900;  alias, 1 drivers
v0x562b8d091220_0 .net "a", 0 0, L_0x562b8d312430;  alias, 1 drivers
v0x562b8d091310_0 .net "b", 0 0, L_0x562b8d312820;  alias, 1 drivers
v0x562b8d091410_0 .net "cout", 0 0, L_0x562b8d312a00;  alias, 1 drivers
S_0x562b8d091ba0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d091da0 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8d091e80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d091ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d313020 .functor OR 1, L_0x562b8d312e40, L_0x562b8d312fb0, C4<0>, C4<0>;
v0x562b8d092d70_0 .net "S", 0 0, L_0x562b8d312eb0;  1 drivers
v0x562b8d092e30_0 .net "a", 0 0, L_0x562b8d313120;  1 drivers
v0x562b8d092f00_0 .net "b", 0 0, L_0x562b8d313360;  1 drivers
v0x562b8d093000_0 .net "cin", 0 0, L_0x562b8d312a70;  alias, 1 drivers
v0x562b8d0930f0_0 .net "cout", 0 0, L_0x562b8d313020;  alias, 1 drivers
v0x562b8d0931e0_0 .net "cout1", 0 0, L_0x562b8d312e40;  1 drivers
v0x562b8d093280_0 .net "cout2", 0 0, L_0x562b8d312fb0;  1 drivers
v0x562b8d093320_0 .net "s1", 0 0, L_0x562b8d312dd0;  1 drivers
S_0x562b8d0920e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d091e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d312dd0 .functor XOR 1, L_0x562b8d313120, L_0x562b8d313360, C4<0>, C4<0>;
L_0x562b8d312e40 .functor AND 1, L_0x562b8d313120, L_0x562b8d313360, C4<1>, C4<1>;
v0x562b8d092380_0 .net "S", 0 0, L_0x562b8d312dd0;  alias, 1 drivers
v0x562b8d092460_0 .net "a", 0 0, L_0x562b8d313120;  alias, 1 drivers
v0x562b8d092520_0 .net "b", 0 0, L_0x562b8d313360;  alias, 1 drivers
v0x562b8d0925f0_0 .net "cout", 0 0, L_0x562b8d312e40;  alias, 1 drivers
S_0x562b8d092760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d091e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d312eb0 .functor XOR 1, L_0x562b8d312a70, L_0x562b8d312dd0, C4<0>, C4<0>;
L_0x562b8d312fb0 .functor AND 1, L_0x562b8d312a70, L_0x562b8d312dd0, C4<1>, C4<1>;
v0x562b8d0929d0_0 .net "S", 0 0, L_0x562b8d312eb0;  alias, 1 drivers
v0x562b8d092a90_0 .net "a", 0 0, L_0x562b8d312a70;  alias, 1 drivers
v0x562b8d092b80_0 .net "b", 0 0, L_0x562b8d312dd0;  alias, 1 drivers
v0x562b8d092c80_0 .net "cout", 0 0, L_0x562b8d312fb0;  alias, 1 drivers
S_0x562b8d093410 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d093610 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8d0936f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d093410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3136c0 .functor OR 1, L_0x562b8d3134e0, L_0x562b8d313650, C4<0>, C4<0>;
v0x562b8d0945e0_0 .net "S", 0 0, L_0x562b8d313550;  1 drivers
v0x562b8d0946a0_0 .net "a", 0 0, L_0x562b8d3137c0;  1 drivers
v0x562b8d094770_0 .net "b", 0 0, L_0x562b8d3138f0;  1 drivers
v0x562b8d094870_0 .net "cin", 0 0, L_0x562b8d313020;  alias, 1 drivers
v0x562b8d094960_0 .net "cout", 0 0, L_0x562b8d3136c0;  alias, 1 drivers
v0x562b8d094a50_0 .net "cout1", 0 0, L_0x562b8d3134e0;  1 drivers
v0x562b8d094af0_0 .net "cout2", 0 0, L_0x562b8d313650;  1 drivers
v0x562b8d094b90_0 .net "s1", 0 0, L_0x562b8d313470;  1 drivers
S_0x562b8d093950 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0936f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d313470 .functor XOR 1, L_0x562b8d3137c0, L_0x562b8d3138f0, C4<0>, C4<0>;
L_0x562b8d3134e0 .functor AND 1, L_0x562b8d3137c0, L_0x562b8d3138f0, C4<1>, C4<1>;
v0x562b8d093bf0_0 .net "S", 0 0, L_0x562b8d313470;  alias, 1 drivers
v0x562b8d093cd0_0 .net "a", 0 0, L_0x562b8d3137c0;  alias, 1 drivers
v0x562b8d093d90_0 .net "b", 0 0, L_0x562b8d3138f0;  alias, 1 drivers
v0x562b8d093e60_0 .net "cout", 0 0, L_0x562b8d3134e0;  alias, 1 drivers
S_0x562b8d093fd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0936f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d313550 .functor XOR 1, L_0x562b8d313020, L_0x562b8d313470, C4<0>, C4<0>;
L_0x562b8d313650 .functor AND 1, L_0x562b8d313020, L_0x562b8d313470, C4<1>, C4<1>;
v0x562b8d094240_0 .net "S", 0 0, L_0x562b8d313550;  alias, 1 drivers
v0x562b8d094300_0 .net "a", 0 0, L_0x562b8d313020;  alias, 1 drivers
v0x562b8d0943f0_0 .net "b", 0 0, L_0x562b8d313470;  alias, 1 drivers
v0x562b8d0944f0_0 .net "cout", 0 0, L_0x562b8d313650;  alias, 1 drivers
S_0x562b8d094c80 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d094e80 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8d094f60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d094c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d313c80 .functor OR 1, L_0x562b8d313aa0, L_0x562b8d313c10, C4<0>, C4<0>;
v0x562b8d095e50_0 .net "S", 0 0, L_0x562b8d313b10;  1 drivers
v0x562b8d095f10_0 .net "a", 0 0, L_0x562b8d313d80;  1 drivers
v0x562b8d095fe0_0 .net "b", 0 0, L_0x562b8d313eb0;  1 drivers
v0x562b8d0960e0_0 .net "cin", 0 0, L_0x562b8d3136c0;  alias, 1 drivers
v0x562b8d0961d0_0 .net "cout", 0 0, L_0x562b8d313c80;  alias, 1 drivers
v0x562b8d0962c0_0 .net "cout1", 0 0, L_0x562b8d313aa0;  1 drivers
v0x562b8d096360_0 .net "cout2", 0 0, L_0x562b8d313c10;  1 drivers
v0x562b8d096400_0 .net "s1", 0 0, L_0x562b8d313400;  1 drivers
S_0x562b8d0951c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d094f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d313400 .functor XOR 1, L_0x562b8d313d80, L_0x562b8d313eb0, C4<0>, C4<0>;
L_0x562b8d313aa0 .functor AND 1, L_0x562b8d313d80, L_0x562b8d313eb0, C4<1>, C4<1>;
v0x562b8d095460_0 .net "S", 0 0, L_0x562b8d313400;  alias, 1 drivers
v0x562b8d095540_0 .net "a", 0 0, L_0x562b8d313d80;  alias, 1 drivers
v0x562b8d095600_0 .net "b", 0 0, L_0x562b8d313eb0;  alias, 1 drivers
v0x562b8d0956d0_0 .net "cout", 0 0, L_0x562b8d313aa0;  alias, 1 drivers
S_0x562b8d095840 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d094f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d313b10 .functor XOR 1, L_0x562b8d3136c0, L_0x562b8d313400, C4<0>, C4<0>;
L_0x562b8d313c10 .functor AND 1, L_0x562b8d3136c0, L_0x562b8d313400, C4<1>, C4<1>;
v0x562b8d095ab0_0 .net "S", 0 0, L_0x562b8d313b10;  alias, 1 drivers
v0x562b8d095b70_0 .net "a", 0 0, L_0x562b8d3136c0;  alias, 1 drivers
v0x562b8d095c60_0 .net "b", 0 0, L_0x562b8d313400;  alias, 1 drivers
v0x562b8d095d60_0 .net "cout", 0 0, L_0x562b8d313c10;  alias, 1 drivers
S_0x562b8d0964f0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d090510 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8d096780 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0964f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d314340 .functor OR 1, L_0x562b8d3141f0, L_0x562b8d3142d0, C4<0>, C4<0>;
v0x562b8d097670_0 .net "S", 0 0, L_0x562b8d314260;  1 drivers
v0x562b8d097730_0 .net "a", 0 0, L_0x562b8d314440;  1 drivers
v0x562b8d097800_0 .net "b", 0 0, L_0x562b8d314570;  1 drivers
v0x562b8d097900_0 .net "cin", 0 0, L_0x562b8d313c80;  alias, 1 drivers
v0x562b8d0979f0_0 .net "cout", 0 0, L_0x562b8d314340;  alias, 1 drivers
v0x562b8d097ae0_0 .net "cout1", 0 0, L_0x562b8d3141f0;  1 drivers
v0x562b8d097b80_0 .net "cout2", 0 0, L_0x562b8d3142d0;  1 drivers
v0x562b8d097c20_0 .net "s1", 0 0, L_0x562b8d314180;  1 drivers
S_0x562b8d0969e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d096780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d314180 .functor XOR 1, L_0x562b8d314440, L_0x562b8d314570, C4<0>, C4<0>;
L_0x562b8d3141f0 .functor AND 1, L_0x562b8d314440, L_0x562b8d314570, C4<1>, C4<1>;
v0x562b8d096c80_0 .net "S", 0 0, L_0x562b8d314180;  alias, 1 drivers
v0x562b8d096d60_0 .net "a", 0 0, L_0x562b8d314440;  alias, 1 drivers
v0x562b8d096e20_0 .net "b", 0 0, L_0x562b8d314570;  alias, 1 drivers
v0x562b8d096ef0_0 .net "cout", 0 0, L_0x562b8d3141f0;  alias, 1 drivers
S_0x562b8d097060 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d096780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d314260 .functor XOR 1, L_0x562b8d313c80, L_0x562b8d314180, C4<0>, C4<0>;
L_0x562b8d3142d0 .functor AND 1, L_0x562b8d313c80, L_0x562b8d314180, C4<1>, C4<1>;
v0x562b8d0972d0_0 .net "S", 0 0, L_0x562b8d314260;  alias, 1 drivers
v0x562b8d097390_0 .net "a", 0 0, L_0x562b8d313c80;  alias, 1 drivers
v0x562b8d097480_0 .net "b", 0 0, L_0x562b8d314180;  alias, 1 drivers
v0x562b8d097580_0 .net "cout", 0 0, L_0x562b8d3142d0;  alias, 1 drivers
S_0x562b8d097d10 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d097f10 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8d097ff0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d097d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d314900 .functor OR 1, L_0x562b8d3147b0, L_0x562b8d314890, C4<0>, C4<0>;
v0x562b8d098ee0_0 .net "S", 0 0, L_0x562b8d314820;  1 drivers
v0x562b8d098fa0_0 .net "a", 0 0, L_0x562b8d314a00;  1 drivers
v0x562b8d099070_0 .net "b", 0 0, L_0x562b8d314b30;  1 drivers
v0x562b8d099170_0 .net "cin", 0 0, L_0x562b8d314340;  alias, 1 drivers
v0x562b8d099260_0 .net "cout", 0 0, L_0x562b8d314900;  alias, 1 drivers
v0x562b8d099350_0 .net "cout1", 0 0, L_0x562b8d3147b0;  1 drivers
v0x562b8d0993f0_0 .net "cout2", 0 0, L_0x562b8d314890;  1 drivers
v0x562b8d099490_0 .net "s1", 0 0, L_0x562b8d314740;  1 drivers
S_0x562b8d098250 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d097ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d314740 .functor XOR 1, L_0x562b8d314a00, L_0x562b8d314b30, C4<0>, C4<0>;
L_0x562b8d3147b0 .functor AND 1, L_0x562b8d314a00, L_0x562b8d314b30, C4<1>, C4<1>;
v0x562b8d0984f0_0 .net "S", 0 0, L_0x562b8d314740;  alias, 1 drivers
v0x562b8d0985d0_0 .net "a", 0 0, L_0x562b8d314a00;  alias, 1 drivers
v0x562b8d098690_0 .net "b", 0 0, L_0x562b8d314b30;  alias, 1 drivers
v0x562b8d098760_0 .net "cout", 0 0, L_0x562b8d3147b0;  alias, 1 drivers
S_0x562b8d0988d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d097ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d314820 .functor XOR 1, L_0x562b8d314340, L_0x562b8d314740, C4<0>, C4<0>;
L_0x562b8d314890 .functor AND 1, L_0x562b8d314340, L_0x562b8d314740, C4<1>, C4<1>;
v0x562b8d098b40_0 .net "S", 0 0, L_0x562b8d314820;  alias, 1 drivers
v0x562b8d098c00_0 .net "a", 0 0, L_0x562b8d314340;  alias, 1 drivers
v0x562b8d098cf0_0 .net "b", 0 0, L_0x562b8d314740;  alias, 1 drivers
v0x562b8d098df0_0 .net "cout", 0 0, L_0x562b8d314890;  alias, 1 drivers
S_0x562b8d099580 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d099780 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8d099860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d099580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d314f60 .functor OR 1, L_0x562b8d314d80, L_0x562b8d314ef0, C4<0>, C4<0>;
v0x562b8d09a750_0 .net "S", 0 0, L_0x562b8d314df0;  1 drivers
v0x562b8d09a810_0 .net "a", 0 0, L_0x562b8d3146a0;  1 drivers
v0x562b8d09a8e0_0 .net "b", 0 0, L_0x562b8d3150f0;  1 drivers
v0x562b8d09a9e0_0 .net "cin", 0 0, L_0x562b8d314900;  alias, 1 drivers
v0x562b8d09aad0_0 .net "cout", 0 0, L_0x562b8d314f60;  alias, 1 drivers
v0x562b8d09abc0_0 .net "cout1", 0 0, L_0x562b8d314d80;  1 drivers
v0x562b8d09ac60_0 .net "cout2", 0 0, L_0x562b8d314ef0;  1 drivers
v0x562b8d09ad00_0 .net "s1", 0 0, L_0x562b8d314d10;  1 drivers
S_0x562b8d099ac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d099860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d314d10 .functor XOR 1, L_0x562b8d3146a0, L_0x562b8d3150f0, C4<0>, C4<0>;
L_0x562b8d314d80 .functor AND 1, L_0x562b8d3146a0, L_0x562b8d3150f0, C4<1>, C4<1>;
v0x562b8d099d60_0 .net "S", 0 0, L_0x562b8d314d10;  alias, 1 drivers
v0x562b8d099e40_0 .net "a", 0 0, L_0x562b8d3146a0;  alias, 1 drivers
v0x562b8d099f00_0 .net "b", 0 0, L_0x562b8d3150f0;  alias, 1 drivers
v0x562b8d099fd0_0 .net "cout", 0 0, L_0x562b8d314d80;  alias, 1 drivers
S_0x562b8d09a140 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d099860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d314df0 .functor XOR 1, L_0x562b8d314900, L_0x562b8d314d10, C4<0>, C4<0>;
L_0x562b8d314ef0 .functor AND 1, L_0x562b8d314900, L_0x562b8d314d10, C4<1>, C4<1>;
v0x562b8d09a3b0_0 .net "S", 0 0, L_0x562b8d314df0;  alias, 1 drivers
v0x562b8d09a470_0 .net "a", 0 0, L_0x562b8d314900;  alias, 1 drivers
v0x562b8d09a560_0 .net "b", 0 0, L_0x562b8d314d10;  alias, 1 drivers
v0x562b8d09a660_0 .net "cout", 0 0, L_0x562b8d314ef0;  alias, 1 drivers
S_0x562b8d09adf0 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d09aff0 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8d09b0d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d09adf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3154c0 .functor OR 1, L_0x562b8d3152e0, L_0x562b8d315450, C4<0>, C4<0>;
v0x562b8d09bfc0_0 .net "S", 0 0, L_0x562b8d315350;  1 drivers
v0x562b8d09c080_0 .net "a", 0 0, L_0x562b8d3155c0;  1 drivers
v0x562b8d09c150_0 .net "b", 0 0, L_0x562b8d3156f0;  1 drivers
v0x562b8d09c250_0 .net "cin", 0 0, L_0x562b8d314f60;  alias, 1 drivers
v0x562b8d09c340_0 .net "cout", 0 0, L_0x562b8d3154c0;  alias, 1 drivers
v0x562b8d09c430_0 .net "cout1", 0 0, L_0x562b8d3152e0;  1 drivers
v0x562b8d09c4d0_0 .net "cout2", 0 0, L_0x562b8d315450;  1 drivers
v0x562b8d09c570_0 .net "s1", 0 0, L_0x562b8d314c60;  1 drivers
S_0x562b8d09b330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d09b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d314c60 .functor XOR 1, L_0x562b8d3155c0, L_0x562b8d3156f0, C4<0>, C4<0>;
L_0x562b8d3152e0 .functor AND 1, L_0x562b8d3155c0, L_0x562b8d3156f0, C4<1>, C4<1>;
v0x562b8d09b5d0_0 .net "S", 0 0, L_0x562b8d314c60;  alias, 1 drivers
v0x562b8d09b6b0_0 .net "a", 0 0, L_0x562b8d3155c0;  alias, 1 drivers
v0x562b8d09b770_0 .net "b", 0 0, L_0x562b8d3156f0;  alias, 1 drivers
v0x562b8d09b840_0 .net "cout", 0 0, L_0x562b8d3152e0;  alias, 1 drivers
S_0x562b8d09b9b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d09b0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d315350 .functor XOR 1, L_0x562b8d314f60, L_0x562b8d314c60, C4<0>, C4<0>;
L_0x562b8d315450 .functor AND 1, L_0x562b8d314f60, L_0x562b8d314c60, C4<1>, C4<1>;
v0x562b8d09bc20_0 .net "S", 0 0, L_0x562b8d315350;  alias, 1 drivers
v0x562b8d09bce0_0 .net "a", 0 0, L_0x562b8d314f60;  alias, 1 drivers
v0x562b8d09bdd0_0 .net "b", 0 0, L_0x562b8d314c60;  alias, 1 drivers
v0x562b8d09bed0_0 .net "cout", 0 0, L_0x562b8d315450;  alias, 1 drivers
S_0x562b8d09c660 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d09c860 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8d09c940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d09c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d315ad0 .functor OR 1, L_0x562b8d3158f0, L_0x562b8d315a60, C4<0>, C4<0>;
v0x562b8d09d830_0 .net "S", 0 0, L_0x562b8d315960;  1 drivers
v0x562b8d09d8f0_0 .net "a", 0 0, L_0x562b8d315bd0;  1 drivers
v0x562b8d09d9c0_0 .net "b", 0 0, L_0x562b8d315d00;  1 drivers
v0x562b8d09dac0_0 .net "cin", 0 0, L_0x562b8d3154c0;  alias, 1 drivers
v0x562b8d09dbb0_0 .net "cout", 0 0, L_0x562b8d315ad0;  alias, 1 drivers
v0x562b8d09dca0_0 .net "cout1", 0 0, L_0x562b8d3158f0;  1 drivers
v0x562b8d09dd40_0 .net "cout2", 0 0, L_0x562b8d315a60;  1 drivers
v0x562b8d09dde0_0 .net "s1", 0 0, L_0x562b8d315220;  1 drivers
S_0x562b8d09cba0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d09c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d315220 .functor XOR 1, L_0x562b8d315bd0, L_0x562b8d315d00, C4<0>, C4<0>;
L_0x562b8d3158f0 .functor AND 1, L_0x562b8d315bd0, L_0x562b8d315d00, C4<1>, C4<1>;
v0x562b8d09ce40_0 .net "S", 0 0, L_0x562b8d315220;  alias, 1 drivers
v0x562b8d09cf20_0 .net "a", 0 0, L_0x562b8d315bd0;  alias, 1 drivers
v0x562b8d09cfe0_0 .net "b", 0 0, L_0x562b8d315d00;  alias, 1 drivers
v0x562b8d09d0b0_0 .net "cout", 0 0, L_0x562b8d3158f0;  alias, 1 drivers
S_0x562b8d09d220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d09c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d315960 .functor XOR 1, L_0x562b8d3154c0, L_0x562b8d315220, C4<0>, C4<0>;
L_0x562b8d315a60 .functor AND 1, L_0x562b8d3154c0, L_0x562b8d315220, C4<1>, C4<1>;
v0x562b8d09d490_0 .net "S", 0 0, L_0x562b8d315960;  alias, 1 drivers
v0x562b8d09d550_0 .net "a", 0 0, L_0x562b8d3154c0;  alias, 1 drivers
v0x562b8d09d640_0 .net "b", 0 0, L_0x562b8d315220;  alias, 1 drivers
v0x562b8d09d740_0 .net "cout", 0 0, L_0x562b8d315a60;  alias, 1 drivers
S_0x562b8d09ded0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d09e0d0 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8d09e1b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d09ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3160f0 .functor OR 1, L_0x562b8d315f10, L_0x562b8d316080, C4<0>, C4<0>;
v0x562b8d09f0a0_0 .net "S", 0 0, L_0x562b8d315f80;  1 drivers
v0x562b8d09f160_0 .net "a", 0 0, L_0x562b8d3161f0;  1 drivers
v0x562b8d09f230_0 .net "b", 0 0, L_0x562b8d316530;  1 drivers
v0x562b8d09f330_0 .net "cin", 0 0, L_0x562b8d315ad0;  alias, 1 drivers
v0x562b8d09f420_0 .net "cout", 0 0, L_0x562b8d3160f0;  alias, 1 drivers
v0x562b8d09f510_0 .net "cout1", 0 0, L_0x562b8d315f10;  1 drivers
v0x562b8d09f5b0_0 .net "cout2", 0 0, L_0x562b8d316080;  1 drivers
v0x562b8d09f650_0 .net "s1", 0 0, L_0x562b8d315820;  1 drivers
S_0x562b8d09e410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d09e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d315820 .functor XOR 1, L_0x562b8d3161f0, L_0x562b8d316530, C4<0>, C4<0>;
L_0x562b8d315f10 .functor AND 1, L_0x562b8d3161f0, L_0x562b8d316530, C4<1>, C4<1>;
v0x562b8d09e6b0_0 .net "S", 0 0, L_0x562b8d315820;  alias, 1 drivers
v0x562b8d09e790_0 .net "a", 0 0, L_0x562b8d3161f0;  alias, 1 drivers
v0x562b8d09e850_0 .net "b", 0 0, L_0x562b8d316530;  alias, 1 drivers
v0x562b8d09e920_0 .net "cout", 0 0, L_0x562b8d315f10;  alias, 1 drivers
S_0x562b8d09ea90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d09e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d315f80 .functor XOR 1, L_0x562b8d315ad0, L_0x562b8d315820, C4<0>, C4<0>;
L_0x562b8d316080 .functor AND 1, L_0x562b8d315ad0, L_0x562b8d315820, C4<1>, C4<1>;
v0x562b8d09ed00_0 .net "S", 0 0, L_0x562b8d315f80;  alias, 1 drivers
v0x562b8d09edc0_0 .net "a", 0 0, L_0x562b8d315ad0;  alias, 1 drivers
v0x562b8d09eeb0_0 .net "b", 0 0, L_0x562b8d315820;  alias, 1 drivers
v0x562b8d09efb0_0 .net "cout", 0 0, L_0x562b8d316080;  alias, 1 drivers
S_0x562b8d09f740 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d09f940 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8d09fa20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d09f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d316930 .functor OR 1, L_0x562b8d316750, L_0x562b8d3168c0, C4<0>, C4<0>;
v0x562b8d0a0910_0 .net "S", 0 0, L_0x562b8d3167c0;  1 drivers
v0x562b8d0a09d0_0 .net "a", 0 0, L_0x562b8d316a30;  1 drivers
v0x562b8d0a0aa0_0 .net "b", 0 0, L_0x562b8d316b60;  1 drivers
v0x562b8d0a0ba0_0 .net "cin", 0 0, L_0x562b8d3160f0;  alias, 1 drivers
v0x562b8d0a0c90_0 .net "cout", 0 0, L_0x562b8d316930;  alias, 1 drivers
v0x562b8d0a0d80_0 .net "cout1", 0 0, L_0x562b8d316750;  1 drivers
v0x562b8d0a0e20_0 .net "cout2", 0 0, L_0x562b8d3168c0;  1 drivers
v0x562b8d0a0ec0_0 .net "s1", 0 0, L_0x562b8d315e30;  1 drivers
S_0x562b8d09fc80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d09fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d315e30 .functor XOR 1, L_0x562b8d316a30, L_0x562b8d316b60, C4<0>, C4<0>;
L_0x562b8d316750 .functor AND 1, L_0x562b8d316a30, L_0x562b8d316b60, C4<1>, C4<1>;
v0x562b8d09ff20_0 .net "S", 0 0, L_0x562b8d315e30;  alias, 1 drivers
v0x562b8d0a0000_0 .net "a", 0 0, L_0x562b8d316a30;  alias, 1 drivers
v0x562b8d0a00c0_0 .net "b", 0 0, L_0x562b8d316b60;  alias, 1 drivers
v0x562b8d0a0190_0 .net "cout", 0 0, L_0x562b8d316750;  alias, 1 drivers
S_0x562b8d0a0300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d09fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3167c0 .functor XOR 1, L_0x562b8d3160f0, L_0x562b8d315e30, C4<0>, C4<0>;
L_0x562b8d3168c0 .functor AND 1, L_0x562b8d3160f0, L_0x562b8d315e30, C4<1>, C4<1>;
v0x562b8d0a0570_0 .net "S", 0 0, L_0x562b8d3167c0;  alias, 1 drivers
v0x562b8d0a0630_0 .net "a", 0 0, L_0x562b8d3160f0;  alias, 1 drivers
v0x562b8d0a0720_0 .net "b", 0 0, L_0x562b8d315e30;  alias, 1 drivers
v0x562b8d0a0820_0 .net "cout", 0 0, L_0x562b8d3168c0;  alias, 1 drivers
S_0x562b8d0a0fb0 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8d089d70;
 .timescale 0 0;
P_0x562b8d0a11b0 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8d0a1290 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0a0fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d316fe0 .functor OR 1, L_0x562b8d316e00, L_0x562b8d316f70, C4<0>, C4<0>;
v0x562b8d0a2180_0 .net "S", 0 0, L_0x562b8d316e70;  1 drivers
v0x562b8d0a2240_0 .net "a", 0 0, L_0x562b8d317050;  1 drivers
v0x562b8d0a2310_0 .net "b", 0 0, L_0x562b8d317180;  1 drivers
v0x562b8d0a2410_0 .net "cin", 0 0, L_0x562b8d316930;  alias, 1 drivers
v0x562b8d0a2500_0 .net "cout", 0 0, L_0x562b8d316fe0;  alias, 1 drivers
v0x562b8d0a25f0_0 .net "cout1", 0 0, L_0x562b8d316e00;  1 drivers
v0x562b8d0a2690_0 .net "cout2", 0 0, L_0x562b8d316f70;  1 drivers
v0x562b8d0a2730_0 .net "s1", 0 0, L_0x562b8d316d90;  1 drivers
S_0x562b8d0a14f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0a1290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d316d90 .functor XOR 1, L_0x562b8d317050, L_0x562b8d317180, C4<0>, C4<0>;
L_0x562b8d316e00 .functor AND 1, L_0x562b8d317050, L_0x562b8d317180, C4<1>, C4<1>;
v0x562b8d0a1790_0 .net "S", 0 0, L_0x562b8d316d90;  alias, 1 drivers
v0x562b8d0a1870_0 .net "a", 0 0, L_0x562b8d317050;  alias, 1 drivers
v0x562b8d0a1930_0 .net "b", 0 0, L_0x562b8d317180;  alias, 1 drivers
v0x562b8d0a1a00_0 .net "cout", 0 0, L_0x562b8d316e00;  alias, 1 drivers
S_0x562b8d0a1b70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0a1290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d316e70 .functor XOR 1, L_0x562b8d316930, L_0x562b8d316d90, C4<0>, C4<0>;
L_0x562b8d316f70 .functor AND 1, L_0x562b8d316930, L_0x562b8d316d90, C4<1>, C4<1>;
v0x562b8d0a1de0_0 .net "S", 0 0, L_0x562b8d316e70;  alias, 1 drivers
v0x562b8d0a1ea0_0 .net "a", 0 0, L_0x562b8d316930;  alias, 1 drivers
v0x562b8d0a1f90_0 .net "b", 0 0, L_0x562b8d316d90;  alias, 1 drivers
v0x562b8d0a2090_0 .net "cout", 0 0, L_0x562b8d316f70;  alias, 1 drivers
S_0x562b8d0a3210 .scope module, "ins7" "rca_Nbit" 3 170, 3 18 0, S_0x562b8cd41230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x562b8d0a33f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x562b8d342620 .functor BUFZ 1, L_0x562b8d334ac0, C4<0>, C4<0>, C4<0>;
L_0x562b8d342720 .functor BUFZ 1, L_0x562b8d3420a0, C4<0>, C4<0>, C4<0>;
v0x562b8d0d4520_0 .net "S", 31 0, L_0x562b8d342580;  alias, 1 drivers
v0x562b8d0d4620_0 .net "a", 31 0, L_0x562b8d3349b0;  alias, 1 drivers
v0x562b8d0d46e0_0 .net "b", 31 0, L_0x562b8d326310;  alias, 1 drivers
v0x562b8d0d47b0 .array "carry", 0 32;
v0x562b8d0d47b0_0 .net v0x562b8d0d47b0 0, 0 0, L_0x562b8d342620; 1 drivers
v0x562b8d0d47b0_1 .net v0x562b8d0d47b0 1, 0 0, L_0x562b8d334e10; 1 drivers
v0x562b8d0d47b0_2 .net v0x562b8d0d47b0 2, 0 0, L_0x562b8d335450; 1 drivers
v0x562b8d0d47b0_3 .net v0x562b8d0d47b0 3, 0 0, L_0x562b8d335a90; 1 drivers
v0x562b8d0d47b0_4 .net v0x562b8d0d47b0 4, 0 0, L_0x562b8d336040; 1 drivers
v0x562b8d0d47b0_5 .net v0x562b8d0d47b0 5, 0 0, L_0x562b8d3365f0; 1 drivers
v0x562b8d0d47b0_6 .net v0x562b8d0d47b0 6, 0 0, L_0x562b8d336b10; 1 drivers
v0x562b8d0d47b0_7 .net v0x562b8d0d47b0 7, 0 0, L_0x562b8d3370a0; 1 drivers
v0x562b8d0d47b0_8 .net v0x562b8d0d47b0 8, 0 0, L_0x562b8d337660; 1 drivers
v0x562b8d0d47b0_9 .net v0x562b8d0d47b0 9, 0 0, L_0x562b8d337ca0; 1 drivers
v0x562b8d0d47b0_10 .net v0x562b8d0d47b0 10, 0 0, L_0x562b8d338260; 1 drivers
v0x562b8d0d47b0_11 .net v0x562b8d0d47b0 11, 0 0, L_0x562b8d3388c0; 1 drivers
v0x562b8d0d47b0_12 .net v0x562b8d0d47b0 12, 0 0, L_0x562b8d338e20; 1 drivers
v0x562b8d0d47b0_13 .net v0x562b8d0d47b0 13, 0 0, L_0x562b8d339430; 1 drivers
v0x562b8d0d47b0_14 .net v0x562b8d0d47b0 14, 0 0, L_0x562b8d339a50; 1 drivers
v0x562b8d0d47b0_15 .net v0x562b8d0d47b0 15, 0 0, L_0x562b8d33a080; 1 drivers
v0x562b8d0d47b0_16 .net v0x562b8d0d47b0 16, 0 0, L_0x562b8d33a6c0; 1 drivers
v0x562b8d0d47b0_17 .net v0x562b8d0d47b0 17, 0 0, L_0x562b8d33ad10; 1 drivers
v0x562b8d0d47b0_18 .net v0x562b8d0d47b0 18, 0 0, L_0x562b8d33b3e0; 1 drivers
v0x562b8d0d47b0_19 .net v0x562b8d0d47b0 19, 0 0, L_0x562b8d33b9e0; 1 drivers
v0x562b8d0d47b0_20 .net v0x562b8d0d47b0 20, 0 0, L_0x562b8d33c0d0; 1 drivers
v0x562b8d0d47b0_21 .net v0x562b8d0d47b0 21, 0 0, L_0x562b8d33c7d0; 1 drivers
v0x562b8d0d47b0_22 .net v0x562b8d0d47b0 22, 0 0, L_0x562b8d33cee0; 1 drivers
v0x562b8d0d47b0_23 .net v0x562b8d0d47b0 23, 0 0, L_0x562b8d33d600; 1 drivers
v0x562b8d0d47b0_24 .net v0x562b8d0d47b0 24, 0 0, L_0x562b8d33dd30; 1 drivers
v0x562b8d0d47b0_25 .net v0x562b8d0d47b0 25, 0 0, L_0x562b8d33e470; 1 drivers
v0x562b8d0d47b0_26 .net v0x562b8d0d47b0 26, 0 0, L_0x562b8d33ebc0; 1 drivers
v0x562b8d0d47b0_27 .net v0x562b8d0d47b0 27, 0 0, L_0x562b8d33f320; 1 drivers
v0x562b8d0d47b0_28 .net v0x562b8d0d47b0 28, 0 0, L_0x562b8d33fa90; 1 drivers
v0x562b8d0d47b0_29 .net v0x562b8d0d47b0 29, 0 0, L_0x562b8d340210; 1 drivers
v0x562b8d0d47b0_30 .net v0x562b8d0d47b0 30, 0 0, L_0x562b8d340d40; 1 drivers
v0x562b8d0d47b0_31 .net v0x562b8d0d47b0 31, 0 0, L_0x562b8d3418f0; 1 drivers
v0x562b8d0d47b0_32 .net v0x562b8d0d47b0 32, 0 0, L_0x562b8d3420a0; 1 drivers
v0x562b8d0d49b0_0 .net "cin", 0 0, L_0x562b8d334ac0;  alias, 1 drivers
v0x562b8d0d4aa0_0 .net "cout", 0 0, L_0x562b8d342720;  alias, 1 drivers
L_0x562b8d334f10 .part L_0x562b8d3349b0, 0, 1;
L_0x562b8d3350d0 .part L_0x562b8d326310, 0, 1;
L_0x562b8d335550 .part L_0x562b8d3349b0, 1, 1;
L_0x562b8d335680 .part L_0x562b8d326310, 1, 1;
L_0x562b8d335b90 .part L_0x562b8d3349b0, 2, 1;
L_0x562b8d335cc0 .part L_0x562b8d326310, 2, 1;
L_0x562b8d336140 .part L_0x562b8d3349b0, 3, 1;
L_0x562b8d336270 .part L_0x562b8d326310, 3, 1;
L_0x562b8d3366f0 .part L_0x562b8d3349b0, 4, 1;
L_0x562b8d336820 .part L_0x562b8d326310, 4, 1;
L_0x562b8d336c10 .part L_0x562b8d3349b0, 5, 1;
L_0x562b8d336d40 .part L_0x562b8d326310, 5, 1;
L_0x562b8d3371a0 .part L_0x562b8d3349b0, 6, 1;
L_0x562b8d3372d0 .part L_0x562b8d326310, 6, 1;
L_0x562b8d337760 .part L_0x562b8d3349b0, 7, 1;
L_0x562b8d337890 .part L_0x562b8d326310, 7, 1;
L_0x562b8d337da0 .part L_0x562b8d3349b0, 8, 1;
L_0x562b8d337ed0 .part L_0x562b8d326310, 8, 1;
L_0x562b8d338360 .part L_0x562b8d3349b0, 9, 1;
L_0x562b8d338490 .part L_0x562b8d326310, 9, 1;
L_0x562b8d338000 .part L_0x562b8d3349b0, 10, 1;
L_0x562b8d338a50 .part L_0x562b8d326310, 10, 1;
L_0x562b8d338f20 .part L_0x562b8d3349b0, 11, 1;
L_0x562b8d339050 .part L_0x562b8d326310, 11, 1;
L_0x562b8d339530 .part L_0x562b8d3349b0, 12, 1;
L_0x562b8d339660 .part L_0x562b8d326310, 12, 1;
L_0x562b8d339b50 .part L_0x562b8d3349b0, 13, 1;
L_0x562b8d339c80 .part L_0x562b8d326310, 13, 1;
L_0x562b8d33a180 .part L_0x562b8d3349b0, 14, 1;
L_0x562b8d33a2b0 .part L_0x562b8d326310, 14, 1;
L_0x562b8d33a7c0 .part L_0x562b8d3349b0, 15, 1;
L_0x562b8d33a8f0 .part L_0x562b8d326310, 15, 1;
L_0x562b8d33ae10 .part L_0x562b8d3349b0, 16, 1;
L_0x562b8d33af40 .part L_0x562b8d326310, 16, 1;
L_0x562b8d33b4e0 .part L_0x562b8d3349b0, 17, 1;
L_0x562b8d33b610 .part L_0x562b8d326310, 17, 1;
L_0x562b8d33bae0 .part L_0x562b8d3349b0, 18, 1;
L_0x562b8d33bc10 .part L_0x562b8d326310, 18, 1;
L_0x562b8d33c1d0 .part L_0x562b8d3349b0, 19, 1;
L_0x562b8d33c300 .part L_0x562b8d326310, 19, 1;
L_0x562b8d33c8d0 .part L_0x562b8d3349b0, 20, 1;
L_0x562b8d33ca00 .part L_0x562b8d326310, 20, 1;
L_0x562b8d33cfe0 .part L_0x562b8d3349b0, 21, 1;
L_0x562b8d33d110 .part L_0x562b8d326310, 21, 1;
L_0x562b8d33d700 .part L_0x562b8d3349b0, 22, 1;
L_0x562b8d33d830 .part L_0x562b8d326310, 22, 1;
L_0x562b8d33de30 .part L_0x562b8d3349b0, 23, 1;
L_0x562b8d33df60 .part L_0x562b8d326310, 23, 1;
L_0x562b8d33e570 .part L_0x562b8d3349b0, 24, 1;
L_0x562b8d33e6a0 .part L_0x562b8d326310, 24, 1;
L_0x562b8d33ecc0 .part L_0x562b8d3349b0, 25, 1;
L_0x562b8d33edf0 .part L_0x562b8d326310, 25, 1;
L_0x562b8d33f420 .part L_0x562b8d3349b0, 26, 1;
L_0x562b8d33f550 .part L_0x562b8d326310, 26, 1;
L_0x562b8d33fb90 .part L_0x562b8d3349b0, 27, 1;
L_0x562b8d33fcc0 .part L_0x562b8d326310, 27, 1;
L_0x562b8d340310 .part L_0x562b8d3349b0, 28, 1;
L_0x562b8d340850 .part L_0x562b8d326310, 28, 1;
L_0x562b8d340e40 .part L_0x562b8d3349b0, 29, 1;
L_0x562b8d340f70 .part L_0x562b8d326310, 29, 1;
L_0x562b8d3419f0 .part L_0x562b8d3349b0, 30, 1;
L_0x562b8d341b20 .part L_0x562b8d326310, 30, 1;
L_0x562b8d342110 .part L_0x562b8d3349b0, 31, 1;
L_0x562b8d342240 .part L_0x562b8d326310, 31, 1;
LS_0x562b8d342580_0_0 .concat8 [ 1 1 1 1], L_0x562b8d334c10, L_0x562b8d3352e0, L_0x562b8d335920, L_0x562b8d335ed0;
LS_0x562b8d342580_0_4 .concat8 [ 1 1 1 1], L_0x562b8d336480, L_0x562b8d3369a0, L_0x562b8d336fc0, L_0x562b8d3374f0;
LS_0x562b8d342580_0_8 .concat8 [ 1 1 1 1], L_0x562b8d337b30, L_0x562b8d338180, L_0x562b8d338750, L_0x562b8d338cb0;
LS_0x562b8d342580_0_12 .concat8 [ 1 1 1 1], L_0x562b8d3392c0, L_0x562b8d3398e0, L_0x562b8d339f10, L_0x562b8d33a550;
LS_0x562b8d342580_0_16 .concat8 [ 1 1 1 1], L_0x562b8d33aba0, L_0x562b8d33b270, L_0x562b8d33b870, L_0x562b8d33bf60;
LS_0x562b8d342580_0_20 .concat8 [ 1 1 1 1], L_0x562b8d33c660, L_0x562b8d33cd70, L_0x562b8d33d490, L_0x562b8d33dbc0;
LS_0x562b8d342580_0_24 .concat8 [ 1 1 1 1], L_0x562b8d33e300, L_0x562b8d33ea50, L_0x562b8d33f1b0, L_0x562b8d33f920;
LS_0x562b8d342580_0_28 .concat8 [ 1 1 1 1], L_0x562b8d3400a0, L_0x562b8d340bd0, L_0x562b8d341780, L_0x562b8d341f30;
LS_0x562b8d342580_1_0 .concat8 [ 4 4 4 4], LS_0x562b8d342580_0_0, LS_0x562b8d342580_0_4, LS_0x562b8d342580_0_8, LS_0x562b8d342580_0_12;
LS_0x562b8d342580_1_4 .concat8 [ 4 4 4 4], LS_0x562b8d342580_0_16, LS_0x562b8d342580_0_20, LS_0x562b8d342580_0_24, LS_0x562b8d342580_0_28;
L_0x562b8d342580 .concat8 [ 16 16 0 0], LS_0x562b8d342580_1_0, LS_0x562b8d342580_1_4;
S_0x562b8d0a3600 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0a3800 .param/l "i" 0 3 28, +C4<00>;
S_0x562b8d0a38e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0a3600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d334e10 .functor OR 1, L_0x562b8d334ba0, L_0x562b8d334d10, C4<0>, C4<0>;
v0x562b8d0a4810_0 .net "S", 0 0, L_0x562b8d334c10;  1 drivers
v0x562b8d0a48d0_0 .net "a", 0 0, L_0x562b8d334f10;  1 drivers
v0x562b8d0a49a0_0 .net "b", 0 0, L_0x562b8d3350d0;  1 drivers
v0x562b8d0a4aa0_0 .net "cin", 0 0, L_0x562b8d342620;  alias, 1 drivers
v0x562b8d0a4b70_0 .net "cout", 0 0, L_0x562b8d334e10;  alias, 1 drivers
v0x562b8d0a4c60_0 .net "cout1", 0 0, L_0x562b8d334ba0;  1 drivers
v0x562b8d0a4d00_0 .net "cout2", 0 0, L_0x562b8d334d10;  1 drivers
v0x562b8d0a4dd0_0 .net "s1", 0 0, L_0x562b8d334b30;  1 drivers
S_0x562b8d0a3b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0a38e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d334b30 .functor XOR 1, L_0x562b8d334f10, L_0x562b8d3350d0, C4<0>, C4<0>;
L_0x562b8d334ba0 .functor AND 1, L_0x562b8d334f10, L_0x562b8d3350d0, C4<1>, C4<1>;
v0x562b8d0a3e10_0 .net "S", 0 0, L_0x562b8d334b30;  alias, 1 drivers
v0x562b8d0a3ef0_0 .net "a", 0 0, L_0x562b8d334f10;  alias, 1 drivers
v0x562b8d0a3fb0_0 .net "b", 0 0, L_0x562b8d3350d0;  alias, 1 drivers
v0x562b8d0a4080_0 .net "cout", 0 0, L_0x562b8d334ba0;  alias, 1 drivers
S_0x562b8d0a41f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0a38e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d334c10 .functor XOR 1, L_0x562b8d342620, L_0x562b8d334b30, C4<0>, C4<0>;
L_0x562b8d334d10 .functor AND 1, L_0x562b8d342620, L_0x562b8d334b30, C4<1>, C4<1>;
v0x562b8d0a4460_0 .net "S", 0 0, L_0x562b8d334c10;  alias, 1 drivers
v0x562b8d0a4520_0 .net "a", 0 0, L_0x562b8d342620;  alias, 1 drivers
v0x562b8d0a45e0_0 .net "b", 0 0, L_0x562b8d334b30;  alias, 1 drivers
v0x562b8d0a46e0_0 .net "cout", 0 0, L_0x562b8d334d10;  alias, 1 drivers
S_0x562b8d0a4ec0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0a50c0 .param/l "i" 0 3 28, +C4<01>;
S_0x562b8d0a5180 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0a4ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d335450 .functor OR 1, L_0x562b8d335270, L_0x562b8d3353e0, C4<0>, C4<0>;
v0x562b8d0a6070_0 .net "S", 0 0, L_0x562b8d3352e0;  1 drivers
v0x562b8d0a6130_0 .net "a", 0 0, L_0x562b8d335550;  1 drivers
v0x562b8d0a6200_0 .net "b", 0 0, L_0x562b8d335680;  1 drivers
v0x562b8d0a6300_0 .net "cin", 0 0, L_0x562b8d334e10;  alias, 1 drivers
v0x562b8d0a63f0_0 .net "cout", 0 0, L_0x562b8d335450;  alias, 1 drivers
v0x562b8d0a64e0_0 .net "cout1", 0 0, L_0x562b8d335270;  1 drivers
v0x562b8d0a6580_0 .net "cout2", 0 0, L_0x562b8d3353e0;  1 drivers
v0x562b8d0a6620_0 .net "s1", 0 0, L_0x562b8d335200;  1 drivers
S_0x562b8d0a53e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0a5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d335200 .functor XOR 1, L_0x562b8d335550, L_0x562b8d335680, C4<0>, C4<0>;
L_0x562b8d335270 .functor AND 1, L_0x562b8d335550, L_0x562b8d335680, C4<1>, C4<1>;
v0x562b8d0a5680_0 .net "S", 0 0, L_0x562b8d335200;  alias, 1 drivers
v0x562b8d0a5760_0 .net "a", 0 0, L_0x562b8d335550;  alias, 1 drivers
v0x562b8d0a5820_0 .net "b", 0 0, L_0x562b8d335680;  alias, 1 drivers
v0x562b8d0a58f0_0 .net "cout", 0 0, L_0x562b8d335270;  alias, 1 drivers
S_0x562b8d0a5a60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0a5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3352e0 .functor XOR 1, L_0x562b8d334e10, L_0x562b8d335200, C4<0>, C4<0>;
L_0x562b8d3353e0 .functor AND 1, L_0x562b8d334e10, L_0x562b8d335200, C4<1>, C4<1>;
v0x562b8d0a5cd0_0 .net "S", 0 0, L_0x562b8d3352e0;  alias, 1 drivers
v0x562b8d0a5d90_0 .net "a", 0 0, L_0x562b8d334e10;  alias, 1 drivers
v0x562b8d0a5e80_0 .net "b", 0 0, L_0x562b8d335200;  alias, 1 drivers
v0x562b8d0a5f80_0 .net "cout", 0 0, L_0x562b8d3353e0;  alias, 1 drivers
S_0x562b8d0a6710 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0a6910 .param/l "i" 0 3 28, +C4<010>;
S_0x562b8d0a69d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0a6710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d335a90 .functor OR 1, L_0x562b8d3358b0, L_0x562b8d335a20, C4<0>, C4<0>;
v0x562b8d0a78f0_0 .net "S", 0 0, L_0x562b8d335920;  1 drivers
v0x562b8d0a79b0_0 .net "a", 0 0, L_0x562b8d335b90;  1 drivers
v0x562b8d0a7a80_0 .net "b", 0 0, L_0x562b8d335cc0;  1 drivers
v0x562b8d0a7b80_0 .net "cin", 0 0, L_0x562b8d335450;  alias, 1 drivers
v0x562b8d0a7c70_0 .net "cout", 0 0, L_0x562b8d335a90;  alias, 1 drivers
v0x562b8d0a7d60_0 .net "cout1", 0 0, L_0x562b8d3358b0;  1 drivers
v0x562b8d0a7e00_0 .net "cout2", 0 0, L_0x562b8d335a20;  1 drivers
v0x562b8d0a7ea0_0 .net "s1", 0 0, L_0x562b8d335840;  1 drivers
S_0x562b8d0a6c60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0a69d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d335840 .functor XOR 1, L_0x562b8d335b90, L_0x562b8d335cc0, C4<0>, C4<0>;
L_0x562b8d3358b0 .functor AND 1, L_0x562b8d335b90, L_0x562b8d335cc0, C4<1>, C4<1>;
v0x562b8d0a6f00_0 .net "S", 0 0, L_0x562b8d335840;  alias, 1 drivers
v0x562b8d0a6fe0_0 .net "a", 0 0, L_0x562b8d335b90;  alias, 1 drivers
v0x562b8d0a70a0_0 .net "b", 0 0, L_0x562b8d335cc0;  alias, 1 drivers
v0x562b8d0a7170_0 .net "cout", 0 0, L_0x562b8d3358b0;  alias, 1 drivers
S_0x562b8d0a72e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0a69d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d335920 .functor XOR 1, L_0x562b8d335450, L_0x562b8d335840, C4<0>, C4<0>;
L_0x562b8d335a20 .functor AND 1, L_0x562b8d335450, L_0x562b8d335840, C4<1>, C4<1>;
v0x562b8d0a7550_0 .net "S", 0 0, L_0x562b8d335920;  alias, 1 drivers
v0x562b8d0a7610_0 .net "a", 0 0, L_0x562b8d335450;  alias, 1 drivers
v0x562b8d0a7700_0 .net "b", 0 0, L_0x562b8d335840;  alias, 1 drivers
v0x562b8d0a7800_0 .net "cout", 0 0, L_0x562b8d335a20;  alias, 1 drivers
S_0x562b8d0a7f90 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0a8190 .param/l "i" 0 3 28, +C4<011>;
S_0x562b8d0a8270 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0a7f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d336040 .functor OR 1, L_0x562b8d335e60, L_0x562b8d335fd0, C4<0>, C4<0>;
v0x562b8d0a9160_0 .net "S", 0 0, L_0x562b8d335ed0;  1 drivers
v0x562b8d0a9220_0 .net "a", 0 0, L_0x562b8d336140;  1 drivers
v0x562b8d0a92f0_0 .net "b", 0 0, L_0x562b8d336270;  1 drivers
v0x562b8d0a93f0_0 .net "cin", 0 0, L_0x562b8d335a90;  alias, 1 drivers
v0x562b8d0a94e0_0 .net "cout", 0 0, L_0x562b8d336040;  alias, 1 drivers
v0x562b8d0a95d0_0 .net "cout1", 0 0, L_0x562b8d335e60;  1 drivers
v0x562b8d0a9670_0 .net "cout2", 0 0, L_0x562b8d335fd0;  1 drivers
v0x562b8d0a9710_0 .net "s1", 0 0, L_0x562b8d335df0;  1 drivers
S_0x562b8d0a84d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0a8270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d335df0 .functor XOR 1, L_0x562b8d336140, L_0x562b8d336270, C4<0>, C4<0>;
L_0x562b8d335e60 .functor AND 1, L_0x562b8d336140, L_0x562b8d336270, C4<1>, C4<1>;
v0x562b8d0a8770_0 .net "S", 0 0, L_0x562b8d335df0;  alias, 1 drivers
v0x562b8d0a8850_0 .net "a", 0 0, L_0x562b8d336140;  alias, 1 drivers
v0x562b8d0a8910_0 .net "b", 0 0, L_0x562b8d336270;  alias, 1 drivers
v0x562b8d0a89e0_0 .net "cout", 0 0, L_0x562b8d335e60;  alias, 1 drivers
S_0x562b8d0a8b50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0a8270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d335ed0 .functor XOR 1, L_0x562b8d335a90, L_0x562b8d335df0, C4<0>, C4<0>;
L_0x562b8d335fd0 .functor AND 1, L_0x562b8d335a90, L_0x562b8d335df0, C4<1>, C4<1>;
v0x562b8d0a8dc0_0 .net "S", 0 0, L_0x562b8d335ed0;  alias, 1 drivers
v0x562b8d0a8e80_0 .net "a", 0 0, L_0x562b8d335a90;  alias, 1 drivers
v0x562b8d0a8f70_0 .net "b", 0 0, L_0x562b8d335df0;  alias, 1 drivers
v0x562b8d0a9070_0 .net "cout", 0 0, L_0x562b8d335fd0;  alias, 1 drivers
S_0x562b8d0a9800 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0a9a50 .param/l "i" 0 3 28, +C4<0100>;
S_0x562b8d0a9b30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0a9800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3365f0 .functor OR 1, L_0x562b8d336410, L_0x562b8d336580, C4<0>, C4<0>;
v0x562b8d0aa9f0_0 .net "S", 0 0, L_0x562b8d336480;  1 drivers
v0x562b8d0aaab0_0 .net "a", 0 0, L_0x562b8d3366f0;  1 drivers
v0x562b8d0aab80_0 .net "b", 0 0, L_0x562b8d336820;  1 drivers
v0x562b8d0aac80_0 .net "cin", 0 0, L_0x562b8d336040;  alias, 1 drivers
v0x562b8d0aad70_0 .net "cout", 0 0, L_0x562b8d3365f0;  alias, 1 drivers
v0x562b8d0aae60_0 .net "cout1", 0 0, L_0x562b8d336410;  1 drivers
v0x562b8d0aaf00_0 .net "cout2", 0 0, L_0x562b8d336580;  1 drivers
v0x562b8d0aafa0_0 .net "s1", 0 0, L_0x562b8d3363a0;  1 drivers
S_0x562b8d0a9d90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0a9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3363a0 .functor XOR 1, L_0x562b8d3366f0, L_0x562b8d336820, C4<0>, C4<0>;
L_0x562b8d336410 .functor AND 1, L_0x562b8d3366f0, L_0x562b8d336820, C4<1>, C4<1>;
v0x562b8d0aa000_0 .net "S", 0 0, L_0x562b8d3363a0;  alias, 1 drivers
v0x562b8d0aa0e0_0 .net "a", 0 0, L_0x562b8d3366f0;  alias, 1 drivers
v0x562b8d0aa1a0_0 .net "b", 0 0, L_0x562b8d336820;  alias, 1 drivers
v0x562b8d0aa270_0 .net "cout", 0 0, L_0x562b8d336410;  alias, 1 drivers
S_0x562b8d0aa3e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0a9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d336480 .functor XOR 1, L_0x562b8d336040, L_0x562b8d3363a0, C4<0>, C4<0>;
L_0x562b8d336580 .functor AND 1, L_0x562b8d336040, L_0x562b8d3363a0, C4<1>, C4<1>;
v0x562b8d0aa650_0 .net "S", 0 0, L_0x562b8d336480;  alias, 1 drivers
v0x562b8d0aa710_0 .net "a", 0 0, L_0x562b8d336040;  alias, 1 drivers
v0x562b8d0aa800_0 .net "b", 0 0, L_0x562b8d3363a0;  alias, 1 drivers
v0x562b8d0aa900_0 .net "cout", 0 0, L_0x562b8d336580;  alias, 1 drivers
S_0x562b8d0ab090 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0ab290 .param/l "i" 0 3 28, +C4<0101>;
S_0x562b8d0ab370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0ab090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d336b10 .functor OR 1, L_0x562b8d336930, L_0x562b8d336aa0, C4<0>, C4<0>;
v0x562b8d0ac260_0 .net "S", 0 0, L_0x562b8d3369a0;  1 drivers
v0x562b8d0ac320_0 .net "a", 0 0, L_0x562b8d336c10;  1 drivers
v0x562b8d0ac3f0_0 .net "b", 0 0, L_0x562b8d336d40;  1 drivers
v0x562b8d0ac4f0_0 .net "cin", 0 0, L_0x562b8d3365f0;  alias, 1 drivers
v0x562b8d0ac5e0_0 .net "cout", 0 0, L_0x562b8d336b10;  alias, 1 drivers
v0x562b8d0ac6d0_0 .net "cout1", 0 0, L_0x562b8d336930;  1 drivers
v0x562b8d0ac770_0 .net "cout2", 0 0, L_0x562b8d336aa0;  1 drivers
v0x562b8d0ac810_0 .net "s1", 0 0, L_0x562b8d3368c0;  1 drivers
S_0x562b8d0ab5d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0ab370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3368c0 .functor XOR 1, L_0x562b8d336c10, L_0x562b8d336d40, C4<0>, C4<0>;
L_0x562b8d336930 .functor AND 1, L_0x562b8d336c10, L_0x562b8d336d40, C4<1>, C4<1>;
v0x562b8d0ab870_0 .net "S", 0 0, L_0x562b8d3368c0;  alias, 1 drivers
v0x562b8d0ab950_0 .net "a", 0 0, L_0x562b8d336c10;  alias, 1 drivers
v0x562b8d0aba10_0 .net "b", 0 0, L_0x562b8d336d40;  alias, 1 drivers
v0x562b8d0abae0_0 .net "cout", 0 0, L_0x562b8d336930;  alias, 1 drivers
S_0x562b8d0abc50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0ab370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3369a0 .functor XOR 1, L_0x562b8d3365f0, L_0x562b8d3368c0, C4<0>, C4<0>;
L_0x562b8d336aa0 .functor AND 1, L_0x562b8d3365f0, L_0x562b8d3368c0, C4<1>, C4<1>;
v0x562b8d0abec0_0 .net "S", 0 0, L_0x562b8d3369a0;  alias, 1 drivers
v0x562b8d0abf80_0 .net "a", 0 0, L_0x562b8d3365f0;  alias, 1 drivers
v0x562b8d0ac070_0 .net "b", 0 0, L_0x562b8d3368c0;  alias, 1 drivers
v0x562b8d0ac170_0 .net "cout", 0 0, L_0x562b8d336aa0;  alias, 1 drivers
S_0x562b8d0ac900 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0acb00 .param/l "i" 0 3 28, +C4<0110>;
S_0x562b8d0acbe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0ac900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3370a0 .functor OR 1, L_0x562b8d336f50, L_0x562b8d337030, C4<0>, C4<0>;
v0x562b8d0adad0_0 .net "S", 0 0, L_0x562b8d336fc0;  1 drivers
v0x562b8d0adb90_0 .net "a", 0 0, L_0x562b8d3371a0;  1 drivers
v0x562b8d0adc60_0 .net "b", 0 0, L_0x562b8d3372d0;  1 drivers
v0x562b8d0add60_0 .net "cin", 0 0, L_0x562b8d336b10;  alias, 1 drivers
v0x562b8d0ade50_0 .net "cout", 0 0, L_0x562b8d3370a0;  alias, 1 drivers
v0x562b8d0adf40_0 .net "cout1", 0 0, L_0x562b8d336f50;  1 drivers
v0x562b8d0adfe0_0 .net "cout2", 0 0, L_0x562b8d337030;  1 drivers
v0x562b8d0ae080_0 .net "s1", 0 0, L_0x562b8d336ee0;  1 drivers
S_0x562b8d0ace40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0acbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d336ee0 .functor XOR 1, L_0x562b8d3371a0, L_0x562b8d3372d0, C4<0>, C4<0>;
L_0x562b8d336f50 .functor AND 1, L_0x562b8d3371a0, L_0x562b8d3372d0, C4<1>, C4<1>;
v0x562b8d0ad0e0_0 .net "S", 0 0, L_0x562b8d336ee0;  alias, 1 drivers
v0x562b8d0ad1c0_0 .net "a", 0 0, L_0x562b8d3371a0;  alias, 1 drivers
v0x562b8d0ad280_0 .net "b", 0 0, L_0x562b8d3372d0;  alias, 1 drivers
v0x562b8d0ad350_0 .net "cout", 0 0, L_0x562b8d336f50;  alias, 1 drivers
S_0x562b8d0ad4c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0acbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d336fc0 .functor XOR 1, L_0x562b8d336b10, L_0x562b8d336ee0, C4<0>, C4<0>;
L_0x562b8d337030 .functor AND 1, L_0x562b8d336b10, L_0x562b8d336ee0, C4<1>, C4<1>;
v0x562b8d0ad730_0 .net "S", 0 0, L_0x562b8d336fc0;  alias, 1 drivers
v0x562b8d0ad7f0_0 .net "a", 0 0, L_0x562b8d336b10;  alias, 1 drivers
v0x562b8d0ad8e0_0 .net "b", 0 0, L_0x562b8d336ee0;  alias, 1 drivers
v0x562b8d0ad9e0_0 .net "cout", 0 0, L_0x562b8d337030;  alias, 1 drivers
S_0x562b8d0ae170 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0ae370 .param/l "i" 0 3 28, +C4<0111>;
S_0x562b8d0ae450 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0ae170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d337660 .functor OR 1, L_0x562b8d337480, L_0x562b8d3375f0, C4<0>, C4<0>;
v0x562b8d0af340_0 .net "S", 0 0, L_0x562b8d3374f0;  1 drivers
v0x562b8d0af400_0 .net "a", 0 0, L_0x562b8d337760;  1 drivers
v0x562b8d0af4d0_0 .net "b", 0 0, L_0x562b8d337890;  1 drivers
v0x562b8d0af5d0_0 .net "cin", 0 0, L_0x562b8d3370a0;  alias, 1 drivers
v0x562b8d0af6c0_0 .net "cout", 0 0, L_0x562b8d337660;  alias, 1 drivers
v0x562b8d0af7b0_0 .net "cout1", 0 0, L_0x562b8d337480;  1 drivers
v0x562b8d0af850_0 .net "cout2", 0 0, L_0x562b8d3375f0;  1 drivers
v0x562b8d0af8f0_0 .net "s1", 0 0, L_0x562b8d336e70;  1 drivers
S_0x562b8d0ae6b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0ae450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d336e70 .functor XOR 1, L_0x562b8d337760, L_0x562b8d337890, C4<0>, C4<0>;
L_0x562b8d337480 .functor AND 1, L_0x562b8d337760, L_0x562b8d337890, C4<1>, C4<1>;
v0x562b8d0ae950_0 .net "S", 0 0, L_0x562b8d336e70;  alias, 1 drivers
v0x562b8d0aea30_0 .net "a", 0 0, L_0x562b8d337760;  alias, 1 drivers
v0x562b8d0aeaf0_0 .net "b", 0 0, L_0x562b8d337890;  alias, 1 drivers
v0x562b8d0aebc0_0 .net "cout", 0 0, L_0x562b8d337480;  alias, 1 drivers
S_0x562b8d0aed30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0ae450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3374f0 .functor XOR 1, L_0x562b8d3370a0, L_0x562b8d336e70, C4<0>, C4<0>;
L_0x562b8d3375f0 .functor AND 1, L_0x562b8d3370a0, L_0x562b8d336e70, C4<1>, C4<1>;
v0x562b8d0aefa0_0 .net "S", 0 0, L_0x562b8d3374f0;  alias, 1 drivers
v0x562b8d0af060_0 .net "a", 0 0, L_0x562b8d3370a0;  alias, 1 drivers
v0x562b8d0af150_0 .net "b", 0 0, L_0x562b8d336e70;  alias, 1 drivers
v0x562b8d0af250_0 .net "cout", 0 0, L_0x562b8d3375f0;  alias, 1 drivers
S_0x562b8d0af9e0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0a9a00 .param/l "i" 0 3 28, +C4<01000>;
S_0x562b8d0afc70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0af9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d337ca0 .functor OR 1, L_0x562b8d337ac0, L_0x562b8d337c30, C4<0>, C4<0>;
v0x562b8d0b0b60_0 .net "S", 0 0, L_0x562b8d337b30;  1 drivers
v0x562b8d0b0c20_0 .net "a", 0 0, L_0x562b8d337da0;  1 drivers
v0x562b8d0b0cf0_0 .net "b", 0 0, L_0x562b8d337ed0;  1 drivers
v0x562b8d0b0df0_0 .net "cin", 0 0, L_0x562b8d337660;  alias, 1 drivers
v0x562b8d0b0ee0_0 .net "cout", 0 0, L_0x562b8d337ca0;  alias, 1 drivers
v0x562b8d0b0fd0_0 .net "cout1", 0 0, L_0x562b8d337ac0;  1 drivers
v0x562b8d0b1070_0 .net "cout2", 0 0, L_0x562b8d337c30;  1 drivers
v0x562b8d0b1110_0 .net "s1", 0 0, L_0x562b8d337a50;  1 drivers
S_0x562b8d0afed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0afc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d337a50 .functor XOR 1, L_0x562b8d337da0, L_0x562b8d337ed0, C4<0>, C4<0>;
L_0x562b8d337ac0 .functor AND 1, L_0x562b8d337da0, L_0x562b8d337ed0, C4<1>, C4<1>;
v0x562b8d0b0170_0 .net "S", 0 0, L_0x562b8d337a50;  alias, 1 drivers
v0x562b8d0b0250_0 .net "a", 0 0, L_0x562b8d337da0;  alias, 1 drivers
v0x562b8d0b0310_0 .net "b", 0 0, L_0x562b8d337ed0;  alias, 1 drivers
v0x562b8d0b03e0_0 .net "cout", 0 0, L_0x562b8d337ac0;  alias, 1 drivers
S_0x562b8d0b0550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0afc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d337b30 .functor XOR 1, L_0x562b8d337660, L_0x562b8d337a50, C4<0>, C4<0>;
L_0x562b8d337c30 .functor AND 1, L_0x562b8d337660, L_0x562b8d337a50, C4<1>, C4<1>;
v0x562b8d0b07c0_0 .net "S", 0 0, L_0x562b8d337b30;  alias, 1 drivers
v0x562b8d0b0880_0 .net "a", 0 0, L_0x562b8d337660;  alias, 1 drivers
v0x562b8d0b0970_0 .net "b", 0 0, L_0x562b8d337a50;  alias, 1 drivers
v0x562b8d0b0a70_0 .net "cout", 0 0, L_0x562b8d337c30;  alias, 1 drivers
S_0x562b8d0b1200 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0b1400 .param/l "i" 0 3 28, +C4<01001>;
S_0x562b8d0b14e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0b1200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d338260 .functor OR 1, L_0x562b8d338110, L_0x562b8d3381f0, C4<0>, C4<0>;
v0x562b8d0b23d0_0 .net "S", 0 0, L_0x562b8d338180;  1 drivers
v0x562b8d0b2490_0 .net "a", 0 0, L_0x562b8d338360;  1 drivers
v0x562b8d0b2560_0 .net "b", 0 0, L_0x562b8d338490;  1 drivers
v0x562b8d0b2660_0 .net "cin", 0 0, L_0x562b8d337ca0;  alias, 1 drivers
v0x562b8d0b2750_0 .net "cout", 0 0, L_0x562b8d338260;  alias, 1 drivers
v0x562b8d0b2840_0 .net "cout1", 0 0, L_0x562b8d338110;  1 drivers
v0x562b8d0b28e0_0 .net "cout2", 0 0, L_0x562b8d3381f0;  1 drivers
v0x562b8d0b2980_0 .net "s1", 0 0, L_0x562b8d3380a0;  1 drivers
S_0x562b8d0b1740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0b14e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3380a0 .functor XOR 1, L_0x562b8d338360, L_0x562b8d338490, C4<0>, C4<0>;
L_0x562b8d338110 .functor AND 1, L_0x562b8d338360, L_0x562b8d338490, C4<1>, C4<1>;
v0x562b8d0b19e0_0 .net "S", 0 0, L_0x562b8d3380a0;  alias, 1 drivers
v0x562b8d0b1ac0_0 .net "a", 0 0, L_0x562b8d338360;  alias, 1 drivers
v0x562b8d0b1b80_0 .net "b", 0 0, L_0x562b8d338490;  alias, 1 drivers
v0x562b8d0b1c50_0 .net "cout", 0 0, L_0x562b8d338110;  alias, 1 drivers
S_0x562b8d0b1dc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0b14e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d338180 .functor XOR 1, L_0x562b8d337ca0, L_0x562b8d3380a0, C4<0>, C4<0>;
L_0x562b8d3381f0 .functor AND 1, L_0x562b8d337ca0, L_0x562b8d3380a0, C4<1>, C4<1>;
v0x562b8d0b2030_0 .net "S", 0 0, L_0x562b8d338180;  alias, 1 drivers
v0x562b8d0b20f0_0 .net "a", 0 0, L_0x562b8d337ca0;  alias, 1 drivers
v0x562b8d0b21e0_0 .net "b", 0 0, L_0x562b8d3380a0;  alias, 1 drivers
v0x562b8d0b22e0_0 .net "cout", 0 0, L_0x562b8d3381f0;  alias, 1 drivers
S_0x562b8d0b2a70 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0b2c70 .param/l "i" 0 3 28, +C4<01010>;
S_0x562b8d0b2d50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0b2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3388c0 .functor OR 1, L_0x562b8d3386e0, L_0x562b8d338850, C4<0>, C4<0>;
v0x562b8d0b3c40_0 .net "S", 0 0, L_0x562b8d338750;  1 drivers
v0x562b8d0b3d00_0 .net "a", 0 0, L_0x562b8d338000;  1 drivers
v0x562b8d0b3dd0_0 .net "b", 0 0, L_0x562b8d338a50;  1 drivers
v0x562b8d0b3ed0_0 .net "cin", 0 0, L_0x562b8d338260;  alias, 1 drivers
v0x562b8d0b3fc0_0 .net "cout", 0 0, L_0x562b8d3388c0;  alias, 1 drivers
v0x562b8d0b40b0_0 .net "cout1", 0 0, L_0x562b8d3386e0;  1 drivers
v0x562b8d0b4150_0 .net "cout2", 0 0, L_0x562b8d338850;  1 drivers
v0x562b8d0b41f0_0 .net "s1", 0 0, L_0x562b8d338670;  1 drivers
S_0x562b8d0b2fb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0b2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d338670 .functor XOR 1, L_0x562b8d338000, L_0x562b8d338a50, C4<0>, C4<0>;
L_0x562b8d3386e0 .functor AND 1, L_0x562b8d338000, L_0x562b8d338a50, C4<1>, C4<1>;
v0x562b8d0b3250_0 .net "S", 0 0, L_0x562b8d338670;  alias, 1 drivers
v0x562b8d0b3330_0 .net "a", 0 0, L_0x562b8d338000;  alias, 1 drivers
v0x562b8d0b33f0_0 .net "b", 0 0, L_0x562b8d338a50;  alias, 1 drivers
v0x562b8d0b34c0_0 .net "cout", 0 0, L_0x562b8d3386e0;  alias, 1 drivers
S_0x562b8d0b3630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0b2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d338750 .functor XOR 1, L_0x562b8d338260, L_0x562b8d338670, C4<0>, C4<0>;
L_0x562b8d338850 .functor AND 1, L_0x562b8d338260, L_0x562b8d338670, C4<1>, C4<1>;
v0x562b8d0b38a0_0 .net "S", 0 0, L_0x562b8d338750;  alias, 1 drivers
v0x562b8d0b3960_0 .net "a", 0 0, L_0x562b8d338260;  alias, 1 drivers
v0x562b8d0b3a50_0 .net "b", 0 0, L_0x562b8d338670;  alias, 1 drivers
v0x562b8d0b3b50_0 .net "cout", 0 0, L_0x562b8d338850;  alias, 1 drivers
S_0x562b8d0b42e0 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0b44e0 .param/l "i" 0 3 28, +C4<01011>;
S_0x562b8d0b45c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0b42e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d338e20 .functor OR 1, L_0x562b8d338c40, L_0x562b8d338db0, C4<0>, C4<0>;
v0x562b8d0b54b0_0 .net "S", 0 0, L_0x562b8d338cb0;  1 drivers
v0x562b8d0b5570_0 .net "a", 0 0, L_0x562b8d338f20;  1 drivers
v0x562b8d0b5640_0 .net "b", 0 0, L_0x562b8d339050;  1 drivers
v0x562b8d0b5740_0 .net "cin", 0 0, L_0x562b8d3388c0;  alias, 1 drivers
v0x562b8d0b5830_0 .net "cout", 0 0, L_0x562b8d338e20;  alias, 1 drivers
v0x562b8d0b5920_0 .net "cout1", 0 0, L_0x562b8d338c40;  1 drivers
v0x562b8d0b59c0_0 .net "cout2", 0 0, L_0x562b8d338db0;  1 drivers
v0x562b8d0b5a60_0 .net "s1", 0 0, L_0x562b8d3385c0;  1 drivers
S_0x562b8d0b4820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0b45c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3385c0 .functor XOR 1, L_0x562b8d338f20, L_0x562b8d339050, C4<0>, C4<0>;
L_0x562b8d338c40 .functor AND 1, L_0x562b8d338f20, L_0x562b8d339050, C4<1>, C4<1>;
v0x562b8d0b4ac0_0 .net "S", 0 0, L_0x562b8d3385c0;  alias, 1 drivers
v0x562b8d0b4ba0_0 .net "a", 0 0, L_0x562b8d338f20;  alias, 1 drivers
v0x562b8d0b4c60_0 .net "b", 0 0, L_0x562b8d339050;  alias, 1 drivers
v0x562b8d0b4d30_0 .net "cout", 0 0, L_0x562b8d338c40;  alias, 1 drivers
S_0x562b8d0b4ea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0b45c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d338cb0 .functor XOR 1, L_0x562b8d3388c0, L_0x562b8d3385c0, C4<0>, C4<0>;
L_0x562b8d338db0 .functor AND 1, L_0x562b8d3388c0, L_0x562b8d3385c0, C4<1>, C4<1>;
v0x562b8d0b5110_0 .net "S", 0 0, L_0x562b8d338cb0;  alias, 1 drivers
v0x562b8d0b51d0_0 .net "a", 0 0, L_0x562b8d3388c0;  alias, 1 drivers
v0x562b8d0b52c0_0 .net "b", 0 0, L_0x562b8d3385c0;  alias, 1 drivers
v0x562b8d0b53c0_0 .net "cout", 0 0, L_0x562b8d338db0;  alias, 1 drivers
S_0x562b8d0b5b50 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0b5d50 .param/l "i" 0 3 28, +C4<01100>;
S_0x562b8d0b5e30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0b5b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d339430 .functor OR 1, L_0x562b8d339250, L_0x562b8d3393c0, C4<0>, C4<0>;
v0x562b8d0b6d20_0 .net "S", 0 0, L_0x562b8d3392c0;  1 drivers
v0x562b8d0b6de0_0 .net "a", 0 0, L_0x562b8d339530;  1 drivers
v0x562b8d0b6eb0_0 .net "b", 0 0, L_0x562b8d339660;  1 drivers
v0x562b8d0b6fb0_0 .net "cin", 0 0, L_0x562b8d338e20;  alias, 1 drivers
v0x562b8d0b70a0_0 .net "cout", 0 0, L_0x562b8d339430;  alias, 1 drivers
v0x562b8d0b7190_0 .net "cout1", 0 0, L_0x562b8d339250;  1 drivers
v0x562b8d0b7230_0 .net "cout2", 0 0, L_0x562b8d3393c0;  1 drivers
v0x562b8d0b72d0_0 .net "s1", 0 0, L_0x562b8d338b80;  1 drivers
S_0x562b8d0b6090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0b5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d338b80 .functor XOR 1, L_0x562b8d339530, L_0x562b8d339660, C4<0>, C4<0>;
L_0x562b8d339250 .functor AND 1, L_0x562b8d339530, L_0x562b8d339660, C4<1>, C4<1>;
v0x562b8d0b6330_0 .net "S", 0 0, L_0x562b8d338b80;  alias, 1 drivers
v0x562b8d0b6410_0 .net "a", 0 0, L_0x562b8d339530;  alias, 1 drivers
v0x562b8d0b64d0_0 .net "b", 0 0, L_0x562b8d339660;  alias, 1 drivers
v0x562b8d0b65a0_0 .net "cout", 0 0, L_0x562b8d339250;  alias, 1 drivers
S_0x562b8d0b6710 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0b5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3392c0 .functor XOR 1, L_0x562b8d338e20, L_0x562b8d338b80, C4<0>, C4<0>;
L_0x562b8d3393c0 .functor AND 1, L_0x562b8d338e20, L_0x562b8d338b80, C4<1>, C4<1>;
v0x562b8d0b6980_0 .net "S", 0 0, L_0x562b8d3392c0;  alias, 1 drivers
v0x562b8d0b6a40_0 .net "a", 0 0, L_0x562b8d338e20;  alias, 1 drivers
v0x562b8d0b6b30_0 .net "b", 0 0, L_0x562b8d338b80;  alias, 1 drivers
v0x562b8d0b6c30_0 .net "cout", 0 0, L_0x562b8d3393c0;  alias, 1 drivers
S_0x562b8d0b73c0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0b75c0 .param/l "i" 0 3 28, +C4<01101>;
S_0x562b8d0b76a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0b73c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d339a50 .functor OR 1, L_0x562b8d339870, L_0x562b8d3399e0, C4<0>, C4<0>;
v0x562b8d0b8590_0 .net "S", 0 0, L_0x562b8d3398e0;  1 drivers
v0x562b8d0b8650_0 .net "a", 0 0, L_0x562b8d339b50;  1 drivers
v0x562b8d0b8720_0 .net "b", 0 0, L_0x562b8d339c80;  1 drivers
v0x562b8d0b8820_0 .net "cin", 0 0, L_0x562b8d339430;  alias, 1 drivers
v0x562b8d0b8910_0 .net "cout", 0 0, L_0x562b8d339a50;  alias, 1 drivers
v0x562b8d0b8a00_0 .net "cout1", 0 0, L_0x562b8d339870;  1 drivers
v0x562b8d0b8aa0_0 .net "cout2", 0 0, L_0x562b8d3399e0;  1 drivers
v0x562b8d0b8b40_0 .net "s1", 0 0, L_0x562b8d339180;  1 drivers
S_0x562b8d0b7900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d339180 .functor XOR 1, L_0x562b8d339b50, L_0x562b8d339c80, C4<0>, C4<0>;
L_0x562b8d339870 .functor AND 1, L_0x562b8d339b50, L_0x562b8d339c80, C4<1>, C4<1>;
v0x562b8d0b7ba0_0 .net "S", 0 0, L_0x562b8d339180;  alias, 1 drivers
v0x562b8d0b7c80_0 .net "a", 0 0, L_0x562b8d339b50;  alias, 1 drivers
v0x562b8d0b7d40_0 .net "b", 0 0, L_0x562b8d339c80;  alias, 1 drivers
v0x562b8d0b7e10_0 .net "cout", 0 0, L_0x562b8d339870;  alias, 1 drivers
S_0x562b8d0b7f80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3398e0 .functor XOR 1, L_0x562b8d339430, L_0x562b8d339180, C4<0>, C4<0>;
L_0x562b8d3399e0 .functor AND 1, L_0x562b8d339430, L_0x562b8d339180, C4<1>, C4<1>;
v0x562b8d0b81f0_0 .net "S", 0 0, L_0x562b8d3398e0;  alias, 1 drivers
v0x562b8d0b82b0_0 .net "a", 0 0, L_0x562b8d339430;  alias, 1 drivers
v0x562b8d0b83a0_0 .net "b", 0 0, L_0x562b8d339180;  alias, 1 drivers
v0x562b8d0b84a0_0 .net "cout", 0 0, L_0x562b8d3399e0;  alias, 1 drivers
S_0x562b8d0b8c30 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0b8e30 .param/l "i" 0 3 28, +C4<01110>;
S_0x562b8d0b8f10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0b8c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33a080 .functor OR 1, L_0x562b8d339ea0, L_0x562b8d33a010, C4<0>, C4<0>;
v0x562b8d0b9e00_0 .net "S", 0 0, L_0x562b8d339f10;  1 drivers
v0x562b8d0b9ec0_0 .net "a", 0 0, L_0x562b8d33a180;  1 drivers
v0x562b8d0b9f90_0 .net "b", 0 0, L_0x562b8d33a2b0;  1 drivers
v0x562b8d0ba090_0 .net "cin", 0 0, L_0x562b8d339a50;  alias, 1 drivers
v0x562b8d0ba180_0 .net "cout", 0 0, L_0x562b8d33a080;  alias, 1 drivers
v0x562b8d0ba270_0 .net "cout1", 0 0, L_0x562b8d339ea0;  1 drivers
v0x562b8d0ba310_0 .net "cout2", 0 0, L_0x562b8d33a010;  1 drivers
v0x562b8d0ba3b0_0 .net "s1", 0 0, L_0x562b8d339790;  1 drivers
S_0x562b8d0b9170 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0b8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d339790 .functor XOR 1, L_0x562b8d33a180, L_0x562b8d33a2b0, C4<0>, C4<0>;
L_0x562b8d339ea0 .functor AND 1, L_0x562b8d33a180, L_0x562b8d33a2b0, C4<1>, C4<1>;
v0x562b8d0b9410_0 .net "S", 0 0, L_0x562b8d339790;  alias, 1 drivers
v0x562b8d0b94f0_0 .net "a", 0 0, L_0x562b8d33a180;  alias, 1 drivers
v0x562b8d0b95b0_0 .net "b", 0 0, L_0x562b8d33a2b0;  alias, 1 drivers
v0x562b8d0b9680_0 .net "cout", 0 0, L_0x562b8d339ea0;  alias, 1 drivers
S_0x562b8d0b97f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0b8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d339f10 .functor XOR 1, L_0x562b8d339a50, L_0x562b8d339790, C4<0>, C4<0>;
L_0x562b8d33a010 .functor AND 1, L_0x562b8d339a50, L_0x562b8d339790, C4<1>, C4<1>;
v0x562b8d0b9a60_0 .net "S", 0 0, L_0x562b8d339f10;  alias, 1 drivers
v0x562b8d0b9b20_0 .net "a", 0 0, L_0x562b8d339a50;  alias, 1 drivers
v0x562b8d0b9c10_0 .net "b", 0 0, L_0x562b8d339790;  alias, 1 drivers
v0x562b8d0b9d10_0 .net "cout", 0 0, L_0x562b8d33a010;  alias, 1 drivers
S_0x562b8d0ba4a0 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0ba6a0 .param/l "i" 0 3 28, +C4<01111>;
S_0x562b8d0ba780 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0ba4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33a6c0 .functor OR 1, L_0x562b8d33a4e0, L_0x562b8d33a650, C4<0>, C4<0>;
v0x562b8d0bb670_0 .net "S", 0 0, L_0x562b8d33a550;  1 drivers
v0x562b8d0bb730_0 .net "a", 0 0, L_0x562b8d33a7c0;  1 drivers
v0x562b8d0bb800_0 .net "b", 0 0, L_0x562b8d33a8f0;  1 drivers
v0x562b8d0bb900_0 .net "cin", 0 0, L_0x562b8d33a080;  alias, 1 drivers
v0x562b8d0bb9f0_0 .net "cout", 0 0, L_0x562b8d33a6c0;  alias, 1 drivers
v0x562b8d0bbae0_0 .net "cout1", 0 0, L_0x562b8d33a4e0;  1 drivers
v0x562b8d0bbb80_0 .net "cout2", 0 0, L_0x562b8d33a650;  1 drivers
v0x562b8d0bbc20_0 .net "s1", 0 0, L_0x562b8d339db0;  1 drivers
S_0x562b8d0ba9e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0ba780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d339db0 .functor XOR 1, L_0x562b8d33a7c0, L_0x562b8d33a8f0, C4<0>, C4<0>;
L_0x562b8d33a4e0 .functor AND 1, L_0x562b8d33a7c0, L_0x562b8d33a8f0, C4<1>, C4<1>;
v0x562b8d0bac80_0 .net "S", 0 0, L_0x562b8d339db0;  alias, 1 drivers
v0x562b8d0bad60_0 .net "a", 0 0, L_0x562b8d33a7c0;  alias, 1 drivers
v0x562b8d0bae20_0 .net "b", 0 0, L_0x562b8d33a8f0;  alias, 1 drivers
v0x562b8d0baef0_0 .net "cout", 0 0, L_0x562b8d33a4e0;  alias, 1 drivers
S_0x562b8d0bb060 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0ba780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33a550 .functor XOR 1, L_0x562b8d33a080, L_0x562b8d339db0, C4<0>, C4<0>;
L_0x562b8d33a650 .functor AND 1, L_0x562b8d33a080, L_0x562b8d339db0, C4<1>, C4<1>;
v0x562b8d0bb2d0_0 .net "S", 0 0, L_0x562b8d33a550;  alias, 1 drivers
v0x562b8d0bb390_0 .net "a", 0 0, L_0x562b8d33a080;  alias, 1 drivers
v0x562b8d0bb480_0 .net "b", 0 0, L_0x562b8d339db0;  alias, 1 drivers
v0x562b8d0bb580_0 .net "cout", 0 0, L_0x562b8d33a650;  alias, 1 drivers
S_0x562b8d0bbd10 .scope generate, "genblk1[16]" "genblk1[16]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0bc020 .param/l "i" 0 3 28, +C4<010000>;
S_0x562b8d0bc100 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0bbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33ad10 .functor OR 1, L_0x562b8d33ab30, L_0x562b8d33aca0, C4<0>, C4<0>;
v0x562b8d0bcff0_0 .net "S", 0 0, L_0x562b8d33aba0;  1 drivers
v0x562b8d0bd0b0_0 .net "a", 0 0, L_0x562b8d33ae10;  1 drivers
v0x562b8d0bd180_0 .net "b", 0 0, L_0x562b8d33af40;  1 drivers
v0x562b8d0bd280_0 .net "cin", 0 0, L_0x562b8d33a6c0;  alias, 1 drivers
v0x562b8d0bd370_0 .net "cout", 0 0, L_0x562b8d33ad10;  alias, 1 drivers
v0x562b8d0bd460_0 .net "cout1", 0 0, L_0x562b8d33ab30;  1 drivers
v0x562b8d0bd500_0 .net "cout2", 0 0, L_0x562b8d33aca0;  1 drivers
v0x562b8d0bd5a0_0 .net "s1", 0 0, L_0x562b8d33a3e0;  1 drivers
S_0x562b8d0bc360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0bc100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33a3e0 .functor XOR 1, L_0x562b8d33ae10, L_0x562b8d33af40, C4<0>, C4<0>;
L_0x562b8d33ab30 .functor AND 1, L_0x562b8d33ae10, L_0x562b8d33af40, C4<1>, C4<1>;
v0x562b8d0bc600_0 .net "S", 0 0, L_0x562b8d33a3e0;  alias, 1 drivers
v0x562b8d0bc6e0_0 .net "a", 0 0, L_0x562b8d33ae10;  alias, 1 drivers
v0x562b8d0bc7a0_0 .net "b", 0 0, L_0x562b8d33af40;  alias, 1 drivers
v0x562b8d0bc870_0 .net "cout", 0 0, L_0x562b8d33ab30;  alias, 1 drivers
S_0x562b8d0bc9e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0bc100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33aba0 .functor XOR 1, L_0x562b8d33a6c0, L_0x562b8d33a3e0, C4<0>, C4<0>;
L_0x562b8d33aca0 .functor AND 1, L_0x562b8d33a6c0, L_0x562b8d33a3e0, C4<1>, C4<1>;
v0x562b8d0bcc50_0 .net "S", 0 0, L_0x562b8d33aba0;  alias, 1 drivers
v0x562b8d0bcd10_0 .net "a", 0 0, L_0x562b8d33a6c0;  alias, 1 drivers
v0x562b8d0bce00_0 .net "b", 0 0, L_0x562b8d33a3e0;  alias, 1 drivers
v0x562b8d0bcf00_0 .net "cout", 0 0, L_0x562b8d33aca0;  alias, 1 drivers
S_0x562b8d0bd690 .scope generate, "genblk1[17]" "genblk1[17]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0bd890 .param/l "i" 0 3 28, +C4<010001>;
S_0x562b8d0bd970 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0bd690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33b3e0 .functor OR 1, L_0x562b8d33b200, L_0x562b8d33b370, C4<0>, C4<0>;
v0x562b8d0be860_0 .net "S", 0 0, L_0x562b8d33b270;  1 drivers
v0x562b8d0be920_0 .net "a", 0 0, L_0x562b8d33b4e0;  1 drivers
v0x562b8d0be9f0_0 .net "b", 0 0, L_0x562b8d33b610;  1 drivers
v0x562b8d0beaf0_0 .net "cin", 0 0, L_0x562b8d33ad10;  alias, 1 drivers
v0x562b8d0bebe0_0 .net "cout", 0 0, L_0x562b8d33b3e0;  alias, 1 drivers
v0x562b8d0becd0_0 .net "cout1", 0 0, L_0x562b8d33b200;  1 drivers
v0x562b8d0bed70_0 .net "cout2", 0 0, L_0x562b8d33b370;  1 drivers
v0x562b8d0bee10_0 .net "s1", 0 0, L_0x562b8d33b190;  1 drivers
S_0x562b8d0bdbd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0bd970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33b190 .functor XOR 1, L_0x562b8d33b4e0, L_0x562b8d33b610, C4<0>, C4<0>;
L_0x562b8d33b200 .functor AND 1, L_0x562b8d33b4e0, L_0x562b8d33b610, C4<1>, C4<1>;
v0x562b8d0bde70_0 .net "S", 0 0, L_0x562b8d33b190;  alias, 1 drivers
v0x562b8d0bdf50_0 .net "a", 0 0, L_0x562b8d33b4e0;  alias, 1 drivers
v0x562b8d0be010_0 .net "b", 0 0, L_0x562b8d33b610;  alias, 1 drivers
v0x562b8d0be0e0_0 .net "cout", 0 0, L_0x562b8d33b200;  alias, 1 drivers
S_0x562b8d0be250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0bd970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33b270 .functor XOR 1, L_0x562b8d33ad10, L_0x562b8d33b190, C4<0>, C4<0>;
L_0x562b8d33b370 .functor AND 1, L_0x562b8d33ad10, L_0x562b8d33b190, C4<1>, C4<1>;
v0x562b8d0be4c0_0 .net "S", 0 0, L_0x562b8d33b270;  alias, 1 drivers
v0x562b8d0be580_0 .net "a", 0 0, L_0x562b8d33ad10;  alias, 1 drivers
v0x562b8d0be670_0 .net "b", 0 0, L_0x562b8d33b190;  alias, 1 drivers
v0x562b8d0be770_0 .net "cout", 0 0, L_0x562b8d33b370;  alias, 1 drivers
S_0x562b8d0bef00 .scope generate, "genblk1[18]" "genblk1[18]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0bf100 .param/l "i" 0 3 28, +C4<010010>;
S_0x562b8d0bf1e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0bef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33b9e0 .functor OR 1, L_0x562b8d33b100, L_0x562b8d33b970, C4<0>, C4<0>;
v0x562b8d0c00d0_0 .net "S", 0 0, L_0x562b8d33b870;  1 drivers
v0x562b8d0c0190_0 .net "a", 0 0, L_0x562b8d33bae0;  1 drivers
v0x562b8d0c0260_0 .net "b", 0 0, L_0x562b8d33bc10;  1 drivers
v0x562b8d0c0360_0 .net "cin", 0 0, L_0x562b8d33b3e0;  alias, 1 drivers
v0x562b8d0c0450_0 .net "cout", 0 0, L_0x562b8d33b9e0;  alias, 1 drivers
v0x562b8d0c0540_0 .net "cout1", 0 0, L_0x562b8d33b100;  1 drivers
v0x562b8d0c05e0_0 .net "cout2", 0 0, L_0x562b8d33b970;  1 drivers
v0x562b8d0c0680_0 .net "s1", 0 0, L_0x562b8d33b070;  1 drivers
S_0x562b8d0bf440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0bf1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33b070 .functor XOR 1, L_0x562b8d33bae0, L_0x562b8d33bc10, C4<0>, C4<0>;
L_0x562b8d33b100 .functor AND 1, L_0x562b8d33bae0, L_0x562b8d33bc10, C4<1>, C4<1>;
v0x562b8d0bf6e0_0 .net "S", 0 0, L_0x562b8d33b070;  alias, 1 drivers
v0x562b8d0bf7c0_0 .net "a", 0 0, L_0x562b8d33bae0;  alias, 1 drivers
v0x562b8d0bf880_0 .net "b", 0 0, L_0x562b8d33bc10;  alias, 1 drivers
v0x562b8d0bf950_0 .net "cout", 0 0, L_0x562b8d33b100;  alias, 1 drivers
S_0x562b8d0bfac0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0bf1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33b870 .functor XOR 1, L_0x562b8d33b3e0, L_0x562b8d33b070, C4<0>, C4<0>;
L_0x562b8d33b970 .functor AND 1, L_0x562b8d33b3e0, L_0x562b8d33b070, C4<1>, C4<1>;
v0x562b8d0bfd30_0 .net "S", 0 0, L_0x562b8d33b870;  alias, 1 drivers
v0x562b8d0bfdf0_0 .net "a", 0 0, L_0x562b8d33b3e0;  alias, 1 drivers
v0x562b8d0bfee0_0 .net "b", 0 0, L_0x562b8d33b070;  alias, 1 drivers
v0x562b8d0bffe0_0 .net "cout", 0 0, L_0x562b8d33b970;  alias, 1 drivers
S_0x562b8d0c0770 .scope generate, "genblk1[19]" "genblk1[19]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0c0970 .param/l "i" 0 3 28, +C4<010011>;
S_0x562b8d0c0a50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0c0770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33c0d0 .functor OR 1, L_0x562b8d33bef0, L_0x562b8d33c060, C4<0>, C4<0>;
v0x562b8d0c1940_0 .net "S", 0 0, L_0x562b8d33bf60;  1 drivers
v0x562b8d0c1a00_0 .net "a", 0 0, L_0x562b8d33c1d0;  1 drivers
v0x562b8d0c1ad0_0 .net "b", 0 0, L_0x562b8d33c300;  1 drivers
v0x562b8d0c1bd0_0 .net "cin", 0 0, L_0x562b8d33b9e0;  alias, 1 drivers
v0x562b8d0c1cc0_0 .net "cout", 0 0, L_0x562b8d33c0d0;  alias, 1 drivers
v0x562b8d0c1db0_0 .net "cout1", 0 0, L_0x562b8d33bef0;  1 drivers
v0x562b8d0c1e50_0 .net "cout2", 0 0, L_0x562b8d33c060;  1 drivers
v0x562b8d0c1ef0_0 .net "s1", 0 0, L_0x562b8d33be80;  1 drivers
S_0x562b8d0c0cb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0c0a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33be80 .functor XOR 1, L_0x562b8d33c1d0, L_0x562b8d33c300, C4<0>, C4<0>;
L_0x562b8d33bef0 .functor AND 1, L_0x562b8d33c1d0, L_0x562b8d33c300, C4<1>, C4<1>;
v0x562b8d0c0f50_0 .net "S", 0 0, L_0x562b8d33be80;  alias, 1 drivers
v0x562b8d0c1030_0 .net "a", 0 0, L_0x562b8d33c1d0;  alias, 1 drivers
v0x562b8d0c10f0_0 .net "b", 0 0, L_0x562b8d33c300;  alias, 1 drivers
v0x562b8d0c11c0_0 .net "cout", 0 0, L_0x562b8d33bef0;  alias, 1 drivers
S_0x562b8d0c1330 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0c0a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33bf60 .functor XOR 1, L_0x562b8d33b9e0, L_0x562b8d33be80, C4<0>, C4<0>;
L_0x562b8d33c060 .functor AND 1, L_0x562b8d33b9e0, L_0x562b8d33be80, C4<1>, C4<1>;
v0x562b8d0c15a0_0 .net "S", 0 0, L_0x562b8d33bf60;  alias, 1 drivers
v0x562b8d0c1660_0 .net "a", 0 0, L_0x562b8d33b9e0;  alias, 1 drivers
v0x562b8d0c1750_0 .net "b", 0 0, L_0x562b8d33be80;  alias, 1 drivers
v0x562b8d0c1850_0 .net "cout", 0 0, L_0x562b8d33c060;  alias, 1 drivers
S_0x562b8d0c1fe0 .scope generate, "genblk1[20]" "genblk1[20]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0c21e0 .param/l "i" 0 3 28, +C4<010100>;
S_0x562b8d0c22c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0c1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33c7d0 .functor OR 1, L_0x562b8d33c5f0, L_0x562b8d33c760, C4<0>, C4<0>;
v0x562b8d0c31b0_0 .net "S", 0 0, L_0x562b8d33c660;  1 drivers
v0x562b8d0c3270_0 .net "a", 0 0, L_0x562b8d33c8d0;  1 drivers
v0x562b8d0c3340_0 .net "b", 0 0, L_0x562b8d33ca00;  1 drivers
v0x562b8d0c3440_0 .net "cin", 0 0, L_0x562b8d33c0d0;  alias, 1 drivers
v0x562b8d0c3530_0 .net "cout", 0 0, L_0x562b8d33c7d0;  alias, 1 drivers
v0x562b8d0c3620_0 .net "cout1", 0 0, L_0x562b8d33c5f0;  1 drivers
v0x562b8d0c36c0_0 .net "cout2", 0 0, L_0x562b8d33c760;  1 drivers
v0x562b8d0c3760_0 .net "s1", 0 0, L_0x562b8d33c580;  1 drivers
S_0x562b8d0c2520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0c22c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33c580 .functor XOR 1, L_0x562b8d33c8d0, L_0x562b8d33ca00, C4<0>, C4<0>;
L_0x562b8d33c5f0 .functor AND 1, L_0x562b8d33c8d0, L_0x562b8d33ca00, C4<1>, C4<1>;
v0x562b8d0c27c0_0 .net "S", 0 0, L_0x562b8d33c580;  alias, 1 drivers
v0x562b8d0c28a0_0 .net "a", 0 0, L_0x562b8d33c8d0;  alias, 1 drivers
v0x562b8d0c2960_0 .net "b", 0 0, L_0x562b8d33ca00;  alias, 1 drivers
v0x562b8d0c2a30_0 .net "cout", 0 0, L_0x562b8d33c5f0;  alias, 1 drivers
S_0x562b8d0c2ba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0c22c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33c660 .functor XOR 1, L_0x562b8d33c0d0, L_0x562b8d33c580, C4<0>, C4<0>;
L_0x562b8d33c760 .functor AND 1, L_0x562b8d33c0d0, L_0x562b8d33c580, C4<1>, C4<1>;
v0x562b8d0c2e10_0 .net "S", 0 0, L_0x562b8d33c660;  alias, 1 drivers
v0x562b8d0c2ed0_0 .net "a", 0 0, L_0x562b8d33c0d0;  alias, 1 drivers
v0x562b8d0c2fc0_0 .net "b", 0 0, L_0x562b8d33c580;  alias, 1 drivers
v0x562b8d0c30c0_0 .net "cout", 0 0, L_0x562b8d33c760;  alias, 1 drivers
S_0x562b8d0c3850 .scope generate, "genblk1[21]" "genblk1[21]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0c3a50 .param/l "i" 0 3 28, +C4<010101>;
S_0x562b8d0c3b30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0c3850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33cee0 .functor OR 1, L_0x562b8d33cd00, L_0x562b8d33ce70, C4<0>, C4<0>;
v0x562b8d0c4a20_0 .net "S", 0 0, L_0x562b8d33cd70;  1 drivers
v0x562b8d0c4ae0_0 .net "a", 0 0, L_0x562b8d33cfe0;  1 drivers
v0x562b8d0c4bb0_0 .net "b", 0 0, L_0x562b8d33d110;  1 drivers
v0x562b8d0c4cb0_0 .net "cin", 0 0, L_0x562b8d33c7d0;  alias, 1 drivers
v0x562b8d0c4da0_0 .net "cout", 0 0, L_0x562b8d33cee0;  alias, 1 drivers
v0x562b8d0c4e90_0 .net "cout1", 0 0, L_0x562b8d33cd00;  1 drivers
v0x562b8d0c4f30_0 .net "cout2", 0 0, L_0x562b8d33ce70;  1 drivers
v0x562b8d0c4fd0_0 .net "s1", 0 0, L_0x562b8d33cc90;  1 drivers
S_0x562b8d0c3d90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0c3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33cc90 .functor XOR 1, L_0x562b8d33cfe0, L_0x562b8d33d110, C4<0>, C4<0>;
L_0x562b8d33cd00 .functor AND 1, L_0x562b8d33cfe0, L_0x562b8d33d110, C4<1>, C4<1>;
v0x562b8d0c4030_0 .net "S", 0 0, L_0x562b8d33cc90;  alias, 1 drivers
v0x562b8d0c4110_0 .net "a", 0 0, L_0x562b8d33cfe0;  alias, 1 drivers
v0x562b8d0c41d0_0 .net "b", 0 0, L_0x562b8d33d110;  alias, 1 drivers
v0x562b8d0c42a0_0 .net "cout", 0 0, L_0x562b8d33cd00;  alias, 1 drivers
S_0x562b8d0c4410 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0c3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33cd70 .functor XOR 1, L_0x562b8d33c7d0, L_0x562b8d33cc90, C4<0>, C4<0>;
L_0x562b8d33ce70 .functor AND 1, L_0x562b8d33c7d0, L_0x562b8d33cc90, C4<1>, C4<1>;
v0x562b8d0c4680_0 .net "S", 0 0, L_0x562b8d33cd70;  alias, 1 drivers
v0x562b8d0c4740_0 .net "a", 0 0, L_0x562b8d33c7d0;  alias, 1 drivers
v0x562b8d0c4830_0 .net "b", 0 0, L_0x562b8d33cc90;  alias, 1 drivers
v0x562b8d0c4930_0 .net "cout", 0 0, L_0x562b8d33ce70;  alias, 1 drivers
S_0x562b8d0c50c0 .scope generate, "genblk1[22]" "genblk1[22]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0c52c0 .param/l "i" 0 3 28, +C4<010110>;
S_0x562b8d0c53a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0c50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33d600 .functor OR 1, L_0x562b8d33d420, L_0x562b8d33d590, C4<0>, C4<0>;
v0x562b8d0c6290_0 .net "S", 0 0, L_0x562b8d33d490;  1 drivers
v0x562b8d0c6350_0 .net "a", 0 0, L_0x562b8d33d700;  1 drivers
v0x562b8d0c6420_0 .net "b", 0 0, L_0x562b8d33d830;  1 drivers
v0x562b8d0c6520_0 .net "cin", 0 0, L_0x562b8d33cee0;  alias, 1 drivers
v0x562b8d0c6610_0 .net "cout", 0 0, L_0x562b8d33d600;  alias, 1 drivers
v0x562b8d0c6700_0 .net "cout1", 0 0, L_0x562b8d33d420;  1 drivers
v0x562b8d0c67a0_0 .net "cout2", 0 0, L_0x562b8d33d590;  1 drivers
v0x562b8d0c6840_0 .net "s1", 0 0, L_0x562b8d33d3b0;  1 drivers
S_0x562b8d0c5600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0c53a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33d3b0 .functor XOR 1, L_0x562b8d33d700, L_0x562b8d33d830, C4<0>, C4<0>;
L_0x562b8d33d420 .functor AND 1, L_0x562b8d33d700, L_0x562b8d33d830, C4<1>, C4<1>;
v0x562b8d0c58a0_0 .net "S", 0 0, L_0x562b8d33d3b0;  alias, 1 drivers
v0x562b8d0c5980_0 .net "a", 0 0, L_0x562b8d33d700;  alias, 1 drivers
v0x562b8d0c5a40_0 .net "b", 0 0, L_0x562b8d33d830;  alias, 1 drivers
v0x562b8d0c5b10_0 .net "cout", 0 0, L_0x562b8d33d420;  alias, 1 drivers
S_0x562b8d0c5c80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0c53a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33d490 .functor XOR 1, L_0x562b8d33cee0, L_0x562b8d33d3b0, C4<0>, C4<0>;
L_0x562b8d33d590 .functor AND 1, L_0x562b8d33cee0, L_0x562b8d33d3b0, C4<1>, C4<1>;
v0x562b8d0c5ef0_0 .net "S", 0 0, L_0x562b8d33d490;  alias, 1 drivers
v0x562b8d0c5fb0_0 .net "a", 0 0, L_0x562b8d33cee0;  alias, 1 drivers
v0x562b8d0c60a0_0 .net "b", 0 0, L_0x562b8d33d3b0;  alias, 1 drivers
v0x562b8d0c61a0_0 .net "cout", 0 0, L_0x562b8d33d590;  alias, 1 drivers
S_0x562b8d0c6930 .scope generate, "genblk1[23]" "genblk1[23]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0c6b30 .param/l "i" 0 3 28, +C4<010111>;
S_0x562b8d0c6c10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0c6930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33dd30 .functor OR 1, L_0x562b8d33db50, L_0x562b8d33dcc0, C4<0>, C4<0>;
v0x562b8d0c7b00_0 .net "S", 0 0, L_0x562b8d33dbc0;  1 drivers
v0x562b8d0c7bc0_0 .net "a", 0 0, L_0x562b8d33de30;  1 drivers
v0x562b8d0c7c90_0 .net "b", 0 0, L_0x562b8d33df60;  1 drivers
v0x562b8d0c7d90_0 .net "cin", 0 0, L_0x562b8d33d600;  alias, 1 drivers
v0x562b8d0c7e80_0 .net "cout", 0 0, L_0x562b8d33dd30;  alias, 1 drivers
v0x562b8d0c7f70_0 .net "cout1", 0 0, L_0x562b8d33db50;  1 drivers
v0x562b8d0c8010_0 .net "cout2", 0 0, L_0x562b8d33dcc0;  1 drivers
v0x562b8d0c80b0_0 .net "s1", 0 0, L_0x562b8d33dae0;  1 drivers
S_0x562b8d0c6e70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0c6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33dae0 .functor XOR 1, L_0x562b8d33de30, L_0x562b8d33df60, C4<0>, C4<0>;
L_0x562b8d33db50 .functor AND 1, L_0x562b8d33de30, L_0x562b8d33df60, C4<1>, C4<1>;
v0x562b8d0c7110_0 .net "S", 0 0, L_0x562b8d33dae0;  alias, 1 drivers
v0x562b8d0c71f0_0 .net "a", 0 0, L_0x562b8d33de30;  alias, 1 drivers
v0x562b8d0c72b0_0 .net "b", 0 0, L_0x562b8d33df60;  alias, 1 drivers
v0x562b8d0c7380_0 .net "cout", 0 0, L_0x562b8d33db50;  alias, 1 drivers
S_0x562b8d0c74f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0c6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33dbc0 .functor XOR 1, L_0x562b8d33d600, L_0x562b8d33dae0, C4<0>, C4<0>;
L_0x562b8d33dcc0 .functor AND 1, L_0x562b8d33d600, L_0x562b8d33dae0, C4<1>, C4<1>;
v0x562b8d0c7760_0 .net "S", 0 0, L_0x562b8d33dbc0;  alias, 1 drivers
v0x562b8d0c7820_0 .net "a", 0 0, L_0x562b8d33d600;  alias, 1 drivers
v0x562b8d0c7910_0 .net "b", 0 0, L_0x562b8d33dae0;  alias, 1 drivers
v0x562b8d0c7a10_0 .net "cout", 0 0, L_0x562b8d33dcc0;  alias, 1 drivers
S_0x562b8d0c81a0 .scope generate, "genblk1[24]" "genblk1[24]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0c83a0 .param/l "i" 0 3 28, +C4<011000>;
S_0x562b8d0c8480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0c81a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33e470 .functor OR 1, L_0x562b8d33e290, L_0x562b8d33e400, C4<0>, C4<0>;
v0x562b8d0c9370_0 .net "S", 0 0, L_0x562b8d33e300;  1 drivers
v0x562b8d0c9430_0 .net "a", 0 0, L_0x562b8d33e570;  1 drivers
v0x562b8d0c9500_0 .net "b", 0 0, L_0x562b8d33e6a0;  1 drivers
v0x562b8d0c9600_0 .net "cin", 0 0, L_0x562b8d33dd30;  alias, 1 drivers
v0x562b8d0c96f0_0 .net "cout", 0 0, L_0x562b8d33e470;  alias, 1 drivers
v0x562b8d0c97e0_0 .net "cout1", 0 0, L_0x562b8d33e290;  1 drivers
v0x562b8d0c9880_0 .net "cout2", 0 0, L_0x562b8d33e400;  1 drivers
v0x562b8d0c9920_0 .net "s1", 0 0, L_0x562b8d33e220;  1 drivers
S_0x562b8d0c86e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0c8480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33e220 .functor XOR 1, L_0x562b8d33e570, L_0x562b8d33e6a0, C4<0>, C4<0>;
L_0x562b8d33e290 .functor AND 1, L_0x562b8d33e570, L_0x562b8d33e6a0, C4<1>, C4<1>;
v0x562b8d0c8980_0 .net "S", 0 0, L_0x562b8d33e220;  alias, 1 drivers
v0x562b8d0c8a60_0 .net "a", 0 0, L_0x562b8d33e570;  alias, 1 drivers
v0x562b8d0c8b20_0 .net "b", 0 0, L_0x562b8d33e6a0;  alias, 1 drivers
v0x562b8d0c8bf0_0 .net "cout", 0 0, L_0x562b8d33e290;  alias, 1 drivers
S_0x562b8d0c8d60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0c8480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33e300 .functor XOR 1, L_0x562b8d33dd30, L_0x562b8d33e220, C4<0>, C4<0>;
L_0x562b8d33e400 .functor AND 1, L_0x562b8d33dd30, L_0x562b8d33e220, C4<1>, C4<1>;
v0x562b8d0c8fd0_0 .net "S", 0 0, L_0x562b8d33e300;  alias, 1 drivers
v0x562b8d0c9090_0 .net "a", 0 0, L_0x562b8d33dd30;  alias, 1 drivers
v0x562b8d0c9180_0 .net "b", 0 0, L_0x562b8d33e220;  alias, 1 drivers
v0x562b8d0c9280_0 .net "cout", 0 0, L_0x562b8d33e400;  alias, 1 drivers
S_0x562b8d0c9a10 .scope generate, "genblk1[25]" "genblk1[25]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0c9c10 .param/l "i" 0 3 28, +C4<011001>;
S_0x562b8d0c9cf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0c9a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33ebc0 .functor OR 1, L_0x562b8d33e9e0, L_0x562b8d33eb50, C4<0>, C4<0>;
v0x562b8d0cabe0_0 .net "S", 0 0, L_0x562b8d33ea50;  1 drivers
v0x562b8d0caca0_0 .net "a", 0 0, L_0x562b8d33ecc0;  1 drivers
v0x562b8d0cad70_0 .net "b", 0 0, L_0x562b8d33edf0;  1 drivers
v0x562b8d0cae70_0 .net "cin", 0 0, L_0x562b8d33e470;  alias, 1 drivers
v0x562b8d0caf60_0 .net "cout", 0 0, L_0x562b8d33ebc0;  alias, 1 drivers
v0x562b8d0cb050_0 .net "cout1", 0 0, L_0x562b8d33e9e0;  1 drivers
v0x562b8d0cb0f0_0 .net "cout2", 0 0, L_0x562b8d33eb50;  1 drivers
v0x562b8d0cb190_0 .net "s1", 0 0, L_0x562b8d33e970;  1 drivers
S_0x562b8d0c9f50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0c9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33e970 .functor XOR 1, L_0x562b8d33ecc0, L_0x562b8d33edf0, C4<0>, C4<0>;
L_0x562b8d33e9e0 .functor AND 1, L_0x562b8d33ecc0, L_0x562b8d33edf0, C4<1>, C4<1>;
v0x562b8d0ca1f0_0 .net "S", 0 0, L_0x562b8d33e970;  alias, 1 drivers
v0x562b8d0ca2d0_0 .net "a", 0 0, L_0x562b8d33ecc0;  alias, 1 drivers
v0x562b8d0ca390_0 .net "b", 0 0, L_0x562b8d33edf0;  alias, 1 drivers
v0x562b8d0ca460_0 .net "cout", 0 0, L_0x562b8d33e9e0;  alias, 1 drivers
S_0x562b8d0ca5d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0c9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33ea50 .functor XOR 1, L_0x562b8d33e470, L_0x562b8d33e970, C4<0>, C4<0>;
L_0x562b8d33eb50 .functor AND 1, L_0x562b8d33e470, L_0x562b8d33e970, C4<1>, C4<1>;
v0x562b8d0ca840_0 .net "S", 0 0, L_0x562b8d33ea50;  alias, 1 drivers
v0x562b8d0ca900_0 .net "a", 0 0, L_0x562b8d33e470;  alias, 1 drivers
v0x562b8d0ca9f0_0 .net "b", 0 0, L_0x562b8d33e970;  alias, 1 drivers
v0x562b8d0caaf0_0 .net "cout", 0 0, L_0x562b8d33eb50;  alias, 1 drivers
S_0x562b8d0cb280 .scope generate, "genblk1[26]" "genblk1[26]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0cb480 .param/l "i" 0 3 28, +C4<011010>;
S_0x562b8d0cb560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0cb280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33f320 .functor OR 1, L_0x562b8d33f140, L_0x562b8d33f2b0, C4<0>, C4<0>;
v0x562b8d0cc450_0 .net "S", 0 0, L_0x562b8d33f1b0;  1 drivers
v0x562b8d0cc510_0 .net "a", 0 0, L_0x562b8d33f420;  1 drivers
v0x562b8d0cc5e0_0 .net "b", 0 0, L_0x562b8d33f550;  1 drivers
v0x562b8d0cc6e0_0 .net "cin", 0 0, L_0x562b8d33ebc0;  alias, 1 drivers
v0x562b8d0cc7d0_0 .net "cout", 0 0, L_0x562b8d33f320;  alias, 1 drivers
v0x562b8d0cc8c0_0 .net "cout1", 0 0, L_0x562b8d33f140;  1 drivers
v0x562b8d0cc960_0 .net "cout2", 0 0, L_0x562b8d33f2b0;  1 drivers
v0x562b8d0cca00_0 .net "s1", 0 0, L_0x562b8d33f0d0;  1 drivers
S_0x562b8d0cb7c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0cb560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33f0d0 .functor XOR 1, L_0x562b8d33f420, L_0x562b8d33f550, C4<0>, C4<0>;
L_0x562b8d33f140 .functor AND 1, L_0x562b8d33f420, L_0x562b8d33f550, C4<1>, C4<1>;
v0x562b8d0cba60_0 .net "S", 0 0, L_0x562b8d33f0d0;  alias, 1 drivers
v0x562b8d0cbb40_0 .net "a", 0 0, L_0x562b8d33f420;  alias, 1 drivers
v0x562b8d0cbc00_0 .net "b", 0 0, L_0x562b8d33f550;  alias, 1 drivers
v0x562b8d0cbcd0_0 .net "cout", 0 0, L_0x562b8d33f140;  alias, 1 drivers
S_0x562b8d0cbe40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0cb560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33f1b0 .functor XOR 1, L_0x562b8d33ebc0, L_0x562b8d33f0d0, C4<0>, C4<0>;
L_0x562b8d33f2b0 .functor AND 1, L_0x562b8d33ebc0, L_0x562b8d33f0d0, C4<1>, C4<1>;
v0x562b8d0cc0b0_0 .net "S", 0 0, L_0x562b8d33f1b0;  alias, 1 drivers
v0x562b8d0cc170_0 .net "a", 0 0, L_0x562b8d33ebc0;  alias, 1 drivers
v0x562b8d0cc260_0 .net "b", 0 0, L_0x562b8d33f0d0;  alias, 1 drivers
v0x562b8d0cc360_0 .net "cout", 0 0, L_0x562b8d33f2b0;  alias, 1 drivers
S_0x562b8d0ccaf0 .scope generate, "genblk1[27]" "genblk1[27]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0cccf0 .param/l "i" 0 3 28, +C4<011011>;
S_0x562b8d0ccdd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0ccaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d33fa90 .functor OR 1, L_0x562b8d33f8b0, L_0x562b8d33fa20, C4<0>, C4<0>;
v0x562b8d0cdcc0_0 .net "S", 0 0, L_0x562b8d33f920;  1 drivers
v0x562b8d0cdd80_0 .net "a", 0 0, L_0x562b8d33fb90;  1 drivers
v0x562b8d0cde50_0 .net "b", 0 0, L_0x562b8d33fcc0;  1 drivers
v0x562b8d0cdf50_0 .net "cin", 0 0, L_0x562b8d33f320;  alias, 1 drivers
v0x562b8d0ce040_0 .net "cout", 0 0, L_0x562b8d33fa90;  alias, 1 drivers
v0x562b8d0ce130_0 .net "cout1", 0 0, L_0x562b8d33f8b0;  1 drivers
v0x562b8d0ce1d0_0 .net "cout2", 0 0, L_0x562b8d33fa20;  1 drivers
v0x562b8d0ce270_0 .net "s1", 0 0, L_0x562b8d33f840;  1 drivers
S_0x562b8d0cd030 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0ccdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33f840 .functor XOR 1, L_0x562b8d33fb90, L_0x562b8d33fcc0, C4<0>, C4<0>;
L_0x562b8d33f8b0 .functor AND 1, L_0x562b8d33fb90, L_0x562b8d33fcc0, C4<1>, C4<1>;
v0x562b8d0cd2d0_0 .net "S", 0 0, L_0x562b8d33f840;  alias, 1 drivers
v0x562b8d0cd3b0_0 .net "a", 0 0, L_0x562b8d33fb90;  alias, 1 drivers
v0x562b8d0cd470_0 .net "b", 0 0, L_0x562b8d33fcc0;  alias, 1 drivers
v0x562b8d0cd540_0 .net "cout", 0 0, L_0x562b8d33f8b0;  alias, 1 drivers
S_0x562b8d0cd6b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0ccdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33f920 .functor XOR 1, L_0x562b8d33f320, L_0x562b8d33f840, C4<0>, C4<0>;
L_0x562b8d33fa20 .functor AND 1, L_0x562b8d33f320, L_0x562b8d33f840, C4<1>, C4<1>;
v0x562b8d0cd920_0 .net "S", 0 0, L_0x562b8d33f920;  alias, 1 drivers
v0x562b8d0cd9e0_0 .net "a", 0 0, L_0x562b8d33f320;  alias, 1 drivers
v0x562b8d0cdad0_0 .net "b", 0 0, L_0x562b8d33f840;  alias, 1 drivers
v0x562b8d0cdbd0_0 .net "cout", 0 0, L_0x562b8d33fa20;  alias, 1 drivers
S_0x562b8d0ce360 .scope generate, "genblk1[28]" "genblk1[28]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0ce560 .param/l "i" 0 3 28, +C4<011100>;
S_0x562b8d0ce640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0ce360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d340210 .functor OR 1, L_0x562b8d340030, L_0x562b8d3401a0, C4<0>, C4<0>;
v0x562b8d0cf530_0 .net "S", 0 0, L_0x562b8d3400a0;  1 drivers
v0x562b8d0cf5f0_0 .net "a", 0 0, L_0x562b8d340310;  1 drivers
v0x562b8d0cf6c0_0 .net "b", 0 0, L_0x562b8d340850;  1 drivers
v0x562b8d0cf7c0_0 .net "cin", 0 0, L_0x562b8d33fa90;  alias, 1 drivers
v0x562b8d0cf8b0_0 .net "cout", 0 0, L_0x562b8d340210;  alias, 1 drivers
v0x562b8d0cf9a0_0 .net "cout1", 0 0, L_0x562b8d340030;  1 drivers
v0x562b8d0cfa40_0 .net "cout2", 0 0, L_0x562b8d3401a0;  1 drivers
v0x562b8d0cfae0_0 .net "s1", 0 0, L_0x562b8d33ffc0;  1 drivers
S_0x562b8d0ce8a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0ce640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d33ffc0 .functor XOR 1, L_0x562b8d340310, L_0x562b8d340850, C4<0>, C4<0>;
L_0x562b8d340030 .functor AND 1, L_0x562b8d340310, L_0x562b8d340850, C4<1>, C4<1>;
v0x562b8d0ceb40_0 .net "S", 0 0, L_0x562b8d33ffc0;  alias, 1 drivers
v0x562b8d0cec20_0 .net "a", 0 0, L_0x562b8d340310;  alias, 1 drivers
v0x562b8d0cece0_0 .net "b", 0 0, L_0x562b8d340850;  alias, 1 drivers
v0x562b8d0cedb0_0 .net "cout", 0 0, L_0x562b8d340030;  alias, 1 drivers
S_0x562b8d0cef20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0ce640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3400a0 .functor XOR 1, L_0x562b8d33fa90, L_0x562b8d33ffc0, C4<0>, C4<0>;
L_0x562b8d3401a0 .functor AND 1, L_0x562b8d33fa90, L_0x562b8d33ffc0, C4<1>, C4<1>;
v0x562b8d0cf190_0 .net "S", 0 0, L_0x562b8d3400a0;  alias, 1 drivers
v0x562b8d0cf250_0 .net "a", 0 0, L_0x562b8d33fa90;  alias, 1 drivers
v0x562b8d0cf340_0 .net "b", 0 0, L_0x562b8d33ffc0;  alias, 1 drivers
v0x562b8d0cf440_0 .net "cout", 0 0, L_0x562b8d3401a0;  alias, 1 drivers
S_0x562b8d0cfbd0 .scope generate, "genblk1[29]" "genblk1[29]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0cfdd0 .param/l "i" 0 3 28, +C4<011101>;
S_0x562b8d0cfeb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0cfbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d340d40 .functor OR 1, L_0x562b8d340b60, L_0x562b8d340cd0, C4<0>, C4<0>;
v0x562b8d0d0da0_0 .net "S", 0 0, L_0x562b8d340bd0;  1 drivers
v0x562b8d0d0e60_0 .net "a", 0 0, L_0x562b8d340e40;  1 drivers
v0x562b8d0d0f30_0 .net "b", 0 0, L_0x562b8d340f70;  1 drivers
v0x562b8d0d1030_0 .net "cin", 0 0, L_0x562b8d340210;  alias, 1 drivers
v0x562b8d0d1120_0 .net "cout", 0 0, L_0x562b8d340d40;  alias, 1 drivers
v0x562b8d0d1210_0 .net "cout1", 0 0, L_0x562b8d340b60;  1 drivers
v0x562b8d0d12b0_0 .net "cout2", 0 0, L_0x562b8d340cd0;  1 drivers
v0x562b8d0d1350_0 .net "s1", 0 0, L_0x562b8d337400;  1 drivers
S_0x562b8d0d0110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0cfeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d337400 .functor XOR 1, L_0x562b8d340e40, L_0x562b8d340f70, C4<0>, C4<0>;
L_0x562b8d340b60 .functor AND 1, L_0x562b8d340e40, L_0x562b8d340f70, C4<1>, C4<1>;
v0x562b8d0d03b0_0 .net "S", 0 0, L_0x562b8d337400;  alias, 1 drivers
v0x562b8d0d0490_0 .net "a", 0 0, L_0x562b8d340e40;  alias, 1 drivers
v0x562b8d0d0550_0 .net "b", 0 0, L_0x562b8d340f70;  alias, 1 drivers
v0x562b8d0d0620_0 .net "cout", 0 0, L_0x562b8d340b60;  alias, 1 drivers
S_0x562b8d0d0790 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0cfeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d340bd0 .functor XOR 1, L_0x562b8d340210, L_0x562b8d337400, C4<0>, C4<0>;
L_0x562b8d340cd0 .functor AND 1, L_0x562b8d340210, L_0x562b8d337400, C4<1>, C4<1>;
v0x562b8d0d0a00_0 .net "S", 0 0, L_0x562b8d340bd0;  alias, 1 drivers
v0x562b8d0d0ac0_0 .net "a", 0 0, L_0x562b8d340210;  alias, 1 drivers
v0x562b8d0d0bb0_0 .net "b", 0 0, L_0x562b8d337400;  alias, 1 drivers
v0x562b8d0d0cb0_0 .net "cout", 0 0, L_0x562b8d340cd0;  alias, 1 drivers
S_0x562b8d0d1440 .scope generate, "genblk1[30]" "genblk1[30]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0d1640 .param/l "i" 0 3 28, +C4<011110>;
S_0x562b8d0d1720 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0d1440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3418f0 .functor OR 1, L_0x562b8d341710, L_0x562b8d341880, C4<0>, C4<0>;
v0x562b8d0d2610_0 .net "S", 0 0, L_0x562b8d341780;  1 drivers
v0x562b8d0d26d0_0 .net "a", 0 0, L_0x562b8d3419f0;  1 drivers
v0x562b8d0d27a0_0 .net "b", 0 0, L_0x562b8d341b20;  1 drivers
v0x562b8d0d28a0_0 .net "cin", 0 0, L_0x562b8d340d40;  alias, 1 drivers
v0x562b8d0d2990_0 .net "cout", 0 0, L_0x562b8d3418f0;  alias, 1 drivers
v0x562b8d0d2a80_0 .net "cout1", 0 0, L_0x562b8d341710;  1 drivers
v0x562b8d0d2b20_0 .net "cout2", 0 0, L_0x562b8d341880;  1 drivers
v0x562b8d0d2bc0_0 .net "s1", 0 0, L_0x562b8d3416a0;  1 drivers
S_0x562b8d0d1980 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0d1720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d3416a0 .functor XOR 1, L_0x562b8d3419f0, L_0x562b8d341b20, C4<0>, C4<0>;
L_0x562b8d341710 .functor AND 1, L_0x562b8d3419f0, L_0x562b8d341b20, C4<1>, C4<1>;
v0x562b8d0d1c20_0 .net "S", 0 0, L_0x562b8d3416a0;  alias, 1 drivers
v0x562b8d0d1d00_0 .net "a", 0 0, L_0x562b8d3419f0;  alias, 1 drivers
v0x562b8d0d1dc0_0 .net "b", 0 0, L_0x562b8d341b20;  alias, 1 drivers
v0x562b8d0d1e90_0 .net "cout", 0 0, L_0x562b8d341710;  alias, 1 drivers
S_0x562b8d0d2000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0d1720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d341780 .functor XOR 1, L_0x562b8d340d40, L_0x562b8d3416a0, C4<0>, C4<0>;
L_0x562b8d341880 .functor AND 1, L_0x562b8d340d40, L_0x562b8d3416a0, C4<1>, C4<1>;
v0x562b8d0d2270_0 .net "S", 0 0, L_0x562b8d341780;  alias, 1 drivers
v0x562b8d0d2330_0 .net "a", 0 0, L_0x562b8d340d40;  alias, 1 drivers
v0x562b8d0d2420_0 .net "b", 0 0, L_0x562b8d3416a0;  alias, 1 drivers
v0x562b8d0d2520_0 .net "cout", 0 0, L_0x562b8d341880;  alias, 1 drivers
S_0x562b8d0d2cb0 .scope generate, "genblk1[31]" "genblk1[31]" 3 28, 3 28 0, S_0x562b8d0a3210;
 .timescale 0 0;
P_0x562b8d0d2eb0 .param/l "i" 0 3 28, +C4<011111>;
S_0x562b8d0d2f90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x562b8d0d2cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x562b8d3420a0 .functor OR 1, L_0x562b8d341ec0, L_0x562b8d342030, C4<0>, C4<0>;
v0x562b8d0d3e80_0 .net "S", 0 0, L_0x562b8d341f30;  1 drivers
v0x562b8d0d3f40_0 .net "a", 0 0, L_0x562b8d342110;  1 drivers
v0x562b8d0d4010_0 .net "b", 0 0, L_0x562b8d342240;  1 drivers
v0x562b8d0d4110_0 .net "cin", 0 0, L_0x562b8d3418f0;  alias, 1 drivers
v0x562b8d0d4200_0 .net "cout", 0 0, L_0x562b8d3420a0;  alias, 1 drivers
v0x562b8d0d42f0_0 .net "cout1", 0 0, L_0x562b8d341ec0;  1 drivers
v0x562b8d0d4390_0 .net "cout2", 0 0, L_0x562b8d342030;  1 drivers
v0x562b8d0d4430_0 .net "s1", 0 0, L_0x562b8d341e50;  1 drivers
S_0x562b8d0d31f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x562b8d0d2f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d341e50 .functor XOR 1, L_0x562b8d342110, L_0x562b8d342240, C4<0>, C4<0>;
L_0x562b8d341ec0 .functor AND 1, L_0x562b8d342110, L_0x562b8d342240, C4<1>, C4<1>;
v0x562b8d0d3490_0 .net "S", 0 0, L_0x562b8d341e50;  alias, 1 drivers
v0x562b8d0d3570_0 .net "a", 0 0, L_0x562b8d342110;  alias, 1 drivers
v0x562b8d0d3630_0 .net "b", 0 0, L_0x562b8d342240;  alias, 1 drivers
v0x562b8d0d3700_0 .net "cout", 0 0, L_0x562b8d341ec0;  alias, 1 drivers
S_0x562b8d0d3870 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x562b8d0d2f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x562b8d341f30 .functor XOR 1, L_0x562b8d3418f0, L_0x562b8d341e50, C4<0>, C4<0>;
L_0x562b8d342030 .functor AND 1, L_0x562b8d3418f0, L_0x562b8d341e50, C4<1>, C4<1>;
v0x562b8d0d3ae0_0 .net "S", 0 0, L_0x562b8d341f30;  alias, 1 drivers
v0x562b8d0d3ba0_0 .net "a", 0 0, L_0x562b8d3418f0;  alias, 1 drivers
v0x562b8d0d3c90_0 .net "b", 0 0, L_0x562b8d341e50;  alias, 1 drivers
v0x562b8d0d3d90_0 .net "cout", 0 0, L_0x562b8d342030;  alias, 1 drivers
    .scope S_0x562b8c7dbad0;
T_0 ;
    %vpi_call 2 19 "$monitor", "Time = %0t | X = %d | Y = %d | Z = %d", $time, v0x562b8d0d6db0_0, v0x562b8d0d6e70_0, v0x562b8d0d6f10_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562b8d0d6fe0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x562b8d0d6fe0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562b8d0d7080_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x562b8d0d7080_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x562b8d0d6fe0_0;
    %pad/s 16;
    %store/vec4 v0x562b8d0d6db0_0, 0, 16;
    %load/vec4 v0x562b8d0d7080_0;
    %pad/s 16;
    %store/vec4 v0x562b8d0d6e70_0, 0, 16;
    %delay 10, 0;
    %load/vec4 v0x562b8d0d6db0_0;
    %load/vec4 v0x562b8d0d6e70_0;
    %mul;
    %vpi_call 2 30 "$display", "X = %d, Y = %d, Z = %d (Expected: %d)", v0x562b8d0d6db0_0, v0x562b8d0d6e70_0, v0x562b8d0d6f10_0, S<0,vec4,u16> {1 0 0};
    %load/vec4 v0x562b8d0d7080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562b8d0d7080_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x562b8d0d6fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562b8d0d6fe0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_karatsuba.v";
    "karatsuba.v";
