Source Block: oh/spi/hdl/spi_slave_io.v@169:181@HdlStmProcess
       spi_request <= spi_read;
     else
       spi_request <= 1'b0;
         
   //sample rx data
   always @ (posedge clk)
     if(spi_access_pulse)
       packet_out[PW-1:0] <= spi_rx[PW-1:0];
   
endmodule // spi_slave_io
// Local Variables:
// verilog-library-directories:("." "../../common/hdl")
// 

Diff Content:
- 176        packet_out[PW-1:0] <= spi_rx[PW-1:0];
+ 176        packet_out[PW-1:0] <= rx_data[PW-1:0];

Clone Blocks:
