##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_3
		4.3::Critical Path Report for LED_Driver_1_ClkInternal
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.2::Critical Path Report for (LED_Driver_1_ClkInternal:R vs. LED_Driver_1_ClkInternal:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_theACLK                  | N/A                    | Target: 1.60 MHz   | 
Clock: ADC_theACLK(fixed-function)  | N/A                    | Target: 1.60 MHz   | 
Clock: Clock_1                      | Frequency: 111.99 MHz  | Target: 0.00 MHz   | 
Clock: Clock_2                      | N/A                    | Target: 12.00 MHz  | 
Clock: Clock_2(fixed-function)      | N/A                    | Target: 12.00 MHz  | 
Clock: Clock_3                      | Frequency: 63.50 MHz   | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                    | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                    | Target: 24.00 MHz  | 
Clock: CyXTAL_32kHz                 | N/A                    | Target: 0.03 MHz   | 
Clock: LED_Driver_1_ClkInternal     | Frequency: 71.56 MHz   | Target: 0.21 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                   Clock_1                   2.22168e+010     -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3                   Clock_3                   1e+006           984253       N/A              N/A         N/A              N/A         N/A              N/A         
LED_Driver_1_ClkInternal  LED_Driver_1_ClkInternal  4.875e+006       4861025      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase  
-----------------------  ------------  ----------------  
\Teclado:Row(0)_PAD\:in  15824         Clock_1:R         
\Teclado:Row(1)_PAD\:in  15941         Clock_1:R         
\Teclado:Row(2)_PAD\:in  15043         Clock_1:R         
\Teclado:Row(3)_PAD\:in  16168         Clock_1:R         
boton1(0)_PAD            17697         Clock_1:R         
unlog(0)_PAD             17407         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
Com(0)_PAD     22463         CyBUS_CLK:R       
Com(1)_PAD     22755         CyBUS_CLK:R       
Com(2)_PAD     25770         CyBUS_CLK:R       
Com(3)_PAD     25860         CyBUS_CLK:R       
Seg(0)_PAD     25309         CyBUS_CLK:R       
Seg(1)_PAD     25734         CyBUS_CLK:R       
Seg(2)_PAD     25132         CyBUS_CLK:R       
Seg(3)_PAD     24696         CyBUS_CLK:R       
Seg(4)_PAD     25710         CyBUS_CLK:R       
Seg(5)_PAD     25597         CyBUS_CLK:R       
Seg(6)_PAD     25870         CyBUS_CLK:R       
pwmpin(0)_PAD  23968         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 111.99 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \logout:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_44/main_0
Capture Clock  : Net_44/clock_0
Path slack     : 22216782737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   22216791667
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 22216788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\logout:DEBOUNCER[0]:d_sync_0\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT        slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----------  ----  ------
\logout:DEBOUNCER[0]:d_sync_0\/q  macrocell13   1250   1250  22216782737  RISE       1
Net_44/main_0                     macrocell15   4169   5419  22216782737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_44/clock_0                                             macrocell15         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 63.50 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11517  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11517  984253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for LED_Driver_1_ClkInternal
******************************************************
Clock: LED_Driver_1_ClkInternal
Frequency: 71.56 MHz | Target: 0.21 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:tc\/q
Path End       : \LED_Driver_1:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_1:bLED_PWM:PwmDP:u0\/clock
Path slack     : 4861025p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -8670
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4866330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:tc\/clock_0                                  macrocell22         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:tc\/q                         macrocell22     1250   1250  4861025  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell3   4055   5305  4861025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11517  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11517  984253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (LED_Driver_1_ClkInternal:R vs. LED_Driver_1_ClkInternal:R)
*****************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:tc\/q
Path End       : \LED_Driver_1:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_1:bLED_PWM:PwmDP:u0\/clock
Path slack     : 4861025p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -8670
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4866330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:tc\/clock_0                                  macrocell22         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:tc\/q                         macrocell22     1250   1250  4861025  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell3   4055   5305  4861025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \logout:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_44/main_0
Capture Clock  : Net_44/clock_0
Path slack     : 22216782737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   22216791667
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 22216788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\logout:DEBOUNCER[0]:d_sync_0\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT        slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----------  ----  ------
\logout:DEBOUNCER[0]:d_sync_0\/q  macrocell13   1250   1250  22216782737  RISE       1
Net_44/main_0                     macrocell15   4169   5419  22216782737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_44/clock_0                                             macrocell15         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11517  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11517  984253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987453p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984253  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell6      2894   6394  987453  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell6      3350   9744  987453  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  12047  987453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  987553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984253  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2885   6385  987555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989448p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell16     1250   1250  986164  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3242   4492  989448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell16     1250   1250  986164  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3226   4476  989464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 989630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  989630  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  989630  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  989630  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell17     3110   6860  989630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_180/main_1
Capture Clock  : Net_180/clock_0
Path slack     : 989636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  989630  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  989630  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  989630  RISE       1
Net_180/main_1                       macrocell19     3104   6854  989636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_180/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 989758p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  989630  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  989630  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  989630  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell18     2982   6732  989758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_180/main_0
Capture Clock  : Net_180/clock_0
Path slack     : 992005p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell16   1250   1250  986164  RISE       1
Net_180/main_0                 macrocell19   3235   4485  992005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_180/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell17   1250   1250  992938  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell18   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992979  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell16    2301   3511  992979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995934p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell18    1250   1250  995934  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2316   3566  995934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:tc\/q
Path End       : \LED_Driver_1:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_1:bLED_PWM:PwmDP:u0\/clock
Path slack     : 4861025p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -8670
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4866330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:tc\/clock_0                                  macrocell22         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:tc\/q                         macrocell22     1250   1250  4861025  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell3   4055   5305  4861025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:cnt_state_0\/q
Path End       : \LED_Driver_1:bLED_PWM:PwmDP:u0\/cs_addr_0
Capture Clock  : \LED_Driver_1:bLED_PWM:PwmDP:u0\/clock
Path slack     : 4862784p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -8670
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4866330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:cnt_state_0\/clock_0                macrocell25         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:cnt_state_0\/q       macrocell25     1250   1250  4862784  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/cs_addr_0  datapathcell3   2296   3546  4862784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_1:Net_856\/main_2
Capture Clock  : \LED_Driver_1:Net_856\/clock_0
Path slack     : 4866670p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell3   2220   2220  4866670  RISE       1
\LED_Driver_1:Net_856\/main_2             macrocell20     2600   4820  4866670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:Net_856\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_1:bLED_PWM:initialization\/main_2
Capture Clock  : \LED_Driver_1:bLED_PWM:initialization\/clock_0
Path slack     : 4866670p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb       datapathcell3   2220   2220  4866670  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/main_2  macrocell21     2600   4820  4866670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/clock_0             macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_1:bLED_PWM:init_cnt_1\/main_1
Capture Clock  : \LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 4866670p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell3   2220   2220  4866670  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/main_1  macrocell23     2600   4820  4866670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_1:bLED_PWM:init_cnt_0\/main_1
Capture Clock  : \LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 4866670p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell3   2220   2220  4866670  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/main_1  macrocell24     2600   4820  4866670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_1:tc\/main_1
Capture Clock  : \LED_Driver_1:tc\/clock_0
Path slack     : 4866679p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell3   2220   2220  4866670  RISE       1
\LED_Driver_1:tc\/main_1                  macrocell22     2591   4811  4866679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:tc\/clock_0                                  macrocell22         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_1:bLED_PWM:cnt_state_0\/main_1
Capture Clock  : \LED_Driver_1:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 4866679p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:PwmDP:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:PwmDP:u0\/z1_comb    datapathcell3   2220   2220  4866670  RISE       1
\LED_Driver_1:bLED_PWM:cnt_state_0\/main_1  macrocell25     2591   4811  4866679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:cnt_state_0\/clock_0                macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_1:Net_856\/main_0
Capture Clock  : \LED_Driver_1:Net_856\/clock_0
Path slack     : 4867456p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:CtlReg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:CtlReg\/control_0  controlcell2   1210   1210  4867456  RISE       1
\LED_Driver_1:Net_856\/main_0             macrocell20    2824   4034  4867456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:Net_856\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_1:bLED_PWM:initialization\/main_0
Capture Clock  : \LED_Driver_1:bLED_PWM:initialization\/clock_0
Path slack     : 4867456p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:CtlReg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:CtlReg\/control_0       controlcell2   1210   1210  4867456  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/main_0  macrocell21    2824   4034  4867456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/clock_0             macrocell21         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_1:bLED_PWM:init_cnt_1\/main_0
Capture Clock  : \LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 4867456p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:CtlReg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:CtlReg\/control_0   controlcell2   1210   1210  4867456  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/main_0  macrocell23    2824   4034  4867456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_1:bLED_PWM:init_cnt_0\/main_0
Capture Clock  : \LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 4867456p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:CtlReg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:CtlReg\/control_0   controlcell2   1210   1210  4867456  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/main_0  macrocell24    2824   4034  4867456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_1:tc\/main_0
Capture Clock  : \LED_Driver_1:tc\/clock_0
Path slack     : 4867480p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:CtlReg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:CtlReg\/control_0  controlcell2   1210   1210  4867456  RISE       1
\LED_Driver_1:tc\/main_0                  macrocell22    2800   4010  4867480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:tc\/clock_0                                  macrocell22         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_1:bLED_PWM:cnt_state_0\/main_0
Capture Clock  : \LED_Driver_1:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 4867480p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:CtlReg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:CtlReg\/control_0    controlcell2   1210   1210  4867456  RISE       1
\LED_Driver_1:bLED_PWM:cnt_state_0\/main_0  macrocell25    2800   4010  4867480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:cnt_state_0\/clock_0                macrocell25         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:initialization\/q
Path End       : \LED_Driver_1:Net_856\/main_1
Capture Clock  : \LED_Driver_1:Net_856\/clock_0
Path slack     : 4867936p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:initialization\/q  macrocell21   1250   1250  4867936  RISE       1
\LED_Driver_1:Net_856\/main_1             macrocell20   2304   3554  4867936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:Net_856\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:initialization\/q
Path End       : \LED_Driver_1:bLED_PWM:initialization\/main_1
Capture Clock  : \LED_Driver_1:bLED_PWM:initialization\/clock_0
Path slack     : 4867936p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:initialization\/q       macrocell21   1250   1250  4867936  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/main_1  macrocell21   2304   3554  4867936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/clock_0             macrocell21         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_1:bLED_PWM:init_cnt_1\/main_3
Capture Clock  : \LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 4867938p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:init_cnt_0\/q       macrocell24   1250   1250  4867938  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/main_3  macrocell23   2302   3552  4867938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_1:bLED_PWM:init_cnt_0\/main_3
Capture Clock  : \LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 4867938p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:init_cnt_0\/q       macrocell24   1250   1250  4867938  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/main_3  macrocell24   2302   3552  4867938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_1:bLED_PWM:initialization\/main_3
Capture Clock  : \LED_Driver_1:bLED_PWM:initialization\/clock_0
Path slack     : 4867940p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:init_cnt_1\/q           macrocell23   1250   1250  4867940  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/main_3  macrocell21   2300   3550  4867940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:initialization\/clock_0             macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_1:bLED_PWM:init_cnt_1\/main_2
Capture Clock  : \LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 4867940p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:init_cnt_1\/q       macrocell23   1250   1250  4867940  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/main_2  macrocell23   2300   3550  4867940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_1:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_1:bLED_PWM:init_cnt_0\/main_2
Capture Clock  : \LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 4867940p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (LED_Driver_1_ClkInternal:R#1 vs. LED_Driver_1_ClkInternal:R#2)   4875000
- Setup time                                                                       -3510
------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                   4871490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_1\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_1:bLED_PWM:init_cnt_1\/q       macrocell23   1250   1250  4867940  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/main_2  macrocell24   2300   3550  4867940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LED_Driver_1:bLED_PWM:init_cnt_0\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \logout:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_44/main_0
Capture Clock  : Net_44/clock_0
Path slack     : 22216782737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   22216791667
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 22216788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\logout:DEBOUNCER[0]:d_sync_0\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT        slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----------  ----  ------
\logout:DEBOUNCER[0]:d_sync_0\/q  macrocell13   1250   1250  22216782737  RISE       1
Net_44/main_0                     macrocell15   4169   5419  22216782737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_44/clock_0                                             macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 22216782756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   22216791667
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 22216788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell26   1250   1250  22216782756  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell27   4151   5401  22216782756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_216/main_1
Capture Clock  : Net_216/clock_0
Path slack     : 22216783229p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   22216791667
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 22216788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell27   1250   1250  22216783229  RISE       1
Net_216/main_1                         macrocell28   3678   4928  22216783229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \logout:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_44/main_1
Capture Clock  : Net_44/clock_0
Path slack     : 22216783235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   22216791667
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 22216788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\logout:DEBOUNCER[0]:d_sync_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT        slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----------  ----  ------
\logout:DEBOUNCER[0]:d_sync_1\/q  macrocell14   1250   1250  22216783235  RISE       1
Net_44/main_1                     macrocell15   3672   4922  22216783235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_44/clock_0                                             macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_216/main_0
Capture Clock  : Net_216/clock_0
Path slack     : 22216784265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   22216791667
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 22216788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell26   1250   1250  22216782756  RISE       1
Net_216/main_0                         macrocell28   2642   3892  22216784265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \logout:DEBOUNCER[0]:d_sync_0\/q
Path End       : \logout:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \logout:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 22216784282p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   22216791667
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 22216788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\logout:DEBOUNCER[0]:d_sync_0\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\logout:DEBOUNCER[0]:d_sync_0\/q       macrocell13   1250   1250  22216782737  RISE       1
\logout:DEBOUNCER[0]:d_sync_1\/main_0  macrocell14   2625   3875  22216784282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\logout:DEBOUNCER[0]:d_sync_1\/clock_0                     macrocell14         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

