// Seed: 17494282
`timescale 1ps / 1ps
module module_0;
  initial begin
    if (1 ** 1 - 1'b0) id_0 <= 1;
    else id_0 <= 1;
  end
  logic id_1 = 1;
  type_6 id_3 (
      .id_0(1'b0),
      .id_1(1)
  );
  logic id_4 = "" ? 1 : 1'b0;
endmodule
