{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572808394958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572808394964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 22:13:14 2019 " "Processing started: Sun Nov 03 22:13:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572808394964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572808394964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q1 -c q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q1 -c q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572808394965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572808395551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572808395551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design.v 2 2 " "Found 2 design units, including 2 entities, in source file design.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirstCPU " "Found entity 1: FirstCPU" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572808405224 ""} { "Info" "ISGN_ENTITY_NAME" "2 sev_seg_disp " "Found entity 2: sev_seg_disp" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572808405224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572808405224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FirstCPU " "Elaborating entity \"FirstCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572808405259 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory design.v(9) " "Verilog HDL warning at design.v(9): object memory used but never assigned" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1572808405264 "|FirstCPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 design.v(27) " "Verilog HDL assignment warning at design.v(27): truncated value with size 32 to match size of target (16)" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572808405266 "|FirstCPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 design.v(34) " "Verilog HDL assignment warning at design.v(34): truncated value with size 32 to match size of target (16)" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572808405268 "|FirstCPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 design.v(47) " "Verilog HDL assignment warning at design.v(47): truncated value with size 32 to match size of target (16)" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572808405268 "|FirstCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory 0 design.v(9) " "Net \"memory\" at design.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1572808405277 "|FirstCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_seg_disp sev_seg_disp:ssd " "Elaborating entity \"sev_seg_disp\" for hierarchy \"sev_seg_disp:ssd\"" {  } { { "design.v" "ssd" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572808405318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 design.v(96) " "Verilog HDL assignment warning at design.v(96): truncated value with size 32 to match size of target (2)" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572808405318 "|FirstCPU|sev_seg_disp:ssd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 design.v(100) " "Verilog HDL assignment warning at design.v(100): truncated value with size 32 to match size of target (26)" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572808405319 "|FirstCPU|sev_seg_disp:ssd"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572808405712 "|FirstCPU|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] VCC " "Pin \"display\[1\]\" is stuck at VCC" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572808405712 "|FirstCPU|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] VCC " "Pin \"display\[2\]\" is stuck at VCC" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572808405712 "|FirstCPU|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] VCC " "Pin \"display\[3\]\" is stuck at VCC" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572808405712 "|FirstCPU|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] VCC " "Pin \"display\[4\]\" is stuck at VCC" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572808405712 "|FirstCPU|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] VCC " "Pin \"display\[5\]\" is stuck at VCC" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572808405712 "|FirstCPU|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] VCC " "Pin \"display\[6\]\" is stuck at VCC" {  } { { "design.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp1/design.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572808405712 "|FirstCPU|display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572808405712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572808405772 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572808406093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572808406250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572808406250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572808406310 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572808406310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572808406310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572808406310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572808406342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 22:13:26 2019 " "Processing ended: Sun Nov 03 22:13:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572808406342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572808406342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572808406342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572808406342 ""}
