// Seed: 3237888263
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5,
    input supply1 id_6,
    output wor id_7,
    input supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input tri void id_11,
    output tri id_12,
    input tri0 id_13
);
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    input supply1 id_7,
    input uwire id_8,
    input uwire id_9
);
  wire id_11;
  module_0(
      id_0, id_3, id_1, id_2, id_7, id_1, id_8, id_2, id_0, id_6, id_1, id_8, id_5, id_0
  );
endmodule
