#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb 15 17:41:06 2021
# Process ID: 1792
# Current directory: C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.runs/synth_1
# Command line: vivado.exe -log SPI_master_cs.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPI_master_cs.tcl
# Log file: C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.runs/synth_1/SPI_master_cs.vds
# Journal file: C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SPI_master_cs.tcl -notrace
Command: synth_design -top SPI_master_cs -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13104
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_master_cs' [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/SPI_master_cs.v:23]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 2 - type: integer 
	Parameter MAX_BYTES_PER_CS bound to: 2 - type: integer 
	Parameter CS_INACTIVE_CLKS bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSFER bound to: 2'b01 
	Parameter CS_INACTIVE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'spi_master' [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/spi_master.v:23]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (1#1) [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/spi_master.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_master_cs' (2#1) [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/SPI_master_cs.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_CS_reg' in module 'SPI_master_cs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                TRANSFER |                              010 |                               01
             CS_INACTIVE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_CS_reg' using encoding 'one-hot' in module 'SPI_master_cs'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.551 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SPI_Master_Inst/r_TX_Bit_Count[2] with 1st driver pin 'SPI_Master_Inst/r_TX_Bit_Count_reg[2]__0/Q' [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/spi_master.v:134]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SPI_Master_Inst/r_TX_Bit_Count[2] with 2nd driver pin 'SPI_Master_Inst/r_TX_Bit_Count_reg[2]/Q' [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/spi_master.v:168]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SPI_Master_Inst/r_TX_Bit_Count[1] with 1st driver pin 'SPI_Master_Inst/r_TX_Bit_Count_reg[1]__0/Q' [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/spi_master.v:134]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SPI_Master_Inst/r_TX_Bit_Count[1] with 2nd driver pin 'SPI_Master_Inst/r_TX_Bit_Count_reg[1]/Q' [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/spi_master.v:168]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SPI_Master_Inst/r_TX_Bit_Count[0] with 1st driver pin 'SPI_Master_Inst/r_TX_Bit_Count_reg[0]__0/Q' [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/spi_master.v:134]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SPI_Master_Inst/r_TX_Bit_Count[0] with 2nd driver pin 'SPI_Master_Inst/r_TX_Bit_Count_reg[0]/Q' [C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.srcs/sources_1/new/spi_master.v:168]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        3|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |     7|
|4     |LUT3 |    11|
|5     |LUT4 |     6|
|6     |LUT5 |    12|
|7     |LUT6 |    12|
|8     |FDCE |    37|
|9     |FDPE |    10|
|10    |FDRE |     5|
|11    |IBUF |    14|
|12    |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   134|
|2     |  SPI_Master_Inst |spi_master |    83|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.465 ; gain = 624.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.465 ; gain = 624.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.465 ; gain = 624.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1642.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1642.465 ; gain = 624.914
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/training/xilinx_projects/SPI_master/SPI_master.runs/synth_1/SPI_master_cs.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SPI_master_cs_utilization_synth.rpt -pb SPI_master_cs_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 15 17:41:37 2021...
