{"vcs1":{"timestamp_begin":1730028110.087699175, "rt":1.82, "ut":0.76, "st":0.30}}
{"vcselab":{"timestamp_begin":1730028112.003128201, "rt":1.04, "ut":0.35, "st":0.23}}
{"link":{"timestamp_begin":1730028113.134234820, "rt":0.43, "ut":0.15, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730028109.390734470}
{"VCS_COMP_START_TIME": 1730028109.390734470}
{"VCS_COMP_END_TIME": 1730028115.047673680}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 332888}}
{"stitch_vcselab": {"peak_mem": 231624}}
