 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: CIDER                               Date:  4-27-2023, 11:20AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
103/144 ( 72%) 568 /720  ( 79%) 299/432 ( 69%)   84 /144 ( 58%) 77 /81  ( 95%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       29/54       84/90       7/11
FB2          14/18       47/54       89/90      10/10*
FB3          12/18       47/54       76/90      10/10*
FB4          11/18       40/54       86/90      10/10*
FB5          11/18       46/54       88/90      10/10*
FB6          18/18*      33/54       53/90      10/10*
FB7          16/18       43/54       69/90      10/10*
FB8          12/18       14/54       23/90      10/10*
             -----       -----       -----      -----    
            103/144     299/432     568/720     77/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'MEMCLK' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   37          37    |  I/O              :    69      73
Output        :   35          35    |  GCK/IO           :     3       3
Bidirectional :    4           4    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     77          77

** Power Data **

There are 103 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'CIDER.ise'.
WARNING:Cpld:938 - The TIMESPEC 'TS_CLK' is ignored since the "Use Timing
   Constraints" option is disabled.
*************************  Summary of Mapped Logic  ************************

** 39 Outputs **

Signal                                                    Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                      Pts   Inps          No.  Type    Use     Mode Rate State
RAMOE_n                                                   11    14    FB1_9   16   I/O     O       STD  SLOW 
DQML                                                      6     7     FB1_11  17   I/O     O       STD  SLOW RESET
MEMW_n                                                    3     5     FB1_12  18   I/O     O       STD  SLOW RESET
DQMH                                                      6     7     FB1_14  19   I/O     O       STD  SLOW RESET
CAS_n                                                     4     5     FB1_15  20   I/O     O       STD  SLOW RESET
RAS_n                                                     4     5     FB1_17  22   GCK/I/O O       STD  SLOW RESET
FLASH_CE_n                                                6     13    FB2_2   99   GSR/I/O O       STD  SLOW 
IDE_ROMEN                                                 12    13    FB2_5   1    GTS/I/O O       STD  SLOW 
IOW_n                                                     2     3     FB2_6   2    GTS/I/O O       STD  SLOW RESET
IDECS2_n                                                  8     14    FB2_8   3    GTS/I/O O       STD  SLOW 
IDECS1_n                                                  8     14    FB2_9   4    GTS/I/O O       STD  SLOW 
IDEBUF_OE                                                 8     14    FB2_12  7    I/O     O       STD  SLOW 
FLASH_A18                                                 2     3     FB2_15  9    I/O     O       STD  SLOW 
EXTEN_n                                                   2     2     FB2_17  10   I/O     O       STD  SLOW RESET
RAMCS_n                                                   4     6     FB3_5   24   I/O     O       STD  SLOW RESET
CKE                                                       3     6     FB3_6   25   I/O     O       STD  SLOW RESET
BA<0>                                                     2     5     FB3_8   27   GCK/I/O O       STD  SLOW RESET
MA<11>                                                    4     7     FB3_9   28   I/O     O       STD  SLOW RESET
BA<1>                                                     2     5     FB3_11  29   I/O     O       STD  SLOW RESET
MA<9>                                                     5     7     FB3_12  30   I/O     O       STD  SLOW RESET
MA<10>                                                    7     7     FB3_14  32   I/O     O       STD  SLOW RESET
MA<8>                                                     6     8     FB3_15  33   I/O     O       STD  SLOW RESET
MA<0>                                                     6     8     FB3_17  34   I/O     O       STD  SLOW RESET
OVR_1_n                                                   1     2     FB4_12  94   I/O     O       STD  SLOW 
OVR_2_n                                                   1     2     FB4_14  95   I/O     O       STD  SLOW 
FLASH_A19                                                 3     4     FB4_15  96   I/O     O       STD  SLOW 
IOR_n                                                     2     2     FB4_17  97   I/O     O       STD  SLOW RESET
MA<7>                                                     6     8     FB5_2   35   I/O     O       STD  SLOW RESET
MA<1>                                                     6     8     FB5_5   36   I/O     O       STD  SLOW RESET
MA<6>                                                     6     8     FB5_6   37   I/O     O       STD  SLOW RESET
MA<2>                                                     6     8     FB5_8   39   I/O     O       STD  SLOW RESET
MA<5>                                                     7     8     FB5_9   40   I/O     O       STD  SLOW RESET
MA<3>                                                     6     8     FB5_11  41   I/O     O       STD  SLOW RESET
MA<4>                                                     6     8     FB5_12  42   I/O     O       STD  SLOW RESET
DTACK_n                                                   1     3     FB7_11  56   I/O     O       STD  SLOW 
DBUS<13>                                                  12    16    FB7_12  58   I/O     I/O     STD  SLOW 
DBUS<12>                                                  2     15    FB7_14  59   I/O     I/O     STD  SLOW 
DBUS<15>                                                  12    16    FB7_15  60   I/O     I/O     STD  SLOW 
DBUS<14>                                                  12    17    FB7_17  61   I/O     I/O     STD  SLOW 

** 64 Buried Nodes **

Signal                                                    Total Total Loc     Pwr  Reg Init
Name                                                      Pts   Inps          Mode State
SDRAM/ram_state_FSM_FFd2                                  17    23    FB1_5   STD  RESET
SDRAM/ram_state_FSM_FFd4                                  19    23    FB1_7   STD  RESET
SDRAM/ram_state_FSM_FFd3                                  14    24    FB1_18  STD  RESET
autoconf_dtack                                            2     14    FB2_7   STD  RESET
OVL                                                       2     11    FB2_10  STD  RESET
AUTOCONFIG/cdtv_configured                                2     19    FB2_11  STD  RESET
IDE/ide_enabled                                           9     15    FB2_14  STD  RESET
z2_state_FSM_FFd2                                         13    22    FB2_16  STD  RESET
dtack                                                     13    21    FB2_18  STD  RESET
SDRAM/ram_state_FSM_FFd1                                  16    20    FB3_2   STD  RESET
AUTOCONFIG/ac_state<0>                                    5     24    FB3_13  STD  RESET
ControlReg/dtack                                          16    17    FB3_18  STD  RESET
DTACK_n_or0000/DTACK_n_or0000_D2                          18    17    FB4_2   STD  
$OpTx$FX_DC$473                                           17    15    FB4_5   STD  
ControlReg/flash_progbank                                 3     9     FB4_7   STD  RESET
mapram_en                                                 17    21    FB4_10  STD  RESET
$OpTx$ctrl_access/ctrl_access_D2_INV$701                  13    13    FB4_13  STD  
ide_dtack                                                 9     13    FB4_16  STD  RESET
AS_n_sync<0>                                              2     2     FB4_18  STD  RESET
autoconfig_dout<3>                                        11    26    FB5_4   STD  RESET
autoconfig_dout<2>                                        10    26    FB5_10  STD  RESET
autoconfig_dout<0>                                        12    27    FB5_15  STD  RESET
autoconfig_dout<1>                                        12    26    FB5_16  STD  RESET
SDRAM/refresh_request<0>                                  2     5     FB6_1   STD  RESET
SDRAM/init_refreshed                                      2     9     FB6_2   STD  RESET
SDRAM/init_done                                           2     5     FB6_3   STD  RESET
IDE/ds_delay<0>                                           2     3     FB6_4   STD  RESET
AS_n_sync<2>                                              2     2     FB6_5   STD  RESET
AS_n_sync<1>                                              2     2     FB6_6   STD  RESET
ctrl_dout<1>                                              3     9     FB6_7   STD  RESET
SDRAM/timer_tRFC<1>                                       3     7     FB6_8   STD  RESET
SDRAM/refreshing                                          3     6     FB6_9   STD  RESET
SDRAM/refresh_timer<3>                                    3     6     FB6_10  STD  RESET
SDRAM/refresh_timer<0>                                    3     6     FB6_11  STD  RESET
AUTOCONFIG/cfgout                                         3     4     FB6_12  STD  RESET
AUTOCONFIG/cfgin                                          3     3     FB6_13  STD  RESET
z2_state_FSM_FFd1                                         4     6     FB6_14  STD  RESET
ram_dtack                                                 4     9     FB6_15  STD  RESET
SDRAM/timer_tRFC<0>                                       4     7     FB6_16  STD  RESET
SDRAM/refresh_timer<2>                                    4     6     FB6_17  STD  RESET

Signal                                                    Total Total Loc     Pwr  Reg Init
Name                                                      Pts   Inps          Mode State
SDRAM/refresh_timer<1>                                    4     6     FB6_18  STD  RESET
AUTOCONFIG/ac_state<1>                                    3     24    FB7_1   STD  RESET
AUTOCONFIG/ram_configured                                 2     25    FB7_2   STD  RESET
AUTOCONFIG/ide_configured                                 2     25    FB7_3   STD  RESET
AUTOCONFIG/ide_base<2>                                    3     26    FB7_4   STD  RESET
AUTOCONFIG/ide_base<1>                                    3     26    FB7_5   STD  RESET
AUTOCONFIG/ide_base<0>                                    3     26    FB7_6   STD  RESET
AUTOCONFIG/ctrl_base<3>                                   3     26    FB7_7   STD  RESET
AUTOCONFIG/ctrl_base<2>                                   3     26    FB7_8   STD  RESET
AUTOCONFIG/ctrl_base<1>                                   3     26    FB7_9   STD  RESET
AUTOCONFIG/ctrl_base<0>                                   3     26    FB7_10  STD  RESET
AUTOCONFIG/ctl_configured                                 2     25    FB7_13  STD  RESET
SDRAM/refresh_timer<0>/SDRAM/refresh_timer<0>_RSTF__$INT  1     2     FB8_7   STD  
ranger_enabled                                            2     2     FB8_8   STD  RESET
ctrl_dout<3>                                              2     2     FB8_9   STD  RESET
UDS_n_sync<1>                                             2     2     FB8_10  STD  RESET
UDS_n_sync<0>                                             2     2     FB8_11  STD  RESET
SDRAM/refresh_request<1>                                  2     2     FB8_12  STD  RESET
RW_sync<1>                                                2     2     FB8_13  STD  RESET
RW_sync<0>                                                2     2     FB8_14  STD  RESET
LDS_n_sync<1>                                             2     2     FB8_15  STD  RESET
LDS_n_sync<0>                                             2     2     FB8_16  STD  RESET
IDE/ds_delay<2>                                           2     2     FB8_17  STD  RESET
IDE/ds_delay<1>                                           2     2     FB8_18  STD  RESET

** 38 Inputs **

Signal                                                    Loc     Pin  Pin     Pin     
Name                                                              No.  Type    Use     
A500                                                      FB1_2   11   I/O     I
IORDY                                                     FB2_11  6    I/O     I
FLASH_BANK_SEL                                            FB2_14  8    I/O     I
MEMCLK                                                    FB3_2   23   GCK/I/O GCK
ADDR<4>                                                   FB4_2   87   I/O     I
ADDR<3>                                                   FB4_5   89   I/O     I
ADDR<1>                                                   FB4_6   90   I/O     I
ADDR<2>                                                   FB4_8   91   I/O     I
ADDR<6>                                                   FB4_9   92   I/O     I
ADDR<5>                                                   FB4_11  93   I/O     I
RAM_EN_n                                                  FB5_14  43   I/O     I
RANGER_EN_n                                               FB5_15  46   I/O     I
IDEEN_n                                                   FB5_17  49   I/O     I
ADDR<15>                                                  FB6_2   74   I/O     I
ADDR<16>                                                  FB6_5   76   I/O     I
ADDR<11>                                                  FB6_6   77   I/O     I
ADDR<12>                                                  FB6_8   78   I/O     I
ADDR<14>                                                  FB6_9   79   I/O     I
ADDR<13>                                                  FB6_11  80   I/O     I
ADDR<9>                                                   FB6_12  81   I/O     I
ADDR<10>                                                  FB6_14  82   I/O     I
ADDR<7>                                                   FB6_15  85   I/O     I
ADDR<8>                                                   FB6_17  86   I/O     I
FLASH_EN_n                                                FB7_2   50   I/O     I
UDS_n                                                     FB7_5   52   I/O     I
AS_n                                                      FB7_6   53   I/O     I
RW                                                        FB7_8   54   I/O     I
LDS_n                                                     FB7_9   55   I/O     I
ADDR<20>                                                  FB8_2   63   I/O     I
ADDR<21>                                                  FB8_5   64   I/O     I
ADDR<23>                                                  FB8_6   65   I/O     I
ADDR<18>                                                  FB8_8   66   I/O     I
ADDR<19>                                                  FB8_9   67   I/O     I
ADDR<22>                                                  FB8_11  68   I/O     I
BERR_n                                                    FB8_12  70   I/O     I
ECLK                                                      FB8_14  71   I/O     I
RESET_n                                                   FB8_15  72   I/O     I
ADDR<17>                                                  FB8_17  73   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               29/25
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB1_1         (b)     (b)
(unused)              0       0   \/5   0     FB1_2   11    I/O     I
(unused)              0       0   \/5   0     FB1_3   12    I/O     (b)
(unused)              0       0   \/5   0     FB1_4         (b)     (b)
SDRAM/ram_state_FSM_FFd2
                     17      15<- \/3   0     FB1_5   13    I/O     (b)
(unused)              0       0   \/5   0     FB1_6   14    I/O     (b)
SDRAM/ram_state_FSM_FFd4
                     19      14<-   0   0     FB1_7         (b)     (b)
(unused)              0       0   /\5   0     FB1_8   15    I/O     (b)
RAMOE_n              11       7<- /\1   0     FB1_9   16    I/O     O
(unused)              0       0   /\5   0     FB1_10        (b)     (b)
DQML                  6       3<- /\2   0     FB1_11  17    I/O     O
MEMW_n                3       1<- /\3   0     FB1_12  18    I/O     O
(unused)              0       0   /\1   4     FB1_13        (b)     (b)
DQMH                  6       1<-   0   0     FB1_14  19    I/O     O
CAS_n                 4       0   /\1   0     FB1_15  20    I/O     O
(unused)              0       0   \/3   2     FB1_16        (b)     (b)
RAS_n                 4       3<- \/4   0     FB1_17  22    GCK/I/O O
SDRAM/ram_state_FSM_FFd3
                     14       9<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<17>                   11: DQML                      21: SDRAM/refresh_request<1> 
  2: ADDR<18>                   12: LDS_n_sync<1>             22: SDRAM/timer_tRFC<0> 
  3: ADDR<19>                   13: RESET_n                   23: SDRAM/timer_tRFC<1> 
  4: ADDR<20>                   14: RW_sync<1>                24: UDS_n_sync<1> 
  5: ADDR<21>                   15: SDRAM/init_done           25: ctrl_dout<1> 
  6: ADDR<22>                   16: SDRAM/init_refreshed      26: mapram_en 
  7: ADDR<23>                   17: SDRAM/ram_state_FSM_FFd1  27: ranger_enabled 
  8: AS_n                       18: SDRAM/ram_state_FSM_FFd2  28: z2_state_FSM_FFd1 
  9: AUTOCONFIG/ram_configured  19: SDRAM/ram_state_FSM_FFd3  29: z2_state_FSM_FFd2 
 10: DQMH                       20: SDRAM/ram_state_FSM_FFd4 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SDRAM/ram_state_FSM_FFd2 
                     XXXXXXX.X...XXX.XXXXXXX.XXXXX........... 23
SDRAM/ram_state_FSM_FFd4 
                     XXXXXXX.X...XXX.XXXXXXX.XXXXX........... 23
RAMOE_n              XXXXXXXXX...XX..........XXX............. 14
DQML                 ..........XXX...XXXX.................... 7
MEMW_n               ............X...XXXX.................... 5
DQMH                 .........X..X...XXXX...X................ 7
CAS_n                ............X...XXXX.................... 5
RAS_n                ............X...XXXX.................... 5
SDRAM/ram_state_FSM_FFd3 
                     XXXXXXX.X...XXXXXXXXXXX.XXXXX........... 24
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               47/7
Number of signals used by logic mapping into function block:  47
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB2_1         (b)     (b)
FLASH_CE_n            6       5<- /\4   0     FB2_2   99    GSR/I/O O
(unused)              0       0   /\5   0     FB2_3         (b)     (b)
(unused)              0       0   \/5   0     FB2_4         (b)     (b)
IDE_ROMEN            12       7<-   0   0     FB2_5   1     GTS/I/O O
IOW_n                 2       0   /\2   1     FB2_6   2     GTS/I/O O
autoconf_dtack        2       0   \/3   0     FB2_7         (b)     (b)
IDECS2_n              8       3<-   0   0     FB2_8   3     GTS/I/O O
IDECS1_n              8       3<-   0   0     FB2_9   4     GTS/I/O O
OVL                   2       0   /\3   0     FB2_10        (b)     (b)
AUTOCONFIG/cdtv_configured
                      2       0   \/3   0     FB2_11  6     I/O     I
IDEBUF_OE             8       3<-   0   0     FB2_12  7     I/O     O
(unused)              0       0   \/5   0     FB2_13        (b)     (b)
IDE/ide_enabled       9       5<- \/1   0     FB2_14  8     I/O     I
FLASH_A18             2       1<- \/4   0     FB2_15  9     I/O     O
z2_state_FSM_FFd2    13       8<-   0   0     FB2_16        (b)     (b)
EXTEN_n               2       1<- /\4   0     FB2_17  10    I/O     O
dtack                13       9<- /\1   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$473                           17: ADDR<5>                           33: IDE/ds_delay<2> 
  2: $OpTx$ctrl_access/ctrl_access_D2_INV$701  18: ADDR<6>                           34: IDE/ide_enabled 
  3: ADDR<12>                                  19: ADDR<7>                           35: IDEEN_n 
  4: ADDR<13>                                  20: ADDR<8>                           36: OVL 
  5: ADDR<16>                                  21: AS_n                              37: RESET_n 
  6: ADDR<17>                                  22: AS_n_sync<1>                      38: RW 
  7: ADDR<18>                                  23: AS_n_sync<2>                      39: RW_sync<1> 
  8: ADDR<19>                                  24: AUTOCONFIG/cfgin                  40: autoconf_dtack 
  9: ADDR<1>                                   25: AUTOCONFIG/cfgout                 41: ctrl_dout<1> 
 10: ADDR<20>                                  26: AUTOCONFIG/ide_base<0>            42: dtack 
 11: ADDR<21>                                  27: AUTOCONFIG/ide_base<1>            43: ide_dtack 
 12: ADDR<22>                                  28: AUTOCONFIG/ide_base<2>            44: mapram_en 
 13: ADDR<23>                                  29: AUTOCONFIG/ide_configured         45: ram_dtack 
 14: ADDR<2>                                   30: DTACK_n_or0000/DTACK_n_or0000_D2  46: z2_state_FSM_FFd1 
 15: ADDR<3>                                   31: EXTEN_n                           47: z2_state_FSM_FFd2 
 16: ADDR<4>                                   32: FLASH_EN_n                       

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
FLASH_CE_n           .....XXX.XXXX.......X.........X....X..X.X..X...... 13
IDE_ROMEN            ....XXXX.XXXX............XXXX....X................ 13
IOW_n                ......................X.........X....X............ 3
autoconf_dtack       ....XXXX.XXXX..........XX...........X..X.....XX... 14
IDECS2_n             ...XXXXX.XXXX............XXXX....X................ 14
IDECS1_n             ..X.XXXX.XXXX............XXXX....X................ 14
OVL                  ....XXXX.XXXX........X..............X.X........... 11
AUTOCONFIG/cdtv_configured 
                     ....XXXXXXXXXXXXXXXX.X..............X.X........... 19
IDEBUF_OE            ....XXXX.XXXX.........X..XXXX....X................ 14
IDE/ide_enabled      .....XXX.XXXX............XXXX....XX.XX............ 15
FLASH_A18            .......X....X......................X.............. 3
z2_state_FSM_FFd2    XX...XXX.XXXX.........X......XX....XX.XXX.XXXXX... 22
EXTEN_n              ...............................X....X............. 2
dtack                .X...XXX.XXXX........X........X....XX.XXXXXXXXX... 21
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               47/7
Number of signals used by logic mapping into function block:  47
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB3_1         (b)     (b)
SDRAM/ram_state_FSM_FFd1
                     16      13<- /\2   0     FB3_2   23    GCK/I/O GCK
(unused)              0       0   /\5   0     FB3_3         (b)     (b)
(unused)              0       0   /\5   0     FB3_4         (b)     (b)
RAMCS_n               4       2<- /\3   0     FB3_5   24    I/O     O
CKE                   3       0   /\2   0     FB3_6   25    I/O     O
(unused)              0       0     0   5     FB3_7         (b)     
BA<0>                 2       0     0   3     FB3_8   27    GCK/I/O O
MA<11>                4       0     0   1     FB3_9   28    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
BA<1>                 2       0   \/3   0     FB3_11  29    I/O     O
MA<9>                 5       3<- \/3   0     FB3_12  30    I/O     O
AUTOCONFIG/ac_state<0>
                      5       3<- \/3   0     FB3_13        (b)     (b)
MA<10>                7       3<- \/1   0     FB3_14  32    I/O     O
MA<8>                 6       1<-   0   0     FB3_15  33    I/O     O
(unused)              0       0   \/5   0     FB3_16        (b)     (b)
MA<0>                 6       5<- \/4   0     FB3_17  34    I/O     O
ControlReg/dtack     16      11<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<10>          17: ADDR<9>                    33: RAMCS_n 
  2: ADDR<16>          18: AUTOCONFIG/ac_state<0>     34: RAM_EN_n 
  3: ADDR<17>          19: AUTOCONFIG/cfgin           35: RESET_n 
  4: ADDR<18>          20: AUTOCONFIG/cfgout          36: RW_sync<1> 
  5: ADDR<19>          21: AUTOCONFIG/ctl_configured  37: SDRAM/ram_state_FSM_FFd1 
  6: ADDR<1>           22: AUTOCONFIG/ctrl_base<0>    38: SDRAM/ram_state_FSM_FFd2 
  7: ADDR<20>          23: AUTOCONFIG/ctrl_base<1>    39: SDRAM/ram_state_FSM_FFd3 
  8: ADDR<21>          24: AUTOCONFIG/ctrl_base<2>    40: SDRAM/ram_state_FSM_FFd4 
  9: ADDR<22>          25: AUTOCONFIG/ctrl_base<3>    41: SDRAM/refresh_request<1> 
 10: ADDR<23>          26: AUTOCONFIG/ram_configured  42: autoconf_dtack 
 11: ADDR<3>           27: ControlReg/dtack           43: ctrl_dout<1> 
 12: ADDR<4>           28: MA<0>                      44: mapram_en 
 13: ADDR<5>           29: MA<10>                     45: ranger_enabled 
 14: ADDR<6>           30: MA<11>                     46: z2_state_FSM_FFd1 
 15: ADDR<7>           31: MA<8>                      47: z2_state_FSM_FFd2 
 16: ADDR<8>           32: MA<9>                     

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
SDRAM/ram_state_FSM_FFd1 
                     ..XXX.XXXX...............X........XXXXXXX.XXXXX... 20
RAMCS_n              ................................X.X.XXXX.......... 6
CKE                  ..................................X.XX.X.....XX... 6
BA<0>                ........X.........................X.XXX........... 5
MA<11>               .......X.....................X....X.XXXX.......... 7
BA<1>                .........X........................X.XXX........... 5
MA<9>                ....X..........................X..X.XXXX.......... 7
AUTOCONFIG/ac_state<0> 
                     .XXXXXXXXXXXXXXX.XXX.............XXX.....X...XX... 24
MA<10>               ......X.....................X.....X.XXXX.......... 7
MA<8>                ...X............X.............X...X.XXXX.......... 8
MA<0>                X....X.....................X......X.XXXX.......... 8
ControlReg/dtack     .XXXX.XXXX..........XXXXX.X.......X..........XX... 17
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               40/14
Number of signals used by logic mapping into function block:  40
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB4_1         (b)     (b)
DTACK_n_or0000/DTACK_n_or0000_D2
                     18      13<-   0   0     FB4_2   87    I/O     I
(unused)              0       0   /\5   0     FB4_3         (b)     (b)
(unused)              0       0   \/5   0     FB4_4         (b)     (b)
$OpTx$FX_DC$473      17      12<-   0   0     FB4_5   89    I/O     I
(unused)              0       0   /\5   0     FB4_6   90    I/O     I
ControlReg/flash_progbank
                      3       0   /\2   0     FB4_7         (b)     (b)
(unused)              0       0   \/2   3     FB4_8   91    I/O     I
(unused)              0       0   \/5   0     FB4_9   92    I/O     I
mapram_en            17      12<-   0   0     FB4_10        (b)     (b)
(unused)              0       0   /\5   0     FB4_11  93    I/O     I
OVR_1_n               1       0   \/4   0     FB4_12  94    I/O     O
$OpTx$ctrl_access/ctrl_access_D2_INV$701
                     13       8<-   0   0     FB4_13        (b)     (b)
OVR_2_n               1       0   /\4   0     FB4_14  95    I/O     O
FLASH_A19             3       0   \/2   0     FB4_15  96    I/O     O
ide_dtack             9       4<-   0   0     FB4_16        (b)     (b)
IOR_n                 2       0   /\2   1     FB4_17  97    I/O     O
AS_n_sync<0>          2       0   \/3   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$ctrl_access/ctrl_access_D2_INV$701  15: AUTOCONFIG/ctrl_base<0>           28: IORDY 
  2: ADDR<16>                                  16: AUTOCONFIG/ctrl_base<1>           29: DBUS<15>.PIN 
  3: ADDR<17>                                  17: AUTOCONFIG/ctrl_base<2>           30: DBUS<14>.PIN 
  4: ADDR<18>                                  18: AUTOCONFIG/ctrl_base<3>           31: DBUS<12>.PIN 
  5: ADDR<19>                                  19: AUTOCONFIG/ide_base<0>            32: OVL 
  6: ADDR<20>                                  20: AUTOCONFIG/ide_base<1>            33: RESET_n 
  7: ADDR<21>                                  21: AUTOCONFIG/ide_base<2>            34: RW 
  8: ADDR<22>                                  22: AUTOCONFIG/ide_configured         35: RW_sync<1> 
  9: ADDR<23>                                  23: AUTOCONFIG/ram_configured         36: ctrl_dout<3> 
 10: AS_n                                      24: ControlReg/dtack                  37: mapram_en 
 11: AS_n_sync<2>                              25: ControlReg/flash_progbank         38: ranger_enabled 
 12: AUTOCONFIG/cfgin                          26: DTACK_n_or0000/DTACK_n_or0000_D2  39: z2_state_FSM_FFd1 
 13: AUTOCONFIG/cfgout                         27: EXTEN_n                           40: z2_state_FSM_FFd2 
 14: AUTOCONFIG/ctl_configured                

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
DTACK_n_or0000/DTACK_n_or0000_D2 
                     ..XXXXXXX.........XXXXX...X....X..X.XX............ 17
$OpTx$FX_DC$473      .XXXXXXXX..XXXXXXX................................ 15
ControlReg/flash_progbank 
                     X......................XX...X.X.X.X...XX.......... 9
mapram_en            .XXXXXXXX....XXXXX.....X.....XX.X.X.X.XX.......... 21
OVR_1_n              .........X...............X........................ 2
$OpTx$ctrl_access/ctrl_access_D2_INV$701 
                     .XXXXXXXX....XXXXX................................ 13
OVR_2_n              .........X...............X........................ 2
FLASH_A19            ........................X.X........XX............. 4
ide_dtack            ..XXXXXXX.X.......XXXX.....X...................... 13
IOR_n                ..........X......................X................ 2
AS_n_sync<0>         .........X......................X................. 2
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               46/8
Number of signals used by logic mapping into function block:  46
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/4   1     FB5_1         (b)     (b)
MA<7>                 6       4<- \/3   0     FB5_2   35    I/O     O
(unused)              0       0   \/5   0     FB5_3         (b)     (b)
autoconfig_dout<3>   11       8<- \/2   0     FB5_4         (b)     (b)
MA<1>                 6       2<- \/1   0     FB5_5   36    I/O     O
MA<6>                 6       1<-   0   0     FB5_6   37    I/O     O
(unused)              0       0   \/5   0     FB5_7         (b)     (b)
MA<2>                 6       5<- \/4   0     FB5_8   39    I/O     O
MA<5>                 7       4<- \/2   0     FB5_9   40    I/O     O
autoconfig_dout<2>   10       5<-   0   0     FB5_10        (b)     (b)
MA<3>                 6       4<- /\3   0     FB5_11  41    I/O     O
MA<4>                 6       5<- /\4   0     FB5_12  42    I/O     O
(unused)              0       0   /\5   0     FB5_13        (b)     (b)
(unused)              0       0   \/5   0     FB5_14  43    I/O     I
autoconfig_dout<0>   12       7<-   0   0     FB5_15  46    I/O     I
autoconfig_dout<1>   12       9<- /\2   0     FB5_16        (b)     (b)
(unused)              0       0   /\5   0     FB5_17  49    I/O     I
(unused)              0       0   /\4   1     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<11>          17: ADDR<4>                 32: MA<6> 
  2: ADDR<12>          18: ADDR<5>                 33: MA<7> 
  3: ADDR<13>          19: ADDR<6>                 34: RESET_n 
  4: ADDR<14>          20: ADDR<7>                 35: RW_sync<1> 
  5: ADDR<15>          21: ADDR<8>                 36: SDRAM/ram_state_FSM_FFd1 
  6: ADDR<16>          22: AUTOCONFIG/ac_state<0>  37: SDRAM/ram_state_FSM_FFd2 
  7: ADDR<17>          23: AUTOCONFIG/ac_state<1>  38: SDRAM/ram_state_FSM_FFd3 
  8: ADDR<18>          24: AUTOCONFIG/cfgin        39: SDRAM/ram_state_FSM_FFd4 
  9: ADDR<19>          25: AUTOCONFIG/cfgout       40: autoconf_dtack 
 10: ADDR<1>           26: IDEEN_n                 41: autoconfig_dout<0> 
 11: ADDR<20>          27: MA<1>                   42: autoconfig_dout<1> 
 12: ADDR<21>          28: MA<2>                   43: autoconfig_dout<2> 
 13: ADDR<22>          29: MA<3>                   44: autoconfig_dout<3> 
 14: ADDR<23>          30: MA<4>                   45: z2_state_FSM_FFd1 
 15: ADDR<2>           31: MA<5>                   46: z2_state_FSM_FFd2 
 16: ADDR<3>          

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
MA<7>                ......X.............X...........XX.XXXX........... 8
autoconfig_dout<3>   .....XXXXXXXXXXXXXXXXXXXX........XX....X...XXX.... 26
MA<1>                X.............X...........X......X.XXXX........... 8
MA<6>                .....X.............X...........X.X.XXXX........... 8
MA<2>                .X.............X...........X.....X.XXXX........... 8
MA<5>                ....X.............X...........X..X.XXXX........... 8
autoconfig_dout<2>   .....XXXXXXXXXXXXXXXXXXXX........XX....X..X.XX.... 26
MA<3>                ..X.............X...........X....X.XXXX........... 8
MA<4>                ...X.............X...........X...X.XXXX........... 8
autoconfig_dout<0>   .....XXXXXXXXXXXXXXXXXXXXX.......XX....XX...XX.... 27
autoconfig_dout<1>   .....XXXXXXXXXXXXXXXXXXXX........XX....X.X..XX.... 26
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               33/21
Number of signals used by logic mapping into function block:  33
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
SDRAM/refresh_request<0>
                      2       0     0   3     FB6_1         (b)     (b)
SDRAM/init_refreshed
                      2       0     0   3     FB6_2   74    I/O     I
SDRAM/init_done       2       0     0   3     FB6_3         (b)     (b)
IDE/ds_delay<0>       2       0     0   3     FB6_4         (b)     (b)
AS_n_sync<2>          2       0     0   3     FB6_5   76    I/O     I
AS_n_sync<1>          2       0     0   3     FB6_6   77    I/O     I
ctrl_dout<1>          3       0     0   2     FB6_7         (b)     (b)
SDRAM/timer_tRFC<1>   3       0     0   2     FB6_8   78    I/O     I
SDRAM/refreshing      3       0     0   2     FB6_9   79    I/O     I
SDRAM/refresh_timer<3>
                      3       0     0   2     FB6_10        (b)     (b)
SDRAM/refresh_timer<0>
                      3       0     0   2     FB6_11  80    I/O     I
AUTOCONFIG/cfgout     3       0     0   2     FB6_12  81    I/O     I
AUTOCONFIG/cfgin      3       0     0   2     FB6_13        (b)     (b)
z2_state_FSM_FFd1     4       0     0   1     FB6_14  82    I/O     I
ram_dtack             4       0     0   1     FB6_15  85    I/O     I
SDRAM/timer_tRFC<0>   4       0     0   1     FB6_16        (b)     (b)
SDRAM/refresh_timer<2>
                      4       0     0   1     FB6_17  86    I/O     I
SDRAM/refresh_timer<1>
                      4       0     0   1     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$ctrl_access/ctrl_access_D2_INV$701  12: DBUS<12>.PIN                                              23: SDRAM/refresh_timer<1> 
  2: AS_n_sync<0>                              13: RESET_n                                                   24: SDRAM/refresh_timer<2> 
  3: AS_n_sync<1>                              14: RW_sync<1>                                                25: SDRAM/refresh_timer<3> 
  4: AS_n_sync<2>                              15: SDRAM/init_done                                           26: SDRAM/refreshing 
  5: AUTOCONFIG/ac_state<0>                    16: SDRAM/init_refreshed                                      27: SDRAM/timer_tRFC<0> 
  6: AUTOCONFIG/ac_state<1>                    17: SDRAM/ram_state_FSM_FFd1                                  28: SDRAM/timer_tRFC<1> 
  7: AUTOCONFIG/cdtv_configured                18: SDRAM/ram_state_FSM_FFd2                                  29: UDS_n_sync<1> 
  8: ControlReg/dtack                          19: SDRAM/ram_state_FSM_FFd3                                  30: ctrl_dout<1> 
  9: ECLK                                      20: SDRAM/ram_state_FSM_FFd4                                  31: ram_dtack 
 10: LDS_n_sync<1>                             21: SDRAM/refresh_timer<0>                                    32: z2_state_FSM_FFd1 
 11: DBUS<13>.PIN                              22: SDRAM/refresh_timer<0>/SDRAM/refresh_timer<0>_RSTF__$INT  33: z2_state_FSM_FFd2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SDRAM/refresh_request<0> 
                     ............X.......X.XXX............... 5
SDRAM/init_refreshed 
                     ............X.XXXXXX......XX............ 9
SDRAM/init_done      ............X...XXXX.................... 5
IDE/ds_delay<0>      ...X.....X..................X........... 3
AS_n_sync<2>         ..X.........X........................... 2
AS_n_sync<1>         .X..........X........................... 2
ctrl_dout<1>         X......X..XXXX...............X.XX....... 9
SDRAM/timer_tRFC<1>  ............X...XXXX......XX............ 7
SDRAM/refreshing     ............X...XXXX.....X.............. 6
SDRAM/refresh_timer<3> 
                     ........X...........XXXXX............... 6
SDRAM/refresh_timer<0> 
                     ........X...........XXXXX............... 6
AUTOCONFIG/cfgout    ..X.XX......X........................... 4
AUTOCONFIG/cfgin     ..X...X.....X........................... 3
z2_state_FSM_FFd1    ..X......X..X...............X..XX....... 6
ram_dtack            ............XX..XXXX..........XXX....... 9
SDRAM/timer_tRFC<0>  ............X...XXXX......XX............ 7
SDRAM/refresh_timer<2> 
                     ........X...........XXXXX............... 6
SDRAM/refresh_timer<1> 
                     ........X...........XXXXX............... 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               43/11
Number of signals used by logic mapping into function block:  43
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
AUTOCONFIG/ac_state<1>
                      3       0   /\2   0     FB7_1         (b)     (b)
AUTOCONFIG/ram_configured
                      2       0     0   3     FB7_2   50    I/O     I
AUTOCONFIG/ide_configured
                      2       0     0   3     FB7_3         (b)     (b)
AUTOCONFIG/ide_base<2>
                      3       0     0   2     FB7_4         (b)     (b)
AUTOCONFIG/ide_base<1>
                      3       0     0   2     FB7_5   52    I/O     I
AUTOCONFIG/ide_base<0>
                      3       0     0   2     FB7_6   53    I/O     I
AUTOCONFIG/ctrl_base<3>
                      3       0     0   2     FB7_7         (b)     (b)
AUTOCONFIG/ctrl_base<2>
                      3       0     0   2     FB7_8   54    I/O     I
AUTOCONFIG/ctrl_base<1>
                      3       0     0   2     FB7_9   55    I/O     I
AUTOCONFIG/ctrl_base<0>
                      3       0     0   2     FB7_10        (b)     (b)
DTACK_n               1       0   \/4   0     FB7_11  56    I/O     O
DBUS<13>             12       7<-   0   0     FB7_12  58    I/O     I/O
AUTOCONFIG/ctl_configured
                      2       0   /\3   0     FB7_13        (b)     (b)
DBUS<12>              2       0   \/3   0     FB7_14  59    I/O     I/O
DBUS<15>             12       7<-   0   0     FB7_15  60    I/O     I/O
(unused)              0       0   /\4   1     FB7_16        (b)     (b)
DBUS<14>             12       7<-   0   0     FB7_17  61    I/O     I/O
(unused)              0       0   /\5   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$473   16: ADDR<7>                           30: RW 
  2: ADDR<16>          17: ADDR<8>                           31: RW_sync<1> 
  3: ADDR<17>          18: AS_n                              32: UDS_n 
  4: ADDR<18>          19: AUTOCONFIG/ac_state<0>            33: autoconf_dtack 
  5: ADDR<19>          20: AUTOCONFIG/ac_state<1>            34: autoconfig_dout<0> 
  6: ADDR<1>           21: AUTOCONFIG/cfgin                  35: autoconfig_dout<1> 
  7: ADDR<20>          22: AUTOCONFIG/cfgout                 36: autoconfig_dout<2> 
  8: ADDR<21>          23: DTACK_n_or0000/DTACK_n_or0000_D2  37: autoconfig_dout<3> 
  9: ADDR<22>          24: EXTEN_n                           38: ctrl_dout<1> 
 10: ADDR<23>          25: DBUS<15>.PIN                      39: ctrl_dout<3> 
 11: ADDR<2>           26: DBUS<14>.PIN                      40: dtack 
 12: ADDR<3>           27: DBUS<13>.PIN                      41: mapram_en 
 13: ADDR<4>           28: DBUS<12>.PIN                      42: z2_state_FSM_FFd1 
 14: ADDR<5>           29: RESET_n                           43: z2_state_FSM_FFd2 
 15: ADDR<6>          

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
AUTOCONFIG/ac_state<1> 
                     .XXXXXXXXX.XXXXXX.XXXX......X.X.X........XX....... 24
AUTOCONFIG/ram_configured 
                     .XXXXXXXXXXXXXXXX.XXXX......X.X.X........XX....... 25
AUTOCONFIG/ide_configured 
                     .XXXXXXXXXXXXXXXX.XXXX......X.X.X........XX....... 25
AUTOCONFIG/ide_base<2> 
                     .XXXXXXXXXXXXXXXX.XXXX..X...X.X.X........XX....... 26
AUTOCONFIG/ide_base<1> 
                     .XXXXXXXXXXXXXXXX.XXXX...X..X.X.X........XX....... 26
AUTOCONFIG/ide_base<0> 
                     .XXXXXXXXXXXXXXXX.XXXX....X.X.X.X........XX....... 26
AUTOCONFIG/ctrl_base<3> 
                     .XXXXXXXXXXXXXXXX.XXXX..X...X.X.X........XX....... 26
AUTOCONFIG/ctrl_base<2> 
                     .XXXXXXXXXXXXXXXX.XXXX...X..X.X.X........XX....... 26
AUTOCONFIG/ctrl_base<1> 
                     .XXXXXXXXXXXXXXXX.XXXX....X.X.X.X........XX....... 26
AUTOCONFIG/ctrl_base<0> 
                     .XXXXXXXXXXXXXXXX.XXXX.....XX.X.X........XX....... 26
DTACK_n              .................X....X................X.......... 3
DBUS<13>             XXXXX.XXXX..........XX......XX.X..X..X............ 16
AUTOCONFIG/ctl_configured 
                     .XXXXXXXXXXXXXXXX.XXXX......X.X.X........XX....... 25
DBUS<12>             XXXXX.XXXX..........XX......XX.X.X................ 15
DBUS<15>             XXXXX.XXXX..........XX......XX.X....X.X........... 16
DBUS<14>             XXXXX.XXXX..........XX.X....XX.X...X....X......... 17
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
(unused)              0       0     0   5     FB8_2   63    I/O     I
(unused)              0       0     0   5     FB8_3         (b)     
(unused)              0       0     0   5     FB8_4         (b)     
(unused)              0       0     0   5     FB8_5   64    I/O     I
(unused)              0       0     0   5     FB8_6   65    I/O     I
SDRAM/refresh_timer<0>/SDRAM/refresh_timer<0>_RSTF__$INT
                      1       0     0   4     FB8_7         (b)     (b)
ranger_enabled        2       0     0   3     FB8_8   66    I/O     I
ctrl_dout<3>          2       0     0   3     FB8_9   67    I/O     I
UDS_n_sync<1>         2       0     0   3     FB8_10        (b)     (b)
UDS_n_sync<0>         2       0     0   3     FB8_11  68    I/O     I
SDRAM/refresh_request<1>
                      2       0     0   3     FB8_12  70    I/O     I
RW_sync<1>            2       0     0   3     FB8_13        (b)     (b)
RW_sync<0>            2       0     0   3     FB8_14  71    I/O     I
LDS_n_sync<1>         2       0     0   3     FB8_15  72    I/O     I
LDS_n_sync<0>         2       0     0   3     FB8_16        (b)     (b)
IDE/ds_delay<2>       2       0     0   3     FB8_17  73    I/O     I
IDE/ds_delay<1>       2       0     0   3     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AS_n_sync<2>       6: LDS_n_sync<0>     11: SDRAM/refresh_request<0> 
  2: FLASH_BANK_SEL     7: RANGER_EN_n       12: SDRAM/refreshing 
  3: IDE/ds_delay<0>    8: RESET_n           13: UDS_n 
  4: IDE/ds_delay<1>    9: RW                14: UDS_n_sync<0> 
  5: LDS_n             10: RW_sync<0>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SDRAM/refresh_timer<0>/SDRAM/refresh_timer<0>_RSTF__$INT 
                     .......X...X............................ 2
ranger_enabled       ......XX................................ 2
ctrl_dout<3>         .X.....X................................ 2
UDS_n_sync<1>        .......X.....X.......................... 2
UDS_n_sync<0>        .......X....X........................... 2
SDRAM/refresh_request<1> 
                     .......X..X............................. 2
RW_sync<1>           .......X.X.............................. 2
RW_sync<0>           .......XX............................... 2
LDS_n_sync<1>        .....X.X................................ 2
LDS_n_sync<0>        ....X..X................................ 2
IDE/ds_delay<2>      X..X.................................... 2
IDE/ds_delay<1>      X.X..................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

$OpTx$FX_DC$473 = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
;Imported pterms FB4_4
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
;Imported pterms FB4_6
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured
;Imported pterms FB4_7
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured;    

$OpTx$ctrl_access/ctrl_access_D2_INV$701 = !ADDR<23>
	# !ADDR<22>
	# !ADDR<21>
	# ADDR<20>
	# !AUTOCONFIG/ctl_configured
;Imported pterms FB4_12
	# AUTOCONFIG/ctrl_base<0> & !ADDR<16>
	# !AUTOCONFIG/ctrl_base<0> & ADDR<16>
	# AUTOCONFIG/ctrl_base<3> & !ADDR<19>
	# !AUTOCONFIG/ctrl_base<3> & ADDR<19>
;Imported pterms FB4_14
	# AUTOCONFIG/ctrl_base<1> & !ADDR<17>
	# !AUTOCONFIG/ctrl_base<1> & ADDR<17>
	# AUTOCONFIG/ctrl_base<2> & !ADDR<18>
	# !AUTOCONFIG/ctrl_base<2> & ADDR<18>;    

AS_n_sync<0>.D = AS_n;
   AS_n_sync<0>.CLK = MEMCLK;	// GCK
   AS_n_sync<0>.AP = !RESET_n;    

AS_n_sync<1>.D = AS_n_sync<0>;
   AS_n_sync<1>.CLK = MEMCLK;	// GCK
   AS_n_sync<1>.AP = !RESET_n;    

AS_n_sync<2>.D = AS_n_sync<1>;
   AS_n_sync<2>.CLK = MEMCLK;	// GCK
   AS_n_sync<2>.AP = !RESET_n;    

AUTOCONFIG/ac_state<0>.T = ;Imported pterms FB3_12
	  ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	RESET_n & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3> & !RAM_EN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3> & RAM_EN_n;
   AUTOCONFIG/ac_state<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<0>.AP = !RESET_n & RAM_EN_n;
   AUTOCONFIG/ac_state<0>.AR = !RESET_n & !RAM_EN_n;    

AUTOCONFIG/ac_state<1>.T = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & RESET_n & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	ADDR<6> & !ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!RESET_n & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	AUTOCONFIG/ac_state<1> & !RW_sync<1> & z2_state_FSM_FFd1 & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & 
	ADDR<3>;
   AUTOCONFIG/ac_state<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<1>.AR = !RESET_n;    

AUTOCONFIG/cdtv_configured.D = Vcc;
   AUTOCONFIG/cdtv_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/cdtv_configured.AR = !RESET_n;
   AUTOCONFIG/cdtv_configured.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & !ADDR<4> & 
	!ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<16> & 
	!RW_sync<1> & !AS_n_sync<1> & !ADDR<1> & ADDR<3>;    

AUTOCONFIG/cfgin.D = AUTOCONFIG/cdtv_configured;
   AUTOCONFIG/cfgin.CLK = AS_n_sync<1>;
   AUTOCONFIG/cfgin.AR = !RESET_n;    

AUTOCONFIG/cfgout.D = AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1>;
   AUTOCONFIG/cfgout.CLK = AS_n_sync<1>;
   AUTOCONFIG/cfgout.AR = !RESET_n;    

AUTOCONFIG/ctl_configured.D = Vcc;
   AUTOCONFIG/ctl_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctl_configured.AR = !RESET_n;
   AUTOCONFIG/ctl_configured.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ctrl_base<0>.D = DBUS<12>.PIN;
   AUTOCONFIG/ctrl_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<0>.AR = !RESET_n;
   AUTOCONFIG/ctrl_base<0>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ctrl_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ctrl_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<1>.AR = !RESET_n;
   AUTOCONFIG/ctrl_base<1>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ctrl_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ctrl_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<2>.AR = !RESET_n;
   AUTOCONFIG/ctrl_base<2>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ctrl_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ctrl_base<3>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<3>.AR = !RESET_n;
   AUTOCONFIG/ctrl_base<3>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ide_base<0>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<0>.AR = !RESET_n;
   AUTOCONFIG/ide_base<0>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ide_base<1>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<1>.AR = !RESET_n;
   AUTOCONFIG/ide_base<1>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ide_base<2>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<2>.AR = !RESET_n;
   AUTOCONFIG/ide_base<2>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ide_configured.D = Vcc;
   AUTOCONFIG/ide_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_configured.AR = !RESET_n;
   AUTOCONFIG/ide_configured.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & ADDR<1> & ADDR<3>;    

AUTOCONFIG/ram_configured.D = Vcc;
   AUTOCONFIG/ram_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ram_configured.AR = !RESET_n;
   AUTOCONFIG/ram_configured.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<6> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<16> & !AUTOCONFIG/ac_state<1> & !RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout & !ADDR<1> & ADDR<3>;    

BA<0>.D = ADDR<22>;
   BA<0>.CLK = MEMCLK;	// GCK
   BA<0>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;    

BA<1>.D = ADDR<23>;
   BA<1>.CLK = MEMCLK;	// GCK
   BA<1>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;    

!CAS_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4;
   CAS_n.CLK = MEMCLK;	// GCK
   CAS_n.CE = RESET_n;    

CKE.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2;
   CKE.CLK = MEMCLK;	// GCK
   CKE.AP = !RESET_n;
   CKE.CE = !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4;    

!ControlReg/dtack.T = !ADDR<23> & !ControlReg/dtack
	# !ADDR<21> & !ControlReg/dtack
	# ADDR<20> & !ControlReg/dtack
	# !ControlReg/dtack & !AUTOCONFIG/ctl_configured
;Imported pterms FB3_1
	# AUTOCONFIG/ctrl_base<0> & !ADDR<16> & 
	!ControlReg/dtack
	# AUTOCONFIG/ctrl_base<1> & !ADDR<17> & 
	!ControlReg/dtack
	# !AUTOCONFIG/ctrl_base<1> & ADDR<17> & 
	!ControlReg/dtack
	# AUTOCONFIG/ctrl_base<2> & !ADDR<18> & 
	!ControlReg/dtack
	# !AUTOCONFIG/ctrl_base<2> & ADDR<18> & 
	!ControlReg/dtack
;Imported pterms FB3_2
	# AUTOCONFIG/ctrl_base<3> & !ADDR<19> & 
	!ControlReg/dtack
	# !AUTOCONFIG/ctrl_base<3> & ADDR<19> & 
	!ControlReg/dtack
;Imported pterms FB3_17
	# !ADDR<22> & !ControlReg/dtack
	# !z2_state_FSM_FFd1 & !ControlReg/dtack
	# !z2_state_FSM_FFd2 & !ControlReg/dtack
	# !AUTOCONFIG/ctrl_base<0> & ADDR<16> & 
	!ControlReg/dtack;
   ControlReg/dtack.CLK = MEMCLK;	// GCK
   ControlReg/dtack.AR = !RESET_n;    

ControlReg/flash_progbank.T = ControlReg/flash_progbank & !DBUS<12>.PIN & 
	DBUS<15>.PIN & !RW_sync<1> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & !ControlReg/dtack & 
	!$OpTx$ctrl_access/ctrl_access_D2_INV$701
	# !ControlReg/flash_progbank & DBUS<12>.PIN & 
	DBUS<15>.PIN & !RW_sync<1> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & !ControlReg/dtack & 
	!$OpTx$ctrl_access/ctrl_access_D2_INV$701;
   ControlReg/flash_progbank.CLK = MEMCLK;	// GCK
   ControlReg/flash_progbank.AR = !RESET_n;    

DBUS<12> = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   DBUS<12>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$473;    

DBUS<13> = !ADDR<22> & ctrl_dout<1>
	# !ADDR<21> & ctrl_dout<1>
	# ctrl_dout<1> & !ADDR<19>
	# ctrl_dout<1> & !AUTOCONFIG/cfgin
;Imported pterms FB7_11
	# !ADDR<23> & ctrl_dout<1>
	# ADDR<20> & ctrl_dout<1>
	# ctrl_dout<1> & ADDR<18>
	# ctrl_dout<1> & AUTOCONFIG/cfgout
;Imported pterms FB7_13
	# ctrl_dout<1> & ADDR<17>
	# ctrl_dout<1> & ADDR<16>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<1> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   DBUS<13>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$473;    

DBUS<14> = !ADDR<22> & !mapram_en & EXTEN_n
	# !ADDR<21> & !mapram_en & EXTEN_n
	# !mapram_en & !ADDR<19> & EXTEN_n
	# !mapram_en & EXTEN_n & !AUTOCONFIG/cfgin
;Imported pterms FB7_18
	# !ADDR<23> & !mapram_en & EXTEN_n
	# ADDR<20> & !mapram_en & EXTEN_n
	# !mapram_en & ADDR<18> & EXTEN_n
	# !mapram_en & ADDR<16> & EXTEN_n
	# !mapram_en & EXTEN_n & AUTOCONFIG/cfgout
;Imported pterms FB7_1
	# !mapram_en & ADDR<17> & EXTEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<2> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   DBUS<14>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$473;    

DBUS<15> = !ADDR<22> & ctrl_dout<3>
	# !ADDR<21> & ctrl_dout<3>
	# !ADDR<19> & ctrl_dout<3>
	# !AUTOCONFIG/cfgin & ctrl_dout<3>
;Imported pterms FB7_14
	# ADDR<20> & ctrl_dout<3>
	# ADDR<18> & ctrl_dout<3>
	# AUTOCONFIG/cfgout & ctrl_dout<3>
;Imported pterms FB7_16
	# !ADDR<23> & ctrl_dout<3>
	# ADDR<17> & ctrl_dout<3>
	# ADDR<16> & ctrl_dout<3>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   DBUS<15>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$473;    

DQMH.D = DQMH & SDRAM/ram_state_FSM_FFd3
	# DQMH & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & UDS_n_sync<1>
;Imported pterms FB1_15
	# DQMH & SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd4;
   DQMH.CLK = MEMCLK;	// GCK
   DQMH.AP = !RESET_n;    

DQML.D = DQML & SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
;Imported pterms FB1_12
	# DQML & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# DQML & SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & LDS_n_sync<1>;
   DQML.CLK = MEMCLK;	// GCK
   DQML.AP = !RESET_n;    

DTACK_n = Gnd;
   DTACK_n.OE = dtack & !AS_n & !DTACK_n_or0000/DTACK_n_or0000_D2;    

DTACK_n_or0000/DTACK_n_or0000_D2 = !ADDR<23> & ADDR<22> & !AUTOCONFIG/ram_configured
	# !ADDR<23> & ADDR<21> & !AUTOCONFIG/ram_configured
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & ADDR<20>
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & !EXTEN_n
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & !OVL
;Imported pterms FB4_1
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ranger_enabled
	# ADDR<23> & !ADDR<22> & !ADDR<21> & 
	!AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & !ADDR<21> & ADDR<20> & 
	ADDR<19>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !ADDR<17>
;Imported pterms FB4_18
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	mapram_en & !RW_sync<1>
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & !EXTEN_n & RW_sync<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & ADDR<20> & 
	ADDR<19> & ADDR<18> & ADDR<17>
;Imported pterms FB4_3
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & ADDR<17>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<1> & !ADDR<18>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<1> & ADDR<18>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<2> & !ADDR<19>
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<2> & ADDR<19>;    

EXTEN_n.D = ;Imported pterms FB2_18
	  !FLASH_EN_n;
   EXTEN_n.CLK = MEMCLK;	// GCK
   EXTEN_n.CE = !RESET_n;    

FLASH_A18 = ADDR<19>
;Imported pterms FB2_14
	# !ADDR<23> & OVL;    

FLASH_A19 = mapram_en & ControlReg/flash_progbank
	# ControlReg/flash_progbank & !EXTEN_n
	# !mapram_en & EXTEN_n & ctrl_dout<3>;    

!FLASH_CE_n = ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	!ctrl_dout<1> & !AS_n
;Imported pterms FB2_3
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<19> & !AS_n
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<18> & !AS_n
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<17> & !AS_n
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & !ADDR<20> & 
	EXTEN_n & OVL & !AS_n
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & EXTEN_n & RW_sync<1> & !AS_n;    

!IDE/ds_delay<0>.D = LDS_n_sync<1> & UDS_n_sync<1>;
   IDE/ds_delay<0>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<0>.AR = AS_n_sync<2>;    

IDE/ds_delay<1>.D = IDE/ds_delay<0>;
   IDE/ds_delay<1>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<1>.AR = AS_n_sync<2>;    

IDE/ds_delay<2>.D = IDE/ds_delay<1>;
   IDE/ds_delay<2>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<2>.AR = AS_n_sync<2>;    

IDE/ide_enabled.T = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
;Imported pterms FB2_13
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & !IDE/ide_enabled & 
	AUTOCONFIG/ide_configured & !RW & !IDEEN_n;
   IDE/ide_enabled.CLK = MEMCLK;	// GCK
   IDE/ide_enabled.AR = !RESET_n;    

!IDEBUF_OE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
;Imported pterms FB2_11
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & !AS_n_sync<2> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured;    

!IDECS1_n = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
;Imported pterms FB2_10
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<12> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured;    

!IDECS2_n = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
;Imported pterms FB2_7
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & ADDR<13> & 
	IDE/ide_enabled & AUTOCONFIG/ide_configured;    

IDE_ROMEN = !ADDR<23>
	# !ADDR<22>
	# !ADDR<21>
	# ADDR<20>
	# !AUTOCONFIG/ide_configured
;Imported pterms FB2_4
	# AUTOCONFIG/ide_base<0> & !ADDR<17>
	# !AUTOCONFIG/ide_base<0> & ADDR<17>
	# AUTOCONFIG/ide_base<1> & !ADDR<18>
	# !AUTOCONFIG/ide_base<1> & ADDR<18>
	# !AUTOCONFIG/ide_base<2> & ADDR<19>
;Imported pterms FB2_6
	# AUTOCONFIG/ide_base<2> & !ADDR<19>
	# !ADDR<16> & IDE/ide_enabled;    

IOR_n.D = !RW;
   IOR_n.CLK = MEMCLK;	// GCK
   IOR_n.AP = AS_n_sync<2>;    

!IOW_n.D = !IDE/ds_delay<2> & !RW;
   IOW_n.CLK = MEMCLK;	// GCK
   IOW_n.AP = AS_n_sync<2>;    

LDS_n_sync<0>.D = LDS_n;
   LDS_n_sync<0>.CLK = MEMCLK;	// GCK
   LDS_n_sync<0>.AP = !RESET_n;    

LDS_n_sync<1>.D = LDS_n_sync<0>;
   LDS_n_sync<1>.CLK = MEMCLK;	// GCK
   LDS_n_sync<1>.AP = !RESET_n;    

MA<0>.D = ;Imported pterms FB3_16
	  MA<0> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<1>
	# MA<0> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<1>
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<10>;
   MA<0>.CLK = MEMCLK;	// GCK
   MA<0>.CE = RESET_n;    

MA<1>.D = MA<1> & SDRAM/ram_state_FSM_FFd3
	# ADDR<2> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# MA<1> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_4
	# ADDR<2> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<11>;
   MA<1>.CLK = MEMCLK;	// GCK
   MA<1>.CE = RESET_n;    

MA<2>.D = ;Imported pterms FB5_7
	  MA<2> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<3>
	# ADDR<12> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<2> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<3>;
   MA<2>.CLK = MEMCLK;	// GCK
   MA<2>.CE = RESET_n;    

MA<3>.D = MA<3> & SDRAM/ram_state_FSM_FFd3
;Imported pterms FB5_12
	# ADDR<4> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<4> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# ADDR<13> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<3> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<3>.CLK = MEMCLK;	// GCK
   MA<3>.CE = RESET_n;    

MA<4>.D = ;Imported pterms FB5_13
	  MA<4> & SDRAM/ram_state_FSM_FFd3
	# ADDR<5> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<5> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<4> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<14>;
   MA<4>.CLK = MEMCLK;	// GCK
   MA<4>.CE = RESET_n;    

MA<5>.D = MA<5> & SDRAM/ram_state_FSM_FFd3
	# ADDR<6> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3
;Imported pterms FB5_8
	# ADDR<6> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# MA<5> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<15>;
   MA<5>.CLK = MEMCLK;	// GCK
   MA<5>.CE = RESET_n;    

MA<6>.D = MA<6> & SDRAM/ram_state_FSM_FFd3
	# ADDR<7> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<16> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<6> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_5
	# ADDR<7> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;
   MA<6>.CLK = MEMCLK;	// GCK
   MA<6>.CE = RESET_n;    

MA<7>.D = MA<7> & SDRAM/ram_state_FSM_FFd3
;Imported pterms FB5_1
	# ADDR<8> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<17> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# ADDR<8> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<7> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<7>.CLK = MEMCLK;	// GCK
   MA<7>.CE = RESET_n;    

MA<8>.D = MA<8> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<9>
	# ADDR<18> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<8> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB3_14
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<9>;
   MA<8>.CLK = MEMCLK;	// GCK
   MA<8>.CE = RESET_n;    

MA<9>.D = MA<9> & SDRAM/ram_state_FSM_FFd3
;Imported pterms FB3_11
	# ADDR<19> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<9> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   MA<9>.CLK = MEMCLK;	// GCK
   MA<9>.CE = RESET_n;    

MA<10>.D = MA<10> & !SDRAM/ram_state_FSM_FFd2
	# MA<10> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
;Imported pterms FB3_13
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# ADDR<20> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   MA<10>.CLK = MEMCLK;	// GCK
   MA<10>.CE = RESET_n;    

MA<11>.D = MA<11> & SDRAM/ram_state_FSM_FFd3
	# ADDR<21> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<11> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<11>.CLK = MEMCLK;	// GCK
   MA<11>.CE = RESET_n;    

!MEMW_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
;Imported pterms FB1_13
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   MEMW_n.CLK = MEMCLK;	// GCK
   MEMW_n.CE = RESET_n;    

OVL.D = Gnd;
   OVL.CLK = MEMCLK;	// GCK
   OVL.AP = !RESET_n;
   OVL.CE = ADDR<23> & !ADDR<22> & ADDR<21> & ADDR<20> & 
	ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & !RW_sync<1> & 
	!AS_n_sync<1>;    

OVR_1_n = Gnd;
   OVR_1_n.OE = !AS_n & !DTACK_n_or0000/DTACK_n_or0000_D2;    

OVR_2_n = Gnd;
   OVR_2_n.OE = !AS_n & !DTACK_n_or0000/DTACK_n_or0000_D2;    

RAMCS_n.T = RAMCS_n & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3
;Imported pterms FB3_6
	# !RAMCS_n & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# RAMCS_n & SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   RAMCS_n.CLK = MEMCLK;	// GCK
   RAMCS_n.AP = !RESET_n;    

!RAMOE_n = !ADDR<23> & ADDR<22> & RESET_n & 
	AUTOCONFIG/ram_configured & !AS_n
	# !ADDR<23> & ADDR<21> & RESET_n & 
	AUTOCONFIG/ram_configured & !AS_n
	# ADDR<23> & !ADDR<22> & !ADDR<21> & RESET_n & 
	AUTOCONFIG/ram_configured & !AS_n
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	RESET_n & ctrl_dout<1> & !AS_n
;Imported pterms FB1_10
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<20> & 
	RESET_n & !AS_n & ranger_enabled
	# ADDR<23> & ADDR<22> & !ADDR<21> & RESET_n & 
	!ADDR<19> & !AS_n & ranger_enabled
	# ADDR<23> & !ADDR<22> & ADDR<21> & RESET_n & 
	ctrl_dout<1> & !ADDR<19> & !AS_n
	# ADDR<23> & !ADDR<22> & ADDR<21> & RESET_n & 
	ctrl_dout<1> & !ADDR<18> & !AS_n
	# ADDR<23> & !ADDR<22> & ADDR<21> & RESET_n & 
	ctrl_dout<1> & !ADDR<17> & !AS_n
;Imported pterms FB1_11
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	RESET_n & mapram_en & RW_sync<1> & !AS_n
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	RESET_n & !mapram_en & !RW_sync<1> & !AS_n;    

!RAS_n.D = ;Imported pterms FB1_16
	  SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   RAS_n.CLK = MEMCLK;	// GCK
   RAS_n.CE = RESET_n;    

RW_sync<0>.D = RW;
   RW_sync<0>.CLK = MEMCLK;	// GCK
   RW_sync<0>.AP = !RESET_n;    

RW_sync<1>.D = RW_sync<0>;
   RW_sync<1>.CLK = MEMCLK;	// GCK
   RW_sync<1>.AP = !RESET_n;    

SDRAM/init_done.D = Vcc;
   SDRAM/init_done.CLK = MEMCLK;	// GCK
   SDRAM/init_done.AR = !RESET_n;
   SDRAM/init_done.CE = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;    

SDRAM/init_refreshed.D = Vcc;
   SDRAM/init_refreshed.CLK = MEMCLK;	// GCK
   SDRAM/init_refreshed.AR = !RESET_n;
   SDRAM/init_refreshed.CE = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & !SDRAM/init_refreshed;    

SDRAM/ram_state_FSM_FFd1.D = SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3
;Imported pterms FB3_3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/refresh_request<1>
	# !ADDR<23> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & 
	!AUTOCONFIG/ram_configured
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4
;Imported pterms FB3_4
	# !ADDR<22> & !ADDR<21> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & 
	!AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<23> & ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4 & !ranger_enabled
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<23> & ADDR<22> & !ADDR<21> & ADDR<20> & 
	ADDR<19> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
;Imported pterms FB3_5
	# ADDR<23> & ADDR<22> & ADDR<21> & mapram_en & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4 & !RW_sync<1>
	# ADDR<23> & ADDR<22> & ADDR<21> & !mapram_en & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4 & RW_sync<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & ADDR<20> & 
	ADDR<19> & ADDR<18> & ADDR<17> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4;
   SDRAM/ram_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd1.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd2.D = ADDR<23> & ADDR<22> & ADDR<21> & !mapram_en & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & RW_sync<1> & !SDRAM/refresh_request<1>
;Imported pterms FB1_4
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & RW_sync<1>
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !z2_state_FSM_FFd1
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !z2_state_FSM_FFd2
	# !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
;Imported pterms FB1_3
	# !ADDR<23> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & SDRAM/init_done & 
	!SDRAM/timer_tRFC<0>
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1>
	# !ADDR<22> & !ADDR<21> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1>
;Imported pterms FB1_2
	# ADDR<23> & ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1> & !ranger_enabled
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<22> & ADDR<21> & mapram_en & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & !RW_sync<1> & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<22> & !ADDR<21> & ADDR<20> & 
	ADDR<19> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & ADDR<20> & 
	ADDR<19> & ADDR<18> & ADDR<17> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1>;
   SDRAM/ram_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd2.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd3.D = !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & SDRAM/init_refreshed
	# !ADDR<23> & ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1> & 
	AUTOCONFIG/ram_configured
	# !ADDR<23> & ADDR<21> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1> & 
	AUTOCONFIG/ram_configured
;Imported pterms FB1_1
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<20> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & ranger_enabled
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<19> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & ranger_enabled
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<17> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	mapram_en & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & RW_sync<1> & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !RW_sync<1> & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
;Imported pterms FB1_17
	# ADDR<23> & !ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & AUTOCONFIG/ram_configured
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	ctrl_dout<1> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<19> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<18> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>;
   SDRAM/ram_state_FSM_FFd3.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd3.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd4.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/refresh_request<1>
;Imported pterms FB1_6
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & RW_sync<1> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & 
	!SDRAM/init_done & !SDRAM/timer_tRFC<0>
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# !ADDR<23> & ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & 
	AUTOCONFIG/ram_configured
	# !ADDR<23> & ADDR<21> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & 
	AUTOCONFIG/ram_configured
;Imported pterms FB1_5
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<20> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & ranger_enabled
	# ADDR<23> & ADDR<22> & !ADDR<21> & !ADDR<19> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & ranger_enabled
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	mapram_en & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & RW_sync<1> & 
	z2_state_FSM_FFd2
;Imported pterms FB1_8
	# ADDR<23> & !ADDR<22> & !ADDR<21> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & AUTOCONFIG/ram_configured
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	ctrl_dout<1> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<19> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<18> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & ctrl_dout<1> & 
	!ADDR<17> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
;Imported pterms FB1_9
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !RW_sync<1> & 
	z2_state_FSM_FFd2;
   SDRAM/ram_state_FSM_FFd4.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd4.AR = !RESET_n;    

SDRAM/refresh_request<0>.D = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_request<0>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<0>.AR = !RESET_n;    

SDRAM/refresh_request<1>.D = SDRAM/refresh_request<0>;
   SDRAM/refresh_request<1>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<1>.AR = !RESET_n;    

SDRAM/refresh_timer<0>/SDRAM/refresh_timer<0>_RSTF__$INT = RESET_n & !SDRAM/refreshing;    

!SDRAM/refresh_timer<0>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<0>.CLK = ECLK;
   SDRAM/refresh_timer<0>.AR = 
	!SDRAM/refresh_timer<0>/SDRAM/refresh_timer<0>_RSTF__$INT;    

!SDRAM/refresh_timer<1>.T = SDRAM/refresh_timer<0>
	# !SDRAM/refresh_timer<1> & !SDRAM/refresh_timer<2> & 
	!SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<1>.CLK = ECLK;
   SDRAM/refresh_timer<1>.AR = 
	!SDRAM/refresh_timer<0>/SDRAM/refresh_timer<0>_RSTF__$INT;    

SDRAM/refresh_timer<2>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<2>
	# !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<2>.CLK = ECLK;
   SDRAM/refresh_timer<2>.AP = 
	!SDRAM/refresh_timer<0>/SDRAM/refresh_timer<0>_RSTF__$INT;    

SDRAM/refresh_timer<3>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<3>.CLK = ECLK;
   SDRAM/refresh_timer<3>.AR = 
	!SDRAM/refresh_timer<0>/SDRAM/refresh_timer<0>_RSTF__$INT;    

SDRAM/refreshing.T = SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & SDRAM/refreshing
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/refreshing;
   SDRAM/refreshing.CLK = MEMCLK;	// GCK
   SDRAM/refreshing.CE = RESET_n;    

SDRAM/timer_tRFC<0>.T = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<1>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<0>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<0>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<0>.CE = RESET_n;    

SDRAM/timer_tRFC<1>.T = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<1> & !SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<1>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<1>.CE = RESET_n;    

UDS_n_sync<0>.D = UDS_n;
   UDS_n_sync<0>.CLK = MEMCLK;	// GCK
   UDS_n_sync<0>.AP = !RESET_n;    

UDS_n_sync<1>.D = UDS_n_sync<0>;
   UDS_n_sync<1>.CLK = MEMCLK;	// GCK
   UDS_n_sync<1>.AP = !RESET_n;    

autoconf_dtack.D = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;
   autoconf_dtack.CLK = MEMCLK;	// GCK
   autoconf_dtack.AR = !RESET_n;    

!autoconfig_dout<0>.D = !AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<0> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<1> & !ADDR<3>
;Imported pterms FB5_14
	# ADDR<6> & !ADDR<4> & !ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<3>
	# !ADDR<6> & ADDR<4> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !AUTOCONFIG/ac_state<1> & ADDR<1> & !ADDR<3>
	# !ADDR<6> & !ADDR<4> & ADDR<2> & !ADDR<8> & 
	!ADDR<7> & ADDR<5> & ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & AUTOCONFIG/ac_state<1> & 
	ADDR<1> & !ADDR<3>
;Imported pterms FB5_16
	# !AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<3> & IDEEN_n
	# !ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !AUTOCONFIG/ac_state<1> & !ADDR<1> & !ADDR<3>;
   autoconfig_dout<0>.CLK = MEMCLK;	// GCK
   autoconfig_dout<0>.AR = !RESET_n;
   autoconfig_dout<0>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;    

!autoconfig_dout<1>.D = AUTOCONFIG/ac_state<0> & !autoconfig_dout<1> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<3>
;Imported pterms FB5_17
	# ADDR<6> & !ADDR<4> & !ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !ADDR<3>
	# !ADDR<6> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!AUTOCONFIG/ac_state<1> & ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & !ADDR<3>
;Imported pterms FB5_18
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!AUTOCONFIG/ac_state<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & 
	!ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<4> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & AUTOCONFIG/ac_state<1> & 
	!ADDR<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	AUTOCONFIG/ac_state<1> & !ADDR<1> & !ADDR<3>;
   autoconfig_dout<1>.CLK = MEMCLK;	// GCK
   autoconfig_dout<1>.AR = !RESET_n;
   autoconfig_dout<1>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;    

!autoconfig_dout<2>.D = ADDR<6> & !ADDR<4> & !ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !ADDR<3>
	# !ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<1> & 
	!ADDR<3>
;Imported pterms FB5_9
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<1> & !ADDR<3>
	# !ADDR<6> & !ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !AUTOCONFIG/ac_state<1> & ADDR<1> & !ADDR<3>
;Imported pterms FB5_11
	# !ADDR<6> & ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !AUTOCONFIG/ac_state<1> & !ADDR<1> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<2> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	AUTOCONFIG/ac_state<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<2> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & AUTOCONFIG/ac_state<1> & 
	ADDR<1> & !ADDR<3>;
   autoconfig_dout<2>.CLK = MEMCLK;	// GCK
   autoconfig_dout<2>.AR = !RESET_n;
   autoconfig_dout<2>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;    

!autoconfig_dout<3>.D = AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !AUTOCONFIG/ac_state<1> & 
	ADDR<1> & !ADDR<3>
;Imported pterms FB5_3
	# ADDR<6> & !ADDR<4> & !ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !ADDR<3>
	# !ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & ADDR<1> & !ADDR<3>
	# !ADDR<6> & ADDR<4> & ADDR<2> & !ADDR<8> & 
	!ADDR<7> & !ADDR<5> & !AUTOCONFIG/ac_state<1> & !ADDR<3>
	# !ADDR<6> & !ADDR<4> & ADDR<2> & !ADDR<8> & 
	!ADDR<7> & ADDR<5> & ADDR<1> & ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & AUTOCONFIG/ac_state<1> & 
	ADDR<1> & !ADDR<3>
;Imported pterms FB5_2
	# AUTOCONFIG/ac_state<0> & !ADDR<6> & ADDR<4> & 
	ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<3>
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<3> & 
	!ADDR<4> & !ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	AUTOCONFIG/ac_state<1> & !ADDR<3>
	# !AUTOCONFIG/ac_state<0> & !ADDR<6> & !ADDR<4> & 
	!ADDR<2> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!AUTOCONFIG/ac_state<1> & !ADDR<1> & ADDR<3>;
   autoconfig_dout<3>.CLK = MEMCLK;	// GCK
   autoconfig_dout<3>.AR = !RESET_n;
   autoconfig_dout<3>.CE = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & RW_sync<1> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/cfgin & !AUTOCONFIG/cfgout;    

ctrl_dout<1>.T = ctrl_dout<1> & !DBUS<12>.PIN & DBUS<13>.PIN & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & !$OpTx$ctrl_access/ctrl_access_D2_INV$701
	# !ctrl_dout<1> & DBUS<12>.PIN & DBUS<13>.PIN & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & !$OpTx$ctrl_access/ctrl_access_D2_INV$701;
   ctrl_dout<1>.CLK = MEMCLK;	// GCK
   ctrl_dout<1>.AR = !RESET_n;    

ctrl_dout<3>.D = FLASH_BANK_SEL;
   ctrl_dout<3>.CLK = MEMCLK;	// GCK
   ctrl_dout<3>.CE = !RESET_n;    

dtack.D = z2_state_FSM_FFd2 & dtack
	# z2_state_FSM_FFd1 & autoconf_dtack & 
	z2_state_FSM_FFd2
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!$OpTx$ctrl_access/ctrl_access_D2_INV$701
;Imported pterms FB2_1
	# z2_state_FSM_FFd1 & !AS_n_sync<1> & dtack
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	ram_dtack
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	ide_dtack
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	!ctrl_dout<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<17> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
;Imported pterms FB2_2
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<19> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<18> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & !ADDR<20> & 
	EXTEN_n & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & OVL
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & EXTEN_n & RW_sync<1> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2;
   dtack.CLK = MEMCLK;	// GCK
   dtack.AR = !RESET_n;    

ide_dtack.D = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & ADDR<18> & !ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<19> & !ADDR<18> & !ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
;Imported pterms FB4_15
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & ADDR<18> & !ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
;Imported pterms FB4_17
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<19> & !ADDR<18> & !ADDR<17> & IORDY & 
	AUTOCONFIG/ide_configured;
   ide_dtack.CLK = MEMCLK;	// GCK
   ide_dtack.AR = AS_n_sync<2>;    

mapram_en.T = ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
;Imported pterms FB4_9
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	AUTOCONFIG/ctrl_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
;Imported pterms FB4_8
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
;Imported pterms FB4_11
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured
	# ADDR<23> & ADDR<22> & ADDR<21> & !ADDR<20> & 
	!mapram_en & DBUS<12>.PIN & !AUTOCONFIG/ctrl_base<0> & 
	!AUTOCONFIG/ctrl_base<1> & DBUS<14>.PIN & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/ctrl_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & !ADDR<16> & 
	!RW_sync<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & AUTOCONFIG/ctl_configured;
   mapram_en.CLK = MEMCLK;	// GCK
   mapram_en.AR = !RESET_n;    

ram_dtack.T = !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & ram_dtack
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & RW_sync<1> & 
	!ram_dtack
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & !ram_dtack;
   ram_dtack.CLK = MEMCLK;	// GCK
   ram_dtack.AR = !RESET_n;    

ranger_enabled.D = !RANGER_EN_n;
   ranger_enabled.CLK = MEMCLK;	// GCK
   ranger_enabled.CE = !RESET_n;    

!z2_state_FSM_FFd1.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# AS_n_sync<1> & !z2_state_FSM_FFd2
	# !z2_state_FSM_FFd1 & LDS_n_sync<1> & 
	UDS_n_sync<1>;
   z2_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd1.AR = !RESET_n;    

z2_state_FSM_FFd2.T = z2_state_FSM_FFd1 & autoconf_dtack & 
	z2_state_FSM_FFd2
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	ram_dtack
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	ide_dtack
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!$OpTx$ctrl_access/ctrl_access_D2_INV$701
;Imported pterms FB2_15
	# !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	!z2_state_FSM_FFd2 & $OpTx$FX_DC$473
	# !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	!z2_state_FSM_FFd2 & !DTACK_n_or0000/DTACK_n_or0000_D2
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ADDR<20> & 
	!ctrl_dout<1> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<17> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
;Imported pterms FB2_17
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<19> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<22> & ADDR<21> & !ctrl_dout<1> & 
	!ADDR<18> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# !ADDR<23> & !ADDR<22> & !ADDR<21> & !ADDR<20> & 
	EXTEN_n & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & OVL
	# ADDR<23> & ADDR<22> & ADDR<21> & ADDR<20> & 
	!mapram_en & EXTEN_n & RW_sync<1> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2;
   z2_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd2.AR = !RESET_n;    

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 IDE_ROMEN                        51 VCC                           
  2 IOW_n                            52 UDS_n                         
  3 IDECS2_n                         53 AS_n                          
  4 IDECS1_n                         54 RW                            
  5 VCC                              55 LDS_n                         
  6 IORDY                            56 DTACK_n                       
  7 IDEBUF_OE                        57 VCC                           
  8 FLASH_BANK_SEL                   58 DBUS<13>                      
  9 FLASH_A18                        59 DBUS<12>                      
 10 EXTEN_n                          60 DBUS<15>                      
 11 A500                             61 DBUS<14>                      
 12 KPR                              62 GND                           
 13 KPR                              63 ADDR<20>                      
 14 KPR                              64 ADDR<21>                      
 15 KPR                              65 ADDR<23>                      
 16 RAMOE_n                          66 ADDR<18>                      
 17 DQML                             67 ADDR<19>                      
 18 MEMW_n                           68 ADDR<22>                      
 19 DQMH                             69 GND                           
 20 CAS_n                            70 BERR_n                        
 21 GND                              71 ECLK                          
 22 RAS_n                            72 RESET_n                       
 23 MEMCLK                           73 ADDR<17>                      
 24 RAMCS_n                          74 ADDR<15>                      
 25 CKE                              75 GND                           
 26 VCC                              76 ADDR<16>                      
 27 BA<0>                            77 ADDR<11>                      
 28 MA<11>                           78 ADDR<12>                      
 29 BA<1>                            79 ADDR<14>                      
 30 MA<9>                            80 ADDR<13>                      
 31 GND                              81 ADDR<9>                       
 32 MA<10>                           82 ADDR<10>                      
 33 MA<8>                            83 TDO                           
 34 MA<0>                            84 GND                           
 35 MA<7>                            85 ADDR<7>                       
 36 MA<1>                            86 ADDR<8>                       
 37 MA<6>                            87 ADDR<4>                       
 38 VCC                              88 VCC                           
 39 MA<2>                            89 ADDR<3>                       
 40 MA<5>                            90 ADDR<1>                       
 41 MA<3>                            91 ADDR<2>                       
 42 MA<4>                            92 ADDR<6>                       
 43 RAM_EN_n                         93 ADDR<5>                       
 44 GND                              94 OVR_1_n                       
 45 TDI                              95 OVR_2_n                       
 46 RANGER_EN_n                      96 FLASH_A19                     
 47 TMS                              97 IOR_n                         
 48 TCK                              98 VCC                           
 49 IDEEN_n                          99 FLASH_CE_n                    
 50 FLASH_EN_n                      100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XL-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : ON
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : ON
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 19
