{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 20:54:08 2014 " "Info: Processing started: Tue May 13 20:54:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dds_top -c dds_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dds_top -c dds_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TLC5615:u7\|SCLK_REG " "Info: Detected ripple clock \"TLC5615:u7\|SCLK_REG\" as buffer" {  } { { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 41 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "TLC5615:u7\|SCLK_REG" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u2\|key_out " "Info: Detected ripple clock \"key:u2\|key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u2\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u3\|key_out " "Info: Detected ripple clock \"key:u3\|key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u3\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u5\|key_out " "Info: Detected ripple clock \"key:u5\|key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_coding:u6\|f_control_temp\[0\] register DDS:u1\|register_32bus:u2\|data_32out\[31\] 63.09 MHz 15.85 ns Internal " "Info: Clock \"clk\" has Internal fmax of 63.09 MHz between source register \"key_coding:u6\|f_control_temp\[0\]\" and destination register \"DDS:u1\|register_32bus:u2\|data_32out\[31\]\" (period= 15.85 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.833 ns + Longest register register " "Info: + Longest register to register delay is 4.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_coding:u6\|f_control_temp\[0\] 1 REG LCFF_X19_Y7_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 4; REG Node = 'key_coding:u6\|f_control_temp\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:u6|f_control_temp[0] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.596 ns) 1.342 ns DDS:u1\|register_32bus:u2\|data_32out\[0\]~33 2 COMB LCCOMB_X18_Y7_N0 2 " "Info: 2: + IC(0.746 ns) + CELL(0.596 ns) = 1.342 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[0\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { key_coding:u6|f_control_temp[0] DDS:u1|register_32bus:u2|data_32out[0]~33 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.428 ns DDS:u1\|register_32bus:u2\|data_32out\[1\]~35 3 COMB LCCOMB_X18_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.428 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[1\]~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[0]~33 DDS:u1|register_32bus:u2|data_32out[1]~35 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.514 ns DDS:u1\|register_32bus:u2\|data_32out\[2\]~37 4 COMB LCCOMB_X18_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.514 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[2\]~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[1]~35 DDS:u1|register_32bus:u2|data_32out[2]~37 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.600 ns DDS:u1\|register_32bus:u2\|data_32out\[3\]~39 5 COMB LCCOMB_X18_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.600 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[3\]~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[2]~37 DDS:u1|register_32bus:u2|data_32out[3]~39 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.686 ns DDS:u1\|register_32bus:u2\|data_32out\[4\]~41 6 COMB LCCOMB_X18_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.686 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[4\]~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[3]~39 DDS:u1|register_32bus:u2|data_32out[4]~41 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.772 ns DDS:u1\|register_32bus:u2\|data_32out\[5\]~43 7 COMB LCCOMB_X18_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.772 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[5\]~43'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[4]~41 DDS:u1|register_32bus:u2|data_32out[5]~43 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.858 ns DDS:u1\|register_32bus:u2\|data_32out\[6\]~45 8 COMB LCCOMB_X18_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.858 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[6\]~45'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[5]~43 DDS:u1|register_32bus:u2|data_32out[6]~45 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.048 ns DDS:u1\|register_32bus:u2\|data_32out\[7\]~47 9 COMB LCCOMB_X18_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.048 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[7\]~47'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:u1|register_32bus:u2|data_32out[6]~45 DDS:u1|register_32bus:u2|data_32out[7]~47 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.134 ns DDS:u1\|register_32bus:u2\|data_32out\[8\]~49 10 COMB LCCOMB_X18_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.134 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[8\]~49'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[7]~47 DDS:u1|register_32bus:u2|data_32out[8]~49 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.220 ns DDS:u1\|register_32bus:u2\|data_32out\[9\]~51 11 COMB LCCOMB_X18_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.220 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[9\]~51'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[8]~49 DDS:u1|register_32bus:u2|data_32out[9]~51 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.306 ns DDS:u1\|register_32bus:u2\|data_32out\[10\]~53 12 COMB LCCOMB_X18_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.306 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[10\]~53'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[9]~51 DDS:u1|register_32bus:u2|data_32out[10]~53 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.392 ns DDS:u1\|register_32bus:u2\|data_32out\[11\]~55 13 COMB LCCOMB_X18_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.392 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[11\]~55'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[10]~53 DDS:u1|register_32bus:u2|data_32out[11]~55 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.478 ns DDS:u1\|register_32bus:u2\|data_32out\[12\]~57 14 COMB LCCOMB_X18_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.478 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[12\]~57'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[11]~55 DDS:u1|register_32bus:u2|data_32out[12]~57 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.564 ns DDS:u1\|register_32bus:u2\|data_32out\[13\]~59 15 COMB LCCOMB_X18_Y7_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.564 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[13\]~59'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[12]~57 DDS:u1|register_32bus:u2|data_32out[13]~59 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.650 ns DDS:u1\|register_32bus:u2\|data_32out\[14\]~61 16 COMB LCCOMB_X18_Y7_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.650 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[14\]~61'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[13]~59 DDS:u1|register_32bus:u2|data_32out[14]~61 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.825 ns DDS:u1\|register_32bus:u2\|data_32out\[15\]~63 17 COMB LCCOMB_X18_Y7_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.825 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[15\]~63'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { DDS:u1|register_32bus:u2|data_32out[14]~61 DDS:u1|register_32bus:u2|data_32out[15]~63 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.911 ns DDS:u1\|register_32bus:u2\|data_32out\[16\]~65 18 COMB LCCOMB_X18_Y6_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.911 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[16\]~65'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[15]~63 DDS:u1|register_32bus:u2|data_32out[16]~65 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.997 ns DDS:u1\|register_32bus:u2\|data_32out\[17\]~67 19 COMB LCCOMB_X18_Y6_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[17\]~67'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[16]~65 DDS:u1|register_32bus:u2|data_32out[17]~67 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.083 ns DDS:u1\|register_32bus:u2\|data_32out\[18\]~69 20 COMB LCCOMB_X18_Y6_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.083 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[18\]~69'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[17]~67 DDS:u1|register_32bus:u2|data_32out[18]~69 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.169 ns DDS:u1\|register_32bus:u2\|data_32out\[19\]~71 21 COMB LCCOMB_X18_Y6_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.169 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[19\]~71'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[18]~69 DDS:u1|register_32bus:u2|data_32out[19]~71 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.255 ns DDS:u1\|register_32bus:u2\|data_32out\[20\]~73 22 COMB LCCOMB_X18_Y6_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.255 ns; Loc. = LCCOMB_X18_Y6_N8; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[20\]~73'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[19]~71 DDS:u1|register_32bus:u2|data_32out[20]~73 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.341 ns DDS:u1\|register_32bus:u2\|data_32out\[21\]~75 23 COMB LCCOMB_X18_Y6_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.341 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[21\]~75'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[20]~73 DDS:u1|register_32bus:u2|data_32out[21]~75 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.427 ns DDS:u1\|register_32bus:u2\|data_32out\[22\]~77 24 COMB LCCOMB_X18_Y6_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.427 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[22\]~77'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[21]~75 DDS:u1|register_32bus:u2|data_32out[22]~77 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.617 ns DDS:u1\|register_32bus:u2\|data_32out\[23\]~79 25 COMB LCCOMB_X18_Y6_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.617 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[23\]~79'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:u1|register_32bus:u2|data_32out[22]~77 DDS:u1|register_32bus:u2|data_32out[23]~79 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.703 ns DDS:u1\|register_32bus:u2\|data_32out\[24\]~81 26 COMB LCCOMB_X18_Y6_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.703 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[24\]~81'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[23]~79 DDS:u1|register_32bus:u2|data_32out[24]~81 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.789 ns DDS:u1\|register_32bus:u2\|data_32out\[25\]~83 27 COMB LCCOMB_X18_Y6_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.789 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[25\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[24]~81 DDS:u1|register_32bus:u2|data_32out[25]~83 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.875 ns DDS:u1\|register_32bus:u2\|data_32out\[26\]~85 28 COMB LCCOMB_X18_Y6_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.875 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[26\]~85'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[25]~83 DDS:u1|register_32bus:u2|data_32out[26]~85 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.961 ns DDS:u1\|register_32bus:u2\|data_32out\[27\]~87 29 COMB LCCOMB_X18_Y6_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.961 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[27\]~87'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[26]~85 DDS:u1|register_32bus:u2|data_32out[27]~87 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.047 ns DDS:u1\|register_32bus:u2\|data_32out\[28\]~89 30 COMB LCCOMB_X18_Y6_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.047 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[28\]~89'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[27]~87 DDS:u1|register_32bus:u2|data_32out[28]~89 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.133 ns DDS:u1\|register_32bus:u2\|data_32out\[29\]~91 31 COMB LCCOMB_X18_Y6_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.133 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 2; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[29\]~91'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[28]~89 DDS:u1|register_32bus:u2|data_32out[29]~91 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.219 ns DDS:u1\|register_32bus:u2\|data_32out\[30\]~93 32 COMB LCCOMB_X18_Y6_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.219 ns; Loc. = LCCOMB_X18_Y6_N28; Fanout = 1; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[30\]~93'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u1|register_32bus:u2|data_32out[29]~91 DDS:u1|register_32bus:u2|data_32out[30]~93 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.725 ns DDS:u1\|register_32bus:u2\|data_32out\[31\]~94 33 COMB LCCOMB_X18_Y6_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.725 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 1; COMB Node = 'DDS:u1\|register_32bus:u2\|data_32out\[31\]~94'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u1|register_32bus:u2|data_32out[30]~93 DDS:u1|register_32bus:u2|data_32out[31]~94 } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.833 ns DDS:u1\|register_32bus:u2\|data_32out\[31\] 34 REG LCFF_X18_Y6_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.833 ns; Loc. = LCFF_X18_Y6_N31; Fanout = 2; REG Node = 'DDS:u1\|register_32bus:u2\|data_32out\[31\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DDS:u1|register_32bus:u2|data_32out[31]~94 DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 84.56 % ) " "Info: Total cell delay = 4.087 ns ( 84.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.746 ns ( 15.44 % ) " "Info: Total interconnect delay = 0.746 ns ( 15.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { key_coding:u6|f_control_temp[0] DDS:u1|register_32bus:u2|data_32out[0]~33 DDS:u1|register_32bus:u2|data_32out[1]~35 DDS:u1|register_32bus:u2|data_32out[2]~37 DDS:u1|register_32bus:u2|data_32out[3]~39 DDS:u1|register_32bus:u2|data_32out[4]~41 DDS:u1|register_32bus:u2|data_32out[5]~43 DDS:u1|register_32bus:u2|data_32out[6]~45 DDS:u1|register_32bus:u2|data_32out[7]~47 DDS:u1|register_32bus:u2|data_32out[8]~49 DDS:u1|register_32bus:u2|data_32out[9]~51 DDS:u1|register_32bus:u2|data_32out[10]~53 DDS:u1|register_32bus:u2|data_32out[11]~55 DDS:u1|register_32bus:u2|data_32out[12]~57 DDS:u1|register_32bus:u2|data_32out[13]~59 DDS:u1|register_32bus:u2|data_32out[14]~61 DDS:u1|register_32bus:u2|data_32out[15]~63 DDS:u1|register_32bus:u2|data_32out[16]~65 DDS:u1|register_32bus:u2|data_32out[17]~67 DDS:u1|register_32bus:u2|data_32out[18]~69 DDS:u1|register_32bus:u2|data_32out[19]~71 DDS:u1|register_32bus:u2|data_32out[20]~73 DDS:u1|register_32bus:u2|data_32out[21]~75 DDS:u1|register_32bus:u2|data_32out[22]~77 DDS:u1|register_32bus:u2|data_32out[23]~79 DDS:u1|register_32bus:u2|data_32out[24]~81 DDS:u1|register_32bus:u2|data_32out[25]~83 DDS:u1|register_32bus:u2|data_32out[26]~85 DDS:u1|register_32bus:u2|data_32out[27]~87 DDS:u1|register_32bus:u2|data_32out[28]~89 DDS:u1|register_32bus:u2|data_32out[29]~91 DDS:u1|register_32bus:u2|data_32out[30]~93 DDS:u1|register_32bus:u2|data_32out[31]~94 DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { key_coding:u6|f_control_temp[0] {} DDS:u1|register_32bus:u2|data_32out[0]~33 {} DDS:u1|register_32bus:u2|data_32out[1]~35 {} DDS:u1|register_32bus:u2|data_32out[2]~37 {} DDS:u1|register_32bus:u2|data_32out[3]~39 {} DDS:u1|register_32bus:u2|data_32out[4]~41 {} DDS:u1|register_32bus:u2|data_32out[5]~43 {} DDS:u1|register_32bus:u2|data_32out[6]~45 {} DDS:u1|register_32bus:u2|data_32out[7]~47 {} DDS:u1|register_32bus:u2|data_32out[8]~49 {} DDS:u1|register_32bus:u2|data_32out[9]~51 {} DDS:u1|register_32bus:u2|data_32out[10]~53 {} DDS:u1|register_32bus:u2|data_32out[11]~55 {} DDS:u1|register_32bus:u2|data_32out[12]~57 {} DDS:u1|register_32bus:u2|data_32out[13]~59 {} DDS:u1|register_32bus:u2|data_32out[14]~61 {} DDS:u1|register_32bus:u2|data_32out[15]~63 {} DDS:u1|register_32bus:u2|data_32out[16]~65 {} DDS:u1|register_32bus:u2|data_32out[17]~67 {} DDS:u1|register_32bus:u2|data_32out[18]~69 {} DDS:u1|register_32bus:u2|data_32out[19]~71 {} DDS:u1|register_32bus:u2|data_32out[20]~73 {} DDS:u1|register_32bus:u2|data_32out[21]~75 {} DDS:u1|register_32bus:u2|data_32out[22]~77 {} DDS:u1|register_32bus:u2|data_32out[23]~79 {} DDS:u1|register_32bus:u2|data_32out[24]~81 {} DDS:u1|register_32bus:u2|data_32out[25]~83 {} DDS:u1|register_32bus:u2|data_32out[26]~85 {} DDS:u1|register_32bus:u2|data_32out[27]~87 {} DDS:u1|register_32bus:u2|data_32out[28]~89 {} DDS:u1|register_32bus:u2|data_32out[29]~91 {} DDS:u1|register_32bus:u2|data_32out[30]~93 {} DDS:u1|register_32bus:u2|data_32out[31]~94 {} DDS:u1|register_32bus:u2|data_32out[31] {} } { 0.000ns 0.746ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.828 ns - Smallest " "Info: - Smallest clock skew is -2.828 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.726 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 178 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 178; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns DDS:u1\|register_32bus:u2\|data_32out\[31\] 3 REG LCFF_X18_Y6_N31 2 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X18_Y6_N31; Fanout = 2; REG Node = 'DDS:u1\|register_32bus:u2\|data_32out\[31\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { clk~clkctrl DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u1|register_32bus:u2|data_32out[31] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.554 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.970 ns) 2.944 ns key:u3\|key_out 2 REG LCFF_X2_Y6_N25 4 " "Info: 2: + IC(0.874 ns) + CELL(0.970 ns) = 2.944 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 4; REG Node = 'key:u3\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { clk key:u3|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.000 ns) 4.066 ns key:u3\|key_out~clkctrl 3 COMB CLKCTRL_G3 16 " "Info: 3: + IC(1.122 ns) + CELL(0.000 ns) = 4.066 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'key:u3\|key_out~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { key:u3|key_out key:u3|key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 5.554 ns key_coding:u6\|f_control_temp\[0\] 4 REG LCFF_X19_Y7_N25 4 " "Info: 4: + IC(0.822 ns) + CELL(0.666 ns) = 5.554 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 4; REG Node = 'key_coding:u6\|f_control_temp\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { key:u3|key_out~clkctrl key_coding:u6|f_control_temp[0] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 49.26 % ) " "Info: Total cell delay = 2.736 ns ( 49.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.818 ns ( 50.74 % ) " "Info: Total interconnect delay = 2.818 ns ( 50.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { clk key:u3|key_out key:u3|key_out~clkctrl key_coding:u6|f_control_temp[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { clk {} clk~combout {} key:u3|key_out {} key:u3|key_out~clkctrl {} key_coding:u6|f_control_temp[0] {} } { 0.000ns 0.000ns 0.874ns 1.122ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u1|register_32bus:u2|data_32out[31] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { clk key:u3|key_out key:u3|key_out~clkctrl key_coding:u6|f_control_temp[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { clk {} clk~combout {} key:u3|key_out {} key:u3|key_out~clkctrl {} key_coding:u6|f_control_temp[0] {} } { 0.000ns 0.000ns 0.874ns 1.122ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 60 -1 0 } } { "register_32bus.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/register_32bus.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { key_coding:u6|f_control_temp[0] DDS:u1|register_32bus:u2|data_32out[0]~33 DDS:u1|register_32bus:u2|data_32out[1]~35 DDS:u1|register_32bus:u2|data_32out[2]~37 DDS:u1|register_32bus:u2|data_32out[3]~39 DDS:u1|register_32bus:u2|data_32out[4]~41 DDS:u1|register_32bus:u2|data_32out[5]~43 DDS:u1|register_32bus:u2|data_32out[6]~45 DDS:u1|register_32bus:u2|data_32out[7]~47 DDS:u1|register_32bus:u2|data_32out[8]~49 DDS:u1|register_32bus:u2|data_32out[9]~51 DDS:u1|register_32bus:u2|data_32out[10]~53 DDS:u1|register_32bus:u2|data_32out[11]~55 DDS:u1|register_32bus:u2|data_32out[12]~57 DDS:u1|register_32bus:u2|data_32out[13]~59 DDS:u1|register_32bus:u2|data_32out[14]~61 DDS:u1|register_32bus:u2|data_32out[15]~63 DDS:u1|register_32bus:u2|data_32out[16]~65 DDS:u1|register_32bus:u2|data_32out[17]~67 DDS:u1|register_32bus:u2|data_32out[18]~69 DDS:u1|register_32bus:u2|data_32out[19]~71 DDS:u1|register_32bus:u2|data_32out[20]~73 DDS:u1|register_32bus:u2|data_32out[21]~75 DDS:u1|register_32bus:u2|data_32out[22]~77 DDS:u1|register_32bus:u2|data_32out[23]~79 DDS:u1|register_32bus:u2|data_32out[24]~81 DDS:u1|register_32bus:u2|data_32out[25]~83 DDS:u1|register_32bus:u2|data_32out[26]~85 DDS:u1|register_32bus:u2|data_32out[27]~87 DDS:u1|register_32bus:u2|data_32out[28]~89 DDS:u1|register_32bus:u2|data_32out[29]~91 DDS:u1|register_32bus:u2|data_32out[30]~93 DDS:u1|register_32bus:u2|data_32out[31]~94 DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { key_coding:u6|f_control_temp[0] {} DDS:u1|register_32bus:u2|data_32out[0]~33 {} DDS:u1|register_32bus:u2|data_32out[1]~35 {} DDS:u1|register_32bus:u2|data_32out[2]~37 {} DDS:u1|register_32bus:u2|data_32out[3]~39 {} DDS:u1|register_32bus:u2|data_32out[4]~41 {} DDS:u1|register_32bus:u2|data_32out[5]~43 {} DDS:u1|register_32bus:u2|data_32out[6]~45 {} DDS:u1|register_32bus:u2|data_32out[7]~47 {} DDS:u1|register_32bus:u2|data_32out[8]~49 {} DDS:u1|register_32bus:u2|data_32out[9]~51 {} DDS:u1|register_32bus:u2|data_32out[10]~53 {} DDS:u1|register_32bus:u2|data_32out[11]~55 {} DDS:u1|register_32bus:u2|data_32out[12]~57 {} DDS:u1|register_32bus:u2|data_32out[13]~59 {} DDS:u1|register_32bus:u2|data_32out[14]~61 {} DDS:u1|register_32bus:u2|data_32out[15]~63 {} DDS:u1|register_32bus:u2|data_32out[16]~65 {} DDS:u1|register_32bus:u2|data_32out[17]~67 {} DDS:u1|register_32bus:u2|data_32out[18]~69 {} DDS:u1|register_32bus:u2|data_32out[19]~71 {} DDS:u1|register_32bus:u2|data_32out[20]~73 {} DDS:u1|register_32bus:u2|data_32out[21]~75 {} DDS:u1|register_32bus:u2|data_32out[22]~77 {} DDS:u1|register_32bus:u2|data_32out[23]~79 {} DDS:u1|register_32bus:u2|data_32out[24]~81 {} DDS:u1|register_32bus:u2|data_32out[25]~83 {} DDS:u1|register_32bus:u2|data_32out[26]~85 {} DDS:u1|register_32bus:u2|data_32out[27]~87 {} DDS:u1|register_32bus:u2|data_32out[28]~89 {} DDS:u1|register_32bus:u2|data_32out[29]~91 {} DDS:u1|register_32bus:u2|data_32out[30]~93 {} DDS:u1|register_32bus:u2|data_32out[31]~94 {} DDS:u1|register_32bus:u2|data_32out[31] {} } { 0.000ns 0.746ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl DDS:u1|register_32bus:u2|data_32out[31] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u1|register_32bus:u2|data_32out[31] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { clk key:u3|key_out key:u3|key_out~clkctrl key_coding:u6|f_control_temp[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { clk {} clk~combout {} key:u3|key_out {} key:u3|key_out~clkctrl {} key_coding:u6|f_control_temp[0] {} } { 0.000ns 0.000ns 0.874ns 1.122ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "TLC5615:u7\|DIN_REG\[5\] TLC5615:u7\|DIN clk 1.619 ns " "Info: Found hold time violation between source  pin or register \"TLC5615:u7\|DIN_REG\[5\]\" and destination pin or register \"TLC5615:u7\|DIN\" for clock \"clk\" (Hold time is 1.619 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.322 ns + Largest " "Info: + Largest clock skew is 4.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.071 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.970 ns) 3.290 ns TLC5615:u7\|SCLK_REG 2 REG LCFF_X5_Y6_N3 3 " "Info: 2: + IC(1.220 ns) + CELL(0.970 ns) = 3.290 ns; Loc. = LCFF_X5_Y6_N3; Fanout = 3; REG Node = 'TLC5615:u7\|SCLK_REG'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { clk TLC5615:u7|SCLK_REG } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.279 ns) + CELL(0.000 ns) 5.569 ns TLC5615:u7\|SCLK_REG~clkctrl 3 COMB CLKCTRL_G5 10 " "Info: 3: + IC(2.279 ns) + CELL(0.000 ns) = 5.569 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'TLC5615:u7\|SCLK_REG~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { TLC5615:u7|SCLK_REG TLC5615:u7|SCLK_REG~clkctrl } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 7.071 ns TLC5615:u7\|DIN 4 REG LCFF_X15_Y3_N9 2 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 7.071 ns; Loc. = LCFF_X15_Y3_N9; Fanout = 2; REG Node = 'TLC5615:u7\|DIN'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { TLC5615:u7|SCLK_REG~clkctrl TLC5615:u7|DIN } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.69 % ) " "Info: Total cell delay = 2.736 ns ( 38.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.335 ns ( 61.31 % ) " "Info: Total interconnect delay = 4.335 ns ( 61.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { clk TLC5615:u7|SCLK_REG TLC5615:u7|SCLK_REG~clkctrl TLC5615:u7|DIN } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { clk {} clk~combout {} TLC5615:u7|SCLK_REG {} TLC5615:u7|SCLK_REG~clkctrl {} TLC5615:u7|DIN {} } { 0.000ns 0.000ns 1.220ns 2.279ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.749 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 178 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 178; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns TLC5615:u7\|DIN_REG\[5\] 3 REG LCFF_X19_Y3_N27 1 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X19_Y3_N27; Fanout = 1; REG Node = 'TLC5615:u7\|DIN_REG\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl TLC5615:u7|DIN_REG[5] } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl TLC5615:u7|DIN_REG[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:u7|DIN_REG[5] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { clk TLC5615:u7|SCLK_REG TLC5615:u7|SCLK_REG~clkctrl TLC5615:u7|DIN } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { clk {} clk~combout {} TLC5615:u7|SCLK_REG {} TLC5615:u7|SCLK_REG~clkctrl {} TLC5615:u7|DIN {} } { 0.000ns 0.000ns 1.220ns 2.279ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl TLC5615:u7|DIN_REG[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:u7|DIN_REG[5] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.705 ns - Shortest register register " "Info: - Shortest register to register delay is 2.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TLC5615:u7\|DIN_REG\[5\] 1 REG LCFF_X19_Y3_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N27; Fanout = 1; REG Node = 'TLC5615:u7\|DIN_REG\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:u7|DIN_REG[5] } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns TLC5615:u7\|DIN~1 2 COMB LCCOMB_X19_Y3_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y3_N26; Fanout = 1; COMB Node = 'TLC5615:u7\|DIN~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { TLC5615:u7|DIN_REG[5] TLC5615:u7|DIN~1 } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.616 ns) 1.380 ns TLC5615:u7\|DIN~7 3 COMB LCCOMB_X19_Y3_N20 1 " "Info: 3: + IC(0.371 ns) + CELL(0.616 ns) = 1.380 ns; Loc. = LCCOMB_X19_Y3_N20; Fanout = 1; COMB Node = 'TLC5615:u7\|DIN~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { TLC5615:u7|DIN~1 TLC5615:u7|DIN~7 } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.206 ns) 2.597 ns TLC5615:u7\|DIN~8 4 COMB LCCOMB_X15_Y3_N8 1 " "Info: 4: + IC(1.011 ns) + CELL(0.206 ns) = 2.597 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 1; COMB Node = 'TLC5615:u7\|DIN~8'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { TLC5615:u7|DIN~7 TLC5615:u7|DIN~8 } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.705 ns TLC5615:u7\|DIN 5 REG LCFF_X15_Y3_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.705 ns; Loc. = LCFF_X15_Y3_N9; Fanout = 2; REG Node = 'TLC5615:u7\|DIN'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:u7|DIN~8 TLC5615:u7|DIN } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.323 ns ( 48.91 % ) " "Info: Total cell delay = 1.323 ns ( 48.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.382 ns ( 51.09 % ) " "Info: Total interconnect delay = 1.382 ns ( 51.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { TLC5615:u7|DIN_REG[5] TLC5615:u7|DIN~1 TLC5615:u7|DIN~7 TLC5615:u7|DIN~8 TLC5615:u7|DIN } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { TLC5615:u7|DIN_REG[5] {} TLC5615:u7|DIN~1 {} TLC5615:u7|DIN~7 {} TLC5615:u7|DIN~8 {} TLC5615:u7|DIN {} } { 0.000ns 0.000ns 0.371ns 1.011ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { clk TLC5615:u7|SCLK_REG TLC5615:u7|SCLK_REG~clkctrl TLC5615:u7|DIN } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { clk {} clk~combout {} TLC5615:u7|SCLK_REG {} TLC5615:u7|SCLK_REG~clkctrl {} TLC5615:u7|DIN {} } { 0.000ns 0.000ns 1.220ns 2.279ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl TLC5615:u7|DIN_REG[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:u7|DIN_REG[5] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { TLC5615:u7|DIN_REG[5] TLC5615:u7|DIN~1 TLC5615:u7|DIN~7 TLC5615:u7|DIN~8 TLC5615:u7|DIN } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { TLC5615:u7|DIN_REG[5] {} TLC5615:u7|DIN~1 {} TLC5615:u7|DIN~7 {} TLC5615:u7|DIN~8 {} TLC5615:u7|DIN {} } { 0.000ns 0.000ns 0.371ns 1.011ns 0.000ns } { 0.000ns 0.393ns 0.616ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:u3\|key_out set_f_key_in clk 4.811 ns register " "Info: tsu for register \"key:u3\|key_out\" (data pin = \"set_f_key_in\", clock pin = \"clk\") is 4.811 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.491 ns + Longest pin register " "Info: + Longest pin to register delay is 7.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns set_f_key_in 1 PIN PIN_43 5 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 5; PIN Node = 'set_f_key_in'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_f_key_in } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.223 ns) + CELL(0.206 ns) 7.383 ns key:u3\|Selector0~2 2 COMB LCCOMB_X2_Y6_N24 1 " "Info: 2: + IC(6.223 ns) + CELL(0.206 ns) = 7.383 ns; Loc. = LCCOMB_X2_Y6_N24; Fanout = 1; COMB Node = 'key:u3\|Selector0~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { set_f_key_in key:u3|Selector0~2 } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.491 ns key:u3\|key_out 3 REG LCFF_X2_Y6_N25 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.491 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 4; REG Node = 'key:u3\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key:u3|Selector0~2 key:u3|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 16.93 % ) " "Info: Total cell delay = 1.268 ns ( 16.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.223 ns ( 83.07 % ) " "Info: Total interconnect delay = 6.223 ns ( 83.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.491 ns" { set_f_key_in key:u3|Selector0~2 key:u3|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.491 ns" { set_f_key_in {} set_f_key_in~combout {} key:u3|Selector0~2 {} key:u3|key_out {} } { 0.000ns 0.000ns 6.223ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.640 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 2.640 ns key:u3\|key_out 2 REG LCFF_X2_Y6_N25 4 " "Info: 2: + IC(0.874 ns) + CELL(0.666 ns) = 2.640 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 4; REG Node = 'key:u3\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clk key:u3|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 66.89 % ) " "Info: Total cell delay = 1.766 ns ( 66.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.874 ns ( 33.11 % ) " "Info: Total interconnect delay = 0.874 ns ( 33.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk key:u3|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} key:u3|key_out {} } { 0.000ns 0.000ns 0.874ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.491 ns" { set_f_key_in key:u3|Selector0~2 key:u3|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.491 ns" { set_f_key_in {} set_f_key_in~combout {} key:u3|Selector0~2 {} key:u3|key_out {} } { 0.000ns 0.000ns 6.223ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk key:u3|key_out } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk {} clk~combout {} key:u3|key_out {} } { 0.000ns 0.000ns 0.874ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk din TLC5615:u7\|DIN 12.423 ns register " "Info: tco from clock \"clk\" to destination pin \"din\" through register \"TLC5615:u7\|DIN\" is 12.423 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.071 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.970 ns) 3.290 ns TLC5615:u7\|SCLK_REG 2 REG LCFF_X5_Y6_N3 3 " "Info: 2: + IC(1.220 ns) + CELL(0.970 ns) = 3.290 ns; Loc. = LCFF_X5_Y6_N3; Fanout = 3; REG Node = 'TLC5615:u7\|SCLK_REG'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { clk TLC5615:u7|SCLK_REG } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.279 ns) + CELL(0.000 ns) 5.569 ns TLC5615:u7\|SCLK_REG~clkctrl 3 COMB CLKCTRL_G5 10 " "Info: 3: + IC(2.279 ns) + CELL(0.000 ns) = 5.569 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'TLC5615:u7\|SCLK_REG~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { TLC5615:u7|SCLK_REG TLC5615:u7|SCLK_REG~clkctrl } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 7.071 ns TLC5615:u7\|DIN 4 REG LCFF_X15_Y3_N9 2 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 7.071 ns; Loc. = LCFF_X15_Y3_N9; Fanout = 2; REG Node = 'TLC5615:u7\|DIN'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { TLC5615:u7|SCLK_REG~clkctrl TLC5615:u7|DIN } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.69 % ) " "Info: Total cell delay = 2.736 ns ( 38.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.335 ns ( 61.31 % ) " "Info: Total interconnect delay = 4.335 ns ( 61.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { clk TLC5615:u7|SCLK_REG TLC5615:u7|SCLK_REG~clkctrl TLC5615:u7|DIN } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { clk {} clk~combout {} TLC5615:u7|SCLK_REG {} TLC5615:u7|SCLK_REG~clkctrl {} TLC5615:u7|DIN {} } { 0.000ns 0.000ns 1.220ns 2.279ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.048 ns + Longest register pin " "Info: + Longest register to pin delay is 5.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TLC5615:u7\|DIN 1 REG LCFF_X15_Y3_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N9; Fanout = 2; REG Node = 'TLC5615:u7\|DIN'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:u7|DIN } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/TLC615.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(3.226 ns) 5.048 ns din 2 PIN PIN_125 0 " "Info: 2: + IC(1.822 ns) + CELL(3.226 ns) = 5.048 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'din'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { TLC5615:u7|DIN din } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 63.91 % ) " "Info: Total cell delay = 3.226 ns ( 63.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 36.09 % ) " "Info: Total interconnect delay = 1.822 ns ( 36.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { TLC5615:u7|DIN din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { TLC5615:u7|DIN {} din {} } { 0.000ns 1.822ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { clk TLC5615:u7|SCLK_REG TLC5615:u7|SCLK_REG~clkctrl TLC5615:u7|DIN } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { clk {} clk~combout {} TLC5615:u7|SCLK_REG {} TLC5615:u7|SCLK_REG~clkctrl {} TLC5615:u7|DIN {} } { 0.000ns 0.000ns 1.220ns 2.279ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { TLC5615:u7|DIN din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { TLC5615:u7|DIN {} din {} } { 0.000ns 1.822ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_coding:u6\|p_control_temp\[2\] reset clk 4.060 ns register " "Info: th for register \"key_coding:u6\|p_control_temp\[2\]\" (data pin = \"reset\", clock pin = \"clk\") is 4.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.050 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.970 ns) 3.294 ns key:u5\|key_out 2 REG LCFF_X7_Y6_N29 3 " "Info: 2: + IC(1.224 ns) + CELL(0.970 ns) = 3.294 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 3; REG Node = 'key:u5\|key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { clk key:u5|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(0.000 ns) 5.552 ns key:u5\|key_out~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(2.258 ns) + CELL(0.000 ns) = 5.552 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'key:u5\|key_out~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { key:u5|key_out key:u5|key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.050 ns key_coding:u6\|p_control_temp\[2\] 4 REG LCFF_X17_Y5_N1 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.050 ns; Loc. = LCFF_X17_Y5_N1; Fanout = 4; REG Node = 'key_coding:u6\|p_control_temp\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { key:u5|key_out~clkctrl key_coding:u6|p_control_temp[2] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.81 % ) " "Info: Total cell delay = 2.736 ns ( 38.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.314 ns ( 61.19 % ) " "Info: Total interconnect delay = 4.314 ns ( 61.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.050 ns" { clk key:u5|key_out key:u5|key_out~clkctrl key_coding:u6|p_control_temp[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.050 ns" { clk {} clk~combout {} key:u5|key_out {} key:u5|key_out~clkctrl {} key_coding:u6|p_control_temp[2] {} } { 0.000ns 0.000ns 1.224ns 2.258ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.296 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns reset 1 PIN PIN_18 15 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 15; PIN Node = 'reset'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/DDS_top.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.660 ns) 3.296 ns key_coding:u6\|p_control_temp\[2\] 2 REG LCFF_X17_Y5_N1 4 " "Info: 2: + IC(1.546 ns) + CELL(0.660 ns) = 3.296 ns; Loc. = LCFF_X17_Y5_N1; Fanout = 4; REG Node = 'key_coding:u6\|p_control_temp\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { reset key_coding:u6|p_control_temp[2] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/基于fpga的波形发生器设计/dds_vhdl_v1.0/key_coding.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 53.09 % ) " "Info: Total cell delay = 1.750 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 46.91 % ) " "Info: Total interconnect delay = 1.546 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { reset key_coding:u6|p_control_temp[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { reset {} reset~combout {} key_coding:u6|p_control_temp[2] {} } { 0.000ns 0.000ns 1.546ns } { 0.000ns 1.090ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.050 ns" { clk key:u5|key_out key:u5|key_out~clkctrl key_coding:u6|p_control_temp[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.050 ns" { clk {} clk~combout {} key:u5|key_out {} key:u5|key_out~clkctrl {} key_coding:u6|p_control_temp[2] {} } { 0.000ns 0.000ns 1.224ns 2.258ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { reset key_coding:u6|p_control_temp[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { reset {} reset~combout {} key_coding:u6|p_control_temp[2] {} } { 0.000ns 0.000ns 1.546ns } { 0.000ns 1.090ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 20:54:09 2014 " "Info: Processing ended: Tue May 13 20:54:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
