
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/skoppula/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/skoppula/xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.578 ; gain = 391.551 ; free physical = 9898 ; free virtual = 29399
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1632.605 ; gain = 89.027 ; free physical = 9892 ; free virtual = 29393
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ac5832e7

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2055.098 ; gain = 0.000 ; free physical = 9500 ; free virtual = 29020
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 231503d5d

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2055.098 ; gain = 0.000 ; free physical = 9500 ; free virtual = 29020
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f830712d

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2055.098 ; gain = 0.000 ; free physical = 9500 ; free virtual = 29020
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 260 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f830712d

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2055.098 ; gain = 0.000 ; free physical = 9500 ; free virtual = 29020
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f830712d

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2055.098 ; gain = 0.000 ; free physical = 9500 ; free virtual = 29020
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.098 ; gain = 0.000 ; free physical = 9500 ; free virtual = 29020
Ending Logic Optimization Task | Checksum: 1f830712d

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2055.098 ; gain = 0.000 ; free physical = 9500 ; free virtual = 29020

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19ef2e32c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2055.098 ; gain = 0.000 ; free physical = 9499 ; free virtual = 29019
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2055.098 ; gain = 511.520 ; free physical = 9499 ; free virtual = 29019
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2079.109 ; gain = 0.000 ; free physical = 9495 ; free virtual = 29017
INFO: [Common 17-1381] The checkpoint '/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2119.129 ; gain = 0.000 ; free physical = 9485 ; free virtual = 29003
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18bc4a987

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2119.129 ; gain = 0.000 ; free physical = 9485 ; free virtual = 29003
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2119.129 ; gain = 0.000 ; free physical = 9486 ; free virtual = 29004

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9931077e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2119.129 ; gain = 0.000 ; free physical = 9479 ; free virtual = 29000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c97f238d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2134.789 ; gain = 15.660 ; free physical = 9476 ; free virtual = 28998

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c97f238d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2134.789 ; gain = 15.660 ; free physical = 9476 ; free virtual = 28998
Phase 1 Placer Initialization | Checksum: 1c97f238d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2134.789 ; gain = 15.660 ; free physical = 9476 ; free virtual = 28998

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18700fa6e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9456 ; free virtual = 28979

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18700fa6e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9456 ; free virtual = 28979

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aaccbb78

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9455 ; free virtual = 28978

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2146186ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9455 ; free virtual = 28978

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2146186ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9455 ; free virtual = 28978

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f0b74b50

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9455 ; free virtual = 28978

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17d56a642

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9452 ; free virtual = 28975

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e8b49183

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9452 ; free virtual = 28975

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e8b49183

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9452 ; free virtual = 28975
Phase 3 Detail Placement | Checksum: 1e8b49183

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9452 ; free virtual = 28975

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 248152f0a

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 248152f0a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9450 ; free virtual = 28974
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.440. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2e12dd6a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9450 ; free virtual = 28974
Phase 4.1 Post Commit Optimization | Checksum: 2e12dd6a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9450 ; free virtual = 28974

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2e12dd6a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9452 ; free virtual = 28976

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2e12dd6a3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9452 ; free virtual = 28976

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 206e96026

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9452 ; free virtual = 28976
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 206e96026

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9452 ; free virtual = 28976
Ending Placer Task | Checksum: 1122254d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2190.816 ; gain = 71.688 ; free physical = 9466 ; free virtual = 28990
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2190.816 ; gain = 0.000 ; free physical = 9463 ; free virtual = 28990
INFO: [Common 17-1381] The checkpoint '/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2190.816 ; gain = 0.000 ; free physical = 9456 ; free virtual = 28981
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2190.816 ; gain = 0.000 ; free physical = 9465 ; free virtual = 28990
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2190.816 ; gain = 0.000 ; free physical = 9465 ; free virtual = 28990
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f6bafc54 ConstDB: 0 ShapeSum: 1b675883 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ed70db43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.461 ; gain = 73.645 ; free physical = 9327 ; free virtual = 28852

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ed70db43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.461 ; gain = 73.645 ; free physical = 9327 ; free virtual = 28852

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ed70db43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.461 ; gain = 73.645 ; free physical = 9295 ; free virtual = 28821

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ed70db43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.461 ; gain = 73.645 ; free physical = 9295 ; free virtual = 28821
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e6d3773f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.415 | TNS=0.000  | WHS=-0.177 | THS=-12.521|

Phase 2 Router Initialization | Checksum: 1dbe6fae1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9286 ; free virtual = 28812

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ba292089

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9288 ; free virtual = 28814

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.609 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: db8a3f1e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.609 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 977bf059

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813
Phase 4 Rip-up And Reroute | Checksum: 977bf059

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 977bf059

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 977bf059

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813
Phase 5 Delay and Skew Optimization | Checksum: 977bf059

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13fb25191

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.759 | TNS=0.000  | WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10c1630cf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813
Phase 6 Post Hold Fix | Checksum: 10c1630cf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.169307 %
  Global Horizontal Routing Utilization  = 0.170554 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ef632412

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ef632412

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9286 ; free virtual = 28812

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17a1c126b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.759 | TNS=0.000  | WHS=0.075  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17a1c126b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9287 ; free virtual = 28813
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9320 ; free virtual = 28846

Routing Is Done.
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2282.504 ; gain = 91.688 ; free physical = 9320 ; free virtual = 28846
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2282.504 ; gain = 0.000 ; free physical = 9324 ; free virtual = 28845
INFO: [Common 17-1381] The checkpoint '/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 4 out of 134 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: leds_4bits_tri_io[3:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 4 out of 134 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: leds_4bits_tri_io[3:0].
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
73 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 19:24:59 2018...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/skoppula/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1089.230 ; gain = 0.000 ; free physical = 10386 ; free virtual = 29782
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/.Xil/Vivado-11283-neptune/dcp3/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/.Xil/Vivado-11283-neptune/dcp3/design_1_wrapper_board.xdc]
Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/.Xil/Vivado-11283-neptune/dcp3/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/.Xil/Vivado-11283-neptune/dcp3/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1439.617 ; gain = 1.000 ; free physical = 10020 ; free virtual = 29438
Restored from archive | CPU: 0.120000 secs | Memory: 1.068146 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1439.617 ; gain = 1.000 ; free physical = 10020 ; free virtual = 29438
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.617 ; gain = 350.387 ; free physical = 10024 ; free virtual = 29438
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 4 out of 134 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: leds_4bits_tri_io[3:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 4 out of 134 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: leds_4bits_tri_io[3:0].
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
11 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 19:30:22 2018...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/skoppula/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1089.234 ; gain = 0.000 ; free physical = 10375 ; free virtual = 29775
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/.Xil/Vivado-11443-neptune/dcp3/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/.Xil/Vivado-11443-neptune/dcp3/design_1_wrapper_board.xdc]
Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/.Xil/Vivado-11443-neptune/dcp3/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/impl_1/.Xil/Vivado-11443-neptune/dcp3/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1439.621 ; gain = 1.000 ; free physical = 10027 ; free virtual = 29431
Restored from archive | CPU: 0.110000 secs | Memory: 1.068146 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1439.621 ; gain = 1.000 ; free physical = 10027 ; free virtual = 29431
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.621 ; gain = 350.387 ; free physical = 10031 ; free virtual = 29431
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 4 out of 134 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: leds_4bits_tri_io[3:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 4 out of 134 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: leds_4bits_tri_io[3:0].
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
11 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 19:31:13 2018...
