
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={0,rS,0,17}                                Premise(F3)
	S2= GPR[rS]=a                                               Premise(F4)

IF	S3= PC.Out=addr                                             PC-Out(S0)
	S4= PC.Out=>ICache.IEA                                      Premise(F44)
	S5= ICache.IEA=addr                                         Path(S3,S4)
	S6= ICache.Out={0,rS,0,17}                                  ICache-Search(S5,S1)
	S7= ICache.Out=>IR_ID.In                                    Premise(F51)
	S8= IR_ID.In={0,rS,0,17}                                    Path(S6,S7)
	S9= CtrlIR_ID=1                                             Premise(F85)
	S10= [IR_ID]={0,rS,0,17}                                    IR_ID-Write(S8,S9)
	S11= CtrlGPR=0                                              Premise(F89)
	S12= GPR[rS]=a                                              GPR-Hold(S2,S11)
	S13= CtrlPC=0                                               Premise(F92)
	S14= CtrlPCInc=1                                            Premise(F93)
	S15= PC[Out]=addr+4                                         PC-Inc(S0,S13,S14)

ID	S16= IR_ID.Out25_21=rS                                      IR-Out(S10)
	S17= GPR.Rdata1=>FU.InID1                                   Premise(F231)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F234)
	S19= GPR.RReg1=rS                                           Path(S16,S18)
	S20= GPR.Rdata1=a                                           GPR-Read(S19,S12)
	S21= FU.InID1=a                                             Path(S20,S17)
	S22= FU.OutID1=FU(a)                                        FU-Forward(S21)
	S23= FU.OutID1=>Hi.In                                       Premise(F235)
	S24= Hi.In=FU(a)                                            Path(S22,S23)
	S25= CtrlHi=1                                               Premise(F283)
	S26= [Hi]=FU(a)                                             Hi-Write(S24,S25)
	S27= CtrlPC=0                                               Premise(F285)
	S28= CtrlPCInc=0                                            Premise(F286)
	S29= PC[Out]=addr+4                                         PC-Hold(S15,S27,S28)

EX	S30= CtrlHi=0                                               Premise(F380)
	S31= [Hi]=FU(a)                                             Hi-Hold(S26,S30)
	S32= CtrlPC=0                                               Premise(F382)
	S33= CtrlPCInc=0                                            Premise(F383)
	S34= PC[Out]=addr+4                                         PC-Hold(S29,S32,S33)

MEM	S35= CtrlHi=0                                               Premise(F477)
	S36= [Hi]=FU(a)                                             Hi-Hold(S31,S35)
	S37= CtrlPC=0                                               Premise(F479)
	S38= CtrlPCInc=0                                            Premise(F480)
	S39= PC[Out]=addr+4                                         PC-Hold(S34,S37,S38)

DMMU1	S40= CtrlHi=0                                               Premise(F574)
	S41= [Hi]=FU(a)                                             Hi-Hold(S36,S40)
	S42= CtrlPC=0                                               Premise(F576)
	S43= CtrlPCInc=0                                            Premise(F577)
	S44= PC[Out]=addr+4                                         PC-Hold(S39,S42,S43)

DMMU2	S45= CtrlHi=0                                               Premise(F671)
	S46= [Hi]=FU(a)                                             Hi-Hold(S41,S45)
	S47= CtrlPC=0                                               Premise(F673)
	S48= CtrlPCInc=0                                            Premise(F674)
	S49= PC[Out]=addr+4                                         PC-Hold(S44,S47,S48)

WB	S50= CtrlHi=0                                               Premise(F768)
	S51= [Hi]=FU(a)                                             Hi-Hold(S46,S50)
	S52= CtrlPC=0                                               Premise(F770)
	S53= CtrlPCInc=0                                            Premise(F771)
	S54= PC[Out]=addr+4                                         PC-Hold(S49,S52,S53)

POST	S51= [Hi]=FU(a)                                             Hi-Hold(S46,S50)
	S54= PC[Out]=addr+4                                         PC-Hold(S49,S52,S53)

