# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 780 6.4e-05 1024 0.055 2530 249856 49.476 16.7798 698.594 522.046 1287.12 1287.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 780 6.4e-05 1024 0.055 2530 248832 49.2354 16.7526 827.123 519.416 1412.76 1412.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 780 6.4e-05 1024 0.055 2530 250880 49.2428 17.0741 867.504 522.161 1456.2 1456.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 780 6.4e-05 1024 0.055 2530 245760 49.5424 16.7177 793.364 519.254 1379.1 1379.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 780 6.4e-05 1024 0.055 2530 249600 49.9547 16.884 814.127 523.832 1405.02 1405.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 780 6.4e-05 1024 0.055 2530 243712 49.8917 16.7363 818.527 519.826 1405.2 1405.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 780 6.4e-05 1024 0.055 2530 245760 49.0147 16.6372 828.92 515.76 1410.56 1410.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 780 6.4e-05 1024 0.055 2530 245760 49.1852 16.6504 799.989 517.154 1383.19 1383.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 780 6.4e-05 1024 0.055 2530 233472 50.0038 16.4255 767.895 511.622 1346.17 1346.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 780 6.4e-05 1024 0.055 2530 243200 49.4602 16.7049 862.296 515.284 1443.97 1444.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 780 6.4e-05 1024 0.055 2530 229376 49.6532 16.2427 945.419 505.917 1517.45 1517.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 780 6.4e-05 1024 0.055 2535 249856 49.4254 16.7824 709.156 521.99 1297.58 1297.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 780 6.4e-05 1024 0.055 2535 248320 49.8719 16.815 714.004 522.472 1303.39 1303.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 780 6.4e-05 1024 0.055 2535 248832 49.9467 16.8517 711.071 523.742 1301.83 1302.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 780 6.4e-05 1024 0.055 2535 247296 49.5228 16.746 723.648 519.303 1309.44 1309.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 780 6.4e-05 1024 0.055 2535 249856 49.4397 16.7813 722.071 521.925 1310.43 1310.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 780 6.4e-05 1024 0.055 2535 244224 49.9226 16.7521 830.386 519.331 1416.61 1416.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 780 6.4e-05 1024 0.055 2535 245760 50.0577 16.7985 815.917 522.034 1405.04 1405.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 780 6.4e-05 1024 0.055 2535 245760 49.5057 16.7119 872.26 519.447 1458.15 1458.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 780 6.4e-05 1024 0.055 2535 249600 49.9343 16.8834 878.156 524.384 1469.58 1469.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 780 6.4e-05 1024 0.055 2535 243712 49.8869 16.8749 862.107 519.766 1448.87 1449.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 780 6.4e-05 1024 0.055 2535 238080 50.2153 16.6293 825.695 515.77 1408.54 1408.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 780 6.4e-05 1024 0.055 2535 245760 49.167 16.6523 816.617 517.138 1399.8 1399.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 780 6.4e-05 1024 0.055 2535 233472 50.0018 16.4224 911.895 511.608 1490.15 1490.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 780 6.4e-05 1024 0.055 2535 243200 49.4618 16.7224 954.599 515.271 1536.28 1536.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 780 6.4e-05 1024 0.055 2535 229376 49.6662 16.236 815.007 505.871 1387 1387.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 780 6.4e-05 1024 0.055 2540 247808 49.771 16.7822 666.872 522.368 1256.02 1256.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 780 6.4e-05 1024 0.055 2540 248320 49.8308 16.8265 751.849 522.403 1341.15 1341.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 780 6.4e-05 1024 0.055 2540 248832 49.9172 17.0474 703.167 523.802 1294.15 1294.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 780 6.4e-05 1024 0.055 2540 247296 49.5125 16.7465 710.635 519.312 1296.43 1296.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 780 6.4e-05 1024 0.055 2540 245760 50.0747 16.7875 685.227 522.149 1274.45 1274.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 780 6.4e-05 1024 0.055 2540 244224 49.9098 16.7518 875.718 519.232 1461.84 1462.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 780 6.4e-05 1024 0.055 2540 239616 50.57 16.7419 599.702 519.742 1186.98 1187.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 780 6.4e-05 1024 0.055 2540 245760 50.0728 16.9923 842.83 522.541 1432.66 1432.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 780 6.4e-05 1024 0.055 2540 245760 49.9763 16.7872 594.444 522.179 1183.61 1183.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 780 6.4e-05 1024 0.055 2540 245760 49.5087 16.7123 790.76 519.748 1376.95 1377.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 780 6.4e-05 1024 0.055 2540 233472 49.9835 16.4291 541.797 511.686 1120.12 1120.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 780 6.4e-05 1024 0.055 2540 249600 49.9322 16.8907 842.114 523.905 1433.07 1433.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 780 6.4e-05 1024 0.055 2540 243200 49.4506 16.6571 580.662 515.401 1162.4 1162.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 780 6.4e-05 1024 0.055 2540 243712 49.886 16.7318 1049.65 519.382 1635.87 1636.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 780 6.4e-05 1024 0.055 2540 243712 49.8609 16.7199 684.376 519.548 1270.73 1270.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 780 6.4e-05 1024 0.055 2540 238080 50.2054 16.7144 981.609 515.359 1564.11 1564.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 780 6.4e-05 1024 0.055 2540 230400 51.377 16.6359 643.748 515.87 1227.85 1228.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 780 6.4e-05 1024 0.055 2540 237568 50.5298 17.2832 947.042 517.038 1532.12 1532.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 780 6.4e-05 1024 0.055 2540 229376 49.6629 16.5952 616.828 505.75 1189.06 1189.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 780 6.4e-05 1024 0.055 2540 233472 50.0107 16.4285 812.364 511.871 1390.9 1391.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 780 6.4e-05 1024 0.055 2540 221184 49.013 16.293 545.097 495.45 1106.07 1106.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 780 6.4e-05 1024 0.055 2540 243200 49.4555 16.6495 886.968 515.309 1468.61 1468.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 780 6.4e-05 1024 0.055 2540 230400 51.4429 18.0572 606.545 515.604 1191.88 1192.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 780 6.4e-05 1024 0.055 2544 249856 49.3956 16.7812 667.171 522.38 1255.96 1256.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 780 6.4e-05 1024 0.055 2544 248320 49.8392 16.8203 702.981 521.965 1291.84 1292.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 780 6.4e-05 1024 0.055 2544 248832 49.8948 16.8389 696.489 523.776 1287.22 1287.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 780 6.4e-05 1024 0.055 2544 245760 49.5411 16.7158 443.342 519.376 1029.19 1029.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 780 6.4e-05 1024 0.055 2544 247296 49.47 16.7485 797.216 519.682 1383.33 1383.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 780 6.4e-05 1024 0.055 2544 243712 49.8913 16.7339 500.229 519.249 1086.33 1086.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 780 6.4e-05 1024 0.055 2544 249856 49.4078 18.3018 747.421 522.568 1337.93 1338.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 780 6.4e-05 1024 0.055 2544 245760 49.1578 16.8022 481.663 516.666 1064.51 1064.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 780 6.4e-05 1024 0.055 2544 244224 49.8983 16.749 838.649 519.338 1424.86 1425.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 780 6.4e-05 1024 0.055 2544 239616 50.5802 16.7852 579.614 519.87 1167.08 1167.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 780 6.4e-05 1024 0.055 2544 245760 50.0427 16.8223 799.706 522.489 1389.29 1389.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 780 6.4e-05 1024 0.055 2544 245760 49.9916 16.7874 577.318 522.112 1166.43 1166.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 780 6.4e-05 1024 0.055 2544 245760 49.4936 16.9308 1030.58 519.291 1616.53 1616.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 780 6.4e-05 1024 0.055 2544 233472 50.0095 16.4294 627.153 511.266 1205.08 1205.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 780 6.4e-05 1024 0.055 2544 249600 49.9566 16.8876 1028.78 524.218 1620.06 1620.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 780 6.4e-05 1024 0.055 2544 243200 49.4586 16.6489 679.562 515.396 1261.28 1261.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 780 6.4e-05 1024 0.055 2544 243712 49.8764 16.7342 980.056 519.762 1566.66 1566.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 780 6.4e-05 1024 0.055 2544 243712 49.8557 16.7181 652.56 519.522 1238.88 1239.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 780 6.4e-05 1024 0.055 2544 238080 50.2032 16.638 937.353 515.284 1519.7 1519.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 780 6.4e-05 1024 0.055 2544 230400 51.3592 16.6336 586.88 515.861 1170.95 1171.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 780 6.4e-05 1024 0.055 2544 245760 49.1724 16.6477 924.273 516.736 1507.05 1507.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 780 6.4e-05 1024 0.055 2544 229376 49.656 16.2345 580.037 505.856 1152 1152.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 780 6.4e-05 1024 0.055 2525 245760 50.0167 16.7732 737.675 522.511 1327.19 1327.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 780 6.4e-05 1024 0.055 2525 245760 50.2036 16.9138 663.314 522.524 1253.18 1253.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 780 6.4e-05 1024 0.055 2525 245760 50.0894 16.81 430.859 522.591 1020.58 1020.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 780 6.4e-05 1024 0.055 2525 245760 50.314 16.8387 707.114 523.493 1297.99 1298.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 780 6.4e-05 1024 0.055 2525 239616 50.5045 17.2995 444.962 519.328 1032.32 1032.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 780 6.4e-05 1024 0.055 2525 243712 50.0061 16.7633 750.343 519.302 1336.64 1336.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 780 6.4e-05 1024 0.055 2525 243712 49.8996 16.7374 477.672 519.606 1064.13 1064.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 780 6.4e-05 1024 0.055 2525 245760 50.0123 16.7756 768.146 522.566 1357.72 1357.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 780 6.4e-05 1024 0.055 2525 237568 50.5147 16.8051 481.236 516.667 1065.44 1065.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 780 6.4e-05 1024 0.055 2525 244224 49.9176 16.7509 832.524 519.314 1418.72 1418.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 780 6.4e-05 1024 0.055 2525 239616 50.5674 16.7383 590.739 519.81 1178.08 1178.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 780 6.4e-05 1024 0.055 2525 245760 50.0677 17.2234 815.113 522.077 1404.7 1404.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 780 6.4e-05 1024 0.055 2525 245760 49.99 16.7942 576.254 522.077 1165.34 1165.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 780 6.4e-05 1024 0.055 2525 239616 50.4946 16.7144 970.831 520 1558.26 1558.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 780 6.4e-05 1024 0.055 2525 233472 50.0042 16.4311 633.85 511.131 1211.63 1211.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 780 6.4e-05 1024 0.055 2525 243200 50.9261 16.8882 982.29 524.269 1574.6 1574.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 780 6.4e-05 1024 0.055 2525 230400 51.4484 16.6484 625.047 515.383 1208.75 1208.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 780 6.4e-05 1024 0.055 2525 243712 49.9161 16.7457 958.097 519.455 1544.44 1544.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 780 6.4e-05 1024 0.055 2525 243712 49.858 16.724 631.444 519.544 1217.79 1217.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 780 6.4e-05 1024 0.055 2525 238080 50.2254 16.6363 910.169 515.713 1492.97 1493.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 780 6.4e-05 1024 0.055 2525 230400 51.3521 16.6317 583.4 515.371 1166.99 1167.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 780 6.4e-05 1024 0.055 2525 237568 50.5201 16.6509 865.525 517.167 1450.08 1450.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 780 6.4e-05 1024 0.055 2525 229376 49.6729 16.2322 587.851 506.276 1160.25 1160.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 780 6.4e-05 1024 0.055 2528 247808 49.7473 16.7854 653.52 522.459 1242.74 1242.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 780 6.4e-05 1024 0.055 2528 245760 50.0586 16.7875 418.286 522.065 1007.42 1007.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 780 6.4e-05 1024 0.055 2528 248320 49.8305 16.8239 669.947 522.537 1259.37 1259.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 780 6.4e-05 1024 0.055 2528 245760 50.0769 16.8126 427.132 522.576 1016.83 1017.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 780 6.4e-05 1024 0.055 2528 248832 49.8882 16.8486 723.993 523.861 1314.81 1314.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 780 6.4e-05 1024 0.055 2528 245760 49.5356 16.7132 463.726 519.858 1050.07 1050.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 780 6.4e-05 1024 0.055 2528 243712 50.0111 16.7464 704.88 519.748 1291.62 1291.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 780 6.4e-05 1024 0.055 2528 243712 49.8919 16.7916 449.626 519.836 1036.37 1036.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 780 6.4e-05 1024 0.055 2528 236544 51.0873 16.7563 359.808 519.958 947.84 948.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 780 6.4e-05 1024 0.055 2528 245760 50.0295 16.7793 695.733 522.138 1284.91 1285.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 780 6.4e-05 1024 0.055 2528 237568 50.5028 16.6947 438.291 517.088 1022.8 1022.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 780 6.4e-05 1024 0.055 2528 233472 50.0317 16.4332 361.222 511.241 939.158 939.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 780 6.4e-05 1024 0.055 2528 244224 49.9207 16.7635 1025.61 519.336 1611.87 1612.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 780 6.4e-05 1024 0.055 2528 239616 50.5755 16.7397 634.894 519.804 1222.23 1222.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 780 6.4e-05 1024 0.055 2528 235008 51.3084 16.7588 514.805 520.014 1103.11 1103.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 780 6.4e-05 1024 0.055 2528 245760 50.0584 16.8526 956.375 522.182 1545.69 1545.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 780 6.4e-05 1024 0.055 2528 245760 50.014 16.7852 642.04 522.637 1231.7 1231.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 780 6.4e-05 1024 0.055 2528 230400 51.3665 18.0945 505.036 515.934 1090.65 1090.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 780 6.4e-05 1024 0.055 2528 245760 49.5042 16.7137 912.537 519.298 1498.28 1498.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 780 6.4e-05 1024 0.055 2528 233472 49.9737 16.4637 562.847 511.643 1141.15 1141.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 780 6.4e-05 1024 0.055 2528 239616 50.5146 16.7236 502.676 519.7 1089.85 1090.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 780 6.4e-05 1024 0.055 2528 249600 49.9629 16.886 910.251 523.828 1501.15 1501.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 780 6.4e-05 1024 0.055 2528 243200 49.4641 16.6973 615.097 515.377 1196.87 1197.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 780 6.4e-05 1024 0.055 2528 230400 51.5092 16.6703 487.389 515.612 1071.41 1071.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 780 6.4e-05 1024 0.055 2528 243712 49.9158 16.7361 859.641 519.39 1445.91 1446.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 780 6.4e-05 1024 0.055 2528 243712 49.8482 16.7147 600.572 519.973 1187.33 1187.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 780 6.4e-05 1024 0.055 2528 236544 51.0584 16.7456 483.125 520.118 1071.27 1071.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 780 6.4e-05 1024 0.055 2528 238080 50.1998 16.6417 816.086 515.36 1398.51 1398.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 780 6.4e-05 1024 0.055 2528 230400 51.3547 16.638 574.368 515.929 1158.51 1158.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 780 6.4e-05 1024 0.055 2528 207360 51.1666 15.956 427.438 495.471 990.253 990.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 780 6.4e-05 1024 0.055 2528 237568 50.5234 17.035 831.071 517.3 1416.15 1416.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 780 6.4e-05 1024 0.055 2528 229376 49.6624 16.315 545.29 506.283 1117.78 1117.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 780 6.4e-05 1024 0.055 2528 221184 48.9963 15.9233 470.859 494.923 1030.92 1031.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 780 6.4e-05 1024 0.055 2560 247808 49.7521 16.7853 670.935 522.024 1259.72 1259.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 780 6.4e-05 1024 0.055 2560 245760 50.0393 16.7834 428.002 522.515 1017.57 1017.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 780 6.4e-05 1024 0.055 2560 248320 49.7751 16.8243 755.303 522.535 1344.66 1344.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 780 6.4e-05 1024 0.055 2560 245760 50.053 16.8079 485.275 522.456 1074.81 1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 780 6.4e-05 1024 0.055 2560 238080 50.1728 16.6339 386.135 515.213 968.38 968.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 780 6.4e-05 1024 0.055 2560 248832 49.8856 16.8367 707.566 523.814 1298.32 1298.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 780 6.4e-05 1024 0.055 2560 245760 49.501 18.6593 459.125 519.45 1046.95 1047.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 780 6.4e-05 1024 0.055 2560 239616 50.5798 16.7447 369.63 519.863 957.042 957.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 780 6.4e-05 1024 0.055 2560 243712 49.9903 16.7492 1007.5 519.193 1593.66 1593.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 780 6.4e-05 1024 0.055 2560 243712 49.8912 16.7363 629.99 519.886 1216.72 1216.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 780 6.4e-05 1024 0.055 2560 236544 51.0566 16.7547 497.222 519.463 1084.71 1084.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 780 6.4e-05 1024 0.055 2560 245760 50.0408 16.7929 933.369 521.987 1522.42 1522.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 780 6.4e-05 1024 0.055 2560 237568 50.4844 16.6473 559.583 516.665 1143.6 1143.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 780 6.4e-05 1024 0.055 2560 233472 50.0149 16.5437 449.294 511.613 1027.69 1027.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 780 6.4e-05 1024 0.055 2560 244224 49.9118 16.7491 959.784 519.214 1545.88 1546.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 780 6.4e-05 1024 0.055 2560 239616 50.5576 16.744 611.172 519.93 1198.63 1198.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 780 6.4e-05 1024 0.055 2560 235008 51.2955 16.7602 526.655 519.531 1114.46 1114.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 780 6.4e-05 1024 0.055 2560 239616 50.5156 16.7277 479.715 519.689 1066.87 1067.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 780 6.4e-05 1024 0.055 2560 245760 50.0542 16.8062 901.673 522.083 1490.84 1491.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 780 6.4e-05 1024 0.055 2560 245760 50.002 16.7852 612.842 522.606 1202.46 1202.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 780 6.4e-05 1024 0.055 2560 230400 51.3553 16.6338 483.925 515.928 1068.07 1068.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 780 6.4e-05 1024 0.055 2560 245760 50.1192 16.7952 496.782 522.906 1086.82 1087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 780 6.4e-05 1024 0.055 2560 245760 49.488 16.7156 840.74 519.456 1426.62 1426.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 780 6.4e-05 1024 0.055 2560 233472 49.998 16.4291 574.018 511.338 1152.01 1152.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 780 6.4e-05 1024 0.055 2560 239616 50.5172 16.7315 488.441 520.061 1075.97 1076.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 780 6.4e-05 1024 0.055 2560 221184 48.9748 15.9253 424.001 495.026 984.152 984.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 780 6.4e-05 1024 0.055 2560 249600 49.9617 16.9824 894.329 524.275 1485.78 1485.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 780 6.4e-05 1024 0.055 2560 243200 49.4609 16.6502 595.868 515.88 1178.08 1178.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 780 6.4e-05 1024 0.055 2560 230400 51.5244 16.6814 487.804 515.873 1072.1 1072.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 780 6.4e-05 1024 0.055 2560 230400 51.4183 16.6409 449.667 515.526 1033.47 1033.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 780 6.4e-05 1024 0.055 2544 243712 50.2664 16.7822 708.729 522.025 1298.02 1298.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 780 6.4e-05 1024 0.055 2544 241664 50.6089 17.1568 458.278 522.046 1048.31 1048.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 780 6.4e-05 1024 0.055 2544 239616 50.503 16.7916 376.398 519.43 963.347 963.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 780 6.4e-05 1024 0.055 2544 243200 50.5372 16.8224 689.802 522.119 1279.51 1279.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 780 6.4e-05 1024 0.055 2544 240640 50.7774 17.2867 449.431 521.955 1039.67 1039.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 780 6.4e-05 1024 0.055 2544 238080 50.1973 16.6357 366.023 515.368 948.445 948.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 780 6.4e-05 1024 0.055 2544 242688 50.8026 16.837 978.72 523.905 1570.49 1570.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 780 6.4e-05 1024 0.055 2544 239616 50.4982 16.714 603.861 519.385 1190.68 1190.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 780 6.4e-05 1024 0.055 2544 239616 50.5738 16.7404 487.464 519.925 1074.92 1075.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 780 6.4e-05 1024 0.055 2544 233472 50.0264 16.4352 403.144 511.547 981.378 981.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 780 6.4e-05 1024 0.055 2544 240128 50.5849 16.9997 895.147 520.11 1483.07 1483.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 780 6.4e-05 1024 0.055 2544 236544 50.9588 16.7385 556.574 519.396 1143.89 1144.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 780 6.4e-05 1024 0.055 2544 236544 51.0497 16.7562 456.177 519.897 1044.1 1044.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 780 6.4e-05 1024 0.055 2544 229376 51.8782 16.726 399.005 519.534 987.366 987.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 780 6.4e-05 1024 0.055 2544 241664 50.5892 16.7817 854.417 522.454 1444.47 1444.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 780 6.4e-05 1024 0.055 2544 237568 50.5113 16.6529 537.767 517.148 1122.3 1122.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 780 6.4e-05 1024 0.055 2544 233472 50.0051 16.4392 432.363 511.258 1010.29 1010.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 780 6.4e-05 1024 0.055 2544 229376 49.651 16.3829 374.75 505.852 946.863 947.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 780 6.4e-05 1024 0.055 2544 239616 50.6571 16.7492 832.126 519.232 1418.98 1419.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 780 6.4e-05 1024 0.055 2544 239616 50.5851 16.7424 584.786 519.862 1172.19 1172.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 780 6.4e-05 1024 0.055 2544 235008 51.3161 17.0701 486.749 520.021 1075.38 1075.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 780 6.4e-05 1024 0.055 2544 239616 50.5173 16.7311 495.021 520.057 1082.56 1082.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 780 6.4e-05 1024 0.055 2544 240640 50.7652 16.8055 824.608 522.597 1415 1415.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 780 6.4e-05 1024 0.055 2544 235520 51.5409 17.4675 583.734 522.076 1175.04 1175.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 780 6.4e-05 1024 0.055 2544 230400 51.3631 16.6327 474.153 515.803 1058.17 1058.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 780 6.4e-05 1024 0.055 2544 225280 53.189 16.7956 433.393 522.497 1026.1 1026.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 780 6.4e-05 1024 0.055 2550 239616 50.8256 16.8794 722.038 522.017 1311.98 1312.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 780 6.4e-05 1024 0.055 2550 237568 51.1788 16.7876 466.581 522.069 1056.84 1057.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 780 6.4e-05 1024 0.055 2550 233472 51.4272 16.7115 377.195 519.459 965.019 965.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 780 6.4e-05 1024 0.055 2550 240640 50.8429 16.8235 687.536 522.487 1277.91 1278.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 780 6.4e-05 1024 0.055 2550 240640 50.7638 16.8049 443.637 522.531 1033.96 1034.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 780 6.4e-05 1024 0.055 2550 230400 51.3741 16.6518 356.08 515.602 939.925 940.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 780 6.4e-05 1024 0.055 2550 235520 51.5471 16.7869 312.525 522.643 903.727 903.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 780 6.4e-05 1024 0.055 2550 239616 51.1685 17.7254 949.287 523.905 1542.31 1542.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 780 6.4e-05 1024 0.055 2550 233472 51.4004 16.7147 571.96 519.735 1160.03 1160.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 780 6.4e-05 1024 0.055 2550 230400 51.7692 16.7363 460.908 519.868 1049.5 1049.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 780 6.4e-05 1024 0.055 2550 221184 51.7949 16.7063 377.237 511.631 957.596 957.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 780 6.4e-05 1024 0.055 2550 236544 51.0313 16.8468 861.685 519.75 1449.53 1449.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 780 6.4e-05 1024 0.055 2550 236544 50.9512 16.7383 546.08 519.82 1133.82 1133.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 780 6.4e-05 1024 0.055 2550 236544 51.077 16.7536 446.646 519.536 1034.24 1034.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 780 6.4e-05 1024 0.055 2550 229376 51.8763 16.7976 389.99 519.523 978.41 978.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 780 6.4e-05 1024 0.055 2550 237568 51.16 16.784 840.791 521.95 1430.91 1431.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 780 6.4e-05 1024 0.055 2550 229376 51.6198 16.6487 523.095 517.1 1108.68 1108.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 780 6.4e-05 1024 0.055 2550 221184 51.7999 16.427 420.939 511.255 1000.64 1000.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 780 6.4e-05 1024 0.055 2550 212992 52.2869 16.2374 354.249 505.931 928.927 929.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 780 6.4e-05 1024 0.055 2550 235008 51.2903 16.7961 854.715 519.98 1443 1443.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 780 6.4e-05 1024 0.055 2550 230400 51.7839 16.9718 597.594 519.869 1186.45 1186.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 780 6.4e-05 1024 0.055 2550 235008 51.2896 16.832 504.659 519.403 1092.41 1092.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 780 6.4e-05 1024 0.055 2550 221184 53.2178 16.7203 451.49 520.126 1041.78 1041.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 780 6.4e-05 1024 0.055 2550 207360 51.1554 15.9621 388.423 495.362 951.122 951.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 780 6.4e-05 1024 0.055 2550 240640 50.7843 16.8585 851.676 522.177 1441.72 1441.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 780 6.4e-05 1024 0.055 2550 235520 51.5313 17.052 575.74 522.264 1166.81 1166.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 780 6.4e-05 1024 0.055 2550 230400 51.3705 16.8202 477.754 515.946 1062.11 1062.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 780 6.4e-05 1024 0.055 2550 225280 53.1798 16.7898 431.178 522.424 1023.8 1023.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 780 6.4e-05 1024 0.055 2550 230400 51.4184 16.6513 422.6 515.534 1006.43 1006.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 780 6.4e-05 1024 0.055 2580 239616 50.826 16.7916 679.991 522.452 1270.28 1270.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 780 6.4e-05 1024 0.055 2580 237568 51.1822 16.7832 445.085 521.968 1035.23 1035.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 780 6.4e-05 1024 0.055 2580 233472 51.4252 16.7137 357.103 519.308 944.775 944.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 780 6.4e-05 1024 0.055 2580 229376 51.6362 16.6506 303.071 517.097 888.672 888.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 780 6.4e-05 1024 0.055 2580 240640 50.8419 16.8235 960.471 522.1 1550.47 1550.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 780 6.4e-05 1024 0.055 2580 240640 50.7504 16.8037 595.017 522.151 1184.95 1185.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 780 6.4e-05 1024 0.055 2580 230400 51.3965 16.6333 465.565 515.741 1049.56 1049.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 780 6.4e-05 1024 0.055 2580 235520 51.5661 16.783 404.104 522.096 994.769 994.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 780 6.4e-05 1024 0.055 2580 239616 51.1494 16.8407 879.869 523.467 1471.55 1471.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 780 6.4e-05 1024 0.055 2580 233472 51.4369 16.7199 538.342 519.712 1126.44 1126.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 780 6.4e-05 1024 0.055 2580 230400 51.7909 16.7372 434.495 519.859 1023.1 1023.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 780 6.4e-05 1024 0.055 2580 221184 51.7926 16.4236 375.754 511.682 955.87 956.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 780 6.4e-05 1024 0.055 2580 230400 51.3696 16.6332 340.275 515.924 924.422 924.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 780 6.4e-05 1024 0.055 2580 236544 51.0287 16.7526 824.299 519.749 1412.06 1412.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 780 6.4e-05 1024 0.055 2580 236544 50.9557 16.7322 523.74 519.33 1110.98 1111.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 780 6.4e-05 1024 0.055 2580 236544 51.0754 16.7648 439.558 519.958 1027.58 1027.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 780 6.4e-05 1024 0.055 2580 229376 51.9038 16.7177 374.728 519.907 963.494 963.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 780 6.4e-05 1024 0.055 2580 215040 51.8715 16.2551 311.763 505.185 885.299 885.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 780 6.4e-05 1024 0.055 2580 237568 51.1778 16.7796 772.415 522.448 1363.05 1363.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 780 6.4e-05 1024 0.055 2580 229376 51.634 16.6593 493.523 516.672 1078.71 1078.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 780 6.4e-05 1024 0.055 2580 221184 51.8106 16.4288 395.658 511.258 975.379 975.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 780 6.4e-05 1024 0.055 2580 212992 52.2987 16.2348 344.182 505.725 918.659 918.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 780 6.4e-05 1024 0.055 2580 225280 53.1467 16.7931 334.302 522.854 927.319 927.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 780 6.4e-05 1024 0.055 2560 245760 49.9866 16.778 686.48 522.129 1275.6 1275.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 780 6.4e-05 1024 0.055 2560 245760 50.0588 16.7851 443.12 522.086 1032.27 1032.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 780 6.4e-05 1024 0.055 2560 239616 50.495 16.7109 358.954 519.449 945.825 946.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 780 6.4e-05 1024 0.055 2560 237568 50.5093 16.6555 306.438 516.681 890.503 890.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 780 6.4e-05 1024 0.055 2560 245760 50.1062 16.8243 936.387 522.414 1525.96 1526.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 780 6.4e-05 1024 0.055 2560 245760 50.0631 16.8122 574.581 522.532 1164.21 1164.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 780 6.4e-05 1024 0.055 2560 238080 50.2229 16.6404 457.804 515.298 1040.19 1040.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 780 6.4e-05 1024 0.055 2560 245760 50.0142 16.7861 406.433 522.576 996.032 996.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 780 6.4e-05 1024 0.055 2560 230400 51.462 16.6558 347.874 515.473 931.687 931.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 780 6.4e-05 1024 0.055 2560 245760 50.2816 16.8346 868.495 523.284 1459.12 1459.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 780 6.4e-05 1024 0.055 2560 239616 50.5095 16.7132 531.033 519.777 1118.25 1118.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 780 6.4e-05 1024 0.055 2560 239616 50.5797 17.2626 432.733 519.359 1020.15 1020.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 780 6.4e-05 1024 0.055 2560 233472 50.0154 16.427 374.512 511.752 952.935 953.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 780 6.4e-05 1024 0.055 2560 230400 51.3519 16.6338 326.398 515.431 910.035 910.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 780 6.4e-05 1024 0.055 2560 243712 49.9941 16.7508 801.734 519.747 1388.45 1388.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 780 6.4e-05 1024 0.055 2560 243712 49.9018 16.7362 508.874 519.816 1095.55 1095.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 780 6.4e-05 1024 0.055 2560 236544 51.0548 16.7539 419.946 519.901 1007.88 1008.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 780 6.4e-05 1024 0.055 2560 243712 49.8725 16.7158 379.578 519.881 966.268 966.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 780 6.4e-05 1024 0.055 2560 232960 49.1896 16.257 322.223 505.269 893.163 893.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 780 6.4e-05 1024 0.055 2560 245760 50.0328 16.78 784.772 522.131 1373.94 1374.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 780 6.4e-05 1024 0.055 2560 237568 50.5081 16.6723 496.638 516.674 1080.72 1080.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 780 6.4e-05 1024 0.055 2560 233472 50.0071 16.765 403.388 511.68 982.06 982.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 780 6.4e-05 1024 0.055 2560 229376 49.6718 16.238 359.315 506.279 931.732 931.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 780 6.4e-05 1024 0.055 2560 245760 50.0946 16.7977 353.202 522.423 942.742 942.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 780 6.4e-05 1024 0.055 2560 221184 48.9907 15.9216 295.948 495.499 856.579 856.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 780 6.4e-05 1024 0.055 2560 236544 51.8123 16.8363 664.754 523.364 1256.99 1257.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 780 6.4e-05 1024 0.055 2560 235520 51.5061 16.7793 748.768 522.423 1339.7 1339.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 780 6.4e-05 1024 0.055 2560 233472 51.7094 16.7829 481.293 522.508 1072.51 1072.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 780 6.4e-05 1024 0.055 2560 233472 51.4222 16.7167 390.091 519.254 977.707 977.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 780 6.4e-05 1024 0.055 2560 229376 51.6505 16.6469 343.818 517.034 929.365 929.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 780 6.4e-05 1024 0.055 2560 235520 51.5362 16.7822 324.449 522.63 915.619 915.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 780 6.4e-05 1024 0.055 2560 221184 51.7819 18.0075 280.768 511.257 862.034 862.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 780 6.4e-05 1024 0.055 2560 229376 51.8991 16.7196 274.717 519.974 863.529 863.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 780 6.4e-05 1024 0.055 2560 212992 52.3232 16.2394 243.227 506.291 818.302 818.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 780 6.4e-05 1024 0.055 2580 229376 51.9212 16.721 252.609 519.912 841.382 841.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 780 6.4e-05 1024 0.055 2560 243712 49.8672 16.7178 260.878 519.909 847.594 847.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 780 6.4e-05 1024 0.055 2550 215040 51.8762 16.2464 236.472 505.128 809.952 810.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 780 6.4e-05 1024 0.055 2544 215040 51.8685 16.2505 235.708 505.664 809.715 809.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 780 6.4e-05 1024 0.055 2528 237568 50.49 16.6564 291.681 516.635 875.685 875.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 780 6.4e-05 1024 0.055 2528 215040 49.8065 15.9233 405.026 495.504 966.486 966.668
