{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398711353698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398711353701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 14:55:53 2014 " "Processing started: Mon Apr 28 14:55:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398711353701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398711353701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off span_cme -c span_cme " "Command: quartus_map --read_settings_files=on --write_settings_files=off span_cme -c span_cme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398711353702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1398711354480 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interMonthSpread.sv(37) " "Verilog HDL information at interMonthSpread.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "interMonthSpread.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/interMonthSpread.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1398711354771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interMonthSpread.sv 1 1 " "Found 1 design units, including 1 entities, in source file interMonthSpread.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interMonthSpread " "Found entity 1: interMonthSpread" {  } { { "interMonthSpread.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/interMonthSpread.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398711354777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398711354777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanRisk.sv 1 1 " "Found 1 design units, including 1 entities, in source file scanRisk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scanRisk " "Found entity 1: scanRisk" {  } { { "scanRisk.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/scanRisk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398711354783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398711354783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "span_cme.sv 1 1 " "Found 1 design units, including 1 entities, in source file span_cme.sv" { { "Info" "ISGN_ENTITY_NAME" "1 span_cme " "Found entity 1: span_cme" {  } { { "span_cme.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/span_cme.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398711354788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398711354788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "span_cme " "Elaborating entity \"span_cme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398711354944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trash span_cme.sv(16) " "Verilog HDL or VHDL warning at span_cme.sv(16): object \"Trash\" assigned a value but never read" {  } { { "span_cme.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/span_cme.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398711354956 "|span_cme"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanRisk scanRisk:scanRisk0 " "Elaborating entity \"scanRisk\" for hierarchy \"scanRisk:scanRisk0\"" {  } { { "span_cme.sv" "scanRisk0" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/span_cme.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398711354961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 scanRisk.sv(125) " "Verilog HDL assignment warning at scanRisk.sv(125): truncated value with size 32 to match size of target (16)" {  } { { "scanRisk.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/scanRisk.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1398711354968 "|span_cme|scanRisk:scanRisk0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interMonthSpread interMonthSpread:interMonthSpread0 " "Elaborating entity \"interMonthSpread\" for hierarchy \"interMonthSpread:interMonthSpread0\"" {  } { { "span_cme.sv" "interMonthSpread0" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/span_cme.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398711354971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tsc123Start interMonthSpread.sv(14) " "Verilog HDL or VHDL warning at interMonthSpread.sv(14): object \"tsc123Start\" assigned a value but never read" {  } { { "interMonthSpread.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/interMonthSpread.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398711355018 "|span_cme|interMonthSpread:interMonthSpread0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TSC1Short interMonthSpread.sv(19) " "Verilog HDL or VHDL warning at interMonthSpread.sv(19): object \"TSC1Short\" assigned a value but never read" {  } { { "interMonthSpread.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/interMonthSpread.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398711355018 "|span_cme|interMonthSpread:interMonthSpread0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TSC3Long interMonthSpread.sv(19) " "Verilog HDL or VHDL warning at interMonthSpread.sv(19): object \"TSC3Long\" assigned a value but never read" {  } { { "interMonthSpread.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/interMonthSpread.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398711355018 "|span_cme|interMonthSpread:interMonthSpread0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TSC4Short interMonthSpread.sv(19) " "Verilog HDL or VHDL warning at interMonthSpread.sv(19): object \"TSC4Short\" assigned a value but never read" {  } { { "interMonthSpread.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/interMonthSpread.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398711355018 "|span_cme|interMonthSpread:interMonthSpread0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TSC5Long interMonthSpread.sv(19) " "Verilog HDL or VHDL warning at interMonthSpread.sv(19): object \"TSC5Long\" assigned a value but never read" {  } { { "interMonthSpread.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/interMonthSpread.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398711355018 "|span_cme|interMonthSpread:interMonthSpread0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TSC6Long interMonthSpread.sv(19) " "Verilog HDL or VHDL warning at interMonthSpread.sv(19): object \"TSC6Long\" assigned a value but never read" {  } { { "interMonthSpread.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/interMonthSpread.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398711355018 "|span_cme|interMonthSpread:interMonthSpread0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TSC6Short interMonthSpread.sv(19) " "Verilog HDL or VHDL warning at interMonthSpread.sv(19): object \"TSC6Short\" assigned a value but never read" {  } { { "interMonthSpread.sv" "" { Text "/home/user6/spring14/vvg2111/Desktop/restart/projectfortest/interMonthSpread.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398711355018 "|span_cme|interMonthSpread:interMonthSpread0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1398711366862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1398711370747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398711370747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2978 " "Implemented 2978 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1398711371492 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1398711371492 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2918 " "Implemented 2918 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1398711371492 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1398711371492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1398711371492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398711371634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 14:56:11 2014 " "Processing ended: Mon Apr 28 14:56:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398711371634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398711371634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398711371634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398711371634 ""}
