Analysis & Synthesis report for DE10_Standard
Tue Feb 14 12:57:23 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE10_Standard|uart_tx:T1|r_SM_Main
  9. State Machine - |DE10_Standard|uart_rx:R3|r_SM_Main
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |DE10_Standard
 15. Parameter Settings for User Entity Instance: uart_rx:R3
 16. Parameter Settings for User Entity Instance: uart_tx:T1
 17. Port Connectivity Checks: "uart_tx:T1"
 18. Port Connectivity Checks: "Binary_To_7Segment:seg6"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 14 12:57:22 2023           ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                   ; DE10_Standard                                   ;
; Top-level Entity Name           ; DE10_Standard                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 30423                                           ;
; Total pins                      ; 106                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; DE10_Standard      ; DE10_Standard      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.81        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.1%      ;
;     Processor 3            ;  27.1%      ;
;     Processor 4            ;  27.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; de10_standard.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 21266          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 15211          ;
;     -- 7 input functions                    ; 104            ;
;     -- 6 input functions                    ; 9318           ;
;     -- 5 input functions                    ; 1074           ;
;     -- 4 input functions                    ; 4047           ;
;     -- <=3 input functions                  ; 668            ;
;                                             ;                ;
; Dedicated logic registers                   ; 30423          ;
;                                             ;                ;
; I/O pins                                    ; 106            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 30422          ;
; Total fan-out                               ; 171347         ;
; Average fan-out                             ; 3.73           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                    ; Entity Name        ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------+--------------------+--------------+
; |DE10_Standard               ; 15211 (15103)       ; 30423 (30328)             ; 0                 ; 0          ; 106  ; 0            ; |DE10_Standard                         ; DE10_Standard      ; work         ;
;    |Binary_To_7Segment:seg1| ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg1 ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg2| ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg2 ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg3| ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg3 ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg4| ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg4 ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg5| ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg5 ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg6| ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg6 ; Binary_To_7Segment ; work         ;
;    |uart_rx:R3|              ; 42 (42)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|uart_rx:R3              ; uart_rx            ; work         ;
;    |uart_tx:T1|              ; 24 (24)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|uart_tx:T1              ; uart_tx            ; work         ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard|uart_tx:T1|r_SM_Main                                                                                            ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_TX_STOP_BIT ; r_SM_Main.s_TX_DATA_BITS ; r_SM_Main.s_TX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_TX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard|uart_rx:R3|r_SM_Main                                                                                            ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_RX_STOP_BIT ; r_SM_Main.s_RX_DATA_BITS ; r_SM_Main.s_RX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_RX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+-----------------------------------------+--------------------+
; Register name                           ; Reason for Removal ;
+-----------------------------------------+--------------------+
; Encrypted_pixels[638][1]                ; Lost fanout        ;
; Encrypted_pixels[638][0]                ; Lost fanout        ;
; Encrypted_pixels[578][1]                ; Lost fanout        ;
; Encrypted_pixels[578][0]                ; Lost fanout        ;
; Encrypted_pixels[357][0]                ; Lost fanout        ;
; Encrypted_pixels[398][0]                ; Lost fanout        ;
; Encrypted_pixels[265][0]                ; Lost fanout        ;
; Encrypted_pixels[552][5]                ; Lost fanout        ;
; Encrypted_pixels[552][4]                ; Lost fanout        ;
; Encrypted_pixels[552][3]                ; Lost fanout        ;
; Encrypted_pixels[552][2]                ; Lost fanout        ;
; Encrypted_pixels[552][1]                ; Lost fanout        ;
; Encrypted_pixels[552][0]                ; Lost fanout        ;
; Encrypted_pixels[329][2]                ; Lost fanout        ;
; Encrypted_pixels[329][1]                ; Lost fanout        ;
; Encrypted_pixels[329][0]                ; Lost fanout        ;
; Encrypted_pixels[684][0]                ; Lost fanout        ;
; Encrypted_pixels[542][2]                ; Lost fanout        ;
; Encrypted_pixels[542][1]                ; Lost fanout        ;
; Encrypted_pixels[542][0]                ; Lost fanout        ;
; Encrypted_pixels[321][0]                ; Lost fanout        ;
; Encrypted_pixels[438][2]                ; Lost fanout        ;
; Encrypted_pixels[438][1]                ; Lost fanout        ;
; Encrypted_pixels[438][0]                ; Lost fanout        ;
; Encrypted_pixels[652][0]                ; Lost fanout        ;
; Encrypted_pixels[73][2]                 ; Lost fanout        ;
; Encrypted_pixels[73][1]                 ; Lost fanout        ;
; Encrypted_pixels[73][0]                 ; Lost fanout        ;
; Encrypted_pixels[571][5]                ; Lost fanout        ;
; Encrypted_pixels[571][4]                ; Lost fanout        ;
; Encrypted_pixels[571][3]                ; Lost fanout        ;
; Encrypted_pixels[571][2]                ; Lost fanout        ;
; Encrypted_pixels[571][1]                ; Lost fanout        ;
; Encrypted_pixels[571][0]                ; Lost fanout        ;
; Encrypted_pixels[487][0]                ; Lost fanout        ;
; Encrypted_pixels[537][2]                ; Lost fanout        ;
; Encrypted_pixels[537][1]                ; Lost fanout        ;
; Encrypted_pixels[537][0]                ; Lost fanout        ;
; Encrypted_pixels[298][1]                ; Lost fanout        ;
; Encrypted_pixels[298][0]                ; Lost fanout        ;
; Encrypted_pixels[520][1]                ; Lost fanout        ;
; Encrypted_pixels[520][0]                ; Lost fanout        ;
; Encrypted_pixels[301][1]                ; Lost fanout        ;
; Encrypted_pixels[301][0]                ; Lost fanout        ;
; Encrypted_pixels[238][1]                ; Lost fanout        ;
; Encrypted_pixels[238][0]                ; Lost fanout        ;
; Encrypted_pixels[713][2]                ; Lost fanout        ;
; Encrypted_pixels[713][1]                ; Lost fanout        ;
; Encrypted_pixels[713][0]                ; Lost fanout        ;
; Encrypted_pixels[426][0]                ; Lost fanout        ;
; Encrypted_pixels[538][3]                ; Lost fanout        ;
; Encrypted_pixels[538][2]                ; Lost fanout        ;
; Encrypted_pixels[538][1]                ; Lost fanout        ;
; Encrypted_pixels[538][0]                ; Lost fanout        ;
; Encrypted_pixels[375][2]                ; Lost fanout        ;
; Encrypted_pixels[375][1]                ; Lost fanout        ;
; Encrypted_pixels[375][0]                ; Lost fanout        ;
; Encrypted_pixels[216][1]                ; Lost fanout        ;
; Encrypted_pixels[216][0]                ; Lost fanout        ;
; Encrypted_pixels[319][1]                ; Lost fanout        ;
; Encrypted_pixels[319][0]                ; Lost fanout        ;
; Encrypted_pixels[685][0]                ; Lost fanout        ;
; Encrypted_pixels[345][0]                ; Lost fanout        ;
; Encrypted_pixels[213][1]                ; Lost fanout        ;
; Encrypted_pixels[213][0]                ; Lost fanout        ;
; Encrypted_pixels[539][1]                ; Lost fanout        ;
; Encrypted_pixels[539][0]                ; Lost fanout        ;
; Encrypted_pixels[488][5]                ; Lost fanout        ;
; Encrypted_pixels[488][4]                ; Lost fanout        ;
; Encrypted_pixels[488][3]                ; Lost fanout        ;
; Encrypted_pixels[488][2]                ; Lost fanout        ;
; Encrypted_pixels[488][1]                ; Lost fanout        ;
; Encrypted_pixels[488][0]                ; Lost fanout        ;
; Encrypted_pixels[293][0]                ; Lost fanout        ;
; Encrypted_pixels[653][2]                ; Lost fanout        ;
; Encrypted_pixels[653][1]                ; Lost fanout        ;
; Encrypted_pixels[653][0]                ; Lost fanout        ;
; Encrypted_pixels[510][0]                ; Lost fanout        ;
; Encrypted_pixels[567][5]                ; Lost fanout        ;
; Encrypted_pixels[567][4]                ; Lost fanout        ;
; Encrypted_pixels[567][3]                ; Lost fanout        ;
; Encrypted_pixels[567][2]                ; Lost fanout        ;
; Encrypted_pixels[567][1]                ; Lost fanout        ;
; Encrypted_pixels[567][0]                ; Lost fanout        ;
; Encrypted_pixels[273][2]                ; Lost fanout        ;
; Encrypted_pixels[273][1]                ; Lost fanout        ;
; Encrypted_pixels[273][0]                ; Lost fanout        ;
; Encrypted_pixels[383][2]                ; Lost fanout        ;
; Encrypted_pixels[383][1]                ; Lost fanout        ;
; Encrypted_pixels[383][0]                ; Lost fanout        ;
; Encrypted_pixels[654][5]                ; Lost fanout        ;
; Encrypted_pixels[654][4]                ; Lost fanout        ;
; Encrypted_pixels[654][3]                ; Lost fanout        ;
; Encrypted_pixels[654][2]                ; Lost fanout        ;
; Encrypted_pixels[654][1]                ; Lost fanout        ;
; Encrypted_pixels[654][0]                ; Lost fanout        ;
; Encrypted_pixels[597][2]                ; Lost fanout        ;
; Encrypted_pixels[597][1]                ; Lost fanout        ;
; Encrypted_pixels[597][0]                ; Lost fanout        ;
; Encrypted_pixels[410][3]                ; Lost fanout        ;
; Encrypted_pixels[410][2]                ; Lost fanout        ;
; Encrypted_pixels[410][1]                ; Lost fanout        ;
; Encrypted_pixels[410][0]                ; Lost fanout        ;
; Encrypted_pixels[267][0]                ; Lost fanout        ;
; Encrypted_pixels[272][2]                ; Lost fanout        ;
; Encrypted_pixels[272][1]                ; Lost fanout        ;
; Encrypted_pixels[272][0]                ; Lost fanout        ;
; Encrypted_pixels[350][3]                ; Lost fanout        ;
; Encrypted_pixels[350][2]                ; Lost fanout        ;
; Encrypted_pixels[350][1]                ; Lost fanout        ;
; Encrypted_pixels[350][0]                ; Lost fanout        ;
; Encrypted_pixels[516][2]                ; Lost fanout        ;
; Encrypted_pixels[516][1]                ; Lost fanout        ;
; Encrypted_pixels[516][0]                ; Lost fanout        ;
; Encrypted_pixels[344][5]                ; Lost fanout        ;
; Encrypted_pixels[344][4]                ; Lost fanout        ;
; Encrypted_pixels[344][3]                ; Lost fanout        ;
; Encrypted_pixels[344][2]                ; Lost fanout        ;
; Encrypted_pixels[344][1]                ; Lost fanout        ;
; Encrypted_pixels[344][0]                ; Lost fanout        ;
; Encrypted_pixels[290][1]                ; Lost fanout        ;
; Encrypted_pixels[290][0]                ; Lost fanout        ;
; Encrypted_pixels[296][1]                ; Lost fanout        ;
; Encrypted_pixels[296][0]                ; Lost fanout        ;
; Encrypted_pixels[297][2]                ; Lost fanout        ;
; Encrypted_pixels[297][1]                ; Lost fanout        ;
; Encrypted_pixels[297][0]                ; Lost fanout        ;
; Encrypted_pixels[206][1]                ; Lost fanout        ;
; Encrypted_pixels[206][0]                ; Lost fanout        ;
; Encrypted_pixels[609][0]                ; Lost fanout        ;
; Encrypted_pixels[460][3]                ; Lost fanout        ;
; Encrypted_pixels[460][2]                ; Lost fanout        ;
; Encrypted_pixels[460][1]                ; Lost fanout        ;
; Encrypted_pixels[460][0]                ; Lost fanout        ;
; uart_tx:T1|r_SM_Main~2                  ; Lost fanout        ;
; uart_tx:T1|r_SM_Main~3                  ; Lost fanout        ;
; uart_rx:R3|r_SM_Main~2                  ; Lost fanout        ;
; uart_rx:R3|r_SM_Main~3                  ; Lost fanout        ;
; Total Number of Removed Registers = 138 ;                    ;
+-----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 30423 ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30356 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_rx:R3|r_Rx_Data                   ; 12      ;
; uart_rx:R3|r_Rx_Data_R                 ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard|count_label_bytes[1]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE10_Standard|mem_address[5]              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE10_Standard|serial_transmit_reg[7]      ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE10_Standard|serial_transmit_reg[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|Label                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|Label                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|Label                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|Label                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Standard|encrypted_pixel_address[7]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard|count_bytes[6]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard|uart_tx:T1|r_Clock_Count[5] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard|uart_rx:R3|r_Clock_Count[6] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|uart_tx:T1|r_Bit_Index      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|uart_rx:R3|r_Bit_Index      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE10_Standard ;
+-----------------+-------+-----------------------------------------------------+
; Parameter Name  ; Value ; Type                                                ;
+-----------------+-------+-----------------------------------------------------+
; req_byte_length ; 4     ; Signed Integer                                      ;
; storage_length  ; 784   ; Signed Integer                                      ;
+-----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:R3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; CLKS_PER_BIT   ; 53    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:T1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; CLKS_PER_BIT   ; 53    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:T1"                   ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; o_Tx_Active ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Binary_To_7Segment:seg6" ;
+-----------------+-------+----------+----------------+
; Port            ; Type  ; Severity ; Details        ;
+-----------------+-------+----------+----------------+
; i_Binary_Num[2] ; Input ; Info     ; Stuck at GND   ;
+-----------------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 30423                       ;
;     ENA               ; 30282                       ;
;     ENA SCLR          ; 74                          ;
;     plain             ; 67                          ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 15212                       ;
;     arith             ; 103                         ;
;         1 data inputs ; 102                         ;
;         2 data inputs ; 1                           ;
;     extend            ; 104                         ;
;         7 data inputs ; 104                         ;
;     normal            ; 15005                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 186                         ;
;         3 data inputs ; 370                         ;
;         4 data inputs ; 4047                        ;
;         5 data inputs ; 1074                        ;
;         6 data inputs ; 9318                        ;
; boundary_port         ; 106                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 7.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Tue Feb 14 12:56:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file de10_standard.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: DE10_Standard File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 6
    Info (12023): Found entity 2: Binary_To_7Segment File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 956
    Info (12023): Found entity 3: uart_rx File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1023
    Info (12023): Found entity 4: uart_tx File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1172
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1031): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1031
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1032): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1032
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1033): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1033
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1034): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1034
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1035): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1035
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1183): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1183
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1184): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1184
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1185): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1185
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1186): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1186
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(1187): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1187
Info (12127): Elaborating entity "DE10_Standard" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de10_standard.v(53): object "mem_wr" assigned a value but never read File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at de10_standard.v(54): object "first_val_receive" assigned a value but never read File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at de10_standard.v(66): object "Allpixel_receive_complete" assigned a value but never read File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 66
Warning (10230): Verilog HDL assignment warning at de10_standard.v(124): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 124
Warning (10230): Verilog HDL assignment warning at de10_standard.v(137): truncated value with size 32 to match size of target (10) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 137
Warning (10230): Verilog HDL assignment warning at de10_standard.v(174): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 174
Warning (10034): Output port "LEDR[9..2]" at de10_standard.v(21) has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
Warning (10034): Output port "LEDR[0]" at de10_standard.v(21) has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
Info (12128): Elaborating entity "Binary_To_7Segment" for hierarchy "Binary_To_7Segment:seg1" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 77
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:R3" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 101
Warning (10230): Verilog HDL assignment warning at de10_standard.v(1088): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1088
Warning (10230): Verilog HDL assignment warning at de10_standard.v(1099): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1099
Warning (10230): Verilog HDL assignment warning at de10_standard.v(1110): truncated value with size 32 to match size of target (3) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1110
Warning (10230): Verilog HDL assignment warning at de10_standard.v(1128): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1128
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:T1" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 188
Warning (10230): Verilog HDL assignment warning at de10_standard.v(1226): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1226
Warning (10230): Verilog HDL assignment warning at de10_standard.v(1244): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1244
Warning (10230): Verilog HDL assignment warning at de10_standard.v(1254): truncated value with size 32 to match size of target (3) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1254
Warning (10230): Verilog HDL assignment warning at de10_standard.v(1274): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 1274
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "pixels" is uninferred due to asynchronous read logic File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 56
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[1]~synth" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 33
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 138 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/DE10_Standard.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/de10_standard.v Line: 18
Info (21057): Implemented 45584 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 45478 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 5079 megabytes
    Info: Processing ended: Tue Feb 14 12:57:23 2023
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Quartus_Projects/DecisionTree_Comb_ENC_GPIO_UART/OPE/Verilog Project/DE10_Standard.map.smsg.


