#           time             counts unit events
     0.050073138         51,693,789      mem_inst_retired.any                                          (35.54%)
     0.050073138         16,199,767      branch-instructions                                           (35.54%)
     0.050073138             21,149      branch-misses             #    0.13% of all branches          (35.38%)
     0.050073138        103,189,625      instructions              #    0.81  insn per cycle           (43.52%)
     0.050073138        127,007,407      cycles                                                        (43.51%)
     0.050073138          1,020,987      L1-icache-load-misses                                         (40.37%)
     0.050073138         23,166,577      L1-dcache-loads                                               (40.37%)
     0.050073138          2,049,753      L1-dcache-load-misses     #    8.85% of all L1-dcache accesses  (40.35%)
     0.050073138             39,413      L2-loads                                                      (32.07%)
     0.050073138             11,859      L2-load-misses            #   31.67% of all LL-cache accesses  (32.21%)
     0.050073138             35,471      LLC-loads                                                     (32.21%)
     0.050073138             12,501      LLC-load-misses           #   33.39% of all LL-cache accesses  (32.40%)
     0.100481630         48,999,907      mem_inst_retired.any                                          (35.81%)
     0.100481630         16,331,436      branch-instructions                                           (36.52%)
     0.100481630             15,073      branch-misses             #    0.09% of all branches          (36.51%)
     0.100481630        108,726,564      instructions              #    0.83  insn per cycle           (44.45%)
     0.100481630        130,254,041      cycles                                                        (44.45%)
     0.100481630            930,984      L1-icache-load-misses                                         (40.40%)
     0.100481630         22,785,602      L1-dcache-loads                                               (39.68%)
     0.100481630          2,249,090      L1-dcache-load-misses     #    9.87% of all L1-dcache accesses  (39.68%)
     0.100481630             29,640      L2-loads                                                      (31.74%)
     0.100481630              8,872      L2-load-misses            #   33.49% of all LL-cache accesses  (31.74%)
     0.100481630             23,338      LLC-loads                                                     (31.74%)
     0.100481630              5,548      LLC-load-misses           #   20.94% of all LL-cache accesses  (31.74%)
     0.150960773         61,084,320      mem_inst_retired.any                                          (31.88%)
     0.150960773         20,307,317      branch-instructions                                           (36.83%)
     0.150960773             14,592      branch-misses             #    0.07% of all branches          (36.74%)
     0.150960773        131,057,059      instructions              #    1.01  insn per cycle           (44.71%)
     0.150960773        129,757,571      cycles                                                        (44.55%)
     0.150960773            505,059      L1-icache-load-misses                                         (44.55%)
     0.150960773         24,932,686      L1-dcache-loads                                               (39.39%)
     0.150960773          2,233,364      L1-dcache-load-misses     #    8.96% of all L1-dcache accesses  (39.35%)
     0.150960773             32,693      L2-loads                                                      (31.54%)
     0.150960773              9,701      L2-load-misses            #   28.23% of all LL-cache accesses  (31.54%)
     0.150960773             36,032      LLC-loads                                                     (31.76%)
     0.150960773             23,138      LLC-load-misses           #   67.34% of all LL-cache accesses  (31.88%)
     0.201313061         74,460,086      mem_inst_retired.any                                          (31.78%)
     0.201313061         35,798,639      branch-instructions                                           (34.09%)
     0.201313061            124,915      branch-misses             #    0.35% of all branches          (36.44%)
     0.201313061        152,069,746      instructions              #    1.17  insn per cycle           (44.38%)
     0.201313061        130,268,857      cycles                                                        (44.38%)
     0.201313061            298,121      L1-icache-load-misses                                         (44.38%)
     0.201313061         32,675,044      L1-dcache-loads                                               (42.10%)
     0.201313061          2,299,480      L1-dcache-load-misses     #    7.04% of all L1-dcache accesses  (39.72%)
     0.201313061             32,339      L2-loads                                                      (31.78%)
     0.201313061             15,582      L2-load-misses            #   62.08% of all LL-cache accesses  (31.78%)
     0.201313061             17,857      LLC-loads                                                     (31.78%)
     0.201313061             14,203      LLC-load-misses           #   56.59% of all LL-cache accesses  (31.78%)
     0.251644993         79,002,936      mem_inst_retired.any                                          (31.89%)
     0.251644993          8,043,921      branch-instructions                                           (31.89%)
     0.251644993            190,910      branch-misses             #    2.37% of all branches          (36.54%)
     0.251644993        196,385,140      instructions              #    1.51  insn per cycle           (44.52%)
     0.251644993        129,842,260      cycles                                                        (44.51%)
     0.251644993             61,113      L1-icache-load-misses                                         (44.37%)
     0.251644993         73,369,493      L1-dcache-loads                                               (44.37%)
     0.251644993          1,619,028      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.72%)
     0.251644993            797,375      L2-loads                                                      (31.57%)
     0.251644993            874,550      L2-load-misses            #  109.71% of all LL-cache accesses  (31.71%)
     0.251644993            796,893      LLC-loads                                                     (31.71%)
     0.251644993            681,103      LLC-load-misses           #   85.44% of all LL-cache accesses  (31.71%)
     0.301979236         66,515,863      mem_inst_retired.any                                          (31.79%)
     0.301979236          1,820,384      branch-instructions                                           (31.78%)
     0.301979236             46,680      branch-misses             #    2.56% of all branches          (32.74%)
     0.301979236        146,524,283      instructions              #    1.13  insn per cycle           (44.36%)
     0.301979236        130,101,057      cycles                                                        (44.37%)
     0.301979236             32,317      L1-icache-load-misses                                         (44.37%)
     0.301979236         58,386,772      L1-dcache-loads                                               (44.37%)
     0.301979236         10,209,645      L1-dcache-load-misses     #   17.49% of all L1-dcache accesses  (43.45%)
     0.301979236            112,129      L2-loads                                                      (31.79%)
     0.301979236             96,328      L2-load-misses            #   81.32% of all LL-cache accesses  (31.79%)
     0.301979236            124,788      LLC-loads                                                     (31.79%)
     0.301979236             82,311      LLC-load-misses           #   69.49% of all LL-cache accesses  (31.79%)
     0.352310682         64,017,944      mem_inst_retired.any                                          (31.84%)
     0.352310682          1,827,913      branch-instructions                                           (31.84%)
     0.352310682             24,577      branch-misses             #    1.34% of all branches          (31.84%)
     0.352310682        157,661,383      instructions              #    1.21  insn per cycle           (44.07%)
     0.352310682        129,835,119      cycles                                                        (44.44%)
     0.352310682             16,899      L1-icache-load-misses                                         (44.44%)
     0.352310682         41,986,007      L1-dcache-loads                                               (44.44%)
     0.352310682          9,363,000      L1-dcache-load-misses     #   22.30% of all L1-dcache accesses  (44.27%)
     0.352310682             90,835      L2-loads                                                      (31.68%)
     0.352310682             61,312      L2-load-misses            #   71.07% of all LL-cache accesses  (31.68%)
     0.352310682             81,715      LLC-loads                                                     (31.68%)
     0.352310682             63,822      LLC-load-misses           #   73.98% of all LL-cache accesses  (31.85%)
     0.402808807         81,913,244      mem_inst_retired.any                                          (31.68%)
     0.402808807          2,213,599      branch-instructions                                           (31.68%)
     0.402808807             61,659      branch-misses             #    2.79% of all branches          (31.68%)
     0.402808807        159,082,866      instructions              #    1.22  insn per cycle           (39.60%)
     0.402808807        130,671,471      cycles                                                        (44.56%)
     0.402808807             13,773      L1-icache-load-misses                                         (44.56%)
     0.402808807         50,734,483      L1-dcache-loads                                               (44.56%)
     0.402808807          9,827,807      L1-dcache-load-misses     #   19.37% of all L1-dcache accesses  (44.55%)
     0.402808807             74,946      L2-loads                                                      (31.68%)
     0.402808807             61,493      L2-load-misses            #   73.87% of all LL-cache accesses  (31.68%)
     0.402808807             91,553      LLC-loads                                                     (31.68%)
     0.402808807             68,580      LLC-load-misses           #   82.38% of all LL-cache accesses  (31.69%)
     0.453141891         87,880,819      mem_inst_retired.any                                          (31.79%)
     0.453141891          2,484,506      branch-instructions                                           (31.79%)
     0.453141891             27,756      branch-misses             #    1.12% of all branches          (31.79%)
     0.453141891        220,578,566      instructions              #    1.69  insn per cycle           (39.74%)
     0.453141891        130,288,110      cycles                                                        (42.35%)
     0.453141891             10,424      L1-icache-load-misses                                         (44.37%)
     0.453141891         61,303,203      L1-dcache-loads                                               (44.37%)
     0.453141891         12,361,943      L1-dcache-load-misses     #   20.17% of all L1-dcache accesses  (44.37%)
     0.453141891            128,642      L2-loads                                                      (33.83%)
     0.453141891             99,587      L2-load-misses            #   76.64% of all LL-cache accesses  (31.79%)
     0.453141891            131,234      LLC-loads                                                     (31.79%)
     0.453141891             98,052      LLC-load-misses           #   75.46% of all LL-cache accesses  (31.79%)
     0.503504881         83,258,413      mem_inst_retired.any                                          (31.77%)
     0.503504881          2,432,268      branch-instructions                                           (31.77%)
     0.503504881             61,060      branch-misses             #    2.51% of all branches          (31.77%)
     0.503504881        174,426,822      instructions              #    1.34  insn per cycle           (39.71%)
     0.503504881        130,326,427      cycles                                                        (39.70%)
     0.503504881              9,521      L1-icache-load-misses                                         (44.41%)
     0.503504881         55,764,157      L1-dcache-loads                                               (44.40%)
     0.503504881         12,439,653      L1-dcache-load-misses     #   22.31% of all L1-dcache accesses  (44.41%)
     0.503504881            100,520      L2-loads                                                      (36.47%)
     0.503504881             80,834      L2-load-misses            #   72.03% of all LL-cache accesses  (31.77%)
     0.503504881            123,925      LLC-loads                                                     (31.77%)
     0.503504881            103,032      LLC-load-misses           #   91.81% of all LL-cache accesses  (31.77%)
     0.553855316         98,840,757      mem_inst_retired.any                                          (31.78%)
     0.553855316          2,481,702      branch-instructions                                           (31.78%)
     0.553855316              8,269      branch-misses             #    0.33% of all branches          (31.78%)
     0.553855316        230,322,120      instructions              #    1.77  insn per cycle           (39.72%)
     0.553855316        130,324,788      cycles                                                        (39.72%)
     0.553855316             10,997      L1-icache-load-misses                                         (40.95%)
     0.553855316         60,989,770      L1-dcache-loads                                               (44.39%)
     0.553855316         12,504,570      L1-dcache-load-misses     #   20.50% of all L1-dcache accesses  (44.39%)
     0.553855316            124,983      L2-loads                                                      (36.44%)
     0.553855316             95,349      L2-load-misses            #   78.98% of all LL-cache accesses  (35.24%)
     0.553855316            116,479      LLC-loads                                                     (31.78%)
     0.553855316             75,696      LLC-load-misses           #   62.70% of all LL-cache accesses  (31.78%)
     0.604194570         83,230,021      mem_inst_retired.any                                          (31.79%)
     0.604194570          2,410,304      branch-instructions                                           (31.78%)
     0.604194570             64,162      branch-misses             #    2.66% of all branches          (31.78%)
     0.604194570        173,928,473      instructions              #    1.33  insn per cycle           (39.73%)
     0.604194570        130,304,861      cycles                                                        (39.73%)
     0.604194570             10,239      L1-icache-load-misses                                         (39.73%)
     0.604194570         52,696,661      L1-dcache-loads                                               (44.23%)
     0.604194570         13,781,445      L1-dcache-load-misses     #   26.15% of all L1-dcache accesses  (44.37%)
     0.604194570            136,563      L2-loads                                                      (36.43%)
     0.604194570            100,852      L2-load-misses            #   73.97% of all LL-cache accesses  (36.43%)
     0.604194570            136,113      LLC-loads                                                     (31.95%)
     0.604194570             97,942      LLC-load-misses           #   71.84% of all LL-cache accesses  (31.79%)
     0.654534501        104,539,727      mem_inst_retired.any                                          (31.78%)
     0.654534501          2,590,161      branch-instructions                                           (31.78%)
     0.654534501             10,569      branch-misses             #    0.41% of all branches          (31.78%)
     0.654534501        214,358,773      instructions              #    1.64  insn per cycle           (39.73%)
     0.654534501        130,312,522      cycles                                                        (39.72%)
     0.654534501             11,390      L1-icache-load-misses                                         (39.73%)
     0.654534501         53,276,586      L1-dcache-loads                                               (39.72%)
     0.654534501         13,191,178      L1-dcache-load-misses     #   24.76% of all L1-dcache accesses  (44.39%)
     0.654534501            112,460      L2-loads                                                      (36.44%)
     0.654534501             74,912      L2-load-misses            #   76.71% of all LL-cache accesses  (36.44%)
     0.654534501             82,864      LLC-loads                                                     (36.44%)
     0.654534501             54,383      LLC-load-misses           #   55.68% of all LL-cache accesses  (31.78%)
     0.704911171         83,482,899      mem_inst_retired.any                                          (31.76%)
     0.704911171          2,416,236      branch-instructions                                           (31.76%)
     0.704911171             62,249      branch-misses             #    2.58% of all branches          (31.76%)
     0.704911171        173,564,675      instructions              #    1.33  insn per cycle           (39.70%)
     0.704911171        130,343,383      cycles                                                        (39.70%)
     0.704911171              8,603      L1-icache-load-misses                                         (39.71%)
     0.704911171         56,999,732      L1-dcache-loads                                               (39.70%)
     0.704911171         11,808,548      L1-dcache-load-misses     #   20.72% of all L1-dcache accesses  (42.84%)
     0.704911171             96,236      L2-loads                                                      (36.47%)
     0.704911171             78,614      L2-load-misses            #   73.32% of all LL-cache accesses  (36.47%)
     0.704911171            118,191      LLC-loads                                                     (36.47%)
     0.704911171             97,326      LLC-load-misses           #   90.78% of all LL-cache accesses  (33.35%)
     0.755275999        101,638,386      mem_inst_retired.any                                          (31.77%)
     0.755275999          2,510,594      branch-instructions                                           (31.77%)
     0.755275999             43,623      branch-misses             #    1.74% of all branches          (31.77%)
     0.755275999        189,848,925      instructions              #    1.46  insn per cycle           (39.71%)
     0.755275999        130,377,532      cycles                                                        (39.71%)
     0.755275999              9,867      L1-icache-load-misses                                         (39.71%)
     0.755275999         50,795,876      L1-dcache-loads                                               (39.71%)
     0.755275999         13,441,343      L1-dcache-load-misses     #   26.46% of all L1-dcache accesses  (39.71%)
     0.755275999            124,056      L2-loads                                                      (36.47%)
     0.755275999             81,760      L2-load-misses            #   71.97% of all LL-cache accesses  (36.47%)
     0.755275999            103,142      LLC-loads                                                     (36.47%)
     0.755275999             66,651      LLC-load-misses           #   58.67% of all LL-cache accesses  (36.47%)
     0.805619769         86,731,961      mem_inst_retired.any                                          (34.75%)
     0.805619769          2,454,382      branch-instructions                                           (31.78%)
     0.805619769             54,158      branch-misses             #    2.21% of all branches          (31.78%)
     0.805619769        193,001,579      instructions              #    1.48  insn per cycle           (39.72%)
     0.805619769        130,304,335      cycles                                                        (39.72%)
     0.805619769              9,102      L1-icache-load-misses                                         (39.73%)
     0.805619769         65,577,034      L1-dcache-loads                                               (39.73%)
     0.805619769         11,212,782      L1-dcache-load-misses     #   17.10% of all L1-dcache accesses  (39.73%)
     0.805619769             78,194      L2-loads                                                      (33.45%)
     0.805619769             71,730      L2-load-misses            #   77.90% of all LL-cache accesses  (36.43%)
     0.805619769            105,966      LLC-loads                                                     (36.43%)
     0.805619769             85,472      LLC-load-misses           #   92.82% of all LL-cache accesses  (36.43%)
     0.855964135         85,578,736      mem_inst_retired.any                                          (36.45%)
     0.855964135          2,461,888      branch-instructions                                           (31.77%)
     0.855964135             66,164      branch-misses             #    2.69% of all branches          (31.77%)
     0.855964135        171,092,582      instructions              #    1.31  insn per cycle           (39.71%)
     0.855964135        130,270,074      cycles                                                        (39.71%)
     0.855964135             12,091      L1-icache-load-misses                                         (39.71%)
     0.855964135         51,618,604      L1-dcache-loads                                               (39.74%)
     0.855964135         13,382,602      L1-dcache-load-misses     #   25.93% of all L1-dcache accesses  (39.74%)
     0.855964135            134,804      L2-loads                                                      (31.79%)
     0.855964135             93,092      L2-load-misses            #   71.98% of all LL-cache accesses  (36.45%)
     0.855964135            123,862      LLC-loads                                                     (36.45%)
     0.855964135             96,413      LLC-load-misses           #   74.55% of all LL-cache accesses  (36.45%)
     0.906302702         86,318,535      mem_inst_retired.any                                          (36.43%)
     0.906302702          2,347,042      branch-instructions                                           (36.12%)
     0.906302702             22,188      branch-misses             #    0.95% of all branches          (31.78%)
     0.906302702        216,687,249      instructions              #    1.66  insn per cycle           (39.73%)
     0.906302702        130,280,521      cycles                                                        (39.73%)
     0.906302702             14,246      L1-icache-load-misses                                         (39.73%)
     0.906302702         66,755,106      L1-dcache-loads                                               (39.73%)
     0.906302702         11,127,134      L1-dcache-load-misses     #   16.67% of all L1-dcache accesses  (39.73%)
     0.906302702            100,844      L2-loads                                                      (31.78%)
     0.906302702             83,881      L2-load-misses            #   72.43% of all LL-cache accesses  (32.09%)
     0.906302702            130,777      LLC-loads                                                     (36.43%)
     0.906302702            100,277      LLC-load-misses           #   86.59% of all LL-cache accesses  (36.43%)
     0.956628992         91,058,183      mem_inst_retired.any                                          (36.41%)
     0.956628992          2,448,694      branch-instructions                                           (36.41%)
     0.956628992             59,413      branch-misses             #    2.43% of all branches          (32.80%)
     0.956628992        176,253,561      instructions              #    1.35  insn per cycle           (40.75%)
     0.956628992        130,275,325      cycles                                                        (39.74%)
     0.956628992              8,162      L1-icache-load-misses                                         (39.74%)
     0.956628992         52,229,394      L1-dcache-loads                                               (39.74%)
     0.956628992         13,658,462      L1-dcache-load-misses     #   26.15% of all L1-dcache accesses  (39.74%)
     0.956628992            132,926      L2-loads                                                      (31.79%)
     0.956628992             94,963      L2-load-misses            #   76.62% of all LL-cache accesses  (31.79%)
     0.956628992            114,961      LLC-loads                                                     (35.39%)
     0.956628992             83,559      LLC-load-misses           #   67.42% of all LL-cache accesses  (36.41%)
     1.006990539         92,025,744      mem_inst_retired.any                                          (36.46%)
     1.006990539          2,466,310      branch-instructions                                           (36.46%)
     1.006990539             16,278      branch-misses             #    0.66% of all branches          (36.47%)
     1.006990539        222,344,863      instructions              #    1.71  insn per cycle           (44.40%)
     1.006990539        130,347,431      cycles                                                        (39.71%)
     1.006990539              9,619      L1-icache-load-misses                                         (39.71%)
     1.006990539         60,390,736      L1-dcache-loads                                               (39.71%)
     1.006990539         12,624,351      L1-dcache-load-misses     #   20.90% of all L1-dcache accesses  (39.71%)
     1.006990539            133,342      L2-loads                                                      (31.77%)
     1.006990539            105,005      L2-load-misses            #   78.93% of all LL-cache accesses  (31.77%)
     1.006990539            132,740      LLC-loads                                                     (31.77%)
     1.006990539             90,603      LLC-load-misses           #   68.10% of all LL-cache accesses  (36.46%)
     1.057334314         98,188,755      mem_inst_retired.any                                          (36.44%)
     1.057334314          2,486,974      branch-instructions                                           (36.44%)
     1.057334314             47,341      branch-misses             #    1.90% of all branches          (36.44%)
     1.057334314        184,508,717      instructions              #    1.42  insn per cycle           (44.39%)
     1.057334314        130,306,159      cycles                                                        (42.15%)
     1.057334314             11,447      L1-icache-load-misses                                         (39.72%)
     1.057334314         52,917,519      L1-dcache-loads                                               (39.72%)
     1.057334314         12,866,440      L1-dcache-load-misses     #   24.31% of all L1-dcache accesses  (39.72%)
     1.057334314            102,722      L2-loads                                                      (31.78%)
     1.057334314             66,785      L2-load-misses            #   74.92% of all LL-cache accesses  (31.78%)
     1.057334314             75,558      LLC-loads                                                     (31.78%)
     1.057334314             56,608      LLC-load-misses           #   63.50% of all LL-cache accesses  (34.00%)
     1.107685312         87,362,918      mem_inst_retired.any                                          (36.45%)
     1.107685312          2,490,798      branch-instructions                                           (36.45%)
     1.107685312             35,987      branch-misses             #    1.44% of all branches          (36.44%)
     1.107685312        199,848,707      instructions              #    1.53  insn per cycle           (44.39%)
     1.107685312        130,328,512      cycles                                                        (44.38%)
     1.107685312              9,666      L1-icache-load-misses                                         (39.72%)
     1.107685312         52,949,169      L1-dcache-loads                                               (39.72%)
     1.107685312         13,608,012      L1-dcache-load-misses     #   25.70% of all L1-dcache accesses  (39.73%)
     1.107685312            133,073      L2-loads                                                      (31.78%)
     1.107685312             99,178      L2-load-misses            #   74.02% of all LL-cache accesses  (31.78%)
     1.107685312            134,902      LLC-loads                                                     (31.78%)
     1.107685312            101,167      LLC-load-misses           #   75.50% of all LL-cache accesses  (31.78%)
     1.158047384         99,238,815      mem_inst_retired.any                                          (32.65%)
     1.158047384          2,483,867      branch-instructions                                           (36.46%)
     1.158047384             51,519      branch-misses             #    2.07% of all branches          (36.46%)
     1.158047384        189,124,395      instructions              #    1.45  insn per cycle           (44.40%)
     1.158047384        130,343,745      cycles                                                        (44.40%)
     1.158047384             10,423      L1-icache-load-misses                                         (43.55%)
     1.158047384         59,560,855      L1-dcache-loads                                               (39.71%)
     1.158047384         11,665,720      L1-dcache-load-misses     #   19.59% of all L1-dcache accesses  (39.71%)
     1.158047384             69,741      L2-loads                                                      (31.77%)
     1.158047384             60,666      L2-load-misses            #   83.85% of all LL-cache accesses  (31.77%)
     1.158047384             74,956      LLC-loads                                                     (31.77%)
     1.158047384             60,520      LLC-load-misses           #   83.65% of all LL-cache accesses  (31.77%)
     1.208386266         83,818,615      mem_inst_retired.any                                          (31.78%)
     1.208386266          2,421,245      branch-instructions                                           (35.92%)
     1.208386266             60,833      branch-misses             #    2.51% of all branches          (36.43%)
     1.208386266        176,124,153      instructions              #    1.35  insn per cycle           (44.37%)
     1.208386266        130,270,211      cycles                                                        (44.37%)
     1.208386266             10,264      L1-icache-load-misses                                         (44.38%)
     1.208386266         52,241,341      L1-dcache-loads                                               (40.27%)
     1.208386266         13,443,551      L1-dcache-load-misses     #   25.73% of all L1-dcache accesses  (39.73%)
     1.208386266            134,785      L2-loads                                                      (31.79%)
     1.208386266             98,461      L2-load-misses            #   73.18% of all LL-cache accesses  (31.78%)
     1.208386266            134,294      LLC-loads                                                     (31.78%)
     1.208386266             98,421      LLC-load-misses           #   73.15% of all LL-cache accesses  (31.78%)
     1.258728418         84,311,066      mem_inst_retired.any                                          (31.78%)
     1.258728418          2,396,828      branch-instructions                                           (31.78%)
     1.258728418             56,091      branch-misses             #    2.34% of all branches          (36.44%)
     1.258728418        188,481,717      instructions              #    1.45  insn per cycle           (44.38%)
     1.258728418        130,347,941      cycles                                                        (44.38%)
     1.258728418              7,784      L1-icache-load-misses                                         (44.38%)
     1.258728418         65,266,285      L1-dcache-loads                                               (44.38%)
     1.258728418         11,051,855      L1-dcache-load-misses     #   16.93% of all L1-dcache accesses  (39.73%)
     1.258728418             75,955      L2-loads                                                      (31.78%)
     1.258728418             63,786      L2-load-misses            #   72.28% of all LL-cache accesses  (31.78%)
     1.258728418            100,542      LLC-loads                                                     (31.78%)
     1.258728418             85,545      LLC-load-misses           #   96.94% of all LL-cache accesses  (31.78%)
#           time             counts unit events
     1.309079614         92,155,493      mem_inst_retired.any                                          (31.78%)
     1.309079614          2,485,314      branch-instructions                                           (31.78%)
     1.309079614             20,297      branch-misses             #    0.82% of all branches          (34.55%)
     1.309079614        214,572,075      instructions              #    1.65  insn per cycle           (44.39%)
     1.309079614        130,318,191      cycles                                                        (44.39%)
     1.309079614             10,892      L1-icache-load-misses                                         (44.39%)
     1.309079614         55,315,018      L1-dcache-loads                                               (44.39%)
     1.309079614         13,483,025      L1-dcache-load-misses     #   24.37% of all L1-dcache accesses  (41.64%)
     1.309079614            130,435      L2-loads                                                      (31.78%)
     1.309079614            101,154      L2-load-misses            #   77.76% of all LL-cache accesses  (31.78%)
     1.309079614            129,720      LLC-loads                                                     (31.78%)
     1.309079614             94,322      LLC-load-misses           #   72.51% of all LL-cache accesses  (31.78%)
     1.359427320         84,546,211      mem_inst_retired.any                                          (31.78%)
     1.359427320          2,405,025      branch-instructions                                           (31.78%)
     1.359427320             60,715      branch-misses             #    2.52% of all branches          (31.78%)
     1.359427320        180,549,398      instructions              #    1.39  insn per cycle           (44.39%)
     1.359427320        130,348,997      cycles                                                        (44.39%)
     1.359427320              8,454      L1-icache-load-misses                                         (44.39%)
     1.359427320         61,534,956      L1-dcache-loads                                               (44.39%)
     1.359427320         11,974,188      L1-dcache-load-misses     #   19.46% of all L1-dcache accesses  (44.39%)
     1.359427320            104,964      L2-loads                                                      (31.78%)
     1.359427320             93,809      L2-load-misses            #   77.41% of all LL-cache accesses  (31.78%)
     1.359427320            137,397      LLC-loads                                                     (31.78%)
     1.359427320            104,727      LLC-load-misses           #   86.42% of all LL-cache accesses  (31.78%)
     1.409774046        102,310,490      mem_inst_retired.any                                          (31.78%)
     1.409774046          2,529,687      branch-instructions                                           (31.78%)
     1.409774046              6,780      branch-misses             #    0.27% of all branches          (31.78%)
     1.409774046        230,028,671      instructions              #    1.77  insn per cycle           (41.11%)
     1.409774046        130,307,205      cycles                                                        (44.38%)
     1.409774046             10,853      L1-icache-load-misses                                         (44.38%)
     1.409774046         57,422,854      L1-dcache-loads                                               (44.38%)
     1.409774046         12,643,631      L1-dcache-load-misses     #   22.02% of all L1-dcache accesses  (44.38%)
     1.409774046            129,512      L2-loads                                                      (31.78%)
     1.409774046             87,830      L2-load-misses            #   75.20% of all LL-cache accesses  (31.78%)
     1.409774046            104,090      LLC-loads                                                     (31.78%)
     1.409774046             65,637      LLC-load-misses           #   56.20% of all LL-cache accesses  (31.78%)
     1.460122337         83,552,559      mem_inst_retired.any                                          (31.78%)
     1.460122337          2,429,466      branch-instructions                                           (31.78%)
     1.460122337             63,479      branch-misses             #    2.61% of all branches          (31.78%)
     1.460122337        172,144,909      instructions              #    1.32  insn per cycle           (39.72%)
     1.460122337        130,333,163      cycles                                                        (44.38%)
     1.460122337             12,148      L1-icache-load-misses                                         (44.40%)
     1.460122337         48,390,300      L1-dcache-loads                                               (44.40%)
     1.460122337         12,908,166      L1-dcache-load-misses     #   26.68% of all L1-dcache accesses  (44.40%)
     1.460122337            132,282      L2-loads                                                      (31.80%)
     1.460122337             99,075      L2-load-misses            #   74.00% of all LL-cache accesses  (31.77%)
     1.460122337            135,483      LLC-loads                                                     (31.77%)
     1.460122337             98,566      LLC-load-misses           #   73.62% of all LL-cache accesses  (31.77%)
     1.510486374        104,774,908      mem_inst_retired.any                                          (31.77%)
     1.510486374          2,602,593      branch-instructions                                           (31.77%)
     1.510486374             17,395      branch-misses             #    0.67% of all branches          (31.77%)
     1.510486374        210,375,901      instructions              #    1.61  insn per cycle           (39.71%)
     1.510486374        130,359,424      cycles                                                        (39.71%)
     1.510486374              8,351      L1-icache-load-misses                                         (44.40%)
     1.510486374         54,134,287      L1-dcache-loads                                               (44.40%)
     1.510486374         13,420,141      L1-dcache-load-misses     #   24.79% of all L1-dcache accesses  (44.40%)
     1.510486374            103,310      L2-loads                                                      (36.45%)
     1.510486374             64,778      L2-load-misses            #   73.47% of all LL-cache accesses  (31.77%)
     1.510486374             73,018      LLC-loads                                                     (31.77%)
     1.510486374             57,977      LLC-load-misses           #   65.76% of all LL-cache accesses  (31.78%)
     1.560827702         84,913,332      mem_inst_retired.any                                          (31.78%)
     1.560827702          2,442,994      branch-instructions                                           (31.78%)
     1.560827702             62,473      branch-misses             #    2.56% of all branches          (31.78%)
     1.560827702        179,078,605      instructions              #    1.37  insn per cycle           (39.73%)
     1.560827702        130,305,522      cycles                                                        (39.73%)
     1.560827702             10,880      L1-icache-load-misses                                         (42.98%)
     1.560827702         58,059,048      L1-dcache-loads                                               (44.37%)
     1.560827702         12,528,352      L1-dcache-load-misses     #   21.58% of all L1-dcache accesses  (44.38%)
     1.560827702            120,396      L2-loads                                                      (36.43%)
     1.560827702             97,374      L2-load-misses            #   75.85% of all LL-cache accesses  (33.20%)
     1.560827702            136,375      LLC-loads                                                     (31.79%)
     1.560827702             98,714      LLC-load-misses           #   76.89% of all LL-cache accesses  (31.79%)
     1.611194899         96,116,813      mem_inst_retired.any                                          (31.77%)
     1.611194899          2,448,913      branch-instructions                                           (31.76%)
     1.611194899             58,964      branch-misses             #    2.41% of all branches          (31.76%)
     1.611194899        179,403,337      instructions              #    1.38  insn per cycle           (39.71%)
     1.611194899        130,403,040      cycles                                                        (39.70%)
     1.611194899              9,739      L1-icache-load-misses                                         (39.70%)
     1.611194899         54,935,599      L1-dcache-loads                                               (44.41%)
     1.611194899         12,661,532      L1-dcache-load-misses     #   23.05% of all L1-dcache accesses  (44.41%)
     1.611194899             93,388      L2-loads                                                      (36.47%)
     1.611194899             66,308      L2-load-misses            #   77.29% of all LL-cache accesses  (36.47%)
     1.611194899             78,184      LLC-loads                                                     (31.76%)
     1.611194899             62,956      LLC-load-misses           #   73.39% of all LL-cache accesses  (31.77%)
     1.661538624         87,156,594      mem_inst_retired.any                                          (31.78%)
     1.661538624          2,497,574      branch-instructions                                           (31.78%)
     1.661538624             40,958      branch-misses             #    1.64% of all branches          (31.78%)
     1.661538624        210,070,263      instructions              #    1.61  insn per cycle           (39.73%)
     1.661538624        130,341,719      cycles                                                        (39.73%)
     1.661538624              9,726      L1-icache-load-misses                                         (39.73%)
     1.661538624         66,082,861      L1-dcache-loads                                               (41.57%)
     1.661538624         11,709,760      L1-dcache-load-misses     #   17.72% of all L1-dcache accesses  (44.38%)
     1.661538624            109,947      L2-loads                                                      (36.43%)
     1.661538624             92,749      L2-load-misses            #   78.14% of all LL-cache accesses  (36.43%)
     1.661538624            127,438      LLC-loads                                                     (34.61%)
     1.661538624            100,386      LLC-load-misses           #   84.58% of all LL-cache accesses  (31.78%)
     1.711873627         85,125,719      mem_inst_retired.any                                          (31.79%)
     1.711873627          2,475,479      branch-instructions                                           (31.79%)
     1.711873627             62,662      branch-misses             #    2.53% of all branches          (31.78%)
     1.711873627        176,457,476      instructions              #    1.35  insn per cycle           (39.73%)
     1.711873627        130,329,450      cycles                                                        (39.73%)
     1.711873627              9,031      L1-icache-load-misses                                         (39.73%)
     1.711873627         52,237,935      L1-dcache-loads                                               (39.73%)
     1.711873627         13,237,914      L1-dcache-load-misses     #   25.34% of all L1-dcache accesses  (44.38%)
     1.711873627            110,087      L2-loads                                                      (36.44%)
     1.711873627             82,756      L2-load-misses            #   72.87% of all LL-cache accesses  (36.44%)
     1.711873627            117,033      LLC-loads                                                     (36.44%)
     1.711873627             94,729      LLC-load-misses           #   83.42% of all LL-cache accesses  (31.78%)
     1.762270337         96,396,669      mem_inst_retired.any                                          (31.74%)
     1.762270337          2,502,027      branch-instructions                                           (31.76%)
     1.762270337             10,605      branch-misses             #    0.42% of all branches          (31.76%)
     1.762270337        229,357,900      instructions              #    1.76  insn per cycle           (39.70%)
     1.762270337        130,440,787      cycles                                                        (39.70%)
     1.762270337              7,917      L1-icache-load-misses                                         (39.70%)
     1.762270337         64,745,129      L1-dcache-loads                                               (39.70%)
     1.762270337         12,326,302      L1-dcache-load-misses     #   19.04% of all L1-dcache accesses  (40.17%)
     1.762270337            123,990      L2-loads                                                      (36.50%)
     1.762270337            100,314      L2-load-misses            #   77.26% of all LL-cache accesses  (36.48%)
     1.762270337            135,688      LLC-loads                                                     (36.48%)
     1.762270337             87,840      LLC-load-misses           #   67.65% of all LL-cache accesses  (36.03%)
     1.812605103         85,546,643      mem_inst_retired.any                                          (32.73%)
     1.812605103          2,451,713      branch-instructions                                           (31.79%)
     1.812605103             64,124      branch-misses             #    2.62% of all branches          (31.79%)
     1.812605103        175,278,028      instructions              #    1.35  insn per cycle           (39.73%)
     1.812605103        130,300,570      cycles                                                        (39.73%)
     1.812605103              9,485      L1-icache-load-misses                                         (39.73%)
     1.812605103         53,273,733      L1-dcache-loads                                               (39.73%)
     1.812605103         13,551,041      L1-dcache-load-misses     #   25.44% of all L1-dcache accesses  (39.73%)
     1.812605103            119,177      L2-loads                                                      (35.46%)
     1.812605103             87,111      L2-load-misses            #   74.45% of all LL-cache accesses  (36.42%)
     1.812605103            114,836      LLC-loads                                                     (36.42%)
     1.812605103             90,553      LLC-load-misses           #   77.39% of all LL-cache accesses  (36.42%)
     1.862925371        102,124,794      mem_inst_retired.any                                          (36.41%)
     1.862925371          2,593,468      branch-instructions                                           (31.79%)
     1.862925371              7,111      branch-misses             #    0.27% of all branches          (31.79%)
     1.862925371        227,050,944      instructions              #    1.74  insn per cycle           (39.74%)
     1.862925371        130,307,066      cycles                                                        (39.74%)
     1.862925371              9,847      L1-icache-load-misses                                         (39.74%)
     1.862925371         56,691,358      L1-dcache-loads                                               (39.74%)
     1.862925371         13,760,384      L1-dcache-load-misses     #   24.27% of all L1-dcache accesses  (39.74%)
     1.862925371            132,943      L2-loads                                                      (31.79%)
     1.862925371             89,880      L2-load-misses            #   75.49% of all LL-cache accesses  (36.41%)
     1.862925371            105,169      LLC-loads                                                     (36.41%)
     1.862925371             70,124      LLC-load-misses           #   58.90% of all LL-cache accesses  (36.41%)
     1.913258847         79,224,072      mem_inst_retired.any                                          (36.42%)
     1.913258847          2,220,941      branch-instructions                                           (34.04%)
     1.913258847             57,735      branch-misses             #    2.60% of all branches          (31.78%)
     1.913258847        161,016,311      instructions              #    1.24  insn per cycle           (39.73%)
     1.913258847        130,205,690      cycles                                                        (39.73%)
     1.913258847             10,011      L1-icache-load-misses                                         (39.73%)
     1.913258847         56,123,269      L1-dcache-loads                                               (39.74%)
     1.913258847         12,207,257      L1-dcache-load-misses     #   21.75% of all L1-dcache accesses  (39.74%)
     1.913258847             80,770      L2-loads                                                      (31.79%)
     1.913258847             56,665      L2-load-misses            #   68.52% of all LL-cache accesses  (34.16%)
     1.913258847             84,621      LLC-loads                                                     (36.43%)
     1.913258847             69,264      LLC-load-misses           #   83.76% of all LL-cache accesses  (36.43%)
     1.963579554         96,281,258      mem_inst_retired.any                                          (36.41%)
     1.963579554          2,566,205      branch-instructions                                           (36.41%)
     1.963579554             32,834      branch-misses             #    1.28% of all branches          (31.79%)
     1.963579554        199,078,567      instructions              #    1.53  insn per cycle           (39.74%)
     1.963579554        130,273,346      cycles                                                        (39.74%)
     1.963579554              8,733      L1-icache-load-misses                                         (39.75%)
     1.963579554         51,179,524      L1-dcache-loads                                               (39.74%)
     1.963579554         13,689,446      L1-dcache-load-misses     #   26.75% of all L1-dcache accesses  (39.75%)
     1.963579554            135,666      L2-loads                                                      (31.79%)
     1.963579554            101,151      L2-load-misses            #   75.45% of all LL-cache accesses  (31.79%)
     1.963579554            132,465      LLC-loads                                                     (36.42%)
     1.963579554             88,090      LLC-load-misses           #   65.71% of all LL-cache accesses  (36.41%)
     2.013912306         93,142,389      mem_inst_retired.any                                          (36.42%)
     2.013912306          2,495,245      branch-instructions                                           (36.42%)
     2.013912306             58,588      branch-misses             #    2.35% of all branches          (35.35%)
     2.013912306        189,877,659      instructions              #    1.46  insn per cycle           (43.30%)
     2.013912306        130,315,362      cycles                                                        (39.73%)
     2.013912306              7,738      L1-icache-load-misses                                         (39.73%)
     2.013912306         64,696,965      L1-dcache-loads                                               (39.74%)
     2.013912306         10,774,931      L1-dcache-load-misses     #   16.65% of all L1-dcache accesses  (39.74%)
     2.013912306             75,149      L2-loads                                                      (31.79%)
     2.013912306             58,438      L2-load-misses            #   73.88% of all LL-cache accesses  (31.79%)
     2.013912306             83,043      LLC-loads                                                     (32.85%)
     2.013912306             78,854      LLC-load-misses           #   99.69% of all LL-cache accesses  (36.42%)
     2.064251383         83,306,296      mem_inst_retired.any                                          (36.42%)
     2.064251383          2,469,493      branch-instructions                                           (36.42%)
     2.064251383             63,796      branch-misses             #    2.58% of all branches          (36.43%)
     2.064251383        175,938,219      instructions              #    1.35  insn per cycle           (44.38%)
     2.064251383        130,250,123      cycles                                                        (40.00%)
     2.064251383              9,565      L1-icache-load-misses                                         (39.74%)
     2.064251383         52,486,908      L1-dcache-loads                                               (39.74%)
     2.064251383         13,647,999      L1-dcache-load-misses     #   26.00% of all L1-dcache accesses  (39.74%)
     2.064251383            132,789      L2-loads                                                      (31.79%)
     2.064251383             98,708      L2-load-misses            #   74.01% of all LL-cache accesses  (31.79%)
     2.064251383            133,956      LLC-loads                                                     (31.78%)
     2.064251383             99,228      LLC-load-misses           #   74.40% of all LL-cache accesses  (36.15%)
     2.114571807         85,594,235      mem_inst_retired.any                                          (36.41%)
     2.114571807          2,462,172      branch-instructions                                           (36.41%)
     2.114571807             32,647      branch-misses             #    1.33% of all branches          (36.41%)
     2.114571807        215,869,703      instructions              #    1.66  insn per cycle           (44.36%)
     2.114571807        130,301,469      cycles                                                        (44.36%)
     2.114571807              9,528      L1-icache-load-misses                                         (39.74%)
     2.114571807         66,845,506      L1-dcache-loads                                               (39.74%)
     2.114571807         11,078,447      L1-dcache-load-misses     #   16.57% of all L1-dcache accesses  (39.74%)
     2.114571807             94,259      L2-loads                                                      (31.79%)
     2.114571807             80,712      L2-load-misses            #   74.25% of all LL-cache accesses  (31.80%)
     2.114571807            123,159      LLC-loads                                                     (31.79%)
     2.114571807            101,268      LLC-load-misses           #   93.16% of all LL-cache accesses  (31.79%)
     2.164920143        100,230,096      mem_inst_retired.any                                          (34.87%)
     2.164920143          2,495,096      branch-instructions                                           (36.44%)
     2.164920143             36,550      branch-misses             #    1.46% of all branches          (36.44%)
     2.164920143        200,072,346      instructions              #    1.54  insn per cycle           (44.38%)
     2.164920143        130,329,529      cycles                                                        (44.38%)
     2.164920143              8,301      L1-icache-load-misses                                         (41.32%)
     2.164920143         53,117,826      L1-dcache-loads                                               (39.73%)
     2.164920143         13,847,363      L1-dcache-load-misses     #   26.07% of all L1-dcache accesses  (39.73%)
     2.164920143            127,357      L2-loads                                                      (31.78%)
     2.164920143             94,733      L2-load-misses            #   80.12% of all LL-cache accesses  (31.78%)
     2.164920143            109,121      LLC-loads                                                     (31.78%)
     2.164920143             73,299      LLC-load-misses           #   61.99% of all LL-cache accesses  (31.78%)
     2.215250147         84,353,385      mem_inst_retired.any                                          (31.79%)
     2.215250147          2,450,875      branch-instructions                                           (36.42%)
     2.215250147             42,047      branch-misses             #    1.72% of all branches          (36.42%)
     2.215250147        200,589,182      instructions              #    1.54  insn per cycle           (44.37%)
     2.215250147        130,318,685      cycles                                                        (44.37%)
     2.215250147              7,196      L1-icache-load-misses                                         (44.37%)
     2.215250147         60,772,461      L1-dcache-loads                                               (39.74%)
     2.215250147         12,738,760      L1-dcache-load-misses     #   20.96% of all L1-dcache accesses  (39.74%)
     2.215250147            136,608      L2-loads                                                      (31.79%)
     2.215250147            104,855      L2-load-misses            #   77.86% of all LL-cache accesses  (31.79%)
     2.215250147            132,735      LLC-loads                                                     (31.79%)
     2.215250147             99,047      LLC-load-misses           #   73.55% of all LL-cache accesses  (31.79%)
     2.265579700        104,378,078      mem_inst_retired.any                                          (31.79%)
     2.265579700          2,583,686      branch-instructions                                           (33.53%)
     2.265579700             24,268      branch-misses             #    0.94% of all branches          (36.41%)
     2.265579700        207,185,577      instructions              #    1.59  insn per cycle           (44.36%)
     2.265579700        130,270,105      cycles                                                        (44.36%)
     2.265579700             10,181      L1-icache-load-misses                                         (44.37%)
     2.265579700         54,423,555      L1-dcache-loads                                               (42.65%)
     2.265579700         12,950,969      L1-dcache-load-misses     #   23.80% of all L1-dcache accesses  (39.74%)
     2.265579700            100,956      L2-loads                                                      (31.79%)
     2.265579700             63,995      L2-load-misses            #   73.76% of all LL-cache accesses  (31.79%)
     2.265579700             72,559      LLC-loads                                                     (31.79%)
     2.265579700             56,911      LLC-load-misses           #   65.60% of all LL-cache accesses  (31.79%)
     2.315909824         85,765,596      mem_inst_retired.any                                          (31.79%)
     2.315909824          2,487,007      branch-instructions                                           (31.79%)
     2.315909824             61,101      branch-misses             #    2.46% of all branches          (36.42%)
     2.315909824        176,856,255      instructions              #    1.36  insn per cycle           (44.37%)
     2.315909824        130,315,581      cycles                                                        (44.37%)
     2.315909824              9,664      L1-icache-load-misses                                         (44.37%)
     2.315909824         51,885,407      L1-dcache-loads                                               (44.37%)
     2.315909824         13,788,966      L1-dcache-load-misses     #   26.58% of all L1-dcache accesses  (39.74%)
     2.315909824            130,618      L2-loads                                                      (31.79%)
     2.315909824             99,699      L2-load-misses            #   74.81% of all LL-cache accesses  (31.79%)
     2.315909824            135,930      LLC-loads                                                     (31.79%)
     2.315909824            100,761      LLC-load-misses           #   75.60% of all LL-cache accesses  (31.79%)
     2.366250673         97,411,312      mem_inst_retired.any                                          (31.78%)
     2.366250673          2,498,300      branch-instructions                                           (31.78%)
     2.366250673             60,552      branch-misses             #    2.42% of all branches          (32.21%)
     2.366250673        185,129,516      instructions              #    1.42  insn per cycle           (44.38%)
     2.366250673        130,311,938      cycles                                                        (44.37%)
     2.366250673              9,653      L1-icache-load-misses                                         (44.38%)
     2.366250673         60,915,454      L1-dcache-loads                                               (44.38%)
     2.366250673         11,620,689      L1-dcache-load-misses     #   19.08% of all L1-dcache accesses  (43.97%)
     2.366250673             65,983      L2-loads                                                      (31.79%)
     2.366250673             59,387      L2-load-misses            #   84.68% of all LL-cache accesses  (31.79%)
     2.366250673             74,285      LLC-loads                                                     (31.79%)
     2.366250673             63,185      LLC-load-misses           #   90.09% of all LL-cache accesses  (31.79%)
     2.416566289         85,086,311      mem_inst_retired.any                                          (31.80%)
     2.416566289          2,435,720      branch-instructions                                           (31.80%)
     2.416566289             40,576      branch-misses             #    1.67% of all branches          (31.80%)
     2.416566289        203,867,100      instructions              #    1.57  insn per cycle           (43.47%)
     2.416566289        130,223,551      cycles                                                        (44.35%)
     2.416566289             11,957      L1-icache-load-misses                                         (44.35%)
     2.416566289         57,289,625      L1-dcache-loads                                               (44.35%)
     2.416566289         13,017,507      L1-dcache-load-misses     #   22.72% of all L1-dcache accesses  (44.35%)
     2.416566289            136,423      L2-loads                                                      (31.80%)
     2.416566289             97,263      L2-load-misses            #   72.60% of all LL-cache accesses  (31.80%)
     2.416566289            131,528      LLC-loads                                                     (31.80%)
     2.416566289             98,047      LLC-load-misses           #   73.18% of all LL-cache accesses  (31.80%)
     2.466895469         79,832,508      mem_inst_retired.any                                          (31.79%)
     2.466895469          2,328,215      branch-instructions                                           (31.79%)
     2.466895469             60,040      branch-misses             #    2.58% of all branches          (31.78%)
     2.466895469        168,507,745      instructions              #    1.29  insn per cycle           (39.73%)
     2.466895469        130,273,217      cycles                                                        (44.36%)
     2.466895469              9,886      L1-icache-load-misses                                         (44.36%)
     2.466895469         59,480,102      L1-dcache-loads                                               (44.37%)
     2.466895469         11,979,847      L1-dcache-load-misses     #   20.14% of all L1-dcache accesses  (44.37%)
     2.466895469             79,966      L2-loads                                                      (31.79%)
     2.466895469             71,560      L2-load-misses            #   76.18% of all LL-cache accesses  (31.79%)
     2.466895469            107,911      LLC-loads                                                     (31.79%)
     2.466895469             92,512      LLC-load-misses           #   98.48% of all LL-cache accesses  (31.79%)
     2.517255772         95,964,296      mem_inst_retired.any                                          (31.77%)
     2.517255772          2,507,613      branch-instructions                                           (31.77%)
     2.517255772             12,543      branch-misses             #    0.50% of all branches          (31.77%)
     2.517255772        233,285,501      instructions              #    1.79  insn per cycle           (39.71%)
     2.517255772        130,375,512      cycles                                                        (42.15%)
     2.517255772             10,385      L1-icache-load-misses                                         (44.40%)
     2.517255772         61,390,673      L1-dcache-loads                                               (44.40%)
     2.517255772         12,886,555      L1-dcache-load-misses     #   20.99% of all L1-dcache accesses  (44.40%)
     2.517255772            126,734      L2-loads                                                      (34.04%)
     2.517255772             98,832      L2-load-misses            #   77.47% of all LL-cache accesses  (31.77%)
     2.517255772            128,411      LLC-loads                                                     (31.77%)
     2.517255772             88,373      LLC-load-misses           #   69.27% of all LL-cache accesses  (31.77%)
#           time             counts unit events
     2.567577566         85,631,560      mem_inst_retired.any                                          (31.79%)
     2.567577566          2,442,004      branch-instructions                                           (31.79%)
     2.567577566             62,861      branch-misses             #    2.57% of all branches          (31.79%)
     2.567577566        173,861,243      instructions              #    1.33  insn per cycle           (39.74%)
     2.567577566        130,282,004      cycles                                                        (39.74%)
     2.567577566              8,892      L1-icache-load-misses                                         (44.36%)
     2.567577566         55,855,980      L1-dcache-loads                                               (44.36%)
     2.567577566         13,166,185      L1-dcache-load-misses     #   23.57% of all L1-dcache accesses  (44.36%)
     2.567577566            123,069      L2-loads                                                      (36.41%)
     2.567577566             99,837      L2-load-misses            #   76.46% of all LL-cache accesses  (31.79%)
     2.567577566            138,086      LLC-loads                                                     (31.79%)
     2.567577566            101,079      LLC-load-misses           #   77.41% of all LL-cache accesses  (31.79%)
     2.617912286        105,170,726      mem_inst_retired.any                                          (31.79%)
     2.617912286          2,586,289      branch-instructions                                           (31.79%)
     2.617912286              6,657      branch-misses             #    0.26% of all branches          (31.78%)
     2.617912286        228,849,024      instructions              #    1.76  insn per cycle           (39.73%)
     2.617912286        130,311,982      cycles                                                        (39.73%)
     2.617912286             10,582      L1-icache-load-misses                                         (40.81%)
     2.617912286         55,798,399      L1-dcache-loads                                               (44.37%)
     2.617912286         13,277,169      L1-dcache-load-misses     #   23.79% of all L1-dcache accesses  (44.37%)
     2.617912286            127,626      L2-loads                                                      (36.42%)
     2.617912286             81,299      L2-load-misses            #   75.03% of all LL-cache accesses  (35.36%)
     2.617912286             89,071      LLC-loads                                                     (31.79%)
     2.617912286             58,258      LLC-load-misses           #   53.77% of all LL-cache accesses  (31.79%)
     2.668256993         84,570,508      mem_inst_retired.any                                          (31.78%)
     2.668256993          2,467,242      branch-instructions                                           (31.78%)
     2.668256993             64,487      branch-misses             #    2.61% of all branches          (31.78%)
     2.668256993        178,553,247      instructions              #    1.37  insn per cycle           (39.72%)
     2.668256993        130,348,390      cycles                                                        (39.72%)
     2.668256993              8,564      L1-icache-load-misses                                         (39.72%)
     2.668256993         57,365,383      L1-dcache-loads                                               (44.11%)
     2.668256993         12,824,967      L1-dcache-load-misses     #   22.36% of all L1-dcache accesses  (44.39%)
     2.668256993            109,595      L2-loads                                                      (36.45%)
     2.668256993             89,490      L2-load-misses            #   74.49% of all LL-cache accesses  (36.45%)
     2.668256993            130,668      LLC-loads                                                     (32.08%)
     2.668256993            100,316      LLC-load-misses           #   83.51% of all LL-cache accesses  (31.78%)
     2.718604769        103,848,105      mem_inst_retired.any                                          (31.78%)
     2.718604769          2,589,864      branch-instructions                                           (31.78%)
     2.718604769             39,430      branch-misses             #    1.52% of all branches          (31.78%)
     2.718604769        197,574,711      instructions              #    1.52  insn per cycle           (39.72%)
     2.718604769        130,343,103      cycles                                                        (39.73%)
     2.718604769              8,691      L1-icache-load-misses                                         (39.73%)
     2.718604769         52,209,472      L1-dcache-loads                                               (39.73%)
     2.718604769         13,226,881      L1-dcache-load-misses     #   25.33% of all L1-dcache accesses  (44.38%)
     2.718604769            107,022      L2-loads                                                      (36.43%)
     2.718604769             69,158      L2-load-misses            #   72.34% of all LL-cache accesses  (36.43%)
     2.718604769             84,178      LLC-loads                                                     (36.43%)
     2.718604769             59,033      LLC-load-misses           #   61.75% of all LL-cache accesses  (31.79%)
     2.768933610         84,646,615      mem_inst_retired.any                                          (31.79%)
     2.768933610          2,441,533      branch-instructions                                           (31.79%)
     2.768933610             55,340      branch-misses             #    2.27% of all branches          (31.79%)
     2.768933610        190,698,823      instructions              #    1.46  insn per cycle           (39.74%)
     2.768933610        130,297,622      cycles                                                        (39.74%)
     2.768933610              8,611      L1-icache-load-misses                                         (39.74%)
     2.768933610         65,305,864      L1-dcache-loads                                               (39.74%)
     2.768933610         11,362,542      L1-dcache-load-misses     #   17.40% of all L1-dcache accesses  (42.75%)
     2.768933610             96,634      L2-loads                                                      (36.42%)
     2.768933610             82,841      L2-load-misses            #   74.83% of all LL-cache accesses  (36.42%)
     2.768933610            124,771      LLC-loads                                                     (36.41%)
     2.768933610             96,051      LLC-load-misses           #   86.76% of all LL-cache accesses  (33.42%)
     2.819266660         88,229,459      mem_inst_retired.any                                          (31.79%)
     2.819266660          2,427,097      branch-instructions                                           (31.79%)
     2.819266660             65,136      branch-misses             #    2.68% of all branches          (31.79%)
     2.819266660        170,222,078      instructions              #    1.31  insn per cycle           (39.73%)
     2.819266660        130,306,746      cycles                                                        (39.73%)
     2.819266660              9,825      L1-icache-load-misses                                         (39.73%)
     2.819266660         52,306,855      L1-dcache-loads                                               (39.73%)
     2.819266660         13,764,484      L1-dcache-load-misses     #   26.31% of all L1-dcache accesses  (39.73%)
     2.819266660            122,240      L2-loads                                                      (36.43%)
     2.819266660             80,779      L2-load-misses            #   71.67% of all LL-cache accesses  (36.43%)
     2.819266660            103,164      LLC-loads                                                     (36.43%)
     2.819266660             80,415      LLC-load-misses           #   71.35% of all LL-cache accesses  (36.43%)
     2.869591897         89,049,545      mem_inst_retired.any                                          (34.70%)
     2.869591897          2,498,199      branch-instructions                                           (31.79%)
     2.869591897             21,433      branch-misses             #    0.86% of all branches          (31.79%)
     2.869591897        227,276,208      instructions              #    1.74  insn per cycle           (39.74%)
     2.869591897        130,301,854      cycles                                                        (39.74%)
     2.869591897              9,126      L1-icache-load-misses                                         (39.74%)
     2.869591897         67,612,721      L1-dcache-loads                                               (39.74%)
     2.869591897         11,401,447      L1-dcache-load-misses     #   16.86% of all L1-dcache accesses  (39.74%)
     2.869591897            106,364      L2-loads                                                      (33.48%)
     2.869591897             88,382      L2-load-misses            #   73.93% of all LL-cache accesses  (36.41%)
     2.869591897            132,726      LLC-loads                                                     (36.41%)
     2.869591897            101,064      LLC-load-misses           #   84.54% of all LL-cache accesses  (36.41%)
     2.920010538         79,124,103      mem_inst_retired.any                                          (36.55%)
     2.920010538          2,452,901      branch-instructions                                           (31.74%)
     2.920010538             61,470      branch-misses             #    2.51% of all branches          (31.75%)
     2.920010538        174,164,448      instructions              #    1.34  insn per cycle           (39.68%)
     2.920010538        130,458,051      cycles                                                        (39.68%)
     2.920010538             12,206      L1-icache-load-misses                                         (39.64%)
     2.920010538         41,198,436      L1-dcache-loads                                               (39.64%)
     2.920010538          9,684,906      L1-dcache-load-misses     #   23.51% of all L1-dcache accesses  (39.64%)
     2.920010538             75,697      L2-loads                                                      (31.70%)
     2.920010538             65,133      L2-load-misses            #   75.91% of all LL-cache accesses  (36.55%)
     2.920010538             95,899      LLC-loads                                                     (36.55%)
     2.920010538             82,488      LLC-load-misses           #   96.14% of all LL-cache accesses  (36.55%)
     2.970477477         67,466,354      mem_inst_retired.any                                          (36.58%)
     2.970477477          1,825,377      branch-instructions                                           (36.38%)
     2.970477477             20,274      branch-misses             #    1.11% of all branches          (31.70%)
     2.970477477        179,498,884      instructions              #    1.38  insn per cycle           (39.63%)
     2.970477477        130,466,674      cycles                                                        (39.64%)
     2.970477477             11,957      L1-icache-load-misses                                         (39.64%)
     2.970477477         64,398,450      L1-dcache-loads                                               (39.64%)
     2.970477477         10,630,283      L1-dcache-load-misses     #   16.51% of all L1-dcache accesses  (39.64%)
     2.970477477             87,044      L2-loads                                                      (31.72%)
     2.970477477             75,978      L2-load-misses            #   78.23% of all LL-cache accesses  (31.89%)
     2.970477477            107,200      LLC-loads                                                     (36.58%)
     2.970477477             80,154      LLC-load-misses           #   82.53% of all LL-cache accesses  (36.57%)
     3.020810226         90,176,791      mem_inst_retired.any                                          (36.42%)
     3.020810226          2,459,307      branch-instructions                                           (36.42%)
     3.020810226             59,925      branch-misses             #    2.44% of all branches          (33.16%)
     3.020810226        177,989,639      instructions              #    1.37  insn per cycle           (41.11%)
     3.020810226        130,279,280      cycles                                                        (39.73%)
     3.020810226             11,868      L1-icache-load-misses                                         (39.73%)
     3.020810226         52,503,579      L1-dcache-loads                                               (39.73%)
     3.020810226         13,721,567      L1-dcache-load-misses     #   26.13% of all L1-dcache accesses  (39.73%)
     3.020810226            130,058      L2-loads                                                      (31.79%)
     3.020810226             97,664      L2-load-misses            #   77.64% of all LL-cache accesses  (31.79%)
     3.020810226            121,533      LLC-loads                                                     (35.04%)
     3.020810226             88,534      LLC-load-misses           #   70.38% of all LL-cache accesses  (36.43%)
     3.071138547         93,137,221      mem_inst_retired.any                                          (36.41%)
     3.071138547          2,483,394      branch-instructions                                           (36.43%)
     3.071138547             17,018      branch-misses             #    0.69% of all branches          (36.42%)
     3.071138547        223,756,373      instructions              #    1.72  insn per cycle           (44.37%)
     3.071138547        130,281,268      cycles                                                        (39.74%)
     3.071138547              9,631      L1-icache-load-misses                                         (39.75%)
     3.071138547         63,128,152      L1-dcache-loads                                               (39.75%)
     3.071138547         12,906,649      L1-dcache-load-misses     #   20.45% of all L1-dcache accesses  (39.75%)
     3.071138547            128,352      L2-loads                                                      (31.80%)
     3.071138547            105,001      L2-load-misses            #   79.49% of all LL-cache accesses  (31.78%)
     3.071138547            135,834      LLC-loads                                                     (31.78%)
     3.071138547             91,206      LLC-load-misses           #   69.05% of all LL-cache accesses  (36.41%)
     3.121474416         99,899,764      mem_inst_retired.any                                          (36.43%)
     3.121474416          2,482,889      branch-instructions                                           (36.43%)
     3.121474416             48,068      branch-misses             #    1.94% of all branches          (36.43%)
     3.121474416        190,996,473      instructions              #    1.47  insn per cycle           (44.37%)
     3.121474416        130,285,418      cycles                                                        (42.43%)
     3.121474416              9,095      L1-icache-load-misses                                         (39.73%)
     3.121474416         52,752,303      L1-dcache-loads                                               (39.73%)
     3.121474416         13,114,016      L1-dcache-load-misses     #   24.86% of all L1-dcache accesses  (39.73%)
     3.121474416            110,717      L2-loads                                                      (31.79%)
     3.121474416             69,664      L2-load-misses            #   72.70% of all LL-cache accesses  (31.79%)
     3.121474416             80,939      LLC-loads                                                     (31.79%)
     3.121474416             56,936      LLC-load-misses           #   59.41% of all LL-cache accesses  (33.72%)
     3.171806582         86,833,182      mem_inst_retired.any                                          (36.43%)
     3.171806582          2,546,965      branch-instructions                                           (36.42%)
     3.171806582             33,916      branch-misses             #    1.33% of all branches          (36.42%)
     3.171806582        200,721,682      instructions              #    1.54  insn per cycle           (44.37%)
     3.171806582        130,335,575      cycles                                                        (44.37%)
     3.171806582              8,494      L1-icache-load-misses                                         (39.73%)
     3.171806582         54,520,501      L1-dcache-loads                                               (39.74%)
     3.171806582         13,687,573      L1-dcache-load-misses     #   25.11% of all L1-dcache accesses  (39.73%)
     3.171806582            132,951      L2-loads                                                      (31.79%)
     3.171806582             98,598      L2-load-misses            #   73.61% of all LL-cache accesses  (31.79%)
     3.171806582            134,934      LLC-loads                                                     (31.79%)
     3.171806582            101,473      LLC-load-misses           #   75.76% of all LL-cache accesses  (31.79%)
     3.222143508        100,664,322      mem_inst_retired.any                                          (32.43%)
     3.222143508          2,518,038      branch-instructions                                           (36.43%)
     3.222143508             50,165      branch-misses             #    1.99% of all branches          (36.43%)
     3.222143508        191,864,615      instructions              #    1.47  insn per cycle           (44.38%)
     3.222143508        130,283,453      cycles                                                        (44.38%)
     3.222143508             11,078      L1-icache-load-misses                                         (43.75%)
     3.222143508         59,502,172      L1-dcache-loads                                               (39.73%)
     3.222143508         11,724,368      L1-dcache-load-misses     #   19.70% of all L1-dcache accesses  (39.73%)
     3.222143508             69,890      L2-loads                                                      (31.78%)
     3.222143508             59,949      L2-load-misses            #   83.19% of all LL-cache accesses  (31.80%)
     3.222143508             74,241      LLC-loads                                                     (31.79%)
     3.222143508             59,505      LLC-load-misses           #   82.57% of all LL-cache accesses  (31.79%)
     3.272482736         85,024,056      mem_inst_retired.any                                          (31.78%)
     3.272482736          2,448,132      branch-instructions                                           (35.72%)
     3.272482736             61,320      branch-misses             #    2.50% of all branches          (36.43%)
     3.272482736        177,952,803      instructions              #    1.37  insn per cycle           (44.37%)
     3.272482736        130,298,160      cycles                                                        (44.37%)
     3.272482736              9,622      L1-icache-load-misses                                         (44.37%)
     3.272482736         52,720,232      L1-dcache-loads                                               (40.46%)
     3.272482736         13,624,698      L1-dcache-load-misses     #   25.84% of all L1-dcache accesses  (39.73%)
     3.272482736            136,576      L2-loads                                                      (31.79%)
     3.272482736             98,905      L2-load-misses            #   73.67% of all LL-cache accesses  (31.79%)
     3.272482736            131,931      LLC-loads                                                     (31.79%)
     3.272482736             98,159      LLC-load-misses           #   73.11% of all LL-cache accesses  (31.78%)
     3.322807812         85,109,411      mem_inst_retired.any                                          (31.79%)
     3.322807812          2,432,404      branch-instructions                                           (31.79%)
     3.322807812             56,674      branch-misses             #    2.33% of all branches          (36.41%)
     3.322807812        190,629,725      instructions              #    1.46  insn per cycle           (44.36%)
     3.322807812        130,313,373      cycles                                                        (44.36%)
     3.322807812              8,531      L1-icache-load-misses                                         (44.37%)
     3.322807812         65,467,533      L1-dcache-loads                                               (44.37%)
     3.322807812         11,080,995      L1-dcache-load-misses     #   16.93% of all L1-dcache accesses  (39.74%)
     3.322807812             76,296      L2-loads                                                      (31.79%)
     3.322807812             63,992      L2-load-misses            #   70.83% of all LL-cache accesses  (31.79%)
     3.322807812            104,396      LLC-loads                                                     (31.79%)
     3.322807812             86,262      LLC-load-misses           #   95.48% of all LL-cache accesses  (31.79%)
     3.373136572         94,150,361      mem_inst_retired.any                                          (31.79%)
     3.373136572          2,504,461      branch-instructions                                           (31.79%)
     3.373136572             18,402      branch-misses             #    0.73% of all branches          (34.41%)
     3.373136572        217,810,272      instructions              #    1.67  insn per cycle           (44.36%)
     3.373136572        130,279,739      cycles                                                        (44.36%)
     3.373136572              9,546      L1-icache-load-misses                                         (44.36%)
     3.373136572         56,108,586      L1-dcache-loads                                               (44.36%)
     3.373136572         13,621,530      L1-dcache-load-misses     #   24.28% of all L1-dcache accesses  (41.77%)
     3.373136572            131,855      L2-loads                                                      (31.79%)
     3.373136572            100,706      L2-load-misses            #   77.72% of all LL-cache accesses  (31.79%)
     3.373136572            127,283      LLC-loads                                                     (31.79%)
     3.373136572             92,099      LLC-load-misses           #   71.08% of all LL-cache accesses  (31.79%)
     3.423471709         85,661,458      mem_inst_retired.any                                          (31.79%)
     3.423471709          2,449,431      branch-instructions                                           (31.79%)
     3.423471709             62,389      branch-misses             #    2.55% of all branches          (31.78%)
     3.423471709        182,649,777      instructions              #    1.40  insn per cycle           (44.37%)
     3.423471709        130,341,627      cycles                                                        (44.37%)
     3.423471709              8,752      L1-icache-load-misses                                         (44.37%)
     3.423471709         61,763,929      L1-dcache-loads                                               (44.38%)
     3.423471709         12,224,095      L1-dcache-load-misses     #   19.79% of all L1-dcache accesses  (44.38%)
     3.423471709            106,878      L2-loads                                                      (31.79%)
     3.423471709             95,911      L2-load-misses            #   79.15% of all LL-cache accesses  (31.79%)
     3.423471709            135,481      LLC-loads                                                     (31.79%)
     3.423471709            103,350      LLC-load-misses           #   85.29% of all LL-cache accesses  (31.79%)
     3.473801063        100,989,340      mem_inst_retired.any                                          (31.78%)
     3.473801063          2,486,552      branch-instructions                                           (31.79%)
     3.473801063              6,719      branch-misses             #    0.27% of all branches          (31.79%)
     3.473801063        227,904,148      instructions              #    1.75  insn per cycle           (41.04%)
     3.473801063        130,251,337      cycles                                                        (44.37%)
     3.473801063             11,221      L1-icache-load-misses                                         (44.37%)
     3.473801063         58,921,200      L1-dcache-loads                                               (44.37%)
     3.473801063         12,814,987      L1-dcache-load-misses     #   21.75% of all L1-dcache accesses  (44.38%)
     3.473801063            125,120      L2-loads                                                      (31.80%)
     3.473801063             83,224      L2-load-misses            #   75.49% of all LL-cache accesses  (31.78%)
     3.473801063             95,377      LLC-loads                                                     (31.78%)
     3.473801063             61,958      LLC-load-misses           #   56.20% of all LL-cache accesses  (31.78%)
     3.524124840         83,675,624      mem_inst_retired.any                                          (31.79%)
     3.524124840          2,451,070      branch-instructions                                           (31.79%)
     3.524124840             63,876      branch-misses             #    2.61% of all branches          (31.79%)
     3.524124840        177,749,166      instructions              #    1.36  insn per cycle           (39.73%)
     3.524124840        130,306,099      cycles                                                        (44.35%)
     3.524124840             10,287      L1-icache-load-misses                                         (44.37%)
     3.524124840         51,608,893      L1-dcache-loads                                               (44.37%)
     3.524124840         13,853,715      L1-dcache-load-misses     #   26.84% of all L1-dcache accesses  (44.37%)
     3.524124840            139,513      L2-loads                                                      (31.82%)
     3.524124840             98,537      L2-load-misses            #   72.84% of all LL-cache accesses  (31.79%)
     3.524124840            131,035      LLC-loads                                                     (31.79%)
     3.524124840             99,882      LLC-load-misses           #   73.84% of all LL-cache accesses  (31.79%)
     3.574476417        104,866,656      mem_inst_retired.any                                          (31.78%)
     3.574476417          2,599,036      branch-instructions                                           (31.78%)
     3.574476417             30,516      branch-misses             #    1.17% of all branches          (31.78%)
     3.574476417        197,133,270      instructions              #    1.51  insn per cycle           (39.72%)
     3.574476417        130,353,660      cycles                                                        (39.72%)
     3.574476417              7,649      L1-icache-load-misses                                         (44.38%)
     3.574476417         55,030,732      L1-dcache-loads                                               (44.38%)
     3.574476417         12,811,134      L1-dcache-load-misses     #   23.28% of all L1-dcache accesses  (44.39%)
     3.574476417             90,158      L2-loads                                                      (36.44%)
     3.574476417             56,954      L2-load-misses            #   71.19% of all LL-cache accesses  (31.78%)
     3.574476417             69,846      LLC-loads                                                     (31.78%)
     3.574476417             59,328      LLC-load-misses           #   74.16% of all LL-cache accesses  (31.78%)
     3.624800770         83,935,111      mem_inst_retired.any                                          (31.79%)
     3.624800770          2,419,062      branch-instructions                                           (31.79%)
     3.624800770             57,932      branch-misses             #    2.39% of all branches          (31.79%)
     3.624800770        184,151,038      instructions              #    1.41  insn per cycle           (39.74%)
     3.624800770        130,266,944      cycles                                                        (39.74%)
     3.624800770              9,111      L1-icache-load-misses                                         (43.01%)
     3.624800770         59,984,831      L1-dcache-loads                                               (44.36%)
     3.624800770         12,277,722      L1-dcache-load-misses     #   20.47% of all L1-dcache accesses  (44.36%)
     3.624800770            118,379      L2-loads                                                      (36.41%)
     3.624800770             98,255      L2-load-misses            #   77.57% of all LL-cache accesses  (33.16%)
     3.624800770            134,964      LLC-loads                                                     (31.80%)
     3.624800770             97,703      LLC-load-misses           #   77.13% of all LL-cache accesses  (31.80%)
     3.675123478         91,141,487      mem_inst_retired.any                                          (31.79%)
     3.675123478          2,440,365      branch-instructions                                           (31.79%)
     3.675123478             65,350      branch-misses             #    2.68% of all branches          (31.79%)
     3.675123478        171,519,769      instructions              #    1.32  insn per cycle           (39.74%)
     3.675123478        130,282,530      cycles                                                        (39.74%)
     3.675123478              9,161      L1-icache-load-misses                                         (39.74%)
     3.675123478         54,977,694      L1-dcache-loads                                               (44.36%)
     3.675123478         12,713,480      L1-dcache-load-misses     #   23.12% of all L1-dcache accesses  (44.36%)
     3.675123478            101,026      L2-loads                                                      (36.42%)
     3.675123478             65,669      L2-load-misses            #   72.51% of all LL-cache accesses  (36.42%)
     3.675123478             80,104      LLC-loads                                                     (31.79%)
     3.675123478             74,606      LLC-load-misses           #   82.38% of all LL-cache accesses  (31.79%)
     3.725462957         89,041,163      mem_inst_retired.any                                          (31.79%)
     3.725462957          2,484,365      branch-instructions                                           (31.78%)
     3.725462957             28,470      branch-misses             #    1.15% of all branches          (31.78%)
     3.725462957        219,567,553      instructions              #    1.69  insn per cycle           (39.73%)
     3.725462957        130,295,170      cycles                                                        (39.73%)
     3.725462957             10,863      L1-icache-load-misses                                         (39.73%)
     3.725462957         66,494,613      L1-dcache-loads                                               (41.71%)
     3.725462957         11,723,003      L1-dcache-load-misses     #   17.63% of all L1-dcache accesses  (44.38%)
     3.725462957            106,265      L2-loads                                                      (36.43%)
     3.725462957             85,958      L2-load-misses            #   74.37% of all LL-cache accesses  (36.43%)
     3.725462957            124,891      LLC-loads                                                     (34.47%)
     3.725462957             98,804      LLC-load-misses           #   85.49% of all LL-cache accesses  (31.79%)
     3.775818517         84,493,998      mem_inst_retired.any                                          (31.77%)
     3.775818517          2,462,553      branch-instructions                                           (31.77%)
     3.775818517             61,360      branch-misses             #    2.49% of all branches          (31.77%)
     3.775818517        176,126,969      instructions              #    1.35  insn per cycle           (39.71%)
     3.775818517        130,356,308      cycles                                                        (39.71%)
     3.775818517              8,616      L1-icache-load-misses                                         (39.72%)
     3.775818517         52,248,137      L1-dcache-loads                                               (39.71%)
     3.775818517         13,272,402      L1-dcache-load-misses     #   25.40% of all L1-dcache accesses  (44.40%)
     3.775818517            120,810      L2-loads                                                      (36.46%)
     3.775818517             96,332      L2-load-misses            #   77.34% of all LL-cache accesses  (36.46%)
     3.775818517            128,296      LLC-loads                                                     (36.46%)
     3.775818517            102,763      LLC-load-misses           #   82.51% of all LL-cache accesses  (31.77%)
#           time             counts unit events
     3.826188723        100,109,500      mem_inst_retired.any                                          (31.69%)
     3.826188723          2,499,161      branch-instructions                                           (31.80%)
     3.826188723              7,810      branch-misses             #    0.31% of all branches          (31.80%)
     3.826188723        230,245,361      instructions              #    1.77  insn per cycle           (39.75%)
     3.826188723        130,227,100      cycles                                                        (39.75%)
     3.826188723              9,723      L1-icache-load-misses                                         (39.75%)
     3.826188723         60,392,442      L1-dcache-loads                                               (39.75%)
     3.826188723         12,375,242      L1-dcache-load-misses     #   20.49% of all L1-dcache accesses  (40.34%)
     3.826188723            135,020      L2-loads                                                      (36.51%)
     3.826188723             99,262      L2-load-misses            #   77.05% of all LL-cache accesses  (36.40%)
     3.826188723            122,641      LLC-loads                                                     (36.40%)
     3.826188723             76,317      LLC-load-misses           #   59.24% of all LL-cache accesses  (35.82%)
     3.876534419         83,621,319      mem_inst_retired.any                                          (32.59%)
     3.876534419          2,412,929      branch-instructions                                           (31.78%)
     3.876534419             64,612      branch-misses             #    2.68% of all branches          (31.78%)
     3.876534419        175,389,594      instructions              #    1.35  insn per cycle           (39.72%)
     3.876534419        130,323,764      cycles                                                        (39.72%)
     3.876534419              9,268      L1-icache-load-misses                                         (39.73%)
     3.876534419         54,026,896      L1-dcache-loads                                               (39.72%)
     3.876534419         13,212,527      L1-dcache-load-misses     #   24.46% of all L1-dcache accesses  (39.73%)
     3.876534419            107,313      L2-loads                                                      (35.61%)
     3.876534419             80,710      L2-load-misses            #   74.54% of all LL-cache accesses  (36.44%)
     3.876534419            109,231      LLC-loads                                                     (36.44%)
     3.876534419             89,426      LLC-load-misses           #   82.59% of all LL-cache accesses  (36.44%)
     3.926858539        101,540,602      mem_inst_retired.any                                          (36.42%)
     3.926858539          2,604,791      branch-instructions                                           (31.79%)
     3.926858539             11,456      branch-misses             #    0.44% of all branches          (31.79%)
     3.926858539        218,762,341      instructions              #    1.68  insn per cycle           (39.74%)
     3.926858539        130,301,548      cycles                                                        (39.74%)
     3.926858539             10,692      L1-icache-load-misses                                         (39.74%)
     3.926858539         54,655,062      L1-dcache-loads                                               (39.74%)
     3.926858539         13,887,913      L1-dcache-load-misses     #   25.41% of all L1-dcache accesses  (39.74%)
     3.926858539            128,746      L2-loads                                                      (31.79%)
     3.926858539             89,291      L2-load-misses            #   76.46% of all LL-cache accesses  (36.42%)
     3.926858539            104,816      LLC-loads                                                     (36.42%)
     3.926858539             69,392      LLC-load-misses           #   59.42% of all LL-cache accesses  (36.42%)
     3.977199701         89,278,517      mem_inst_retired.any                                          (36.43%)
     3.977199701          2,455,114      branch-instructions                                           (33.92%)
     3.977199701             63,679      branch-misses             #    2.59% of all branches          (31.78%)
     3.977199701        176,685,322      instructions              #    1.36  insn per cycle           (39.73%)
     3.977199701        130,311,316      cycles                                                        (39.73%)
     3.977199701              9,889      L1-icache-load-misses                                         (39.73%)
     3.977199701         59,125,176      L1-dcache-loads                                               (39.73%)
     3.977199701         11,623,381      L1-dcache-load-misses     #   19.66% of all L1-dcache accesses  (39.73%)
     3.977199701             70,517      L2-loads                                                      (31.78%)
     3.977199701             62,490      L2-load-misses            #   75.77% of all LL-cache accesses  (34.28%)
     3.977199701             94,439      LLC-loads                                                     (36.43%)
     3.977199701             81,855      LLC-load-misses           #   99.24% of all LL-cache accesses  (36.43%)
     4.027531426         87,718,604      mem_inst_retired.any                                          (36.42%)
     4.027531426          2,358,615      branch-instructions                                           (36.43%)
     4.027531426             51,424      branch-misses             #    2.18% of all branches          (31.79%)
     4.027531426        179,551,204      instructions              #    1.38  insn per cycle           (39.74%)
     4.027531426        130,261,350      cycles                                                        (39.74%)
     4.027531426             15,094      L1-icache-load-misses                                         (39.74%)
     4.027531426         46,821,075      L1-dcache-loads                                               (39.73%)
     4.027531426         12,175,826      L1-dcache-load-misses     #   26.01% of all L1-dcache accesses  (39.73%)
     4.027531426            128,265      L2-loads                                                      (31.78%)
     4.027531426             93,941      L2-load-misses            #   77.74% of all LL-cache accesses  (31.78%)
     4.027531426            113,427      LLC-loads                                                     (36.42%)
     4.027531426             71,993      LLC-load-misses           #   59.57% of all LL-cache accesses  (36.42%)
     4.077879796         89,914,219      mem_inst_retired.any                                          (36.44%)
     4.077879796          2,382,366      branch-instructions                                           (36.44%)
     4.077879796             55,048      branch-misses             #    2.31% of all branches          (35.26%)
     4.077879796        184,327,924      instructions              #    1.42  insn per cycle           (43.21%)
     4.077879796        130,266,060      cycles                                                        (39.72%)
     4.077879796             15,538      L1-icache-load-misses                                         (39.73%)
     4.077879796         62,111,409      L1-dcache-loads                                               (39.72%)
     4.077879796         10,490,191      L1-dcache-load-misses     #   16.89% of all L1-dcache accesses  (39.72%)
     4.077879796             75,185      L2-loads                                                      (31.78%)
     4.077879796             59,163      L2-load-misses            #   75.40% of all LL-cache accesses  (31.78%)
     4.077879796             81,747      LLC-loads                                                     (32.94%)
     4.077879796             76,005      LLC-load-misses           #   96.86% of all LL-cache accesses  (36.44%)
     4.128234476         77,908,498      mem_inst_retired.any                                          (36.45%)
     4.128234476          2,316,611      branch-instructions                                           (36.45%)
     4.128234476             62,873      branch-misses             #    2.71% of all branches          (36.44%)
     4.128234476        166,188,981      instructions              #    1.28  insn per cycle           (44.39%)
     4.128234476        130,252,216      cycles                                                        (39.94%)
     4.128234476             11,765      L1-icache-load-misses                                         (39.72%)
     4.128234476         52,640,893      L1-dcache-loads                                               (39.72%)
     4.128234476         13,632,272      L1-dcache-load-misses     #   25.90% of all L1-dcache accesses  (39.72%)
     4.128234476            131,442      L2-loads                                                      (31.78%)
     4.128234476             97,266      L2-load-misses            #   74.06% of all LL-cache accesses  (31.78%)
     4.128234476            131,242      LLC-loads                                                     (31.78%)
     4.128234476             95,772      LLC-load-misses           #   72.92% of all LL-cache accesses  (36.21%)
     4.178594286         84,491,262      mem_inst_retired.any                                          (36.46%)
     4.178594286          2,449,880      branch-instructions                                           (36.46%)
     4.178594286             37,554      branch-misses             #    1.53% of all branches          (36.46%)
     4.178594286        212,192,877      instructions              #    1.63  insn per cycle           (44.40%)
     4.178594286        130,400,202      cycles                                                        (44.40%)
     4.178594286              8,508      L1-icache-load-misses                                         (39.71%)
     4.178594286         67,034,074      L1-dcache-loads                                               (39.71%)
     4.178594286         11,057,132      L1-dcache-load-misses     #   16.49% of all L1-dcache accesses  (39.71%)
     4.178594286             87,073      L2-loads                                                      (31.77%)
     4.178594286             76,571      L2-load-misses            #   74.23% of all LL-cache accesses  (31.77%)
     4.178594286            119,227      LLC-loads                                                     (31.77%)
     4.178594286             98,608      LLC-load-misses           #   95.60% of all LL-cache accesses  (31.77%)
     4.228925042         98,134,938      mem_inst_retired.any                                          (34.83%)
     4.228925042          2,489,057      branch-instructions                                           (36.41%)
     4.228925042             37,356      branch-misses             #    1.50% of all branches          (36.41%)
     4.228925042        198,601,768      instructions              #    1.53  insn per cycle           (44.36%)
     4.228925042        130,209,811      cycles                                                        (44.36%)
     4.228925042             11,083      L1-icache-load-misses                                         (41.34%)
     4.228925042         52,959,127      L1-dcache-loads                                               (39.75%)
     4.228925042         13,752,605      L1-dcache-load-misses     #   25.97% of all L1-dcache accesses  (39.75%)
     4.228925042            130,878      L2-loads                                                      (31.80%)
     4.228925042             96,973      L2-load-misses            #   77.87% of all LL-cache accesses  (31.78%)
     4.228925042            118,170      LLC-loads                                                     (31.78%)
     4.228925042             78,638      LLC-load-misses           #   63.15% of all LL-cache accesses  (31.78%)
     4.279248446         84,709,393      mem_inst_retired.any                                          (31.80%)
     4.279248446          2,450,385      branch-instructions                                           (36.42%)
     4.279248446             41,555      branch-misses             #    1.70% of all branches          (36.42%)
     4.279248446        200,303,116      instructions              #    1.54  insn per cycle           (44.37%)
     4.279248446        130,296,352      cycles                                                        (44.37%)
     4.279248446              9,485      L1-icache-load-misses                                         (44.35%)
     4.279248446         62,856,659      L1-dcache-loads                                               (39.73%)
     4.279248446         12,872,870      L1-dcache-load-misses     #   20.48% of all L1-dcache accesses  (39.73%)
     4.279248446            127,753      L2-loads                                                      (31.78%)
     4.279248446            105,166      L2-load-misses            #   80.26% of all LL-cache accesses  (31.80%)
     4.279248446            134,317      LLC-loads                                                     (31.80%)
     4.279248446             98,812      LLC-load-misses           #   75.41% of all LL-cache accesses  (31.80%)
     4.329590549        104,016,212      mem_inst_retired.any                                          (31.78%)
     4.329590549          2,575,845      branch-instructions                                           (33.52%)
     4.329590549             22,280      branch-misses             #    0.86% of all branches          (36.43%)
     4.329590549        208,823,138      instructions              #    1.60  insn per cycle           (44.38%)
     4.329590549        130,317,760      cycles                                                        (44.38%)
     4.329590549              9,421      L1-icache-load-misses                                         (44.38%)
     4.329590549         53,977,907      L1-dcache-loads                                               (42.66%)
     4.329590549         13,145,458      L1-dcache-load-misses     #   24.35% of all L1-dcache accesses  (39.73%)
     4.329590549            107,515      L2-loads                                                      (31.78%)
     4.329590549             69,520      L2-load-misses            #   75.17% of all LL-cache accesses  (31.78%)
     4.329590549             77,459      LLC-loads                                                     (31.78%)
     4.329590549             53,333      LLC-load-misses           #   57.67% of all LL-cache accesses  (31.78%)
     4.379939870         85,506,160      mem_inst_retired.any                                          (31.78%)
     4.379939870          2,480,606      branch-instructions                                           (31.78%)
     4.379939870             60,417      branch-misses             #    2.44% of all branches          (36.44%)
     4.379939870        184,057,864      instructions              #    1.41  insn per cycle           (44.39%)
     4.379939870        130,377,557      cycles                                                        (44.39%)
     4.379939870              8,684      L1-icache-load-misses                                         (44.39%)
     4.379939870         53,117,246      L1-dcache-loads                                               (44.39%)
     4.379939870         13,688,379      L1-dcache-load-misses     #   25.77% of all L1-dcache accesses  (39.72%)
     4.379939870            131,348      L2-loads                                                      (31.78%)
     4.379939870             98,229      L2-load-misses            #   73.84% of all LL-cache accesses  (31.78%)
     4.379939870            134,696      LLC-loads                                                     (31.78%)
     4.379939870            100,644      LLC-load-misses           #   75.66% of all LL-cache accesses  (31.78%)
     4.430288090        100,616,986      mem_inst_retired.any                                          (31.78%)
     4.430288090          2,513,158      branch-instructions                                           (31.78%)
     4.430288090             52,772      branch-misses             #    2.10% of all branches          (32.15%)
     4.430288090        188,272,364      instructions              #    1.44  insn per cycle           (44.38%)
     4.430288090        130,328,430      cycles                                                        (44.38%)
     4.430288090              8,881      L1-icache-load-misses                                         (44.38%)
     4.430288090         59,040,517      L1-dcache-loads                                               (44.38%)
     4.430288090         11,912,012      L1-dcache-load-misses     #   20.18% of all L1-dcache accesses  (44.04%)
     4.430288090             70,479      L2-loads                                                      (31.78%)
     4.430288090             59,711      L2-load-misses            #   81.96% of all LL-cache accesses  (31.78%)
     4.430288090             75,228      LLC-loads                                                     (31.78%)
     4.430288090             59,495      LLC-load-misses           #   81.66% of all LL-cache accesses  (31.78%)
     4.480629957         79,753,046      mem_inst_retired.any                                          (31.78%)
     4.480629957          2,400,272      branch-instructions                                           (31.78%)
     4.480629957             49,730      branch-misses             #    2.07% of all branches          (31.78%)
     4.480629957        192,339,198      instructions              #    1.48  insn per cycle           (43.38%)
     4.480629957        130,271,765      cycles                                                        (44.37%)
     4.480629957             10,063      L1-icache-load-misses                                         (44.38%)
     4.480629957         56,374,777      L1-dcache-loads                                               (44.38%)
     4.480629957         13,077,648      L1-dcache-load-misses     #   23.20% of all L1-dcache accesses  (44.38%)
     4.480629957            135,123      L2-loads                                                      (31.79%)
     4.480629957             98,400      L2-load-misses            #   74.33% of all LL-cache accesses  (31.79%)
     4.480629957            129,640      LLC-loads                                                     (31.78%)
     4.480629957             97,527      LLC-load-misses           #   73.67% of all LL-cache accesses  (31.79%)
     4.530951769         85,102,216      mem_inst_retired.any                                          (31.79%)
     4.530951769          2,399,523      branch-instructions                                           (31.80%)
     4.530951769             63,317      branch-misses             #    2.64% of all branches          (31.79%)
     4.530951769        168,990,323      instructions              #    1.30  insn per cycle           (39.74%)
     4.530951769        130,258,041      cycles                                                        (44.36%)
     4.530951769             10,820      L1-icache-load-misses                                         (44.36%)
     4.530951769         59,344,356      L1-dcache-loads                                               (44.36%)
     4.530951769         11,893,837      L1-dcache-load-misses     #   20.04% of all L1-dcache accesses  (44.36%)
     4.530951769             77,379      L2-loads                                                      (31.80%)
     4.530951769             62,090      L2-load-misses            #   70.59% of all LL-cache accesses  (31.79%)
     4.530951769             98,527      LLC-loads                                                     (31.80%)
     4.530951769             82,943      LLC-load-misses           #   94.30% of all LL-cache accesses  (31.80%)
     4.581276515         90,907,702      mem_inst_retired.any                                          (31.79%)
     4.581276515          2,472,712      branch-instructions                                           (31.79%)
     4.581276515             19,478      branch-misses             #    0.79% of all branches          (31.79%)
     4.581276515        228,168,056      instructions              #    1.75  insn per cycle           (39.74%)
     4.581276515        130,262,537      cycles                                                        (42.07%)
     4.581276515             10,183      L1-icache-load-misses                                         (44.36%)
     4.581276515         60,495,660      L1-dcache-loads                                               (44.36%)
     4.581276515         12,735,219      L1-dcache-load-misses     #   21.05% of all L1-dcache accesses  (44.36%)
     4.581276515            128,404      L2-loads                                                      (34.10%)
     4.581276515            100,612      L2-load-misses            #   77.97% of all LL-cache accesses  (31.80%)
     4.581276515            129,689      LLC-loads                                                     (31.80%)
     4.581276515             95,371      LLC-load-misses           #   73.90% of all LL-cache accesses  (31.80%)
     4.631604120         84,194,863      mem_inst_retired.any                                          (31.79%)
     4.631604120          2,424,010      branch-instructions                                           (31.79%)
     4.631604120             61,210      branch-misses             #    2.53% of all branches          (31.79%)
     4.631604120        171,018,477      instructions              #    1.31  insn per cycle           (39.73%)
     4.631604120        130,252,870      cycles                                                        (39.73%)
     4.631604120              8,939      L1-icache-load-misses                                         (44.37%)
     4.631604120         56,644,347      L1-dcache-loads                                               (44.37%)
     4.631604120         12,245,117      L1-dcache-load-misses     #   21.62% of all L1-dcache accesses  (44.37%)
     4.631604120            108,313      L2-loads                                                      (36.42%)
     4.631604120             90,941      L2-load-misses            #   74.84% of all LL-cache accesses  (31.79%)
     4.631604120            134,705      LLC-loads                                                     (31.79%)
     4.631604120            105,546      LLC-load-misses           #   86.86% of all LL-cache accesses  (31.79%)
     4.682107400        101,822,363      mem_inst_retired.any                                          (31.68%)
     4.682107400          2,497,144      branch-instructions                                           (31.68%)
     4.682107400              7,196      branch-misses             #    0.29% of all branches          (31.68%)
     4.682107400        231,991,719      instructions              #    1.77  insn per cycle           (39.60%)
     4.682107400        130,735,490      cycles                                                        (39.60%)
     4.682107400             11,996      L1-icache-load-misses                                         (40.63%)
     4.682107400         58,379,835      L1-dcache-loads                                               (44.55%)
     4.682107400         12,544,282      L1-dcache-load-misses     #   21.49% of all L1-dcache accesses  (44.56%)
     4.682107400            133,621      L2-loads                                                      (36.63%)
     4.682107400             93,394      L2-load-misses            #   77.80% of all LL-cache accesses  (35.63%)
     4.682107400            106,473      LLC-loads                                                     (31.68%)
     4.682107400             68,497      LLC-load-misses           #   57.06% of all LL-cache accesses  (31.68%)
     4.732427463         83,137,350      mem_inst_retired.any                                          (31.79%)
     4.732427463          2,428,375      branch-instructions                                           (31.80%)
     4.732427463             63,906      branch-misses             #    2.63% of all branches          (31.79%)
     4.732427463        175,649,652      instructions              #    1.35  insn per cycle           (39.74%)
     4.732427463        130,233,453      cycles                                                        (39.74%)
     4.732427463              9,729      L1-icache-load-misses                                         (39.75%)
     4.732427463         53,011,616      L1-dcache-loads                                               (43.75%)
     4.732427463         13,368,766      L1-dcache-load-misses     #   25.22% of all L1-dcache accesses  (44.36%)
     4.732427463            127,019      L2-loads                                                      (36.41%)
     4.732427463             95,707      L2-load-misses            #   73.40% of all LL-cache accesses  (36.41%)
     4.732427463            133,774      LLC-loads                                                     (32.42%)
     4.732427463             98,539      LLC-load-misses           #   75.57% of all LL-cache accesses  (31.80%)
     4.782746053        104,402,687      mem_inst_retired.any                                          (31.80%)
     4.782746053          2,587,482      branch-instructions                                           (31.80%)
     4.782746053             17,330      branch-misses             #    0.67% of all branches          (31.79%)
     4.782746053        209,064,722      instructions              #    1.60  insn per cycle           (39.74%)
     4.782746053        130,259,621      cycles                                                        (39.74%)
     4.782746053              8,302      L1-icache-load-misses                                         (39.75%)
     4.782746053         52,703,104      L1-dcache-loads                                               (39.75%)
     4.782746053         13,508,971      L1-dcache-load-misses     #   25.63% of all L1-dcache accesses  (44.36%)
     4.782746053            106,535      L2-loads                                                      (36.41%)
     4.782746053             72,581      L2-load-misses            #   77.72% of all LL-cache accesses  (36.41%)
     4.782746053             80,239      LLC-loads                                                     (36.41%)
     4.782746053             58,849      LLC-load-misses           #   63.02% of all LL-cache accesses  (31.80%)
     4.833072602         83,968,962      mem_inst_retired.any                                          (31.79%)
     4.833072602          2,406,408      branch-instructions                                           (31.79%)
     4.833072602             61,388      branch-misses             #    2.55% of all branches          (31.79%)
     4.833072602        175,062,726      instructions              #    1.34  insn per cycle           (39.74%)
     4.833072602        130,235,094      cycles                                                        (39.74%)
     4.833072602             10,088      L1-icache-load-misses                                         (39.74%)
     4.833072602         59,303,846      L1-dcache-loads                                               (39.74%)
     4.833072602         11,378,361      L1-dcache-load-misses     #   19.19% of all L1-dcache accesses  (42.48%)
     4.833072602             91,167      L2-loads                                                      (36.41%)
     4.833072602             76,377      L2-load-misses            #   73.20% of all LL-cache accesses  (36.41%)
     4.833072602            117,503      LLC-loads                                                     (36.41%)
     4.833072602             96,250      LLC-load-misses           #   92.25% of all LL-cache accesses  (33.70%)
     4.883390431         96,684,654      mem_inst_retired.any                                          (31.80%)
     4.883390431          2,402,483      branch-instructions                                           (31.80%)
     4.883390431             53,819      branch-misses             #    2.24% of all branches          (31.80%)
     4.883390431        177,972,522      instructions              #    1.37  insn per cycle           (39.75%)
     4.883390431        130,256,308      cycles                                                        (39.74%)
     4.883390431              9,932      L1-icache-load-misses                                         (39.75%)
     4.883390431         50,907,870      L1-dcache-loads                                               (39.75%)
     4.883390431         13,247,985      L1-dcache-load-misses     #   26.02% of all L1-dcache accesses  (39.75%)
     4.883390431            122,238      L2-loads                                                      (36.41%)
     4.883390431             88,869      L2-load-misses            #   79.17% of all LL-cache accesses  (36.40%)
     4.883390431            102,257      LLC-loads                                                     (36.41%)
     4.883390431             68,867      LLC-load-misses           #   61.35% of all LL-cache accesses  (36.41%)
     4.933711275         86,981,032      mem_inst_retired.any                                          (34.94%)
     4.933711275          2,460,572      branch-instructions                                           (31.79%)
     4.933711275             47,241      branch-misses             #    1.92% of all branches          (31.79%)
     4.933711275        199,857,757      instructions              #    1.53  insn per cycle           (39.74%)
     4.933711275        130,233,317      cycles                                                        (39.74%)
     4.933711275             10,283      L1-icache-load-misses                                         (39.74%)
     4.933711275         66,794,070      L1-dcache-loads                                               (39.74%)
     4.933711275         11,089,781      L1-dcache-load-misses     #   16.60% of all L1-dcache accesses  (39.75%)
     4.933711275             78,882      L2-loads                                                      (33.25%)
     4.933711275             71,358      L2-load-misses            #   77.23% of all LL-cache accesses  (36.41%)
     4.933711275            105,919      LLC-loads                                                     (36.41%)
     4.933711275             85,771      LLC-load-misses           #   92.83% of all LL-cache accesses  (36.41%)
     4.984054518         83,916,005      mem_inst_retired.any                                          (36.44%)
     4.984054518          2,448,600      branch-instructions                                           (31.78%)
     4.984054518             64,159      branch-misses             #    2.62% of all branches          (31.78%)
     4.984054518        172,696,167      instructions              #    1.33  insn per cycle           (39.72%)
     4.984054518        130,324,954      cycles                                                        (39.72%)
     4.984054518             10,032      L1-icache-load-misses                                         (39.72%)
     4.984054518         51,209,987      L1-dcache-loads                                               (39.73%)
     4.984054518         13,450,555      L1-dcache-load-misses     #   26.27% of all L1-dcache accesses  (39.73%)
     4.984054518            133,785      L2-loads                                                      (31.78%)
     4.984054518             95,864      L2-load-misses            #   71.76% of all LL-cache accesses  (36.44%)
     4.984054518            133,392      LLC-loads                                                     (36.44%)
     4.984054518            103,628      LLC-load-misses           #   77.57% of all LL-cache accesses  (36.44%)
     5.034390154         89,633,720      mem_inst_retired.any                                          (36.43%)
     5.034390154          2,445,754      branch-instructions                                           (36.29%)
     5.034390154             16,614      branch-misses             #    0.68% of all branches          (31.79%)
     5.034390154        229,390,888      instructions              #    1.76  insn per cycle           (39.73%)
     5.034390154        130,308,234      cycles                                                        (39.73%)
     5.034390154              8,602      L1-icache-load-misses                                         (39.73%)
     5.034390154         66,514,280      L1-dcache-loads                                               (39.73%)
     5.034390154         11,488,675      L1-dcache-load-misses     #   17.27% of all L1-dcache accesses  (39.73%)
     5.034390154            105,182      L2-loads                                                      (31.79%)
     5.034390154             91,430      L2-load-misses            #   75.75% of all LL-cache accesses  (31.91%)
     5.034390154            136,232      LLC-loads                                                     (36.43%)
     5.034390154             95,125      LLC-load-misses           #   78.81% of all LL-cache accesses  (36.43%)
#           time             counts unit events
     5.084715975         91,943,544      mem_inst_retired.any                                          (36.41%)
     5.084715975          2,435,725      branch-instructions                                           (36.41%)
     5.084715975             59,386      branch-misses             #    2.44% of all branches          (32.97%)
     5.084715975        173,687,425      instructions              #    1.33  insn per cycle           (40.92%)
     5.084715975        130,274,884      cycles                                                        (39.74%)
     5.084715975              9,192      L1-icache-load-misses                                         (39.74%)
     5.084715975         52,641,844      L1-dcache-loads                                               (39.74%)
     5.084715975         13,570,559      L1-dcache-load-misses     #   25.78% of all L1-dcache accesses  (39.74%)
     5.084715975            127,986      L2-loads                                                      (31.79%)
     5.084715975             89,047      L2-load-misses            #   76.63% of all LL-cache accesses  (31.79%)
     5.084715975            104,411      LLC-loads                                                     (35.22%)
     5.084715975             78,201      LLC-load-misses           #   67.30% of all LL-cache accesses  (36.41%)
     5.135062284         91,682,098      mem_inst_retired.any                                          (36.44%)
     5.135062284          2,499,210      branch-instructions                                           (36.44%)
     5.135062284             15,994      branch-misses             #    0.64% of all branches          (36.44%)
     5.135062284        223,625,527      instructions              #    1.72  insn per cycle           (44.39%)
     5.135062284        130,319,232      cycles                                                        (39.72%)
     5.135062284              8,755      L1-icache-load-misses                                         (39.72%)
     5.135062284         57,196,512      L1-dcache-loads                                               (39.72%)
     5.135062284         12,958,742      L1-dcache-load-misses     #   22.66% of all L1-dcache accesses  (39.72%)
     5.135062284            137,379      L2-loads                                                      (31.78%)
     5.135062284            101,934      L2-load-misses            #   75.98% of all LL-cache accesses  (31.78%)
     5.135062284            130,945      LLC-loads                                                     (31.78%)
     5.135062284             90,405      LLC-load-misses           #   67.38% of all LL-cache accesses  (36.44%)
     5.185397820         97,886,570      mem_inst_retired.any                                          (36.43%)
     5.185397820          2,528,944      branch-instructions                                           (36.43%)
     5.185397820             46,444      branch-misses             #    1.84% of all branches          (36.42%)
     5.185397820        181,683,889      instructions              #    1.39  insn per cycle           (44.37%)
     5.185397820        130,270,004      cycles                                                        (42.28%)
     5.185397820             10,321      L1-icache-load-misses                                         (39.73%)
     5.185397820         53,675,972      L1-dcache-loads                                               (39.73%)
     5.185397820         12,632,114      L1-dcache-load-misses     #   23.53% of all L1-dcache accesses  (39.73%)
     5.185397820             93,537      L2-loads                                                      (31.79%)
     5.185397820             60,686      L2-load-misses            #   74.08% of all LL-cache accesses  (31.79%)
     5.185397820             70,298      LLC-loads                                                     (31.79%)
     5.185397820             62,795      LLC-load-misses           #   76.66% of all LL-cache accesses  (33.87%)
     5.235734750         88,029,354      mem_inst_retired.any                                          (36.43%)
     5.235734750          2,465,714      branch-instructions                                           (36.43%)
     5.235734750             42,399      branch-misses             #    1.72% of all branches          (36.43%)
     5.235734750        190,989,746      instructions              #    1.47  insn per cycle           (44.38%)
     5.235734750        130,319,462      cycles                                                        (44.38%)
     5.235734750              9,451      L1-icache-load-misses                                         (39.73%)
     5.235734750         51,243,568      L1-dcache-loads                                               (39.73%)
     5.235734750         13,584,680      L1-dcache-load-misses     #   26.51% of all L1-dcache accesses  (39.73%)
     5.235734750            132,744      L2-loads                                                      (31.78%)
     5.235734750            100,247      L2-load-misses            #   75.14% of all LL-cache accesses  (31.78%)
     5.235734750            134,096      LLC-loads                                                     (31.78%)
     5.235734750            100,177      LLC-load-misses           #   75.08% of all LL-cache accesses  (31.79%)
     5.286133867         94,594,620      mem_inst_retired.any                                          (32.53%)
     5.286133867          2,470,545      branch-instructions                                           (36.50%)
     5.286133867             59,962      branch-misses             #    2.43% of all branches          (36.50%)
     5.286133867        181,114,969      instructions              #    1.39  insn per cycle           (44.44%)
     5.286133867        130,440,873      cycles                                                        (44.44%)
     5.286133867              9,609      L1-icache-load-misses                                         (43.69%)
     5.286133867         61,713,087      L1-dcache-loads                                               (39.68%)
     5.286133867         11,220,374      L1-dcache-load-misses     #   18.18% of all L1-dcache accesses  (39.68%)
     5.286133867             67,892      L2-loads                                                      (31.75%)
     5.286133867             59,481      L2-load-misses            #   82.83% of all LL-cache accesses  (31.75%)
     5.286133867             75,723      LLC-loads                                                     (31.75%)
     5.286133867             65,358      LLC-load-misses           #   91.02% of all LL-cache accesses  (31.75%)
     5.336485779         84,264,997      mem_inst_retired.any                                          (31.78%)
     5.336485779          2,417,523      branch-instructions                                           (35.73%)
     5.336485779             54,420      branch-misses             #    2.25% of all branches          (36.44%)
     5.336485779        184,217,555      instructions              #    1.41  insn per cycle           (44.39%)
     5.336485779        130,286,836      cycles                                                        (44.39%)
     5.336485779              9,649      L1-icache-load-misses                                         (44.39%)
     5.336485779         52,372,125      L1-dcache-loads                                               (40.45%)
     5.336485779         13,494,257      L1-dcache-load-misses     #   25.77% of all L1-dcache accesses  (39.72%)
     5.336485779            134,803      L2-loads                                                      (31.78%)
     5.336485779             97,830      L2-load-misses            #   72.86% of all LL-cache accesses  (31.78%)
     5.336485779            133,734      LLC-loads                                                     (31.78%)
     5.336485779             97,990      LLC-load-misses           #   72.98% of all LL-cache accesses  (31.78%)
     5.386892866         82,808,174      mem_inst_retired.any                                          (31.74%)
     5.386892866          2,404,758      branch-instructions                                           (31.74%)
     5.386892866             53,747      branch-misses             #    2.24% of all branches          (36.52%)
     5.386892866        193,982,239      instructions              #    1.49  insn per cycle           (44.45%)
     5.386892866        130,501,648      cycles                                                        (44.45%)
     5.386892866              9,933      L1-icache-load-misses                                         (44.45%)
     5.386892866         63,914,832      L1-dcache-loads                                               (44.45%)
     5.386892866         10,974,414      L1-dcache-load-misses     #   17.17% of all L1-dcache accesses  (39.67%)
     5.386892866             79,658      L2-loads                                                      (31.74%)
     5.386892866             71,506      L2-load-misses            #   77.10% of all LL-cache accesses  (31.74%)
     5.386892866            105,836      LLC-loads                                                     (31.74%)
     5.386892866             92,278      LLC-load-misses           #   99.49% of all LL-cache accesses  (31.74%)
     5.437232744         93,280,627      mem_inst_retired.any                                          (31.78%)
     5.437232744          2,474,685      branch-instructions                                           (31.78%)
     5.437232744             15,976      branch-misses             #    0.65% of all branches          (34.23%)
     5.437232744        216,526,686      instructions              #    1.66  insn per cycle           (44.38%)
     5.437232744        130,288,296      cycles                                                        (44.38%)
     5.437232744              9,527      L1-icache-load-misses                                         (44.38%)
     5.437232744         55,772,386      L1-dcache-loads                                               (44.38%)
     5.437232744         13,447,272      L1-dcache-load-misses     #   24.11% of all L1-dcache accesses  (41.95%)
     5.437232744            132,746      L2-loads                                                      (31.79%)
     5.437232744            101,101      L2-load-misses            #   77.94% of all LL-cache accesses  (31.79%)
     5.437232744            126,676      LLC-loads                                                     (31.78%)
     5.437232744             90,107      LLC-load-misses           #   69.47% of all LL-cache accesses  (31.79%)
     5.487558119         84,528,037      mem_inst_retired.any                                          (31.77%)
     5.487558119          2,422,343      branch-instructions                                           (31.80%)
     5.487558119             62,347      branch-misses             #    2.57% of all branches          (31.80%)
     5.487558119        180,785,454      instructions              #    1.39  insn per cycle           (44.38%)
     5.487558119        130,277,771      cycles                                                        (44.38%)
     5.487558119             10,105      L1-icache-load-misses                                         (44.38%)
     5.487558119         60,623,502      L1-dcache-loads                                               (44.38%)
     5.487558119         12,203,866      L1-dcache-load-misses     #   20.13% of all L1-dcache accesses  (44.39%)
     5.487558119            112,431      L2-loads                                                      (31.80%)
     5.487558119             98,777      L2-load-misses            #   79.50% of all LL-cache accesses  (31.77%)
     5.487558119            136,053      LLC-loads                                                     (31.77%)
     5.487558119            102,602      LLC-load-misses           #   82.58% of all LL-cache accesses  (31.77%)
     5.537916451        103,251,490      mem_inst_retired.any                                          (31.78%)
     5.537916451          2,565,335      branch-instructions                                           (31.77%)
     5.537916451              6,602      branch-misses             #    0.26% of all branches          (31.77%)
     5.537916451        229,060,299      instructions              #    1.76  insn per cycle           (40.83%)
     5.537916451        130,327,963      cycles                                                        (44.39%)
     5.537916451              9,681      L1-icache-load-misses                                         (44.39%)
     5.537916451         57,432,536      L1-dcache-loads                                               (44.40%)
     5.537916451         12,698,872      L1-dcache-load-misses     #   22.11% of all L1-dcache accesses  (44.39%)
     5.537916451            125,811      L2-loads                                                      (31.77%)
     5.537916451             82,433      L2-load-misses            #   73.81% of all LL-cache accesses  (31.77%)
     5.537916451             97,557      LLC-loads                                                     (31.77%)
     5.537916451             61,026      LLC-load-misses           #   54.64% of all LL-cache accesses  (31.77%)
     5.588288015         83,082,462      mem_inst_retired.any                                          (31.77%)
     5.588288015          2,433,089      branch-instructions                                           (31.77%)
     5.588288015             64,195      branch-misses             #    2.64% of all branches          (31.77%)
     5.588288015        176,433,546      instructions              #    1.35  insn per cycle           (39.71%)
     5.588288015        130,379,807      cycles                                                        (44.08%)
     5.588288015             14,300      L1-icache-load-misses                                         (44.41%)
     5.588288015         47,727,373      L1-dcache-loads                                               (44.41%)
     5.588288015         12,929,951      L1-dcache-load-misses     #   27.09% of all L1-dcache accesses  (44.41%)
     5.588288015            133,124      L2-loads                                                      (32.11%)
     5.588288015             99,718      L2-load-misses            #   74.97% of all LL-cache accesses  (31.76%)
     5.588288015            132,897      LLC-loads                                                     (31.76%)
     5.588288015             99,609      LLC-load-misses           #   74.89% of all LL-cache accesses  (31.77%)
     5.638629168        103,679,053      mem_inst_retired.any                                          (31.78%)
     5.638629168          2,570,578      branch-instructions                                           (31.78%)
     5.638629168             23,064      branch-misses             #    0.90% of all branches          (31.78%)
     5.638629168        200,372,347      instructions              #    1.54  insn per cycle           (39.73%)
     5.638629168        130,345,994      cycles                                                        (39.72%)
     5.638629168              9,075      L1-icache-load-misses                                         (44.38%)
     5.638629168         53,848,342      L1-dcache-loads                                               (44.38%)
     5.638629168         12,966,157      L1-dcache-load-misses     #   24.08% of all L1-dcache accesses  (44.38%)
     5.638629168             95,822      L2-loads                                                      (36.44%)
     5.638629168             60,358      L2-load-misses            #   73.26% of all LL-cache accesses  (31.78%)
     5.638629168             68,962      LLC-loads                                                     (31.78%)
     5.638629168             60,152      LLC-load-misses           #   73.01% of all LL-cache accesses  (31.78%)
     5.688971915         83,836,181      mem_inst_retired.any                                          (31.78%)
     5.688971915          2,409,049      branch-instructions                                           (31.78%)
     5.688971915             59,674      branch-misses             #    2.48% of all branches          (31.78%)
     5.688971915        178,303,663      instructions              #    1.37  insn per cycle           (39.73%)
     5.688971915        130,295,272      cycles                                                        (39.73%)
     5.688971915             11,665      L1-icache-load-misses                                         (42.69%)
     5.688971915         58,088,736      L1-dcache-loads                                               (44.37%)
     5.688971915         12,290,113      L1-dcache-load-misses     #   21.16% of all L1-dcache accesses  (44.38%)
     5.688971915            117,474      L2-loads                                                      (36.43%)
     5.688971915             96,978      L2-load-misses            #   76.69% of all LL-cache accesses  (33.49%)
     5.688971915            135,448      LLC-loads                                                     (31.79%)
     5.688971915             98,260      LLC-load-misses           #   77.70% of all LL-cache accesses  (31.79%)
     5.739310593         93,612,823      mem_inst_retired.any                                          (31.78%)
     5.739310593          2,425,388      branch-instructions                                           (31.78%)
     5.739310593             59,744      branch-misses             #    2.46% of all branches          (31.78%)
     5.739310593        176,057,033      instructions              #    1.35  insn per cycle           (39.73%)
     5.739310593        130,319,228      cycles                                                        (39.73%)
     5.739310593              7,357      L1-icache-load-misses                                         (39.73%)
     5.739310593         54,154,823      L1-dcache-loads                                               (44.38%)
     5.739310593         12,556,845      L1-dcache-load-misses     #   23.19% of all L1-dcache accesses  (44.38%)
     5.739310593             95,156      L2-loads                                                      (36.43%)
     5.739310593             66,376      L2-load-misses            #   77.30% of all LL-cache accesses  (36.43%)
     5.739310593             76,581      LLC-loads                                                     (31.79%)
     5.739310593             64,520      LLC-load-misses           #   75.14% of all LL-cache accesses  (31.78%)
     5.789629990         85,906,174      mem_inst_retired.any                                          (31.80%)
     5.789629990          2,453,308      branch-instructions                                           (31.80%)
     5.789629990             41,251      branch-misses             #    1.68% of all branches          (31.80%)
     5.789629990        206,802,480      instructions              #    1.59  insn per cycle           (39.74%)
     5.789629990        130,253,719      cycles                                                        (39.75%)
     5.789629990              9,508      L1-icache-load-misses                                         (39.75%)
     5.789629990         67,037,812      L1-dcache-loads                                               (41.36%)
     5.789629990         10,806,303      L1-dcache-load-misses     #   16.12% of all L1-dcache accesses  (44.35%)
     5.789629990            139,049      L2-loads                                                      (36.40%)
     5.789629990            122,558      L2-load-misses            #   86.28% of all LL-cache accesses  (36.40%)
     5.789629990            145,041      LLC-loads                                                     (34.81%)
     5.789629990            100,384      LLC-load-misses           #   70.67% of all LL-cache accesses  (31.80%)
     5.839955901         80,516,095      mem_inst_retired.any                                          (31.80%)
     5.839955901          6,155,728      branch-instructions                                           (31.79%)
     5.839955901             46,806      branch-misses             #    0.76% of all branches          (31.79%)
     5.839955901        170,941,856      instructions              #    1.31  insn per cycle           (39.74%)
     5.839955901        130,165,690      cycles                                                        (39.74%)
     5.839955901             24,525      L1-icache-load-misses                                         (39.73%)
     5.839955901         48,980,131      L1-dcache-loads                                               (39.73%)
     5.839955901          9,747,618      L1-dcache-load-misses     #   19.90% of all L1-dcache accesses  (44.36%)
     5.839955901            194,405      L2-loads                                                      (36.42%)
     5.839955901            208,891      L2-load-misses            #   92.12% of all LL-cache accesses  (36.43%)
     5.839955901            259,090      LLC-loads                                                     (36.43%)
     5.839955901            247,690      LLC-load-misses           #  109.24% of all LL-cache accesses  (31.79%)
     5.890474039         55,654,758      mem_inst_retired.any                                          (31.67%)
     5.890474039          1,655,694      branch-instructions                                           (31.67%)
     5.890474039             45,322      branch-misses             #    2.74% of all branches          (31.67%)
     5.890474039        121,762,500      instructions              #    0.93  insn per cycle           (39.59%)
     5.890474039        130,548,295      cycles                                                        (39.59%)
     5.890474039             16,492      L1-icache-load-misses                                         (39.59%)
     5.890474039         36,523,682      L1-dcache-loads                                               (39.59%)
     5.890474039          8,994,981      L1-dcache-load-misses     #   24.63% of all L1-dcache accesses  (39.91%)
     5.890474039             81,831      L2-loads                                                      (36.65%)
     5.890474039             57,108      L2-load-misses            #   70.40% of all LL-cache accesses  (36.65%)
     5.890474039             80,409      LLC-loads                                                     (36.65%)
     5.890474039             56,380      LLC-load-misses           #   69.50% of all LL-cache accesses  (36.35%)
     5.940956164         65,337,673      mem_inst_retired.any                                          (33.33%)
     5.940956164          1,851,791      branch-instructions                                           (31.69%)
     5.940956164             22,777      branch-misses             #    1.23% of all branches          (31.69%)
     5.940956164        164,963,493      instructions              #    1.26  insn per cycle           (39.61%)
     5.940956164        130,503,158      cycles                                                        (39.61%)
     5.940956164             21,812      L1-icache-load-misses                                         (39.61%)
     5.940956164         50,039,816      L1-dcache-loads                                               (39.62%)
     5.940956164          8,353,187      L1-dcache-load-misses     #   16.69% of all L1-dcache accesses  (39.62%)
     5.940956164             77,712      L2-loads                                                      (34.96%)
     5.940956164             59,740      L2-load-misses            #   69.63% of all LL-cache accesses  (36.61%)
     5.940956164             93,877      LLC-loads                                                     (36.61%)
     5.940956164             66,198      LLC-load-misses           #   77.16% of all LL-cache accesses  (36.61%)
     5.991423185         64,501,343      mem_inst_retired.any                                          (36.60%)
     5.991423185          1,683,939      branch-instructions                                           (31.70%)
     5.991423185             48,810      branch-misses             #    2.90% of all branches          (31.70%)
     5.991423185        118,792,861      instructions              #    0.91  insn per cycle           (39.63%)
     5.991423185        130,396,623      cycles                                                        (39.62%)
     5.991423185             27,894      L1-icache-load-misses                                         (39.62%)
     5.991423185         44,907,677      L1-dcache-loads                                               (39.62%)
     5.991423185         12,080,323      L1-dcache-load-misses     #   26.90% of all L1-dcache accesses  (39.63%)
     5.991423185            138,136      L2-loads                                                      (31.71%)
     5.991423185             90,944      L2-load-misses            #   74.58% of all LL-cache accesses  (36.60%)
     5.991423185            105,759      LLC-loads                                                     (36.60%)
     5.991423185             69,662      LLC-load-misses           #   57.12% of all LL-cache accesses  (36.60%)
     6.041756242         89,044,602      mem_inst_retired.any                                          (36.42%)
     6.041756242          2,438,131      branch-instructions                                           (35.03%)
     6.041756242             50,946      branch-misses             #    2.09% of all branches          (31.79%)
     6.041756242        193,282,276      instructions              #    1.48  insn per cycle           (39.74%)
     6.041756242        130,258,983      cycles                                                        (39.73%)
     6.041756242             13,493      L1-icache-load-misses                                         (39.74%)
     6.041756242         65,633,626      L1-dcache-loads                                               (39.74%)
     6.041756242         10,976,504      L1-dcache-load-misses     #   16.72% of all L1-dcache accesses  (39.74%)
     6.041756242             76,308      L2-loads                                                      (31.79%)
     6.041756242             63,523      L2-load-misses            #   72.89% of all LL-cache accesses  (33.17%)
     6.041756242             97,994      LLC-loads                                                     (36.42%)
     6.041756242             79,230      LLC-load-misses           #   90.91% of all LL-cache accesses  (36.42%)
     6.092076592         81,869,479      mem_inst_retired.any                                          (36.41%)
     6.092076592          2,437,289      branch-instructions                                           (36.41%)
     6.092076592             64,594      branch-misses             #    2.65% of all branches          (31.79%)
     6.092076592        168,817,927      instructions              #    1.30  insn per cycle           (39.74%)
     6.092076592        130,178,915      cycles                                                        (39.73%)
     6.092076592             16,756      L1-icache-load-misses                                         (39.74%)
     6.092076592         50,814,848      L1-dcache-loads                                               (39.74%)
     6.092076592         13,307,700      L1-dcache-load-misses     #   26.19% of all L1-dcache accesses  (39.75%)
     6.092076592            133,397      L2-loads                                                      (31.80%)
     6.092076592             97,493      L2-load-misses            #   73.08% of all LL-cache accesses  (31.80%)
     6.092076592            133,406      LLC-loads                                                     (36.41%)
     6.092076592            102,934      LLC-load-misses           #   77.16% of all LL-cache accesses  (36.41%)
     6.142403873         86,753,139      mem_inst_retired.any                                          (36.41%)
     6.142403873          2,432,911      branch-instructions                                           (36.41%)
     6.142403873             26,623      branch-misses             #    1.09% of all branches          (36.32%)
     6.142403873        219,756,170      instructions              #    1.69  insn per cycle           (44.27%)
     6.142403873        130,272,499      cycles                                                        (39.74%)
     6.142403873             14,477      L1-icache-load-misses                                         (39.74%)
     6.142403873         65,614,545      L1-dcache-loads                                               (39.74%)
     6.142403873         11,021,849      L1-dcache-load-misses     #   16.80% of all L1-dcache accesses  (39.74%)
     6.142403873            102,759      L2-loads                                                      (31.79%)
     6.142403873             84,660      L2-load-misses            #   72.87% of all LL-cache accesses  (31.79%)
     6.142403873            129,608      LLC-loads                                                     (31.87%)
     6.142403873             98,640      LLC-load-misses           #   84.90% of all LL-cache accesses  (36.42%)
     6.192739163         94,362,695      mem_inst_retired.any                                          (36.42%)
     6.192739163          2,442,819      branch-instructions                                           (36.42%)
     6.192739163             47,811      branch-misses             #    1.96% of all branches          (36.42%)
     6.192739163        185,040,507      instructions              #    1.42  insn per cycle           (44.37%)
     6.192739163        130,236,713      cycles                                                        (40.97%)
     6.192739163             12,153      L1-icache-load-misses                                         (39.73%)
     6.192739163         52,144,129      L1-dcache-loads                                               (39.74%)
     6.192739163         13,611,116      L1-dcache-load-misses     #   26.10% of all L1-dcache accesses  (39.74%)
     6.192739163            131,526      L2-loads                                                      (31.79%)
     6.192739163             93,750      L2-load-misses            #   77.33% of all LL-cache accesses  (31.79%)
     6.192739163            110,940      LLC-loads                                                     (31.79%)
     6.192739163             75,166      LLC-load-misses           #   62.00% of all LL-cache accesses  (35.18%)
     6.243073074         87,070,447      mem_inst_retired.any                                          (36.44%)
     6.243073074          2,437,314      branch-instructions                                           (36.41%)
     6.243073074             28,687      branch-misses             #    1.18% of all branches          (36.41%)
     6.243073074        210,930,810      instructions              #    1.62  insn per cycle           (44.36%)
     6.243073074        130,246,129      cycles                                                        (44.36%)
     6.243073074             12,924      L1-icache-load-misses                                         (39.72%)
     6.243073074         60,458,695      L1-dcache-loads                                               (39.74%)
     6.243073074         12,514,638      L1-dcache-load-misses     #   20.70% of all L1-dcache accesses  (39.74%)
     6.243073074            135,032      L2-loads                                                      (31.79%)
     6.243073074            104,520      L2-load-misses            #   77.87% of all LL-cache accesses  (31.79%)
     6.243073074            133,418      LLC-loads                                                     (31.79%)
     6.243073074             98,154      LLC-load-misses           #   73.13% of all LL-cache accesses  (31.79%)
     6.293395681        101,906,179      mem_inst_retired.any                                          (33.89%)
     6.293395681          2,520,548      branch-instructions                                           (36.41%)
     6.293395681             34,644      branch-misses             #    1.37% of all branches          (36.41%)
     6.293395681        192,408,361      instructions              #    1.48  insn per cycle           (44.36%)
     6.293395681        130,220,994      cycles                                                        (44.35%)
     6.293395681             12,075      L1-icache-load-misses                                         (42.29%)
     6.293395681         52,518,218      L1-dcache-loads                                               (39.74%)
     6.293395681         12,841,525      L1-dcache-load-misses     #   24.45% of all L1-dcache accesses  (39.74%)
     6.293395681            104,300      L2-loads                                                      (31.80%)
     6.293395681             66,584      L2-load-misses            #   73.50% of all LL-cache accesses  (31.80%)
     6.293395681             76,891      LLC-loads                                                     (31.80%)
     6.293395681             52,882      LLC-load-misses           #   58.37% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     6.343735729         84,348,011      mem_inst_retired.any                                          (31.78%)
     6.343735729          2,451,429      branch-instructions                                           (36.43%)
     6.343735729             47,466      branch-misses             #    1.94% of all branches          (36.43%)
     6.343735729        192,022,542      instructions              #    1.47  insn per cycle           (44.38%)
     6.343735729        130,326,604      cycles                                                        (44.38%)
     6.343735729              9,763      L1-icache-load-misses                                         (44.38%)
     6.343735729         52,883,570      L1-dcache-loads                                               (39.73%)
     6.343735729         13,581,096      L1-dcache-load-misses     #   25.68% of all L1-dcache accesses  (39.73%)
     6.343735729            131,262      L2-loads                                                      (31.78%)
     6.343735729             98,177      L2-load-misses            #   74.44% of all LL-cache accesses  (31.78%)
     6.343735729            132,497      LLC-loads                                                     (31.78%)
     6.343735729            100,218      LLC-load-misses           #   75.99% of all LL-cache accesses  (31.78%)
     6.394082485        100,190,426      mem_inst_retired.any                                          (31.78%)
     6.394082485          2,513,890      branch-instructions                                           (32.55%)
     6.394082485             51,951      branch-misses             #    2.07% of all branches          (36.44%)
     6.394082485        186,036,875      instructions              #    1.43  insn per cycle           (44.38%)
     6.394082485        130,287,627      cycles                                                        (44.38%)
     6.394082485             13,807      L1-icache-load-misses                                         (44.38%)
     6.394082485         57,996,136      L1-dcache-loads                                               (43.63%)
     6.394082485         11,676,082      L1-dcache-load-misses     #   20.13% of all L1-dcache accesses  (39.73%)
     6.394082485             71,330      L2-loads                                                      (31.78%)
     6.394082485             59,723      L2-load-misses            #   80.80% of all LL-cache accesses  (31.78%)
     6.394082485             76,504      LLC-loads                                                     (31.78%)
     6.394082485             59,510      LLC-load-misses           #   80.51% of all LL-cache accesses  (31.78%)
     6.444407584         83,613,166      mem_inst_retired.any                                          (31.79%)
     6.444407584          2,409,433      branch-instructions                                           (31.79%)
     6.444407584             52,543      branch-misses             #    2.18% of all branches          (35.85%)
     6.444407584        183,972,292      instructions              #    1.41  insn per cycle           (44.36%)
     6.444407584        130,223,966      cycles                                                        (44.36%)
     6.444407584             13,559      L1-icache-load-misses                                         (44.36%)
     6.444407584         54,000,634      L1-dcache-loads                                               (44.36%)
     6.444407584         13,363,443      L1-dcache-load-misses     #   24.75% of all L1-dcache accesses  (40.32%)
     6.444407584            135,583      L2-loads                                                      (31.80%)
     6.444407584             98,059      L2-load-misses            #   73.53% of all LL-cache accesses  (31.79%)
     6.444407584            131,127      LLC-loads                                                     (31.80%)
     6.444407584             97,510      LLC-load-misses           #   73.12% of all LL-cache accesses  (31.79%)
     6.494739706         86,021,353      mem_inst_retired.any                                          (31.79%)
     6.494739706          2,425,629      branch-instructions                                           (31.79%)
     6.494739706             64,781      branch-misses             #    2.67% of all branches          (31.79%)
     6.494739706        179,823,037      instructions              #    1.38  insn per cycle           (44.37%)
     6.494739706        130,296,853      cycles                                                        (44.37%)
     6.494739706             10,460      L1-icache-load-misses                                         (44.38%)
     6.494739706         61,907,968      L1-dcache-loads                                               (44.37%)
     6.494739706         11,270,611      L1-dcache-load-misses     #   18.21% of all L1-dcache accesses  (44.37%)
     6.494739706             78,822      L2-loads                                                      (31.79%)
     6.494739706             61,644      L2-load-misses            #   70.52% of all LL-cache accesses  (31.79%)
     6.494739706             96,003      LLC-loads                                                     (31.78%)
     6.494739706             81,108      LLC-load-misses           #   92.79% of all LL-cache accesses  (31.78%)
     6.545067877         92,032,430      mem_inst_retired.any                                          (31.79%)
     6.545067877          2,493,714      branch-instructions                                           (31.79%)
     6.545067877             18,269      branch-misses             #    0.73% of all branches          (31.79%)
     6.545067877        226,506,675      instructions              #    1.74  insn per cycle           (42.49%)
     6.545067877        130,277,655      cycles                                                        (44.36%)
     6.545067877              9,579      L1-icache-load-misses                                         (44.36%)
     6.545067877         58,806,220      L1-dcache-loads                                               (44.36%)
     6.545067877         13,041,324      L1-dcache-load-misses     #   22.18% of all L1-dcache accesses  (44.36%)
     6.545067877            131,230      L2-loads                                                      (31.79%)
     6.545067877            100,456      L2-load-misses            #   76.82% of all LL-cache accesses  (31.79%)
     6.545067877            130,321      LLC-loads                                                     (31.79%)
     6.545067877             95,017      LLC-load-misses           #   72.66% of all LL-cache accesses  (31.79%)
     6.595393796         85,454,554      mem_inst_retired.any                                          (31.79%)
     6.595393796          2,437,673      branch-instructions                                           (31.79%)
     6.595393796             61,863      branch-misses             #    2.54% of all branches          (31.79%)
     6.595393796        172,730,146      instructions              #    1.33  insn per cycle           (39.74%)
     6.595393796        130,300,759      cycles                                                        (44.36%)
     6.595393796              9,273      L1-icache-load-misses                                         (44.36%)
     6.595393796         59,518,635      L1-dcache-loads                                               (44.37%)
     6.595393796         12,429,782      L1-dcache-load-misses     #   20.88% of all L1-dcache accesses  (44.37%)
     6.595393796            103,211      L2-loads                                                      (31.79%)
     6.595393796             92,247      L2-load-misses            #   76.70% of all LL-cache accesses  (31.79%)
     6.595393796            137,332      LLC-loads                                                     (31.79%)
     6.595393796            105,115      LLC-load-misses           #   87.40% of all LL-cache accesses  (31.79%)
     6.645764482        103,304,743      mem_inst_retired.any                                          (31.77%)
     6.645764482          2,554,151      branch-instructions                                           (31.77%)
     6.645764482              6,667      branch-misses             #    0.26% of all branches          (31.76%)
     6.645764482        232,657,738      instructions              #    1.78  insn per cycle           (39.71%)
     6.645764482        130,387,102      cycles                                                        (41.15%)
     6.645764482             11,860      L1-icache-load-misses                                         (44.41%)
     6.645764482         57,972,680      L1-dcache-loads                                               (44.41%)
     6.645764482         12,706,928      L1-dcache-load-misses     #   21.92% of all L1-dcache accesses  (44.41%)
     6.645764482            129,712      L2-loads                                                      (35.04%)
     6.645764482             86,756      L2-load-misses            #   74.59% of all LL-cache accesses  (31.76%)
     6.645764482            102,903      LLC-loads                                                     (31.77%)
     6.645764482             64,933      LLC-load-misses           #   55.83% of all LL-cache accesses  (31.77%)
     6.696093299         84,194,360      mem_inst_retired.any                                          (31.79%)
     6.696093299          2,456,676      branch-instructions                                           (31.79%)
     6.696093299             64,143      branch-misses             #    2.61% of all branches          (31.79%)
     6.696093299        177,133,702      instructions              #    1.36  insn per cycle           (39.74%)
     6.696093299        130,286,159      cycles                                                        (39.74%)
     6.696093299              9,743      L1-icache-load-misses                                         (44.37%)
     6.696093299         51,984,850      L1-dcache-loads                                               (44.37%)
     6.696093299         13,825,341      L1-dcache-load-misses     #   26.59% of all L1-dcache accesses  (44.37%)
     6.696093299            135,429      L2-loads                                                      (36.42%)
     6.696093299            100,531      L2-load-misses            #   75.08% of all LL-cache accesses  (31.79%)
     6.696093299            132,356      LLC-loads                                                     (31.79%)
     6.696093299             99,787      LLC-load-misses           #   74.53% of all LL-cache accesses  (31.79%)
     6.746423598        105,035,447      mem_inst_retired.any                                          (31.79%)
     6.746423598          2,598,014      branch-instructions                                           (31.79%)
     6.746423598             25,580      branch-misses             #    0.98% of all branches          (31.79%)
     6.746423598        200,213,698      instructions              #    1.54  insn per cycle           (39.74%)
     6.746423598        130,312,244      cycles                                                        (39.74%)
     6.746423598              8,713      L1-icache-load-misses                                         (39.79%)
     6.746423598         54,083,180      L1-dcache-loads                                               (44.36%)
     6.746423598         13,168,315      L1-dcache-load-misses     #   24.35% of all L1-dcache accesses  (44.36%)
     6.746423598             97,990      L2-loads                                                      (36.42%)
     6.746423598             64,238      L2-load-misses            #   77.17% of all LL-cache accesses  (36.38%)
     6.746423598             68,495      LLC-loads                                                     (31.79%)
     6.746423598             59,646      LLC-load-misses           #   71.65% of all LL-cache accesses  (31.79%)
     6.796763163         84,600,414      mem_inst_retired.any                                          (31.78%)
     6.796763163          2,432,469      branch-instructions                                           (31.78%)
     6.796763163             59,472      branch-misses             #    2.44% of all branches          (31.78%)
     6.796763163        182,534,067      instructions              #    1.40  insn per cycle           (39.73%)
     6.796763163        130,312,969      cycles                                                        (39.73%)
     6.796763163              9,133      L1-icache-load-misses                                         (39.73%)
     6.796763163         61,839,305      L1-dcache-loads                                               (43.10%)
     6.796763163         11,750,661      L1-dcache-load-misses     #   19.00% of all L1-dcache accesses  (44.38%)
     6.796763163            104,294      L2-loads                                                      (36.43%)
     6.796763163             87,269      L2-load-misses            #   73.55% of all LL-cache accesses  (36.43%)
     6.796763163            133,021      LLC-loads                                                     (33.08%)
     6.796763163             98,295      LLC-load-misses           #   82.84% of all LL-cache accesses  (31.78%)
     6.847088872         93,856,552      mem_inst_retired.any                                          (31.80%)
     6.847088872          2,434,575      branch-instructions                                           (31.80%)
     6.847088872             64,176      branch-misses             #    2.64% of all branches          (31.80%)
     6.847088872        172,497,162      instructions              #    1.32  insn per cycle           (39.75%)
     6.847088872        130,261,378      cycles                                                        (39.75%)
     6.847088872             11,870      L1-icache-load-misses                                         (39.72%)
     6.847088872         52,603,103      L1-dcache-loads                                               (39.72%)
     6.847088872         13,238,220      L1-dcache-load-misses     #   25.17% of all L1-dcache accesses  (44.35%)
     6.847088872            119,617      L2-loads                                                      (36.40%)
     6.847088872             76,108      L2-load-misses            #   73.13% of all LL-cache accesses  (36.43%)
     6.847088872             88,535      LLC-loads                                                     (36.43%)
     6.847088872             69,585      LLC-load-misses           #   66.86% of all LL-cache accesses  (31.80%)
     6.897418471         87,912,754      mem_inst_retired.any                                          (31.79%)
     6.897418471          2,442,969      branch-instructions                                           (31.79%)
     6.897418471             33,356      branch-misses             #    1.37% of all branches          (31.79%)
     6.897418471        212,545,748      instructions              #    1.63  insn per cycle           (39.74%)
     6.897418471        130,265,418      cycles                                                        (39.74%)
     6.897418471             11,661      L1-icache-load-misses                                         (39.74%)
     6.897418471         67,208,386      L1-dcache-loads                                               (39.74%)
     6.897418471         11,216,740      L1-dcache-load-misses     #   16.69% of all L1-dcache accesses  (41.79%)
     6.897418471             93,020      L2-loads                                                      (36.42%)
     6.897418471             80,224      L2-load-misses            #   77.97% of all LL-cache accesses  (36.42%)
     6.897418471            112,767      LLC-loads                                                     (36.42%)
     6.897418471             97,274      LLC-load-misses           #   94.54% of all LL-cache accesses  (34.39%)
     6.947784857         84,521,593      mem_inst_retired.any                                          (31.75%)
     6.947784857          2,473,722      branch-instructions                                           (31.78%)
     6.947784857             61,811      branch-misses             #    2.50% of all branches          (31.78%)
     6.947784857        176,853,222      instructions              #    1.36  insn per cycle           (39.72%)
     6.947784857        130,363,999      cycles                                                        (39.72%)
     6.947784857              8,220      L1-icache-load-misses                                         (39.72%)
     6.947784857         51,978,578      L1-dcache-loads                                               (39.72%)
     6.947784857         13,526,482      L1-dcache-load-misses     #   26.02% of all L1-dcache accesses  (39.72%)
     6.947784857            127,958      L2-loads                                                      (36.48%)
     6.947784857             99,492      L2-load-misses            #   74.73% of all LL-cache accesses  (36.45%)
     6.947784857            138,322      LLC-loads                                                     (36.45%)
     6.947784857            101,654      LLC-load-misses           #   76.35% of all LL-cache accesses  (36.45%)
     6.998124725         97,067,574      mem_inst_retired.any                                          (35.75%)
     6.998124725          2,493,137      branch-instructions                                           (31.78%)
     6.998124725              9,030      branch-misses             #    0.36% of all branches          (31.78%)
     6.998124725        230,230,784      instructions              #    1.77  insn per cycle           (39.73%)
     6.998124725        130,333,062      cycles                                                        (39.73%)
     6.998124725              9,244      L1-icache-load-misses                                         (39.73%)
     6.998124725         62,989,528      L1-dcache-loads                                               (39.73%)
     6.998124725         12,625,582      L1-dcache-load-misses     #   20.04% of all L1-dcache accesses  (39.73%)
     6.998124725            128,478      L2-loads                                                      (32.45%)
     6.998124725             99,839      L2-load-misses            #   78.56% of all LL-cache accesses  (36.43%)
     6.998124725            125,681      LLC-loads                                                     (36.43%)
     6.998124725             80,648      LLC-load-misses           #   63.46% of all LL-cache accesses  (36.43%)
     7.048447867         89,083,033      mem_inst_retired.any                                          (36.41%)
     7.048447867          2,448,721      branch-instructions                                           (32.44%)
     7.048447867             65,178      branch-misses             #    2.66% of all branches          (31.79%)
     7.048447867        176,032,702      instructions              #    1.35  insn per cycle           (39.74%)
     7.048447867        130,282,122      cycles                                                        (39.74%)
     7.048447867              9,931      L1-icache-load-misses                                         (39.74%)
     7.048447867         53,661,781      L1-dcache-loads                                               (39.74%)
     7.048447867         13,409,893      L1-dcache-load-misses     #   24.99% of all L1-dcache accesses  (39.74%)
     7.048447867            108,586      L2-loads                                                      (31.79%)
     7.048447867             74,754      L2-load-misses            #   72.23% of all LL-cache accesses  (35.75%)
     7.048447867             98,398      LLC-loads                                                     (36.41%)
     7.048447867             80,902      LLC-load-misses           #   78.17% of all LL-cache accesses  (36.41%)
     7.098789807         96,477,298      mem_inst_retired.any                                          (36.44%)
     7.098789807          2,570,783      branch-instructions                                           (36.44%)
     7.098789807              9,767      branch-misses             #    0.38% of all branches          (31.78%)
     7.098789807        222,271,512      instructions              #    1.71  insn per cycle           (39.72%)
     7.098789807        130,340,193      cycles                                                        (39.72%)
     7.098789807             11,146      L1-icache-load-misses                                         (39.73%)
     7.098789807         55,505,688      L1-dcache-loads                                               (39.73%)
     7.098789807         13,909,994      L1-dcache-load-misses     #   25.06% of all L1-dcache accesses  (39.73%)
     7.098789807            131,972      L2-loads                                                      (31.78%)
     7.098789807             98,698      L2-load-misses            #   78.28% of all LL-cache accesses  (31.78%)
     7.098789807            120,200      LLC-loads                                                     (36.44%)
     7.098789807             79,330      LLC-load-misses           #   62.92% of all LL-cache accesses  (36.44%)
     7.149128979         93,836,500      mem_inst_retired.any                                          (36.43%)
     7.149128979          2,488,073      branch-instructions                                           (36.42%)
     7.149128979             59,818      branch-misses             #    2.40% of all branches          (33.78%)
     7.149128979        178,596,030      instructions              #    1.37  insn per cycle           (41.73%)
     7.149128979        130,310,544      cycles                                                        (39.73%)
     7.149128979             10,193      L1-icache-load-misses                                         (39.73%)
     7.149128979         58,312,566      L1-dcache-loads                                               (39.73%)
     7.149128979         11,715,388      L1-dcache-load-misses     #   20.09% of all L1-dcache accesses  (39.73%)
     7.149128979             73,067      L2-loads                                                      (31.79%)
     7.149128979             57,443      L2-load-misses            #   73.71% of all LL-cache accesses  (31.79%)
     7.149128979             82,800      LLC-loads                                                     (34.41%)
     7.149128979             72,245      LLC-load-misses           #   92.70% of all LL-cache accesses  (36.43%)
     7.199448059         91,121,138      mem_inst_retired.any                                          (36.41%)
     7.199448059          2,463,758      branch-instructions                                           (36.41%)
     7.199448059             53,525      branch-misses             #    2.17% of all branches          (36.41%)
     7.199448059        183,789,428      instructions              #    1.41  insn per cycle           (44.36%)
     7.199448059        130,267,095      cycles                                                        (39.74%)
     7.199448059              9,682      L1-icache-load-misses                                         (39.74%)
     7.199448059         51,863,812      L1-dcache-loads                                               (39.74%)
     7.199448059         13,551,562      L1-dcache-load-misses     #   26.13% of all L1-dcache accesses  (39.75%)
     7.199448059            134,180      L2-loads                                                      (31.80%)
     7.199448059            100,916      L2-load-misses            #   76.10% of all LL-cache accesses  (31.80%)
     7.199448059            131,044      LLC-loads                                                     (31.80%)
     7.199448059             92,388      LLC-load-misses           #   69.67% of all LL-cache accesses  (36.41%)
     7.249782302         86,268,817      mem_inst_retired.any                                          (36.42%)
     7.249782302          2,482,116      branch-instructions                                           (36.42%)
     7.249782302             55,343      branch-misses             #    2.23% of all branches          (36.42%)
     7.249782302        193,999,634      instructions              #    1.49  insn per cycle           (44.37%)
     7.249782302        130,303,227      cycles                                                        (43.04%)
     7.249782302              8,229      L1-icache-load-misses                                         (39.73%)
     7.249782302         66,837,182      L1-dcache-loads                                               (39.74%)
     7.249782302         11,165,879      L1-dcache-load-misses     #   16.71% of all L1-dcache accesses  (39.74%)
     7.249782302             75,136      L2-loads                                                      (31.79%)
     7.249782302             63,157      L2-load-misses            #   71.45% of all LL-cache accesses  (31.79%)
     7.249782302            101,641      LLC-loads                                                     (31.79%)
     7.249782302             86,218      LLC-load-misses           #   97.54% of all LL-cache accesses  (33.10%)
     7.300100515         91,549,353      mem_inst_retired.any                                          (36.41%)
     7.300100515          2,470,438      branch-instructions                                           (36.41%)
     7.300100515             44,701      branch-misses             #    1.81% of all branches          (36.41%)
     7.300100515        191,857,255      instructions              #    1.47  insn per cycle           (44.35%)
     7.300100515        130,281,888      cycles                                                        (44.35%)
     7.300100515              9,960      L1-icache-load-misses                                         (39.75%)
     7.300100515         51,851,699      L1-dcache-loads                                               (39.75%)
     7.300100515         13,569,174      L1-dcache-load-misses     #   26.17% of all L1-dcache accesses  (39.75%)
     7.300100515            132,287      L2-loads                                                      (31.80%)
     7.300100515             98,111      L2-load-misses            #   75.39% of all LL-cache accesses  (31.80%)
     7.300100515            127,973      LLC-loads                                                     (31.80%)
     7.300100515             91,128      LLC-load-misses           #   70.03% of all LL-cache accesses  (31.80%)
     7.350436078         84,697,299      mem_inst_retired.any                                          (31.84%)
     7.350436078          2,443,804      branch-instructions                                           (36.43%)
     7.350436078             37,631      branch-misses             #    1.54% of all branches          (36.42%)
     7.350436078        208,977,679      instructions              #    1.60  insn per cycle           (44.37%)
     7.350436078        130,302,036      cycles                                                        (44.37%)
     7.350436078              9,320      L1-icache-load-misses                                         (44.34%)
     7.350436078         66,784,824      L1-dcache-loads                                               (39.73%)
     7.350436078         11,591,227      L1-dcache-load-misses     #   17.36% of all L1-dcache accesses  (39.74%)
     7.350436078            107,377      L2-loads                                                      (31.79%)
     7.350436078             92,386      L2-load-misses            #   75.60% of all LL-cache accesses  (31.79%)
     7.350436078            137,022      LLC-loads                                                     (31.79%)
     7.350436078            102,198      LLC-load-misses           #   83.63% of all LL-cache accesses  (31.79%)
     7.400773497        104,210,425      mem_inst_retired.any                                          (31.79%)
     7.400773497          2,544,988      branch-instructions                                           (35.15%)
     7.400773497             24,623      branch-misses             #    0.97% of all branches          (36.42%)
     7.400773497        205,952,373      instructions              #    1.58  insn per cycle           (44.37%)
     7.400773497        130,293,637      cycles                                                        (44.37%)
     7.400773497             11,591      L1-icache-load-misses                                         (44.37%)
     7.400773497         54,162,099      L1-dcache-loads                                               (41.03%)
     7.400773497         13,727,532      L1-dcache-load-misses     #   25.35% of all L1-dcache accesses  (39.73%)
     7.400773497            123,688      L2-loads                                                      (31.79%)
     7.400773497             86,299      L2-load-misses            #   78.04% of all LL-cache accesses  (31.79%)
     7.400773497             97,464      LLC-loads                                                     (31.79%)
     7.400773497             63,445      LLC-load-misses           #   57.38% of all LL-cache accesses  (31.79%)
     7.451095857         83,607,109      mem_inst_retired.any                                          (31.79%)
     7.451095857          2,433,700      branch-instructions                                           (31.79%)
     7.451095857             52,682      branch-misses             #    2.16% of all branches          (36.41%)
     7.451095857        197,582,530      instructions              #    1.52  insn per cycle           (44.36%)
     7.451095857        130,320,668      cycles                                                        (44.36%)
     7.451095857              8,930      L1-icache-load-misses                                         (44.36%)
     7.451095857         57,622,070      L1-dcache-loads                                               (44.36%)
     7.451095857         13,233,871      L1-dcache-load-misses     #   22.97% of all L1-dcache accesses  (39.74%)
     7.451095857            136,358      L2-loads                                                      (31.79%)
     7.451095857             99,932      L2-load-misses            #   74.84% of all LL-cache accesses  (31.79%)
     7.451095857            130,706      LLC-loads                                                     (31.79%)
     7.451095857             99,385      LLC-load-misses           #   74.43% of all LL-cache accesses  (31.79%)
     7.501417837        104,344,956      mem_inst_retired.any                                          (31.80%)
     7.501417837          2,584,342      branch-instructions                                           (31.80%)
     7.501417837             27,876      branch-misses             #    1.08% of all branches          (33.84%)
     7.501417837        197,303,828      instructions              #    1.51  insn per cycle           (44.36%)
     7.501417837        130,234,036      cycles                                                        (44.36%)
     7.501417837             11,402      L1-icache-load-misses                                         (44.36%)
     7.501417837         52,967,647      L1-dcache-loads                                               (44.36%)
     7.501417837         12,232,791      L1-dcache-load-misses     #   23.09% of all L1-dcache accesses  (42.33%)
     7.501417837             90,165      L2-loads                                                      (31.79%)
     7.501417837             58,630      L2-load-misses            #   72.67% of all LL-cache accesses  (31.79%)
     7.501417837             71,201      LLC-loads                                                     (31.79%)
     7.501417837             59,522      LLC-load-misses           #   73.77% of all LL-cache accesses  (31.80%)
     7.551752659         85,907,402      mem_inst_retired.any                                          (31.79%)
     7.551752659          2,478,212      branch-instructions                                           (31.78%)
     7.551752659             61,205      branch-misses             #    2.47% of all branches          (31.79%)
     7.551752659        181,045,088      instructions              #    1.39  insn per cycle           (44.37%)
     7.551752659        130,327,758      cycles                                                        (44.37%)
     7.551752659              9,363      L1-icache-load-misses                                         (44.37%)
     7.551752659         53,826,913      L1-dcache-loads                                               (44.38%)
     7.551752659         13,485,505      L1-dcache-load-misses     #   25.05% of all L1-dcache accesses  (44.37%)
     7.551752659            131,047      L2-loads                                                      (31.79%)
     7.551752659            101,164      L2-load-misses            #   76.15% of all LL-cache accesses  (31.79%)
     7.551752659            134,659      LLC-loads                                                     (31.79%)
     7.551752659            100,223      LLC-load-misses           #   75.44% of all LL-cache accesses  (31.79%)
#           time             counts unit events
     7.602085733         94,003,649      mem_inst_retired.any                                          (31.79%)
     7.602085733          2,473,973      branch-instructions                                           (31.79%)
     7.602085733             65,399      branch-misses             #    2.64% of all branches          (31.79%)
     7.602085733        176,865,498      instructions              #    1.36  insn per cycle           (40.47%)
     7.602085733        130,289,223      cycles                                                        (44.36%)
     7.602085733              9,497      L1-icache-load-misses                                         (44.37%)
     7.602085733         61,055,419      L1-dcache-loads                                               (44.37%)
     7.602085733         11,588,457      L1-dcache-load-misses     #   18.98% of all L1-dcache accesses  (44.37%)
     7.602085733             77,408      L2-loads                                                      (31.79%)
     7.602085733             59,314      L2-load-misses            #   76.07% of all LL-cache accesses  (31.79%)
     7.602085733             78,537      LLC-loads                                                     (31.79%)
     7.602085733             71,052      LLC-load-misses           #   91.12% of all LL-cache accesses  (31.79%)
     7.652409153         86,216,757      mem_inst_retired.any                                          (31.80%)
     7.652409153          2,439,158      branch-instructions                                           (31.79%)
     7.652409153             32,155      branch-misses             #    1.32% of all branches          (31.79%)
     7.652409153        214,878,415      instructions              #    1.65  insn per cycle           (39.74%)
     7.652409153        130,285,965      cycles                                                        (43.79%)
     7.652409153             12,454      L1-icache-load-misses                                         (44.35%)
     7.652409153         60,472,030      L1-dcache-loads                                               (44.36%)
     7.652409153         12,476,079      L1-dcache-load-misses     #   20.63% of all L1-dcache accesses  (44.36%)
     7.652409153            132,607      L2-loads                                                      (32.38%)
     7.652409153             98,041      L2-load-misses            #   73.86% of all LL-cache accesses  (31.80%)
     7.652409153            132,882      LLC-loads                                                     (31.80%)
     7.652409153             97,763      LLC-load-misses           #   73.65% of all LL-cache accesses  (31.80%)
     7.702741707         82,396,879      mem_inst_retired.any                                          (31.79%)
     7.702741707          2,428,733      branch-instructions                                           (31.79%)
     7.702741707             61,315      branch-misses             #    2.52% of all branches          (31.79%)
     7.702741707        176,336,713      instructions              #    1.35  insn per cycle           (39.73%)
     7.702741707        130,304,477      cycles                                                        (39.73%)
     7.702741707              8,935      L1-icache-load-misses                                         (44.38%)
     7.702741707         57,018,622      L1-dcache-loads                                               (44.37%)
     7.702741707         12,497,358      L1-dcache-load-misses     #   21.92% of all L1-dcache accesses  (44.37%)
     7.702741707             91,934      L2-loads                                                      (36.43%)
     7.702741707             75,832      L2-load-misses            #   72.60% of all LL-cache accesses  (31.78%)
     7.702741707            116,969      LLC-loads                                                     (31.79%)
     7.702741707             98,645      LLC-load-misses           #   94.44% of all LL-cache accesses  (31.79%)
     7.753062014         99,553,016      mem_inst_retired.any                                          (31.80%)
     7.753062014          2,502,267      branch-instructions                                           (31.80%)
     7.753062014              8,491      branch-misses             #    0.34% of all branches          (31.80%)
     7.753062014        231,772,146      instructions              #    1.78  insn per cycle           (39.75%)
     7.753062014        130,285,629      cycles                                                        (39.74%)
     7.753062014              9,275      L1-icache-load-misses                                         (42.49%)
     7.753062014         62,577,471      L1-dcache-loads                                               (44.35%)
     7.753062014         12,705,264      L1-dcache-load-misses     #   20.30% of all L1-dcache accesses  (44.35%)
     7.753062014            120,492      L2-loads                                                      (36.41%)
     7.753062014             97,419      L2-load-misses            #   82.44% of all LL-cache accesses  (33.68%)
     7.753062014            115,850      LLC-loads                                                     (31.80%)
     7.753062014             79,110      LLC-load-misses           #   66.95% of all LL-cache accesses  (31.80%)
     7.803386280         84,572,226      mem_inst_retired.any                                          (31.79%)
     7.803386280          2,433,487      branch-instructions                                           (31.79%)
     7.803386280             63,870      branch-misses             #    2.62% of all branches          (31.79%)
     7.803386280        174,528,433      instructions              #    1.34  insn per cycle           (39.74%)
     7.803386280        130,288,059      cycles                                                        (39.74%)
     7.803386280              8,416      L1-icache-load-misses                                         (39.74%)
     7.803386280         52,376,948      L1-dcache-loads                                               (44.36%)
     7.803386280         13,837,855      L1-dcache-load-misses     #   26.42% of all L1-dcache accesses  (44.36%)
     7.803386280            136,387      L2-loads                                                      (36.42%)
     7.803386280            102,811      L2-load-misses            #   75.59% of all LL-cache accesses  (36.42%)
     7.803386280            135,641      LLC-loads                                                     (31.79%)
     7.803386280             98,746      LLC-load-misses           #   72.60% of all LL-cache accesses  (31.79%)
     7.853727003        104,321,214      mem_inst_retired.any                                          (31.79%)
     7.853727003          2,586,254      branch-instructions                                           (31.78%)
     7.853727003             10,339      branch-misses             #    0.40% of all branches          (31.78%)
     7.853727003        218,437,996      instructions              #    1.68  insn per cycle           (39.73%)
     7.853727003        130,331,283      cycles                                                        (39.73%)
     7.853727003              9,713      L1-icache-load-misses                                         (39.73%)
     7.853727003         54,380,211      L1-dcache-loads                                               (41.19%)
     7.853727003         13,346,750      L1-dcache-load-misses     #   24.54% of all L1-dcache accesses  (44.38%)
     7.853727003            114,596      L2-loads                                                      (36.43%)
     7.853727003             73,049      L2-load-misses            #   73.12% of all LL-cache accesses  (36.43%)
     7.853727003             85,207      LLC-loads                                                     (34.99%)
     7.853727003             53,554      LLC-load-misses           #   53.61% of all LL-cache accesses  (31.78%)
     7.904052477         83,716,127      mem_inst_retired.any                                          (31.78%)
     7.904052477          2,428,076      branch-instructions                                           (31.80%)
     7.904052477             63,858      branch-misses             #    2.63% of all branches          (31.80%)
     7.904052477        176,959,841      instructions              #    1.36  insn per cycle           (39.75%)
     7.904052477        130,239,918      cycles                                                        (39.74%)
     7.904052477              9,293      L1-icache-load-misses                                         (39.75%)
     7.904052477         59,480,825      L1-dcache-loads                                               (39.75%)
     7.904052477         11,991,132      L1-dcache-load-misses     #   20.16% of all L1-dcache accesses  (44.37%)
     7.904052477             94,328      L2-loads                                                      (36.42%)
     7.904052477             80,120      L2-load-misses            #   74.96% of all LL-cache accesses  (36.40%)
     7.904052477            119,446      LLC-loads                                                     (36.40%)
     7.904052477            100,594      LLC-load-misses           #   94.11% of all LL-cache accesses  (31.78%)
     7.954390523        101,620,734      mem_inst_retired.any                                          (31.79%)
     7.954390523          2,548,190      branch-instructions                                           (31.79%)
     7.954390523             50,813      branch-misses             #    1.99% of all branches          (31.79%)
     7.954390523        190,149,566      instructions              #    1.46  insn per cycle           (39.73%)
     7.954390523        130,327,207      cycles                                                        (39.73%)
     7.954390523              7,895      L1-icache-load-misses                                         (39.73%)
     7.954390523         52,480,581      L1-dcache-loads                                               (39.73%)
     7.954390523         13,580,491      L1-dcache-load-misses     #   25.88% of all L1-dcache accesses  (39.86%)
     7.954390523            121,868      L2-loads                                                      (36.43%)
     7.954390523             85,214      L2-load-misses            #   77.22% of all LL-cache accesses  (36.43%)
     7.954390523             98,843      LLC-loads                                                     (36.43%)
     7.954390523             64,438      LLC-load-misses           #   58.39% of all LL-cache accesses  (36.31%)
     8.004729768         85,410,989      mem_inst_retired.any                                          (32.98%)
     8.004729768          2,435,934      branch-instructions                                           (31.78%)
     8.004729768             48,430      branch-misses             #    1.99% of all branches          (31.78%)
     8.004729768        197,561,480      instructions              #    1.52  insn per cycle           (39.73%)
     8.004729768        130,322,249      cycles                                                        (39.73%)
     8.004729768              8,620      L1-icache-load-misses                                         (39.73%)
     8.004729768         66,768,098      L1-dcache-loads                                               (39.73%)
     8.004729768         11,089,329      L1-dcache-load-misses     #   16.61% of all L1-dcache accesses  (39.73%)
     8.004729768             82,792      L2-loads                                                      (35.22%)
     8.004729768             72,100      L2-load-misses            #   74.04% of all LL-cache accesses  (36.43%)
     8.004729768            111,956      LLC-loads                                                     (36.43%)
     8.004729768             86,201      LLC-load-misses           #   88.53% of all LL-cache accesses  (36.43%)
     8.055062108         84,837,963      mem_inst_retired.any                                          (36.44%)
     8.055062108          2,427,211      branch-instructions                                           (31.77%)
     8.055062108             65,193      branch-misses             #    2.69% of all branches          (31.77%)
     8.055062108        171,257,931      instructions              #    1.32  insn per cycle           (39.70%)
     8.055062108        130,161,382      cycles                                                        (39.70%)
     8.055062108             13,432      L1-icache-load-misses                                         (39.70%)
     8.055062108         52,429,446      L1-dcache-loads                                               (39.74%)
     8.055062108         13,778,240      L1-dcache-load-misses     #   26.28% of all L1-dcache accesses  (39.74%)
     8.055062108            132,326      L2-loads                                                      (31.80%)
     8.055062108             94,748      L2-load-misses            #   73.29% of all LL-cache accesses  (36.44%)
     8.055062108            126,222      LLC-loads                                                     (36.45%)
     8.055062108             99,898      LLC-load-misses           #   77.28% of all LL-cache accesses  (36.45%)
     8.105389841         93,400,956      mem_inst_retired.any                                          (36.44%)
     8.105389841          2,503,418      branch-instructions                                           (34.33%)
     8.105389841             15,212      branch-misses             #    0.61% of all branches          (31.82%)
     8.105389841        233,508,445      instructions              #    1.79  insn per cycle           (39.77%)
     8.105389841        130,195,138      cycles                                                        (39.77%)
     8.105389841              7,221      L1-icache-load-misses                                         (39.77%)
     8.105389841         66,992,699      L1-dcache-loads                                               (39.77%)
     8.105389841         11,896,965      L1-dcache-load-misses     #   17.76% of all L1-dcache accesses  (39.69%)
     8.105389841            110,099      L2-loads                                                      (31.74%)
     8.105389841             96,854      L2-load-misses            #   79.12% of all LL-cache accesses  (33.83%)
     8.105389841            134,717      LLC-loads                                                     (36.37%)
     8.105389841             96,821      LLC-load-misses           #   79.10% of all LL-cache accesses  (36.44%)
     8.155730295         92,254,802      mem_inst_retired.any                                          (36.43%)
     8.155730295          2,466,328      branch-instructions                                           (36.43%)
     8.155730295             62,925      branch-misses             #    2.55% of all branches          (31.78%)
     8.155730295        174,167,482      instructions              #    1.34  insn per cycle           (39.73%)
     8.155730295        130,232,187      cycles                                                        (39.71%)
     8.155730295             10,418      L1-icache-load-misses                                         (39.73%)
     8.155730295         52,394,577      L1-dcache-loads                                               (39.73%)
     8.155730295         13,478,980      L1-dcache-load-misses     #   25.73% of all L1-dcache accesses  (39.73%)
     8.155730295            124,515      L2-loads                                                      (31.79%)
     8.155730295             82,946      L2-load-misses            #   73.98% of all LL-cache accesses  (31.79%)
     8.155730295             99,734      LLC-loads                                                     (36.44%)
     8.155730295             77,093      LLC-load-misses           #   68.76% of all LL-cache accesses  (36.44%)
     8.206068993         94,168,721      mem_inst_retired.any                                          (36.51%)
     8.206068993          2,560,872      branch-instructions                                           (36.51%)
     8.206068993             12,686      branch-misses             #    0.50% of all branches          (35.73%)
     8.206068993        227,217,882      instructions              #    1.75  insn per cycle           (43.70%)
     8.206068993        130,069,362      cycles                                                        (39.81%)
     8.206068993              8,125      L1-icache-load-misses                                         (39.81%)
     8.206068993         57,559,645      L1-dcache-loads                                               (39.81%)
     8.206068993         13,100,278      L1-dcache-load-misses     #   22.76% of all L1-dcache accesses  (39.81%)
     8.206068993            137,115      L2-loads                                                      (31.64%)
     8.206068993             98,790      L2-load-misses            #   73.71% of all LL-cache accesses  (31.64%)
     8.206068993            130,931      LLC-loads                                                     (32.40%)
     8.206068993             88,423      LLC-load-misses           #   65.98% of all LL-cache accesses  (36.30%)
     8.256393729         97,877,401      mem_inst_retired.any                                          (36.52%)
     8.256393729          2,576,317      branch-instructions                                           (36.49%)
     8.256393729             50,672      branch-misses             #    1.97% of all branches          (36.50%)
     8.256393729        186,872,969      instructions              #    1.44  insn per cycle           (44.20%)
     8.256393729        129,732,110      cycles                                                        (40.14%)
     8.256393729             15,962      L1-icache-load-misses                                         (39.58%)
     8.256393729         56,334,725      L1-dcache-loads                                               (39.60%)
     8.256393729         12,521,320      L1-dcache-load-misses     #   22.23% of all L1-dcache accesses  (39.60%)
     8.256393729             85,012      L2-loads                                                      (31.86%)
     8.256393729             56,247      L2-load-misses            #   70.67% of all LL-cache accesses  (31.88%)
     8.256393729             74,179      LLC-loads                                                     (31.88%)
     8.256393729             64,031      LLC-load-misses           #   80.45% of all LL-cache accesses  (35.93%)
     8.306731774         89,323,766      mem_inst_retired.any                                          (36.44%)
     8.306731774          2,475,973      branch-instructions                                           (36.44%)
     8.306731774             48,444      branch-misses             #    1.96% of all branches          (36.44%)
     8.306731774        187,640,193      instructions              #    1.44  insn per cycle           (44.38%)
     8.306731774        130,359,796      cycles                                                        (44.38%)
     8.306731774              8,132      L1-icache-load-misses                                         (39.73%)
     8.306731774         52,321,049      L1-dcache-loads                                               (39.73%)
     8.306731774         13,868,308      L1-dcache-load-misses     #   26.51% of all L1-dcache accesses  (39.73%)
     8.306731774            135,346      L2-loads                                                      (31.78%)
     8.306731774            100,487      L2-load-misses            #   74.22% of all LL-cache accesses  (31.78%)
     8.306731774            135,429      LLC-loads                                                     (31.78%)
     8.306731774             98,228      LLC-load-misses           #   72.55% of all LL-cache accesses  (31.78%)
     8.357089420         90,193,279      mem_inst_retired.any                                          (34.54%)
     8.357089420          2,442,813      branch-instructions                                           (36.45%)
     8.357089420             61,408      branch-misses             #    2.51% of all branches          (36.45%)
     8.357089420        179,496,884      instructions              #    1.38  insn per cycle           (44.39%)
     8.357089420        130,352,915      cycles                                                        (44.39%)
     8.357089420              7,423      L1-icache-load-misses                                         (41.65%)
     8.357089420         64,247,630      L1-dcache-loads                                               (39.72%)
     8.357089420         10,878,899      L1-dcache-load-misses     #   16.93% of all L1-dcache accesses  (39.72%)
     8.357089420             77,076      L2-loads                                                      (31.77%)
     8.357089420             59,114      L2-load-misses            #   73.48% of all LL-cache accesses  (31.77%)
     8.357089420             83,819      LLC-loads                                                     (31.77%)
     8.357089420             77,266      LLC-load-misses           #   96.05% of all LL-cache accesses  (31.77%)
     8.407432854         89,530,162      mem_inst_retired.any                                          (31.88%)
     8.407432854          2,486,861      branch-instructions                                           (36.55%)
     8.407432854             44,056      branch-misses             #    1.77% of all branches          (36.55%)
     8.407432854        193,963,758      instructions              #    1.49  insn per cycle           (44.20%)
     8.407432854        129,828,353      cycles                                                        (44.20%)
     8.407432854             10,874      L1-icache-load-misses                                         (44.21%)
     8.407432854         52,511,150      L1-dcache-loads                                               (39.54%)
     8.407432854         13,750,551      L1-dcache-load-misses     #   26.19% of all L1-dcache accesses  (39.54%)
     8.407432854            132,815      L2-loads                                                      (31.88%)
     8.407432854            101,220      L2-load-misses            #   77.00% of all LL-cache accesses  (31.88%)
     8.407432854            130,090      LLC-loads                                                     (31.88%)
     8.407432854             98,701      LLC-load-misses           #   75.08% of all LL-cache accesses  (31.88%)
     8.457785447         84,869,257      mem_inst_retired.any                                          (31.84%)
     8.457785447          2,472,393      branch-instructions                                           (33.22%)
     8.457785447             47,969      branch-misses             #    1.94% of all branches          (36.51%)
     8.457785447        201,340,102      instructions              #    1.55  insn per cycle           (44.47%)
     8.457785447        130,080,573      cycles                                                        (44.47%)
     8.457785447              8,942      L1-icache-load-misses                                         (44.47%)
     8.457785447         66,120,584      L1-dcache-loads                                               (42.92%)
     8.457785447         11,190,311      L1-dcache-load-misses     #   16.92% of all L1-dcache accesses  (39.60%)
     8.457785447             97,365      L2-loads                                                      (31.65%)
     8.457785447             83,359      L2-load-misses            #   74.76% of all LL-cache accesses  (31.64%)
     8.457785447            125,647      LLC-loads                                                     (31.84%)
     8.457785447            103,488      LLC-load-misses           #   92.81% of all LL-cache accesses  (31.84%)
     8.508110642         99,446,057      mem_inst_retired.any                                          (31.79%)
     8.508110642          2,485,416      branch-instructions                                           (31.79%)
     8.508110642             15,151      branch-misses             #    0.61% of all branches          (36.42%)
     8.508110642        216,079,198      instructions              #    1.66  insn per cycle           (44.37%)
     8.508110642        130,304,979      cycles                                                        (44.37%)
     8.508110642              8,900      L1-icache-load-misses                                         (44.37%)
     8.508110642         53,081,263      L1-dcache-loads                                               (44.37%)
     8.508110642         13,089,545      L1-dcache-load-misses     #   24.66% of all L1-dcache accesses  (39.75%)
     8.508110642            132,662      L2-loads                                                      (31.78%)
     8.508110642             94,405      L2-load-misses            #   76.06% of all LL-cache accesses  (31.79%)
     8.508110642            115,565      LLC-loads                                                     (31.78%)
     8.508110642             74,965      LLC-load-misses           #   60.40% of all LL-cache accesses  (31.79%)
     8.558473868         83,545,724      mem_inst_retired.any                                          (31.76%)
     8.558473868          2,436,194      branch-instructions                                           (31.77%)
     8.558473868             64,176      branch-misses             #    2.63% of all branches          (31.79%)
     8.558473868        182,481,743      instructions              #    1.40  insn per cycle           (44.42%)
     8.558473868        130,341,801      cycles                                                        (44.42%)
     8.558473868              8,225      L1-icache-load-misses                                         (44.42%)
     8.558473868         58,249,412      L1-dcache-loads                                               (44.42%)
     8.558473868         12,568,172      L1-dcache-load-misses     #   21.58% of all L1-dcache accesses  (44.42%)
     8.558473868            134,375      L2-loads                                                      (31.77%)
     8.558473868            103,346      L2-load-misses            #   76.16% of all LL-cache accesses  (31.76%)
     8.558473868            137,007      LLC-loads                                                     (31.76%)
     8.558473868             98,840      LLC-load-misses           #   72.84% of all LL-cache accesses  (31.76%)
     8.608838533        103,304,514      mem_inst_retired.any                                          (31.83%)
     8.608838533          2,569,407      branch-instructions                                           (31.83%)
     8.608838533             11,493      branch-misses             #    0.45% of all branches          (31.66%)
     8.608838533        213,412,736      instructions              #    1.64  insn per cycle           (42.88%)
     8.608838533        130,066,544      cycles                                                        (44.29%)
     8.608838533             10,604      L1-icache-load-misses                                         (44.29%)
     8.608838533         55,223,042      L1-dcache-loads                                               (44.29%)
     8.608838533         13,375,035      L1-dcache-load-misses     #   24.22% of all L1-dcache accesses  (44.46%)
     8.608838533            105,283      L2-loads                                                      (31.83%)
     8.608838533             69,132      L2-load-misses            #   76.34% of all LL-cache accesses  (31.83%)
     8.608838533             75,837      LLC-loads                                                     (31.83%)
     8.608838533             53,813      LLC-load-misses           #   59.42% of all LL-cache accesses  (31.83%)
     8.659175573         83,306,110      mem_inst_retired.any                                          (31.78%)
     8.659175573          2,392,903      branch-instructions                                           (31.78%)
     8.659175573             63,401      branch-misses             #    2.65% of all branches          (31.78%)
     8.659175573        174,767,286      instructions              #    1.34  insn per cycle           (39.72%)
     8.659175573        130,301,159      cycles                                                        (44.37%)
     8.659175573              8,090      L1-icache-load-misses                                         (44.37%)
     8.659175573         52,644,732      L1-dcache-loads                                               (44.38%)
     8.659175573         13,551,105      L1-dcache-load-misses     #   25.74% of all L1-dcache accesses  (44.38%)
     8.659175573            132,788      L2-loads                                                      (31.79%)
     8.659175573             99,030      L2-load-misses            #   73.74% of all LL-cache accesses  (31.79%)
     8.659175573            135,800      LLC-loads                                                     (31.79%)
     8.659175573             99,566      LLC-load-misses           #   74.14% of all LL-cache accesses  (31.78%)
     8.709495503        100,731,790      mem_inst_retired.any                                          (31.79%)
     8.709495503          2,499,622      branch-instructions                                           (31.79%)
     8.709495503             49,078      branch-misses             #    1.96% of all branches          (31.79%)
     8.709495503        186,480,164      instructions              #    1.43  insn per cycle           (39.74%)
     8.709495503        130,248,563      cycles                                                        (41.63%)
     8.709495503              8,653      L1-icache-load-misses                                         (44.37%)
     8.709495503         56,690,679      L1-dcache-loads                                               (44.37%)
     8.709495503         11,869,696      L1-dcache-load-misses     #   20.94% of all L1-dcache accesses  (44.37%)
     8.709495503             77,988      L2-loads                                                      (34.55%)
     8.709495503             58,592      L2-load-misses            #   75.94% of all LL-cache accesses  (31.79%)
     8.709495503             76,323      LLC-loads                                                     (31.79%)
     8.709495503             59,403      LLC-load-misses           #   76.99% of all LL-cache accesses  (31.79%)
     8.759904996         84,949,620      mem_inst_retired.any                                          (31.74%)
     8.759904996          2,446,431      branch-instructions                                           (31.74%)
     8.759904996             50,493      branch-misses             #    2.06% of all branches          (31.74%)
     8.759904996        196,058,478      instructions              #    1.50  insn per cycle           (39.67%)
     8.759904996        130,480,936      cycles                                                        (39.67%)
     8.759904996              7,977      L1-icache-load-misses                                         (44.45%)
     8.759904996         61,349,831      L1-dcache-loads                                               (44.45%)
     8.759904996         12,083,545      L1-dcache-load-misses     #   19.70% of all L1-dcache accesses  (44.45%)
     8.759904996            122,001      L2-loads                                                      (36.51%)
     8.759904996            100,436      L2-load-misses            #   79.10% of all LL-cache accesses  (31.75%)
     8.759904996            131,937      LLC-loads                                                     (31.75%)
     8.759904996            100,872      LLC-load-misses           #   79.45% of all LL-cache accesses  (31.75%)
     8.810273818         86,979,176      mem_inst_retired.any                                          (31.83%)
     8.810273818          2,462,243      branch-instructions                                           (31.62%)
     8.810273818             65,629      branch-misses             #    2.67% of all branches          (31.62%)
     8.810273818        171,793,543      instructions              #    1.32  insn per cycle           (39.58%)
     8.810273818        130,035,007      cycles                                                        (39.58%)
     8.810273818             12,905      L1-icache-load-misses                                         (40.01%)
     8.810273818         54,467,685      L1-dcache-loads                                               (44.50%)
     8.810273818         12,879,968      L1-dcache-load-misses     #   23.65% of all L1-dcache accesses  (44.50%)
     8.810273818             98,300      L2-loads                                                      (36.55%)
     8.810273818             66,914      L2-load-misses            #   68.47% of all LL-cache accesses  (36.14%)
     8.810273818             97,166      LLC-loads                                                     (31.83%)
     8.810273818             84,708      LLC-load-misses           #   86.67% of all LL-cache accesses  (31.83%)
#           time             counts unit events
     8.860619883         88,201,711      mem_inst_retired.any                                          (31.73%)
     8.860619883          2,421,015      branch-instructions                                           (31.73%)
     8.860619883             20,231      branch-misses             #    0.84% of all branches          (31.73%)
     8.860619883        222,841,784      instructions              #    1.71  insn per cycle           (39.68%)
     8.860619883        130,106,862      cycles                                                        (39.68%)
     8.860619883              8,135      L1-icache-load-misses                                         (39.75%)
     8.860619883         64,670,170      L1-dcache-loads                                               (43.42%)
     8.860619883         11,486,879      L1-dcache-load-misses     #   17.76% of all L1-dcache accesses  (44.41%)
     8.860619883            106,955      L2-loads                                                      (36.46%)
     8.860619883             87,421      L2-load-misses            #   73.94% of all LL-cache accesses  (36.46%)
     8.860619883            129,508      LLC-loads                                                     (32.82%)
     8.860619883             94,046      LLC-load-misses           #   79.54% of all LL-cache accesses  (31.81%)
     8.911020078         80,461,419      mem_inst_retired.any                                          (31.72%)
     8.911020078          2,407,250      branch-instructions                                           (31.74%)
     8.911020078             61,606      branch-misses             #    2.56% of all branches          (31.74%)
     8.911020078        172,713,423      instructions              #    1.33  insn per cycle           (39.68%)
     8.911020078        130,282,790      cycles                                                        (39.69%)
     8.911020078             14,401      L1-icache-load-misses                                         (39.68%)
     8.911020078         52,586,838      L1-dcache-loads                                               (39.71%)
     8.911020078         13,375,274      L1-dcache-load-misses     #   25.43% of all L1-dcache accesses  (44.48%)
     8.911020078            131,732      L2-loads                                                      (36.53%)
     8.911020078            101,512      L2-load-misses            #   76.24% of all LL-cache accesses  (36.49%)
     8.911020078            134,558      LLC-loads                                                     (36.49%)
     8.911020078            102,383      LLC-load-misses           #   76.90% of all LL-cache accesses  (31.73%)
     8.961350917        101,548,869      mem_inst_retired.any                                          (31.79%)
     8.961350917          2,490,861      branch-instructions                                           (31.79%)
     8.961350917              7,240      branch-misses             #    0.29% of all branches          (31.79%)
     8.961350917        231,698,084      instructions              #    1.78  insn per cycle           (39.74%)
     8.961350917        130,270,514      cycles                                                        (39.74%)
     8.961350917              8,714      L1-icache-load-misses                                         (39.74%)
     8.961350917         60,092,864      L1-dcache-loads                                               (39.74%)
     8.961350917         12,708,446      L1-dcache-load-misses     #   21.15% of all L1-dcache accesses  (41.93%)
     8.961350917            134,365      L2-loads                                                      (36.41%)
     8.961350917             98,599      L2-load-misses            #   79.33% of all LL-cache accesses  (36.41%)
     8.961350917            114,206      LLC-loads                                                     (36.41%)
     8.961350917             73,399      LLC-load-misses           #   59.06% of all LL-cache accesses  (34.25%)
     9.011703670         83,017,784      mem_inst_retired.any                                          (31.78%)
     9.011703670          2,408,941      branch-instructions                                           (31.77%)
     9.011703670             63,957      branch-misses             #    2.65% of all branches          (31.78%)
     9.011703670        173,290,387      instructions              #    1.33  insn per cycle           (39.72%)
     9.011703670        130,336,556      cycles                                                        (39.72%)
     9.011703670              7,753      L1-icache-load-misses                                         (39.72%)
     9.011703670         52,810,445      L1-dcache-loads                                               (39.72%)
     9.011703670         12,873,655      L1-dcache-load-misses     #   24.38% of all L1-dcache accesses  (39.72%)
     9.011703670            106,854      L2-loads                                                      (36.45%)
     9.011703670             80,258      L2-load-misses            #   73.44% of all LL-cache accesses  (36.44%)
     9.011703670            111,713      LLC-loads                                                     (36.45%)
     9.011703670             91,137      LLC-load-misses           #   83.40% of all LL-cache accesses  (36.45%)
     9.062052642        100,765,090      mem_inst_retired.any                                          (35.63%)
     9.062052642          2,580,143      branch-instructions                                           (31.80%)
     9.062052642             14,465      branch-misses             #    0.56% of all branches          (31.80%)
     9.062052642        210,718,935      instructions              #    1.62  insn per cycle           (39.75%)
     9.062052642        130,229,984      cycles                                                        (39.68%)
     9.062052642             12,756      L1-icache-load-misses                                         (39.68%)
     9.062052642         52,447,052      L1-dcache-loads                                               (39.68%)
     9.062052642         13,619,236      L1-dcache-load-misses     #   25.97% of all L1-dcache accesses  (39.68%)
     9.062052642            130,582      L2-loads                                                      (32.62%)
     9.062052642             88,177      L2-load-misses            #   74.96% of all LL-cache accesses  (36.47%)
     9.062052642            104,668      LLC-loads                                                     (36.47%)
     9.062052642             68,426      LLC-load-misses           #   58.17% of all LL-cache accesses  (36.47%)
     9.112372328         88,480,014      mem_inst_retired.any                                          (36.40%)
     9.112372328          2,449,995      branch-instructions                                           (32.29%)
     9.112372328             63,583      branch-misses             #    2.60% of all branches          (31.80%)
     9.112372328        178,305,785      instructions              #    1.37  insn per cycle           (39.75%)
     9.112372328        130,250,882      cycles                                                        (39.75%)
     9.112372328              9,733      L1-icache-load-misses                                         (39.75%)
     9.112372328         59,880,466      L1-dcache-loads                                               (39.75%)
     9.112372328         11,500,375      L1-dcache-load-misses     #   19.21% of all L1-dcache accesses  (39.75%)
     9.112372328             69,643      L2-loads                                                      (31.80%)
     9.112372328             64,844      L2-load-misses            #   77.57% of all LL-cache accesses  (35.90%)
     9.112372328             97,555      LLC-loads                                                     (36.40%)
     9.112372328             85,213      LLC-load-misses           #  101.93% of all LL-cache accesses  (36.41%)
     9.162692773         87,532,092      mem_inst_retired.any                                          (36.41%)
     9.162692773          2,345,138      branch-instructions                                           (36.41%)
     9.162692773             55,040      branch-misses             #    2.35% of all branches          (31.80%)
     9.162692773        185,280,566      instructions              #    1.42  insn per cycle           (39.75%)
     9.162692773        130,256,184      cycles                                                        (39.74%)
     9.162692773              8,345      L1-icache-load-misses                                         (39.74%)
     9.162692773         52,013,492      L1-dcache-loads                                               (39.75%)
     9.162692773         13,380,170      L1-dcache-load-misses     #   25.72% of all L1-dcache accesses  (39.75%)
     9.162692773            132,707      L2-loads                                                      (31.80%)
     9.162692773             94,338      L2-load-misses            #   78.57% of all LL-cache accesses  (31.80%)
     9.162692773            107,433      LLC-loads                                                     (36.41%)
     9.162692773             68,988      LLC-load-misses           #   57.46% of all LL-cache accesses  (36.40%)
     9.213013143         85,772,781      mem_inst_retired.any                                          (36.41%)
     9.213013143          2,359,291      branch-instructions                                           (36.41%)
     9.213013143             52,710      branch-misses             #    2.23% of all branches          (33.56%)
     9.213013143        189,439,777      instructions              #    1.45  insn per cycle           (41.52%)
     9.213013143        130,242,708      cycles                                                        (39.75%)
     9.213013143              8,793      L1-icache-load-misses                                         (39.75%)
     9.213013143         65,165,806      L1-dcache-loads                                               (39.75%)
     9.213013143         11,126,084      L1-dcache-load-misses     #   17.07% of all L1-dcache accesses  (39.75%)
     9.213013143             77,332      L2-loads                                                      (31.79%)
     9.213013143             60,675      L2-load-misses            #   70.67% of all LL-cache accesses  (31.79%)
     9.213013143             94,370      LLC-loads                                                     (34.62%)
     9.213013143             76,296      LLC-load-misses           #   88.87% of all LL-cache accesses  (36.40%)
     9.263352077         83,106,105      mem_inst_retired.any                                          (36.43%)
     9.263352077          2,420,404      branch-instructions                                           (36.43%)
     9.263352077             60,734      branch-misses             #    2.51% of all branches          (36.43%)
     9.263352077        172,598,949      instructions              #    1.32  insn per cycle           (44.38%)
     9.263352077        130,287,173      cycles                                                        (39.73%)
     9.263352077              9,821      L1-icache-load-misses                                         (39.73%)
     9.263352077         51,393,121      L1-dcache-loads                                               (39.73%)
     9.263352077         13,563,576      L1-dcache-load-misses     #   26.39% of all L1-dcache accesses  (39.73%)
     9.263352077            132,791      L2-loads                                                      (31.78%)
     9.263352077            100,832      L2-load-misses            #   76.72% of all LL-cache accesses  (31.78%)
     9.263352077            130,061      LLC-loads                                                     (31.78%)
     9.263352077            100,904      LLC-load-misses           #   76.78% of all LL-cache accesses  (36.43%)
     9.313673949         87,756,051      mem_inst_retired.any                                          (36.40%)
     9.313673949          2,478,561      branch-instructions                                           (36.41%)
     9.313673949             28,822      branch-misses             #    1.16% of all branches          (36.41%)
     9.313673949        218,205,378      instructions              #    1.68  insn per cycle           (44.36%)
     9.313673949        130,233,062      cycles                                                        (42.84%)
     9.313673949              9,661      L1-icache-load-misses                                         (39.75%)
     9.313673949         67,082,173      L1-dcache-loads                                               (39.75%)
     9.313673949         11,275,073      L1-dcache-load-misses     #   16.81% of all L1-dcache accesses  (39.75%)
     9.313673949            103,607      L2-loads                                                      (31.80%)
     9.313673949             87,794      L2-load-misses            #   75.13% of all LL-cache accesses  (31.79%)
     9.313673949            130,114      LLC-loads                                                     (31.79%)
     9.313673949            104,145      LLC-load-misses           #   89.12% of all LL-cache accesses  (33.30%)
     9.363995906         98,722,523      mem_inst_retired.any                                          (36.41%)
     9.363995906          2,448,347      branch-instructions                                           (36.41%)
     9.363995906             38,814      branch-misses             #    1.59% of all branches          (36.41%)
     9.363995906        194,329,694      instructions              #    1.49  insn per cycle           (44.36%)
     9.363995906        130,273,632      cycles                                                        (44.36%)
     9.363995906              9,639      L1-icache-load-misses                                         (39.74%)
     9.363995906         51,773,069      L1-dcache-loads                                               (39.75%)
     9.363995906         13,363,017      L1-dcache-load-misses     #   25.81% of all L1-dcache accesses  (39.75%)
     9.363995906            129,318      L2-loads                                                      (31.80%)
     9.363995906             91,297      L2-load-misses            #   76.58% of all LL-cache accesses  (31.80%)
     9.363995906            109,104      LLC-loads                                                     (31.79%)
     9.363995906             70,080      LLC-load-misses           #   58.79% of all LL-cache accesses  (31.79%)
     9.414332679         83,434,916      mem_inst_retired.any                                          (32.05%)
     9.414332679          2,439,909      branch-instructions                                           (36.40%)
     9.414332679             39,576      branch-misses             #    1.62% of all branches          (36.41%)
     9.414332679        201,171,272      instructions              #    1.54  insn per cycle           (44.36%)
     9.414332679        130,215,829      cycles                                                        (44.36%)
     9.414332679             12,005      L1-icache-load-misses                                         (44.12%)
     9.414332679         58,867,590      L1-dcache-loads                                               (39.75%)
     9.414332679         12,524,565      L1-dcache-load-misses     #   21.28% of all L1-dcache accesses  (39.74%)
     9.414332679            137,289      L2-loads                                                      (31.80%)
     9.414332679            103,222      L2-load-misses            #   76.03% of all LL-cache accesses  (31.80%)
     9.414332679            134,257      LLC-loads                                                     (31.79%)
     9.414332679             98,840      LLC-load-misses           #   72.80% of all LL-cache accesses  (31.79%)
     9.464660958        104,408,514      mem_inst_retired.any                                          (31.81%)
     9.464660958          2,578,452      branch-instructions                                           (35.33%)
     9.464660958             26,043      branch-misses             #    1.01% of all branches          (36.38%)
     9.464660958        206,040,731      instructions              #    1.58  insn per cycle           (44.34%)
     9.464660958        130,153,567      cycles                                                        (44.34%)
     9.464660958             13,034      L1-icache-load-misses                                         (44.34%)
     9.464660958         54,213,776      L1-dcache-loads                                               (40.84%)
     9.464660958         13,056,894      L1-dcache-load-misses     #   24.08% of all L1-dcache accesses  (39.76%)
     9.464660958             97,889      L2-loads                                                      (31.81%)
     9.464660958             65,307      L2-load-misses            #   77.06% of all LL-cache accesses  (31.81%)
     9.464660958             71,617      LLC-loads                                                     (31.81%)
     9.464660958             55,423      LLC-load-misses           #   65.39% of all LL-cache accesses  (31.81%)
     9.514983869         84,120,593      mem_inst_retired.any                                          (31.79%)
     9.514983869          2,418,831      branch-instructions                                           (31.79%)
     9.514983869             59,313      branch-misses             #    2.45% of all branches          (36.40%)
     9.514983869        176,674,052      instructions              #    1.36  insn per cycle           (44.35%)
     9.514983869        130,277,268      cycles                                                        (44.36%)
     9.514983869              9,206      L1-icache-load-misses                                         (44.36%)
     9.514983869         52,979,000      L1-dcache-loads                                               (44.36%)
     9.514983869         13,892,985      L1-dcache-load-misses     #   26.22% of all L1-dcache accesses  (39.75%)
     9.514983869            129,631      L2-loads                                                      (31.80%)
     9.514983869             99,438      L2-load-misses            #   75.28% of all LL-cache accesses  (31.79%)
     9.514983869            134,560      LLC-loads                                                     (31.80%)
     9.514983869             99,189      LLC-load-misses           #   75.09% of all LL-cache accesses  (31.79%)
     9.565323390         97,377,079      mem_inst_retired.any                                          (31.79%)
     9.565323390          2,454,386      branch-instructions                                           (31.77%)
     9.565323390             55,044      branch-misses             #    2.24% of all branches          (34.04%)
     9.565323390        181,734,946      instructions              #    1.40  insn per cycle           (44.37%)
     9.565323390        130,227,512      cycles                                                        (44.36%)
     9.565323390             10,467      L1-icache-load-misses                                         (44.37%)
     9.565323390         59,039,122      L1-dcache-loads                                               (44.38%)
     9.565323390         11,453,851      L1-dcache-load-misses     #   19.40% of all L1-dcache accesses  (42.14%)
     9.565323390             68,296      L2-loads                                                      (31.79%)
     9.565323390             59,787      L2-load-misses            #   82.53% of all LL-cache accesses  (31.79%)
     9.565323390             76,589      LLC-loads                                                     (31.79%)
     9.565323390             61,747      LLC-load-misses           #   85.24% of all LL-cache accesses  (31.79%)
     9.615647937         85,962,370      mem_inst_retired.any                                          (31.79%)
     9.615647937          2,468,872      branch-instructions                                           (31.79%)
     9.615647937             45,760      branch-misses             #    1.85% of all branches          (31.79%)
     9.615647937        200,351,513      instructions              #    1.54  insn per cycle           (44.36%)
     9.615647937        130,291,089      cycles                                                        (44.36%)
     9.615647937              7,104      L1-icache-load-misses                                         (44.37%)
     9.615647937         56,345,040      L1-dcache-loads                                               (44.37%)
     9.615647937         13,145,201      L1-dcache-load-misses     #   23.33% of all L1-dcache accesses  (44.37%)
     9.615647937            133,251      L2-loads                                                      (31.79%)
     9.615647937            100,589      L2-load-misses            #   76.41% of all LL-cache accesses  (31.79%)
     9.615647937            130,021      LLC-loads                                                     (31.79%)
     9.615647937            101,288      LLC-load-misses           #   76.95% of all LL-cache accesses  (31.80%)
     9.666011436         84,746,812      mem_inst_retired.any                                          (31.83%)
     9.666011436          2,436,463      branch-instructions                                           (31.83%)
     9.666011436             64,643      branch-misses             #    2.65% of all branches          (31.83%)
     9.666011436        174,054,596      instructions              #    1.34  insn per cycle           (40.72%)
     9.666011436        130,098,624      cycles                                                        (44.48%)
     9.666011436             10,536      L1-icache-load-misses                                         (44.48%)
     9.666011436         58,992,276      L1-dcache-loads                                               (44.31%)
     9.666011436         11,708,896      L1-dcache-load-misses     #   19.85% of all L1-dcache accesses  (44.30%)
     9.666011436             75,962      L2-loads                                                      (31.65%)
     9.666011436             67,732      L2-load-misses            #   77.50% of all LL-cache accesses  (31.65%)
     9.666011436             98,838      LLC-loads                                                     (31.83%)
     9.666011436             89,929      LLC-load-misses           #  102.89% of all LL-cache accesses  (31.83%)
     9.716406349         92,641,303      mem_inst_retired.any                                          (31.75%)
     9.716406349          2,485,550      branch-instructions                                           (31.75%)
     9.716406349             14,760      branch-misses             #    0.59% of all branches          (31.75%)
     9.716406349        233,598,423      instructions              #    1.79  insn per cycle           (39.68%)
     9.716406349        130,448,477      cycles                                                        (43.87%)
     9.716406349             10,334      L1-icache-load-misses                                         (44.43%)
     9.716406349         60,257,084      L1-dcache-loads                                               (44.44%)
     9.716406349         12,747,731      L1-dcache-load-misses     #   21.16% of all L1-dcache accesses  (44.44%)
     9.716406349            134,912      L2-loads                                                      (32.33%)
     9.716406349             97,826      L2-load-misses            #   73.12% of all LL-cache accesses  (31.75%)
     9.716406349            132,657      LLC-loads                                                     (31.75%)
     9.716406349             90,604      LLC-load-misses           #   67.72% of all LL-cache accesses  (31.75%)
     9.766753786         84,221,642      mem_inst_retired.any                                          (31.78%)
     9.766753786          2,427,642      branch-instructions                                           (31.78%)
     9.766753786             61,886      branch-misses             #    2.55% of all branches          (31.78%)
     9.766753786        173,492,311      instructions              #    1.33  insn per cycle           (39.72%)
     9.766753786        130,299,336      cycles                                                        (39.72%)
     9.766753786              8,811      L1-icache-load-misses                                         (44.38%)
     9.766753786         57,376,282      L1-dcache-loads                                               (44.39%)
     9.766753786         12,626,072      L1-dcache-load-misses     #   22.01% of all L1-dcache accesses  (44.39%)
     9.766753786            117,831      L2-loads                                                      (36.44%)
     9.766753786             95,147      L2-load-misses            #   73.76% of all LL-cache accesses  (31.78%)
     9.766753786            140,175      LLC-loads                                                     (31.78%)
     9.766753786            101,798      LLC-load-misses           #   78.91% of all LL-cache accesses  (31.78%)
     9.817104597        103,888,167      mem_inst_retired.any                                          (31.78%)
     9.817104597          2,561,269      branch-instructions                                           (31.78%)
     9.817104597              6,508      branch-misses             #    0.25% of all branches          (31.77%)
     9.817104597        232,785,028      instructions              #    1.79  insn per cycle           (39.72%)
     9.817104597        130,334,573      cycles                                                        (39.72%)
     9.817104597             10,434      L1-icache-load-misses                                         (42.44%)
     9.817104597         57,686,977      L1-dcache-loads                                               (44.38%)
     9.817104597         13,236,094      L1-dcache-load-misses     #   22.94% of all L1-dcache accesses  (44.39%)
     9.817104597            130,696      L2-loads                                                      (36.44%)
     9.817104597             87,613      L2-load-misses            #   77.93% of all LL-cache accesses  (33.75%)
     9.817104597             94,157      LLC-loads                                                     (31.78%)
     9.817104597             62,905      LLC-load-misses           #   55.95% of all LL-cache accesses  (31.78%)
     9.867454910         73,579,974      mem_inst_retired.any                                          (31.79%)
     9.867454910          2,171,689      branch-instructions                                           (31.79%)
     9.867454910             60,191      branch-misses             #    2.77% of all branches          (31.79%)
     9.867454910        164,092,636      instructions              #    1.26  insn per cycle           (39.68%)
     9.867454910        130,055,701      cycles                                                        (39.68%)
     9.867454910             20,126      L1-icache-load-misses                                         (39.68%)
     9.867454910         47,312,181      L1-dcache-loads                                               (44.36%)
     9.867454910         12,167,236      L1-dcache-load-misses     #   25.72% of all L1-dcache accesses  (44.36%)
     9.867454910            114,801      L2-loads                                                      (36.48%)
     9.867454910             88,046      L2-load-misses            #   74.68% of all LL-cache accesses  (36.48%)
     9.867454910            121,009      LLC-loads                                                     (31.80%)
     9.867454910             87,797      LLC-load-misses           #   74.46% of all LL-cache accesses  (31.79%)
     9.917780404        100,265,832      mem_inst_retired.any                                          (31.79%)
     9.917780404          2,572,016      branch-instructions                                           (31.79%)
     9.917780404              6,811      branch-misses             #    0.26% of all branches          (31.80%)
     9.917780404        226,686,916      instructions              #    1.74  insn per cycle           (39.74%)
     9.917780404        130,241,094      cycles                                                        (39.74%)
     9.917780404             11,800      L1-icache-load-misses                                         (39.74%)
     9.917780404         55,178,138      L1-dcache-loads                                               (41.07%)
     9.917780404         12,032,464      L1-dcache-load-misses     #   21.81% of all L1-dcache accesses  (44.36%)
     9.917780404            106,252      L2-loads                                                      (36.41%)
     9.917780404             60,555      L2-load-misses            #   67.86% of all LL-cache accesses  (36.41%)
     9.917780404             72,225      LLC-loads                                                     (35.10%)
     9.917780404             47,627      LLC-load-misses           #   53.37% of all LL-cache accesses  (31.79%)
     9.968113942         83,536,814      mem_inst_retired.any                                          (31.79%)
     9.968113942          2,444,253      branch-instructions                                           (31.79%)
     9.968113942             62,725      branch-misses             #    2.57% of all branches          (31.78%)
     9.968113942        175,830,499      instructions              #    1.35  insn per cycle           (39.73%)
     9.968113942        130,268,838      cycles                                                        (39.73%)
     9.968113942              9,116      L1-icache-load-misses                                         (39.73%)
     9.968113942         56,481,859      L1-dcache-loads                                               (39.73%)
     9.968113942         12,336,012      L1-dcache-load-misses     #   21.84% of all L1-dcache accesses  (44.37%)
     9.968113942            100,560      L2-loads                                                      (36.43%)
     9.968113942             82,119      L2-load-misses            #   74.05% of all LL-cache accesses  (36.43%)
     9.968113942            121,219      LLC-loads                                                     (36.43%)
     9.968113942            100,636      LLC-load-misses           #   90.75% of all LL-cache accesses  (31.80%)
    10.018477872        103,906,551      mem_inst_retired.any                                          (31.77%)
    10.018477872          2,584,160      branch-instructions                                           (31.77%)
    10.018477872             37,165      branch-misses             #    1.44% of all branches          (31.77%)
    10.018477872        198,380,046      instructions              #    1.52  insn per cycle           (39.71%)
    10.018477872        130,384,685      cycles                                                        (39.71%)
    10.018477872              8,821      L1-icache-load-misses                                         (39.71%)
    10.018477872         51,553,388      L1-dcache-loads                                               (39.71%)
    10.018477872         13,683,549      L1-dcache-load-misses     #   26.54% of all L1-dcache accesses  (39.72%)
    10.018477872            117,822      L2-loads                                                      (36.47%)
    10.018477872             78,485      L2-load-misses            #   72.62% of all LL-cache accesses  (36.47%)
    10.018477872             98,321      LLC-loads                                                     (36.46%)
    10.018477872             64,267      LLC-load-misses           #   59.47% of all LL-cache accesses  (36.46%)
    10.068851942         84,975,779      mem_inst_retired.any                                          (33.21%)
    10.068851942          2,412,822      branch-instructions                                           (31.77%)
    10.068851942             55,596      branch-misses             #    2.30% of all branches          (31.76%)
    10.068851942        184,985,600      instructions              #    1.42  insn per cycle           (39.70%)
    10.068851942        130,340,702      cycles                                                        (39.70%)
    10.068851942             10,029      L1-icache-load-misses                                         (39.70%)
    10.068851942         63,927,358      L1-dcache-loads                                               (39.69%)
    10.068851942         10,811,099      L1-dcache-load-misses     #   16.91% of all L1-dcache accesses  (39.69%)
    10.068851942             82,823      L2-loads                                                      (35.01%)
    10.068851942             72,914      L2-load-misses            #   75.61% of all LL-cache accesses  (36.47%)
    10.068851942            110,051      LLC-loads                                                     (36.48%)
    10.068851942             91,982      LLC-load-misses           #   95.38% of all LL-cache accesses  (36.48%)
#           time             counts unit events
    10.119202919         87,886,566      mem_inst_retired.any                                          (36.45%)
    10.119202919          2,411,917      branch-instructions                                           (31.77%)
    10.119202919             65,252      branch-misses             #    2.71% of all branches          (31.77%)
    10.119202919        168,603,931      instructions              #    1.29  insn per cycle           (39.72%)
    10.119202919        130,348,382      cycles                                                        (39.72%)
    10.119202919              8,648      L1-icache-load-misses                                         (39.72%)
    10.119202919         52,030,637      L1-dcache-loads                                               (39.72%)
    10.119202919         13,605,389      L1-dcache-load-misses     #   26.15% of all L1-dcache accesses  (39.72%)
    10.119202919            131,686      L2-loads                                                      (31.77%)
    10.119202919             91,948      L2-load-misses            #   75.84% of all LL-cache accesses  (36.45%)
    10.119202919            110,791      LLC-loads                                                     (36.45%)
    10.119202919             87,199      LLC-load-misses           #   71.92% of all LL-cache accesses  (36.46%)
    10.169574625         85,876,251      mem_inst_retired.any                                          (36.47%)
    10.169574625          2,474,249      branch-instructions                                           (34.65%)
    10.169574625             27,086      branch-misses             #    1.09% of all branches          (31.76%)
    10.169574625        220,151,528      instructions              #    1.69  insn per cycle           (39.71%)
    10.169574625        130,372,504      cycles                                                        (39.70%)
    10.169574625             10,046      L1-icache-load-misses                                         (39.71%)
    10.169574625         66,986,449      L1-dcache-loads                                               (39.71%)
    10.169574625         11,073,974      L1-dcache-load-misses     #   16.53% of all L1-dcache accesses  (39.71%)
    10.169574625             93,569      L2-loads                                                      (31.77%)
    10.169574625             81,623      L2-load-misses            #   74.55% of all LL-cache accesses  (33.57%)
    10.169574625            125,397      LLC-loads                                                     (36.47%)
    10.169574625            102,373      LLC-load-misses           #   93.51% of all LL-cache accesses  (36.47%)
    10.219905387         88,883,901      mem_inst_retired.any                                          (36.43%)
    10.219905387          2,440,517      branch-instructions                                           (36.43%)
    10.219905387             61,239      branch-misses             #    2.51% of all branches          (31.80%)
    10.219905387        174,609,588      instructions              #    1.34  insn per cycle           (39.75%)
    10.219905387        130,253,598      cycles                                                        (39.75%)
    10.219905387             12,128      L1-icache-load-misses                                         (39.72%)
    10.219905387         51,491,716      L1-dcache-loads                                               (39.73%)
    10.219905387         13,416,945      L1-dcache-load-misses     #   26.06% of all L1-dcache accesses  (39.72%)
    10.219905387            133,001      L2-loads                                                      (31.78%)
    10.219905387             94,206      L2-load-misses            #   74.15% of all LL-cache accesses  (31.80%)
    10.219905387            121,098      LLC-loads                                                     (36.43%)
    10.219905387             86,917      LLC-load-misses           #   68.41% of all LL-cache accesses  (36.43%)
    10.270242165         92,454,507      mem_inst_retired.any                                          (36.43%)
    10.270242165          2,460,274      branch-instructions                                           (36.43%)
    10.270242165             14,253      branch-misses             #    0.58% of all branches          (36.00%)
    10.270242165        222,044,147      instructions              #    1.70  insn per cycle           (43.95%)
    10.270242165        130,296,106      cycles                                                        (39.73%)
    10.270242165              9,664      L1-icache-load-misses                                         (39.73%)
    10.270242165         61,126,619      L1-dcache-loads                                               (39.73%)
    10.270242165         12,437,989      L1-dcache-load-misses     #   20.35% of all L1-dcache accesses  (39.73%)
    10.270242165            132,342      L2-loads                                                      (31.78%)
    10.270242165            102,584      L2-load-misses            #   75.82% of all LL-cache accesses  (31.78%)
    10.270242165            138,246      LLC-loads                                                     (32.20%)
    10.270242165             87,670      LLC-load-misses           #   64.80% of all LL-cache accesses  (36.43%)
    10.320591508         98,126,963      mem_inst_retired.any                                          (36.44%)
    10.320591508          2,460,739      branch-instructions                                           (36.44%)
    10.320591508             50,972      branch-misses             #    2.07% of all branches          (36.44%)
    10.320591508        188,048,277      instructions              #    1.44  insn per cycle           (44.39%)
    10.320591508        130,281,106      cycles                                                        (40.66%)
    10.320591508             10,235      L1-icache-load-misses                                         (39.72%)
    10.320591508         53,204,545      L1-dcache-loads                                               (39.72%)
    10.320591508         13,250,866      L1-dcache-load-misses     #   24.91% of all L1-dcache accesses  (39.72%)
    10.320591508            110,643      L2-loads                                                      (31.78%)
    10.320591508             71,877      L2-load-misses            #   75.61% of all LL-cache accesses  (31.78%)
    10.320591508             79,483      LLC-loads                                                     (31.78%)
    10.320591508             59,755      LLC-load-misses           #   62.86% of all LL-cache accesses  (35.50%)
    10.370926897         86,355,205      mem_inst_retired.any                                          (36.43%)
    10.370926897          2,520,607      branch-instructions                                           (36.43%)
    10.370926897             30,982      branch-misses             #    1.23% of all branches          (36.43%)
    10.370926897        202,852,306      instructions              #    1.56  insn per cycle           (44.38%)
    10.370926897        130,314,929      cycles                                                        (44.38%)
    10.370926897              9,312      L1-icache-load-misses                                         (39.73%)
    10.370926897         54,854,996      L1-dcache-loads                                               (39.73%)
    10.370926897         13,731,918      L1-dcache-load-misses     #   25.03% of all L1-dcache accesses  (39.73%)
    10.370926897            130,627      L2-loads                                                      (31.78%)
    10.370926897             97,888      L2-load-misses            #   73.66% of all LL-cache accesses  (31.78%)
    10.370926897            135,159      LLC-loads                                                     (31.78%)
    10.370926897             99,668      LLC-load-misses           #   75.00% of all LL-cache accesses  (31.78%)
    10.421262803         99,737,607      mem_inst_retired.any                                          (34.17%)
    10.421262803          2,473,597      branch-instructions                                           (36.42%)
    10.421262803             44,136      branch-misses             #    1.78% of all branches          (36.42%)
    10.421262803        192,007,145      instructions              #    1.47  insn per cycle           (44.37%)
    10.421262803        130,267,283      cycles                                                        (44.37%)
    10.421262803              9,598      L1-icache-load-misses                                         (42.01%)
    10.421262803         57,491,333      L1-dcache-loads                                               (39.73%)
    10.421262803         11,747,675      L1-dcache-load-misses     #   20.43% of all L1-dcache accesses  (39.73%)
    10.421262803             73,631      L2-loads                                                      (31.79%)
    10.421262803             53,434      L2-load-misses            #   71.10% of all LL-cache accesses  (31.79%)
    10.421262803             76,675      LLC-loads                                                     (31.79%)
    10.421262803             59,077      LLC-load-misses           #   78.61% of all LL-cache accesses  (31.79%)
    10.471615365         85,584,431      mem_inst_retired.any                                          (31.77%)
    10.471615365          2,459,512      branch-instructions                                           (36.45%)
    10.471615365             63,315      branch-misses             #    2.57% of all branches          (36.45%)
    10.471615365        170,662,141      instructions              #    1.31  insn per cycle           (44.39%)
    10.471615365        130,356,006      cycles                                                        (44.39%)
    10.471615365              9,640      L1-icache-load-misses                                         (44.39%)
    10.471615365         51,072,721      L1-dcache-loads                                               (39.72%)
    10.471615365         13,420,066      L1-dcache-load-misses     #   26.28% of all L1-dcache accesses  (39.72%)
    10.471615365            135,353      L2-loads                                                      (31.78%)
    10.471615365            100,850      L2-load-misses            #   75.62% of all LL-cache accesses  (31.77%)
    10.471615365            131,368      LLC-loads                                                     (31.77%)
    10.471615365            100,580      LLC-load-misses           #   75.42% of all LL-cache accesses  (31.77%)
    10.521966543         88,925,276      mem_inst_retired.any                                          (31.78%)
    10.521966543          2,456,531      branch-instructions                                           (32.79%)
    10.521966543             59,317      branch-misses             #    2.41% of all branches          (36.44%)
    10.521966543        187,463,198      instructions              #    1.44  insn per cycle           (44.39%)
    10.521966543        130,314,662      cycles                                                        (44.39%)
    10.521966543             11,097      L1-icache-load-misses                                         (44.39%)
    10.521966543         64,788,235      L1-dcache-loads                                               (43.40%)
    10.521966543         11,103,030      L1-dcache-load-misses     #   17.14% of all L1-dcache accesses  (39.73%)
    10.521966543             73,695      L2-loads                                                      (31.78%)
    10.521966543             59,112      L2-load-misses            #   73.46% of all LL-cache accesses  (31.78%)
    10.521966543             87,246      LLC-loads                                                     (31.78%)
    10.521966543             75,218      LLC-load-misses           #   93.47% of all LL-cache accesses  (31.78%)
    10.572301480         87,593,968      mem_inst_retired.any                                          (31.79%)
    10.572301480          2,439,322      branch-instructions                                           (31.79%)
    10.572301480             27,926      branch-misses             #    1.14% of all branches          (36.08%)
    10.572301480        204,672,691      instructions              #    1.57  insn per cycle           (44.37%)
    10.572301480        130,262,350      cycles                                                        (44.37%)
    10.572301480             10,196      L1-icache-load-misses                                         (44.37%)
    10.572301480         54,205,940      L1-dcache-loads                                               (44.37%)
    10.572301480         13,435,740      L1-dcache-load-misses     #   24.79% of all L1-dcache accesses  (40.10%)
    10.572301480            131,786      L2-loads                                                      (31.79%)
    10.572301480             98,172      L2-load-misses            #   74.55% of all LL-cache accesses  (31.79%)
    10.572301480            131,571      LLC-loads                                                     (31.79%)
    10.572301480             95,503      LLC-load-misses           #   72.53% of all LL-cache accesses  (31.79%)
    10.622648490         82,346,335      mem_inst_retired.any                                          (31.78%)
    10.622648490          2,416,945      branch-instructions                                           (31.78%)
    10.622648490             61,312      branch-misses             #    2.54% of all branches          (31.78%)
    10.622648490        185,618,104      instructions              #    1.42  insn per cycle           (44.39%)
    10.622648490        130,353,646      cycles                                                        (44.39%)
    10.622648490             10,004      L1-icache-load-misses                                         (44.39%)
    10.622648490         62,164,826      L1-dcache-loads                                               (44.39%)
    10.622648490         11,429,373      L1-dcache-load-misses     #   18.39% of all L1-dcache accesses  (44.39%)
    10.622648490             99,482      L2-loads                                                      (31.78%)
    10.622648490             83,748      L2-load-misses            #   73.70% of all LL-cache accesses  (31.78%)
    10.622648490            127,770      LLC-loads                                                     (31.78%)
    10.622648490            102,113      LLC-load-misses           #   89.87% of all LL-cache accesses  (31.78%)
    10.672985867        100,000,132      mem_inst_retired.any                                          (31.79%)
    10.672985867          2,473,725      branch-instructions                                           (31.78%)
    10.672985867              7,450      branch-misses             #    0.30% of all branches          (31.78%)
    10.672985867        227,117,653      instructions              #    1.74  insn per cycle           (42.66%)
    10.672985867        130,283,661      cycles                                                        (44.37%)
    10.672985867             10,375      L1-icache-load-misses                                         (44.37%)
    10.672985867         58,177,125      L1-dcache-loads                                               (44.37%)
    10.672985867         12,976,519      L1-dcache-load-misses     #   22.31% of all L1-dcache accesses  (44.37%)
    10.672985867            132,598      L2-loads                                                      (31.79%)
    10.672985867             94,256      L2-load-misses            #   76.86% of all LL-cache accesses  (31.79%)
    10.672985867            112,657      LLC-loads                                                     (31.79%)
    10.672985867             73,246      LLC-load-misses           #   59.73% of all LL-cache accesses  (31.79%)
    10.723323707         83,210,488      mem_inst_retired.any                                          (31.78%)
    10.723323707          2,398,703      branch-instructions                                           (31.78%)
    10.723323707             63,660      branch-misses             #    2.65% of all branches          (31.78%)
    10.723323707        171,845,941      instructions              #    1.32  insn per cycle           (39.73%)
    10.723323707        130,329,306      cycles                                                        (44.38%)
    10.723323707             10,779      L1-icache-load-misses                                         (44.38%)
    10.723323707         54,296,576      L1-dcache-loads                                               (44.38%)
    10.723323707         13,300,475      L1-dcache-load-misses     #   24.50% of all L1-dcache accesses  (44.38%)
    10.723323707            131,785      L2-loads                                                      (31.78%)
    10.723323707            104,327      L2-load-misses            #   78.99% of all LL-cache accesses  (31.78%)
    10.723323707            132,381      LLC-loads                                                     (31.78%)
    10.723323707             98,261      LLC-load-misses           #   74.39% of all LL-cache accesses  (31.78%)
    10.773676973        103,283,816      mem_inst_retired.any                                          (31.77%)
    10.773676973          2,563,916      branch-instructions                                           (31.77%)
    10.773676973             12,374      branch-misses             #    0.48% of all branches          (31.78%)
    10.773676973        213,390,955      instructions              #    1.64  insn per cycle           (39.72%)
    10.773676973        130,332,768      cycles                                                        (41.30%)
    10.773676973              9,860      L1-icache-load-misses                                         (44.39%)
    10.773676973         53,069,547      L1-dcache-loads                                               (44.39%)
    10.773676973         13,233,299      L1-dcache-load-misses     #   24.94% of all L1-dcache accesses  (44.39%)
    10.773676973            107,842      L2-loads                                                      (34.88%)
    10.773676973             66,849      L2-load-misses            #   73.03% of all LL-cache accesses  (31.78%)
    10.773676973             75,229      LLC-loads                                                     (31.78%)
    10.773676973             53,248      LLC-load-misses           #   58.17% of all LL-cache accesses  (31.78%)
    10.824015961         84,609,372      mem_inst_retired.any                                          (31.78%)
    10.824015961          2,451,855      branch-instructions                                           (31.78%)
    10.824015961             64,060      branch-misses             #    2.61% of all branches          (31.78%)
    10.824015961        178,717,993      instructions              #    1.37  insn per cycle           (39.73%)
    10.824015961        130,311,426      cycles                                                        (39.73%)
    10.824015961              9,635      L1-icache-load-misses                                         (44.38%)
    10.824015961         56,288,901      L1-dcache-loads                                               (44.38%)
    10.824015961         12,765,595      L1-dcache-load-misses     #   22.68% of all L1-dcache accesses  (44.38%)
    10.824015961            121,292      L2-loads                                                      (36.43%)
    10.824015961             98,821      L2-load-misses            #   77.14% of all LL-cache accesses  (31.79%)
    10.824015961            134,909      LLC-loads                                                     (31.78%)
    10.824015961            101,497      LLC-load-misses           #   79.23% of all LL-cache accesses  (31.78%)
    10.874355904        100,181,772      mem_inst_retired.any                                          (31.79%)
    10.874355904          2,483,900      branch-instructions                                           (31.79%)
    10.874355904             52,236      branch-misses             #    2.10% of all branches          (31.78%)
    10.874355904        186,261,075      instructions              #    1.43  insn per cycle           (39.73%)
    10.874355904        130,271,148      cycles                                                        (39.73%)
    10.874355904             10,412      L1-icache-load-misses                                         (39.94%)
    10.874355904         54,261,105      L1-dcache-loads                                               (44.37%)
    10.874355904         12,297,409      L1-dcache-load-misses     #   22.66% of all L1-dcache accesses  (44.38%)
    10.874355904             90,563      L2-loads                                                      (36.43%)
    10.874355904             64,877      L2-load-misses            #   78.36% of all LL-cache accesses  (36.24%)
    10.874355904             75,018      LLC-loads                                                     (31.79%)
    10.874355904             59,964      LLC-load-misses           #   72.43% of all LL-cache accesses  (31.79%)
    10.924700819         83,691,220      mem_inst_retired.any                                          (31.79%)
    10.924700819          2,410,651      branch-instructions                                           (31.76%)
    10.924700819             49,469      branch-misses             #    2.05% of all branches          (31.76%)
    10.924700819        194,143,798      instructions              #    1.49  insn per cycle           (39.71%)
    10.924700819        130,227,514      cycles                                                        (39.70%)
    10.924700819             12,272      L1-icache-load-misses                                         (39.71%)
    10.924700819         64,718,252      L1-dcache-loads                                               (43.25%)
    10.924700819         11,349,019      L1-dcache-load-misses     #   17.54% of all L1-dcache accesses  (44.40%)
    10.924700819            105,599      L2-loads                                                      (36.45%)
    10.924700819             86,603      L2-load-misses            #   72.66% of all LL-cache accesses  (36.45%)
    10.924700819            132,795      LLC-loads                                                     (32.96%)
    10.924700819             98,101      LLC-load-misses           #   82.30% of all LL-cache accesses  (31.79%)
    10.975041673         85,510,468      mem_inst_retired.any                                          (31.78%)
    10.975041673          2,400,521      branch-instructions                                           (31.78%)
    10.975041673             63,972      branch-misses             #    2.66% of all branches          (31.78%)
    10.975041673        169,772,527      instructions              #    1.30  insn per cycle           (39.73%)
    10.975041673        130,300,591      cycles                                                        (39.73%)
    10.975041673              8,162      L1-icache-load-misses                                         (39.73%)
    10.975041673         51,535,228      L1-dcache-loads                                               (39.73%)
    10.975041673         13,522,404      L1-dcache-load-misses     #   26.24% of all L1-dcache accesses  (44.38%)
    10.975041673            113,825      L2-loads                                                      (36.43%)
    10.975041673             79,030      L2-load-misses            #   72.28% of all LL-cache accesses  (36.44%)
    10.975041673            104,844      LLC-loads                                                     (36.43%)
    10.975041673             83,514      LLC-load-misses           #   76.38% of all LL-cache accesses  (31.78%)
    11.025391026         91,766,744      mem_inst_retired.any                                          (31.78%)
    11.025391026          2,483,318      branch-instructions                                           (31.78%)
    11.025391026             18,249      branch-misses             #    0.73% of all branches          (31.78%)
    11.025391026        229,467,860      instructions              #    1.76  insn per cycle           (39.72%)
    11.025391026        130,343,369      cycles                                                        (39.72%)
    11.025391026              8,600      L1-icache-load-misses                                         (39.72%)
    11.025391026         66,870,933      L1-dcache-loads                                               (39.72%)
    11.025391026         11,593,822      L1-dcache-load-misses     #   17.34% of all L1-dcache accesses  (41.86%)
    11.025391026            103,190      L2-loads                                                      (36.44%)
    11.025391026             88,739      L2-load-misses            #   75.92% of all LL-cache accesses  (36.44%)
    11.025391026            130,575      LLC-loads                                                     (36.44%)
    11.025391026             96,428      LLC-load-misses           #   82.50% of all LL-cache accesses  (34.32%)
    11.075741859         84,684,664      mem_inst_retired.any                                          (31.83%)
    11.075741859          2,432,576      branch-instructions                                           (31.83%)
    11.075741859             61,769      branch-misses             #    2.54% of all branches          (31.83%)
    11.075741859        171,518,037      instructions              #    1.32  insn per cycle           (39.79%)
    11.075741859        130,087,708      cycles                                                        (39.79%)
    11.075741859             12,821      L1-icache-load-misses                                         (39.61%)
    11.075741859         51,623,561      L1-dcache-loads                                               (39.61%)
    11.075741859         13,326,478      L1-dcache-load-misses     #   25.81% of all L1-dcache accesses  (39.62%)
    11.075741859            136,686      L2-loads                                                      (36.34%)
    11.075741859            102,879      L2-load-misses            #   75.36% of all LL-cache accesses  (36.51%)
    11.075741859            136,339      LLC-loads                                                     (36.51%)
    11.075741859            100,811      LLC-load-misses           #   73.85% of all LL-cache accesses  (36.51%)
    11.126083491        100,073,895      mem_inst_retired.any                                          (35.62%)
    11.126083491          2,500,972      branch-instructions                                           (31.74%)
    11.126083491              6,989      branch-misses             #    0.28% of all branches          (31.80%)
    11.126083491        231,976,752      instructions              #    1.78  insn per cycle           (39.75%)
    11.126083491        130,232,163      cycles                                                        (39.75%)
    11.126083491              9,407      L1-icache-load-misses                                         (39.75%)
    11.126083491         58,233,777      L1-dcache-loads                                               (39.75%)
    11.126083491         12,656,906      L1-dcache-load-misses     #   21.73% of all L1-dcache accesses  (39.76%)
    11.126083491            138,839      L2-loads                                                      (32.55%)
    11.126083491             94,573      L2-load-misses            #   75.09% of all LL-cache accesses  (36.46%)
    11.126083491            113,062      LLC-loads                                                     (36.39%)
    11.126083491             72,130      LLC-load-misses           #   57.27% of all LL-cache accesses  (36.39%)
    11.176416043         88,521,679      mem_inst_retired.any                                          (36.45%)
    11.176416043          2,448,751      branch-instructions                                           (32.39%)
    11.176416043             64,470      branch-misses             #    2.63% of all branches          (31.81%)
    11.176416043        176,537,136      instructions              #    1.36  insn per cycle           (39.76%)
    11.176416043        130,183,742      cycles                                                        (39.76%)
    11.176416043              7,883      L1-icache-load-misses                                         (39.77%)
    11.176416043         54,432,950      L1-dcache-loads                                               (39.77%)
    11.176416043         12,875,146      L1-dcache-load-misses     #   23.65% of all L1-dcache accesses  (39.69%)
    11.176416043             93,560      L2-loads                                                      (31.74%)
    11.176416043             66,497      L2-load-misses            #   71.46% of all LL-cache accesses  (35.78%)
    11.176416043             92,547      LLC-loads                                                     (36.37%)
    11.176416043             79,430      LLC-load-misses           #   85.36% of all LL-cache accesses  (36.45%)
    11.226759279         96,836,219      mem_inst_retired.any                                          (36.43%)
    11.226759279          2,573,446      branch-instructions                                           (36.44%)
    11.226759279             21,063      branch-misses             #    0.82% of all branches          (31.78%)
    11.226759279        204,903,955      instructions              #    1.57  insn per cycle           (39.72%)
    11.226759279        130,277,332      cycles                                                        (39.72%)
    11.226759279             10,034      L1-icache-load-misses                                         (39.72%)
    11.226759279         52,435,704      L1-dcache-loads                                               (39.72%)
    11.226759279         13,931,398      L1-dcache-load-misses     #   26.57% of all L1-dcache accesses  (39.72%)
    11.226759279            131,509      L2-loads                                                      (31.78%)
    11.226759279             99,923      L2-load-misses            #   79.27% of all LL-cache accesses  (31.79%)
    11.226759279            120,585      LLC-loads                                                     (36.45%)
    11.226759279             86,113      LLC-load-misses           #   68.32% of all LL-cache accesses  (36.45%)
    11.277092056         92,690,742      mem_inst_retired.any                                          (36.52%)
    11.277092056          2,426,537      branch-instructions                                           (36.52%)
    11.277092056             58,134      branch-misses             #    2.40% of all branches          (33.80%)
    11.277092056        179,954,691      instructions              #    1.38  insn per cycle           (41.77%)
    11.277092056        129,945,320      cycles                                                        (39.84%)
    11.277092056              7,585      L1-icache-load-misses                                         (39.84%)
    11.277092056         60,526,521      L1-dcache-loads                                               (39.84%)
    11.277092056         11,084,714      L1-dcache-load-misses     #   18.31% of all L1-dcache accesses  (39.84%)
    11.277092056             69,005      L2-loads                                                      (31.61%)
    11.277092056             59,623      L2-load-misses            #   79.26% of all LL-cache accesses  (31.61%)
    11.277092056             81,441      LLC-loads                                                     (34.31%)
    11.277092056             71,550      LLC-load-misses           #   95.12% of all LL-cache accesses  (36.26%)
    11.327430797         86,081,301      mem_inst_retired.any                                          (36.44%)
    11.327430797          2,431,321      branch-instructions                                           (36.42%)
    11.327430797             62,759      branch-misses             #    2.58% of all branches          (36.42%)
    11.327430797        174,682,937      instructions              #    1.34  insn per cycle           (44.37%)
    11.327430797        130,258,404      cycles                                                        (39.72%)
    11.327430797             11,442      L1-icache-load-misses                                         (39.72%)
    11.327430797         52,305,422      L1-dcache-loads                                               (39.74%)
    11.327430797         13,532,050      L1-dcache-load-misses     #   25.87% of all L1-dcache accesses  (39.74%)
    11.327430797            134,931      L2-loads                                                      (31.79%)
    11.327430797             99,458      L2-load-misses            #   74.93% of all LL-cache accesses  (31.79%)
    11.327430797            130,540      LLC-loads                                                     (31.79%)
    11.327430797             96,186      LLC-load-misses           #   72.46% of all LL-cache accesses  (36.44%)
#           time             counts unit events
    11.377776947         83,825,748      mem_inst_retired.any                                          (36.43%)
    11.377776947          4,494,473      branch-instructions                                           (36.44%)
    11.377776947             56,863      branch-misses             #    1.27% of all branches          (36.43%)
    11.377776947        198,566,893      instructions              #    1.52  insn per cycle           (44.38%)
    11.377776947        130,277,285      cycles                                                        (43.02%)
    11.377776947              9,059      L1-icache-load-misses                                         (39.72%)
    11.377776947         67,334,570      L1-dcache-loads                                               (39.73%)
    11.377776947          9,731,862      L1-dcache-load-misses     #   14.45% of all L1-dcache accesses  (39.73%)
    11.377776947            214,165      L2-loads                                                      (31.78%)
    11.377776947            261,823      L2-load-misses            #  103.40% of all LL-cache accesses  (31.78%)
    11.377776947            292,250      LLC-loads                                                     (31.78%)
    11.377776947            241,323      LLC-load-misses           #   95.31% of all LL-cache accesses  (33.13%)
    11.429646998         60,501,090      mem_inst_retired.any                                          (35.39%)
    11.429646998          3,045,075      branch-instructions                                           (38.33%)
    11.429646998             26,535      branch-misses             #    0.87% of all branches          (38.30%)
    11.429646998        145,860,580      instructions              #    1.09  insn per cycle           (46.02%)
    11.429646998        134,046,689      cycles                                                        (46.02%)
    11.429646998             25,773      L1-icache-load-misses                                         (41.52%)
    11.429646998         48,508,638      L1-dcache-loads                                               (38.53%)
    11.429646998          9,793,458      L1-dcache-load-misses     #   20.19% of all L1-dcache accesses  (38.56%)
    11.429646998            105,607      L2-loads                                                      (30.84%)
    11.429646998             62,411      L2-load-misses            #   64.19% of all LL-cache accesses  (30.84%)
    11.429646998             88,861      LLC-loads                                                     (30.84%)
    11.429646998             58,815      LLC-load-misses           #   60.49% of all LL-cache accesses  (30.84%)
    11.480161528         49,893,152      mem_inst_retired.any                                          (31.69%)
    11.480161528          1,392,234      branch-instructions                                           (36.54%)
    11.480161528             35,996      branch-misses             #    2.59% of all branches          (36.61%)
    11.480161528         96,996,307      instructions              #    0.74  insn per cycle           (44.54%)
    11.480161528        130,336,524      cycles                                                        (44.53%)
    11.480161528             11,612      L1-icache-load-misses                                         (44.53%)
    11.480161528         28,731,499      L1-dcache-loads                                               (39.72%)
    11.480161528          7,948,218      L1-dcache-load-misses     #   27.66% of all L1-dcache accesses  (39.62%)
    11.480161528             81,277      L2-loads                                                      (31.70%)
    11.480161528             57,197      L2-load-misses            #   71.00% of all LL-cache accesses  (31.70%)
    11.480161528             79,837      LLC-loads                                                     (31.70%)
    11.480161528             56,024      LLC-load-misses           #   69.55% of all LL-cache accesses  (31.70%)
    11.530657029         68,026,046      mem_inst_retired.any                                          (31.68%)
    11.530657029          1,773,506      branch-instructions                                           (31.69%)
    11.530657029             11,157      branch-misses             #    0.63% of all branches          (36.63%)
    11.530657029        135,918,197      instructions              #    1.04  insn per cycle           (44.55%)
    11.530657029        130,512,854      cycles                                                        (44.55%)
    11.530657029             13,287      L1-icache-load-misses                                         (44.55%)
    11.530657029         41,123,618      L1-dcache-loads                                               (44.55%)
    11.530657029          7,432,586      L1-dcache-load-misses     #   18.07% of all L1-dcache accesses  (39.60%)
    11.530657029             51,599      L2-loads                                                      (31.69%)
    11.530657029             38,126      L2-load-misses            #   73.97% of all LL-cache accesses  (31.68%)
    11.530657029             51,485      LLC-loads                                                     (31.68%)
    11.530657029             44,272      LLC-load-misses           #   85.89% of all LL-cache accesses  (31.69%)
    11.581149260         50,923,285      mem_inst_retired.any                                          (31.69%)
    11.581149260          1,488,309      branch-instructions                                           (31.69%)
    11.581149260             39,732      branch-misses             #    2.67% of all branches          (34.59%)
    11.581149260        110,601,910      instructions              #    0.85  insn per cycle           (44.53%)
    11.581149260        130,437,756      cycles                                                        (44.53%)
    11.581149260             44,862      L1-icache-load-misses                                         (44.53%)
    11.581149260         34,390,292      L1-dcache-loads                                               (44.54%)
    11.581149260          9,635,212      L1-dcache-load-misses     #   28.02% of all L1-dcache accesses  (41.67%)
    11.581149260            114,089      L2-loads                                                      (31.69%)
    11.581149260             83,379      L2-load-misses            #   80.58% of all LL-cache accesses  (31.69%)
    11.581149260             92,861      LLC-loads                                                     (31.69%)
    11.581149260             64,022      LLC-load-misses           #   61.87% of all LL-cache accesses  (31.69%)
    11.631599246        100,167,843      mem_inst_retired.any                                          (31.71%)
    11.631599246          2,507,032      branch-instructions                                           (31.72%)
    11.631599246              7,497      branch-misses             #    0.30% of all branches          (31.72%)
    11.631599246        218,108,383      instructions              #    1.67  insn per cycle           (44.51%)
    11.631599246        130,587,167      cycles                                                        (44.50%)
    11.631599246             18,245      L1-icache-load-misses                                         (44.50%)
    11.631599246         50,888,299      L1-dcache-loads                                               (44.49%)
    11.631599246         11,582,998      L1-dcache-load-misses     #   22.76% of all L1-dcache accesses  (44.49%)
    11.631599246            129,711      L2-loads                                                      (31.72%)
    11.631599246             96,333      L2-load-misses            #   80.17% of all LL-cache accesses  (31.71%)
    11.631599246            110,599      LLC-loads                                                     (31.72%)
    11.631599246             75,344      LLC-load-misses           #   62.71% of all LL-cache accesses  (31.72%)
    11.681950491         84,186,398      mem_inst_retired.any                                          (31.78%)
    11.681950491          2,431,305      branch-instructions                                           (31.78%)
    11.681950491             64,267      branch-misses             #    2.64% of all branches          (31.78%)
    11.681950491        175,371,746      instructions              #    1.35  insn per cycle           (40.76%)
    11.681950491        130,321,332      cycles                                                        (44.38%)
    11.681950491             11,647      L1-icache-load-misses                                         (44.39%)
    11.681950491         55,626,642      L1-dcache-loads                                               (44.39%)
    11.681950491         13,269,003      L1-dcache-load-misses     #   23.85% of all L1-dcache accesses  (44.39%)
    11.681950491            131,865      L2-loads                                                      (31.78%)
    11.681950491            104,486      L2-load-misses            #   79.35% of all LL-cache accesses  (31.78%)
    11.681950491            131,491      LLC-loads                                                     (31.78%)
    11.681950491             98,144      LLC-load-misses           #   74.53% of all LL-cache accesses  (31.78%)
    11.732276147        104,282,068      mem_inst_retired.any                                          (31.79%)
    11.732276147          2,588,414      branch-instructions                                           (31.79%)
    11.732276147             14,525      branch-misses             #    0.56% of all branches          (31.79%)
    11.732276147        211,989,601      instructions              #    1.63  insn per cycle           (39.74%)
    11.732276147        130,298,391      cycles                                                        (44.06%)
    11.732276147              9,452      L1-icache-load-misses                                         (44.36%)
    11.732276147         53,231,707      L1-dcache-loads                                               (44.36%)
    11.732276147         13,312,109      L1-dcache-load-misses     #   25.01% of all L1-dcache accesses  (44.36%)
    11.732276147            106,109      L2-loads                                                      (32.11%)
    11.732276147             65,452      L2-load-misses            #   71.94% of all LL-cache accesses  (31.79%)
    11.732276147             75,847      LLC-loads                                                     (31.79%)
    11.732276147             53,125      LLC-load-misses           #   58.39% of all LL-cache accesses  (31.79%)
    11.782607198         85,680,668      mem_inst_retired.any                                          (31.79%)
    11.782607198          2,478,682      branch-instructions                                           (31.79%)
    11.782607198             63,845      branch-misses             #    2.58% of all branches          (31.79%)
    11.782607198        181,538,733      instructions              #    1.39  insn per cycle           (39.74%)
    11.782607198        130,299,703      cycles                                                        (39.73%)
    11.782607198              7,577      L1-icache-load-misses                                         (44.37%)
    11.782607198         56,892,477      L1-dcache-loads                                               (44.37%)
    11.782607198         12,875,206      L1-dcache-load-misses     #   22.63% of all L1-dcache accesses  (44.37%)
    11.782607198            125,607      L2-loads                                                      (36.42%)
    11.782607198             99,257      L2-load-misses            #   75.44% of all LL-cache accesses  (31.79%)
    11.782607198            137,547      LLC-loads                                                     (31.79%)
    11.782607198            101,278      LLC-load-misses           #   76.97% of all LL-cache accesses  (31.79%)
    11.832945580         97,872,194      mem_inst_retired.any                                          (31.79%)
    11.832945580          2,461,224      branch-instructions                                           (31.78%)
    11.832945580             57,058      branch-misses             #    2.32% of all branches          (31.78%)
    11.832945580        181,377,246      instructions              #    1.39  insn per cycle           (39.73%)
    11.832945580        130,291,527      cycles                                                        (39.73%)
    11.832945580             11,470      L1-icache-load-misses                                         (42.74%)
    11.832945580         56,242,050      L1-dcache-loads                                               (44.37%)
    11.832945580         12,332,960      L1-dcache-load-misses     #   21.93% of all L1-dcache accesses  (44.37%)
    11.832945580             84,474      L2-loads                                                      (36.43%)
    11.832945580             61,613      L2-load-misses            #   77.26% of all LL-cache accesses  (33.44%)
    11.832945580             75,019      LLC-loads                                                     (31.79%)
    11.832945580             61,946      LLC-load-misses           #   77.68% of all LL-cache accesses  (31.79%)
    11.883272993         84,392,883      mem_inst_retired.any                                          (31.81%)
    11.883272993          2,430,915      branch-instructions                                           (31.81%)
    11.883272993             47,118      branch-misses             #    1.94% of all branches          (31.81%)
    11.883272993        193,523,883      instructions              #    1.49  insn per cycle           (39.77%)
    11.883272993        130,154,374      cycles                                                        (39.76%)
    11.883272993             15,341      L1-icache-load-misses                                         (39.76%)
    11.883272993         62,038,252      L1-dcache-loads                                               (44.39%)
    11.883272993         10,721,407      L1-dcache-load-misses     #   17.28% of all L1-dcache accesses  (44.39%)
    11.883272993            100,276      L2-loads                                                      (36.37%)
    11.883272993             82,273      L2-load-misses            #   73.31% of all LL-cache accesses  (36.38%)
    11.883272993            124,163      LLC-loads                                                     (31.75%)
    11.883272993             96,609      LLC-load-misses           #   86.09% of all LL-cache accesses  (31.75%)
    11.933619671         85,283,911      mem_inst_retired.any                                          (31.78%)
    11.933619671          2,423,887      branch-instructions                                           (31.78%)
    11.933619671             64,565      branch-misses             #    2.66% of all branches          (31.78%)
    11.933619671        170,696,295      instructions              #    1.31  insn per cycle           (39.72%)
    11.933619671        130,304,077      cycles                                                        (39.72%)
    11.933619671             10,887      L1-icache-load-misses                                         (39.72%)
    11.933619671         52,955,963      L1-dcache-loads                                               (41.41%)
    11.933619671         13,484,654      L1-dcache-load-misses     #   25.46% of all L1-dcache accesses  (44.38%)
    11.933619671            109,967      L2-loads                                                      (36.44%)
    11.933619671             75,484      L2-load-misses            #   70.81% of all LL-cache accesses  (36.44%)
    11.933619671            103,244      LLC-loads                                                     (34.77%)
    11.933619671             83,577      LLC-load-misses           #   78.40% of all LL-cache accesses  (31.78%)
    11.983959256         93,015,973      mem_inst_retired.any                                          (31.78%)
    11.983959256          2,498,637      branch-instructions                                           (31.78%)
    11.983959256             16,723      branch-misses             #    0.67% of all branches          (31.78%)
    11.983959256        231,836,354      instructions              #    1.78  insn per cycle           (39.73%)
    11.983959256        130,323,121      cycles                                                        (39.73%)
    11.983959256              9,383      L1-icache-load-misses                                         (39.73%)
    11.983959256         67,176,705      L1-dcache-loads                                               (39.73%)
    11.983959256         11,925,703      L1-dcache-load-misses     #   17.75% of all L1-dcache accesses  (44.38%)
    11.983959256            101,671      L2-loads                                                      (36.43%)
    11.983959256             90,162      L2-load-misses            #   78.88% of all LL-cache accesses  (36.43%)
    11.983959256            126,948      LLC-loads                                                     (36.43%)
    11.983959256             93,278      LLC-load-misses           #   81.60% of all LL-cache accesses  (31.78%)
    12.034278198         85,040,411      mem_inst_retired.any                                          (31.80%)
    12.034278198          2,439,308      branch-instructions                                           (31.80%)
    12.034278198             61,826      branch-misses             #    2.53% of all branches          (31.80%)
    12.034278198        172,754,553      instructions              #    1.33  insn per cycle           (39.74%)
    12.034278198        130,239,842      cycles                                                        (39.74%)
    12.034278198              9,468      L1-icache-load-misses                                         (39.74%)
    12.034278198         51,984,880      L1-dcache-loads                                               (39.74%)
    12.034278198         13,489,070      L1-dcache-load-misses     #   25.95% of all L1-dcache accesses  (40.06%)
    12.034278198            135,667      L2-loads                                                      (36.41%)
    12.034278198            101,621      L2-load-misses            #   75.25% of all LL-cache accesses  (36.41%)
    12.034278198            134,416      LLC-loads                                                     (36.41%)
    12.034278198            100,742      LLC-load-misses           #   74.60% of all LL-cache accesses  (36.11%)
    12.084665663        102,871,925      mem_inst_retired.any                                          (32.82%)
    12.084665663          2,547,267      branch-instructions                                           (31.76%)
    12.084665663              6,727      branch-misses             #    0.26% of all branches          (31.75%)
    12.084665663        233,298,451      instructions              #    1.79  insn per cycle           (39.69%)
    12.084665663        130,434,787      cycles                                                        (39.69%)
    12.084665663             10,823      L1-icache-load-misses                                         (39.69%)
    12.084665663         58,263,225      L1-dcache-loads                                               (39.69%)
    12.084665663         12,978,982      L1-dcache-load-misses     #   22.28% of all L1-dcache accesses  (39.69%)
    12.084665663            135,549      L2-loads                                                      (35.40%)
    12.084665663             90,254      L2-load-misses            #   74.85% of all LL-cache accesses  (36.49%)
    12.084665663            105,607      LLC-loads                                                     (36.49%)
    12.084665663             69,458      LLC-load-misses           #   57.60% of all LL-cache accesses  (36.49%)
    12.135041789         87,345,903      mem_inst_retired.any                                          (36.49%)
    12.135041789          2,455,623      branch-instructions                                           (31.77%)
    12.135041789             63,316      branch-misses             #    2.58% of all branches          (31.77%)
    12.135041789        176,490,873      instructions              #    1.35  insn per cycle           (39.71%)
    12.135041789        130,358,481      cycles                                                        (39.71%)
    12.135041789             14,259      L1-icache-load-misses                                         (39.69%)
    12.135041789         55,560,576      L1-dcache-loads                                               (39.69%)
    12.135041789         12,721,653      L1-dcache-load-misses     #   22.90% of all L1-dcache accesses  (39.69%)
    12.135041789             88,788      L2-loads                                                      (31.75%)
    12.135041789             66,332      L2-load-misses            #   71.66% of all LL-cache accesses  (36.49%)
    12.135041789             96,343      LLC-loads                                                     (36.48%)
    12.135041789             81,961      LLC-load-misses           #   88.54% of all LL-cache accesses  (36.48%)
    12.185364290         98,476,037      mem_inst_retired.any                                          (36.40%)
    12.185364290          2,574,668      branch-instructions                                           (34.27%)
    12.185364290             27,589      branch-misses             #    1.07% of all branches          (31.80%)
    12.185364290        197,165,776      instructions              #    1.51  insn per cycle           (39.75%)
    12.185364290        130,242,207      cycles                                                        (39.75%)
    12.185364290              9,589      L1-icache-load-misses                                         (39.75%)
    12.185364290         52,085,475      L1-dcache-loads                                               (39.75%)
    12.185364290         13,860,655      L1-dcache-load-misses     #   26.61% of all L1-dcache accesses  (39.75%)
    12.185364290            132,629      L2-loads                                                      (31.80%)
    12.185364290             97,426      L2-load-misses            #   78.45% of all LL-cache accesses  (33.92%)
    12.185364290            115,743      LLC-loads                                                     (36.40%)
    12.185364290             82,278      LLC-load-misses           #   66.25% of all LL-cache accesses  (36.39%)
    12.235683485         93,206,335      mem_inst_retired.any                                          (36.41%)
    12.235683485          2,446,302      branch-instructions                                           (36.41%)
    12.235683485             58,798      branch-misses             #    2.40% of all branches          (31.80%)
    12.235683485        182,711,407      instructions              #    1.40  insn per cycle           (39.74%)
    12.235683485        130,255,538      cycles                                                        (39.74%)
    12.235683485             11,747      L1-icache-load-misses                                         (39.74%)
    12.235683485         62,341,614      L1-dcache-loads                                               (39.74%)
    12.235683485         10,931,015      L1-dcache-load-misses     #   17.53% of all L1-dcache accesses  (39.74%)
    12.235683485             78,652      L2-loads                                                      (31.80%)
    12.235683485             58,819      L2-load-misses            #   71.37% of all LL-cache accesses  (31.80%)
    12.235683485             86,186      LLC-loads                                                     (36.41%)
    12.235683485             74,830      LLC-load-misses           #   90.79% of all LL-cache accesses  (36.41%)
    12.286034717         84,118,272      mem_inst_retired.any                                          (36.44%)
    12.286034717          2,446,847      branch-instructions                                           (36.44%)
    12.286034717             63,737      branch-misses             #    2.60% of all branches          (35.57%)
    12.286034717        173,281,019      instructions              #    1.33  insn per cycle           (43.52%)
    12.286034717        130,342,338      cycles                                                        (39.72%)
    12.286034717             10,072      L1-icache-load-misses                                         (39.72%)
    12.286034717         52,528,516      L1-dcache-loads                                               (39.72%)
    12.286034717         13,724,966      L1-dcache-load-misses     #   26.13% of all L1-dcache accesses  (39.72%)
    12.286034717            131,551      L2-loads                                                      (31.78%)
    12.286034717             99,682      L2-load-misses            #   76.10% of all LL-cache accesses  (31.78%)
    12.286034717            130,410      LLC-loads                                                     (32.63%)
    12.286034717             97,528      LLC-load-misses           #   74.46% of all LL-cache accesses  (36.45%)
    12.336354990         85,480,865      mem_inst_retired.any                                          (36.40%)
    12.336354990          2,488,410      branch-instructions                                           (36.40%)
    12.336354990             36,813      branch-misses             #    1.48% of all branches          (36.41%)
    12.336354990        213,991,697      instructions              #    1.64  insn per cycle           (44.36%)
    12.336354990        130,212,714      cycles                                                        (40.21%)
    12.336354990             11,169      L1-icache-load-misses                                         (39.75%)
    12.336354990         66,778,517      L1-dcache-loads                                               (39.75%)
    12.336354990         10,971,720      L1-dcache-load-misses     #   16.43% of all L1-dcache accesses  (39.75%)
    12.336354990             85,669      L2-loads                                                      (31.80%)
    12.336354990             75,607      L2-load-misses            #   75.13% of all LL-cache accesses  (31.79%)
    12.336354990            115,592      LLC-loads                                                     (31.80%)
    12.336354990             99,071      LLC-load-misses           #   98.45% of all LL-cache accesses  (35.92%)
    12.386690632         95,317,553      mem_inst_retired.any                                          (36.43%)
    12.386690632          2,470,670      branch-instructions                                           (36.43%)
    12.386690632             43,936      branch-misses             #    1.78% of all branches          (36.43%)
    12.386690632        191,418,072      instructions              #    1.47  insn per cycle           (44.37%)
    12.386690632        130,308,402      cycles                                                        (44.37%)
    12.386690632             10,795      L1-icache-load-misses                                         (39.73%)
    12.386690632         52,033,219      L1-dcache-loads                                               (39.73%)
    12.386690632         13,492,623      L1-dcache-load-misses     #   25.93% of all L1-dcache accesses  (39.73%)
    12.386690632            131,442      L2-loads                                                      (31.79%)
    12.386690632             96,212      L2-load-misses            #   76.11% of all LL-cache accesses  (31.78%)
    12.386690632            121,386      LLC-loads                                                     (31.79%)
    12.386690632             79,043      LLC-load-misses           #   62.53% of all LL-cache accesses  (31.78%)
    12.437028764         86,266,100      mem_inst_retired.any                                          (34.64%)
    12.437028764          2,463,347      branch-instructions                                           (36.43%)
    12.437028764             34,770      branch-misses             #    1.41% of all branches          (36.43%)
    12.437028764        206,557,841      instructions              #    1.59  insn per cycle           (44.38%)
    12.437028764        130,302,752      cycles                                                        (44.37%)
    12.437028764             10,937      L1-icache-load-misses                                         (41.54%)
    12.437028764         62,778,308      L1-dcache-loads                                               (39.73%)
    12.437028764         12,615,131      L1-dcache-load-misses     #   20.09% of all L1-dcache accesses  (39.73%)
    12.437028764            127,049      L2-loads                                                      (31.79%)
    12.437028764            102,106      L2-load-misses            #   77.43% of all LL-cache accesses  (31.78%)
    12.437028764            136,690      LLC-loads                                                     (31.78%)
    12.437028764             98,351      LLC-load-misses           #   74.58% of all LL-cache accesses  (31.78%)
    12.487370424        104,443,594      mem_inst_retired.any                                          (31.78%)
    12.487370424          2,530,745      branch-instructions                                           (36.44%)
    12.487370424             29,346      branch-misses             #    1.16% of all branches          (36.44%)
    12.487370424        200,012,114      instructions              #    1.53  insn per cycle           (44.38%)
    12.487370424        130,351,725      cycles                                                        (44.38%)
    12.487370424              9,086      L1-icache-load-misses                                         (44.38%)
    12.487370424         53,738,152      L1-dcache-loads                                               (39.72%)
    12.487370424         13,434,581      L1-dcache-load-misses     #   25.00% of all L1-dcache accesses  (39.72%)
    12.487370424            108,626      L2-loads                                                      (31.78%)
    12.487370424             71,886      L2-load-misses            #   76.99% of all LL-cache accesses  (31.78%)
    12.487370424             78,126      LLC-loads                                                     (31.78%)
    12.487370424             54,590      LLC-load-misses           #   58.46% of all LL-cache accesses  (31.78%)
    12.537698751         84,143,930      mem_inst_retired.any                                          (31.79%)
    12.537698751          2,432,980      branch-instructions                                           (33.29%)
    12.537698751             50,208      branch-misses             #    2.06% of all branches          (36.41%)
    12.537698751        190,246,075      instructions              #    1.46  insn per cycle           (44.36%)
    12.537698751        130,233,209      cycles                                                        (44.36%)
    12.537698751             12,069      L1-icache-load-misses                                         (44.36%)
    12.537698751         54,991,011      L1-dcache-loads                                               (42.89%)
    12.537698751         13,815,621      L1-dcache-load-misses     #   25.12% of all L1-dcache accesses  (39.74%)
    12.537698751            134,851      L2-loads                                                      (31.80%)
    12.537698751             98,131      L2-load-misses            #   72.88% of all LL-cache accesses  (31.80%)
    12.537698751            134,450      LLC-loads                                                     (31.79%)
    12.537698751             99,234      LLC-load-misses           #   73.70% of all LL-cache accesses  (31.79%)
    12.588043535        101,690,261      mem_inst_retired.any                                          (31.78%)
    12.588043535          2,499,322      branch-instructions                                           (31.78%)
    12.588043535             49,354      branch-misses             #    1.97% of all branches          (36.44%)
    12.588043535        186,792,521      instructions              #    1.43  insn per cycle           (44.38%)
    12.588043535        130,351,653      cycles                                                        (44.38%)
    12.588043535             10,805      L1-icache-load-misses                                         (44.38%)
    12.588043535         56,740,131      L1-dcache-loads                                               (44.38%)
    12.588043535         11,787,942      L1-dcache-load-misses     #   20.78% of all L1-dcache accesses  (39.73%)
    12.588043535             75,323      L2-loads                                                      (31.78%)
    12.588043535             54,551      L2-load-misses            #   71.26% of all LL-cache accesses  (31.78%)
    12.588043535             77,782      LLC-loads                                                     (31.78%)
    12.588043535             59,067      LLC-load-misses           #   77.16% of all LL-cache accesses  (31.78%)
#           time             counts unit events
    12.638384027         86,001,871      mem_inst_retired.any                                          (31.78%)
    12.638384027          2,483,642      branch-instructions                                           (31.78%)
    12.638384027             52,598      branch-misses             #    2.12% of all branches          (31.94%)
    12.638384027        192,170,011      instructions              #    1.47  insn per cycle           (44.38%)
    12.638384027        130,286,503      cycles                                                        (44.37%)
    12.638384027             10,963      L1-icache-load-misses                                         (44.37%)
    12.638384027         55,503,255      L1-dcache-loads                                               (44.38%)
    12.638384027         13,305,193      L1-dcache-load-misses     #   23.97% of all L1-dcache accesses  (44.24%)
    12.638384027            135,829      L2-loads                                                      (31.79%)
    12.638384027             99,475      L2-load-misses            #   73.80% of all LL-cache accesses  (31.79%)
    12.638384027            133,756      LLC-loads                                                     (31.78%)
    12.638384027             99,792      LLC-load-misses           #   74.03% of all LL-cache accesses  (31.78%)
    12.688718656         87,978,732      mem_inst_retired.any                                          (31.79%)
    12.688718656          2,483,234      branch-instructions                                           (31.79%)
    12.688718656             66,206      branch-misses             #    2.67% of all branches          (31.79%)
    12.688718656        178,148,674      instructions              #    1.37  insn per cycle           (43.19%)
    12.688718656        130,290,965      cycles                                                        (44.37%)
    12.688718656              9,571      L1-icache-load-misses                                         (44.37%)
    12.688718656         61,762,697      L1-dcache-loads                                               (44.37%)
    12.688718656         11,729,520      L1-dcache-load-misses     #   18.99% of all L1-dcache accesses  (44.37%)
    12.688718656             74,186      L2-loads                                                      (31.79%)
    12.688718656             62,136      L2-load-misses            #   72.98% of all LL-cache accesses  (31.79%)
    12.688718656             96,086      LLC-loads                                                     (31.79%)
    12.688718656             84,313      LLC-load-misses           #   99.03% of all LL-cache accesses  (31.79%)
    12.739085535         90,768,427      mem_inst_retired.any                                          (31.76%)
    12.739085535          2,466,470      branch-instructions                                           (31.76%)
    12.739085535             17,426      branch-misses             #    0.71% of all branches          (31.76%)
    12.739085535        230,608,707      instructions              #    1.77  insn per cycle           (39.70%)
    12.739085535        130,437,506      cycles                                                        (44.42%)
    12.739085535              8,363      L1-icache-load-misses                                         (44.42%)
    12.739085535         59,278,960      L1-dcache-loads                                               (44.42%)
    12.739085535         12,910,317      L1-dcache-load-misses     #   21.78% of all L1-dcache accesses  (44.42%)
    12.739085535            131,608      L2-loads                                                      (31.76%)
    12.739085535             97,997      L2-load-misses            #   75.26% of all LL-cache accesses  (31.76%)
    12.739085535            128,814      LLC-loads                                                     (31.76%)
    12.739085535             92,098      LLC-load-misses           #   70.73% of all LL-cache accesses  (31.76%)
    12.789432534         84,512,228      mem_inst_retired.any                                          (31.78%)
    12.789432534          2,444,802      branch-instructions                                           (31.78%)
    12.789432534             61,423      branch-misses             #    2.51% of all branches          (31.78%)
    12.789432534        174,741,465      instructions              #    1.34  insn per cycle           (39.73%)
    12.789432534        130,318,619      cycles                                                        (41.78%)
    12.789432534              9,146      L1-icache-load-misses                                         (44.38%)
    12.789432534         59,058,196      L1-dcache-loads                                               (44.38%)
    12.789432534         12,393,931      L1-dcache-load-misses     #   20.99% of all L1-dcache accesses  (44.38%)
    12.789432534            105,789      L2-loads                                                      (34.40%)
    12.789432534             91,374      L2-load-misses            #   75.40% of all LL-cache accesses  (31.79%)
    12.789432534            136,582      LLC-loads                                                     (31.78%)
    12.789432534            102,802      LLC-load-misses           #   84.83% of all LL-cache accesses  (31.78%)
    12.839759050        103,458,781      mem_inst_retired.any                                          (31.79%)
    12.839759050          2,539,570      branch-instructions                                           (31.79%)
    12.839759050              6,750      branch-misses             #    0.27% of all branches          (31.79%)
    12.839759050        232,415,070      instructions              #    1.78  insn per cycle           (39.74%)
    12.839759050        130,265,794      cycles                                                        (39.74%)
    12.839759050              9,956      L1-icache-load-misses                                         (44.36%)
    12.839759050         58,688,345      L1-dcache-loads                                               (44.36%)
    12.839759050         13,122,592      L1-dcache-load-misses     #   22.36% of all L1-dcache accesses  (44.37%)
    12.839759050            129,402      L2-loads                                                      (36.42%)
    12.839759050             87,914      L2-load-misses            #   77.28% of all LL-cache accesses  (31.79%)
    12.839759050             98,118      LLC-loads                                                     (31.79%)
    12.839759050             64,483      LLC-load-misses           #   56.68% of all LL-cache accesses  (31.79%)
    12.890115282         83,530,466      mem_inst_retired.any                                          (31.77%)
    12.890115282          2,400,725      branch-instructions                                           (31.77%)
    12.890115282             62,380      branch-misses             #    2.60% of all branches          (31.77%)
    12.890115282        173,361,309      instructions              #    1.33  insn per cycle           (39.71%)
    12.890115282        130,343,938      cycles                                                        (39.71%)
    12.890115282             11,129      L1-icache-load-misses                                         (40.43%)
    12.890115282         52,860,071      L1-dcache-loads                                               (44.39%)
    12.890115282         13,511,708      L1-dcache-load-misses     #   25.56% of all L1-dcache accesses  (44.39%)
    12.890115282            128,668      L2-loads                                                      (36.45%)
    12.890115282             97,533      L2-load-misses            #   74.20% of all LL-cache accesses  (35.75%)
    12.890115282            134,227      LLC-loads                                                     (31.77%)
    12.890115282             99,487      LLC-load-misses           #   75.69% of all LL-cache accesses  (31.77%)
    12.940438990        104,114,219      mem_inst_retired.any                                          (31.80%)
    12.940438990          2,562,528      branch-instructions                                           (31.80%)
    12.940438990             24,856      branch-misses             #    0.97% of all branches          (31.79%)
    12.940438990        195,861,108      instructions              #    1.50  insn per cycle           (39.74%)
    12.940438990        130,246,343      cycles                                                        (39.74%)
    12.940438990              9,548      L1-icache-load-misses                                         (39.74%)
    12.940438990         52,286,245      L1-dcache-loads                                               (43.73%)
    12.940438990         13,065,985      L1-dcache-load-misses     #   24.99% of all L1-dcache accesses  (44.36%)
    12.940438990            100,955      L2-loads                                                      (36.41%)
    12.940438990             66,168      L2-load-misses            #   77.30% of all LL-cache accesses  (36.41%)
    12.940438990             70,253      LLC-loads                                                     (32.44%)
    12.940438990             59,331      LLC-load-misses           #   69.31% of all LL-cache accesses  (31.80%)
    12.990758159         86,111,212      mem_inst_retired.any                                          (31.80%)
    12.990758159          2,482,325      branch-instructions                                           (31.79%)
    12.990758159             60,954      branch-misses             #    2.46% of all branches          (31.80%)
    12.990758159        186,212,205      instructions              #    1.43  insn per cycle           (39.74%)
    12.990758159        130,268,957      cycles                                                        (39.74%)
    12.990758159              8,474      L1-icache-load-misses                                         (39.74%)
    12.990758159         63,309,568      L1-dcache-loads                                               (39.75%)
    12.990758159         11,583,026      L1-dcache-load-misses     #   18.30% of all L1-dcache accesses  (44.36%)
    12.990758159             97,699      L2-loads                                                      (36.41%)
    12.990758159             82,712      L2-load-misses            #   73.75% of all LL-cache accesses  (36.41%)
    12.990758159            126,592      LLC-loads                                                     (36.41%)
    12.990758159             99,727      LLC-load-misses           #   88.93% of all LL-cache accesses  (31.80%)
    13.041091984         94,534,581      mem_inst_retired.any                                          (31.79%)
    13.041091984          2,489,942      branch-instructions                                           (31.79%)
    13.041091984             64,883      branch-misses             #    2.61% of all branches          (31.79%)
    13.041091984        175,315,472      instructions              #    1.35  insn per cycle           (39.73%)
    13.041091984        130,289,905      cycles                                                        (39.73%)
    13.041091984              9,825      L1-icache-load-misses                                         (39.73%)
    13.041091984         52,233,841      L1-dcache-loads                                               (39.73%)
    13.041091984         13,414,598      L1-dcache-load-misses     #   25.68% of all L1-dcache accesses  (42.44%)
    13.041091984            123,743      L2-loads                                                      (36.42%)
    13.041091984             80,597      L2-load-misses            #   73.85% of all LL-cache accesses  (36.42%)
    13.041091984             94,532      LLC-loads                                                     (36.42%)
    13.041091984             72,071      LLC-load-misses           #   66.04% of all LL-cache accesses  (33.74%)
    13.091423648         86,414,111      mem_inst_retired.any                                          (31.79%)
    13.091423648          2,448,850      branch-instructions                                           (31.79%)
    13.091423648             32,592      branch-misses             #    1.33% of all branches          (31.79%)
    13.091423648        214,578,989      instructions              #    1.65  insn per cycle           (39.74%)
    13.091423648        130,309,439      cycles                                                        (39.74%)
    13.091423648             10,835      L1-icache-load-misses                                         (39.74%)
    13.091423648         67,009,235      L1-dcache-loads                                               (39.73%)
    13.091423648         11,037,470      L1-dcache-load-misses     #   16.47% of all L1-dcache accesses  (39.73%)
    13.091423648             90,819      L2-loads                                                      (36.42%)
    13.091423648             75,932      L2-load-misses            #   75.46% of all LL-cache accesses  (36.42%)
    13.091423648            110,428      LLC-loads                                                     (36.43%)
    13.091423648             93,336      LLC-load-misses           #   92.76% of all LL-cache accesses  (36.43%)
    13.141754706         83,393,228      mem_inst_retired.any                                          (35.02%)
    13.141754706          2,431,837      branch-instructions                                           (31.79%)
    13.141754706             61,557      branch-misses             #    2.53% of all branches          (31.79%)
    13.141754706        175,938,161      instructions              #    1.35  insn per cycle           (39.73%)
    13.141754706        130,299,049      cycles                                                        (39.73%)
    13.141754706             10,290      L1-icache-load-misses                                         (39.73%)
    13.141754706         52,510,155      L1-dcache-loads                                               (39.73%)
    13.141754706         13,624,677      L1-dcache-load-misses     #   25.95% of all L1-dcache accesses  (39.74%)
    13.141754706            132,010      L2-loads                                                      (33.17%)
    13.141754706            102,664      L2-load-misses            #   74.87% of all LL-cache accesses  (36.42%)
    13.141754706            142,246      LLC-loads                                                     (36.42%)
    13.141754706            102,314      LLC-load-misses           #   74.61% of all LL-cache accesses  (36.42%)
    13.192103065         97,826,783      mem_inst_retired.any                                          (36.44%)
    13.192103065          2,508,490      branch-instructions                                           (31.78%)
    13.192103065              8,669      branch-misses             #    0.35% of all branches          (31.78%)
    13.192103065        232,306,918      instructions              #    1.78  insn per cycle           (39.72%)
    13.192103065        130,364,389      cycles                                                        (39.72%)
    13.192103065              8,169      L1-icache-load-misses                                         (39.72%)
    13.192103065         63,203,133      L1-dcache-loads                                               (39.72%)
    13.192103065         12,923,669      L1-dcache-load-misses     #   20.45% of all L1-dcache accesses  (39.72%)
    13.192103065            127,152      L2-loads                                                      (31.78%)
    13.192103065            101,907      L2-load-misses            #   82.02% of all LL-cache accesses  (36.44%)
    13.192103065            121,332      LLC-loads                                                     (36.44%)
    13.192103065             81,876      LLC-load-misses           #   65.90% of all LL-cache accesses  (36.44%)
    13.242431944         91,148,792      mem_inst_retired.any                                          (36.42%)
    13.242431944          2,443,139      branch-instructions                                           (36.38%)
    13.242431944             64,475      branch-misses             #    2.64% of all branches          (31.79%)
    13.242431944        174,670,144      instructions              #    1.34  insn per cycle           (39.74%)
    13.242431944        130,296,036      cycles                                                        (39.74%)
    13.242431944              7,627      L1-icache-load-misses                                         (39.74%)
    13.242431944         52,622,936      L1-dcache-loads                                               (39.74%)
    13.242431944         13,110,475      L1-dcache-load-misses     #   24.91% of all L1-dcache accesses  (39.74%)
    13.242431944            110,565      L2-loads                                                      (31.79%)
    13.242431944             69,790      L2-load-misses            #   68.63% of all LL-cache accesses  (31.81%)
    13.242431944             92,817      LLC-loads                                                     (36.42%)
    13.242431944             75,490      LLC-load-misses           #   74.23% of all LL-cache accesses  (36.42%)
    13.292753979         94,323,089      mem_inst_retired.any                                          (36.41%)
    13.292753979          2,565,063      branch-instructions                                           (36.41%)
    13.292753979             11,805      branch-misses             #    0.46% of all branches          (33.05%)
    13.292753979        218,279,869      instructions              #    1.68  insn per cycle           (41.01%)
    13.292753979        130,287,280      cycles                                                        (39.74%)
    13.292753979              8,764      L1-icache-load-misses                                         (39.74%)
    13.292753979         54,480,106      L1-dcache-loads                                               (39.74%)
    13.292753979         13,687,866      L1-dcache-load-misses     #   25.12% of all L1-dcache accesses  (39.74%)
    13.292753979            131,531      L2-loads                                                      (31.79%)
    13.292753979             98,031      L2-load-misses            #   75.86% of all LL-cache accesses  (31.79%)
    13.292753979            126,924      LLC-loads                                                     (35.13%)
    13.292753979             84,992      LLC-load-misses           #   65.77% of all LL-cache accesses  (36.41%)
    13.343110450         96,948,932      mem_inst_retired.any                                          (36.45%)
    13.343110450          2,528,940      branch-instructions                                           (36.45%)
    13.343110450             55,293      branch-misses             #    2.19% of all branches          (36.45%)
    13.343110450        188,158,827      instructions              #    1.44  insn per cycle           (44.40%)
    13.343110450        130,370,941      cycles                                                        (39.71%)
    13.343110450              8,386      L1-icache-load-misses                                         (39.72%)
    13.343110450         59,553,271      L1-dcache-loads                                               (39.72%)
    13.343110450         11,754,266      L1-dcache-load-misses     #   19.74% of all L1-dcache accesses  (39.72%)
    13.343110450             71,621      L2-loads                                                      (31.77%)
    13.343110450             59,916      L2-load-misses            #   80.90% of all LL-cache accesses  (31.77%)
    13.343110450             76,504      LLC-loads                                                     (31.77%)
    13.343110450             67,398      LLC-load-misses           #   91.00% of all LL-cache accesses  (36.45%)
    13.393433830         87,354,065      mem_inst_retired.any                                          (36.41%)
    13.393433830          2,450,761      branch-instructions                                           (36.41%)
    13.393433830             62,279      branch-misses             #    2.54% of all branches          (36.41%)
    13.393433830        178,236,423      instructions              #    1.37  insn per cycle           (44.36%)
    13.393433830        130,276,554      cycles                                                        (42.36%)
    13.393433830              9,327      L1-icache-load-misses                                         (39.74%)
    13.393433830         52,510,196      L1-dcache-loads                                               (39.74%)
    13.393433830         13,605,390      L1-dcache-load-misses     #   25.91% of all L1-dcache accesses  (39.74%)
    13.393433830            135,198      L2-loads                                                      (31.79%)
    13.393433830             98,704      L2-load-misses            #   74.32% of all LL-cache accesses  (31.79%)
    13.393433830            130,421      LLC-loads                                                     (31.79%)
    13.393433830             95,769      LLC-load-misses           #   72.11% of all LL-cache accesses  (33.78%)
    13.443770564         84,805,638      mem_inst_retired.any                                          (36.43%)
    13.443770564          2,420,670      branch-instructions                                           (36.43%)
    13.443770564             52,179      branch-misses             #    2.16% of all branches          (36.43%)
    13.443770564        192,360,464      instructions              #    1.48  insn per cycle           (44.37%)
    13.443770564        130,322,748      cycles                                                        (44.37%)
    13.443770564              9,606      L1-icache-load-misses                                         (39.73%)
    13.443770564         66,878,427      L1-dcache-loads                                               (39.73%)
    13.443770564         11,092,733      L1-dcache-load-misses     #   16.59% of all L1-dcache accesses  (39.73%)
    13.443770564             77,255      L2-loads                                                      (31.79%)
    13.443770564             63,221      L2-load-misses            #   70.24% of all LL-cache accesses  (31.79%)
    13.443770564            102,753      LLC-loads                                                     (31.79%)
    13.443770564             84,847      LLC-load-misses           #   94.27% of all LL-cache accesses  (31.79%)
    13.494111933         89,770,643      mem_inst_retired.any                                          (32.50%)
    13.494111933          2,406,091      branch-instructions                                           (36.43%)
    13.494111933             38,243      branch-misses             #    1.59% of all branches          (36.43%)
    13.494111933        190,873,389      instructions              #    1.47  insn per cycle           (44.38%)
    13.494111933        130,237,915      cycles                                                        (44.38%)
    13.494111933             13,538      L1-icache-load-misses                                         (43.68%)
    13.494111933         52,291,258      L1-dcache-loads                                               (39.72%)
    13.494111933         13,734,067      L1-dcache-load-misses     #   26.26% of all L1-dcache accesses  (39.72%)
    13.494111933            130,915      L2-loads                                                      (31.77%)
    13.494111933            100,000      L2-load-misses            #   77.27% of all LL-cache accesses  (31.79%)
    13.494111933            127,903      LLC-loads                                                     (31.79%)
    13.494111933             93,500      LLC-load-misses           #   72.25% of all LL-cache accesses  (31.80%)
    13.544507963         85,171,019      mem_inst_retired.any                                          (31.75%)
    13.544507963          2,444,204      branch-instructions                                           (35.75%)
    13.544507963             43,878      branch-misses             #    1.80% of all branches          (36.50%)
    13.544507963        202,997,382      instructions              #    1.56  insn per cycle           (44.43%)
    13.544507963        130,417,524      cycles                                                        (44.43%)
    13.544507963             12,478      L1-icache-load-misses                                         (44.44%)
    13.544507963         67,026,876      L1-dcache-loads                                               (40.46%)
    13.544507963         11,709,118      L1-dcache-load-misses     #   17.47% of all L1-dcache accesses  (39.69%)
    13.544507963            102,499      L2-loads                                                      (31.75%)
    13.544507963             93,053      L2-load-misses            #   78.45% of all LL-cache accesses  (31.75%)
    13.544507963            134,730      LLC-loads                                                     (31.75%)
    13.544507963            103,409      LLC-load-misses           #   87.18% of all LL-cache accesses  (31.75%)
    13.594845837        103,383,138      mem_inst_retired.any                                          (31.79%)
    13.594845837          2,542,271      branch-instructions                                           (31.79%)
    13.594845837             18,155      branch-misses             #    0.71% of all branches          (36.43%)
    13.594845837        210,809,568      instructions              #    1.62  insn per cycle           (44.38%)
    13.594845837        130,326,184      cycles                                                        (44.37%)
    13.594845837             10,206      L1-icache-load-misses                                         (44.37%)
    13.594845837         53,872,104      L1-dcache-loads                                               (44.38%)
    13.594845837         13,491,928      L1-dcache-load-misses     #   25.04% of all L1-dcache accesses  (39.73%)
    13.594845837            127,119      L2-loads                                                      (31.79%)
    13.594845837             85,081      L2-load-misses            #   74.26% of all LL-cache accesses  (31.78%)
    13.594845837            102,038      LLC-loads                                                     (31.78%)
    13.594845837             63,310      LLC-load-misses           #   55.25% of all LL-cache accesses  (31.79%)
    13.645180707         83,225,237      mem_inst_retired.any                                          (31.79%)
    13.645180707          2,433,373      branch-instructions                                           (31.79%)
    13.645180707             58,937      branch-misses             #    2.42% of all branches          (34.33%)
    13.645180707        190,995,180      instructions              #    1.47  insn per cycle           (44.37%)
    13.645180707        130,252,175      cycles                                                        (44.37%)
    13.645180707             12,425      L1-icache-load-misses                                         (44.37%)
    13.645180707         55,732,852      L1-dcache-loads                                               (44.37%)
    13.645180707         12,970,003      L1-dcache-load-misses     #   23.27% of all L1-dcache accesses  (41.85%)
    13.645180707            137,368      L2-loads                                                      (31.79%)
    13.645180707             99,916      L2-load-misses            #   74.30% of all LL-cache accesses  (31.79%)
    13.645180707            131,597      LLC-loads                                                     (31.79%)
    13.645180707             99,833      LLC-load-misses           #   74.23% of all LL-cache accesses  (31.79%)
    13.695527735        104,835,955      mem_inst_retired.any                                          (31.78%)
    13.695527735          2,597,578      branch-instructions                                           (31.78%)
    13.695527735             26,779      branch-misses             #    1.03% of all branches          (31.78%)
    13.695527735        196,837,374      instructions              #    1.51  insn per cycle           (44.39%)
    13.695527735        130,362,471      cycles                                                        (44.39%)
    13.695527735             10,311      L1-icache-load-misses                                         (44.39%)
    13.695527735         54,187,168      L1-dcache-loads                                               (44.39%)
    13.695527735         13,082,231      L1-dcache-load-misses     #   24.14% of all L1-dcache accesses  (44.39%)
    13.695527735             89,514      L2-loads                                                      (31.78%)
    13.695527735             58,766      L2-load-misses            #   74.36% of all LL-cache accesses  (31.78%)
    13.695527735             68,540      LLC-loads                                                     (31.78%)
    13.695527735             59,287      LLC-load-misses           #   75.02% of all LL-cache accesses  (31.78%)
    13.745863754         84,139,755      mem_inst_retired.any                                          (31.79%)
    13.745863754          2,417,676      branch-instructions                                           (31.79%)
    13.745863754             59,234      branch-misses             #    2.45% of all branches          (31.79%)
    13.745863754        181,144,306      instructions              #    1.39  insn per cycle           (40.92%)
    13.745863754        130,267,975      cycles                                                        (44.37%)
    13.745863754             12,260      L1-icache-load-misses                                         (44.37%)
    13.745863754         55,516,925      L1-dcache-loads                                               (44.37%)
    13.745863754         13,193,066      L1-dcache-load-misses     #   23.76% of all L1-dcache accesses  (44.37%)
    13.745863754            131,662      L2-loads                                                      (31.79%)
    13.745863754             99,190      L2-load-misses            #   74.53% of all LL-cache accesses  (31.79%)
    13.745863754            134,527      LLC-loads                                                     (31.79%)
    13.745863754             97,339      LLC-load-misses           #   73.14% of all LL-cache accesses  (31.79%)
    13.796199289         93,557,491      mem_inst_retired.any                                          (31.79%)
    13.796199289          2,446,851      branch-instructions                                           (31.79%)
    13.796199289             64,242      branch-misses             #    2.63% of all branches          (31.78%)
    13.796199289        173,401,269      instructions              #    1.33  insn per cycle           (39.73%)
    13.796199289        130,321,972      cycles                                                        (44.22%)
    13.796199289             11,948      L1-icache-load-misses                                         (44.37%)
    13.796199289         59,493,270      L1-dcache-loads                                               (44.38%)
    13.796199289         11,756,255      L1-dcache-load-misses     #   19.76% of all L1-dcache accesses  (44.38%)
    13.796199289             77,985      L2-loads                                                      (31.96%)
    13.796199289             59,107      L2-load-misses            #   75.91% of all LL-cache accesses  (31.78%)
    13.796199289             77,734      LLC-loads                                                     (31.78%)
    13.796199289             70,104      LLC-load-misses           #   90.04% of all LL-cache accesses  (31.78%)
    13.846641514         86,196,317      mem_inst_retired.any                                          (31.72%)
    13.846641514          2,453,272      branch-instructions                                           (31.72%)
    13.846641514             33,304      branch-misses             #    1.36% of all branches          (31.72%)
    13.846641514        212,991,353      instructions              #    1.63  insn per cycle           (39.65%)
    13.846641514        130,546,712      cycles                                                        (39.65%)
    13.846641514             11,070      L1-icache-load-misses                                         (44.49%)
    13.846641514         61,522,588      L1-dcache-loads                                               (44.49%)
    13.846641514         12,184,361      L1-dcache-load-misses     #   19.80% of all L1-dcache accesses  (44.49%)
    13.846641514            125,304      L2-loads                                                      (36.56%)
    13.846641514             99,780      L2-load-misses            #   77.73% of all LL-cache accesses  (31.72%)
    13.846641514            131,436      LLC-loads                                                     (31.72%)
    13.846641514             99,354      LLC-load-misses           #   77.40% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    13.896954598         81,636,238      mem_inst_retired.any                                          (31.83%)
    13.896954598          2,395,428      branch-instructions                                           (31.83%)
    13.896954598             60,131      branch-misses             #    2.51% of all branches          (31.83%)
    13.896954598        172,691,399      instructions              #    1.33  insn per cycle           (39.79%)
    13.896954598        130,036,451      cycles                                                        (39.68%)
    13.896954598             17,885      L1-icache-load-misses                                         (42.63%)
    13.896954598         54,952,805      L1-dcache-loads                                               (44.29%)
    13.896954598         12,652,006      L1-dcache-load-misses     #   23.02% of all L1-dcache accesses  (44.29%)
    13.896954598             98,863      L2-loads                                                      (36.44%)
    13.896954598             79,645      L2-load-misses            #   74.28% of all LL-cache accesses  (33.51%)
    13.896954598            115,570      LLC-loads                                                     (31.84%)
    13.896954598             98,554      LLC-load-misses           #   91.92% of all LL-cache accesses  (31.84%)
    13.947280589         96,975,164      mem_inst_retired.any                                          (31.79%)
    13.947280589          2,485,805      branch-instructions                                           (31.79%)
    13.947280589              9,715      branch-misses             #    0.39% of all branches          (31.79%)
    13.947280589        228,944,219      instructions              #    1.76  insn per cycle           (39.74%)
    13.947280589        130,268,651      cycles                                                        (39.74%)
    13.947280589             12,485      L1-icache-load-misses                                         (39.74%)
    13.947280589         62,580,269      L1-dcache-loads                                               (44.36%)
    13.947280589         12,317,430      L1-dcache-load-misses     #   19.68% of all L1-dcache accesses  (44.36%)
    13.947280589            117,816      L2-loads                                                      (36.41%)
    13.947280589             95,273      L2-load-misses            #   78.50% of all LL-cache accesses  (36.41%)
    13.947280589            124,931      LLC-loads                                                     (31.79%)
    13.947280589             81,040      LLC-load-misses           #   66.77% of all LL-cache accesses  (31.80%)
    13.997611699         84,558,811      mem_inst_retired.any                                          (31.79%)
    13.997611699          2,445,899      branch-instructions                                           (31.79%)
    13.997611699             64,355      branch-misses             #    2.63% of all branches          (31.79%)
    13.997611699        176,178,190      instructions              #    1.35  insn per cycle           (39.74%)
    13.997611699        130,288,116      cycles                                                        (39.74%)
    13.997611699             10,272      L1-icache-load-misses                                         (39.74%)
    13.997611699         53,392,159      L1-dcache-loads                                               (41.41%)
    13.997611699         13,877,253      L1-dcache-load-misses     #   25.99% of all L1-dcache accesses  (44.37%)
    13.997611699            141,228      L2-loads                                                      (36.42%)
    13.997611699            100,732      L2-load-misses            #   72.71% of all LL-cache accesses  (36.42%)
    13.997611699            135,859      LLC-loads                                                     (34.77%)
    13.997611699             98,383      LLC-load-misses           #   71.01% of all LL-cache accesses  (31.79%)
    14.047933785        103,332,070      mem_inst_retired.any                                          (31.80%)
    14.047933785          2,590,888      branch-instructions                                           (31.79%)
    14.047933785              8,004      branch-misses             #    0.31% of all branches          (31.79%)
    14.047933785        224,451,284      instructions              #    1.72  insn per cycle           (39.74%)
    14.047933785        130,282,438      cycles                                                        (39.74%)
    14.047933785             10,336      L1-icache-load-misses                                         (39.74%)
    14.047933785         55,825,744      L1-dcache-loads                                               (39.74%)
    14.047933785         13,599,499      L1-dcache-load-misses     #   24.36% of all L1-dcache accesses  (44.36%)
    14.047933785            118,718      L2-loads                                                      (36.41%)
    14.047933785             77,907      L2-load-misses            #   75.07% of all LL-cache accesses  (36.41%)
    14.047933785             88,841      LLC-loads                                                     (36.41%)
    14.047933785             55,290      LLC-load-misses           #   53.28% of all LL-cache accesses  (31.80%)
    14.098258991         83,773,026      mem_inst_retired.any                                          (31.79%)
    14.098258991          2,432,185      branch-instructions                                           (31.79%)
    14.098258991             63,427      branch-misses             #    2.61% of all branches          (31.80%)
    14.098258991        175,057,008      instructions              #    1.34  insn per cycle           (39.75%)
    14.098258991        130,245,843      cycles                                                        (39.74%)
    14.098258991             11,334      L1-icache-load-misses                                         (39.75%)
    14.098258991         57,482,400      L1-dcache-loads                                               (39.75%)
    14.098258991         11,830,017      L1-dcache-load-misses     #   20.58% of all L1-dcache accesses  (40.12%)
    14.098258991             91,499      L2-loads                                                      (36.41%)
    14.098258991             74,704      L2-load-misses            #   72.70% of all LL-cache accesses  (36.41%)
    14.098258991            114,021      LLC-loads                                                     (36.41%)
    14.098258991             94,105      LLC-load-misses           #   91.58% of all LL-cache accesses  (36.05%)
    14.148606974        101,922,178      mem_inst_retired.any                                          (32.73%)
    14.148606974          2,538,667      branch-instructions                                           (31.78%)
    14.148606974             44,544      branch-misses             #    1.75% of all branches          (31.78%)
    14.148606974        190,592,417      instructions              #    1.46  insn per cycle           (39.72%)
    14.148606974        130,333,455      cycles                                                        (39.72%)
    14.148606974             10,609      L1-icache-load-misses                                         (39.72%)
    14.148606974         51,465,280      L1-dcache-loads                                               (39.72%)
    14.148606974         13,521,316      L1-dcache-load-misses     #   26.27% of all L1-dcache accesses  (39.72%)
    14.148606974            130,999      L2-loads                                                      (35.48%)
    14.148606974             84,604      L2-load-misses            #   70.32% of all LL-cache accesses  (36.44%)
    14.148606974            109,610      LLC-loads                                                     (36.44%)
    14.148606974             69,955      LLC-load-misses           #   58.15% of all LL-cache accesses  (36.44%)
    14.198929197         88,908,145      mem_inst_retired.any                                          (36.41%)
    14.198929197          2,481,398      branch-instructions                                           (31.79%)
    14.198929197             52,628      branch-misses             #    2.12% of all branches          (31.79%)
    14.198929197        196,508,087      instructions              #    1.51  insn per cycle           (39.74%)
    14.198929197        130,280,358      cycles                                                        (39.74%)
    14.198929197              9,898      L1-icache-load-misses                                         (39.74%)
    14.198929197         66,158,516      L1-dcache-loads                                               (39.74%)
    14.198929197         11,239,287      L1-dcache-load-misses     #   16.99% of all L1-dcache accesses  (39.74%)
    14.198929197             74,782      L2-loads                                                      (31.79%)
    14.198929197             67,798      L2-load-misses            #   76.57% of all LL-cache accesses  (36.41%)
    14.198929197            102,309      LLC-loads                                                     (36.41%)
    14.198929197             82,195      LLC-load-misses           #   92.83% of all LL-cache accesses  (36.41%)
    14.249253146         84,275,217      mem_inst_retired.any                                          (36.40%)
    14.249253146          2,474,661      branch-instructions                                           (34.05%)
    14.249253146             65,909      branch-misses             #    2.66% of all branches          (31.80%)
    14.249253146        172,887,999      instructions              #    1.33  insn per cycle           (39.75%)
    14.249253146        130,250,092      cycles                                                        (39.75%)
    14.249253146              9,504      L1-icache-load-misses                                         (39.75%)
    14.249253146         51,711,836      L1-dcache-loads                                               (39.75%)
    14.249253146         13,539,695      L1-dcache-load-misses     #   26.18% of all L1-dcache accesses  (39.75%)
    14.249253146            131,819      L2-loads                                                      (31.80%)
    14.249253146             96,135      L2-load-misses            #   73.91% of all LL-cache accesses  (34.14%)
    14.249253146            128,329      LLC-loads                                                     (36.40%)
    14.249253146            101,488      LLC-load-misses           #   78.02% of all LL-cache accesses  (36.40%)
    14.299591884         89,358,371      mem_inst_retired.any                                          (36.43%)
    14.299591884          2,459,085      branch-instructions                                           (36.43%)
    14.299591884             18,867      branch-misses             #    0.77% of all branches          (31.78%)
    14.299591884        227,900,922      instructions              #    1.75  insn per cycle           (39.73%)
    14.299591884        130,314,358      cycles                                                        (39.73%)
    14.299591884             11,706      L1-icache-load-misses                                         (39.73%)
    14.299591884         67,095,748      L1-dcache-loads                                               (39.73%)
    14.299591884         11,437,691      L1-dcache-load-misses     #   17.05% of all L1-dcache accesses  (39.73%)
    14.299591884            100,368      L2-loads                                                      (31.78%)
    14.299591884             89,065      L2-load-misses            #   76.75% of all LL-cache accesses  (31.78%)
    14.299591884            131,731      LLC-loads                                                     (36.44%)
    14.299591884             97,414      LLC-load-misses           #   83.94% of all LL-cache accesses  (36.43%)
    14.349914988         93,788,070      mem_inst_retired.any                                          (36.41%)
    14.349914988          2,458,129      branch-instructions                                           (36.41%)
    14.349914988             56,788      branch-misses             #    2.31% of all branches          (35.36%)
    14.349914988        179,901,783      instructions              #    1.38  insn per cycle           (43.31%)
    14.349914988        130,266,154      cycles                                                        (39.74%)
    14.349914988             10,759      L1-icache-load-misses                                         (39.74%)
    14.349914988         52,676,327      L1-dcache-loads                                               (39.74%)
    14.349914988         13,667,925      L1-dcache-load-misses     #   25.95% of all L1-dcache accesses  (39.74%)
    14.349914988            129,640      L2-loads                                                      (31.79%)
    14.349914988             89,799      L2-load-misses            #   76.38% of all LL-cache accesses  (31.79%)
    14.349914988            105,506      LLC-loads                                                     (32.83%)
    14.349914988             75,906      LLC-load-misses           #   64.56% of all LL-cache accesses  (36.41%)
    14.400264924         90,816,211      mem_inst_retired.any                                          (36.44%)
    14.400264924          2,497,828      branch-instructions                                           (36.44%)
    14.400264924             19,662      branch-misses             #    0.79% of all branches          (36.44%)
    14.400264924        220,502,008      instructions              #    1.69  insn per cycle           (44.39%)
    14.400264924        130,289,737      cycles                                                        (40.01%)
    14.400264924             12,116      L1-icache-load-misses                                         (39.72%)
    14.400264924         57,875,336      L1-dcache-loads                                               (39.72%)
    14.400264924         13,016,221      L1-dcache-load-misses     #   22.49% of all L1-dcache accesses  (39.72%)
    14.400264924            138,211      L2-loads                                                      (31.78%)
    14.400264924            102,241      L2-load-misses            #   76.31% of all LL-cache accesses  (31.78%)
    14.400264924            129,755      LLC-loads                                                     (31.78%)
    14.400264924             93,532      LLC-load-misses           #   69.81% of all LL-cache accesses  (36.14%)
    14.450620626         99,977,042      mem_inst_retired.any                                          (36.46%)
    14.450620626          2,545,379      branch-instructions                                           (36.45%)
    14.450620626             42,814      branch-misses             #    1.68% of all branches          (36.45%)
    14.450620626        186,792,226      instructions              #    1.43  insn per cycle           (44.40%)
    14.450620626        130,371,547      cycles                                                        (44.39%)
    14.450620626              9,371      L1-icache-load-misses                                         (39.71%)
    14.450620626         54,283,118      L1-dcache-loads                                               (39.72%)
    14.450620626         12,669,245      L1-dcache-load-misses     #   23.34% of all L1-dcache accesses  (39.72%)
    14.450620626             93,481      L2-loads                                                      (31.77%)
    14.450620626             59,440      L2-load-misses            #   72.37% of all LL-cache accesses  (31.77%)
    14.450620626             70,781      LLC-loads                                                     (31.77%)
    14.450620626             59,186      LLC-load-misses           #   72.06% of all LL-cache accesses  (31.78%)
    14.500945861         84,656,060      mem_inst_retired.any                                          (34.79%)
    14.500945861          2,397,133      branch-instructions                                           (36.41%)
    14.500945861             47,478      branch-misses             #    1.98% of all branches          (36.41%)
    14.500945861        186,525,326      instructions              #    1.43  insn per cycle           (44.36%)
    14.500945861        130,246,163      cycles                                                        (44.36%)
    14.500945861             10,466      L1-icache-load-misses                                         (41.39%)
    14.500945861         51,575,044      L1-dcache-loads                                               (39.74%)
    14.500945861         13,781,005      L1-dcache-load-misses     #   26.72% of all L1-dcache accesses  (39.74%)
    14.500945861            134,114      L2-loads                                                      (31.79%)
    14.500945861            100,494      L2-load-misses            #   74.31% of all LL-cache accesses  (31.79%)
    14.500945861            136,369      LLC-loads                                                     (31.79%)
    14.500945861            100,586      LLC-load-misses           #   74.38% of all LL-cache accesses  (31.79%)
    14.551268586         95,620,389      mem_inst_retired.any                                          (31.80%)
    14.551268586          2,466,215      branch-instructions                                           (36.41%)
    14.551268586             60,301      branch-misses             #    2.45% of all branches          (36.41%)
    14.551268586        180,427,297      instructions              #    1.38  insn per cycle           (44.36%)
    14.551268586        130,279,853      cycles                                                        (44.36%)
    14.551268586              9,639      L1-icache-load-misses                                         (44.36%)
    14.551268586         61,816,937      L1-dcache-loads                                               (39.74%)
    14.551268586         11,190,057      L1-dcache-load-misses     #   18.10% of all L1-dcache accesses  (39.74%)
    14.551268586             71,154      L2-loads                                                      (31.80%)
    14.551268586             59,501      L2-load-misses            #   80.81% of all LL-cache accesses  (31.79%)
    14.551268586             76,107      LLC-loads                                                     (31.79%)
    14.551268586             66,253      LLC-load-misses           #   89.98% of all LL-cache accesses  (31.79%)
    14.601642080         84,417,752      mem_inst_retired.any                                          (31.76%)
    14.601642080          2,426,426      branch-instructions                                           (33.46%)
    14.601642080             49,971      branch-misses             #    2.06% of all branches          (36.47%)
    14.601642080        187,635,316      instructions              #    1.44  insn per cycle           (44.41%)
    14.601642080        130,334,565      cycles                                                        (44.41%)
    14.601642080             11,141      L1-icache-load-misses                                         (44.41%)
    14.601642080         53,121,095      L1-dcache-loads                                               (42.73%)
    14.601642080         13,501,709      L1-dcache-load-misses     #   25.42% of all L1-dcache accesses  (39.70%)
    14.601642080            135,057      L2-loads                                                      (31.77%)
    14.601642080             97,505      L2-load-misses            #   72.82% of all LL-cache accesses  (31.77%)
    14.601642080            132,737      LLC-loads                                                     (31.77%)
    14.601642080             98,133      LLC-load-misses           #   73.29% of all LL-cache accesses  (31.77%)
    14.651979694         82,433,426      mem_inst_retired.any                                          (31.78%)
    14.651979694          2,411,249      branch-instructions                                           (31.78%)
    14.651979694             55,618      branch-misses             #    2.31% of all branches          (36.43%)
    14.651979694        192,025,711      instructions              #    1.47  insn per cycle           (44.38%)
    14.651979694        130,328,772      cycles                                                        (44.38%)
    14.651979694              9,209      L1-icache-load-misses                                         (44.38%)
    14.651979694         63,944,855      L1-dcache-loads                                               (44.38%)
    14.651979694         10,996,717      L1-dcache-load-misses     #   17.20% of all L1-dcache accesses  (39.73%)
    14.651979694             78,580      L2-loads                                                      (31.79%)
    14.651979694             72,393      L2-load-misses            #   77.18% of all LL-cache accesses  (31.79%)
    14.651979694            109,018      LLC-loads                                                     (31.78%)
    14.651979694             93,203      LLC-load-misses           #   99.36% of all LL-cache accesses  (31.78%)
    14.702316564         95,612,127      mem_inst_retired.any                                          (31.79%)
    14.702316564          2,490,824      branch-instructions                                           (31.79%)
    14.702316564             12,090      branch-misses             #    0.49% of all branches          (32.07%)
    14.702316564        222,611,210      instructions              #    1.71  insn per cycle           (44.37%)
    14.702316564        130,282,731      cycles                                                        (44.37%)
    14.702316564              9,507      L1-icache-load-misses                                         (44.37%)
    14.702316564         56,400,705      L1-dcache-loads                                               (44.37%)
    14.702316564         13,282,372      L1-dcache-load-misses     #   23.55% of all L1-dcache accesses  (44.11%)
    14.702316564            133,543      L2-loads                                                      (31.79%)
    14.702316564             99,153      L2-load-misses            #   75.78% of all LL-cache accesses  (31.78%)
    14.702316564            128,155      LLC-loads                                                     (31.79%)
    14.702316564             86,908      LLC-load-misses           #   66.42% of all LL-cache accesses  (31.79%)
    14.752658488         84,435,364      mem_inst_retired.any                                          (31.78%)
    14.752658488          2,417,113      branch-instructions                                           (31.78%)
    14.752658488             62,805      branch-misses             #    2.60% of all branches          (31.78%)
    14.752658488        172,063,603      instructions              #    1.32  insn per cycle           (43.32%)
    14.752658488        130,283,048      cycles                                                        (44.37%)
    14.752658488             11,544      L1-icache-load-misses                                         (44.37%)
    14.752658488         59,432,346      L1-dcache-loads                                               (44.38%)
    14.752658488         12,654,573      L1-dcache-load-misses     #   21.29% of all L1-dcache accesses  (44.38%)
    14.752658488            120,893      L2-loads                                                      (31.79%)
    14.752658488            100,171      L2-load-misses            #   76.67% of all LL-cache accesses  (31.79%)
    14.752658488            140,407      LLC-loads                                                     (31.79%)
    14.752658488            100,817      LLC-load-misses           #   77.17% of all LL-cache accesses  (31.79%)
    14.802985902        104,254,226      mem_inst_retired.any                                          (31.79%)
    14.802985902          2,571,234      branch-instructions                                           (31.79%)
    14.802985902              6,489      branch-misses             #    0.25% of all branches          (31.79%)
    14.802985902        228,486,723      instructions              #    1.75  insn per cycle           (39.74%)
    14.802985902        130,307,236      cycles                                                        (44.37%)
    14.802985902              9,209      L1-icache-load-misses                                         (44.37%)
    14.802985902         57,207,574      L1-dcache-loads                                               (44.37%)
    14.802985902         12,795,647      L1-dcache-load-misses     #   22.37% of all L1-dcache accesses  (44.37%)
    14.802985902            119,801      L2-loads                                                      (31.79%)
    14.802985902             78,699      L2-load-misses            #   74.62% of all LL-cache accesses  (31.79%)
    14.802985902             91,121      LLC-loads                                                     (31.79%)
    14.802985902             59,210      LLC-load-misses           #   56.14% of all LL-cache accesses  (31.79%)
    14.853325965         83,536,556      mem_inst_retired.any                                          (31.79%)
    14.853325965          2,439,443      branch-instructions                                           (31.77%)
    14.853325965             63,688      branch-misses             #    2.61% of all branches          (31.77%)
    14.853325965        176,124,544      instructions              #    1.35  insn per cycle           (39.72%)
    14.853325965        130,262,777      cycles                                                        (41.98%)
    14.853325965             13,010      L1-icache-load-misses                                         (44.36%)
    14.853325965         51,362,054      L1-dcache-loads                                               (44.38%)
    14.853325965         13,607,951      L1-dcache-load-misses     #   26.49% of all L1-dcache accesses  (44.39%)
    14.853325965            137,932      L2-loads                                                      (34.20%)
    14.853325965             98,538      L2-load-misses            #   73.30% of all LL-cache accesses  (31.79%)
    14.853325965            130,932      LLC-loads                                                     (31.79%)
    14.853325965            100,788      LLC-load-misses           #   74.97% of all LL-cache accesses  (31.79%)
    14.903672771        102,770,312      mem_inst_retired.any                                          (31.77%)
    14.903672771          2,573,415      branch-instructions                                           (31.77%)
    14.903672771             31,855      branch-misses             #    1.24% of all branches          (31.77%)
    14.903672771        197,873,031      instructions              #    1.52  insn per cycle           (39.72%)
    14.903672771        130,305,883      cycles                                                        (39.73%)
    14.903672771             10,699      L1-icache-load-misses                                         (44.39%)
    14.903672771         54,238,376      L1-dcache-loads                                               (44.39%)
    14.903672771         12,559,445      L1-dcache-load-misses     #   23.16% of all L1-dcache accesses  (44.39%)
    14.903672771             88,939      L2-loads                                                      (36.45%)
    14.903672771             56,136      L2-load-misses            #   69.07% of all LL-cache accesses  (31.78%)
    14.903672771             73,611      LLC-loads                                                     (31.78%)
    14.903672771             59,509      LLC-load-misses           #   73.22% of all LL-cache accesses  (31.77%)
    14.954017473         83,257,925      mem_inst_retired.any                                          (31.78%)
    14.954017473          2,397,993      branch-instructions                                           (31.78%)
    14.954017473             57,784      branch-misses             #    2.41% of all branches          (31.78%)
    14.954017473        182,259,765      instructions              #    1.40  insn per cycle           (39.73%)
    14.954017473        130,312,730      cycles                                                        (39.73%)
    14.954017473             12,901      L1-icache-load-misses                                         (40.62%)
    14.954017473         60,043,304      L1-dcache-loads                                               (44.38%)
    14.954017473         12,034,780      L1-dcache-load-misses     #   20.04% of all L1-dcache accesses  (44.38%)
    14.954017473            113,417      L2-loads                                                      (36.43%)
    14.954017473             94,639      L2-load-misses            #   76.46% of all LL-cache accesses  (35.56%)
    14.954017473            134,122      LLC-loads                                                     (31.78%)
    14.954017473             97,068      LLC-load-misses           #   78.43% of all LL-cache accesses  (31.78%)
    15.004334984         91,703,497      mem_inst_retired.any                                          (31.80%)
    15.004334984          2,415,676      branch-instructions                                           (31.80%)
    15.004334984             63,916      branch-misses             #    2.65% of all branches          (31.80%)
    15.004334984        169,745,036      instructions              #    1.30  insn per cycle           (39.75%)
    15.004334984        130,230,947      cycles                                                        (39.75%)
    15.004334984             12,131      L1-icache-load-misses                                         (39.75%)
    15.004334984         53,479,513      L1-dcache-loads                                               (43.94%)
    15.004334984         12,700,185      L1-dcache-load-misses     #   23.75% of all L1-dcache accesses  (44.35%)
    15.004334984            106,364      L2-loads                                                      (36.40%)
    15.004334984             68,785      L2-load-misses            #   73.37% of all LL-cache accesses  (36.40%)
    15.004334984             81,125      LLC-loads                                                     (32.23%)
    15.004334984             72,064      LLC-load-misses           #   76.87% of all LL-cache accesses  (31.80%)
    15.054688780         84,136,517      mem_inst_retired.any                                          (31.77%)
    15.054688780          2,380,500      branch-instructions                                           (31.77%)
    15.054688780             32,335      branch-misses             #    1.36% of all branches          (31.77%)
    15.054688780        208,274,551      instructions              #    1.60  insn per cycle           (39.71%)
    15.054688780        130,269,523      cycles                                                        (39.71%)
    15.054688780             15,162      L1-icache-load-misses                                         (39.72%)
    15.054688780         66,803,043      L1-dcache-loads                                               (39.72%)
    15.054688780         11,473,482      L1-dcache-load-misses     #   17.18% of all L1-dcache accesses  (44.40%)
    15.054688780            102,169      L2-loads                                                      (36.46%)
    15.054688780             88,806      L2-load-misses            #   79.75% of all LL-cache accesses  (36.45%)
    15.054688780            120,546      LLC-loads                                                     (36.46%)
    15.054688780             98,724      LLC-load-misses           #   88.66% of all LL-cache accesses  (31.78%)
    15.105012072         82,986,899      mem_inst_retired.any                                          (31.79%)
    15.105012072          2,426,363      branch-instructions                                           (31.79%)
    15.105012072             60,488      branch-misses             #    2.49% of all branches          (31.79%)
    15.105012072        174,718,865      instructions              #    1.34  insn per cycle           (39.74%)
    15.105012072        130,205,978      cycles                                                        (39.74%)
    15.105012072             11,544      L1-icache-load-misses                                         (39.74%)
    15.105012072         51,280,562      L1-dcache-loads                                               (39.74%)
    15.105012072         13,202,462      L1-dcache-load-misses     #   25.75% of all L1-dcache accesses  (42.59%)
    15.105012072            122,751      L2-loads                                                      (36.41%)
    15.105012072             92,279      L2-load-misses            #   73.75% of all LL-cache accesses  (36.41%)
    15.105012072            127,509      LLC-loads                                                     (36.41%)
    15.105012072             98,738      LLC-load-misses           #   78.91% of all LL-cache accesses  (33.58%)
#           time             counts unit events
    15.155342126         96,112,633      mem_inst_retired.any                                          (31.79%)
    15.155342126          2,472,076      branch-instructions                                           (31.79%)
    15.155342126              9,852      branch-misses             #    0.40% of all branches          (31.79%)
    15.155342126        227,923,609      instructions              #    1.75  insn per cycle           (39.74%)
    15.155342126        130,289,267      cycles                                                        (39.74%)
    15.155342126             10,350      L1-icache-load-misses                                         (39.74%)
    15.155342126         63,730,231      L1-dcache-loads                                               (39.74%)
    15.155342126         12,299,057      L1-dcache-load-misses     #   19.30% of all L1-dcache accesses  (39.74%)
    15.155342126            124,397      L2-loads                                                      (36.42%)
    15.155342126            100,004      L2-load-misses            #   78.07% of all LL-cache accesses  (36.42%)
    15.155342126            131,790      LLC-loads                                                     (36.42%)
    15.155342126             85,306      LLC-load-misses           #   66.60% of all LL-cache accesses  (36.42%)
    15.205696875         85,209,665      mem_inst_retired.any                                          (34.89%)
    15.205696875          2,404,343      branch-instructions                                           (31.77%)
    15.205696875             63,837      branch-misses             #    2.66% of all branches          (31.77%)
    15.205696875        172,158,240      instructions              #    1.32  insn per cycle           (39.71%)
    15.205696875        130,309,707      cycles                                                        (39.71%)
    15.205696875             10,928      L1-icache-load-misses                                         (39.71%)
    15.205696875         52,671,760      L1-dcache-loads                                               (39.71%)
    15.205696875         13,417,800      L1-dcache-load-misses     #   25.47% of all L1-dcache accesses  (39.71%)
    15.205696875            118,888      L2-loads                                                      (33.32%)
    15.205696875             84,824      L2-load-misses            #   73.76% of all LL-cache accesses  (36.45%)
    15.205696875            111,108      LLC-loads                                                     (36.46%)
    15.205696875             87,524      LLC-load-misses           #   76.11% of all LL-cache accesses  (36.45%)
    15.256045602         99,927,926      mem_inst_retired.any                                          (36.45%)
    15.256045602          2,568,927      branch-instructions                                           (31.78%)
    15.256045602              6,652      branch-misses             #    0.26% of all branches          (31.78%)
    15.256045602        225,746,446      instructions              #    1.73  insn per cycle           (39.72%)
    15.256045602        130,299,016      cycles                                                        (39.72%)
    15.256045602             16,379      L1-icache-load-misses                                         (39.72%)
    15.256045602         55,971,529      L1-dcache-loads                                               (39.72%)
    15.256045602         13,285,612      L1-dcache-load-misses     #   23.74% of all L1-dcache accesses  (39.72%)
    15.256045602            132,501      L2-loads                                                      (31.77%)
    15.256045602             91,998      L2-load-misses            #   76.62% of all LL-cache accesses  (36.45%)
    15.256045602            107,647      LLC-loads                                                     (36.45%)
    15.256045602             73,086      LLC-load-misses           #   60.87% of all LL-cache accesses  (36.45%)
    15.306400705         89,683,234      mem_inst_retired.any                                          (36.45%)
    15.306400705          2,384,719      branch-instructions                                           (36.30%)
    15.306400705             61,195      branch-misses             #    2.57% of all branches          (31.77%)
    15.306400705        171,582,536      instructions              #    1.32  insn per cycle           (39.72%)
    15.306400705        130,265,754      cycles                                                        (39.72%)
    15.306400705             14,544      L1-icache-load-misses                                         (39.72%)
    15.306400705         54,369,811      L1-dcache-loads                                               (39.72%)
    15.306400705         12,046,456      L1-dcache-load-misses     #   22.16% of all L1-dcache accesses  (39.72%)
    15.306400705             84,090      L2-loads                                                      (31.78%)
    15.306400705             55,005      L2-load-misses            #   65.41% of all LL-cache accesses  (31.91%)
    15.306400705             84,108      LLC-loads                                                     (36.44%)
    15.306400705             71,098      LLC-load-misses           #   84.54% of all LL-cache accesses  (36.45%)
    15.356746664         93,396,462      mem_inst_retired.any                                          (36.44%)
    15.356746664          2,518,872      branch-instructions                                           (36.44%)
    15.356746664             31,577      branch-misses             #    1.25% of all branches          (33.02%)
    15.356746664        193,203,675      instructions              #    1.48  insn per cycle           (40.96%)
    15.356746664        130,276,017      cycles                                                        (39.72%)
    15.356746664             13,994      L1-icache-load-misses                                         (39.72%)
    15.356746664         49,702,532      L1-dcache-loads                                               (39.72%)
    15.356746664         13,450,667      L1-dcache-load-misses     #   27.06% of all L1-dcache accesses  (39.72%)
    15.356746664            133,434      L2-loads                                                      (31.78%)
    15.356746664             99,584      L2-load-misses            #   73.93% of all LL-cache accesses  (31.78%)
    15.356746664            135,951      LLC-loads                                                     (35.19%)
    15.356746664             90,703      LLC-load-misses           #   67.34% of all LL-cache accesses  (36.44%)
    15.407093747         93,748,334      mem_inst_retired.any                                          (36.45%)
    15.407093747          2,447,575      branch-instructions                                           (36.44%)
    15.407093747             57,494      branch-misses             #    2.35% of all branches          (36.44%)
    15.407093747        183,867,375      instructions              #    1.41  insn per cycle           (44.38%)
    15.407093747        130,229,672      cycles                                                        (39.72%)
    15.407093747             14,987      L1-icache-load-misses                                         (39.72%)
    15.407093747         62,448,626      L1-dcache-loads                                               (39.72%)
    15.407093747         10,809,580      L1-dcache-load-misses     #   17.31% of all L1-dcache accesses  (39.72%)
    15.407093747             75,088      L2-loads                                                      (31.78%)
    15.407093747             58,775      L2-load-misses            #   77.73% of all LL-cache accesses  (31.78%)
    15.407093747             76,147      LLC-loads                                                     (31.78%)
    15.407093747             73,045      LLC-load-misses           #   96.60% of all LL-cache accesses  (36.44%)
    15.457432047         81,484,835      mem_inst_retired.any                                          (36.43%)
    15.457432047          2,402,194      branch-instructions                                           (36.43%)
    15.457432047             64,203      branch-misses             #    2.67% of all branches          (36.43%)
    15.457432047        170,638,789      instructions              #    1.31  insn per cycle           (44.38%)
    15.457432047        130,201,084      cycles                                                        (42.34%)
    15.457432047             14,825      L1-icache-load-misses                                         (39.74%)
    15.457432047         51,691,347      L1-dcache-loads                                               (39.73%)
    15.457432047         13,310,152      L1-dcache-load-misses     #   25.75% of all L1-dcache accesses  (39.73%)
    15.457432047            132,995      L2-loads                                                      (31.78%)
    15.457432047             96,080      L2-load-misses            #   72.18% of all LL-cache accesses  (31.78%)
    15.457432047            133,221      LLC-loads                                                     (31.78%)
    15.457432047             97,743      LLC-load-misses           #   73.43% of all LL-cache accesses  (33.81%)
    15.507778250         82,562,965      mem_inst_retired.any                                          (36.45%)
    15.507778250          2,390,352      branch-instructions                                           (36.45%)
    15.507778250             42,286      branch-misses             #    1.77% of all branches          (36.45%)
    15.507778250        204,509,331      instructions              #    1.57  insn per cycle           (44.40%)
    15.507778250        130,253,189      cycles                                                        (44.39%)
    15.507778250             18,732      L1-icache-load-misses                                         (39.71%)
    15.507778250         64,451,948      L1-dcache-loads                                               (39.71%)
    15.507778250         10,680,522      L1-dcache-load-misses     #   16.57% of all L1-dcache accesses  (39.71%)
    15.507778250             79,299      L2-loads                                                      (31.77%)
    15.507778250             73,044      L2-load-misses            #   77.75% of all LL-cache accesses  (31.79%)
    15.507778250            108,593      LLC-loads                                                     (31.78%)
    15.507778250             93,120      LLC-load-misses           #   99.12% of all LL-cache accesses  (31.79%)
    15.558127007         94,201,858      mem_inst_retired.any                                          (32.47%)
    15.558127007          2,443,324      branch-instructions                                           (36.44%)
    15.558127007             35,172      branch-misses             #    1.44% of all branches          (36.44%)
    15.558127007        194,712,933      instructions              #    1.50  insn per cycle           (44.38%)
    15.558127007        130,229,884      cycles                                                        (44.38%)
    15.558127007             12,769      L1-icache-load-misses                                         (43.71%)
    15.558127007         51,318,825      L1-dcache-loads                                               (39.73%)
    15.558127007         13,486,443      L1-dcache-load-misses     #   26.28% of all L1-dcache accesses  (39.72%)
    15.558127007            132,093      L2-loads                                                      (31.78%)
    15.558127007             98,169      L2-load-misses            #   76.10% of all LL-cache accesses  (31.78%)
    15.558127007            125,920      LLC-loads                                                     (31.78%)
    15.558127007             87,421      LLC-load-misses           #   67.76% of all LL-cache accesses  (31.78%)
    15.608455788         83,941,456      mem_inst_retired.any                                          (31.80%)
    15.608455788          2,410,990      branch-instructions                                           (35.75%)
    15.608455788             43,272      branch-misses             #    1.79% of all branches          (36.41%)
    15.608455788        199,632,354      instructions              #    1.53  insn per cycle           (44.35%)
    15.608455788        130,111,644      cycles                                                        (44.35%)
    15.608455788             19,094      L1-icache-load-misses                                         (44.35%)
    15.608455788         64,959,988      L1-dcache-loads                                               (40.42%)
    15.608455788         11,918,032      L1-dcache-load-misses     #   18.35% of all L1-dcache accesses  (39.74%)
    15.608455788            112,451      L2-loads                                                      (31.80%)
    15.608455788             97,047      L2-load-misses            #   78.21% of all LL-cache accesses  (31.80%)
    15.608455788            135,712      LLC-loads                                                     (31.80%)
    15.608455788            100,878      LLC-load-misses           #   81.30% of all LL-cache accesses  (31.80%)
    15.658790532        102,452,807      mem_inst_retired.any                                          (31.79%)
    15.658790532          2,491,309      branch-instructions                                           (31.79%)
    15.658790532             18,031      branch-misses             #    0.72% of all branches          (36.43%)
    15.658790532        205,988,415      instructions              #    1.58  insn per cycle           (44.37%)
    15.658790532        130,242,819      cycles                                                        (44.37%)
    15.658790532             11,715      L1-icache-load-misses                                         (44.38%)
    15.658790532         53,618,053      L1-dcache-loads                                               (44.37%)
    15.658790532         13,151,250      L1-dcache-load-misses     #   24.53% of all L1-dcache accesses  (39.74%)
    15.658790532            124,927      L2-loads                                                      (31.79%)
    15.658790532             82,678      L2-load-misses            #   74.41% of all LL-cache accesses  (31.79%)
    15.658790532             97,289      LLC-loads                                                     (31.79%)
    15.658790532             61,693      LLC-load-misses           #   55.53% of all LL-cache accesses  (31.79%)
    15.709123299         82,364,983      mem_inst_retired.any                                          (31.79%)
    15.709123299          2,405,680      branch-instructions                                           (31.79%)
    15.709123299             57,793      branch-misses             #    2.40% of all branches          (34.44%)
    15.709123299        189,785,933      instructions              #    1.46  insn per cycle           (44.37%)
    15.709123299        130,182,644      cycles                                                        (44.37%)
    15.709123299             13,275      L1-icache-load-misses                                         (44.37%)
    15.709123299         54,649,264      L1-dcache-loads                                               (44.37%)
    15.709123299         12,824,578      L1-dcache-load-misses     #   23.47% of all L1-dcache accesses  (41.74%)
    15.709123299            136,920      L2-loads                                                      (31.79%)
    15.709123299             98,098      L2-load-misses            #   73.11% of all LL-cache accesses  (31.79%)
    15.709123299            131,422      LLC-loads                                                     (31.79%)
    15.709123299             98,178      LLC-load-misses           #   73.17% of all LL-cache accesses  (31.79%)
    15.759467313        103,616,366      mem_inst_retired.any                                          (31.78%)
    15.759467313          2,556,224      branch-instructions                                           (31.78%)
    15.759467313             23,154      branch-misses             #    0.91% of all branches          (31.78%)
    15.759467313        197,093,092      instructions              #    1.51  insn per cycle           (44.38%)
    15.759467313        130,293,433      cycles                                                        (44.38%)
    15.759467313             14,309      L1-icache-load-misses                                         (44.38%)
    15.759467313         53,320,462      L1-dcache-loads                                               (44.38%)
    15.759467313         12,913,179      L1-dcache-load-misses     #   24.22% of all L1-dcache accesses  (44.38%)
    15.759467313             89,824      L2-loads                                                      (31.78%)
    15.759467313             59,283      L2-load-misses            #   74.68% of all LL-cache accesses  (31.78%)
    15.759467313             68,942      LLC-loads                                                     (31.78%)
    15.759467313             59,817      LLC-load-misses           #   75.35% of all LL-cache accesses  (31.78%)
    15.809813156         82,538,197      mem_inst_retired.any                                          (31.78%)
    15.809813156          2,368,126      branch-instructions                                           (31.78%)
    15.809813156             60,054      branch-misses             #    2.54% of all branches          (31.78%)
    15.809813156        174,141,286      instructions              #    1.34  insn per cycle           (41.03%)
    15.809813156        130,217,005      cycles                                                        (44.38%)
    15.809813156             16,584      L1-icache-load-misses                                         (44.38%)
    15.809813156         53,669,429      L1-dcache-loads                                               (44.38%)
    15.809813156         13,124,894      L1-dcache-load-misses     #   24.46% of all L1-dcache accesses  (44.38%)
    15.809813156            133,358      L2-loads                                                      (31.78%)
    15.809813156             98,619      L2-load-misses            #   73.38% of all LL-cache accesses  (31.78%)
    15.809813156            135,449      LLC-loads                                                     (31.79%)
    15.809813156             97,190      LLC-load-misses           #   72.31% of all LL-cache accesses  (31.78%)
    15.860139100         94,400,527      mem_inst_retired.any                                          (31.79%)
    15.860139100          2,412,049      branch-instructions                                           (31.79%)
    15.860139100             57,681      branch-misses             #    2.39% of all branches          (31.79%)
    15.860139100        176,047,831      instructions              #    1.35  insn per cycle           (39.74%)
    15.860139100        130,175,132      cycles                                                        (44.33%)
    15.860139100             16,359      L1-icache-load-misses                                         (44.36%)
    15.860139100         58,016,958      L1-dcache-loads                                               (44.36%)
    15.860139100         11,527,477      L1-dcache-load-misses     #   19.87% of all L1-dcache accesses  (44.36%)
    15.860139100             69,832      L2-loads                                                      (31.84%)
    15.860139100             58,978      L2-load-misses            #   80.08% of all LL-cache accesses  (31.80%)
    15.860139100             77,466      LLC-loads                                                     (31.80%)
    15.860139100             62,768      LLC-load-misses           #   85.23% of all LL-cache accesses  (31.80%)
    15.910477830         84,369,271      mem_inst_retired.any                                          (31.84%)
    15.910477830          2,433,678      branch-instructions                                           (31.66%)
    15.910477830             47,507      branch-misses             #    1.95% of all branches          (31.66%)
    15.910477830        199,910,310      instructions              #    1.54  insn per cycle           (39.62%)
    15.910477830        129,937,702      cycles                                                        (39.62%)
    15.910477830             17,321      L1-icache-load-misses                                         (44.29%)
    15.910477830         60,441,759      L1-dcache-loads                                               (44.46%)
    15.910477830         11,935,386      L1-dcache-load-misses     #   19.75% of all L1-dcache accesses  (44.46%)
    15.910477830            123,948      L2-loads                                                      (36.50%)
    15.910477830             96,155      L2-load-misses            #   76.62% of all LL-cache accesses  (31.83%)
    15.910477830            127,050      LLC-loads                                                     (31.84%)
    15.910477830             98,342      LLC-load-misses           #   78.36% of all LL-cache accesses  (31.84%)
    15.960830180         85,911,418      mem_inst_retired.any                                          (31.78%)
    15.960830180          2,461,235      branch-instructions                                           (31.78%)
    15.960830180             64,939      branch-misses             #    2.64% of all branches          (31.78%)
    15.960830180        173,380,175      instructions              #    1.33  insn per cycle           (39.72%)
    15.960830180        130,319,152      cycles                                                        (39.72%)
    15.960830180             10,478      L1-icache-load-misses                                         (42.98%)
    15.960830180         55,333,543      L1-dcache-loads                                               (44.39%)
    15.960830180         12,676,162      L1-dcache-load-misses     #   22.91% of all L1-dcache accesses  (44.39%)
    15.960830180             93,196      L2-loads                                                      (36.45%)
    15.960830180             67,928      L2-load-misses            #   69.33% of all LL-cache accesses  (33.20%)
    15.960830180            102,746      LLC-loads                                                     (31.78%)
    15.960830180             89,507      LLC-load-misses           #   91.36% of all LL-cache accesses  (31.78%)
    16.011168006         91,679,673      mem_inst_retired.any                                          (31.88%)
    16.011168006          2,462,516      branch-instructions                                           (31.60%)
    16.011168006             15,617      branch-misses             #    0.63% of all branches          (31.58%)
    16.011168006        229,619,249      instructions              #    1.77  insn per cycle           (39.55%)
    16.011168006        129,843,066      cycles                                                        (39.55%)
    16.011168006             15,572      L1-icache-load-misses                                         (39.55%)
    16.011168006         64,592,620      L1-dcache-loads                                               (44.49%)
    16.011168006         11,851,072      L1-dcache-load-misses     #   18.35% of all L1-dcache accesses  (44.51%)
    16.011168006            105,731      L2-loads                                                      (36.54%)
    16.011168006             90,524      L2-load-misses            #   77.63% of all LL-cache accesses  (36.54%)
    16.011168006            127,503      LLC-loads                                                     (31.88%)
    16.011168006             90,435      LLC-load-misses           #   77.55% of all LL-cache accesses  (31.88%)
    16.061542168         84,479,583      mem_inst_retired.any                                          (31.76%)
    16.061542168          2,429,169      branch-instructions                                           (31.76%)
    16.061542168             62,171      branch-misses             #    2.56% of all branches          (31.76%)
    16.061542168        173,212,870      instructions              #    1.33  insn per cycle           (39.70%)
    16.061542168        130,379,523      cycles                                                        (39.70%)
    16.061542168              9,042      L1-icache-load-misses                                         (39.70%)
    16.061542168         53,174,153      L1-dcache-loads                                               (41.59%)
    16.061542168         13,534,191      L1-dcache-load-misses     #   25.45% of all L1-dcache accesses  (44.42%)
    16.061542168            136,691      L2-loads                                                      (36.48%)
    16.061542168            102,637      L2-load-misses            #   74.75% of all LL-cache accesses  (36.48%)
    16.061542168            137,910      LLC-loads                                                     (34.60%)
    16.061542168            102,316      LLC-load-misses           #   74.52% of all LL-cache accesses  (31.76%)
    16.111906249        103,404,441      mem_inst_retired.any                                          (31.84%)
    16.111906249          2,533,126      branch-instructions                                           (31.84%)
    16.111906249              6,919      branch-misses             #    0.27% of all branches          (31.66%)
    16.111906249        232,730,371      instructions              #    1.79  insn per cycle           (39.57%)
    16.111906249        130,025,013      cycles                                                        (39.57%)
    16.111906249             14,348      L1-icache-load-misses                                         (39.57%)
    16.111906249         58,876,266      L1-dcache-loads                                               (39.57%)
    16.111906249         13,128,113      L1-dcache-load-misses     #   22.30% of all L1-dcache accesses  (44.46%)
    16.111906249            132,697      L2-loads                                                      (36.54%)
    16.111906249             89,523      L2-load-misses            #   77.26% of all LL-cache accesses  (36.54%)
    16.111906249             99,043      LLC-loads                                                     (36.55%)
    16.111906249             63,954      LLC-load-misses           #   55.19% of all LL-cache accesses  (31.84%)
    16.162248097         83,118,262      mem_inst_retired.any                                          (31.79%)
    16.162248097          2,411,274      branch-instructions                                           (31.78%)
    16.162248097             62,315      branch-misses             #    2.58% of all branches          (31.78%)
    16.162248097        173,935,482      instructions              #    1.34  insn per cycle           (39.73%)
    16.162248097        130,285,474      cycles                                                        (39.73%)
    16.162248097              8,268      L1-icache-load-misses                                         (39.73%)
    16.162248097         54,309,785      L1-dcache-loads                                               (39.73%)
    16.162248097         12,507,605      L1-dcache-load-misses     #   23.03% of all L1-dcache accesses  (40.15%)
    16.162248097            101,548      L2-loads                                                      (36.43%)
    16.162248097             79,017      L2-load-misses            #   72.95% of all LL-cache accesses  (36.43%)
    16.162248097            115,091      LLC-loads                                                     (36.43%)
    16.162248097             94,224      LLC-load-misses           #   86.99% of all LL-cache accesses  (36.03%)
    16.212578328        102,559,695      mem_inst_retired.any                                          (32.75%)
    16.212578328          2,550,999      branch-instructions                                           (31.85%)
    16.212578328             24,787      branch-misses             #    0.97% of all branches          (31.85%)
    16.212578328        194,939,403      instructions              #    1.50  insn per cycle           (39.81%)
    16.212578328        130,008,562      cycles                                                        (39.62%)
    16.212578328             10,893      L1-icache-load-misses                                         (39.62%)
    16.212578328         51,009,907      L1-dcache-loads                                               (39.62%)
    16.212578328         13,605,452      L1-dcache-load-misses     #   26.67% of all L1-dcache accesses  (39.62%)
    16.212578328            125,712      L2-loads                                                      (35.58%)
    16.212578328             84,713      L2-load-misses            #   75.18% of all LL-cache accesses  (36.49%)
    16.212578328             99,655      LLC-loads                                                     (36.49%)
    16.212578328             70,871      LLC-load-misses           #   62.89% of all LL-cache accesses  (36.49%)
    16.262911187         89,159,835      mem_inst_retired.any                                          (36.43%)
    16.262911187          2,465,438      branch-instructions                                           (31.79%)
    16.262911187             61,262      branch-misses             #    2.48% of all branches          (31.79%)
    16.262911187        183,539,003      instructions              #    1.41  insn per cycle           (39.74%)
    16.262911187        130,280,572      cycles                                                        (39.73%)
    16.262911187              9,243      L1-icache-load-misses                                         (39.74%)
    16.262911187         62,225,640      L1-dcache-loads                                               (39.74%)
    16.262911187         11,038,111      L1-dcache-load-misses     #   17.74% of all L1-dcache accesses  (39.74%)
    16.262911187             77,263      L2-loads                                                      (31.79%)
    16.262911187             68,114      L2-load-misses            #   75.68% of all LL-cache accesses  (36.42%)
    16.262911187            102,741      LLC-loads                                                     (36.42%)
    16.262911187             89,139      LLC-load-misses           #   99.04% of all LL-cache accesses  (36.42%)
    16.313245979         90,045,240      mem_inst_retired.any                                          (36.49%)
    16.313245979          2,461,259      branch-instructions                                           (34.07%)
    16.313245979             63,861      branch-misses             #    2.59% of all branches          (31.84%)
    16.313245979        176,528,203      instructions              #    1.36  insn per cycle           (39.79%)
    16.313245979        130,066,409      cycles                                                        (39.79%)
    16.313245979             14,213      L1-icache-load-misses                                         (39.63%)
    16.313245979         51,928,060      L1-dcache-loads                                               (39.63%)
    16.313245979         13,509,077      L1-dcache-load-misses     #   26.01% of all L1-dcache accesses  (39.63%)
    16.313245979            134,598      L2-loads                                                      (31.68%)
    16.313245979             93,611      L2-load-misses            #   75.17% of all LL-cache accesses  (34.24%)
    16.313245979            114,466      LLC-loads                                                     (36.49%)
    16.313245979             81,640      LLC-load-misses           #   65.56% of all LL-cache accesses  (36.49%)
    16.363570043         82,316,853      mem_inst_retired.any                                          (36.42%)
    16.363570043          2,417,127      branch-instructions                                           (36.41%)
    16.363570043             37,413      branch-misses             #    1.55% of all branches          (31.79%)
    16.363570043        207,749,981      instructions              #    1.60  insn per cycle           (39.74%)
    16.363570043        130,213,699      cycles                                                        (39.74%)
    16.363570043             13,169      L1-icache-load-misses                                         (39.74%)
    16.363570043         65,717,512      L1-dcache-loads                                               (39.74%)
    16.363570043         10,906,049      L1-dcache-load-misses     #   16.60% of all L1-dcache accesses  (39.74%)
    16.363570043             82,183      L2-loads                                                      (31.79%)
    16.363570043             73,221      L2-load-misses            #   75.37% of all LL-cache accesses  (31.80%)
    16.363570043            112,114      LLC-loads                                                     (36.42%)
    16.363570043             93,695      LLC-load-misses           #   96.45% of all LL-cache accesses  (36.42%)
#           time             counts unit events
    16.413922342         87,260,575      mem_inst_retired.any                                          (36.44%)
    16.413922342          2,419,784      branch-instructions                                           (36.44%)
    16.413922342             58,353      branch-misses             #    2.41% of all branches          (35.46%)
    16.413922342        175,535,560      instructions              #    1.35  insn per cycle           (43.43%)
    16.413922342        129,901,301      cycles                                                        (39.84%)
    16.413922342             10,222      L1-icache-load-misses                                         (39.84%)
    16.413922342         52,050,459      L1-dcache-loads                                               (39.84%)
    16.413922342         13,476,387      L1-dcache-load-misses     #   25.89% of all L1-dcache accesses  (39.65%)
    16.413922342            131,466      L2-loads                                                      (31.69%)
    16.413922342             99,032      L2-load-misses            #   76.82% of all LL-cache accesses  (31.69%)
    16.413922342            126,370      LLC-loads                                                     (32.64%)
    16.413922342             92,711      LLC-load-misses           #   71.91% of all LL-cache accesses  (36.44%)
    16.464262040         90,032,670      mem_inst_retired.any                                          (36.36%)
    16.464262040          2,429,959      branch-instructions                                           (36.36%)
    16.464262040             21,351      branch-misses             #    0.88% of all branches          (36.36%)
    16.464262040        220,049,204      instructions              #    1.69  insn per cycle           (44.26%)
    16.464262040        129,883,635      cycles                                                        (39.88%)
    16.464262040             16,817      L1-icache-load-misses                                         (39.75%)
    16.464262040         64,912,870      L1-dcache-loads                                               (39.75%)
    16.464262040         12,022,687      L1-dcache-load-misses     #   18.52% of all L1-dcache accesses  (39.75%)
    16.464262040            115,390      L2-loads                                                      (31.86%)
    16.464262040             97,902      L2-load-misses            #   77.80% of all LL-cache accesses  (31.85%)
    16.464262040            136,288      LLC-loads                                                     (31.85%)
    16.464262040             94,219      LLC-load-misses           #   74.87% of all LL-cache accesses  (36.21%)
    16.514636945         98,879,976      mem_inst_retired.any                                          (36.48%)
    16.514636945          2,450,936      branch-instructions                                           (36.48%)
    16.514636945             43,451      branch-misses             #    1.77% of all branches          (36.48%)
    16.514636945        192,134,617      instructions              #    1.47  insn per cycle           (44.42%)
    16.514636945        130,401,899      cycles                                                        (44.42%)
    16.514636945             11,382      L1-icache-load-misses                                         (39.70%)
    16.514636945         52,380,606      L1-dcache-loads                                               (39.70%)
    16.514636945         13,476,854      L1-dcache-load-misses     #   25.73% of all L1-dcache accesses  (39.70%)
    16.514636945            123,540      L2-loads                                                      (31.76%)
    16.514636945             81,790      L2-load-misses            #   75.35% of all LL-cache accesses  (31.76%)
    16.514636945             93,565      LLC-loads                                                     (31.76%)
    16.514636945             60,143      LLC-load-misses           #   55.40% of all LL-cache accesses  (31.76%)
    16.564976009         86,535,396      mem_inst_retired.any                                          (34.75%)
    16.564976009          2,558,132      branch-instructions                                           (36.44%)
    16.564976009             35,481      branch-misses             #    1.39% of all branches          (36.44%)
    16.564976009        207,889,786      instructions              #    1.60  insn per cycle           (44.38%)
    16.564976009        130,278,107      cycles                                                        (44.38%)
    16.564976009             14,985      L1-icache-load-misses                                         (41.43%)
    16.564976009         57,203,944      L1-dcache-loads                                               (39.72%)
    16.564976009         13,154,650      L1-dcache-load-misses     #   23.00% of all L1-dcache accesses  (39.72%)
    16.564976009            137,895      L2-loads                                                      (31.77%)
    16.564976009             98,590      L2-load-misses            #   73.09% of all LL-cache accesses  (31.79%)
    16.564976009            131,871      LLC-loads                                                     (31.79%)
    16.564976009            100,433      LLC-load-misses           #   74.46% of all LL-cache accesses  (31.79%)
    16.615317745        104,357,026      mem_inst_retired.any                                          (31.74%)
    16.615317745          2,582,861      branch-instructions                                           (36.26%)
    16.615317745             36,626      branch-misses             #    1.42% of all branches          (36.39%)
    16.615317745        204,294,643      instructions              #    1.57  insn per cycle           (44.36%)
    16.615317745        129,966,184      cycles                                                        (44.36%)
    16.615317745             12,570      L1-icache-load-misses                                         (44.36%)
    16.615317745         56,898,223      L1-dcache-loads                                               (39.84%)
    16.615317745         12,451,353      L1-dcache-load-misses     #   21.88% of all L1-dcache accesses  (39.84%)
    16.615317745             82,023      L2-loads                                                      (31.87%)
    16.615317745             55,521      L2-load-misses            #   69.21% of all LL-cache accesses  (31.87%)
    16.615317745             78,409      LLC-loads                                                     (31.74%)
    16.615317745             59,471      LLC-load-misses           #   74.14% of all LL-cache accesses  (31.74%)
    16.665650382         84,429,987      mem_inst_retired.any                                          (31.82%)
    16.665650382          2,448,627      branch-instructions                                           (33.42%)
    16.665650382             62,808      branch-misses             #    2.57% of all branches          (36.37%)
    16.665650382        171,174,844      instructions              #    1.32  insn per cycle           (44.32%)
    16.665650382        130,145,481      cycles                                                        (44.32%)
    16.665650382             16,067      L1-icache-load-misses                                         (44.32%)
    16.665650382         52,230,500      L1-dcache-loads                                               (42.74%)
    16.665650382         13,782,465      L1-dcache-load-misses     #   26.39% of all L1-dcache accesses  (39.77%)
    16.665650382            133,413      L2-loads                                                      (31.81%)
    16.665650382             99,756      L2-load-misses            #   73.88% of all LL-cache accesses  (31.81%)
    16.665650382            136,629      LLC-loads                                                     (31.81%)
    16.665650382             97,202      LLC-load-misses           #   71.99% of all LL-cache accesses  (31.81%)
    16.715998108         77,330,498      mem_inst_retired.any                                          (31.64%)
    16.715998108          2,026,727      branch-instructions                                           (31.47%)
    16.715998108             55,226      branch-misses             #    2.72% of all branches          (36.16%)
    16.715998108        158,867,157      instructions              #    1.23  insn per cycle           (44.14%)
    16.715998108        129,643,236      cycles                                                        (44.13%)
    16.715998108             15,661      L1-icache-load-misses                                         (44.42%)
    16.715998108         62,490,996      L1-dcache-loads                                               (44.59%)
    16.715998108         10,755,269      L1-dcache-load-misses     #   17.21% of all L1-dcache accesses  (39.90%)
    16.715998108             76,941      L2-loads                                                      (31.92%)
    16.715998108             58,563      L2-load-misses            #   73.32% of all LL-cache accesses  (31.92%)
    16.715998108             82,801      LLC-loads                                                     (31.92%)
    16.715998108             65,737      LLC-load-misses           #   82.30% of all LL-cache accesses  (31.93%)
    16.766334467         87,317,407      mem_inst_retired.any                                          (31.79%)
    16.766334467          2,497,607      branch-instructions                                           (31.79%)
    16.766334467             36,312      branch-misses             #    1.45% of all branches          (32.04%)
    16.766334467        205,124,610      instructions              #    1.57  insn per cycle           (44.38%)
    16.766334467        130,267,358      cycles                                                        (44.38%)
    16.766334467             11,593      L1-icache-load-misses                                         (44.36%)
    16.766334467         56,344,297      L1-dcache-loads                                               (44.37%)
    16.766334467         13,408,638      L1-dcache-load-misses     #   23.80% of all L1-dcache accesses  (44.14%)
    16.766334467            134,962      L2-loads                                                      (31.78%)
    16.766334467             99,822      L2-load-misses            #   73.87% of all LL-cache accesses  (31.79%)
    16.766334467            135,295      LLC-loads                                                     (31.79%)
    16.766334467             99,657      LLC-load-misses           #   73.75% of all LL-cache accesses  (31.79%)
    16.816673689         84,620,650      mem_inst_retired.any                                          (31.85%)
    16.816673689          2,482,138      branch-instructions                                           (31.69%)
    16.816673689             62,416      branch-misses             #    2.51% of all branches          (31.63%)
    16.816673689        182,368,527      instructions              #    1.40  insn per cycle           (43.16%)
    16.816673689        129,936,640      cycles                                                        (44.25%)
    16.816673689             14,735      L1-icache-load-misses                                         (44.25%)
    16.816673689         61,022,152      L1-dcache-loads                                               (44.43%)
    16.816673689         11,594,888      L1-dcache-load-misses     #   19.00% of all L1-dcache accesses  (44.48%)
    16.816673689             81,980      L2-loads                                                      (31.86%)
    16.816673689             79,094      L2-load-misses            #   81.10% of all LL-cache accesses  (31.85%)
    16.816673689            113,065      LLC-loads                                                     (31.85%)
    16.816673689             98,650      LLC-load-misses           #  101.16% of all LL-cache accesses  (31.85%)
    16.867025026         97,282,098      mem_inst_retired.any                                          (31.73%)
    16.867025026          2,494,721      branch-instructions                                           (31.73%)
    16.867025026              9,375      branch-misses             #    0.38% of all branches          (31.80%)
    16.867025026        229,771,855      instructions              #    1.76  insn per cycle           (39.75%)
    16.867025026        130,279,005      cycles                                                        (44.42%)
    16.867025026              8,507      L1-icache-load-misses                                         (44.42%)
    16.867025026         59,411,939      L1-dcache-loads                                               (44.42%)
    16.867025026         13,062,623      L1-dcache-load-misses     #   21.99% of all L1-dcache accesses  (44.42%)
    16.867025026            132,038      L2-loads                                                      (31.80%)
    16.867025026             95,946      L2-load-misses            #   75.60% of all LL-cache accesses  (31.80%)
    16.867025026            121,777      LLC-loads                                                     (31.73%)
    16.867025026             80,462      LLC-load-misses           #   63.40% of all LL-cache accesses  (31.73%)
    16.917345953         84,601,184      mem_inst_retired.any                                          (31.77%)
    16.917345953          2,441,716      branch-instructions                                           (31.84%)
    16.917345953             64,762      branch-misses             #    2.65% of all branches          (31.84%)
    16.917345953        175,105,492      instructions              #    1.35  insn per cycle           (39.80%)
    16.917345953        130,052,038      cycles                                                        (41.96%)
    16.917345953             12,203      L1-icache-load-misses                                         (44.39%)
    16.917345953         55,333,362      L1-dcache-loads                                               (44.36%)
    16.917345953         13,010,366      L1-dcache-load-misses     #   23.51% of all L1-dcache accesses  (44.35%)
    16.917345953            126,660      L2-loads                                                      (34.25%)
    16.917345953            101,588      L2-load-misses            #   75.88% of all LL-cache accesses  (31.73%)
    16.917345953            141,099      LLC-loads                                                     (31.76%)
    16.917345953             98,440      LLC-load-misses           #   73.53% of all LL-cache accesses  (31.77%)
    16.967669749        104,874,382      mem_inst_retired.any                                          (31.79%)
    16.967669749          4,306,929      branch-instructions                                           (31.79%)
    16.967669749             84,346      branch-misses             #    1.96% of all branches          (31.79%)
    16.967669749        216,884,242      instructions              #    1.66  insn per cycle           (39.74%)
    16.967669749        130,295,624      cycles                                                        (39.74%)
    16.967669749              5,862      L1-icache-load-misses                                         (44.36%)
    16.967669749         65,020,886      L1-dcache-loads                                               (44.36%)
    16.967669749          9,409,021      L1-dcache-load-misses     #   14.47% of all L1-dcache accesses  (44.36%)
    16.967669749            128,674      L2-loads                                                      (36.42%)
    16.967669749             74,738      L2-load-misses            #   70.65% of all LL-cache accesses  (31.79%)
    16.967669749             82,892      LLC-loads                                                     (31.79%)
    16.967669749             55,842      LLC-load-misses           #   52.79% of all LL-cache accesses  (31.79%)
    17.018173081         77,290,059      mem_inst_retired.any                                          (31.69%)
    17.018173081          1,961,058      branch-instructions                                           (31.68%)
    17.018173081             49,569      branch-misses             #    2.53% of all branches          (31.68%)
    17.018173081        135,271,532      instructions              #    1.04  insn per cycle           (39.60%)
    17.018173081        130,561,999      cycles                                                        (39.60%)
    17.018173081             33,433      L1-icache-load-misses                                         (40.48%)
    17.018173081         41,602,041      L1-dcache-loads                                               (44.55%)
    17.018173081          7,717,374      L1-dcache-load-misses     #   18.55% of all L1-dcache accesses  (44.55%)
    17.018173081            120,613      L2-loads                                                      (36.64%)
    17.018173081             98,951      L2-load-misses            #   93.76% of all LL-cache accesses  (35.77%)
    17.018173081             90,467      LLC-loads                                                     (31.69%)
    17.018173081             55,651      LLC-load-misses           #   52.73% of all LL-cache accesses  (31.69%)
    17.068642668         50,972,638      mem_inst_retired.any                                          (31.70%)
    17.068642668          1,556,797      branch-instructions                                           (31.70%)
    17.068642668             42,793      branch-misses             #    2.75% of all branches          (31.70%)
    17.068642668        119,693,001      instructions              #    0.92  insn per cycle           (39.63%)
    17.068642668        130,469,505      cycles                                                        (39.63%)
    17.068642668             30,185      L1-icache-load-misses                                         (39.62%)
    17.068642668         42,342,255      L1-dcache-loads                                               (43.49%)
    17.068642668         10,130,196      L1-dcache-load-misses     #   23.92% of all L1-dcache accesses  (44.52%)
    17.068642668            109,487      L2-loads                                                      (36.60%)
    17.068642668             70,615      L2-load-misses            #   70.08% of all LL-cache accesses  (36.59%)
    17.068642668             92,026      LLC-loads                                                     (32.76%)
    17.068642668             58,999      LLC-load-misses           #   58.56% of all LL-cache accesses  (31.70%)
    17.119114387         78,732,874      mem_inst_retired.any                                          (31.70%)
    17.119114387          1,969,592      branch-instructions                                           (31.70%)
    17.119114387              5,480      branch-misses             #    0.28% of all branches          (31.69%)
    17.119114387        184,864,081      instructions              #    1.42  insn per cycle           (39.62%)
    17.119114387        130,490,654      cycles                                                        (39.62%)
    17.119114387             15,113      L1-icache-load-misses                                         (39.63%)
    17.119114387         47,037,047      L1-dcache-loads                                               (39.62%)
    17.119114387          9,453,961      L1-dcache-load-misses     #   20.10% of all L1-dcache accesses  (44.53%)
    17.119114387             80,163      L2-loads                                                      (36.60%)
    17.119114387             51,178      L2-load-misses            #   70.70% of all LL-cache accesses  (36.60%)
    17.119114387             64,614      LLC-loads                                                     (36.60%)
    17.119114387             39,176      LLC-load-misses           #   54.12% of all LL-cache accesses  (31.70%)
    17.169640199         75,016,491      mem_inst_retired.any                                          (31.66%)
    17.169640199          2,285,288      branch-instructions                                           (31.67%)
    17.169640199             60,760      branch-misses             #    2.66% of all branches          (31.67%)
    17.169640199        167,206,819      instructions              #    1.28  insn per cycle           (39.59%)
    17.169640199        130,743,100      cycles                                                        (39.59%)
    17.169640199             11,742      L1-icache-load-misses                                         (39.59%)
    17.169640199         51,929,916      L1-dcache-loads                                               (39.59%)
    17.169640199         13,474,327      L1-dcache-load-misses     #   25.95% of all L1-dcache accesses  (41.58%)
    17.169640199            115,541      L2-loads                                                      (36.66%)
    17.169640199             76,997      L2-load-misses            #   70.65% of all LL-cache accesses  (36.66%)
    17.169640199            102,430      LLC-loads                                                     (36.65%)
    17.169640199             79,869      LLC-load-misses           #   73.28% of all LL-cache accesses  (34.69%)
    17.219967181        104,527,119      mem_inst_retired.any                                          (31.79%)
    17.219967181          2,597,784      branch-instructions                                           (31.79%)
    17.219967181              6,596      branch-misses             #    0.25% of all branches          (31.79%)
    17.219967181        230,572,186      instructions              #    1.77  insn per cycle           (39.74%)
    17.219967181        130,292,280      cycles                                                        (39.74%)
    17.219967181             10,453      L1-icache-load-misses                                         (39.74%)
    17.219967181         57,396,372      L1-dcache-loads                                               (39.74%)
    17.219967181         13,530,778      L1-dcache-load-misses     #   23.57% of all L1-dcache accesses  (39.74%)
    17.219967181            129,179      L2-loads                                                      (36.42%)
    17.219967181             85,686      L2-load-misses            #   75.70% of all LL-cache accesses  (36.42%)
    17.219967181             97,193      LLC-loads                                                     (36.42%)
    17.219967181             65,581      LLC-load-misses           #   57.94% of all LL-cache accesses  (36.42%)
    17.270304159         85,634,400      mem_inst_retired.any                                          (36.11%)
    17.270304159          2,414,214      branch-instructions                                           (31.78%)
    17.270304159             63,356      branch-misses             #    2.62% of all branches          (31.78%)
    17.270304159        173,217,444      instructions              #    1.33  insn per cycle           (39.73%)
    17.270304159        130,289,203      cycles                                                        (39.73%)
    17.270304159             10,339      L1-icache-load-misses                                         (39.73%)
    17.270304159         55,854,551      L1-dcache-loads                                               (39.73%)
    17.270304159         12,146,695      L1-dcache-load-misses     #   21.75% of all L1-dcache accesses  (39.73%)
    17.270304159             81,342      L2-loads                                                      (32.09%)
    17.270304159             65,064      L2-load-misses            #   73.16% of all LL-cache accesses  (36.43%)
    17.270304159             96,524      LLC-loads                                                     (36.43%)
    17.270304159             82,331      LLC-load-misses           #   92.58% of all LL-cache accesses  (36.43%)
    17.320646315         98,865,840      mem_inst_retired.any                                          (36.43%)
    17.320646315          2,567,673      branch-instructions                                           (32.82%)
    17.320646315             35,063      branch-misses             #    1.37% of all branches          (31.78%)
    17.320646315        197,005,968      instructions              #    1.51  insn per cycle           (39.73%)
    17.320646315        130,323,292      cycles                                                        (39.73%)
    17.320646315              9,525      L1-icache-load-misses                                         (39.73%)
    17.320646315         51,085,514      L1-dcache-loads                                               (39.73%)
    17.320646315         13,660,107      L1-dcache-load-misses     #   26.74% of all L1-dcache accesses  (39.73%)
    17.320646315            133,907      L2-loads                                                      (31.78%)
    17.320646315             95,793      L2-load-misses            #   74.27% of all LL-cache accesses  (35.38%)
    17.320646315            124,063      LLC-loads                                                     (36.43%)
    17.320646315             80,347      LLC-load-misses           #   62.29% of all LL-cache accesses  (36.43%)
    17.370988992         92,071,583      mem_inst_retired.any                                          (36.44%)
    17.370988992          2,479,801      branch-instructions                                           (36.44%)
    17.370988992             56,594      branch-misses             #    2.28% of all branches          (31.78%)
    17.370988992        190,366,717      instructions              #    1.46  insn per cycle           (39.72%)
    17.370988992        130,316,246      cycles                                                        (39.73%)
    17.370988992             10,608      L1-icache-load-misses                                         (39.72%)
    17.370988992         64,560,229      L1-dcache-loads                                               (39.73%)
    17.370988992         11,048,162      L1-dcache-load-misses     #   17.11% of all L1-dcache accesses  (39.73%)
    17.370988992             75,135      L2-loads                                                      (31.78%)
    17.370988992             59,249      L2-load-misses            #   71.03% of all LL-cache accesses  (31.78%)
    17.370988992             91,696      LLC-loads                                                     (36.44%)
    17.370988992             78,680      LLC-load-misses           #   94.32% of all LL-cache accesses  (36.44%)
    17.421317635         82,858,406      mem_inst_retired.any                                          (36.42%)
    17.421317635          2,467,059      branch-instructions                                           (36.42%)
    17.421317635             65,752      branch-misses             #    2.67% of all branches          (34.17%)
    17.421317635        173,264,307      instructions              #    1.33  insn per cycle           (42.12%)
    17.421317635        130,286,890      cycles                                                        (39.74%)
    17.421317635             11,624      L1-icache-load-misses                                         (39.74%)
    17.421317635         52,168,000      L1-dcache-loads                                               (39.74%)
    17.421317635         13,576,675      L1-dcache-load-misses     #   26.02% of all L1-dcache accesses  (39.74%)
    17.421317635            132,480      L2-loads                                                      (31.79%)
    17.421317635             98,412      L2-load-misses            #   75.00% of all LL-cache accesses  (31.79%)
    17.421317635            129,937      LLC-loads                                                     (34.02%)
    17.421317635            100,670      LLC-load-misses           #   76.73% of all LL-cache accesses  (36.42%)
    17.471659641         85,878,129      mem_inst_retired.any                                          (36.42%)
    17.471659641          2,447,665      branch-instructions                                           (36.45%)
    17.471659641             29,943      branch-misses             #    1.22% of all branches          (36.45%)
    17.471659641        217,305,890      instructions              #    1.67  insn per cycle           (44.39%)
    17.471659641        130,285,533      cycles                                                        (39.74%)
    17.471659641             10,435      L1-icache-load-misses                                         (39.74%)
    17.471659641         66,431,085      L1-dcache-loads                                               (39.74%)
    17.471659641         10,717,983      L1-dcache-load-misses     #   16.13% of all L1-dcache accesses  (39.74%)
    17.471659641             96,806      L2-loads                                                      (31.79%)
    17.471659641             80,122      L2-load-misses            #   71.82% of all LL-cache accesses  (31.76%)
    17.471659641            126,308      LLC-loads                                                     (31.76%)
    17.471659641             98,071      LLC-load-misses           #   87.91% of all LL-cache accesses  (36.42%)
    17.522011767         96,641,173      mem_inst_retired.any                                          (36.46%)
    17.522011767          2,475,132      branch-instructions                                           (36.46%)
    17.522011767             44,706      branch-misses             #    1.81% of all branches          (36.46%)
    17.522011767        190,849,637      instructions              #    1.47  insn per cycle           (44.40%)
    17.522011767        130,266,976      cycles                                                        (43.49%)
    17.522011767             13,322      L1-icache-load-misses                                         (39.70%)
    17.522011767         52,868,950      L1-dcache-loads                                               (39.70%)
    17.522011767         13,801,415      L1-dcache-load-misses     #   26.10% of all L1-dcache accesses  (39.70%)
    17.522011767            131,999      L2-loads                                                      (31.75%)
    17.522011767             95,460      L2-load-misses            #   78.10% of all LL-cache accesses  (31.79%)
    17.522011767            112,470      LLC-loads                                                     (31.79%)
    17.522011767             75,620      LLC-load-misses           #   61.86% of all LL-cache accesses  (32.69%)
    17.572340400         86,782,533      mem_inst_retired.any                                          (36.13%)
    17.572340400          2,454,249      branch-instructions                                           (36.34%)
    17.572340400             33,637      branch-misses             #    1.37% of all branches          (36.17%)
    17.572340400        208,176,214      instructions              #    1.61  insn per cycle           (44.15%)
    17.572340400        129,661,028      cycles                                                        (44.15%)
    17.572340400             21,738      L1-icache-load-misses                                         (39.96%)
    17.572340400         61,394,504      L1-dcache-loads                                               (39.73%)
    17.572340400         12,683,415      L1-dcache-load-misses     #   20.66% of all L1-dcache accesses  (39.89%)
    17.572340400            135,692      L2-loads                                                      (31.91%)
    17.572340400            104,933      L2-load-misses            #   77.59% of all LL-cache accesses  (31.91%)
    17.572340400            134,783      LLC-loads                                                     (31.91%)
    17.572340400             98,265      LLC-load-misses           #   72.66% of all LL-cache accesses  (31.91%)
    17.622696800        104,634,722      mem_inst_retired.any                                          (31.78%)
    17.622696800          2,564,278      branch-instructions                                           (36.45%)
    17.622696800             31,448      branch-misses             #    1.23% of all branches          (36.45%)
    17.622696800        200,231,421      instructions              #    1.54  insn per cycle           (44.39%)
    17.622696800        130,379,478      cycles                                                        (44.39%)
    17.622696800              7,920      L1-icache-load-misses                                         (44.39%)
    17.622696800         53,550,786      L1-dcache-loads                                               (39.72%)
    17.622696800         13,050,826      L1-dcache-load-misses     #   24.37% of all L1-dcache accesses  (39.72%)
    17.622696800            102,241      L2-loads                                                      (31.78%)
    17.622696800             65,929      L2-load-misses            #   74.85% of all LL-cache accesses  (31.78%)
    17.622696800             73,926      LLC-loads                                                     (31.78%)
    17.622696800             52,972      LLC-load-misses           #   60.14% of all LL-cache accesses  (31.78%)
#           time             counts unit events
    17.673040517         86,090,426      mem_inst_retired.any                                          (31.83%)
    17.673040517          2,487,703      branch-instructions                                           (34.68%)
    17.673040517             53,984      branch-misses             #    2.17% of all branches          (36.34%)
    17.673040517        187,202,622      instructions              #    1.44  insn per cycle           (44.30%)
    17.673040517        130,086,659      cycles                                                        (44.29%)
    17.673040517             11,156      L1-icache-load-misses                                         (44.30%)
    17.673040517         53,301,323      L1-dcache-loads                                               (41.48%)
    17.673040517         13,832,975      L1-dcache-load-misses     #   25.95% of all L1-dcache accesses  (39.79%)
    17.673040517            130,544      L2-loads                                                      (31.83%)
    17.673040517             99,772      L2-load-misses            #   75.66% of all LL-cache accesses  (31.83%)
    17.673040517            133,193      LLC-loads                                                     (31.83%)
    17.673040517            100,857      LLC-load-misses           #   76.48% of all LL-cache accesses  (31.83%)
    17.723385164         98,819,120      mem_inst_retired.any                                          (31.79%)
    17.723385164          2,501,999      branch-instructions                                           (31.79%)
    17.723385164             59,027      branch-misses             #    2.36% of all branches          (36.45%)
    17.723385164        185,550,311      instructions              #    1.42  insn per cycle           (44.40%)
    17.723385164        130,327,932      cycles                                                        (44.39%)
    17.723385164              8,596      L1-icache-load-misses                                         (44.37%)
    17.723385164         60,316,618      L1-dcache-loads                                               (44.37%)
    17.723385164         11,543,482      L1-dcache-load-misses     #   19.14% of all L1-dcache accesses  (39.71%)
    17.723385164             68,368      L2-loads                                                      (31.76%)
    17.723385164             59,737      L2-load-misses            #   83.02% of all LL-cache accesses  (31.79%)
    17.723385164             75,546      LLC-loads                                                     (31.79%)
    17.723385164             62,402      LLC-load-misses           #   86.72% of all LL-cache accesses  (31.79%)
    17.773716712         84,928,058      mem_inst_retired.any                                          (31.84%)
    17.773716712          2,438,645      branch-instructions                                           (31.86%)
    17.773716712             42,896      branch-misses             #    1.76% of all branches          (33.33%)
    17.773716712        195,530,098      instructions              #    1.50  insn per cycle           (44.26%)
    17.773716712        129,979,141      cycles                                                        (44.26%)
    17.773716712             10,866      L1-icache-load-misses                                         (44.27%)
    17.773716712         55,445,188      L1-dcache-loads                                               (44.27%)
    17.773716712         13,427,965      L1-dcache-load-misses     #   24.22% of all L1-dcache accesses  (42.82%)
    17.773716712            136,793      L2-loads                                                      (31.86%)
    17.773716712             97,678      L2-load-misses            #   72.06% of all LL-cache accesses  (31.84%)
    17.773716712            134,314      LLC-loads                                                     (31.84%)
    17.773716712             97,993      LLC-load-misses           #   72.29% of all LL-cache accesses  (31.84%)
    17.824039445         83,843,606      mem_inst_retired.any                                          (31.79%)
    17.824039445          2,438,037      branch-instructions                                           (31.79%)
    17.824039445             63,677      branch-misses             #    2.61% of all branches          (31.80%)
    17.824039445        181,343,572      instructions              #    1.39  insn per cycle           (44.34%)
    17.824039445        130,174,822      cycles                                                        (44.34%)
    17.824039445             10,982      L1-icache-load-misses                                         (44.34%)
    17.824039445         61,406,838      L1-dcache-loads                                               (44.35%)
    17.824039445         11,584,722      L1-dcache-load-misses     #   18.87% of all L1-dcache accesses  (44.36%)
    17.824039445             79,051      L2-loads                                                      (31.82%)
    17.824039445             69,234      L2-load-misses            #   75.57% of all LL-cache accesses  (31.82%)
    17.824039445            104,187      LLC-loads                                                     (31.79%)
    17.824039445             90,980      LLC-load-misses           #   99.30% of all LL-cache accesses  (31.79%)
    17.874363720         95,772,771      mem_inst_retired.any                                          (31.88%)
    17.874363720          2,494,788      branch-instructions                                           (31.88%)
    17.874363720             11,986      branch-misses             #    0.48% of all branches          (31.88%)
    17.874363720        231,182,143      instructions              #    1.78  insn per cycle           (40.02%)
    17.874363720        129,921,711      cycles                                                        (44.47%)
    17.874363720              7,204      L1-icache-load-misses                                         (44.47%)
    17.874363720         58,798,011      L1-dcache-loads                                               (44.24%)
    17.874363720         13,166,784      L1-dcache-load-misses     #   22.39% of all L1-dcache accesses  (44.24%)
    17.874363720            135,327      L2-loads                                                      (31.62%)
    17.874363720             99,896      L2-load-misses            #   75.83% of all LL-cache accesses  (31.62%)
    17.874363720            128,155      LLC-loads                                                     (31.86%)
    17.874363720             88,228      LLC-load-misses           #   66.97% of all LL-cache accesses  (31.85%)
    17.924700108         85,919,975      mem_inst_retired.any                                          (31.79%)
    17.924700108          2,452,758      branch-instructions                                           (31.79%)
    17.924700108             63,637      branch-misses             #    2.59% of all branches          (31.79%)
    17.924700108        174,331,855      instructions              #    1.34  insn per cycle           (39.74%)
    17.924700108        130,284,986      cycles                                                        (43.24%)
    17.924700108              8,154      L1-icache-load-misses                                         (44.38%)
    17.924700108         58,014,289      L1-dcache-loads                                               (44.38%)
    17.924700108         12,740,072      L1-dcache-load-misses     #   21.96% of all L1-dcache accesses  (44.38%)
    17.924700108            116,372      L2-loads                                                      (32.93%)
    17.924700108            100,131      L2-load-misses            #   78.71% of all LL-cache accesses  (31.77%)
    17.924700108            138,059      LLC-loads                                                     (31.77%)
    17.924700108            101,163      LLC-load-misses           #   79.52% of all LL-cache accesses  (31.77%)
    17.975033287        104,483,663      mem_inst_retired.any                                          (31.74%)
    17.975033287          2,588,502      branch-instructions                                           (31.74%)
    17.975033287              6,685      branch-misses             #    0.26% of all branches          (31.87%)
    17.975033287        228,819,188      instructions              #    1.76  insn per cycle           (39.84%)
    17.975033287        129,962,452      cycles                                                        (39.84%)
    17.975033287              7,293      L1-icache-load-misses                                         (44.49%)
    17.975033287         56,044,589      L1-dcache-loads                                               (44.50%)
    17.975033287         13,260,552      L1-dcache-load-misses     #   23.66% of all L1-dcache accesses  (44.36%)
    17.975033287            128,173      L2-loads                                                      (36.39%)
    17.975033287             78,220      L2-load-misses            #   71.15% of all LL-cache accesses  (31.74%)
    17.975033287             91,710      LLC-loads                                                     (31.60%)
    17.975033287             57,843      LLC-load-misses           #   52.61% of all LL-cache accesses  (31.74%)
    18.025367000         85,011,623      mem_inst_retired.any                                          (31.79%)
    18.025367000          2,476,161      branch-instructions                                           (31.79%)
    18.025367000             64,522      branch-misses             #    2.61% of all branches          (31.79%)
    18.025367000        178,832,769      instructions              #    1.37  insn per cycle           (39.73%)
    18.025367000        130,309,640      cycles                                                        (39.73%)
    18.025367000              7,595      L1-icache-load-misses                                         (41.89%)
    18.025367000         55,362,693      L1-dcache-loads                                               (44.37%)
    18.025367000         13,182,125      L1-dcache-load-misses     #   23.81% of all L1-dcache accesses  (44.37%)
    18.025367000            123,290      L2-loads                                                      (36.42%)
    18.025367000             95,993      L2-load-misses            #   74.94% of all LL-cache accesses  (34.28%)
    18.025367000            132,892      LLC-loads                                                     (31.79%)
    18.025367000            100,982      LLC-load-misses           #   78.84% of all LL-cache accesses  (31.79%)
    18.075697937        103,947,000      mem_inst_retired.any                                          (31.71%)
    18.075697937          2,599,585      branch-instructions                                           (31.85%)
    18.075697937             39,876      branch-misses             #    1.53% of all branches          (31.85%)
    18.075697937        197,555,115      instructions              #    1.52  insn per cycle           (39.82%)
    18.075697937        130,023,296      cycles                                                        (39.82%)
    18.075697937              8,795      L1-icache-load-misses                                         (39.83%)
    18.075697937         53,811,549      L1-dcache-loads                                               (44.40%)
    18.075697937         12,856,985      L1-dcache-load-misses     #   23.89% of all L1-dcache accesses  (44.40%)
    18.075697937             96,438      L2-loads                                                      (36.44%)
    18.075697937             62,364      L2-load-misses            #   72.05% of all LL-cache accesses  (36.29%)
    18.075697937             76,666      LLC-loads                                                     (31.71%)
    18.075697937             59,173      LLC-load-misses           #   68.37% of all LL-cache accesses  (31.70%)
    18.126067800         84,762,291      mem_inst_retired.any                                          (31.77%)
    18.126067800          2,449,083      branch-instructions                                           (31.77%)
    18.126067800             54,840      branch-misses             #    2.24% of all branches          (31.76%)
    18.126067800        191,319,009      instructions              #    1.47  insn per cycle           (39.71%)
    18.126067800        130,397,443      cycles                                                        (39.71%)
    18.126067800              6,804      L1-icache-load-misses                                         (39.71%)
    18.126067800         65,047,491      L1-dcache-loads                                               (40.55%)
    18.126067800         11,368,819      L1-dcache-load-misses     #   17.48% of all L1-dcache accesses  (44.41%)
    18.126067800            100,066      L2-loads                                                      (36.47%)
    18.126067800             83,973      L2-load-misses            #   74.11% of all LL-cache accesses  (36.47%)
    18.126067800            126,559      LLC-loads                                                     (35.65%)
    18.126067800             97,528      LLC-load-misses           #   86.07% of all LL-cache accesses  (31.77%)
    18.176383023         88,026,909      mem_inst_retired.any                                          (31.82%)
    18.176383023          2,426,038      branch-instructions                                           (31.70%)
    18.176383023             64,987      branch-misses             #    2.68% of all branches          (31.82%)
    18.176383023        168,655,553      instructions              #    1.30  insn per cycle           (39.63%)
    18.176383023        129,513,128      cycles                                                        (39.60%)
    18.176383023             16,835      L1-icache-load-misses                                         (39.60%)
    18.176383023         50,860,433      L1-dcache-loads                                               (39.72%)
    18.176383023         13,434,502      L1-dcache-load-misses     #   26.41% of all L1-dcache accesses  (43.82%)
    18.176383023            119,119      L2-loads                                                      (36.56%)
    18.176383023             79,872      L2-load-misses            #   72.07% of all LL-cache accesses  (36.56%)
    18.176383023            102,531      LLC-loads                                                     (36.44%)
    18.176383023             76,524      LLC-load-misses           #   69.05% of all LL-cache accesses  (32.36%)
    18.226703894         90,354,318      mem_inst_retired.any                                          (31.82%)
    18.226703894          2,501,280      branch-instructions                                           (31.82%)
    18.226703894             24,063      branch-misses             #    0.96% of all branches          (31.79%)
    18.226703894        224,990,563      instructions              #    1.73  insn per cycle           (39.75%)
    18.226703894        130,156,444      cycles                                                        (39.75%)
    18.226703894             11,155      L1-icache-load-misses                                         (39.75%)
    18.226703894         67,216,565      L1-dcache-loads                                               (39.75%)
    18.226703894         11,200,156      L1-dcache-load-misses     #   16.66% of all L1-dcache accesses  (39.78%)
    18.226703894            102,024      L2-loads                                                      (36.39%)
    18.226703894             83,006      L2-load-misses            #   73.60% of all LL-cache accesses  (36.39%)
    18.226703894            123,548      LLC-loads                                                     (36.39%)
    18.226703894             98,052      LLC-load-misses           #   86.94% of all LL-cache accesses  (36.39%)
    18.277044027         83,461,653      mem_inst_retired.any                                          (33.56%)
    18.277044027          2,419,938      branch-instructions                                           (31.74%)
    18.277044027             61,132      branch-misses             #    2.53% of all branches          (31.61%)
    18.277044027        172,160,506      instructions              #    1.33  insn per cycle           (39.57%)
    18.277044027        129,888,065      cycles                                                        (39.57%)
    18.277044027             12,768      L1-icache-load-misses                                         (39.70%)
    18.277044027         52,070,970      L1-dcache-loads                                               (39.70%)
    18.277044027         13,491,257      L1-dcache-load-misses     #   25.91% of all L1-dcache accesses  (39.83%)
    18.277044027            133,426      L2-loads                                                      (34.69%)
    18.277044027            103,623      L2-load-misses            #   75.86% of all LL-cache accesses  (36.52%)
    18.277044027            139,760      LLC-loads                                                     (36.52%)
    18.277044027            102,238      LLC-load-misses           #   74.85% of all LL-cache accesses  (36.52%)
    18.327367285         98,985,977      mem_inst_retired.any                                          (36.43%)
    18.327367285          2,500,270      branch-instructions                                           (31.77%)
    18.327367285              7,471      branch-misses             #    0.30% of all branches          (31.77%)
    18.327367285        232,403,822      instructions              #    1.78  insn per cycle           (39.72%)
    18.327367285        130,233,173      cycles                                                        (39.72%)
    18.327367285             11,940      L1-icache-load-misses                                         (39.72%)
    18.327367285         60,477,316      L1-dcache-loads                                               (39.75%)
    18.327367285         12,598,154      L1-dcache-load-misses     #   20.83% of all L1-dcache accesses  (39.75%)
    18.327367285            134,172      L2-loads                                                      (31.80%)
    18.327367285             98,391      L2-load-misses            #   78.11% of all LL-cache accesses  (36.42%)
    18.327367285            117,754      LLC-loads                                                     (36.43%)
    18.327367285             75,747      LLC-load-misses           #   60.13% of all LL-cache accesses  (36.43%)
    18.377699276         90,771,551      mem_inst_retired.any                                          (36.49%)
    18.377699276          2,463,220      branch-instructions                                           (34.79%)
    18.377699276             65,111      branch-misses             #    2.64% of all branches          (31.65%)
    18.377699276        177,465,671      instructions              #    1.36  insn per cycle           (39.62%)
    18.377699276        130,024,004      cycles                                                        (39.62%)
    18.377699276             11,603      L1-icache-load-misses                                         (39.62%)
    18.377699276         54,755,301      L1-dcache-loads                                               (39.81%)
    18.377699276         13,173,049      L1-dcache-load-misses     #   24.06% of all L1-dcache accesses  (39.81%)
    18.377699276             96,785      L2-loads                                                      (31.85%)
    18.377699276             66,120      L2-load-misses            #   71.43% of all LL-cache accesses  (33.34%)
    18.377699276             88,357      LLC-loads                                                     (36.49%)
    18.377699276             76,705      LLC-load-misses           #   82.86% of all LL-cache accesses  (36.49%)
    18.428033770         95,868,636      mem_inst_retired.any                                          (36.42%)
    18.428033770          2,580,112      branch-instructions                                           (36.42%)
    18.428033770             17,041      branch-misses             #    0.66% of all branches          (31.79%)
    18.428033770        210,924,760      instructions              #    1.62  insn per cycle           (39.73%)
    18.428033770        130,313,302      cycles                                                        (39.73%)
    18.428033770              7,819      L1-icache-load-misses                                         (39.73%)
    18.428033770         53,677,915      L1-dcache-loads                                               (39.74%)
    18.428033770         14,065,601      L1-dcache-load-misses     #   26.20% of all L1-dcache accesses  (39.73%)
    18.428033770            133,083      L2-loads                                                      (31.79%)
    18.428033770            100,136      L2-load-misses            #   76.98% of all LL-cache accesses  (31.79%)
    18.428033770            127,076      LLC-loads                                                     (36.43%)
    18.428033770             88,084      LLC-load-misses           #   67.72% of all LL-cache accesses  (36.43%)
    18.478361002         95,194,030      mem_inst_retired.any                                          (36.51%)
    18.478361002          2,455,639      branch-instructions                                           (36.51%)
    18.478361002             56,153      branch-misses             #    2.29% of all branches          (36.33%)
    18.478361002        184,520,651      instructions              #    1.42  insn per cycle           (44.05%)
    18.478361002        129,908,455      cycles                                                        (39.58%)
    18.478361002             12,608      L1-icache-load-misses                                         (39.58%)
    18.478361002         59,268,962      L1-dcache-loads                                               (39.58%)
    18.478361002         11,010,221      L1-dcache-load-misses     #   18.58% of all L1-dcache accesses  (39.58%)
    18.478361002             69,277      L2-loads                                                      (31.87%)
    18.478361002             59,466      L2-load-misses            #   81.46% of all LL-cache accesses  (31.87%)
    18.478361002             76,722      LLC-loads                                                     (32.03%)
    18.478361002             68,374      LLC-load-misses           #   93.66% of all LL-cache accesses  (36.51%)
    18.528686680         86,624,015      mem_inst_retired.any                                          (36.41%)
    18.528686680          2,467,965      branch-instructions                                           (36.41%)
    18.528686680             64,323      branch-misses             #    2.61% of all branches          (36.41%)
    18.528686680        175,748,142      instructions              #    1.35  insn per cycle           (44.36%)
    18.528686680        130,254,247      cycles                                                        (40.87%)
    18.528686680              8,236      L1-icache-load-misses                                         (39.74%)
    18.528686680         52,557,669      L1-dcache-loads                                               (39.74%)
    18.528686680         13,664,483      L1-dcache-load-misses     #   26.00% of all L1-dcache accesses  (39.74%)
    18.528686680            133,560      L2-loads                                                      (31.79%)
    18.528686680             99,762      L2-load-misses            #   75.84% of all LL-cache accesses  (31.79%)
    18.528686680            129,521      LLC-loads                                                     (31.79%)
    18.528686680             98,101      LLC-load-misses           #   74.58% of all LL-cache accesses  (35.27%)
    18.579025290         85,994,980      mem_inst_retired.any                                          (36.53%)
    18.579025290          2,488,441      branch-instructions                                           (36.53%)
    18.579025290             45,803      branch-misses             #    1.84% of all branches          (36.53%)
    18.579025290        206,575,340      instructions              #    1.59  insn per cycle           (44.50%)
    18.579025290        130,016,162      cycles                                                        (44.49%)
    18.579025290             13,699      L1-icache-load-misses                                         (39.57%)
    18.579025290         66,524,337      L1-dcache-loads                                               (39.57%)
    18.579025290         11,069,064      L1-dcache-load-misses     #   16.64% of all L1-dcache accesses  (39.57%)
    18.579025290             79,162      L2-loads                                                      (31.60%)
    18.579025290             71,919      L2-load-misses            #   78.66% of all LL-cache accesses  (31.87%)
    18.579025290            103,708      LLC-loads                                                     (31.87%)
    18.579025290             93,877      LLC-load-misses           #  102.67% of all LL-cache accesses  (31.87%)
    18.629360952         95,186,827      mem_inst_retired.any                                          (33.98%)
    18.629360952          2,481,685      branch-instructions                                           (36.42%)
    18.629360952             37,059      branch-misses             #    1.49% of all branches          (36.42%)
    18.629360952        197,499,722      instructions              #    1.52  insn per cycle           (44.37%)
    18.629360952        130,296,172      cycles                                                        (44.37%)
    18.629360952              8,382      L1-icache-load-misses                                         (42.21%)
    18.629360952         52,170,140      L1-dcache-loads                                               (39.74%)
    18.629360952         13,565,585      L1-dcache-load-misses     #   26.00% of all L1-dcache accesses  (39.73%)
    18.629360952            133,653      L2-loads                                                      (31.79%)
    18.629360952             97,669      L2-load-misses            #   75.08% of all LL-cache accesses  (31.79%)
    18.629360952            126,503      LLC-loads                                                     (31.79%)
    18.629360952             84,853      LLC-load-misses           #   65.23% of all LL-cache accesses  (31.79%)
    18.679685990         77,964,480      mem_inst_retired.any                                          (31.80%)
    18.679685990          2,263,043      branch-instructions                                           (36.49%)
    18.679685990             38,339      branch-misses             #    1.69% of all branches          (36.53%)
    18.679685990        186,957,411      instructions              #    1.44  insn per cycle           (44.52%)
    18.679685990        129,575,371      cycles                                                        (44.61%)
    18.679685990              8,645      L1-icache-load-misses                                         (44.61%)
    18.679685990         64,722,066      L1-dcache-loads                                               (39.81%)
    18.679685990         12,215,567      L1-dcache-load-misses     #   18.87% of all L1-dcache accesses  (39.82%)
    18.679685990            120,635      L2-loads                                                      (31.58%)
    18.679685990             99,623      L2-load-misses            #   76.06% of all LL-cache accesses  (31.53%)
    18.679685990            141,327      LLC-loads                                                     (31.65%)
    18.679685990             96,202      LLC-load-misses           #   73.45% of all LL-cache accesses  (31.55%)
    18.730039762         91,505,968      mem_inst_retired.any                                          (31.79%)
    18.730039762          2,147,249      branch-instructions                                           (32.62%)
    18.730039762             20,421      branch-misses             #    0.95% of all branches          (36.41%)
    18.730039762        189,732,144      instructions              #    1.46  insn per cycle           (44.36%)
    18.730039762        130,014,963      cycles                                                        (44.36%)
    18.730039762             24,490      L1-icache-load-misses                                         (44.36%)
    18.730039762         48,185,675      L1-dcache-loads                                               (43.56%)
    18.730039762         11,950,870      L1-dcache-load-misses     #   24.80% of all L1-dcache accesses  (39.74%)
    18.730039762            121,879      L2-loads                                                      (31.79%)
    18.730039762             84,816      L2-load-misses            #   75.60% of all LL-cache accesses  (31.79%)
    18.730039762            102,509      LLC-loads                                                     (31.79%)
    18.730039762             67,158      LLC-load-misses           #   59.86% of all LL-cache accesses  (31.80%)
    18.780368412         80,959,613      mem_inst_retired.any                                          (31.82%)
    18.780368412          2,345,331      branch-instructions                                           (31.83%)
    18.780368412             55,305      branch-misses             #    2.36% of all branches          (35.98%)
    18.780368412        171,020,619      instructions              #    1.32  insn per cycle           (44.41%)
    18.780368412        129,989,279      cycles                                                        (44.41%)
    18.780368412             19,841      L1-icache-load-misses                                         (44.40%)
    18.780368412         54,417,719      L1-dcache-loads                                               (44.40%)
    18.780368412         10,521,720      L1-dcache-load-misses     #   19.34% of all L1-dcache accesses  (40.28%)
    18.780368412            120,373      L2-loads                                                      (31.72%)
    18.780368412             99,179      L2-load-misses            #   78.59% of all LL-cache accesses  (31.72%)
    18.780368412            132,014      LLC-loads                                                     (31.72%)
    18.780368412             98,951      LLC-load-misses           #   78.41% of all LL-cache accesses  (31.72%)
    18.830691466        102,264,548      mem_inst_retired.any                                          (31.79%)
    18.830691466          2,510,727      branch-instructions                                           (31.79%)
    18.830691466              6,801      branch-misses             #    0.27% of all branches          (31.80%)
    18.830691466        218,977,037      instructions              #    1.68  insn per cycle           (44.37%)
    18.830691466        130,215,995      cycles                                                        (44.37%)
    18.830691466             14,067      L1-icache-load-misses                                         (44.37%)
    18.830691466         55,576,859      L1-dcache-loads                                               (44.36%)
    18.830691466         12,844,776      L1-dcache-load-misses     #   23.11% of all L1-dcache accesses  (44.37%)
    18.830691466            127,033      L2-loads                                                      (31.80%)
    18.830691466             84,603      L2-load-misses            #   74.21% of all LL-cache accesses  (31.80%)
    18.830691466            100,988      LLC-loads                                                     (31.78%)
    18.830691466             63,339      LLC-load-misses           #   55.56% of all LL-cache accesses  (31.79%)
    18.881028907         83,510,663      mem_inst_retired.any                                          (31.79%)
    18.881028907          2,405,475      branch-instructions                                           (31.79%)
    18.881028907             62,880      branch-misses             #    2.61% of all branches          (31.79%)
    18.881028907        177,802,671      instructions              #    1.37  insn per cycle           (42.58%)
    18.881028907        130,214,812      cycles                                                        (44.37%)
    18.881028907             17,041      L1-icache-load-misses                                         (44.37%)
    18.881028907         51,759,391      L1-dcache-loads                                               (44.37%)
    18.881028907         13,010,905      L1-dcache-load-misses     #   25.14% of all L1-dcache accesses  (44.37%)
    18.881028907            138,676      L2-loads                                                      (31.79%)
    18.881028907             98,929      L2-load-misses            #   73.64% of all LL-cache accesses  (31.78%)
    18.881028907            129,997      LLC-loads                                                     (31.79%)
    18.881028907             98,489      LLC-load-misses           #   73.32% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    18.931354796        102,756,483      mem_inst_retired.any                                          (31.65%)
    18.931354796          2,554,977      branch-instructions                                           (31.71%)
    18.931354796             21,426      branch-misses             #    0.84% of all branches          (31.76%)
    18.931354796        202,229,432      instructions              #    1.56  insn per cycle           (39.73%)
    18.931354796        130,008,124      cycles                                                        (44.46%)
    18.931354796             12,337      L1-icache-load-misses                                         (44.46%)
    18.931354796         53,512,603      L1-dcache-loads                                               (44.46%)
    18.931354796         13,156,049      L1-dcache-load-misses     #   24.58% of all L1-dcache accesses  (44.45%)
    18.931354796             93,277      L2-loads                                                      (31.86%)
    18.931354796             60,866      L2-load-misses            #   74.24% of all LL-cache accesses  (31.80%)
    18.931354796             70,700      LLC-loads                                                     (31.75%)
    18.931354796             60,335      LLC-load-misses           #   73.59% of all LL-cache accesses  (31.65%)
    18.981686764         83,807,913      mem_inst_retired.any                                          (31.79%)
    18.981686764          2,407,834      branch-instructions                                           (31.79%)
    18.981686764             60,899      branch-misses             #    2.53% of all branches          (31.79%)
    18.981686764        178,314,554      instructions              #    1.37  insn per cycle           (39.73%)
    18.981686764        130,251,038      cycles                                                        (41.26%)
    18.981686764             14,209      L1-icache-load-misses                                         (44.36%)
    18.981686764         56,506,894      L1-dcache-loads                                               (44.37%)
    18.981686764         12,817,207      L1-dcache-load-misses     #   22.68% of all L1-dcache accesses  (44.37%)
    18.981686764            125,247      L2-loads                                                      (34.91%)
    18.981686764             99,096      L2-load-misses            #   76.69% of all LL-cache accesses  (31.79%)
    18.981686764            133,200      LLC-loads                                                     (31.79%)
    18.981686764             96,833      LLC-load-misses           #   74.93% of all LL-cache accesses  (31.79%)
    19.032018523         94,086,954      mem_inst_retired.any                                          (31.78%)
    19.032018523          2,434,420      branch-instructions                                           (31.79%)
    19.032018523             59,558      branch-misses             #    2.45% of all branches          (31.79%)
    19.032018523        177,337,064      instructions              #    1.36  insn per cycle           (39.74%)
    19.032018523        130,252,997      cycles                                                        (39.73%)
    19.032018523             16,132      L1-icache-load-misses                                         (44.37%)
    19.032018523         56,717,603      L1-dcache-loads                                               (44.37%)
    19.032018523         12,110,722      L1-dcache-load-misses     #   21.35% of all L1-dcache accesses  (44.37%)
    19.032018523             82,808      L2-loads                                                      (36.43%)
    19.032018523             59,362      L2-load-misses            #   74.21% of all LL-cache accesses  (31.79%)
    19.032018523             77,178      LLC-loads                                                     (31.79%)
    19.032018523             63,883      LLC-load-misses           #   79.86% of all LL-cache accesses  (31.79%)
    19.082338979         86,341,960      mem_inst_retired.any                                          (31.80%)
    19.082338979          2,466,161      branch-instructions                                           (31.80%)
    19.082338979             40,677      branch-misses             #    1.65% of all branches          (31.80%)
    19.082338979        207,221,623      instructions              #    1.59  insn per cycle           (39.75%)
    19.082338979        130,237,342      cycles                                                        (39.74%)
    19.082338979             13,545      L1-icache-load-misses                                         (39.95%)
    19.082338979         64,056,874      L1-dcache-loads                                               (44.35%)
    19.082338979         11,904,066      L1-dcache-load-misses     #   18.58% of all L1-dcache accesses  (44.36%)
    19.082338979            114,588      L2-loads                                                      (36.41%)
    19.082338979             97,029      L2-load-misses            #   78.52% of all LL-cache accesses  (36.22%)
    19.082338979            132,552      LLC-loads                                                     (31.80%)
    19.082338979            100,105      LLC-load-misses           #   81.01% of all LL-cache accesses  (31.80%)
    19.132671283         82,503,924      mem_inst_retired.any                                          (31.79%)
    19.132671283          2,428,755      branch-instructions                                           (31.79%)
    19.132671283             63,946      branch-misses             #    2.63% of all branches          (31.79%)
    19.132671283        174,656,697      instructions              #    1.34  insn per cycle           (39.73%)
    19.132671283        130,241,893      cycles                                                        (39.74%)
    19.132671283             11,490      L1-icache-load-misses                                         (39.74%)
    19.132671283         52,215,727      L1-dcache-loads                                               (43.28%)
    19.132671283         12,890,887      L1-dcache-load-misses     #   24.69% of all L1-dcache accesses  (44.36%)
    19.132671283            103,106      L2-loads                                                      (36.42%)
    19.132671283             75,764      L2-load-misses            #   73.00% of all LL-cache accesses  (36.42%)
    19.132671283            104,469      LLC-loads                                                     (32.90%)
    19.132671283             92,678      LLC-load-misses           #   89.30% of all LL-cache accesses  (31.79%)
    19.183010851         94,168,066      mem_inst_retired.any                                          (31.78%)
    19.183010851          2,475,385      branch-instructions                                           (31.78%)
    19.183010851             12,639      branch-misses             #    0.51% of all branches          (31.78%)
    19.183010851        233,547,097      instructions              #    1.79  insn per cycle           (39.73%)
    19.183010851        130,299,897      cycles                                                        (39.73%)
    19.183010851             11,881      L1-icache-load-misses                                         (39.73%)
    19.183010851         65,223,060      L1-dcache-loads                                               (39.73%)
    19.183010851         12,083,797      L1-dcache-load-misses     #   18.53% of all L1-dcache accesses  (44.38%)
    19.183010851            110,394      L2-loads                                                      (36.44%)
    19.183010851             92,782      L2-load-misses            #   78.11% of all LL-cache accesses  (36.43%)
    19.183010851            127,168      LLC-loads                                                     (36.44%)
    19.183010851             85,696      LLC-load-misses           #   72.15% of all LL-cache accesses  (31.78%)
    19.233341185         84,644,573      mem_inst_retired.any                                          (31.79%)
    19.233341185          2,430,992      branch-instructions                                           (31.79%)
    19.233341185             62,656      branch-misses             #    2.58% of all branches          (31.79%)
    19.233341185        173,630,802      instructions              #    1.33  insn per cycle           (39.74%)
    19.233341185        130,243,011      cycles                                                        (39.73%)
    19.233341185             14,442      L1-icache-load-misses                                         (39.74%)
    19.233341185         53,071,351      L1-dcache-loads                                               (39.73%)
    19.233341185         13,702,569      L1-dcache-load-misses     #   25.82% of all L1-dcache accesses  (41.94%)
    19.233341185            135,136      L2-loads                                                      (36.42%)
    19.233341185             99,066      L2-load-misses            #   74.61% of all LL-cache accesses  (36.42%)
    19.233341185            130,425      LLC-loads                                                     (36.42%)
    19.233341185             98,540      LLC-load-misses           #   74.21% of all LL-cache accesses  (34.24%)
    19.283677673        104,740,693      mem_inst_retired.any                                          (31.79%)
    19.283677673          2,591,604      branch-instructions                                           (31.79%)
    19.283677673              6,638      branch-misses             #    0.26% of all branches          (31.79%)
    19.283677673        230,547,270      instructions              #    1.77  insn per cycle           (39.73%)
    19.283677673        130,289,533      cycles                                                        (39.73%)
    19.283677673             15,029      L1-icache-load-misses                                         (39.73%)
    19.283677673         57,130,268      L1-dcache-loads                                               (39.73%)
    19.283677673         13,332,638      L1-dcache-load-misses     #   23.34% of all L1-dcache accesses  (39.73%)
    19.283677673            129,183      L2-loads                                                      (36.43%)
    19.283677673             85,313      L2-load-misses            #   75.20% of all LL-cache accesses  (36.43%)
    19.283677673             97,720      LLC-loads                                                     (36.43%)
    19.283677673             65,648      LLC-load-misses           #   57.86% of all LL-cache accesses  (36.43%)
    19.334033416         85,525,170      mem_inst_retired.any                                          (35.56%)
    19.334033416          2,425,888      branch-instructions                                           (31.77%)
    19.334033416             62,272      branch-misses             #    2.57% of all branches          (31.77%)
    19.334033416        173,960,344      instructions              #    1.33  insn per cycle           (39.72%)
    19.334033416        130,333,125      cycles                                                        (39.72%)
    19.334033416             14,203      L1-icache-load-misses                                         (39.71%)
    19.334033416         55,426,233      L1-dcache-loads                                               (39.72%)
    19.334033416         12,228,364      L1-dcache-load-misses     #   22.06% of all L1-dcache accesses  (39.72%)
    19.334033416             84,307      L2-loads                                                      (32.65%)
    19.334033416             66,631      L2-load-misses            #   72.64% of all LL-cache accesses  (36.45%)
    19.334033416             99,151      LLC-loads                                                     (36.45%)
    19.334033416             83,708      LLC-load-misses           #   91.26% of all LL-cache accesses  (36.45%)
    19.384354468         99,263,179      mem_inst_retired.any                                          (36.41%)
    19.384354468          2,558,392      branch-instructions                                           (32.24%)
    19.384354468             33,080      branch-misses             #    1.29% of all branches          (31.78%)
    19.384354468        197,927,981      instructions              #    1.52  insn per cycle           (39.73%)
    19.384354468        130,175,984      cycles                                                        (39.73%)
    19.384354468             15,990      L1-icache-load-misses                                         (39.73%)
    19.384354468         50,683,839      L1-dcache-loads                                               (39.75%)
    19.384354468         13,614,598      L1-dcache-load-misses     #   26.86% of all L1-dcache accesses  (39.75%)
    19.384354468            134,241      L2-loads                                                      (31.80%)
    19.384354468             94,686      L2-load-misses            #   73.82% of all LL-cache accesses  (35.94%)
    19.384354468            122,281      LLC-loads                                                     (36.42%)
    19.384354468             79,633      LLC-load-misses           #   62.09% of all LL-cache accesses  (36.41%)
    19.434681785         92,532,604      mem_inst_retired.any                                          (36.42%)
    19.434681785          2,473,637      branch-instructions                                           (36.42%)
    19.434681785             58,000      branch-misses             #    2.34% of all branches          (31.79%)
    19.434681785        188,153,903      instructions              #    1.44  insn per cycle           (39.74%)
    19.434681785        130,265,581      cycles                                                        (39.74%)
    19.434681785             14,147      L1-icache-load-misses                                         (39.74%)
    19.434681785         64,186,552      L1-dcache-loads                                               (39.74%)
    19.434681785         10,881,021      L1-dcache-load-misses     #   16.95% of all L1-dcache accesses  (39.74%)
    19.434681785             76,760      L2-loads                                                      (31.79%)
    19.434681785             59,062      L2-load-misses            #   71.13% of all LL-cache accesses  (31.79%)
    19.434681785             89,297      LLC-loads                                                     (36.42%)
    19.434681785             79,560      LLC-load-misses           #   95.82% of all LL-cache accesses  (36.42%)
    19.485022712         82,766,131      mem_inst_retired.any                                          (36.44%)
    19.485022712          2,446,427      branch-instructions                                           (36.44%)
    19.485022712             66,578      branch-misses             #    2.72% of all branches          (33.58%)
    19.485022712        169,643,264      instructions              #    1.30  insn per cycle           (41.54%)
    19.485022712        130,216,008      cycles                                                        (39.72%)
    19.485022712             14,445      L1-icache-load-misses                                         (39.72%)
    19.485022712         48,236,000      L1-dcache-loads                                               (39.72%)
    19.485022712         12,531,248      L1-dcache-load-misses     #   25.98% of all L1-dcache accesses  (39.72%)
    19.485022712            132,742      L2-loads                                                      (31.78%)
    19.485022712             97,068      L2-load-misses            #   73.62% of all LL-cache accesses  (31.78%)
    19.485022712            130,952      LLC-loads                                                     (34.63%)
    19.485022712             98,320      LLC-load-misses           #   74.57% of all LL-cache accesses  (36.44%)
    19.535383137         82,991,759      mem_inst_retired.any                                          (36.46%)
    19.535383137          2,421,773      branch-instructions                                           (36.46%)
    19.535383137             37,542      branch-misses             #    1.55% of all branches          (36.46%)
    19.535383137        208,815,677      instructions              #    1.60  insn per cycle           (44.40%)
    19.535383137        130,337,556      cycles                                                        (39.71%)
    19.535383137             12,024      L1-icache-load-misses                                         (39.71%)
    19.535383137         66,358,833      L1-dcache-loads                                               (39.71%)
    19.535383137         10,980,114      L1-dcache-load-misses     #   16.55% of all L1-dcache accesses  (39.71%)
    19.535383137             83,337      L2-loads                                                      (31.77%)
    19.535383137             77,626      L2-load-misses            #   77.86% of all LL-cache accesses  (31.77%)
    19.535383137            116,054      LLC-loads                                                     (31.77%)
    19.535383137             97,697      LLC-load-misses           #   98.00% of all LL-cache accesses  (36.47%)
    19.585713253         68,741,529      mem_inst_retired.any                                          (36.42%)
    19.585713253          1,940,272      branch-instructions                                           (36.42%)
    19.585713253             48,090      branch-misses             #    2.48% of all branches          (36.42%)
    19.585713253        130,551,721      instructions              #    1.00  insn per cycle           (44.36%)
    19.585713253        130,021,460      cycles                                                        (42.91%)
    19.585713253              8,423      L1-icache-load-misses                                         (39.73%)
    19.585713253         33,796,568      L1-dcache-loads                                               (39.74%)
    19.585713253          8,989,127      L1-dcache-load-misses     #   26.60% of all L1-dcache accesses  (39.74%)
    19.585713253             81,177      L2-loads                                                      (31.79%)
    19.585713253             57,411      L2-load-misses            #   68.62% of all LL-cache accesses  (31.79%)
    19.585713253             86,142      LLC-loads                                                     (31.79%)
    19.585713253             73,967      LLC-load-misses           #   88.41% of all LL-cache accesses  (33.23%)
    19.636057288         86,509,285      mem_inst_retired.any                                          (36.44%)
    19.636057288          2,397,239      branch-instructions                                           (36.44%)
    19.636057288             53,455      branch-misses             #    2.23% of all branches          (36.44%)
    19.636057288        184,042,939      instructions              #    1.41  insn per cycle           (44.38%)
    19.636057288        130,267,374      cycles                                                        (44.38%)
    19.636057288             11,986      L1-icache-load-misses                                         (39.72%)
    19.636057288         63,999,374      L1-dcache-loads                                               (39.72%)
    19.636057288         10,786,902      L1-dcache-load-misses     #   16.85% of all L1-dcache accesses  (39.72%)
    19.636057288             76,543      L2-loads                                                      (31.78%)
    19.636057288             62,406      L2-load-misses            #   72.96% of all LL-cache accesses  (31.78%)
    19.636057288             94,515      LLC-loads                                                     (31.78%)
    19.636057288             82,569      LLC-load-misses           #   96.54% of all LL-cache accesses  (31.78%)
    19.686462385         87,517,433      mem_inst_retired.any                                          (31.88%)
    19.686462385          2,424,789      branch-instructions                                           (36.51%)
    19.686462385             42,274      branch-misses             #    1.74% of all branches          (36.51%)
    19.686462385        189,945,711      instructions              #    1.46  insn per cycle           (44.45%)
    19.686462385        130,432,898      cycles                                                        (44.45%)
    19.686462385             11,123      L1-icache-load-misses                                         (44.34%)
    19.686462385         50,635,651      L1-dcache-loads                                               (39.68%)
    19.686462385         13,257,311      L1-dcache-load-misses     #   26.18% of all L1-dcache accesses  (39.68%)
    19.686462385            134,904      L2-loads                                                      (31.74%)
    19.686462385             98,575      L2-load-misses            #   73.58% of all LL-cache accesses  (31.74%)
    19.686462385            133,041      LLC-loads                                                     (31.74%)
    19.686462385             95,005      LLC-load-misses           #   70.91% of all LL-cache accesses  (31.74%)
    19.736786649         81,591,563      mem_inst_retired.any                                          (31.80%)
    19.736786649          2,403,012      branch-instructions                                           (35.11%)
    19.736786649             43,725      branch-misses             #    1.82% of all branches          (36.42%)
    19.736786649        201,136,432      instructions              #    1.54  insn per cycle           (44.37%)
    19.736786649        130,204,116      cycles                                                        (44.37%)
    19.736786649             13,066      L1-icache-load-misses                                         (44.35%)
    19.736786649         65,974,517      L1-dcache-loads                                               (41.07%)
    19.736786649         11,117,571      L1-dcache-load-misses     #   16.85% of all L1-dcache accesses  (39.73%)
    19.736786649            103,484      L2-loads                                                      (31.78%)
    19.736786649             84,457      L2-load-misses            #   71.55% of all LL-cache accesses  (31.80%)
    19.736786649            132,598      LLC-loads                                                     (31.80%)
    19.736786649            102,527      LLC-load-misses           #   86.86% of all LL-cache accesses  (31.80%)
    19.787250667         99,575,178      mem_inst_retired.any                                          (31.70%)
    19.787250667          2,463,159      branch-instructions                                           (31.70%)
    19.787250667             17,947      branch-misses             #    0.73% of all branches          (36.59%)
    19.787250667        215,323,749      instructions              #    1.65  insn per cycle           (44.52%)
    19.787250667        130,625,329      cycles                                                        (44.51%)
    19.787250667             11,840      L1-icache-load-misses                                         (44.52%)
    19.787250667         54,649,460      L1-dcache-loads                                               (44.52%)
    19.787250667         13,505,370      L1-dcache-load-misses     #   24.71% of all L1-dcache accesses  (39.63%)
    19.787250667            131,681      L2-loads                                                      (31.71%)
    19.787250667             95,100      L2-load-misses            #   77.81% of all LL-cache accesses  (31.71%)
    19.787250667            112,746      LLC-loads                                                     (31.71%)
    19.787250667             74,699      LLC-load-misses           #   61.12% of all LL-cache accesses  (31.71%)
    19.837584607         83,807,731      mem_inst_retired.any                                          (31.79%)
    19.837584607          2,427,591      branch-instructions                                           (31.79%)
    19.837584607             60,879      branch-misses             #    2.51% of all branches          (33.52%)
    19.837584607        180,620,588      instructions              #    1.39  insn per cycle           (44.36%)
    19.837584607        130,249,330      cycles                                                        (44.36%)
    19.837584607             11,748      L1-icache-load-misses                                         (44.36%)
    19.837584607         57,685,370      L1-dcache-loads                                               (44.37%)
    19.837584607         12,706,782      L1-dcache-load-misses     #   22.03% of all L1-dcache accesses  (42.66%)
    19.837584607            134,019      L2-loads                                                      (31.79%)
    19.837584607            104,808      L2-load-misses            #   78.30% of all LL-cache accesses  (31.79%)
    19.837584607            133,692      LLC-loads                                                     (31.79%)
    19.837584607             98,800      LLC-load-misses           #   73.81% of all LL-cache accesses  (31.79%)
    19.887917464        102,547,364      mem_inst_retired.any                                          (31.79%)
    19.887917464          2,545,107      branch-instructions                                           (31.78%)
    19.887917464             11,811      branch-misses             #    0.46% of all branches          (31.78%)
    19.887917464        208,199,253      instructions              #    1.60  insn per cycle           (44.37%)
    19.887917464        130,283,472      cycles                                                        (44.37%)
    19.887917464             11,436      L1-icache-load-misses                                         (44.38%)
    19.887917464         54,691,096      L1-dcache-loads                                               (44.38%)
    19.887917464         13,030,034      L1-dcache-load-misses     #   23.82% of all L1-dcache accesses  (44.38%)
    19.887917464            106,854      L2-loads                                                      (31.79%)
    19.887917464             66,802      L2-load-misses            #   72.38% of all LL-cache accesses  (31.78%)
    19.887917464             77,731      LLC-loads                                                     (31.78%)
    19.887917464             53,130      LLC-load-misses           #   57.57% of all LL-cache accesses  (31.79%)
    19.938274822         84,985,625      mem_inst_retired.any                                          (31.78%)
    19.938274822          2,472,411      branch-instructions                                           (31.77%)
    19.938274822             65,081      branch-misses             #    2.63% of all branches          (31.77%)
    19.938274822        179,613,504      instructions              #    1.38  insn per cycle           (40.12%)
    19.938274822        130,328,226      cycles                                                        (44.39%)
    19.938274822             10,443      L1-icache-load-misses                                         (44.39%)
    19.938274822         52,633,998      L1-dcache-loads                                               (44.39%)
    19.938274822         13,552,553      L1-dcache-load-misses     #   25.75% of all L1-dcache accesses  (44.39%)
    19.938274822            132,359      L2-loads                                                      (31.78%)
    19.938274822             98,549      L2-load-misses            #   72.85% of all LL-cache accesses  (31.78%)
    19.938274822            138,198      LLC-loads                                                     (31.78%)
    19.938274822            101,131      LLC-load-misses           #   74.76% of all LL-cache accesses  (31.78%)
    19.988603205        100,630,249      mem_inst_retired.any                                          (31.79%)
    19.988603205          2,500,182      branch-instructions                                           (31.79%)
    19.988603205             54,622      branch-misses             #    2.18% of all branches          (31.79%)
    19.988603205        187,157,605      instructions              #    1.44  insn per cycle           (39.74%)
    19.988603205        130,294,791      cycles                                                        (43.41%)
    19.988603205             13,099      L1-icache-load-misses                                         (44.36%)
    19.988603205         58,336,132      L1-dcache-loads                                               (44.36%)
    19.988603205         11,878,518      L1-dcache-load-misses     #   20.36% of all L1-dcache accesses  (44.36%)
    19.988603205             70,134      L2-loads                                                      (32.77%)
    19.988603205             59,770      L2-load-misses            #   82.71% of all LL-cache accesses  (31.80%)
    19.988603205             74,395      LLC-loads                                                     (31.79%)
    19.988603205             60,372      LLC-load-misses           #   83.54% of all LL-cache accesses  (31.79%)
    20.038923274         84,399,004      mem_inst_retired.any                                          (31.79%)
    20.038923274          2,429,741      branch-instructions                                           (31.80%)
    20.038923274             46,853      branch-misses             #    1.93% of all branches          (31.80%)
    20.038923274        199,378,361      instructions              #    1.53  insn per cycle           (39.75%)
    20.038923274        130,244,193      cycles                                                        (39.74%)
    20.038923274              9,781      L1-icache-load-misses                                         (44.36%)
    20.038923274         61,110,090      L1-dcache-loads                                               (44.36%)
    20.038923274         12,192,522      L1-dcache-load-misses     #   19.95% of all L1-dcache accesses  (44.36%)
    20.038923274            124,460      L2-loads                                                      (36.41%)
    20.038923274             98,175      L2-load-misses            #   76.92% of all LL-cache accesses  (31.79%)
    20.038923274            130,801      LLC-loads                                                     (31.80%)
    20.038923274             97,760      LLC-load-misses           #   76.60% of all LL-cache accesses  (31.80%)
    20.089252424         84,635,419      mem_inst_retired.any                                          (31.79%)
    20.089252424          2,433,715      branch-instructions                                           (31.79%)
    20.089252424             64,412      branch-misses             #    2.65% of all branches          (31.79%)
    20.089252424        172,231,811      instructions              #    1.32  insn per cycle           (39.74%)
    20.089252424        130,271,519      cycles                                                        (39.74%)
    20.089252424             14,334      L1-icache-load-misses                                         (42.12%)
    20.089252424         55,220,487      L1-dcache-loads                                               (44.36%)
    20.089252424         12,790,906      L1-dcache-load-misses     #   23.16% of all L1-dcache accesses  (44.36%)
    20.089252424             95,453      L2-loads                                                      (36.42%)
    20.089252424             67,541      L2-load-misses            #   68.19% of all LL-cache accesses  (34.06%)
    20.089252424            102,650      LLC-loads                                                     (31.79%)
    20.089252424             86,970      LLC-load-misses           #   87.80% of all LL-cache accesses  (31.79%)
    20.139576937         93,870,692      mem_inst_retired.any                                          (31.79%)
    20.139576937          2,490,936      branch-instructions                                           (31.79%)
    20.139576937             14,340      branch-misses             #    0.58% of all branches          (31.79%)
    20.139576937        233,492,652      instructions              #    1.79  insn per cycle           (39.74%)
    20.139576937        130,274,932      cycles                                                        (39.74%)
    20.139576937             10,233      L1-icache-load-misses                                         (39.74%)
    20.139576937         65,206,315      L1-dcache-loads                                               (44.36%)
    20.139576937         12,079,553      L1-dcache-load-misses     #   18.53% of all L1-dcache accesses  (44.36%)
    20.139576937            105,970      L2-loads                                                      (36.42%)
    20.139576937             92,347      L2-load-misses            #   79.38% of all LL-cache accesses  (36.42%)
    20.139576937            126,713      LLC-loads                                                     (31.79%)
    20.139576937             90,908      LLC-load-misses           #   78.14% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    20.189894248         85,547,326      mem_inst_retired.any                                          (31.80%)
    20.189894248          2,445,835      branch-instructions                                           (31.80%)
    20.189894248             62,839      branch-misses             #    2.57% of all branches          (31.80%)
    20.189894248        173,027,699      instructions              #    1.33  insn per cycle           (39.75%)
    20.189894248        130,250,339      cycles                                                        (39.75%)
    20.189894248              9,711      L1-icache-load-misses                                         (39.75%)
    20.189894248         51,428,613      L1-dcache-loads                                               (40.83%)
    20.189894248         13,375,062      L1-dcache-load-misses     #   26.01% of all L1-dcache accesses  (44.35%)
    20.189894248            135,027      L2-loads                                                      (36.40%)
    20.189894248            101,029      L2-load-misses            #   74.52% of all LL-cache accesses  (36.40%)
    20.189894248            136,105      LLC-loads                                                     (35.34%)
    20.189894248            102,563      LLC-load-misses           #   75.66% of all LL-cache accesses  (31.80%)
    20.240232063        103,895,499      mem_inst_retired.any                                          (31.79%)
    20.240232063          2,567,840      branch-instructions                                           (31.77%)
    20.240232063              7,198      branch-misses             #    0.28% of all branches          (31.77%)
    20.240232063        232,751,743      instructions              #    1.79  insn per cycle           (39.72%)
    20.240232063        130,259,331      cycles                                                        (39.72%)
    20.240232063             12,534      L1-icache-load-misses                                         (39.72%)
    20.240232063         58,305,447      L1-dcache-loads                                               (39.74%)
    20.240232063         13,124,982      L1-dcache-load-misses     #   22.51% of all L1-dcache accesses  (44.17%)
    20.240232063            130,269      L2-loads                                                      (36.44%)
    20.240232063             85,531      L2-load-misses            #   74.44% of all LL-cache accesses  (36.43%)
    20.240232063             99,528      LLC-loads                                                     (36.43%)
    20.240232063             61,558      LLC-load-misses           #   53.58% of all LL-cache accesses  (32.03%)
    20.290557923         84,492,526      mem_inst_retired.any                                          (31.79%)
    20.290557923          2,466,402      branch-instructions                                           (31.79%)
    20.290557923             63,666      branch-misses             #    2.58% of all branches          (31.79%)
    20.290557923        178,157,363      instructions              #    1.37  insn per cycle           (39.74%)
    20.290557923        130,283,393      cycles                                                        (39.74%)
    20.290557923              8,872      L1-icache-load-misses                                         (39.74%)
    20.290557923         56,445,919      L1-dcache-loads                                               (39.74%)
    20.290557923         12,566,478      L1-dcache-load-misses     #   22.26% of all L1-dcache accesses  (39.74%)
    20.290557923             96,849      L2-loads                                                      (36.42%)
    20.290557923             76,740      L2-load-misses            #   73.12% of all LL-cache accesses  (36.42%)
    20.290557923            113,047      LLC-loads                                                     (36.42%)
    20.290557923             93,906      LLC-load-misses           #   89.48% of all LL-cache accesses  (36.42%)
    20.340879516        103,434,573      mem_inst_retired.any                                          (33.29%)
    20.340879516          2,590,216      branch-instructions                                           (31.79%)
    20.340879516             32,189      branch-misses             #    1.24% of all branches          (31.79%)
    20.340879516        197,845,346      instructions              #    1.52  insn per cycle           (39.74%)
    20.340879516        130,273,087      cycles                                                        (39.74%)
    20.340879516              8,937      L1-icache-load-misses                                         (39.74%)
    20.340879516         51,792,018      L1-dcache-loads                                               (39.74%)
    20.340879516         13,771,024      L1-dcache-load-misses     #   26.59% of all L1-dcache accesses  (39.74%)
    20.340879516            126,576      L2-loads                                                      (34.90%)
    20.340879516             85,384      L2-load-misses            #   73.78% of all LL-cache accesses  (36.41%)
    20.340879516            104,892      LLC-loads                                                     (36.41%)
    20.340879516             70,286      LLC-load-misses           #   60.73% of all LL-cache accesses  (36.41%)
    20.391212780         88,045,291      mem_inst_retired.any                                          (36.43%)
    20.391212780          2,437,613      branch-instructions                                           (31.79%)
    20.391212780             57,783      branch-misses             #    2.37% of all branches          (31.79%)
    20.391212780        185,619,562      instructions              #    1.42  insn per cycle           (39.73%)
    20.391212780        130,307,484      cycles                                                        (39.73%)
    20.391212780              8,650      L1-icache-load-misses                                         (39.73%)
    20.391212780         63,908,817      L1-dcache-loads                                               (39.73%)
    20.391212780         10,891,931      L1-dcache-load-misses     #   17.04% of all L1-dcache accesses  (39.73%)
    20.391212780             77,133      L2-loads                                                      (31.79%)
    20.391212780             65,998      L2-load-misses            #   74.26% of all LL-cache accesses  (36.43%)
    20.391212780            100,623      LLC-loads                                                     (36.43%)
    20.391212780             85,784      LLC-load-misses           #   96.52% of all LL-cache accesses  (36.43%)
    20.441532358         86,620,793      mem_inst_retired.any                                          (36.41%)
    20.441532358          2,433,065      branch-instructions                                           (34.60%)
    20.441532358             65,214      branch-misses             #    2.68% of all branches          (31.80%)
    20.441532358        170,020,342      instructions              #    1.31  insn per cycle           (39.75%)
    20.441532358        130,244,742      cycles                                                        (39.75%)
    20.441532358             10,926      L1-icache-load-misses                                         (39.75%)
    20.441532358         52,131,650      L1-dcache-loads                                               (39.74%)
    20.441532358         13,652,574      L1-dcache-load-misses     #   26.19% of all L1-dcache accesses  (39.75%)
    20.441532358            131,082      L2-loads                                                      (31.80%)
    20.441532358             97,076      L2-load-misses            #   78.24% of all LL-cache accesses  (33.59%)
    20.441532358            117,079      LLC-loads                                                     (36.40%)
    20.441532358             90,358      LLC-load-misses           #   72.82% of all LL-cache accesses  (36.40%)
    20.491874662         84,970,437      mem_inst_retired.any                                          (36.44%)
    20.491874662          2,448,050      branch-instructions                                           (36.45%)
    20.491874662             28,207      branch-misses             #    1.15% of all branches          (31.78%)
    20.491874662        217,197,756      instructions              #    1.67  insn per cycle           (39.72%)
    20.491874662        130,313,121      cycles                                                        (39.72%)
    20.491874662             17,287      L1-icache-load-misses                                         (39.72%)
    20.491874662         61,805,032      L1-dcache-loads                                               (39.71%)
    20.491874662         10,258,141      L1-dcache-load-misses     #   16.60% of all L1-dcache accesses  (39.71%)
    20.491874662             83,161      L2-loads                                                      (31.77%)
    20.491874662             72,080      L2-load-misses            #   73.17% of all LL-cache accesses  (31.77%)
    20.491874662            113,848      LLC-loads                                                     (36.45%)
    20.491874662             95,029      LLC-load-misses           #   96.47% of all LL-cache accesses  (36.46%)
    20.542230991         86,638,758      mem_inst_retired.any                                          (36.45%)
    20.542230991          2,404,722      branch-instructions                                           (36.44%)
    20.542230991             57,505      branch-misses             #    2.39% of all branches          (35.97%)
    20.542230991        173,736,017      instructions              #    1.33  insn per cycle           (43.92%)
    20.542230991        130,215,967      cycles                                                        (39.73%)
    20.542230991             16,677      L1-icache-load-misses                                         (39.72%)
    20.542230991         49,827,560      L1-dcache-loads                                               (39.72%)
    20.542230991         12,774,585      L1-dcache-load-misses     #   25.64% of all L1-dcache accesses  (39.72%)
    20.542230991            126,536      L2-loads                                                      (31.78%)
    20.542230991             94,624      L2-load-misses            #   75.91% of all LL-cache accesses  (31.78%)
    20.542230991            122,758      LLC-loads                                                     (32.23%)
    20.542230991             89,687      LLC-load-misses           #   71.95% of all LL-cache accesses  (36.44%)
    20.592553942         87,393,563      mem_inst_retired.any                                          (36.41%)
    20.592553942          2,363,548      branch-instructions                                           (36.41%)
    20.592553942             20,333      branch-misses             #    0.86% of all branches          (36.41%)
    20.592553942        215,212,136      instructions              #    1.65  insn per cycle           (44.36%)
    20.592553942        130,166,014      cycles                                                        (40.61%)
    20.592553942             19,984      L1-icache-load-misses                                         (39.75%)
    20.592553942         63,959,963      L1-dcache-loads                                               (39.74%)
    20.592553942         11,392,668      L1-dcache-load-misses     #   17.81% of all L1-dcache accesses  (39.75%)
    20.592553942            110,532      L2-loads                                                      (31.80%)
    20.592553942             92,506      L2-load-misses            #   75.82% of all LL-cache accesses  (31.80%)
    20.592553942            133,477      LLC-loads                                                     (31.79%)
    20.592553942             93,009      LLC-load-misses           #   76.23% of all LL-cache accesses  (35.53%)
    20.642881875         96,130,488      mem_inst_retired.any                                          (36.43%)
    20.642881875          2,384,223      branch-instructions                                           (36.43%)
    20.642881875             42,170      branch-misses             #    1.77% of all branches          (36.42%)
    20.642881875        187,359,376      instructions              #    1.44  insn per cycle           (44.37%)
    20.642881875        130,175,385      cycles                                                        (44.36%)
    20.642881875             18,842      L1-icache-load-misses                                         (39.74%)
    20.642881875         50,403,292      L1-dcache-loads                                               (39.72%)
    20.642881875         13,160,691      L1-dcache-load-misses     #   26.11% of all L1-dcache accesses  (39.73%)
    20.642881875            120,593      L2-loads                                                      (31.79%)
    20.642881875             84,984      L2-load-misses            #   78.07% of all LL-cache accesses  (31.78%)
    20.642881875             97,120      LLC-loads                                                     (31.79%)
    20.642881875             63,400      LLC-load-misses           #   58.24% of all LL-cache accesses  (31.79%)
    20.693217698         81,725,318      mem_inst_retired.any                                          (34.26%)
    20.693217698          2,354,261      branch-instructions                                           (36.42%)
    20.693217698             34,285      branch-misses             #    1.46% of all branches          (36.42%)
    20.693217698        197,495,965      instructions              #    1.52  insn per cycle           (44.37%)
    20.693217698        130,206,783      cycles                                                        (44.37%)
    20.693217698             18,412      L1-icache-load-misses                                         (41.92%)
    20.693217698         55,936,087      L1-dcache-loads                                               (39.74%)
    20.693217698         12,512,274      L1-dcache-load-misses     #   22.37% of all L1-dcache accesses  (39.73%)
    20.693217698            130,868      L2-loads                                                      (31.79%)
    20.693217698             97,771      L2-load-misses            #   76.20% of all LL-cache accesses  (31.79%)
    20.693217698            125,746      LLC-loads                                                     (31.79%)
    20.693217698             93,449      LLC-load-misses           #   72.83% of all LL-cache accesses  (31.79%)
    20.743539627        100,646,080      mem_inst_retired.any                                          (31.80%)
    20.743539627          2,494,053      branch-instructions                                           (36.42%)
    20.743539627             28,342      branch-misses             #    1.14% of all branches          (36.42%)
    20.743539627        192,103,139      instructions              #    1.48  insn per cycle           (44.37%)
    20.743539627        130,170,919      cycles                                                        (44.37%)
    20.743539627             19,002      L1-icache-load-misses                                         (44.36%)
    20.743539627         50,299,492      L1-dcache-loads                                               (39.74%)
    20.743539627         12,368,486      L1-dcache-load-misses     #   24.59% of all L1-dcache accesses  (39.73%)
    20.743539627            103,493      L2-loads                                                      (31.78%)
    20.743539627             66,571      L2-load-misses            #   73.62% of all LL-cache accesses  (31.79%)
    20.743539627             77,369      LLC-loads                                                     (31.79%)
    20.743539627             52,477      LLC-load-misses           #   58.03% of all LL-cache accesses  (31.80%)
    20.793869175         81,419,593      mem_inst_retired.any                                          (31.79%)
    20.793869175          2,363,796      branch-instructions                                           (32.96%)
    20.793869175             49,652      branch-misses             #    2.10% of all branches          (36.41%)
    20.793869175        183,729,099      instructions              #    1.41  insn per cycle           (44.36%)
    20.793869175        130,175,113      cycles                                                        (44.36%)
    20.793869175             26,102      L1-icache-load-misses                                         (44.36%)
    20.793869175         52,913,143      L1-dcache-loads                                               (43.22%)
    20.793869175         12,964,885      L1-dcache-load-misses     #   24.50% of all L1-dcache accesses  (39.74%)
    20.793869175            129,758      L2-loads                                                      (31.79%)
    20.793869175             93,622      L2-load-misses            #   71.86% of all LL-cache accesses  (31.79%)
    20.793869175            130,812      LLC-loads                                                     (31.79%)
    20.793869175             96,875      LLC-load-misses           #   74.36% of all LL-cache accesses  (31.79%)
    20.844204287        100,870,604      mem_inst_retired.any                                          (31.79%)
    20.844204287          2,509,154      branch-instructions                                           (31.79%)
    20.844204287             38,006      branch-misses             #    1.51% of all branches          (36.28%)
    20.844204287        193,158,924      instructions              #    1.48  insn per cycle           (44.38%)
    20.844204287        130,162,907      cycles                                                        (44.37%)
    20.844204287             17,314      L1-icache-load-misses                                         (44.37%)
    20.844204287         53,509,392      L1-dcache-loads                                               (44.37%)
    20.844204287         11,799,888      L1-dcache-load-misses     #   22.05% of all L1-dcache accesses  (39.91%)
    20.844204287             75,288      L2-loads                                                      (31.79%)
    20.844204287             53,022      L2-load-misses            #   70.64% of all LL-cache accesses  (31.78%)
    20.844204287             74,827      LLC-loads                                                     (31.79%)
    20.844204287             57,957      LLC-load-misses           #   77.22% of all LL-cache accesses  (31.79%)
    20.894531404         79,906,597      mem_inst_retired.any                                          (31.79%)
    20.894531404          2,326,758      branch-instructions                                           (31.79%)
    20.894531404             58,330      branch-misses             #    2.51% of all branches          (31.79%)
    20.894531404        171,152,684      instructions              #    1.31  insn per cycle           (44.36%)
    20.894531404        130,232,009      cycles                                                        (44.37%)
    20.894531404             15,277      L1-icache-load-misses                                         (44.37%)
    20.894531404         51,097,166      L1-dcache-loads                                               (44.37%)
    20.894531404         13,239,964      L1-dcache-load-misses     #   25.91% of all L1-dcache accesses  (44.36%)
    20.894531404            131,582      L2-loads                                                      (31.79%)
    20.894531404             95,563      L2-load-misses            #   72.35% of all LL-cache accesses  (31.79%)
    20.894531404            132,584      LLC-loads                                                     (31.79%)
    20.894531404             92,569      LLC-load-misses           #   70.08% of all LL-cache accesses  (31.79%)
    20.944856332         91,982,490      mem_inst_retired.any                                          (31.79%)
    20.944856332          2,344,428      branch-instructions                                           (31.80%)
    20.944856332             59,014      branch-misses             #    2.52% of all branches          (31.80%)
    20.944856332        171,800,717      instructions              #    1.32  insn per cycle           (42.91%)
    20.944856332        130,158,481      cycles                                                        (44.36%)
    20.944856332             20,090      L1-icache-load-misses                                         (44.36%)
    20.944856332         59,115,188      L1-dcache-loads                                               (44.36%)
    20.944856332         10,911,581      L1-dcache-load-misses     #   18.46% of all L1-dcache accesses  (44.36%)
    20.944856332             72,715      L2-loads                                                      (31.79%)
    20.944856332             56,998      L2-load-misses            #   77.24% of all LL-cache accesses  (31.79%)
    20.944856332             74,867      LLC-loads                                                     (31.79%)
    20.944856332             61,931      LLC-load-misses           #   83.93% of all LL-cache accesses  (31.80%)
    20.995201134         82,649,677      mem_inst_retired.any                                          (31.78%)
    20.995201134          2,380,011      branch-instructions                                           (31.78%)
    20.995201134             46,165      branch-misses             #    1.94% of all branches          (31.78%)
    20.995201134        192,639,747      instructions              #    1.48  insn per cycle           (39.73%)
    20.995201134        130,282,258      cycles                                                        (44.38%)
    20.995201134             18,176      L1-icache-load-misses                                         (44.39%)
    20.995201134         56,943,580      L1-dcache-loads                                               (44.38%)
    20.995201134         12,222,537      L1-dcache-load-misses     #   21.46% of all L1-dcache accesses  (44.39%)
    20.995201134            132,247      L2-loads                                                      (31.78%)
    20.995201134             95,668      L2-load-misses            #   73.31% of all LL-cache accesses  (31.78%)
    20.995201134            128,734      LLC-loads                                                     (31.78%)
    20.995201134             95,982      LLC-load-misses           #   73.55% of all LL-cache accesses  (31.78%)
    21.045538903         83,209,718      mem_inst_retired.any                                          (31.79%)
    21.045538903          2,360,312      branch-instructions                                           (31.79%)
    21.045538903             63,723      branch-misses             #    2.70% of all branches          (31.78%)
    21.045538903        167,412,858      instructions              #    1.29  insn per cycle           (39.73%)
    21.045538903        130,215,136      cycles                                                        (41.56%)
    21.045538903             21,522      L1-icache-load-misses                                         (44.37%)
    21.045538903         56,701,833      L1-dcache-loads                                               (44.38%)
    21.045538903         12,031,276      L1-dcache-load-misses     #   21.22% of all L1-dcache accesses  (44.38%)
    21.045538903             80,116      L2-loads                                                      (34.62%)
    21.045538903             62,905      L2-load-misses            #   71.12% of all LL-cache accesses  (31.78%)
    21.045538903             96,790      LLC-loads                                                     (31.79%)
    21.045538903             83,024      LLC-load-misses           #   93.86% of all LL-cache accesses  (31.79%)
    21.095874392         85,957,627      mem_inst_retired.any                                          (31.79%)
    21.095874392          2,371,840      branch-instructions                                           (31.78%)
    21.095874392             22,509      branch-misses             #    0.95% of all branches          (31.78%)
    21.095874392        219,371,230      instructions              #    1.68  insn per cycle           (39.72%)
    21.095874392        130,262,506      cycles                                                        (39.73%)
    21.095874392             19,975      L1-icache-load-misses                                         (44.39%)
    21.095874392         60,165,260      L1-dcache-loads                                               (44.39%)
    21.095874392         12,035,501      L1-dcache-load-misses     #   20.00% of all L1-dcache accesses  (44.39%)
    21.095874392            124,679      L2-loads                                                      (36.44%)
    21.095874392             93,562      L2-load-misses            #   73.89% of all LL-cache accesses  (31.78%)
    21.095874392            128,580      LLC-loads                                                     (31.78%)
    21.095874392             90,306      LLC-load-misses           #   71.32% of all LL-cache accesses  (31.78%)
    21.146226197         78,786,598      mem_inst_retired.any                                          (31.78%)
    21.146226197          2,332,355      branch-instructions                                           (31.78%)
    21.146226197             60,031      branch-misses             #    2.57% of all branches          (31.78%)
    21.146226197        167,300,796      instructions              #    1.28  insn per cycle           (39.73%)
    21.146226197        130,234,203      cycles                                                        (39.73%)
    21.146226197             19,225      L1-icache-load-misses                                         (40.20%)
    21.146226197         54,313,047      L1-dcache-loads                                               (44.38%)
    21.146226197         12,155,174      L1-dcache-load-misses     #   22.38% of all L1-dcache accesses  (44.38%)
    21.146226197            104,637      L2-loads                                                      (36.43%)
    21.146226197             81,290      L2-load-misses            #   71.40% of all LL-cache accesses  (35.98%)
    21.146226197            123,078      LLC-loads                                                     (31.78%)
    21.146226197             97,506      LLC-load-misses           #   85.64% of all LL-cache accesses  (31.78%)
    21.196554202         96,236,056      mem_inst_retired.any                                          (31.79%)
    21.196554202          2,421,383      branch-instructions                                           (31.79%)
    21.196554202              9,341      branch-misses             #    0.39% of all branches          (31.79%)
    21.196554202        222,619,874      instructions              #    1.71  insn per cycle           (39.74%)
    21.196554202        130,217,168      cycles                                                        (39.74%)
    21.196554202             20,942      L1-icache-load-misses                                         (39.74%)
    21.196554202         61,548,938      L1-dcache-loads                                               (43.50%)
    21.196554202         12,149,545      L1-dcache-load-misses     #   19.74% of all L1-dcache accesses  (44.37%)
    21.196554202            117,605      L2-loads                                                      (36.42%)
    21.196554202             94,615      L2-load-misses            #   81.21% of all LL-cache accesses  (36.41%)
    21.196554202            115,410      LLC-loads                                                     (32.67%)
    21.196554202             77,317      LLC-load-misses           #   66.36% of all LL-cache accesses  (31.79%)
    21.246880547         81,163,290      mem_inst_retired.any                                          (31.80%)
    21.246880547          2,313,300      branch-instructions                                           (31.80%)
    21.246880547             62,326      branch-misses             #    2.69% of all branches          (31.80%)
    21.246880547        166,500,560      instructions              #    1.28  insn per cycle           (39.75%)
    21.246880547        130,147,885      cycles                                                        (39.75%)
    21.246880547             21,666      L1-icache-load-misses                                         (39.72%)
    21.246880547         49,801,699      L1-dcache-loads                                               (39.73%)
    21.246880547         13,300,840      L1-dcache-load-misses     #   26.71% of all L1-dcache accesses  (44.35%)
    21.246880547            134,659      L2-loads                                                      (36.40%)
    21.246880547             97,113      L2-load-misses            #   73.15% of all LL-cache accesses  (36.42%)
    21.246880547            130,852      LLC-loads                                                     (36.42%)
    21.246880547             93,819      LLC-load-misses           #   70.67% of all LL-cache accesses  (31.80%)
    21.297219150        101,550,772      mem_inst_retired.any                                          (31.79%)
    21.297219150          2,510,289      branch-instructions                                           (31.79%)
    21.297219150              7,050      branch-misses             #    0.28% of all branches          (31.78%)
    21.297219150        225,706,149      instructions              #    1.73  insn per cycle           (39.73%)
    21.297219150        130,250,971      cycles                                                        (39.73%)
    21.297219150             19,305      L1-icache-load-misses                                         (39.73%)
    21.297219150         54,665,408      L1-dcache-loads                                               (39.73%)
    21.297219150         12,692,452      L1-dcache-load-misses     #   23.22% of all L1-dcache accesses  (42.19%)
    21.297219150            124,909      L2-loads                                                      (36.43%)
    21.297219150             79,529      L2-load-misses            #   72.57% of all LL-cache accesses  (36.43%)
    21.297219150             94,256      LLC-loads                                                     (36.43%)
    21.297219150             59,291      LLC-load-misses           #   54.11% of all LL-cache accesses  (33.99%)
    21.347548106         80,720,489      mem_inst_retired.any                                          (31.79%)
    21.347548106          2,357,894      branch-instructions                                           (31.79%)
    21.347548106             62,535      branch-misses             #    2.65% of all branches          (31.79%)
    21.347548106        168,428,944      instructions              #    1.29  insn per cycle           (39.74%)
    21.347548106        130,195,729      cycles                                                        (39.74%)
    21.347548106             19,800      L1-icache-load-misses                                         (39.74%)
    21.347548106         53,109,831      L1-dcache-loads                                               (39.73%)
    21.347548106         12,221,377      L1-dcache-load-misses     #   23.01% of all L1-dcache accesses  (39.74%)
    21.347548106             99,129      L2-loads                                                      (36.42%)
    21.347548106             75,235      L2-load-misses            #   71.77% of all LL-cache accesses  (36.42%)
    21.347548106            110,521      LLC-loads                                                     (36.42%)
    21.347548106             88,138      LLC-load-misses           #   84.08% of all LL-cache accesses  (36.42%)
    21.397894405         99,121,560      mem_inst_retired.any                                          (35.29%)
    21.397894405          2,508,261      branch-instructions                                           (31.78%)
    21.397894405             21,305      branch-misses             #    0.85% of all branches          (31.78%)
    21.397894405        196,060,897      instructions              #    1.50  insn per cycle           (39.73%)
    21.397894405        130,273,680      cycles                                                        (39.72%)
    21.397894405             18,112      L1-icache-load-misses                                         (39.73%)
    21.397894405         51,234,162      L1-dcache-loads                                               (39.72%)
    21.397894405         13,395,122      L1-dcache-load-misses     #   26.14% of all L1-dcache accesses  (39.72%)
    21.397894405            126,684      L2-loads                                                      (32.91%)
    21.397894405             85,231      L2-load-misses            #   74.20% of all LL-cache accesses  (36.43%)
    21.397894405            103,038      LLC-loads                                                     (36.44%)
    21.397894405             71,821      LLC-load-misses           #   62.53% of all LL-cache accesses  (36.44%)
#           time             counts unit events
    21.448241173         85,374,599      mem_inst_retired.any                                          (36.44%)
    21.448241173          2,373,773      branch-instructions                                           (32.01%)
    21.448241173             61,204      branch-misses             #    2.58% of all branches          (31.78%)
    21.448241173        171,170,546      instructions              #    1.31  insn per cycle           (39.72%)
    21.448241173        130,204,729      cycles                                                        (39.72%)
    21.448241173             20,544      L1-icache-load-misses                                         (39.72%)
    21.448241173         56,767,800      L1-dcache-loads                                               (39.73%)
    21.448241173         11,142,428      L1-dcache-load-misses     #   19.63% of all L1-dcache accesses  (39.73%)
    21.448241173             72,069      L2-loads                                                      (31.78%)
    21.448241173             62,635      L2-load-misses            #   73.43% of all LL-cache accesses  (36.20%)
    21.448241173             98,526      LLC-loads                                                     (36.44%)
    21.448241173             81,449      LLC-load-misses           #   95.49% of all LL-cache accesses  (36.44%)
    21.498583858         92,623,563      mem_inst_retired.any                                          (36.44%)
    21.498583858          2,397,983      branch-instructions                                           (36.44%)
    21.498583858             46,590      branch-misses             #    1.94% of all branches          (31.79%)
    21.498583858        174,211,056      instructions              #    1.34  insn per cycle           (39.72%)
    21.498583858        130,204,984      cycles                                                        (39.72%)
    21.498583858             23,323      L1-icache-load-misses                                         (39.72%)
    21.498583858         48,369,021      L1-dcache-loads                                               (39.72%)
    21.498583858         13,130,462      L1-dcache-load-misses     #   27.15% of all L1-dcache accesses  (39.72%)
    21.498583858            133,320      L2-loads                                                      (31.79%)
    21.498583858             99,733      L2-load-misses            #   80.10% of all LL-cache accesses  (31.79%)
    21.498583858            115,711      LLC-loads                                                     (36.44%)
    21.498583858             77,710      LLC-load-misses           #   62.41% of all LL-cache accesses  (36.44%)
    21.548914961         89,340,399      mem_inst_retired.any                                          (36.42%)
    21.548914961          2,489,597      branch-instructions                                           (36.42%)
    21.548914961             53,848      branch-misses             #    2.16% of all branches          (33.36%)
    21.548914961        193,754,882      instructions              #    1.49  insn per cycle           (41.32%)
    21.548914961        130,282,207      cycles                                                        (39.73%)
    21.548914961             10,968      L1-icache-load-misses                                         (39.73%)
    21.548914961         65,534,858      L1-dcache-loads                                               (39.73%)
    21.548914961         11,141,760      L1-dcache-load-misses     #   17.00% of all L1-dcache accesses  (39.74%)
    21.548914961             75,024      L2-loads                                                      (31.79%)
    21.548914961             60,633      L2-load-misses            #   69.84% of all LL-cache accesses  (31.79%)
    21.548914961             98,608      LLC-loads                                                     (34.83%)
    21.548914961             80,509      LLC-load-misses           #   92.74% of all LL-cache accesses  (36.42%)
    21.599257384         84,343,354      mem_inst_retired.any                                          (36.44%)
    21.599257384          2,470,880      branch-instructions                                           (36.44%)
    21.599257384             62,181      branch-misses             #    2.52% of all branches          (36.44%)
    21.599257384        176,132,732      instructions              #    1.35  insn per cycle           (44.38%)
    21.599257384        130,309,391      cycles                                                        (39.72%)
    21.599257384             11,553      L1-icache-load-misses                                         (39.73%)
    21.599257384         51,833,321      L1-dcache-loads                                               (39.73%)
    21.599257384         13,548,199      L1-dcache-load-misses     #   26.14% of all L1-dcache accesses  (39.73%)
    21.599257384            131,700      L2-loads                                                      (31.78%)
    21.599257384             97,481      L2-load-misses            #   74.53% of all LL-cache accesses  (31.78%)
    21.599257384            129,904      LLC-loads                                                     (31.78%)
    21.599257384             98,453      LLC-load-misses           #   75.27% of all LL-cache accesses  (36.44%)
    21.649586429         87,500,003      mem_inst_retired.any                                          (36.42%)
    21.649586429          2,468,746      branch-instructions                                           (36.42%)
    21.649586429             27,630      branch-misses             #    1.12% of all branches          (36.42%)
    21.649586429        219,525,927      instructions              #    1.69  insn per cycle           (44.37%)
    21.649586429        130,257,585      cycles                                                        (42.66%)
    21.649586429             12,069      L1-icache-load-misses                                         (39.74%)
    21.649586429         66,539,935      L1-dcache-loads                                               (39.74%)
    21.649586429         11,280,600      L1-dcache-load-misses     #   16.95% of all L1-dcache accesses  (39.74%)
    21.649586429             98,085      L2-loads                                                      (31.79%)
    21.649586429             87,266      L2-load-misses            #   76.31% of all LL-cache accesses  (31.79%)
    21.649586429            130,634      LLC-loads                                                     (31.79%)
    21.649586429            100,849      LLC-load-misses           #   88.19% of all LL-cache accesses  (33.49%)
    21.699921615         99,930,509      mem_inst_retired.any                                          (36.43%)
    21.699921615          2,486,685      branch-instructions                                           (36.42%)
    21.699921615             39,905      branch-misses             #    1.60% of all branches          (36.43%)
    21.699921615        196,697,633      instructions              #    1.51  insn per cycle           (44.37%)
    21.699921615        130,314,752      cycles                                                        (44.37%)
    21.699921615             12,740      L1-icache-load-misses                                         (39.73%)
    21.699921615         52,987,354      L1-dcache-loads                                               (39.73%)
    21.699921615         13,768,881      L1-dcache-load-misses     #   25.99% of all L1-dcache accesses  (39.73%)
    21.699921615            126,994      L2-loads                                                      (31.79%)
    21.699921615             89,846      L2-load-misses            #   77.77% of all LL-cache accesses  (31.79%)
    21.699921615            104,065      LLC-loads                                                     (31.79%)
    21.699921615             66,882      LLC-load-misses           #   57.89% of all LL-cache accesses  (31.79%)
    21.750255917         83,603,212      mem_inst_retired.any                                          (32.19%)
    21.750255917          2,435,895      branch-instructions                                           (36.42%)
    21.750255917             38,456      branch-misses             #    1.58% of all branches          (36.43%)
    21.750255917        202,756,754      instructions              #    1.56  insn per cycle           (44.37%)
    21.750255917        130,299,040      cycles                                                        (44.38%)
    21.750255917             12,392      L1-icache-load-misses                                         (43.99%)
    21.750255917         58,751,536      L1-dcache-loads                                               (39.73%)
    21.750255917         12,901,485      L1-dcache-load-misses     #   21.96% of all L1-dcache accesses  (39.73%)
    21.750255917            137,437      L2-loads                                                      (31.79%)
    21.750255917            100,892      L2-load-misses            #   74.87% of all LL-cache accesses  (31.79%)
    21.750255917            132,062      LLC-loads                                                     (31.78%)
    21.750255917             97,621      LLC-load-misses           #   72.45% of all LL-cache accesses  (31.78%)
    21.800591606        104,063,807      mem_inst_retired.any                                          (31.79%)
    21.800591606          2,567,651      branch-instructions                                           (35.50%)
    21.800591606             26,905      branch-misses             #    1.05% of all branches          (36.42%)
    21.800591606        202,390,418      instructions              #    1.55  insn per cycle           (44.37%)
    21.800591606        130,256,436      cycles                                                        (44.36%)
    21.800591606             13,138      L1-icache-load-misses                                         (44.36%)
    21.800591606         54,061,820      L1-dcache-loads                                               (40.68%)
    21.800591606         12,707,476      L1-dcache-load-misses     #   23.51% of all L1-dcache accesses  (39.74%)
    21.800591606             97,099      L2-loads                                                      (31.79%)
    21.800591606             60,667      L2-load-misses            #   71.89% of all LL-cache accesses  (31.79%)
    21.800591606             71,682      LLC-loads                                                     (31.79%)
    21.800591606             59,649      LLC-load-misses           #   70.68% of all LL-cache accesses  (31.79%)
    21.850917737         85,438,452      mem_inst_retired.any                                          (31.79%)
    21.850917737          2,485,171      branch-instructions                                           (31.79%)
    21.850917737             61,840      branch-misses             #    2.49% of all branches          (36.42%)
    21.850917737        174,464,205      instructions              #    1.34  insn per cycle           (44.37%)
    21.850917737        130,285,829      cycles                                                        (44.37%)
    21.850917737             11,576      L1-icache-load-misses                                         (44.37%)
    21.850917737         51,768,248      L1-dcache-loads                                               (44.37%)
    21.850917737         13,764,900      L1-dcache-load-misses     #   26.59% of all L1-dcache accesses  (39.74%)
    21.850917737            132,256      L2-loads                                                      (31.79%)
    21.850917737             99,348      L2-load-misses            #   74.18% of all LL-cache accesses  (31.79%)
    21.850917737            135,603      LLC-loads                                                     (31.79%)
    21.850917737             99,560      LLC-load-misses           #   74.34% of all LL-cache accesses  (31.79%)
    21.901258376         95,319,826      mem_inst_retired.any                                          (31.78%)
    21.901258376          2,493,866      branch-instructions                                           (31.78%)
    21.901258376             61,642      branch-misses             #    2.47% of all branches          (34.18%)
    21.901258376        183,023,202      instructions              #    1.40  insn per cycle           (44.38%)
    21.901258376        130,285,244      cycles                                                        (44.37%)
    21.901258376             13,821      L1-icache-load-misses                                         (44.37%)
    21.901258376         61,116,787      L1-dcache-loads                                               (44.38%)
    21.901258376         11,262,503      L1-dcache-load-misses     #   18.43% of all L1-dcache accesses  (42.01%)
    21.901258376             68,731      L2-loads                                                      (31.79%)
    21.901258376             59,077      L2-load-misses            #   82.84% of all LL-cache accesses  (31.79%)
    21.901258376             73,904      LLC-loads                                                     (31.78%)
    21.901258376             64,688      LLC-load-misses           #   90.70% of all LL-cache accesses  (31.78%)
    21.951583416         84,265,370      mem_inst_retired.any                                          (31.79%)
    21.951583416          2,430,605      branch-instructions                                           (31.79%)
    21.951583416             38,876      branch-misses             #    1.60% of all branches          (31.79%)
    21.951583416        202,634,087      instructions              #    1.56  insn per cycle           (44.36%)
    21.951583416        130,279,627      cycles                                                        (44.36%)
    21.951583416             11,470      L1-icache-load-misses                                         (44.36%)
    21.951583416         56,602,622      L1-dcache-loads                                               (44.36%)
    21.951583416         13,169,691      L1-dcache-load-misses     #   23.27% of all L1-dcache accesses  (44.37%)
    21.951583416            135,375      L2-loads                                                      (31.79%)
    21.951583416             96,543      L2-load-misses            #   72.12% of all LL-cache accesses  (31.79%)
    21.951583416            132,336      LLC-loads                                                     (31.79%)
    21.951583416             95,942      LLC-load-misses           #   71.68% of all LL-cache accesses  (31.79%)
    22.001927082         82,832,745      mem_inst_retired.any                                          (31.78%)
    22.001927082          2,434,150      branch-instructions                                           (31.78%)
    22.001927082             63,674      branch-misses             #    2.62% of all branches          (31.78%)
    22.001927082        169,081,904      instructions              #    1.30  insn per cycle           (40.80%)
    22.001927082        130,281,642      cycles                                                        (44.38%)
    22.001927082             16,167      L1-icache-load-misses                                         (44.38%)
    22.001927082         58,024,077      L1-dcache-loads                                               (44.38%)
    22.001927082         11,253,504      L1-dcache-load-misses     #   19.39% of all L1-dcache accesses  (44.38%)
    22.001927082             79,712      L2-loads                                                      (31.79%)
    22.001927082             72,686      L2-load-misses            #   77.61% of all LL-cache accesses  (31.79%)
    22.001927082            107,598      LLC-loads                                                     (31.78%)
    22.001927082             93,331      LLC-load-misses           #   99.65% of all LL-cache accesses  (31.78%)
    22.052266235         94,627,587      mem_inst_retired.any                                          (31.78%)
    22.052266235          2,493,135      branch-instructions                                           (31.78%)
    22.052266235             12,147      branch-misses             #    0.49% of all branches          (31.79%)
    22.052266235        231,812,269      instructions              #    1.78  insn per cycle           (39.73%)
    22.052266235        130,280,707      cycles                                                        (44.09%)
    22.052266235             13,686      L1-icache-load-misses                                         (44.37%)
    22.052266235         60,074,195      L1-dcache-loads                                               (44.37%)
    22.052266235         13,002,455      L1-dcache-load-misses     #   21.64% of all L1-dcache accesses  (44.37%)
    22.052266235            130,646      L2-loads                                                      (32.09%)
    22.052266235             98,830      L2-load-misses            #   76.66% of all LL-cache accesses  (31.79%)
    22.052266235            127,188      LLC-loads                                                     (31.79%)
    22.052266235             87,092      LLC-load-misses           #   67.56% of all LL-cache accesses  (31.79%)
    22.102598896         84,993,799      mem_inst_retired.any                                          (31.79%)
    22.102598896          2,442,758      branch-instructions                                           (31.79%)
    22.102598896             63,231      branch-misses             #    2.59% of all branches          (31.79%)
    22.102598896        172,690,564      instructions              #    1.33  insn per cycle           (39.74%)
    22.102598896        130,261,162      cycles                                                        (39.74%)
    22.102598896             12,588      L1-icache-load-misses                                         (44.38%)
    22.102598896         56,398,875      L1-dcache-loads                                               (44.37%)
    22.102598896         12,927,955      L1-dcache-load-misses     #   22.92% of all L1-dcache accesses  (44.37%)
    22.102598896            120,716      L2-loads                                                      (36.42%)
    22.102598896             98,680      L2-load-misses            #   75.81% of all LL-cache accesses  (31.78%)
    22.102598896            139,632      LLC-loads                                                     (31.79%)
    22.102598896            100,490      LLC-load-misses           #   77.20% of all LL-cache accesses  (31.79%)
    22.152952381        104,095,038      mem_inst_retired.any                                          (31.78%)
    22.152952381          2,574,675      branch-instructions                                           (31.78%)
    22.152952381              6,759      branch-misses             #    0.26% of all branches          (31.78%)
    22.152952381        228,395,909      instructions              #    1.75  insn per cycle           (39.72%)
    22.152952381        130,315,950      cycles                                                        (39.72%)
    22.152952381             14,022      L1-icache-load-misses                                         (42.74%)
    22.152952381         55,917,502      L1-dcache-loads                                               (44.39%)
    22.152952381         13,142,835      L1-dcache-load-misses     #   23.50% of all L1-dcache accesses  (44.39%)
    22.152952381            130,139      L2-loads                                                      (36.45%)
    22.152952381             80,593      L2-load-misses            #   72.95% of all LL-cache accesses  (33.44%)
    22.152952381             90,812      LLC-loads                                                     (31.77%)
    22.152952381             59,013      LLC-load-misses           #   53.42% of all LL-cache accesses  (31.78%)
    22.203295547         84,021,544      mem_inst_retired.any                                          (31.79%)
    22.203295547          2,465,398      branch-instructions                                           (31.79%)
    22.203295547             63,854      branch-misses             #    2.59% of all branches          (31.79%)
    22.203295547        177,579,809      instructions              #    1.36  insn per cycle           (39.74%)
    22.203295547        130,279,238      cycles                                                        (39.73%)
    22.203295547             15,495      L1-icache-load-misses                                         (39.71%)
    22.203295547         55,800,423      L1-dcache-loads                                               (44.37%)
    22.203295547         12,996,566      L1-dcache-load-misses     #   23.29% of all L1-dcache accesses  (44.37%)
    22.203295547            117,424      L2-loads                                                      (36.42%)
    22.203295547             91,198      L2-load-misses            #   72.63% of all LL-cache accesses  (36.45%)
    22.203295547            133,716      LLC-loads                                                     (31.79%)
    22.203295547            100,089      LLC-load-misses           #   79.71% of all LL-cache accesses  (31.79%)
    22.253629686        104,361,665      mem_inst_retired.any                                          (31.79%)
    22.253629686          2,594,212      branch-instructions                                           (31.79%)
    22.253629686             34,982      branch-misses             #    1.35% of all branches          (31.79%)
    22.253629686        198,907,031      instructions              #    1.53  insn per cycle           (39.74%)
    22.253629686        130,296,135      cycles                                                        (39.73%)
    22.253629686             11,805      L1-icache-load-misses                                         (39.73%)
    22.253629686         51,966,067      L1-dcache-loads                                               (41.37%)
    22.253629686         13,076,841      L1-dcache-load-misses     #   25.16% of all L1-dcache accesses  (44.37%)
    22.253629686            103,619      L2-loads                                                      (36.43%)
    22.253629686             67,386      L2-load-misses            #   72.04% of all LL-cache accesses  (36.43%)
    22.253629686             83,459      LLC-loads                                                     (34.80%)
    22.253629686             58,887      LLC-load-misses           #   62.95% of all LL-cache accesses  (31.79%)
    22.303958685         83,943,768      mem_inst_retired.any                                          (31.79%)
    22.303958685          2,437,322      branch-instructions                                           (31.79%)
    22.303958685             57,101      branch-misses             #    2.34% of all branches          (31.79%)
    22.303958685        186,126,700      instructions              #    1.43  insn per cycle           (39.74%)
    22.303958685        130,264,790      cycles                                                        (39.74%)
    22.303958685             13,179      L1-icache-load-misses                                         (39.74%)
    22.303958685         63,986,503      L1-dcache-loads                                               (39.74%)
    22.303958685         11,178,746      L1-dcache-load-misses     #   17.47% of all L1-dcache accesses  (44.37%)
    22.303958685             89,846      L2-loads                                                      (36.42%)
    22.303958685             77,846      L2-load-misses            #   74.45% of all LL-cache accesses  (36.42%)
    22.303958685            119,268      LLC-loads                                                     (36.42%)
    22.303958685             96,146      LLC-load-misses           #   91.96% of all LL-cache accesses  (31.79%)
    22.354301342         89,924,868      mem_inst_retired.any                                          (31.78%)
    22.354301342          2,437,923      branch-instructions                                           (31.78%)
    22.354301342             65,515      branch-misses             #    2.69% of all branches          (31.78%)
    22.354301342        169,549,474      instructions              #    1.30  insn per cycle           (39.73%)
    22.354301342        130,290,432      cycles                                                        (39.73%)
    22.354301342             14,068      L1-icache-load-misses                                         (39.73%)
    22.354301342         52,088,862      L1-dcache-loads                                               (39.73%)
    22.354301342         13,661,808      L1-dcache-load-misses     #   26.23% of all L1-dcache accesses  (40.05%)
    22.354301342            128,289      L2-loads                                                      (36.43%)
    22.354301342             85,061      L2-load-misses            #   73.66% of all LL-cache accesses  (36.43%)
    22.354301342            102,654      LLC-loads                                                     (36.43%)
    22.354301342             79,305      LLC-load-misses           #   68.68% of all LL-cache accesses  (36.13%)
    22.404635281         88,084,640      mem_inst_retired.any                                          (32.80%)
    22.404635281          2,497,903      branch-instructions                                           (31.78%)
    22.404635281             26,953      branch-misses             #    1.08% of all branches          (31.78%)
    22.404635281        221,618,222      instructions              #    1.70  insn per cycle           (39.73%)
    22.404635281        130,301,272      cycles                                                        (39.73%)
    22.404635281             12,982      L1-icache-load-misses                                         (39.73%)
    22.404635281         67,343,857      L1-dcache-loads                                               (39.73%)
    22.404635281         11,159,556      L1-dcache-load-misses     #   16.57% of all L1-dcache accesses  (39.73%)
    22.404635281            100,698      L2-loads                                                      (35.40%)
    22.404635281             79,982      L2-load-misses            #   72.15% of all LL-cache accesses  (36.43%)
    22.404635281            121,005      LLC-loads                                                     (36.43%)
    22.404635281             98,321      LLC-load-misses           #   88.70% of all LL-cache accesses  (36.43%)
    22.454961957         85,435,559      mem_inst_retired.any                                          (36.42%)
    22.454961957          2,470,591      branch-instructions                                           (31.79%)
    22.454961957             61,964      branch-misses             #    2.51% of all branches          (31.79%)
    22.454961957        175,267,716      instructions              #    1.35  insn per cycle           (39.74%)
    22.454961957        130,267,781      cycles                                                        (39.74%)
    22.454961957             12,461      L1-icache-load-misses                                         (39.74%)
    22.454961957         51,765,589      L1-dcache-loads                                               (39.74%)
    22.454961957         13,434,184      L1-dcache-load-misses     #   25.95% of all L1-dcache accesses  (39.74%)
    22.454961957            130,957      L2-loads                                                      (31.79%)
    22.454961957             98,014      L2-load-misses            #   74.08% of all LL-cache accesses  (36.42%)
    22.454961957            133,656      LLC-loads                                                     (36.42%)
    22.454961957             97,537      LLC-load-misses           #   73.72% of all LL-cache accesses  (36.42%)
    22.505290578         97,767,947      mem_inst_retired.any                                          (36.42%)
    22.505290578          2,380,061      branch-instructions                                           (34.11%)
    22.505290578              7,998      branch-misses             #    0.34% of all branches          (31.79%)
    22.505290578        219,004,998      instructions              #    1.68  insn per cycle           (39.74%)
    22.505290578        130,238,041      cycles                                                        (39.74%)
    22.505290578             18,552      L1-icache-load-misses                                         (39.73%)
    22.505290578         61,151,352      L1-dcache-loads                                               (39.74%)
    22.505290578         12,640,437      L1-dcache-load-misses     #   20.67% of all L1-dcache accesses  (39.74%)
    22.505290578            130,031      L2-loads                                                      (31.79%)
    22.505290578            100,588      L2-load-misses            #   79.36% of all LL-cache accesses  (34.08%)
    22.505290578            123,457      LLC-loads                                                     (36.42%)
    22.505290578             79,121      LLC-load-misses           #   62.43% of all LL-cache accesses  (36.42%)
    22.555638252         92,646,822      mem_inst_retired.any                                          (36.44%)
    22.555638252          2,446,431      branch-instructions                                           (36.44%)
    22.555638252             65,015      branch-misses             #    2.66% of all branches          (31.78%)
    22.555638252        176,196,325      instructions              #    1.35  insn per cycle           (39.72%)
    22.555638252        130,320,764      cycles                                                        (39.72%)
    22.555638252             12,103      L1-icache-load-misses                                         (39.72%)
    22.555638252         53,948,305      L1-dcache-loads                                               (39.72%)
    22.555638252         13,291,726      L1-dcache-load-misses     #   24.64% of all L1-dcache accesses  (39.73%)
    22.555638252            106,524      L2-loads                                                      (31.78%)
    22.555638252             69,737      L2-load-misses            #   72.08% of all LL-cache accesses  (31.78%)
    22.555638252             86,965      LLC-loads                                                     (36.44%)
    22.555638252             72,502      LLC-load-misses           #   74.94% of all LL-cache accesses  (36.44%)
    22.606016828         91,312,369      mem_inst_retired.any                                          (36.48%)
    22.606016828          4,339,931      branch-instructions                                           (36.48%)
    22.606016828             94,965      branch-misses             #    2.19% of all branches          (35.52%)
    22.606016828        210,313,561      instructions              #    1.61  insn per cycle           (43.47%)
    22.606016828        130,417,835      cycles                                                        (39.70%)
    22.606016828             10,138      L1-icache-load-misses                                         (39.70%)
    22.606016828         66,805,804      L1-dcache-loads                                               (39.70%)
    22.606016828          5,611,744      L1-dcache-load-misses     #    8.40% of all L1-dcache accesses  (39.70%)
    22.606016828            140,871      L2-loads                                                      (31.76%)
    22.606016828             93,550      L2-load-misses            #   84.27% of all LL-cache accesses  (31.76%)
    22.606016828             81,147      LLC-loads                                                     (32.70%)
    22.606016828             50,839      LLC-load-misses           #   45.80% of all LL-cache accesses  (36.48%)
    22.656362668         62,824,814      mem_inst_retired.any                                          (36.44%)
    22.656362668          1,752,873      branch-instructions                                           (36.43%)
    22.656362668             50,667      branch-misses             #    2.89% of all branches          (36.43%)
    22.656362668        126,091,604      instructions              #    0.97  insn per cycle           (44.38%)
    22.656362668        130,046,140      cycles                                                        (40.21%)
    22.656362668             31,761      L1-icache-load-misses                                         (39.73%)
    22.656362668         37,409,394      L1-dcache-loads                                               (39.73%)
    22.656362668          9,417,850      L1-dcache-load-misses     #   25.18% of all L1-dcache accesses  (39.73%)
    22.656362668            104,270      L2-loads                                                      (31.78%)
    22.656362668             89,973      L2-load-misses            #   79.32% of all LL-cache accesses  (31.78%)
    22.656362668            122,585      LLC-loads                                                     (31.78%)
    22.656362668             81,560      LLC-load-misses           #   71.90% of all LL-cache accesses  (35.94%)
#           time             counts unit events
    22.706832612         74,413,099      mem_inst_retired.any                                          (36.60%)
    22.706832612          1,865,291      branch-instructions                                           (36.60%)
    22.706832612             30,343      branch-misses             #    1.63% of all branches          (36.60%)
    22.706832612        136,044,745      instructions              #    1.04  insn per cycle           (44.53%)
    22.706832612        130,510,655      cycles                                                        (44.52%)
    22.706832612             34,241      L1-icache-load-misses                                         (39.62%)
    22.706832612         44,524,566      L1-dcache-loads                                               (39.62%)
    22.706832612          9,426,801      L1-dcache-load-misses     #   21.17% of all L1-dcache accesses  (39.62%)
    22.706832612             72,783      L2-loads                                                      (31.70%)
    22.706832612             42,250      L2-load-misses            #   67.29% of all LL-cache accesses  (31.70%)
    22.706832612             52,798      LLC-loads                                                     (31.70%)
    22.706832612             40,699      LLC-load-misses           #   64.82% of all LL-cache accesses  (31.70%)
    22.757165020         59,275,844      mem_inst_retired.any                                          (34.36%)
    22.757165020          1,787,705      branch-instructions                                           (36.42%)
    22.757165020             28,122      branch-misses             #    1.57% of all branches          (36.42%)
    22.757165020        157,296,581      instructions              #    1.21  insn per cycle           (44.37%)
    22.757165020        130,142,495      cycles                                                        (44.37%)
    22.757165020             25,236      L1-icache-load-misses                                         (41.82%)
    22.757165020         39,235,536      L1-dcache-loads                                               (39.74%)
    22.757165020          9,924,011      L1-dcache-load-misses     #   25.29% of all L1-dcache accesses  (39.73%)
    22.757165020             91,294      L2-loads                                                      (31.79%)
    22.757165020             71,202      L2-load-misses            #   77.97% of all LL-cache accesses  (31.79%)
    22.757165020             91,345      LLC-loads                                                     (31.79%)
    22.757165020             66,840      LLC-load-misses           #   73.19% of all LL-cache accesses  (31.79%)
    22.807522637        106,361,756      mem_inst_retired.any                                          (31.77%)
    22.807522637          2,464,361      branch-instructions                                           (36.46%)
    22.807522637             26,677      branch-misses             #    1.08% of all branches          (36.46%)
    22.807522637        195,057,321      instructions              #    1.50  insn per cycle           (44.40%)
    22.807522637        130,324,678      cycles                                                        (44.39%)
    22.807522637             14,617      L1-icache-load-misses                                         (44.40%)
    22.807522637         52,738,435      L1-dcache-loads                                               (39.71%)
    22.807522637         13,422,343      L1-dcache-load-misses     #   25.45% of all L1-dcache accesses  (39.71%)
    22.807522637            114,133      L2-loads                                                      (31.77%)
    22.807522637             77,700      L2-load-misses            #   78.71% of all LL-cache accesses  (31.77%)
    22.807522637             83,301      LLC-loads                                                     (31.77%)
    22.807522637             56,916      LLC-load-misses           #   57.66% of all LL-cache accesses  (31.77%)
    22.857857328         83,018,261      mem_inst_retired.any                                          (31.77%)
    22.857857328          2,419,439      branch-instructions                                           (32.99%)
    22.857857328             48,425      branch-misses             #    2.00% of all branches          (36.43%)
    22.857857328        194,582,672      instructions              #    1.49  insn per cycle           (44.38%)
    22.857857328        130,214,588      cycles                                                        (44.38%)
    22.857857328             16,074      L1-icache-load-misses                                         (44.38%)
    22.857857328         56,024,136      L1-dcache-loads                                               (43.21%)
    22.857857328         13,577,188      L1-dcache-load-misses     #   24.23% of all L1-dcache accesses  (39.75%)
    22.857857328            136,866      L2-loads                                                      (31.80%)
    22.857857328             98,241      L2-load-misses            #   72.22% of all LL-cache accesses  (31.77%)
    22.857857328            135,212      LLC-loads                                                     (31.77%)
    22.857857328             99,536      LLC-load-misses           #   73.17% of all LL-cache accesses  (31.77%)
    22.908177969        103,151,662      mem_inst_retired.any                                          (31.80%)
    22.908177969          2,556,046      branch-instructions                                           (31.80%)
    22.908177969             40,371      branch-misses             #    1.58% of all branches          (36.31%)
    22.908177969        194,718,361      instructions              #    1.50  insn per cycle           (44.35%)
    22.908177969        130,209,791      cycles                                                        (44.35%)
    22.908177969             15,297      L1-icache-load-misses                                         (44.35%)
    22.908177969         54,057,464      L1-dcache-loads                                               (44.36%)
    22.908177969         11,905,299      L1-dcache-load-misses     #   22.02% of all L1-dcache accesses  (39.87%)
    22.908177969             79,870      L2-loads                                                      (31.79%)
    22.908177969             54,006      L2-load-misses            #   68.17% of all LL-cache accesses  (31.79%)
    22.908177969             78,585      LLC-loads                                                     (31.79%)
    22.908177969             58,521      LLC-load-misses           #   73.86% of all LL-cache accesses  (31.79%)
    22.958521716         85,713,139      mem_inst_retired.any                                          (31.78%)
    22.958521716          2,437,412      branch-instructions                                           (31.78%)
    22.958521716             56,009      branch-misses             #    2.30% of all branches          (31.78%)
    22.958521716        181,572,779      instructions              #    1.39  insn per cycle           (44.38%)
    22.958521716        130,316,363      cycles                                                        (44.38%)
    22.958521716             13,940      L1-icache-load-misses                                         (44.38%)
    22.958521716         54,256,214      L1-dcache-loads                                               (44.38%)
    22.958521716         13,369,195      L1-dcache-load-misses     #   24.64% of all L1-dcache accesses  (44.38%)
    22.958521716            135,202      L2-loads                                                      (31.79%)
    22.958521716             99,864      L2-load-misses            #   73.67% of all LL-cache accesses  (31.79%)
    22.958521716            135,920      LLC-loads                                                     (31.78%)
    22.958521716             98,679      LLC-load-misses           #   72.79% of all LL-cache accesses  (31.79%)
    23.008854974         91,066,884      mem_inst_retired.any                                          (31.79%)
    23.008854974          2,484,166      branch-instructions                                           (31.79%)
    23.008854974             66,746      branch-misses             #    2.69% of all branches          (31.79%)
    23.008854974        176,859,767      instructions              #    1.36  insn per cycle           (42.92%)
    23.008854974        130,273,115      cycles                                                        (44.36%)
    23.008854974             11,300      L1-icache-load-misses                                         (44.37%)
    23.008854974         61,598,493      L1-dcache-loads                                               (44.37%)
    23.008854974         11,484,968      L1-dcache-load-misses     #   18.64% of all L1-dcache accesses  (44.37%)
    23.008854974             76,717      L2-loads                                                      (31.79%)
    23.008854974             59,341      L2-load-misses            #   73.13% of all LL-cache accesses  (31.79%)
    23.008854974             85,576      LLC-loads                                                     (31.79%)
    23.008854974             79,176      LLC-load-misses           #   97.57% of all LL-cache accesses  (31.79%)
    23.059176840         88,096,473      mem_inst_retired.any                                          (31.79%)
    23.059176840          2,453,412      branch-instructions                                           (31.79%)
    23.059176840             24,737      branch-misses             #    1.01% of all branches          (31.79%)
    23.059176840        222,101,718      instructions              #    1.70  insn per cycle           (39.74%)
    23.059176840        130,293,688      cycles                                                        (44.36%)
    23.059176840              8,169      L1-icache-load-misses                                         (44.36%)
    23.059176840         59,745,730      L1-dcache-loads                                               (44.36%)
    23.059176840         12,605,346      L1-dcache-load-misses     #   21.10% of all L1-dcache accesses  (44.36%)
    23.059176840            132,726      L2-loads                                                      (31.80%)
    23.059176840             98,342      L2-load-misses            #   74.74% of all LL-cache accesses  (31.80%)
    23.059176840            130,423      LLC-loads                                                     (31.79%)
    23.059176840             95,790      LLC-load-misses           #   72.80% of all LL-cache accesses  (31.80%)
    23.109494641         83,133,121      mem_inst_retired.any                                          (31.80%)
    23.109494641          2,439,408      branch-instructions                                           (31.78%)
    23.109494641             61,956      branch-misses             #    2.54% of all branches          (31.78%)
    23.109494641        175,645,829      instructions              #    1.35  insn per cycle           (39.73%)
    23.109494641        130,207,027      cycles                                                        (41.62%)
    23.109494641             14,834      L1-icache-load-misses                                         (44.34%)
    23.109494641         57,714,258      L1-dcache-loads                                               (44.36%)
    23.109494641         12,365,658      L1-dcache-load-misses     #   21.43% of all L1-dcache accesses  (44.36%)
    23.109494641             98,381      L2-loads                                                      (34.55%)
    23.109494641             82,242      L2-load-misses            #   72.70% of all LL-cache accesses  (31.80%)
    23.109494641            127,866      LLC-loads                                                     (31.81%)
    23.109494641            101,974      LLC-load-misses           #   90.14% of all LL-cache accesses  (31.80%)
    23.159827671        101,880,977      mem_inst_retired.any                                          (31.79%)
    23.159827671          2,502,109      branch-instructions                                           (31.79%)
    23.159827671              7,279      branch-misses             #    0.29% of all branches          (31.79%)
    23.159827671        232,727,622      instructions              #    1.79  insn per cycle           (39.74%)
    23.159827671        130,289,913      cycles                                                        (39.73%)
    23.159827671             12,356      L1-icache-load-misses                                         (44.37%)
    23.159827671         60,701,659      L1-dcache-loads                                               (44.37%)
    23.159827671         12,557,954      L1-dcache-load-misses     #   20.69% of all L1-dcache accesses  (44.37%)
    23.159827671            130,259      L2-loads                                                      (36.43%)
    23.159827671             94,110      L2-load-misses            #   77.70% of all LL-cache accesses  (31.79%)
    23.159827671            111,973      LLC-loads                                                     (31.79%)
    23.159827671             72,001      LLC-load-misses           #   59.45% of all LL-cache accesses  (31.79%)
    23.210188204         83,671,984      mem_inst_retired.any                                          (31.77%)
    23.210188204          2,414,188      branch-instructions                                           (31.77%)
    23.210188204             63,417      branch-misses             #    2.63% of all branches          (31.77%)
    23.210188204        173,683,220      instructions              #    1.33  insn per cycle           (39.71%)
    23.210188204        130,331,110      cycles                                                        (39.71%)
    23.210188204             16,960      L1-icache-load-misses                                         (40.30%)
    23.210188204         51,817,991      L1-dcache-loads                                               (44.40%)
    23.210188204         13,792,137      L1-dcache-load-misses     #   26.62% of all L1-dcache accesses  (44.40%)
    23.210188204            135,685      L2-loads                                                      (36.46%)
    23.210188204            101,067      L2-load-misses            #   74.88% of all LL-cache accesses  (35.89%)
    23.210188204            134,254      LLC-loads                                                     (31.77%)
    23.210188204             98,001      LLC-load-misses           #   72.61% of all LL-cache accesses  (31.77%)
    23.260514553        103,589,436      mem_inst_retired.any                                          (31.80%)
    23.260514553          2,571,129      branch-instructions                                           (31.79%)
    23.260514553             15,129      branch-misses             #    0.59% of all branches          (31.79%)
    23.260514553        209,236,618      instructions              #    1.61  insn per cycle           (39.74%)
    23.260514553        130,250,207      cycles                                                        (39.74%)
    23.260514553             11,779      L1-icache-load-misses                                         (39.74%)
    23.260514553         53,020,121      L1-dcache-loads                                               (43.59%)
    23.260514553         13,156,084      L1-dcache-load-misses     #   24.81% of all L1-dcache accesses  (44.36%)
    23.260514553            104,073      L2-loads                                                      (36.41%)
    23.260514553             68,394      L2-load-misses            #   76.37% of all LL-cache accesses  (36.41%)
    23.260514553             75,040      LLC-loads                                                     (32.59%)
    23.260514553             54,407      LLC-load-misses           #   60.75% of all LL-cache accesses  (31.80%)
    23.310870857         85,205,221      mem_inst_retired.any                                          (31.77%)
    23.310870857          2,465,747      branch-instructions                                           (31.77%)
    23.310870857             63,221      branch-misses             #    2.56% of all branches          (31.77%)
    23.310870857        178,471,702      instructions              #    1.37  insn per cycle           (39.71%)
    23.310870857        130,317,875      cycles                                                        (39.71%)
    23.310870857             14,325      L1-icache-load-misses                                         (39.71%)
    23.310870857         59,871,913      L1-dcache-loads                                               (39.72%)
    23.310870857         11,813,328      L1-dcache-load-misses     #   19.73% of all L1-dcache accesses  (44.40%)
    23.310870857             97,686      L2-loads                                                      (36.46%)
    23.310870857             82,371      L2-load-misses            #   74.35% of all LL-cache accesses  (36.46%)
    23.310870857            123,883      LLC-loads                                                     (36.46%)
    23.310870857            100,166      LLC-load-misses           #   90.42% of all LL-cache accesses  (31.77%)
    23.361192761         99,060,510      mem_inst_retired.any                                          (31.80%)
    23.361192761          2,478,197      branch-instructions                                           (31.80%)
    23.361192761             55,964      branch-misses             #    2.26% of all branches          (31.79%)
    23.361192761        185,160,486      instructions              #    1.42  insn per cycle           (39.74%)
    23.361192761        130,240,444      cycles                                                        (39.74%)
    23.361192761             14,903      L1-icache-load-misses                                         (39.74%)
    23.361192761         52,411,634      L1-dcache-loads                                               (39.74%)
    23.361192761         13,329,693      L1-dcache-load-misses     #   25.43% of all L1-dcache accesses  (42.23%)
    23.361192761            115,256      L2-loads                                                      (36.41%)
    23.361192761             81,354      L2-load-misses            #   77.97% of all LL-cache accesses  (36.41%)
    23.361192761             93,413      LLC-loads                                                     (36.41%)
    23.361192761             63,029      LLC-load-misses           #   60.41% of all LL-cache accesses  (33.94%)
    23.411521062         84,281,202      mem_inst_retired.any                                          (31.79%)
    23.411521062          2,426,371      branch-instructions                                           (31.79%)
    23.411521062             45,637      branch-misses             #    1.88% of all branches          (31.79%)
    23.411521062        199,804,478      instructions              #    1.53  insn per cycle           (39.74%)
    23.411521062        130,250,382      cycles                                                        (39.74%)
    23.411521062             15,739      L1-icache-load-misses                                         (39.74%)
    23.411521062         65,869,660      L1-dcache-loads                                               (39.74%)
    23.411521062         11,017,807      L1-dcache-load-misses     #   16.73% of all L1-dcache accesses  (39.74%)
    23.411521062             85,602      L2-loads                                                      (36.42%)
    23.411521062             74,719      L2-load-misses            #   77.48% of all LL-cache accesses  (36.42%)
    23.411521062            107,259      LLC-loads                                                     (36.41%)
    23.411521062             88,423      LLC-load-misses           #   91.70% of all LL-cache accesses  (36.42%)
    23.461860465         84,248,828      mem_inst_retired.any                                          (35.22%)
    23.461860465          2,422,667      branch-instructions                                           (31.79%)
    23.461860465             63,670      branch-misses             #    2.63% of all branches          (31.79%)
    23.461860465        171,822,317      instructions              #    1.32  insn per cycle           (39.73%)
    23.461860465        130,253,286      cycles                                                        (39.73%)
    23.461860465             12,118      L1-icache-load-misses                                         (39.73%)
    23.461860465         52,065,607      L1-dcache-loads                                               (39.73%)
    23.461860465         13,681,278      L1-dcache-load-misses     #   26.28% of all L1-dcache accesses  (39.73%)
    23.461860465            130,961      L2-loads                                                      (32.98%)
    23.461860465             93,489      L2-load-misses            #   71.99% of all LL-cache accesses  (36.42%)
    23.461860465            128,763      LLC-loads                                                     (36.42%)
    23.461860465             99,462      LLC-load-misses           #   76.59% of all LL-cache accesses  (36.42%)
    23.512186663         88,935,799      mem_inst_retired.any                                          (36.40%)
    23.512186663          2,376,272      branch-instructions                                           (31.92%)
    23.512186663             14,014      branch-misses             #    0.59% of all branches          (31.80%)
    23.512186663        225,233,174      instructions              #    1.73  insn per cycle           (39.74%)
    23.512186663        130,193,673      cycles                                                        (39.74%)
    23.512186663             12,008      L1-icache-load-misses                                         (39.75%)
    23.512186663         66,607,283      L1-dcache-loads                                               (39.75%)
    23.512186663         11,753,947      L1-dcache-load-misses     #   17.65% of all L1-dcache accesses  (39.75%)
    23.512186663            105,570      L2-loads                                                      (31.80%)
    23.512186663             94,948      L2-load-misses            #   79.66% of all LL-cache accesses  (36.26%)
    23.512186663            132,806      LLC-loads                                                     (36.40%)
    23.512186663             96,577      LLC-load-misses           #   81.03% of all LL-cache accesses  (36.40%)
    23.562515881         90,202,852      mem_inst_retired.any                                          (36.42%)
    23.562515881          2,443,860      branch-instructions                                           (36.42%)
    23.562515881             61,894      branch-misses             #    2.53% of all branches          (31.79%)
    23.562515881        172,542,983      instructions              #    1.32  insn per cycle           (39.74%)
    23.562515881        130,260,988      cycles                                                        (39.74%)
    23.562515881             12,968      L1-icache-load-misses                                         (39.74%)
    23.562515881         51,679,583      L1-dcache-loads                                               (39.74%)
    23.562515881         13,203,831      L1-dcache-load-misses     #   25.55% of all L1-dcache accesses  (39.74%)
    23.562515881            126,004      L2-loads                                                      (31.79%)
    23.562515881             84,278      L2-load-misses            #   72.30% of all LL-cache accesses  (31.79%)
    23.562515881            107,140      LLC-loads                                                     (36.42%)
    23.562515881             80,853      LLC-load-misses           #   69.36% of all LL-cache accesses  (36.42%)
    23.612847555         94,326,406      mem_inst_retired.any                                          (36.42%)
    23.612847555          2,516,498      branch-instructions                                           (36.42%)
    23.612847555              9,298      branch-misses             #    0.37% of all branches          (33.23%)
    23.612847555        229,166,962      instructions              #    1.76  insn per cycle           (41.18%)
    23.612847555        130,263,894      cycles                                                        (39.73%)
    23.612847555             15,655      L1-icache-load-misses                                         (39.74%)
    23.612847555         57,583,171      L1-dcache-loads                                               (39.73%)
    23.612847555         12,850,458      L1-dcache-load-misses     #   22.32% of all L1-dcache accesses  (39.74%)
    23.612847555            137,225      L2-loads                                                      (31.79%)
    23.612847555             99,487      L2-load-misses            #   76.04% of all LL-cache accesses  (31.79%)
    23.612847555            124,459      LLC-loads                                                     (34.96%)
    23.612847555             84,886      LLC-load-misses           #   64.88% of all LL-cache accesses  (36.42%)
    23.663179140         96,225,224      mem_inst_retired.any                                          (36.42%)
    23.663179140          2,545,702      branch-instructions                                           (36.43%)
    23.663179140             54,648      branch-misses             #    2.15% of all branches          (36.42%)
    23.663179140        179,206,194      instructions              #    1.38  insn per cycle           (44.37%)
    23.663179140        130,267,036      cycles                                                        (39.73%)
    23.663179140             11,888      L1-icache-load-misses                                         (39.74%)
    23.663179140         54,948,947      L1-dcache-loads                                               (39.73%)
    23.663179140         12,669,079      L1-dcache-load-misses     #   23.06% of all L1-dcache accesses  (39.73%)
    23.663179140             89,980      L2-loads                                                      (31.79%)
    23.663179140             58,961      L2-load-misses            #   74.30% of all LL-cache accesses  (31.79%)
    23.663179140             68,738      LLC-loads                                                     (31.79%)
    23.663179140             65,986      LLC-load-misses           #   83.15% of all LL-cache accesses  (36.43%)
    23.713513673         90,173,004      mem_inst_retired.any                                          (36.42%)
    23.713513673          2,461,232      branch-instructions                                           (36.42%)
    23.713513673             39,188      branch-misses             #    1.59% of all branches          (36.42%)
    23.713513673        194,668,305      instructions              #    1.49  insn per cycle           (44.37%)
    23.713513673        130,246,774      cycles                                                        (42.51%)
    23.713513673             13,147      L1-icache-load-misses                                         (39.73%)
    23.713513673         51,714,616      L1-dcache-loads                                               (39.73%)
    23.713513673         13,811,608      L1-dcache-load-misses     #   26.71% of all L1-dcache accesses  (39.73%)
    23.713513673            134,710      L2-loads                                                      (31.79%)
    23.713513673             99,545      L2-load-misses            #   74.14% of all LL-cache accesses  (31.79%)
    23.713513673            133,806      LLC-loads                                                     (31.79%)
    23.713513673             94,514      LLC-load-misses           #   70.40% of all LL-cache accesses  (33.64%)
    23.763861096         93,518,487      mem_inst_retired.any                                          (36.45%)
    23.763861096          2,433,728      branch-instructions                                           (36.44%)
    23.763861096             58,322      branch-misses             #    2.40% of all branches          (36.44%)
    23.763861096        179,400,421      instructions              #    1.38  insn per cycle           (44.39%)
    23.763861096        130,317,288      cycles                                                        (44.39%)
    23.763861096             13,363      L1-icache-load-misses                                         (39.71%)
    23.763861096         62,180,780      L1-dcache-loads                                               (39.71%)
    23.763861096         11,023,074      L1-dcache-load-misses     #   17.73% of all L1-dcache accesses  (39.71%)
    23.763861096             77,279      L2-loads                                                      (31.77%)
    23.763861096             58,724      L2-load-misses            #   75.79% of all LL-cache accesses  (31.77%)
    23.763861096             77,693      LLC-loads                                                     (31.77%)
    23.763861096             67,771      LLC-load-misses           #   87.46% of all LL-cache accesses  (31.77%)
    23.814204913         81,912,599      mem_inst_retired.any                                          (32.31%)
    23.814204913          2,264,055      branch-instructions                                           (36.43%)
    23.814204913             55,421      branch-misses             #    2.45% of all branches          (36.43%)
    23.814204913        167,368,612      instructions              #    1.29  insn per cycle           (44.38%)
    23.814204913        130,206,055      cycles                                                        (44.37%)
    23.814204913             15,102      L1-icache-load-misses                                         (43.89%)
    23.814204913         52,230,067      L1-dcache-loads                                               (39.74%)
    23.814204913         13,585,631      L1-dcache-load-misses     #   26.01% of all L1-dcache accesses  (39.74%)
    23.814204913            131,445      L2-loads                                                      (31.79%)
    23.814204913             98,656      L2-load-misses            #   75.46% of all LL-cache accesses  (31.79%)
    23.814204913            130,045      LLC-loads                                                     (31.79%)
    23.814204913             99,186      LLC-load-misses           #   75.86% of all LL-cache accesses  (31.79%)
    23.864533129         88,365,721      mem_inst_retired.any                                          (31.80%)
    23.864533129          2,399,340      branch-instructions                                           (35.62%)
    23.864533129             52,231      branch-misses             #    2.18% of all branches          (36.42%)
    23.864533129        166,092,548      instructions              #    1.28  insn per cycle           (44.36%)
    23.864533129        130,183,549      cycles                                                        (44.36%)
    23.864533129             11,317      L1-icache-load-misses                                         (44.36%)
    23.864533129         55,712,364      L1-dcache-loads                                               (40.56%)
    23.864533129          9,963,593      L1-dcache-load-misses     #   17.88% of all L1-dcache accesses  (39.74%)
    23.864533129             75,581      L2-loads                                                      (31.79%)
    23.864533129             61,318      L2-load-misses            #   72.95% of all LL-cache accesses  (31.79%)
    23.864533129             92,521      LLC-loads                                                     (31.79%)
    23.864533129             81,034      LLC-load-misses           #   96.41% of all LL-cache accesses  (31.79%)
    23.914868673         89,653,517      mem_inst_retired.any                                          (31.77%)
    23.914868673          2,462,237      branch-instructions                                           (31.80%)
    23.914868673             29,307      branch-misses             #    1.19% of all branches          (36.44%)
    23.914868673        203,030,957      instructions              #    1.56  insn per cycle           (44.39%)
    23.914868673        130,279,617      cycles                                                        (44.39%)
    23.914868673             12,195      L1-icache-load-misses                                         (44.39%)
    23.914868673         52,913,754      L1-dcache-loads                                               (44.39%)
    23.914868673         13,312,424      L1-dcache-load-misses     #   25.16% of all L1-dcache accesses  (39.74%)
    23.914868673            134,303      L2-loads                                                      (31.79%)
    23.914868673             98,290      L2-load-misses            #   73.82% of all LL-cache accesses  (31.76%)
    23.914868673            131,993      LLC-loads                                                     (31.77%)
    23.914868673             94,234      LLC-load-misses           #   70.77% of all LL-cache accesses  (31.77%)
#           time             counts unit events
    23.965196234         83,593,845      mem_inst_retired.any                                          (31.82%)
    23.965196234          2,442,072      branch-instructions                                           (31.82%)
    23.965196234             57,894      branch-misses             #    2.37% of all branches          (34.32%)
    23.965196234        190,198,194      instructions              #    1.46  insn per cycle           (44.41%)
    23.965196234        130,132,205      cycles                                                        (44.41%)
    23.965196234              9,874      L1-icache-load-misses                                         (44.41%)
    23.965196234         63,441,630      L1-dcache-loads                                               (44.41%)
    23.965196234         11,374,461      L1-dcache-load-misses     #   17.93% of all L1-dcache accesses  (41.83%)
    23.965196234            101,523      L2-loads                                                      (31.73%)
    23.965196234             86,910      L2-load-misses            #   74.16% of all LL-cache accesses  (31.72%)
    23.965196234            132,852      LLC-loads                                                     (31.72%)
    23.965196234            102,623      LLC-load-misses           #   87.57% of all LL-cache accesses  (31.82%)
    24.015525834        102,904,022      mem_inst_retired.any                                          (31.79%)
    24.015525834          2,511,781      branch-instructions                                           (31.79%)
    24.015525834              7,256      branch-misses             #    0.29% of all branches          (31.79%)
    24.015525834        225,790,661      instructions              #    1.73  insn per cycle           (44.37%)
    24.015525834        130,313,097      cycles                                                        (44.37%)
    24.015525834              9,610      L1-icache-load-misses                                         (44.37%)
    24.015525834         57,315,969      L1-dcache-loads                                               (44.37%)
    24.015525834         13,205,834      L1-dcache-load-misses     #   23.04% of all L1-dcache accesses  (44.37%)
    24.015525834            130,213      L2-loads                                                      (31.79%)
    24.015525834             90,220      L2-load-misses            #   76.53% of all LL-cache accesses  (31.79%)
    24.015525834            105,566      LLC-loads                                                     (31.79%)
    24.015525834             68,706      LLC-load-misses           #   58.28% of all LL-cache accesses  (31.79%)
    24.065857842         83,342,161      mem_inst_retired.any                                          (31.79%)
    24.065857842          2,420,907      branch-instructions                                           (31.77%)
    24.065857842             63,995      branch-misses             #    2.64% of all branches          (31.77%)
    24.065857842        176,725,900      instructions              #    1.36  insn per cycle           (40.91%)
    24.065857842        130,243,576      cycles                                                        (44.36%)
    24.065857842             13,072      L1-icache-load-misses                                         (44.36%)
    24.065857842         54,033,295      L1-dcache-loads                                               (44.38%)
    24.065857842         13,522,129      L1-dcache-load-misses     #   25.03% of all L1-dcache accesses  (44.38%)
    24.065857842            137,193      L2-loads                                                      (31.80%)
    24.065857842            103,100      L2-load-misses            #   76.24% of all LL-cache accesses  (31.80%)
    24.065857842            133,275      LLC-loads                                                     (31.80%)
    24.065857842             99,207      LLC-load-misses           #   73.36% of all LL-cache accesses  (31.79%)
    24.116192311        103,968,817      mem_inst_retired.any                                          (31.79%)
    24.116192311          2,578,913      branch-instructions                                           (31.79%)
    24.116192311             19,847      branch-misses             #    0.77% of all branches          (31.79%)
    24.116192311        203,686,167      instructions              #    1.56  insn per cycle           (39.73%)
    24.116192311        130,297,282      cycles                                                        (44.23%)
    24.116192311             12,719      L1-icache-load-misses                                         (44.37%)
    24.116192311         52,669,111      L1-dcache-loads                                               (44.38%)
    24.116192311         12,994,949      L1-dcache-load-misses     #   24.67% of all L1-dcache accesses  (44.37%)
    24.116192311             96,600      L2-loads                                                      (31.95%)
    24.116192311             60,693      L2-load-misses            #   71.89% of all LL-cache accesses  (31.78%)
    24.116192311             72,256      LLC-loads                                                     (31.78%)
    24.116192311             59,918      LLC-load-misses           #   70.97% of all LL-cache accesses  (31.78%)
    24.166549719         85,307,387      mem_inst_retired.any                                          (31.78%)
    24.166549719          2,428,597      branch-instructions                                           (31.78%)
    24.166549719             61,774      branch-misses             #    2.54% of all branches          (31.78%)
    24.166549719        178,917,918      instructions              #    1.37  insn per cycle           (39.73%)
    24.166549719        130,288,456      cycles                                                        (39.72%)
    24.166549719             16,282      L1-icache-load-misses                                         (44.38%)
    24.166549719         56,726,254      L1-dcache-loads                                               (44.38%)
    24.166549719         12,630,896      L1-dcache-load-misses     #   22.27% of all L1-dcache accesses  (44.38%)
    24.166549719            123,021      L2-loads                                                      (36.44%)
    24.166549719             99,633      L2-load-misses            #   77.24% of all LL-cache accesses  (31.79%)
    24.166549719            134,968      LLC-loads                                                     (31.78%)
    24.166549719            100,127      LLC-load-misses           #   77.62% of all LL-cache accesses  (31.79%)
    24.216893024         95,208,301      mem_inst_retired.any                                          (31.79%)
    24.216893024          2,478,822      branch-instructions                                           (31.79%)
    24.216893024             60,878      branch-misses             #    2.46% of all branches          (31.79%)
    24.216893024        181,298,931      instructions              #    1.39  insn per cycle           (39.74%)
    24.216893024        130,251,350      cycles                                                        (39.74%)
    24.216893024             16,628      L1-icache-load-misses                                         (42.84%)
    24.216893024         56,442,535      L1-dcache-loads                                               (44.36%)
    24.216893024         12,284,417      L1-dcache-load-misses     #   21.76% of all L1-dcache accesses  (44.36%)
    24.216893024             84,266      L2-loads                                                      (36.41%)
    24.216893024             60,876      L2-load-misses            #   76.21% of all LL-cache accesses  (33.34%)
    24.216893024             75,501      LLC-loads                                                     (31.79%)
    24.216893024             63,542      LLC-load-misses           #   79.54% of all LL-cache accesses  (31.79%)
    24.267239705         84,488,328      mem_inst_retired.any                                          (31.78%)
    24.267239705          2,421,682      branch-instructions                                           (31.78%)
    24.267239705             40,532      branch-misses             #    1.67% of all branches          (31.78%)
    24.267239705        204,836,285      instructions              #    1.57  insn per cycle           (39.72%)
    24.267239705        130,321,031      cycles                                                        (39.72%)
    24.267239705             12,170      L1-icache-load-misses                                         (39.72%)
    24.267239705         63,555,074      L1-dcache-loads                                               (44.39%)
    24.267239705         11,916,066      L1-dcache-load-misses     #   18.75% of all L1-dcache accesses  (44.39%)
    24.267239705            115,261      L2-loads                                                      (36.45%)
    24.267239705             95,203      L2-load-misses            #   76.60% of all LL-cache accesses  (36.45%)
    24.267239705            133,317      LLC-loads                                                     (31.78%)
    24.267239705             97,511      LLC-load-misses           #   78.46% of all LL-cache accesses  (31.78%)
    24.317576047         82,003,136      mem_inst_retired.any                                          (31.78%)
    24.317576047          2,391,100      branch-instructions                                           (31.79%)
    24.317576047             62,916      branch-misses             #    2.63% of all branches          (31.79%)
    24.317576047        173,044,666      instructions              #    1.33  insn per cycle           (39.74%)
    24.317576047        130,239,775      cycles                                                        (39.74%)
    24.317576047             13,221      L1-icache-load-misses                                         (39.74%)
    24.317576047         53,319,536      L1-dcache-loads                                               (41.49%)
    24.317576047         13,014,446      L1-dcache-load-misses     #   24.41% of all L1-dcache accesses  (44.38%)
    24.317576047             99,741      L2-loads                                                      (36.43%)
    24.317576047             74,632      L2-load-misses            #   73.21% of all LL-cache accesses  (36.41%)
    24.317576047            104,151      LLC-loads                                                     (34.68%)
    24.317576047             91,307      LLC-load-misses           #   89.56% of all LL-cache accesses  (31.78%)
    24.367911247         95,364,419      mem_inst_retired.any                                          (31.79%)
    24.367911247          2,489,420      branch-instructions                                           (31.78%)
    24.367911247             12,197      branch-misses             #    0.49% of all branches          (31.79%)
    24.367911247        232,468,170      instructions              #    1.78  insn per cycle           (39.73%)
    24.367911247        130,278,400      cycles                                                        (39.73%)
    24.367911247             14,637      L1-icache-load-misses                                         (39.73%)
    24.367911247         65,757,151      L1-dcache-loads                                               (39.73%)
    24.367911247         12,333,119      L1-dcache-load-misses     #   18.76% of all L1-dcache accesses  (44.37%)
    24.367911247            112,041      L2-loads                                                      (36.43%)
    24.367911247             96,955      L2-load-misses            #   80.37% of all LL-cache accesses  (36.43%)
    24.367911247            129,231      LLC-loads                                                     (36.43%)
    24.367911247             88,044      LLC-load-misses           #   72.98% of all LL-cache accesses  (31.79%)
    24.418241573         84,903,128      mem_inst_retired.any                                          (31.79%)
    24.418241573          2,430,425      branch-instructions                                           (31.79%)
    24.418241573             62,582      branch-misses             #    2.57% of all branches          (31.79%)
    24.418241573        172,422,214      instructions              #    1.32  insn per cycle           (39.74%)
    24.418241573        130,246,533      cycles                                                        (39.74%)
    24.418241573             12,003      L1-icache-load-misses                                         (39.74%)
    24.418241573         52,059,675      L1-dcache-loads                                               (39.74%)
    24.418241573         13,350,362      L1-dcache-load-misses     #   25.64% of all L1-dcache accesses  (40.16%)
    24.418241573            132,066      L2-loads                                                      (36.42%)
    24.418241573             95,592      L2-load-misses            #   73.64% of all LL-cache accesses  (36.42%)
    24.418241573            127,566      LLC-loads                                                     (36.42%)
    24.418241573             97,509      LLC-load-misses           #   75.11% of all LL-cache accesses  (36.02%)
    24.468567450        103,776,570      mem_inst_retired.any                                          (32.66%)
    24.468567450          2,577,914      branch-instructions                                           (31.79%)
    24.468567450              6,532      branch-misses             #    0.25% of all branches          (31.79%)
    24.468567450        229,002,447      instructions              #    1.76  insn per cycle           (39.74%)
    24.468567450        130,249,641      cycles                                                        (39.74%)
    24.468567450             12,378      L1-icache-load-misses                                         (39.74%)
    24.468567450         56,187,863      L1-dcache-loads                                               (39.74%)
    24.468567450         13,133,954      L1-dcache-load-misses     #   23.38% of all L1-dcache accesses  (39.74%)
    24.468567450            133,722      L2-loads                                                      (35.53%)
    24.468567450             84,742      L2-load-misses            #   71.84% of all LL-cache accesses  (36.41%)
    24.468567450            102,203      LLC-loads                                                     (36.41%)
    24.468567450             65,898      LLC-load-misses           #   55.86% of all LL-cache accesses  (36.41%)
    24.518907051         83,446,009      mem_inst_retired.any                                          (36.44%)
    24.518907051          2,346,484      branch-instructions                                           (31.78%)
    24.518907051             63,116      branch-misses             #    2.69% of all branches          (31.78%)
    24.518907051        174,931,293      instructions              #    1.34  insn per cycle           (39.73%)
    24.518907051        130,251,412      cycles                                                        (39.73%)
    24.518907051             14,838      L1-icache-load-misses                                         (39.73%)
    24.518907051         55,047,094      L1-dcache-loads                                               (39.73%)
    24.518907051         12,428,764      L1-dcache-load-misses     #   22.58% of all L1-dcache accesses  (39.73%)
    24.518907051             84,763      L2-loads                                                      (31.78%)
    24.518907051             66,152      L2-load-misses            #   72.99% of all LL-cache accesses  (36.44%)
    24.518907051             96,504      LLC-loads                                                     (36.44%)
    24.518907051             82,284      LLC-load-misses           #   90.79% of all LL-cache accesses  (36.44%)
    24.569227224         97,519,043      mem_inst_retired.any                                          (36.41%)
    24.569227224          2,553,862      branch-instructions                                           (33.99%)
    24.569227224             28,630      branch-misses             #    1.12% of all branches          (31.80%)
    24.569227224        193,048,716      instructions              #    1.48  insn per cycle           (39.75%)
    24.569227224        130,225,671      cycles                                                        (39.74%)
    24.569227224             14,796      L1-icache-load-misses                                         (39.75%)
    24.569227224         51,201,393      L1-dcache-loads                                               (39.74%)
    24.569227224         13,689,667      L1-dcache-load-misses     #   26.74% of all L1-dcache accesses  (39.74%)
    24.569227224            134,005      L2-loads                                                      (31.80%)
    24.569227224             96,535      L2-load-misses            #   77.23% of all LL-cache accesses  (34.20%)
    24.569227224            115,974      LLC-loads                                                     (36.41%)
    24.569227224             81,696      LLC-load-misses           #   65.36% of all LL-cache accesses  (36.41%)
    24.619551960         91,838,615      mem_inst_retired.any                                          (36.42%)
    24.619551960          2,403,256      branch-instructions                                           (36.42%)
    24.619551960             59,113      branch-misses             #    2.46% of all branches          (31.79%)
    24.619551960        179,214,289      instructions              #    1.38  insn per cycle           (39.74%)
    24.619551960        130,211,716      cycles                                                        (39.74%)
    24.619551960             14,673      L1-icache-load-misses                                         (39.74%)
    24.619551960         61,504,432      L1-dcache-loads                                               (39.74%)
    24.619551960         10,770,264      L1-dcache-load-misses     #   17.51% of all L1-dcache accesses  (39.74%)
    24.619551960             76,946      L2-loads                                                      (31.79%)
    24.619551960             59,317      L2-load-misses            #   73.00% of all LL-cache accesses  (31.79%)
    24.619551960             85,560      LLC-loads                                                     (36.42%)
    24.619551960             75,184      LLC-load-misses           #   92.53% of all LL-cache accesses  (36.42%)
    24.669890424         82,430,312      mem_inst_retired.any                                          (36.44%)
    24.669890424          2,329,241      branch-instructions                                           (36.42%)
    24.669890424             60,535      branch-misses             #    2.60% of all branches          (35.29%)
    24.669890424        165,180,952      instructions              #    1.27  insn per cycle           (43.24%)
    24.669890424        130,182,376      cycles                                                        (39.71%)
    24.669890424             15,501      L1-icache-load-misses                                         (39.71%)
    24.669890424         49,674,941      L1-dcache-loads                                               (39.74%)
    24.669890424         12,862,535      L1-dcache-load-misses     #   25.89% of all L1-dcache accesses  (39.73%)
    24.669890424            135,890      L2-loads                                                      (31.79%)
    24.669890424             98,975      L2-load-misses            #   73.91% of all LL-cache accesses  (31.79%)
    24.669890424            131,936      LLC-loads                                                     (32.90%)
    24.669890424             94,909      LLC-load-misses           #   70.87% of all LL-cache accesses  (36.44%)
    24.720335436         82,679,014      mem_inst_retired.any                                          (36.56%)
    24.720335436          2,378,151      branch-instructions                                           (36.56%)
    24.720335436             49,340      branch-misses             #    2.07% of all branches          (36.56%)
    24.720335436        191,234,865      instructions              #    1.47  insn per cycle           (44.49%)
    24.720335436        130,420,842      cycles                                                        (40.08%)
    24.720335436             13,048      L1-icache-load-misses                                         (39.65%)
    24.720335436         65,125,095      L1-dcache-loads                                               (39.65%)
    24.720335436         10,839,504      L1-dcache-load-misses     #   16.64% of all L1-dcache accesses  (39.65%)
    24.720335436             76,647      L2-loads                                                      (31.72%)
    24.720335436             65,786      L2-load-misses            #   74.84% of all LL-cache accesses  (31.72%)
    24.720335436             99,163      LLC-loads                                                     (31.72%)
    24.720335436             89,865      LLC-load-misses           #  102.23% of all LL-cache accesses  (36.12%)
    24.770669901         84,884,646      mem_inst_retired.any                                          (36.43%)
    24.770669901          2,376,422      branch-instructions                                           (36.43%)
    24.770669901             51,676      branch-misses             #    2.17% of all branches          (36.43%)
    24.770669901        178,770,304      instructions              #    1.37  insn per cycle           (44.37%)
    24.770669901        130,248,887      cycles                                                        (44.37%)
    24.770669901             12,838      L1-icache-load-misses                                         (39.73%)
    24.770669901         49,226,669      L1-dcache-loads                                               (39.73%)
    24.770669901         12,896,343      L1-dcache-load-misses     #   26.20% of all L1-dcache accesses  (39.73%)
    24.770669901            131,788      L2-loads                                                      (31.79%)
    24.770669901             97,403      L2-load-misses            #   73.95% of all LL-cache accesses  (31.79%)
    24.770669901            131,624      LLC-loads                                                     (31.79%)
    24.770669901             94,587      LLC-load-misses           #   71.82% of all LL-cache accesses  (31.79%)
    24.821012930         75,202,789      mem_inst_retired.any                                          (34.68%)
    24.821012930          2,223,135      branch-instructions                                           (36.43%)
    24.821012930             31,231      branch-misses             #    1.40% of all branches          (36.43%)
    24.821012930        199,438,785      instructions              #    1.53  insn per cycle           (44.37%)
    24.821012930        130,175,449      cycles                                                        (44.37%)
    24.821012930             15,071      L1-icache-load-misses                                         (41.51%)
    24.821012930         64,954,743      L1-dcache-loads                                               (39.73%)
    24.821012930         10,742,522      L1-dcache-load-misses     #   16.54% of all L1-dcache accesses  (39.73%)
    24.821012930             99,424      L2-loads                                                      (31.78%)
    24.821012930             82,432      L2-load-misses            #   72.12% of all LL-cache accesses  (31.79%)
    24.821012930            129,158      LLC-loads                                                     (31.79%)
    24.821012930             97,844      LLC-load-misses           #   85.61% of all LL-cache accesses  (31.79%)
    24.871340607         95,524,983      mem_inst_retired.any                                          (31.79%)
    24.871340607          2,341,670      branch-instructions                                           (36.42%)
    24.871340607             28,777      branch-misses             #    1.23% of all branches          (36.42%)
    24.871340607        193,958,917      instructions              #    1.49  insn per cycle           (44.36%)
    24.871340607        130,239,298      cycles                                                        (44.36%)
    24.871340607             14,615      L1-icache-load-misses                                         (44.36%)
    24.871340607         51,560,494      L1-dcache-loads                                               (39.74%)
    24.871340607         13,400,102      L1-dcache-load-misses     #   25.99% of all L1-dcache accesses  (39.74%)
    24.871340607            132,882      L2-loads                                                      (31.79%)
    24.871340607             97,555      L2-load-misses            #   76.00% of all LL-cache accesses  (31.79%)
    24.871340607            123,830      LLC-loads                                                     (31.79%)
    24.871340607             82,315      LLC-load-misses           #   64.13% of all LL-cache accesses  (31.79%)
    24.921680425         81,042,583      mem_inst_retired.any                                          (31.79%)
    24.921680425          2,262,861      branch-instructions                                           (33.35%)
    24.921680425             44,710      branch-misses             #    1.98% of all branches          (36.43%)
    24.921680425        179,368,406      instructions              #    1.38  insn per cycle           (44.37%)
    24.921680425        130,176,700      cycles                                                        (44.37%)
    24.921680425             22,379      L1-icache-load-misses                                         (44.38%)
    24.921680425         61,846,260      L1-dcache-loads                                               (42.84%)
    24.921680425         12,170,112      L1-dcache-load-misses     #   19.68% of all L1-dcache accesses  (39.73%)
    24.921680425            118,311      L2-loads                                                      (31.78%)
    24.921680425             99,507      L2-load-misses            #   78.88% of all LL-cache accesses  (31.78%)
    24.921680425            133,984      LLC-loads                                                     (31.79%)
    24.921680425             97,970      LLC-load-misses           #   77.66% of all LL-cache accesses  (31.78%)
    24.972052245        102,700,028      mem_inst_retired.any                                          (31.76%)
    24.972052245          2,535,544      branch-instructions                                           (31.76%)
    24.972052245             13,847      branch-misses             #    0.55% of all branches          (36.48%)
    24.972052245        210,644,473      instructions              #    1.62  insn per cycle           (44.42%)
    24.972052245        130,359,603      cycles                                                        (44.41%)
    24.972052245             15,263      L1-icache-load-misses                                         (44.41%)
    24.972052245         53,709,239      L1-dcache-loads                                               (44.42%)
    24.972052245         13,218,564      L1-dcache-load-misses     #   24.61% of all L1-dcache accesses  (39.70%)
    24.972052245            126,661      L2-loads                                                      (31.77%)
    24.972052245             83,354      L2-load-misses            #   74.86% of all LL-cache accesses  (31.77%)
    24.972052245             96,030      LLC-loads                                                     (31.76%)
    24.972052245             62,027      LLC-load-misses           #   55.71% of all LL-cache accesses  (31.76%)
    25.022419050         81,876,978      mem_inst_retired.any                                          (31.77%)
    25.022419050          2,354,949      branch-instructions                                           (31.77%)
    25.022419050             62,269      branch-misses             #    2.64% of all branches          (31.90%)
    25.022419050        180,957,155      instructions              #    1.39  insn per cycle           (44.40%)
    25.022419050        130,297,334      cycles                                                        (44.40%)
    25.022419050             12,542      L1-icache-load-misses                                         (44.40%)
    25.022419050         53,612,230      L1-dcache-loads                                               (44.40%)
    25.022419050         12,780,092      L1-dcache-load-misses     #   23.84% of all L1-dcache accesses  (44.29%)
    25.022419050            138,283      L2-loads                                                      (31.77%)
    25.022419050             98,743      L2-load-misses            #   73.29% of all LL-cache accesses  (31.77%)
    25.022419050            131,176      LLC-loads                                                     (31.77%)
    25.022419050             98,373      LLC-load-misses           #   73.02% of all LL-cache accesses  (31.77%)
    25.072741025        103,575,189      mem_inst_retired.any                                          (31.80%)
    25.072741025          2,564,050      branch-instructions                                           (31.79%)
    25.072741025             22,445      branch-misses             #    0.88% of all branches          (31.80%)
    25.072741025        196,781,041      instructions              #    1.51  insn per cycle           (43.14%)
    25.072741025        130,225,446      cycles                                                        (44.35%)
    25.072741025             13,572      L1-icache-load-misses                                         (44.35%)
    25.072741025         52,844,030      L1-dcache-loads                                               (44.35%)
    25.072741025         12,888,114      L1-dcache-load-misses     #   24.39% of all L1-dcache accesses  (44.35%)
    25.072741025             91,604      L2-loads                                                      (31.80%)
    25.072741025             61,067      L2-load-misses            #   75.72% of all LL-cache accesses  (31.80%)
    25.072741025             69,687      LLC-loads                                                     (31.80%)
    25.072741025             61,021      LLC-load-misses           #   75.67% of all LL-cache accesses  (31.80%)
    25.123086495         83,400,251      mem_inst_retired.any                                          (31.78%)
    25.123086495          2,392,793      branch-instructions                                           (31.78%)
    25.123086495             59,598      branch-misses             #    2.49% of all branches          (31.78%)
    25.123086495        174,733,630      instructions              #    1.34  insn per cycle           (39.72%)
    25.123086495        130,320,594      cycles                                                        (44.39%)
    25.123086495              9,407      L1-icache-load-misses                                         (44.39%)
    25.123086495         53,780,427      L1-dcache-loads                                               (44.39%)
    25.123086495         13,038,614      L1-dcache-load-misses     #   24.24% of all L1-dcache accesses  (44.39%)
    25.123086495            130,525      L2-loads                                                      (31.78%)
    25.123086495             99,155      L2-load-misses            #   75.05% of all LL-cache accesses  (31.78%)
    25.123086495            133,718      LLC-loads                                                     (31.78%)
    25.123086495             97,576      LLC-load-misses           #   73.85% of all LL-cache accesses  (31.78%)
    25.173424491         94,702,193      mem_inst_retired.any                                          (31.79%)
    25.173424491          2,429,049      branch-instructions                                           (31.79%)
    25.173424491             58,515      branch-misses             #    2.41% of all branches          (31.78%)
    25.173424491        177,633,838      instructions              #    1.36  insn per cycle           (39.73%)
    25.173424491        130,295,364      cycles                                                        (41.79%)
    25.173424491              9,614      L1-icache-load-misses                                         (44.37%)
    25.173424491         57,921,257      L1-dcache-loads                                               (44.37%)
    25.173424491         11,792,391      L1-dcache-load-misses     #   20.36% of all L1-dcache accesses  (44.37%)
    25.173424491             73,522      L2-loads                                                      (34.38%)
    25.173424491             59,419      L2-load-misses            #   79.46% of all LL-cache accesses  (31.79%)
    25.173424491             76,036      LLC-loads                                                     (31.79%)
    25.173424491             63,563      LLC-load-misses           #   85.00% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    25.223759393         85,702,326      mem_inst_retired.any                                          (31.78%)
    25.223759393          2,454,412      branch-instructions                                           (31.79%)
    25.223759393             42,410      branch-misses             #    1.73% of all branches          (31.78%)
    25.223759393        204,360,801      instructions              #    1.57  insn per cycle           (39.73%)
    25.223759393        130,274,229      cycles                                                        (39.73%)
    25.223759393             10,365      L1-icache-load-misses                                         (44.38%)
    25.223759393         62,102,507      L1-dcache-loads                                               (44.38%)
    25.223759393         12,002,088      L1-dcache-load-misses     #   19.33% of all L1-dcache accesses  (44.38%)
    25.223759393            120,118      L2-loads                                                      (36.43%)
    25.223759393             99,939      L2-load-misses            #   79.73% of all LL-cache accesses  (31.78%)
    25.223759393            130,564      LLC-loads                                                     (31.78%)
    25.223759393            100,450      LLC-load-misses           #   80.14% of all LL-cache accesses  (31.79%)
    25.274122675         84,383,640      mem_inst_retired.any                                          (31.77%)
    25.274122675          2,443,152      branch-instructions                                           (31.77%)
    25.274122675             63,427      branch-misses             #    2.60% of all branches          (31.77%)
    25.274122675        173,591,378      instructions              #    1.33  insn per cycle           (39.71%)
    25.274122675        130,355,963      cycles                                                        (39.71%)
    25.274122675             12,351      L1-icache-load-misses                                         (40.43%)
    25.274122675         53,839,481      L1-dcache-loads                                               (44.40%)
    25.274122675         12,793,973      L1-dcache-load-misses     #   23.76% of all L1-dcache accesses  (44.40%)
    25.274122675             98,531      L2-loads                                                      (36.46%)
    25.274122675             73,378      L2-load-misses            #   71.89% of all LL-cache accesses  (35.76%)
    25.274122675            105,596      LLC-loads                                                     (31.77%)
    25.274122675             92,965      LLC-load-misses           #   91.09% of all LL-cache accesses  (31.77%)
    25.324454964         93,059,988      mem_inst_retired.any                                          (31.79%)
    25.324454964          2,460,165      branch-instructions                                           (31.79%)
    25.324454964             12,962      branch-misses             #    0.53% of all branches          (31.79%)
    25.324454964        231,665,074      instructions              #    1.78  insn per cycle           (39.74%)
    25.324454964        130,241,032      cycles                                                        (39.74%)
    25.324454964             13,442      L1-icache-load-misses                                         (39.74%)
    25.324454964         62,151,872      L1-dcache-loads                                               (43.71%)
    25.324454964         11,428,440      L1-dcache-load-misses     #   18.39% of all L1-dcache accesses  (44.37%)
    25.324454964            105,256      L2-loads                                                      (36.42%)
    25.324454964             88,548      L2-load-misses            #   75.96% of all LL-cache accesses  (36.42%)
    25.324454964            127,894      LLC-loads                                                     (32.46%)
    25.324454964             87,711      LLC-load-misses           #   75.24% of all LL-cache accesses  (31.79%)
    25.374793872         83,556,698      mem_inst_retired.any                                          (31.78%)
    25.374793872          2,366,526      branch-instructions                                           (31.78%)
    25.374793872             60,375      branch-misses             #    2.55% of all branches          (31.78%)
    25.374793872        169,499,358      instructions              #    1.30  insn per cycle           (39.73%)
    25.374793872        130,265,605      cycles                                                        (39.73%)
    25.374793872             13,396      L1-icache-load-misses                                         (39.73%)
    25.374793872         52,446,726      L1-dcache-loads                                               (39.73%)
    25.374793872         13,577,130      L1-dcache-load-misses     #   25.89% of all L1-dcache accesses  (44.39%)
    25.374793872            139,871      L2-loads                                                      (36.44%)
    25.374793872            104,025      L2-load-misses            #   75.00% of all LL-cache accesses  (36.44%)
    25.374793872            137,539      LLC-loads                                                     (36.45%)
    25.374793872            101,752      LLC-load-misses           #   73.36% of all LL-cache accesses  (31.78%)
    25.425144121        103,505,146      mem_inst_retired.any                                          (31.78%)
    25.425144121          2,545,876      branch-instructions                                           (31.78%)
    25.425144121              6,631      branch-misses             #    0.26% of all branches          (31.77%)
    25.425144121        232,532,361      instructions              #    1.78  insn per cycle           (39.72%)
    25.425144121        130,324,059      cycles                                                        (39.72%)
    25.425144121             10,482      L1-icache-load-misses                                         (39.72%)
    25.425144121         58,051,999      L1-dcache-loads                                               (39.72%)
    25.425144121         12,968,952      L1-dcache-load-misses     #   22.34% of all L1-dcache accesses  (42.36%)
    25.425144121            133,953      L2-loads                                                      (36.44%)
    25.425144121             90,636      L2-load-misses            #   76.69% of all LL-cache accesses  (36.44%)
    25.425144121            102,427      LLC-loads                                                     (36.43%)
    25.425144121             66,411      LLC-load-misses           #   56.19% of all LL-cache accesses  (33.83%)
    25.475468087         82,072,562      mem_inst_retired.any                                          (31.80%)
    25.475468087          2,404,047      branch-instructions                                           (31.79%)
    25.475468087             62,938      branch-misses             #    2.62% of all branches          (31.79%)
    25.475468087        172,027,309      instructions              #    1.32  insn per cycle           (39.74%)
    25.475468087        130,241,875      cycles                                                        (39.74%)
    25.475468087              9,631      L1-icache-load-misses                                         (39.74%)
    25.475468087         53,812,140      L1-dcache-loads                                               (39.74%)
    25.475468087         12,550,236      L1-dcache-load-misses     #   23.32% of all L1-dcache accesses  (39.74%)
    25.475468087            100,541      L2-loads                                                      (36.41%)
    25.475468087             77,246      L2-load-misses            #   72.56% of all LL-cache accesses  (36.41%)
    25.475468087            112,374      LLC-loads                                                     (36.41%)
    25.475468087             91,335      LLC-load-misses           #   85.79% of all LL-cache accesses  (36.41%)
    25.525791338         85,555,141      mem_inst_retired.any                                          (35.11%)
    25.525791338          2,256,372      branch-instructions                                           (31.77%)
    25.525791338             11,637      branch-misses             #    0.52% of all branches          (31.78%)
    25.525791338        185,054,454      instructions              #    1.42  insn per cycle           (39.72%)
    25.525791338        130,037,103      cycles                                                        (39.72%)
    25.525791338             23,615      L1-icache-load-misses                                         (39.72%)
    25.525791338         44,183,866      L1-dcache-loads                                               (39.75%)
    25.525791338         11,931,869      L1-dcache-load-misses     #   27.01% of all L1-dcache accesses  (39.75%)
    25.525791338            129,428      L2-loads                                                      (33.09%)
    25.525791338             81,152      L2-load-misses            #   71.29% of all LL-cache accesses  (36.43%)
    25.525791338             98,247      LLC-loads                                                     (36.42%)
    25.525791338             61,582      LLC-load-misses           #   54.10% of all LL-cache accesses  (36.42%)
    25.576140399         89,027,114      mem_inst_retired.any                                          (36.44%)
    25.576140399          2,461,888      branch-instructions                                           (31.81%)
    25.576140399             63,885      branch-misses             #    2.59% of all branches          (31.78%)
    25.576140399        176,175,475      instructions              #    1.35  insn per cycle           (39.72%)
    25.576140399        130,302,770      cycles                                                        (39.72%)
    25.576140399             12,188      L1-icache-load-misses                                         (39.72%)
    25.576140399         56,710,981      L1-dcache-loads                                               (39.72%)
    25.576140399         12,052,840      L1-dcache-load-misses     #   21.25% of all L1-dcache accesses  (39.72%)
    25.576140399             76,613      L2-loads                                                      (31.78%)
    25.576140399             60,418      L2-load-misses            #   72.56% of all LL-cache accesses  (36.40%)
    25.576140399             89,926      LLC-loads                                                     (36.45%)
    25.576140399             79,302      LLC-load-misses           #   95.24% of all LL-cache accesses  (36.45%)
    25.626575621         95,421,356      mem_inst_retired.any                                          (36.55%)
    25.626575621          2,538,158      branch-instructions                                           (36.55%)
    25.626575621             38,016      branch-misses             #    1.50% of all branches          (31.72%)
    25.626575621        195,923,949      instructions              #    1.50  insn per cycle           (39.65%)
    25.626575621        130,537,012      cycles                                                        (39.65%)
    25.626575621             13,077      L1-icache-load-misses                                         (39.66%)
    25.626575621         50,776,725      L1-dcache-loads                                               (39.65%)
    25.626575621         13,422,694      L1-dcache-load-misses     #   26.43% of all L1-dcache accesses  (39.65%)
    25.626575621            135,374      L2-loads                                                      (31.73%)
    25.626575621             99,653      L2-load-misses            #   75.14% of all LL-cache accesses  (31.72%)
    25.626575621            129,888      LLC-loads                                                     (36.55%)
    25.626575621             84,682      LLC-load-misses           #   63.85% of all LL-cache accesses  (36.55%)
    25.676899990         90,760,171      mem_inst_retired.any                                          (36.41%)
    25.676899990          2,388,231      branch-instructions                                           (36.41%)
    25.676899990             55,339      branch-misses             #    2.32% of all branches          (33.34%)
    25.676899990        182,165,391      instructions              #    1.40  insn per cycle           (41.29%)
    25.676899990        130,243,510      cycles                                                        (39.74%)
    25.676899990             10,367      L1-icache-load-misses                                         (39.74%)
    25.676899990         62,945,691      L1-dcache-loads                                               (39.74%)
    25.676899990         10,710,312      L1-dcache-load-misses     #   17.02% of all L1-dcache accesses  (39.74%)
    25.676899990             77,638      L2-loads                                                      (31.79%)
    25.676899990             59,399      L2-load-misses            #   72.67% of all LL-cache accesses  (31.79%)
    25.676899990             85,849      LLC-loads                                                     (34.85%)
    25.676899990             76,737      LLC-load-misses           #   93.88% of all LL-cache accesses  (36.42%)
    25.727310141         81,475,042      mem_inst_retired.any                                          (36.52%)
    25.727310141          2,404,838      branch-instructions                                           (36.52%)
    25.727310141             63,924      branch-misses             #    2.66% of all branches          (36.52%)
    25.727310141        168,896,179      instructions              #    1.29  insn per cycle           (44.46%)
    25.727310141        130,437,522      cycles                                                        (39.67%)
    25.727310141              9,727      L1-icache-load-misses                                         (39.67%)
    25.727310141         51,350,961      L1-dcache-loads                                               (39.68%)
    25.727310141         13,425,462      L1-dcache-load-misses     #   26.14% of all L1-dcache accesses  (39.68%)
    25.727310141            133,835      L2-loads                                                      (31.74%)
    25.727310141            100,094      L2-load-misses            #   74.61% of all LL-cache accesses  (31.74%)
    25.727310141            134,481      LLC-loads                                                     (31.74%)
    25.727310141            101,472      LLC-load-misses           #   75.64% of all LL-cache accesses  (36.52%)
    25.777629725         84,242,875      mem_inst_retired.any                                          (36.40%)
    25.777629725          2,452,633      branch-instructions                                           (36.40%)
    25.777629725             37,693      branch-misses             #    1.54% of all branches          (36.40%)
    25.777629725        211,332,678      instructions              #    1.62  insn per cycle           (44.35%)
    25.777629725        130,187,387      cycles                                                        (42.75%)
    25.777629725             11,355      L1-icache-load-misses                                         (39.75%)
    25.777629725         66,166,027      L1-dcache-loads                                               (39.74%)
    25.777629725         10,910,759      L1-dcache-load-misses     #   16.49% of all L1-dcache accesses  (39.74%)
    25.777629725             83,650      L2-loads                                                      (31.80%)
    25.777629725             76,715      L2-load-misses            #   76.71% of all LL-cache accesses  (31.79%)
    25.777629725            116,353      LLC-loads                                                     (31.80%)
    25.777629725             99,129      LLC-load-misses           #   99.13% of all LL-cache accesses  (33.39%)
    25.827951638         95,526,247      mem_inst_retired.any                                          (36.41%)
    25.827951638          2,468,813      branch-instructions                                           (36.41%)
    25.827951638             40,351      branch-misses             #    1.63% of all branches          (36.41%)
    25.827951638        193,879,575      instructions              #    1.49  insn per cycle           (44.36%)
    25.827951638        130,270,505      cycles                                                        (44.36%)
    25.827951638             13,335      L1-icache-load-misses                                         (39.74%)
    25.827951638         51,795,388      L1-dcache-loads                                               (39.74%)
    25.827951638         13,423,579      L1-dcache-load-misses     #   25.92% of all L1-dcache accesses  (39.74%)
    25.827951638            133,407      L2-loads                                                      (31.79%)
    25.827951638             95,961      L2-load-misses            #   74.56% of all LL-cache accesses  (31.79%)
    25.827951638            123,989      LLC-loads                                                     (31.79%)
    25.827951638             80,087      LLC-load-misses           #   62.23% of all LL-cache accesses  (31.79%)
    25.878282275         82,235,732      mem_inst_retired.any                                          (32.14%)
    25.878282275          2,385,726      branch-instructions                                           (36.41%)
    25.878282275             36,673      branch-misses             #    1.54% of all branches          (36.41%)
    25.878282275        198,533,975      instructions              #    1.52  insn per cycle           (44.36%)
    25.878282275        130,244,795      cycles                                                        (44.36%)
    25.878282275             10,101      L1-icache-load-misses                                         (44.04%)
    25.878282275         63,945,596      L1-dcache-loads                                               (39.74%)
    25.878282275         12,609,586      L1-dcache-load-misses     #   19.72% of all L1-dcache accesses  (39.74%)
    25.878282275            127,035      L2-loads                                                      (31.79%)
    25.878282275            102,016      L2-load-misses            #   76.35% of all LL-cache accesses  (31.79%)
    25.878282275            140,180      LLC-loads                                                     (31.79%)
    25.878282275             97,466      LLC-load-misses           #   72.95% of all LL-cache accesses  (31.79%)
    25.928623673        102,507,386      mem_inst_retired.any                                          (31.78%)
    25.928623673          2,576,122      branch-instructions                                           (35.45%)
    25.928623673             26,301      branch-misses             #    1.02% of all branches          (36.43%)
    25.928623673        206,287,699      instructions              #    1.58  insn per cycle           (44.38%)
    25.928623673        130,287,233      cycles                                                        (44.38%)
    25.928623673             10,773      L1-icache-load-misses                                         (44.38%)
    25.928623673         53,916,994      L1-dcache-loads                                               (40.74%)
    25.928623673         13,511,606      L1-dcache-load-misses     #   25.06% of all L1-dcache accesses  (39.73%)
    25.928623673            116,226      L2-loads                                                      (31.79%)
    25.928623673             74,378      L2-load-misses            #   74.74% of all LL-cache accesses  (31.78%)
    25.928623673             82,795      LLC-loads                                                     (31.78%)
    25.928623673             55,488      LLC-load-misses           #   55.76% of all LL-cache accesses  (31.78%)
    25.978947104         83,640,521      mem_inst_retired.any                                          (31.80%)
    25.978947104          2,437,487      branch-instructions                                           (31.78%)
    25.978947104             53,565      branch-misses             #    2.20% of all branches          (36.40%)
    25.978947104        189,842,028      instructions              #    1.46  insn per cycle           (44.35%)
    25.978947104        130,245,725      cycles                                                        (44.35%)
    25.978947104             11,877      L1-icache-load-misses                                         (44.35%)
    25.978947104         55,270,810      L1-dcache-loads                                               (44.37%)
    25.978947104         13,591,146      L1-dcache-load-misses     #   24.59% of all L1-dcache accesses  (39.75%)
    25.978947104            133,469      L2-loads                                                      (31.80%)
    25.978947104             96,264      L2-load-misses            #   72.39% of all LL-cache accesses  (31.80%)
    25.978947104            132,474      LLC-loads                                                     (31.80%)
    25.978947104             99,714      LLC-load-misses           #   74.99% of all LL-cache accesses  (31.80%)
    26.029302711        102,647,356      mem_inst_retired.any                                          (31.77%)
    26.029302711          2,557,846      branch-instructions                                           (31.77%)
    26.029302711             44,129      branch-misses             #    1.73% of all branches          (34.12%)
    26.029302711        188,831,649      instructions              #    1.45  insn per cycle           (44.39%)
    26.029302711        130,311,466      cycles                                                        (44.39%)
    26.029302711             12,544      L1-icache-load-misses                                         (44.39%)
    26.029302711         55,734,790      L1-dcache-loads                                               (44.39%)
    26.029302711         12,044,524      L1-dcache-load-misses     #   21.61% of all L1-dcache accesses  (42.08%)
    26.029302711             77,267      L2-loads                                                      (31.78%)
    26.029302711             52,676      L2-load-misses            #   67.98% of all LL-cache accesses  (31.78%)
    26.029302711             77,711      LLC-loads                                                     (31.77%)
    26.029302711             58,853      LLC-load-misses           #   75.95% of all LL-cache accesses  (31.77%)
    26.079627300         77,196,529      mem_inst_retired.any                                          (31.78%)
    26.079627300          2,306,013      branch-instructions                                           (31.78%)
    26.079627300             57,281      branch-misses             #    2.48% of all branches          (31.80%)
    26.079627300        188,501,553      instructions              #    1.45  insn per cycle           (44.37%)
    26.079627300        130,256,510      cycles                                                        (44.37%)
    26.079627300              9,845      L1-icache-load-misses                                         (44.37%)
    26.079627300         55,188,649      L1-dcache-loads                                               (44.37%)
    26.079627300         13,240,238      L1-dcache-load-misses     #   23.99% of all L1-dcache accesses  (44.37%)
    26.079627300            134,815      L2-loads                                                      (31.80%)
    26.079627300             97,248      L2-load-misses            #   76.36% of all LL-cache accesses  (31.80%)
    26.079627300            119,910      LLC-loads                                                     (31.78%)
    26.079627300             86,833      LLC-load-misses           #   68.18% of all LL-cache accesses  (31.78%)
    26.129961004         90,776,201      mem_inst_retired.any                                          (31.80%)
    26.129961004          2,477,456      branch-instructions                                           (31.77%)
    26.129961004             66,941      branch-misses             #    2.70% of all branches          (31.77%)
    26.129961004        173,487,726      instructions              #    1.33  insn per cycle           (40.70%)
    26.129961004        130,224,121      cycles                                                        (44.36%)
    26.129961004             15,088      L1-icache-load-misses                                         (44.36%)
    26.129961004         60,763,286      L1-dcache-loads                                               (44.38%)
    26.129961004         11,668,014      L1-dcache-load-misses     #   19.20% of all L1-dcache accesses  (44.38%)
    26.129961004             76,483      L2-loads                                                      (31.79%)
    26.129961004             59,258      L2-load-misses            #   73.32% of all LL-cache accesses  (31.79%)
    26.129961004             85,153      LLC-loads                                                     (31.80%)
    26.129961004             78,108      LLC-load-misses           #   96.65% of all LL-cache accesses  (31.80%)
    26.180300575         87,974,320      mem_inst_retired.any                                          (31.78%)
    26.180300575          2,452,912      branch-instructions                                           (31.78%)
    26.180300575             24,715      branch-misses             #    1.01% of all branches          (31.78%)
    26.180300575        222,518,183      instructions              #    1.71  insn per cycle           (39.73%)
    26.180300575        130,327,304      cycles                                                        (44.02%)
    26.180300575              9,400      L1-icache-load-misses                                         (44.38%)
    26.180300575         60,472,208      L1-dcache-loads                                               (44.38%)
    26.180300575         12,386,505      L1-dcache-load-misses     #   20.48% of all L1-dcache accesses  (44.38%)
    26.180300575            133,400      L2-loads                                                      (32.16%)
    26.180300575             97,963      L2-load-misses            #   73.67% of all LL-cache accesses  (31.78%)
    26.180300575            132,564      LLC-loads                                                     (31.78%)
    26.180300575             95,662      LLC-load-misses           #   71.94% of all LL-cache accesses  (31.78%)
    26.230634911         83,374,822      mem_inst_retired.any                                          (31.78%)
    26.230634911          2,442,768      branch-instructions                                           (31.78%)
    26.230634911             61,810      branch-misses             #    2.53% of all branches          (31.78%)
    26.230634911        175,731,401      instructions              #    1.35  insn per cycle           (39.73%)
    26.230634911        130,250,682      cycles                                                        (39.73%)
    26.230634911             10,285      L1-icache-load-misses                                         (44.37%)
    26.230634911         57,224,897      L1-dcache-loads                                               (44.37%)
    26.230634911         12,569,439      L1-dcache-load-misses     #   21.96% of all L1-dcache accesses  (44.37%)
    26.230634911            102,984      L2-loads                                                      (36.43%)
    26.230634911             83,002      L2-load-misses            #   72.34% of all LL-cache accesses  (31.79%)
    26.230634911            126,479      LLC-loads                                                     (31.79%)
    26.230634911            101,995      LLC-load-misses           #   88.90% of all LL-cache accesses  (31.79%)
    26.280975449        101,400,612      mem_inst_retired.any                                          (31.79%)
    26.280975449          2,495,783      branch-instructions                                           (31.79%)
    26.280975449              7,407      branch-misses             #    0.30% of all branches          (31.79%)
    26.280975449        231,858,849      instructions              #    1.78  insn per cycle           (39.74%)
    26.280975449        130,271,650      cycles                                                        (39.74%)
    26.280975449             16,108      L1-icache-load-misses                                         (42.67%)
    26.280975449         60,247,300      L1-dcache-loads                                               (44.36%)
    26.280975449         12,558,317      L1-dcache-load-misses     #   20.84% of all L1-dcache accesses  (44.36%)
    26.280975449            128,966      L2-loads                                                      (36.41%)
    26.280975449             93,939      L2-load-misses            #   78.21% of all LL-cache accesses  (33.50%)
    26.280975449            111,261      LLC-loads                                                     (31.79%)
    26.280975449             72,331      LLC-load-misses           #   60.22% of all LL-cache accesses  (31.79%)
    26.331310739         83,329,240      mem_inst_retired.any                                          (31.79%)
    26.331310739          2,427,823      branch-instructions                                           (31.78%)
    26.331310739             64,119      branch-misses             #    2.64% of all branches          (31.78%)
    26.331310739        174,834,259      instructions              #    1.34  insn per cycle           (39.73%)
    26.331310739        130,248,727      cycles                                                        (39.73%)
    26.331310739              9,874      L1-icache-load-misses                                         (39.73%)
    26.331310739         50,757,759      L1-dcache-loads                                               (44.38%)
    26.331310739         13,391,438      L1-dcache-load-misses     #   26.38% of all L1-dcache accesses  (44.38%)
    26.331310739            129,818      L2-loads                                                      (36.43%)
    26.331310739             96,715      L2-load-misses            #   74.30% of all LL-cache accesses  (36.43%)
    26.331310739            130,519      LLC-loads                                                     (31.79%)
    26.331310739             97,559      LLC-load-misses           #   74.95% of all LL-cache accesses  (31.79%)
    26.381632995        103,963,015      mem_inst_retired.any                                          (31.80%)
    26.381632995          2,580,041      branch-instructions                                           (31.79%)
    26.381632995             13,508      branch-misses             #    0.52% of all branches          (31.80%)
    26.381632995        212,568,430      instructions              #    1.63  insn per cycle           (39.74%)
    26.381632995        130,266,477      cycles                                                        (39.74%)
    26.381632995              8,637      L1-icache-load-misses                                         (39.74%)
    26.381632995         53,339,433      L1-dcache-loads                                               (41.36%)
    26.381632995         13,317,882      L1-dcache-load-misses     #   24.97% of all L1-dcache accesses  (44.36%)
    26.381632995            108,650      L2-loads                                                      (36.41%)
    26.381632995             71,575      L2-load-misses            #   75.61% of all LL-cache accesses  (36.41%)
    26.381632995             80,670      LLC-loads                                                     (34.82%)
    26.381632995             52,811      LLC-load-misses           #   55.79% of all LL-cache accesses  (31.80%)
    26.431921658         85,548,596      mem_inst_retired.any                                          (31.82%)
    26.431921658          2,479,565      branch-instructions                                           (31.82%)
    26.431921658             64,215      branch-misses             #    2.59% of all branches          (31.81%)
    26.431921658        181,141,021      instructions              #    1.39  insn per cycle           (39.76%)
    26.431921658        130,168,694      cycles                                                        (39.76%)
    26.431921658              8,173      L1-icache-load-misses                                         (39.76%)
    26.431921658         60,712,123      L1-dcache-loads                                               (39.77%)
    26.431921658         11,813,696      L1-dcache-load-misses     #   19.46% of all L1-dcache accesses  (44.33%)
    26.431921658             92,795      L2-loads                                                      (36.37%)
    26.431921658             79,660      L2-load-misses            #   75.38% of all LL-cache accesses  (36.37%)
    26.431921658            118,573      LLC-loads                                                     (36.37%)
    26.431921658            100,105      LLC-load-misses           #   94.72% of all LL-cache accesses  (31.82%)
#           time             counts unit events
    26.482282197        101,847,866      mem_inst_retired.any                                          (31.77%)
    26.482282197          8,243,058      branch-instructions                                           (31.77%)
    26.482282197            168,917      branch-misses             #    2.05% of all branches          (31.77%)
    26.482282197        216,456,158      instructions              #    1.66  insn per cycle           (39.72%)
    26.482282197        130,404,472      cycles                                                        (39.79%)
    26.482282197             38,766      L1-icache-load-misses                                         (39.72%)
    26.482282197         83,766,850      L1-dcache-loads                                               (39.72%)
    26.482282197          2,345,231      L1-dcache-load-misses     #    2.80% of all L1-dcache accesses  (40.14%)
    26.482282197            201,813      L2-loads                                                      (36.38%)
    26.482282197            139,046      L2-load-misses            #   62.87% of all LL-cache accesses  (36.45%)
    26.482282197            240,540      LLC-loads                                                     (36.45%)
    26.482282197            220,099      LLC-load-misses           #   99.51% of all LL-cache accesses  (36.04%)
