

================================================================
== Vitis HLS Report for 'accelerator_controller'
================================================================
* Date:           Thu Mar  6 16:55:23 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xor_distributed_hyw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.929 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|      119|  70.000 ns|  1.190 us|    8|  120|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_57_3  |        0|      111|    7 ~ 11|          -|          -|  0 ~ 10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../accelerator_controller.cpp:56]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%array_back1_bias_change_loc = alloca i64 1"   --->   Operation 7 'alloca' 'array_back1_bias_change_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'array_back1_bias_change_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w1_local_5_loc = alloca i64 1"   --->   Operation 9 'alloca' 'w1_local_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w1_local_6_loc = alloca i64 1"   --->   Operation 10 'alloca' 'w1_local_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w1_local_loc = alloca i64 1"   --->   Operation 11 'alloca' 'w1_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w1_local_4_loc = alloca i64 1"   --->   Operation 12 'alloca' 'w1_local_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_controller_Pipeline_VITIS_LOOP_26_1, i16 %w1, i16 %bias_1, i16 %w1_local_4_loc, i16 %w1_local_loc, i16 %w1_local_6_loc, i16 %w1_local_5_loc, i16 %array_back1_bias_change_1_loc, i16 %array_back1_bias_change_loc"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln56 = store i4 0, i4 %i" [../accelerator_controller.cpp:56]   --->   Operation 14 'store' 'store_ln56' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 15 [1/2] (1.60ns)   --->   "%call_ln0 = call void @accelerator_controller_Pipeline_VITIS_LOOP_26_1, i16 %w1, i16 %bias_1, i16 %w1_local_4_loc, i16 %w1_local_loc, i16 %w1_local_6_loc, i16 %w1_local_5_loc, i16 %array_back1_bias_change_1_loc, i16 %array_back1_bias_change_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 16 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [../accelerator_controller.cpp:11]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_1"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %training"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %training, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %expecting_input"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %expecting_input, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %expecting_input, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%w1_local_4_loc_load = load i16 %w1_local_4_loc"   --->   Operation 32 'load' 'w1_local_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%w1_local_loc_load = load i16 %w1_local_loc"   --->   Operation 33 'load' 'w1_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%w1_local_6_loc_load = load i16 %w1_local_6_loc"   --->   Operation 34 'load' 'w1_local_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%w1_local_5_loc_load = load i16 %w1_local_5_loc"   --->   Operation 35 'load' 'w1_local_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_loc_load = load i16 %array_back1_bias_change_1_loc"   --->   Operation 36 'load' 'array_back1_bias_change_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%array_back1_bias_change_loc_load = load i16 %array_back1_bias_change_loc"   --->   Operation 37 'load' 'array_back1_bias_change_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.01ns)   --->   "%cmp_i_i58 = icmp_eq  i16 %training_read, i16 0"   --->   Operation 38 'icmp' 'cmp_i_i58' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln57 = br void %VITIS_LOOP_60_4" [../accelerator_controller.cpp:57]   --->   Operation 39 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.95>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../accelerator_controller.cpp:57]   --->   Operation 40 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln57 = icmp_eq  i4 %i_1, i4 10" [../accelerator_controller.cpp:57]   --->   Operation 41 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.86ns)   --->   "%i_2 = add i4 %i_1, i4 1" [../accelerator_controller.cpp:57]   --->   Operation 42 'add' 'i_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %VITIS_LOOP_60_4.split, void %for.end162" [../accelerator_controller.cpp:57]   --->   Operation 43 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (1.08ns)   --->   "%call_ln0 = call void @accelerator_controller_Pipeline_VITIS_LOOP_60_4, i16 %w1_local_loc_load, i16 %w1_local_4_loc_load, i16 %array_back1_bias_change_loc_load, i16 %w1_local_5_loc_load, i16 %w1_local_6_loc_load, i16 %array_back1_bias_change_1_loc_load, i64 %data_out, i1 %cmp_i_i58"   --->   Operation 45 'call' 'call_ln0' <Predicate = (!icmp_ln57)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.48>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 10, i64 5" [../accelerator_controller.cpp:56]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../accelerator_controller.cpp:57]   --->   Operation 47 'specloopname' 'specloopname_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_controller_Pipeline_VITIS_LOOP_60_4, i16 %w1_local_loc_load, i16 %w1_local_4_loc_load, i16 %array_back1_bias_change_loc_load, i16 %w1_local_5_loc_load, i16 %w1_local_6_loc_load, i16 %array_back1_bias_change_1_loc_load, i64 %data_out, i1 %cmp_i_i58"   --->   Operation 48 'call' 'call_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %cmp_i_i58, void %for.inc160, void %for.end162"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln56 = store i4 %i_2, i4 %i" [../accelerator_controller.cpp:56]   --->   Operation 50 'store' 'store_ln56' <Predicate = (!icmp_ln57 & !cmp_i_i58)> <Delay = 0.48>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln57 = br void %VITIS_LOOP_60_4" [../accelerator_controller.cpp:57]   --->   Operation 51 'br' 'br_ln57' <Predicate = (!icmp_ln57 & !cmp_i_i58)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [../accelerator_controller.cpp:118]   --->   Operation 52 'ret' 'ret_ln118' <Predicate = (cmp_i_i58) | (icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 4 bit ('i', ../accelerator_controller.cpp:56) [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln56', ../accelerator_controller.cpp:56) of constant 0 on local variable 'i', ../accelerator_controller.cpp:56 [38]  (0.489 ns)

 <State 2>: 1.603ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'accelerator_controller_Pipeline_VITIS_LOOP_26_1' [30]  (1.603 ns)

 <State 3>: 1.016ns
The critical path consists of the following:
	wire read operation ('training_read') on port 'training' [8]  (0.000 ns)
	'icmp' operation 1 bit ('cmp_i_i58') [37]  (1.016 ns)

 <State 4>: 1.956ns
The critical path consists of the following:
	'load' operation 4 bit ('i', ../accelerator_controller.cpp:57) on local variable 'i', ../accelerator_controller.cpp:56 [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', ../accelerator_controller.cpp:57) [42]  (0.868 ns)
	'call' operation 0 bit ('call_ln0') to 'accelerator_controller_Pipeline_VITIS_LOOP_60_4' [49]  (1.088 ns)

 <State 5>: 0.489ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln56', ../accelerator_controller.cpp:56) of variable 'i', ../accelerator_controller.cpp:57 on local variable 'i', ../accelerator_controller.cpp:56 [52]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
