// Seed: 786502204
module module_0 (
    input tri id_0
);
  wire [1 : 1] id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output uwire id_2
    , id_4
);
  logic id_5;
  module_0 modCall_1 (id_0);
endmodule
module module_2 #(
    parameter id_4 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5;
  ;
  wire [id_4 : 1  ==?  id_4] id_6, id_7;
endmodule
program module_3 #(
    parameter id_2 = 32'd89,
    parameter id_4 = 32'd54
) (
    id_1,
    _id_2,
    id_3,
    _id_4[-1 : id_4?id_2 :-1'h0],
    id_5
);
  output wire id_5;
  input logic [7:0] _id_4;
  inout wire id_3;
  inout wire _id_2;
  inout uwire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  ;
  assign id_6 = id_4;
  assign id_1 = -1;
  wire id_9;
  localparam id_10 = 1, id_11 = id_4, id_12 = id_9;
  id_13(
      id_9
  );
  logic id_14[id_2 : -1  *  -1 'b0];
  module_2 modCall_1 (
      id_5,
      id_3,
      id_8,
      id_12
  );
endprogram
