
STM32_Test3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d28  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000066c  08009e38  08009e38  0000ae38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4a4  0800a4a4  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a4a4  0800a4a4  0000b4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4ac  0800a4ac  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4ac  0800a4ac  0000b4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a4b0  0800a4b0  0000b4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a4b4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  200001d4  0800a688  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000478  0800a688  0000c478  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6d2  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002218  00000000  00000000  000188cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  0001aae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000969  00000000  00000000  0001b718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f32  00000000  00000000  0001c081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fae5  00000000  00000000  00034fb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bcea  00000000  00000000  00044a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0782  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047f0  00000000  00000000  000d07c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  000d4fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08009e20 	.word	0x08009e20

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08009e20 	.word	0x08009e20

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <lcd_send_cmd>:

/*
 * Truyn lnh qua i2c
 */
static void lcd_send_cmd(I2C_HandleTypeDef *hi2c, uint8_t cmd)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af02      	add	r7, sp, #8
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	70fb      	strb	r3, [r7, #3]
    uint8_t data[4];

    data[0] = (cmd & 0xF0) | LCD_EN | LCD_BACKLIGHT;
 800109c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010a0:	f023 030f 	bic.w	r3, r3, #15
 80010a4:	b25b      	sxtb	r3, r3
 80010a6:	f043 030c 	orr.w	r3, r3, #12
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	733b      	strb	r3, [r7, #12]
    data[1] = (cmd & 0xF0) | LCD_BACKLIGHT;
 80010b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010b4:	f023 030f 	bic.w	r3, r3, #15
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	f043 0308 	orr.w	r3, r3, #8
 80010be:	b25b      	sxtb	r3, r3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	737b      	strb	r3, [r7, #13]
    data[2] = ((cmd << 4) & 0xF0) | LCD_EN | LCD_BACKLIGHT;
 80010c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010c8:	011b      	lsls	r3, r3, #4
 80010ca:	b25b      	sxtb	r3, r3
 80010cc:	f043 030c 	orr.w	r3, r3, #12
 80010d0:	b25b      	sxtb	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	73bb      	strb	r3, [r7, #14]
    data[3] = ((cmd << 4) & 0xF0) | LCD_BACKLIGHT;
 80010d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010da:	011b      	lsls	r3, r3, #4
 80010dc:	b25b      	sxtb	r3, r3
 80010de:	f043 0308 	orr.w	r3, r3, #8
 80010e2:	b25b      	sxtb	r3, r3
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(hi2c, LCD_I2C_ADDR, data, 4, 100);
 80010e8:	f107 020c 	add.w	r2, r7, #12
 80010ec:	2364      	movs	r3, #100	@ 0x64
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2304      	movs	r3, #4
 80010f2:	214e      	movs	r1, #78	@ 0x4e
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f001 fff1 	bl	80030dc <HAL_I2C_Master_Transmit>

    // ---  XA HAL_Delay(20)  Y ---
    // Chip LCD x l lnh thng ch mt < 50us, thi gian truyn I2C   ri.
}
 80010fa:	bf00      	nop
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <lcd_send_data>:

/*
 * TRuyn d liu hin th ln LCD
 */
static void lcd_send_data(I2C_HandleTypeDef *hi2c, uint8_t data)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b086      	sub	sp, #24
 8001106:	af02      	add	r7, sp, #8
 8001108:	6078      	str	r0, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[4];

    buf[0] = (data & 0xF0) | LCD_RS | LCD_EN | LCD_BACKLIGHT;
 800110e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001112:	f023 030f 	bic.w	r3, r3, #15
 8001116:	b25b      	sxtb	r3, r3
 8001118:	f043 030d 	orr.w	r3, r3, #13
 800111c:	b25b      	sxtb	r3, r3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	733b      	strb	r3, [r7, #12]
    buf[1] = (data & 0xF0) | LCD_RS | LCD_BACKLIGHT;
 8001122:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001126:	f023 030f 	bic.w	r3, r3, #15
 800112a:	b25b      	sxtb	r3, r3
 800112c:	f043 0309 	orr.w	r3, r3, #9
 8001130:	b25b      	sxtb	r3, r3
 8001132:	b2db      	uxtb	r3, r3
 8001134:	737b      	strb	r3, [r7, #13]
    buf[2] = ((data << 4) & 0xF0) | LCD_RS | LCD_EN | LCD_BACKLIGHT;
 8001136:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800113a:	011b      	lsls	r3, r3, #4
 800113c:	b25b      	sxtb	r3, r3
 800113e:	f043 030d 	orr.w	r3, r3, #13
 8001142:	b25b      	sxtb	r3, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	73bb      	strb	r3, [r7, #14]
    buf[3] = ((data << 4) & 0xF0) | LCD_RS | LCD_BACKLIGHT;
 8001148:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800114c:	011b      	lsls	r3, r3, #4
 800114e:	b25b      	sxtb	r3, r3
 8001150:	f043 0309 	orr.w	r3, r3, #9
 8001154:	b25b      	sxtb	r3, r3
 8001156:	b2db      	uxtb	r3, r3
 8001158:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(hi2c, LCD_I2C_ADDR, buf, 4, 100);
 800115a:	f107 020c 	add.w	r2, r7, #12
 800115e:	2364      	movs	r3, #100	@ 0x64
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2304      	movs	r3, #4
 8001164:	214e      	movs	r1, #78	@ 0x4e
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f001 ffb8 	bl	80030dc <HAL_I2C_Master_Transmit>

    // ---  XA HAL_Delay(20)  Y ---
    // y l nguyn nhn chnh gy chm (in chui 10 k t mt 200ms)
}
 800116c:	bf00      	nop
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <lcd_init>:
/* ===== PUBLIC FUNCTIONS ===== */
/*
 * Khi to LCD
 */
void lcd_init(I2C_HandleTypeDef *hi2c)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
    HAL_Delay(50); // Ch in p n nh (Bt buc)
 800117c:	2032      	movs	r0, #50	@ 0x32
 800117e:	f000 ff85 	bl	800208c <HAL_Delay>

    // Khi ng chun HD44780 (CH GI NIBBLE CAO)
    lcd_send_cmd(hi2c, 0x30);
 8001182:	2130      	movs	r1, #48	@ 0x30
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff83 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(5); // Cn thit lc khi ng
 800118a:	2005      	movs	r0, #5
 800118c:	f000 ff7e 	bl	800208c <HAL_Delay>
    lcd_send_cmd(hi2c, 0x30);
 8001190:	2130      	movs	r1, #48	@ 0x30
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff7c 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(1); // Cn thit lc khi ng
 8001198:	2001      	movs	r0, #1
 800119a:	f000 ff77 	bl	800208c <HAL_Delay>
    lcd_send_cmd(hi2c, 0x30);
 800119e:	2130      	movs	r1, #48	@ 0x30
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff ff75 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(10);
 80011a6:	200a      	movs	r0, #10
 80011a8:	f000 ff70 	bl	800208c <HAL_Delay>
    lcd_send_cmd(hi2c, 0x20); // Chuyn sang 4-bit mode
 80011ac:	2120      	movs	r1, #32
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff ff6e 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(10);
 80011b4:	200a      	movs	r0, #10
 80011b6:	f000 ff69 	bl	800208c <HAL_Delay>

    // Cu hnh LCD
    lcd_send_cmd(hi2c, 0x28); // 4-bit, 2 dng
 80011ba:	2128      	movs	r1, #40	@ 0x28
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ff67 	bl	8001090 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x08); // display off
 80011c2:	2108      	movs	r1, #8
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7ff ff63 	bl	8001090 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x01); // clear
 80011ca:	2101      	movs	r1, #1
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ff5f 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(2);             // Lnh Clear cn > 1.52ms
 80011d2:	2002      	movs	r0, #2
 80011d4:	f000 ff5a 	bl	800208c <HAL_Delay>
    lcd_send_cmd(hi2c, 0x06); // entry mode
 80011d8:	2106      	movs	r1, #6
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff ff58 	bl	8001090 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x0C); // display ON
 80011e0:	210c      	movs	r1, #12
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff ff54 	bl	8001090 <lcd_send_cmd>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <lcd_clear>:

/*
 * Xa LCD
 */
void lcd_clear(I2C_HandleTypeDef *hi2c)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(hi2c, 0x01);
 80011f8:	2101      	movs	r1, #1
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ff48 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(2); // Lnh Clear mn hnh bt buc phi ch > 1.5ms
 8001200:	2002      	movs	r0, #2
 8001202:	f000 ff43 	bl	800208c <HAL_Delay>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <lcd_gotoxy>:

/*
 * Di chuyn con tr
 */
void lcd_gotoxy(I2C_HandleTypeDef *hi2c, uint8_t col, uint8_t row)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b084      	sub	sp, #16
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	460b      	mov	r3, r1
 8001218:	70fb      	strb	r3, [r7, #3]
 800121a:	4613      	mov	r3, r2
 800121c:	70bb      	strb	r3, [r7, #2]
    uint8_t addr;
    switch (row)
 800121e:	78bb      	ldrb	r3, [r7, #2]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d002      	beq.n	800122a <lcd_gotoxy+0x1c>
 8001224:	2b01      	cmp	r3, #1
 8001226:	d003      	beq.n	8001230 <lcd_gotoxy+0x22>
    {
        case 0: addr = 0x00 + col; break;
        case 1: addr = 0x40 + col; break;
        default: return;
 8001228:	e00e      	b.n	8001248 <lcd_gotoxy+0x3a>
        case 0: addr = 0x00 + col; break;
 800122a:	78fb      	ldrb	r3, [r7, #3]
 800122c:	73fb      	strb	r3, [r7, #15]
 800122e:	e003      	b.n	8001238 <lcd_gotoxy+0x2a>
        case 1: addr = 0x40 + col; break;
 8001230:	78fb      	ldrb	r3, [r7, #3]
 8001232:	3340      	adds	r3, #64	@ 0x40
 8001234:	73fb      	strb	r3, [r7, #15]
 8001236:	bf00      	nop
    }
    lcd_send_cmd(hi2c, 0x80 | addr);
 8001238:	7bfb      	ldrb	r3, [r7, #15]
 800123a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800123e:	b2db      	uxtb	r3, r3
 8001240:	4619      	mov	r1, r3
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ff24 	bl	8001090 <lcd_send_cmd>
}
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <lcd_puts>:

/*
 * Hin th chui
 */
void lcd_puts(I2C_HandleTypeDef *hi2c, char *str)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
 8001256:	6039      	str	r1, [r7, #0]
    while (*str)
 8001258:	e007      	b.n	800126a <lcd_puts+0x1c>
        lcd_send_data(hi2c, *str++);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	603a      	str	r2, [r7, #0]
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	4619      	mov	r1, r3
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7ff ff4c 	bl	8001102 <lcd_send_data>
    while (*str)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d1f3      	bne.n	800125a <lcd_puts+0xc>
}
 8001272:	bf00      	nop
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef __GNUC__
int _write(int file, char *ptr, int len) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100); return len;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	b29a      	uxth	r2, r3
 800128c:	2364      	movs	r3, #100	@ 0x64
 800128e:	68b9      	ldr	r1, [r7, #8]
 8001290:	4803      	ldr	r0, [pc, #12]	@ (80012a0 <_write+0x24>)
 8001292:	f003 ff57 	bl	8005144 <HAL_UART_Transmit>
 8001296:	687b      	ldr	r3, [r7, #4]
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	200002c8 	.word	0x200002c8

080012a4 <SoilMoisture_Convert>:
#endif

float SoilMoisture_Convert(uint16_t adc_value) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	80fb      	strh	r3, [r7, #6]
    if (adc_value > 2500) adc_value = 2500;
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d902      	bls.n	80012be <SoilMoisture_Convert+0x1a>
 80012b8:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80012bc:	80fb      	strh	r3, [r7, #6]
    if (adc_value < 830)  adc_value = 830;
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	f240 323d 	movw	r2, #829	@ 0x33d
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d802      	bhi.n	80012ce <SoilMoisture_Convert+0x2a>
 80012c8:	f240 333e 	movw	r3, #830	@ 0x33e
 80012cc:	80fb      	strh	r3, [r7, #6]
    return (float)(2500 - adc_value) * 100.0f / (2500 - 830);
 80012ce:	88fb      	ldrh	r3, [r7, #6]
 80012d0:	f5c3 631c 	rsb	r3, r3, #2496	@ 0x9c0
 80012d4:	3304      	adds	r3, #4
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fd00 	bl	8000cdc <__aeabi_i2f>
 80012dc:	4603      	mov	r3, r0
 80012de:	4907      	ldr	r1, [pc, #28]	@ (80012fc <SoilMoisture_Convert+0x58>)
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fd4f 	bl	8000d84 <__aeabi_fmul>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4905      	ldr	r1, [pc, #20]	@ (8001300 <SoilMoisture_Convert+0x5c>)
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fdfe 	bl	8000eec <__aeabi_fdiv>
 80012f0:	4603      	mov	r3, r0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	42c80000 	.word	0x42c80000
 8001300:	44d0c000 	.word	0x44d0c000

08001304 <Task_SHT30>:

/* 1. Task SHT30 */
void Task_SHT30(void) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
    uint32_t t_start = HAL_GetTick(); // Bt u o thi gian thc thi
 800130a:	f000 feb5 	bl	8002078 <HAL_GetTick>
 800130e:	60f8      	str	r0, [r7, #12]
    float dummy;

    // c cm bin
    sht3x_read_temperature_and_humidity(&sht3x, &temp, &dummy);
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	461a      	mov	r2, r3
 8001314:	490f      	ldr	r1, [pc, #60]	@ (8001354 <Task_SHT30+0x50>)
 8001316:	4810      	ldr	r0, [pc, #64]	@ (8001358 <Task_SHT30+0x54>)
 8001318:	f000 fbb0 	bl	8001a7c <sht3x_read_temperature_and_humidity>

    // In Log theo yu cu
    printf("Task 1 in: %lu\r\n", t_start);
 800131c:	68f9      	ldr	r1, [r7, #12]
 800131e:	480f      	ldr	r0, [pc, #60]	@ (800135c <Task_SHT30+0x58>)
 8001320:	f005 f8d2 	bl	80064c8 <iprintf>
    printf("Data SHT30: Temp: %.1f C\r\n", temp);
 8001324:	4b0b      	ldr	r3, [pc, #44]	@ (8001354 <Task_SHT30+0x50>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f87d 	bl	8000428 <__aeabi_f2d>
 800132e:	4602      	mov	r2, r0
 8001330:	460b      	mov	r3, r1
 8001332:	480b      	ldr	r0, [pc, #44]	@ (8001360 <Task_SHT30+0x5c>)
 8001334:	f005 f8c8 	bl	80064c8 <iprintf>

    // Tnh thi gian thc thi
    uint32_t t_exec = HAL_GetTick() - t_start;
 8001338:	f000 fe9e 	bl	8002078 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	60bb      	str	r3, [r7, #8]
    printf("[EXEC] Task_SHT30 time: %lu ms\r\n\r\n", t_exec);
 8001344:	68b9      	ldr	r1, [r7, #8]
 8001346:	4807      	ldr	r0, [pc, #28]	@ (8001364 <Task_SHT30+0x60>)
 8001348:	f005 f8be 	bl	80064c8 <iprintf>
}
 800134c:	bf00      	nop
 800134e:	3710      	adds	r7, #16
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	20000318 	.word	0x20000318
 8001358:	20000310 	.word	0x20000310
 800135c:	08009e38 	.word	0x08009e38
 8001360:	08009e4c 	.word	0x08009e4c
 8001364:	08009e68 	.word	0x08009e68

08001368 <Task_Soil>:

/* 2. Task Soil */
void Task_Soil(void) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
    uint32_t t_start = HAL_GetTick();
 800136e:	f000 fe83 	bl	8002078 <HAL_GetTick>
 8001372:	6078      	str	r0, [r7, #4]

    // c ADC
    HAL_ADC_Start(&hadc1);
 8001374:	4819      	ldr	r0, [pc, #100]	@ (80013dc <Task_Soil+0x74>)
 8001376:	f000 ff85 	bl	8002284 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 800137a:	210a      	movs	r1, #10
 800137c:	4817      	ldr	r0, [pc, #92]	@ (80013dc <Task_Soil+0x74>)
 800137e:	f001 f85b 	bl	8002438 <HAL_ADC_PollForConversion>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d10a      	bne.n	800139e <Task_Soil+0x36>
        soil = SoilMoisture_Convert(HAL_ADC_GetValue(&hadc1));
 8001388:	4814      	ldr	r0, [pc, #80]	@ (80013dc <Task_Soil+0x74>)
 800138a:	f001 f95b 	bl	8002644 <HAL_ADC_GetValue>
 800138e:	4603      	mov	r3, r0
 8001390:	b29b      	uxth	r3, r3
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff ff86 	bl	80012a4 <SoilMoisture_Convert>
 8001398:	4603      	mov	r3, r0
 800139a:	4a11      	ldr	r2, [pc, #68]	@ (80013e0 <Task_Soil+0x78>)
 800139c:	6013      	str	r3, [r2, #0]
    HAL_ADC_Stop(&hadc1);
 800139e:	480f      	ldr	r0, [pc, #60]	@ (80013dc <Task_Soil+0x74>)
 80013a0:	f001 f81e 	bl	80023e0 <HAL_ADC_Stop>

    // In Log
    printf("Task 2 in: %lu\r\n", t_start);
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	480f      	ldr	r0, [pc, #60]	@ (80013e4 <Task_Soil+0x7c>)
 80013a8:	f005 f88e 	bl	80064c8 <iprintf>
    printf("Data Soil: %.1f %%\r\n", soil);
 80013ac:	4b0c      	ldr	r3, [pc, #48]	@ (80013e0 <Task_Soil+0x78>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff f839 	bl	8000428 <__aeabi_f2d>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	480b      	ldr	r0, [pc, #44]	@ (80013e8 <Task_Soil+0x80>)
 80013bc:	f005 f884 	bl	80064c8 <iprintf>

    uint32_t t_exec = HAL_GetTick() - t_start;
 80013c0:	f000 fe5a 	bl	8002078 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	603b      	str	r3, [r7, #0]
    printf("[EXEC] Task_Soil time: %lu ms\r\n\r\n", t_exec);
 80013cc:	6839      	ldr	r1, [r7, #0]
 80013ce:	4807      	ldr	r0, [pc, #28]	@ (80013ec <Task_Soil+0x84>)
 80013d0:	f005 f87a 	bl	80064c8 <iprintf>
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200001f0 	.word	0x200001f0
 80013e0:	2000031c 	.word	0x2000031c
 80013e4:	08009e8c 	.word	0x08009e8c
 80013e8:	08009ea0 	.word	0x08009ea0
 80013ec:	08009eb8 	.word	0x08009eb8

080013f0 <Task_LCD>:

/* 3. Task LCD */
void Task_LCD(void) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08a      	sub	sp, #40	@ 0x28
 80013f4:	af02      	add	r7, sp, #8
    uint32_t t_start = HAL_GetTick();
 80013f6:	f000 fe3f 	bl	8002078 <HAL_GetTick>
 80013fa:	61f8      	str	r0, [r7, #28]
    char LcdBuf[20];

    // Cp nht mn hnh
    snprintf(LcdBuf, 20, "Temp: %.1f C    ", temp);
 80013fc:	4b20      	ldr	r3, [pc, #128]	@ (8001480 <Task_LCD+0x90>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff f811 	bl	8000428 <__aeabi_f2d>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	1d38      	adds	r0, r7, #4
 800140c:	e9cd 2300 	strd	r2, r3, [sp]
 8001410:	4a1c      	ldr	r2, [pc, #112]	@ (8001484 <Task_LCD+0x94>)
 8001412:	2114      	movs	r1, #20
 8001414:	f005 f8c8 	bl	80065a8 <sniprintf>
    lcd_gotoxy(&hi2c1, 0, 0); lcd_puts(&hi2c1, LcdBuf);
 8001418:	2200      	movs	r2, #0
 800141a:	2100      	movs	r1, #0
 800141c:	481a      	ldr	r0, [pc, #104]	@ (8001488 <Task_LCD+0x98>)
 800141e:	f7ff fef6 	bl	800120e <lcd_gotoxy>
 8001422:	1d3b      	adds	r3, r7, #4
 8001424:	4619      	mov	r1, r3
 8001426:	4818      	ldr	r0, [pc, #96]	@ (8001488 <Task_LCD+0x98>)
 8001428:	f7ff ff11 	bl	800124e <lcd_puts>

    snprintf(LcdBuf, 20, "Soil: %.1f %%    ", soil);
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <Task_LCD+0x9c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f7fe fff9 	bl	8000428 <__aeabi_f2d>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	1d38      	adds	r0, r7, #4
 800143c:	e9cd 2300 	strd	r2, r3, [sp]
 8001440:	4a13      	ldr	r2, [pc, #76]	@ (8001490 <Task_LCD+0xa0>)
 8001442:	2114      	movs	r1, #20
 8001444:	f005 f8b0 	bl	80065a8 <sniprintf>
    lcd_gotoxy(&hi2c1, 0, 1); lcd_puts(&hi2c1, LcdBuf);
 8001448:	2201      	movs	r2, #1
 800144a:	2100      	movs	r1, #0
 800144c:	480e      	ldr	r0, [pc, #56]	@ (8001488 <Task_LCD+0x98>)
 800144e:	f7ff fede 	bl	800120e <lcd_gotoxy>
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	4619      	mov	r1, r3
 8001456:	480c      	ldr	r0, [pc, #48]	@ (8001488 <Task_LCD+0x98>)
 8001458:	f7ff fef9 	bl	800124e <lcd_puts>

    // In Log
    printf("Task 3 in: %lu\r\n", t_start); // Thm dng ny cho ng b
 800145c:	69f9      	ldr	r1, [r7, #28]
 800145e:	480d      	ldr	r0, [pc, #52]	@ (8001494 <Task_LCD+0xa4>)
 8001460:	f005 f832 	bl	80064c8 <iprintf>
    uint32_t t_exec = HAL_GetTick() - t_start;
 8001464:	f000 fe08 	bl	8002078 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	61bb      	str	r3, [r7, #24]
    printf("[EXEC] Task_LCD time: %lu ms\r\n\r\n", t_exec);
 8001470:	69b9      	ldr	r1, [r7, #24]
 8001472:	4809      	ldr	r0, [pc, #36]	@ (8001498 <Task_LCD+0xa8>)
 8001474:	f005 f828 	bl	80064c8 <iprintf>
}
 8001478:	bf00      	nop
 800147a:	3720      	adds	r7, #32
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000318 	.word	0x20000318
 8001484:	08009edc 	.word	0x08009edc
 8001488:	20000220 	.word	0x20000220
 800148c:	2000031c 	.word	0x2000031c
 8001490:	08009ef0 	.word	0x08009ef0
 8001494:	08009f04 	.word	0x08009f04
 8001498:	08009f18 	.word	0x08009f18

0800149c <Task_UART_Poll>:

/* Task UART Polling (Lun chy nn) */
void Task_UART_Poll(void) {
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
    // Vng lp vt sch b m
    while (HAL_UART_Receive(&huart1, &rx_byte_poll, 1, 0) == HAL_OK) {
 80014a0:	e029      	b.n	80014f6 <Task_UART_Poll+0x5a>

        // [ XA] Dng Echo phn hi li mn hnh
        // HAL_UART_Transmit(&huart1, &rx_byte_poll, 1, 10); <--- Xa dng ny i

        // X l lnh
        if (rx_byte_poll == '0') {
 80014a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <Task_UART_Poll+0x74>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b30      	cmp	r3, #48	@ 0x30
 80014a8:	d110      	bne.n	80014cc <Task_UART_Poll+0x30>
            if (is_system_running == false) {
 80014aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001514 <Task_UART_Poll+0x78>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	f083 0301 	eor.w	r3, r3, #1
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d01e      	beq.n	80014f6 <Task_UART_Poll+0x5a>
                is_system_running = true;
 80014b8:	4b16      	ldr	r3, [pc, #88]	@ (8001514 <Task_UART_Poll+0x78>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
                printf("\r\n>>> CMD: 0 -> START <<<\r\n");
 80014be:	4816      	ldr	r0, [pc, #88]	@ (8001518 <Task_UART_Poll+0x7c>)
 80014c0:	f005 f86a 	bl	8006598 <puts>
                lcd_clear(&hi2c1);
 80014c4:	4815      	ldr	r0, [pc, #84]	@ (800151c <Task_UART_Poll+0x80>)
 80014c6:	f7ff fe93 	bl	80011f0 <lcd_clear>
 80014ca:	e014      	b.n	80014f6 <Task_UART_Poll+0x5a>
            }
        }
        else if (rx_byte_poll == '1') {
 80014cc:	4b10      	ldr	r3, [pc, #64]	@ (8001510 <Task_UART_Poll+0x74>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b31      	cmp	r3, #49	@ 0x31
 80014d2:	d110      	bne.n	80014f6 <Task_UART_Poll+0x5a>
            if (is_system_running == true) {
 80014d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001514 <Task_UART_Poll+0x78>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d00c      	beq.n	80014f6 <Task_UART_Poll+0x5a>
                is_system_running = false;
 80014dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001514 <Task_UART_Poll+0x78>)
 80014de:	2200      	movs	r2, #0
 80014e0:	701a      	strb	r2, [r3, #0]
                printf("\r\n>>> CMD: 1 -> STOP <<<\r\n");
 80014e2:	480f      	ldr	r0, [pc, #60]	@ (8001520 <Task_UART_Poll+0x84>)
 80014e4:	f005 f858 	bl	8006598 <puts>
                lcd_clear(&hi2c1);
 80014e8:	480c      	ldr	r0, [pc, #48]	@ (800151c <Task_UART_Poll+0x80>)
 80014ea:	f7ff fe81 	bl	80011f0 <lcd_clear>
                lcd_puts(&hi2c1, "STOPPED");
 80014ee:	490d      	ldr	r1, [pc, #52]	@ (8001524 <Task_UART_Poll+0x88>)
 80014f0:	480a      	ldr	r0, [pc, #40]	@ (800151c <Task_UART_Poll+0x80>)
 80014f2:	f7ff feac 	bl	800124e <lcd_puts>
    while (HAL_UART_Receive(&huart1, &rx_byte_poll, 1, 0) == HAL_OK) {
 80014f6:	2300      	movs	r3, #0
 80014f8:	2201      	movs	r2, #1
 80014fa:	4905      	ldr	r1, [pc, #20]	@ (8001510 <Task_UART_Poll+0x74>)
 80014fc:	480a      	ldr	r0, [pc, #40]	@ (8001528 <Task_UART_Poll+0x8c>)
 80014fe:	f003 feac 	bl	800525a <HAL_UART_Receive>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d0cc      	beq.n	80014a2 <Task_UART_Poll+0x6>
            }
        }
    }
}
 8001508:	bf00      	nop
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000320 	.word	0x20000320
 8001514:	20000321 	.word	0x20000321
 8001518:	08009f3c 	.word	0x08009f3c
 800151c:	20000220 	.word	0x20000220
 8001520:	08009f58 	.word	0x08009f58
 8001524:	08009f74 	.word	0x08009f74
 8001528:	200002c8 	.word	0x200002c8

0800152c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001532:	f000 fd49 	bl	8001fc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001536:	f000 f89d 	bl	8001674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800153a:	f000 f9bb 	bl	80018b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800153e:	f000 f933 	bl	80017a8 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001542:	f000 f8f3 	bl	800172c <MX_ADC1_Init>
  MX_I2C2_Init();
 8001546:	f000 f95d 	bl	8001804 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800154a:	f000 f989 	bl	8001860 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  sht3x.i2c_handle = &hi2c2;
 800154e:	4b42      	ldr	r3, [pc, #264]	@ (8001658 <main+0x12c>)
 8001550:	4a42      	ldr	r2, [pc, #264]	@ (800165c <main+0x130>)
 8001552:	601a      	str	r2, [r3, #0]
  sht3x.device_address = SHT3X_I2C_DEVICE_ADDRESS_ADDR_PIN_LOW;
 8001554:	4b40      	ldr	r3, [pc, #256]	@ (8001658 <main+0x12c>)
 8001556:	2244      	movs	r2, #68	@ 0x44
 8001558:	809a      	strh	r2, [r3, #4]
  sht3x_init(&sht3x);
 800155a:	483f      	ldr	r0, [pc, #252]	@ (8001658 <main+0x12c>)
 800155c:	f000 fa4e 	bl	80019fc <sht3x_init>

  lcd_init(&hi2c1);          // Khi to LCD qua I2C1
 8001560:	483f      	ldr	r0, [pc, #252]	@ (8001660 <main+0x134>)
 8001562:	f7ff fe07 	bl	8001174 <lcd_init>
  lcd_puts(&hi2c1, "System Init...");
 8001566:	493f      	ldr	r1, [pc, #252]	@ (8001664 <main+0x138>)
 8001568:	483d      	ldr	r0, [pc, #244]	@ (8001660 <main+0x134>)
 800156a:	f7ff fe70 	bl	800124e <lcd_puts>
  HAL_Delay(1000);
 800156e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001572:	f000 fd8b 	bl	800208c <HAL_Delay>
  lcd_clear(&hi2c1);
 8001576:	483a      	ldr	r0, [pc, #232]	@ (8001660 <main+0x134>)
 8001578:	f7ff fe3a 	bl	80011f0 <lcd_clear>
  printf("Init Done. Send '0' to start, '1' to stop.\r\n");
 800157c:	483a      	ldr	r0, [pc, #232]	@ (8001668 <main+0x13c>)
 800157e:	f005 f80b 	bl	8006598 <puts>

  uint32_t t_frame_start = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	60bb      	str	r3, [r7, #8]
  uint32_t t_exec = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	607b      	str	r3, [r7, #4]
  uint32_t frame_idx = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	60fb      	str	r3, [r7, #12]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  /* 1. BT U FRAME */
	  t_frame_start = HAL_GetTick();
 800158e:	f000 fd73 	bl	8002078 <HAL_GetTick>
 8001592:	60b8      	str	r0, [r7, #8]

	  /* 2. POLLING UART (Chy mi lc) */
	  Task_UART_Poll();
 8001594:	f7ff ff82 	bl	800149c <Task_UART_Poll>

	  /* 3. LCH TRNH CYCLIC EXECUTIVE (Ch chy khi START) */
	  if (is_system_running) {
 8001598:	4b34      	ldr	r3, [pc, #208]	@ (800166c <main+0x140>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d031      	beq.n	8001604 <main+0xd8>
	      switch (frame_idx) {
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2b0f      	cmp	r3, #15
 80015a4:	d82e      	bhi.n	8001604 <main+0xd8>
 80015a6:	a201      	add	r2, pc, #4	@ (adr r2, 80015ac <main+0x80>)
 80015a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ac:	080015ed 	.word	0x080015ed
 80015b0:	08001605 	.word	0x08001605
 80015b4:	08001605 	.word	0x08001605
 80015b8:	08001605 	.word	0x08001605
 80015bc:	08001605 	.word	0x08001605
 80015c0:	080015f3 	.word	0x080015f3
 80015c4:	08001605 	.word	0x08001605
 80015c8:	08001605 	.word	0x08001605
 80015cc:	08001605 	.word	0x08001605
 80015d0:	08001605 	.word	0x08001605
 80015d4:	080015f9 	.word	0x080015f9
 80015d8:	08001605 	.word	0x08001605
 80015dc:	08001605 	.word	0x08001605
 80015e0:	08001605 	.word	0x08001605
 80015e4:	08001605 	.word	0x08001605
 80015e8:	080015ff 	.word	0x080015ff
	          case 0:
	               Task_SHT30(); // Chy SHT30  Frame 0
 80015ec:	f7ff fe8a 	bl	8001304 <Task_SHT30>
	               break;
 80015f0:	e008      	b.n	8001604 <main+0xd8>
	          case 5:
	               Task_Soil();  // Chy Soil  Frame 5
 80015f2:	f7ff feb9 	bl	8001368 <Task_Soil>
	               break;
 80015f6:	e005      	b.n	8001604 <main+0xd8>
	          case 10:
	               Task_SHT30(); // Chy li SHT30  Frame 10
 80015f8:	f7ff fe84 	bl	8001304 <Task_SHT30>
	               break;
 80015fc:	e002      	b.n	8001604 <main+0xd8>
	          case 15:
	               Task_LCD();   // Chy LCD  Frame 15
 80015fe:	f7ff fef7 	bl	80013f0 <Task_LCD>
	               break;
 8001602:	bf00      	nop
	          }
	   }

	   /* 4. NG B (SLEEP) */
	   t_exec = HAL_GetTick() - t_frame_start;
 8001604:	f000 fd38 	bl	8002078 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	607b      	str	r3, [r7, #4]
	   if (t_exec > FRAME_DURATION_MS) {
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2b64      	cmp	r3, #100	@ 0x64
 8001614:	d905      	bls.n	8001622 <main+0xf6>
	       printf("ERROR: Overrun Frame %lu (%lu ms)\r\n", frame_idx, t_exec);
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	68f9      	ldr	r1, [r7, #12]
 800161a:	4815      	ldr	r0, [pc, #84]	@ (8001670 <main+0x144>)
 800161c:	f004 ff54 	bl	80064c8 <iprintf>
 8001620:	e00d      	b.n	800163e <main+0x112>
	   } else {
	      // Ng ch n ht Frame (100ms)
	      uint32_t target_time = t_frame_start + FRAME_DURATION_MS;
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	3364      	adds	r3, #100	@ 0x64
 8001626:	603b      	str	r3, [r7, #0]
	      while (HAL_GetTick() < target_time) {
 8001628:	e003      	b.n	8001632 <main+0x106>
	             HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800162a:	2101      	movs	r1, #1
 800162c:	2000      	movs	r0, #0
 800162e:	f002 ffa1 	bl	8004574 <HAL_PWR_EnterSLEEPMode>
	      while (HAL_GetTick() < target_time) {
 8001632:	f000 fd21 	bl	8002078 <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	4293      	cmp	r3, r2
 800163c:	d8f5      	bhi.n	800162a <main+0xfe>
	      }
	   }

	   /* 5. NEXT FRAME */
	   if (is_system_running) {
 800163e:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <main+0x140>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d0a3      	beq.n	800158e <main+0x62>
	       frame_idx++;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	3301      	adds	r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
	       if (frame_idx >= TOTAL_FRAMES) frame_idx = 0;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2b13      	cmp	r3, #19
 8001650:	d99d      	bls.n	800158e <main+0x62>
 8001652:	2300      	movs	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]
	  t_frame_start = HAL_GetTick();
 8001656:	e79a      	b.n	800158e <main+0x62>
 8001658:	20000310 	.word	0x20000310
 800165c:	20000274 	.word	0x20000274
 8001660:	20000220 	.word	0x20000220
 8001664:	08009f7c 	.word	0x08009f7c
 8001668:	08009f8c 	.word	0x08009f8c
 800166c:	20000321 	.word	0x20000321
 8001670:	08009fb8 	.word	0x08009fb8

08001674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b094      	sub	sp, #80	@ 0x50
 8001678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800167a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800167e:	2228      	movs	r2, #40	@ 0x28
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f005 f8c0 	bl	8006808 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016a4:	2301      	movs	r3, #1
 80016a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016ae:	2300      	movs	r3, #0
 80016b0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016b2:	2301      	movs	r3, #1
 80016b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016b6:	2302      	movs	r3, #2
 80016b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016c0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80016c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016ca:	4618      	mov	r0, r3
 80016cc:	f002 ff6e 	bl	80045ac <HAL_RCC_OscConfig>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <SystemClock_Config+0x66>
  {
    Error_Handler();
 80016d6:	f000 f91b 	bl	8001910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016da:	230f      	movs	r3, #15
 80016dc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016de:	2302      	movs	r3, #2
 80016e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	2102      	movs	r1, #2
 80016f6:	4618      	mov	r0, r3
 80016f8:	f003 f9da 	bl	8004ab0 <HAL_RCC_ClockConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001702:	f000 f905 	bl	8001910 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001706:	2302      	movs	r3, #2
 8001708:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800170a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800170e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001710:	1d3b      	adds	r3, r7, #4
 8001712:	4618      	mov	r0, r3
 8001714:	f003 fb5a 	bl	8004dcc <HAL_RCCEx_PeriphCLKConfig>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800171e:	f000 f8f7 	bl	8001910 <Error_Handler>
  }
}
 8001722:	bf00      	nop
 8001724:	3750      	adds	r7, #80	@ 0x50
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
	...

0800172c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800173c:	4b18      	ldr	r3, [pc, #96]	@ (80017a0 <MX_ADC1_Init+0x74>)
 800173e:	4a19      	ldr	r2, [pc, #100]	@ (80017a4 <MX_ADC1_Init+0x78>)
 8001740:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001742:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <MX_ADC1_Init+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001748:	4b15      	ldr	r3, [pc, #84]	@ (80017a0 <MX_ADC1_Init+0x74>)
 800174a:	2200      	movs	r2, #0
 800174c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800174e:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <MX_ADC1_Init+0x74>)
 8001750:	2200      	movs	r2, #0
 8001752:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001754:	4b12      	ldr	r3, [pc, #72]	@ (80017a0 <MX_ADC1_Init+0x74>)
 8001756:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800175a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800175c:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <MX_ADC1_Init+0x74>)
 800175e:	2200      	movs	r2, #0
 8001760:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001762:	4b0f      	ldr	r3, [pc, #60]	@ (80017a0 <MX_ADC1_Init+0x74>)
 8001764:	2201      	movs	r2, #1
 8001766:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001768:	480d      	ldr	r0, [pc, #52]	@ (80017a0 <MX_ADC1_Init+0x74>)
 800176a:	f000 fcb3 	bl	80020d4 <HAL_ADC_Init>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001774:	f000 f8cc 	bl	8001910 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001778:	2300      	movs	r3, #0
 800177a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800177c:	2301      	movs	r3, #1
 800177e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	4619      	mov	r1, r3
 8001788:	4805      	ldr	r0, [pc, #20]	@ (80017a0 <MX_ADC1_Init+0x74>)
 800178a:	f000 ff67 	bl	800265c <HAL_ADC_ConfigChannel>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001794:	f000 f8bc 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001798:	bf00      	nop
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	200001f0 	.word	0x200001f0
 80017a4:	40012400 	.word	0x40012400

080017a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017ac:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017ae:	4a13      	ldr	r2, [pc, #76]	@ (80017fc <MX_I2C1_Init+0x54>)
 80017b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017b2:	4b11      	ldr	r3, [pc, #68]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017b4:	4a12      	ldr	r2, [pc, #72]	@ (8001800 <MX_I2C1_Init+0x58>)
 80017b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017b8:	4b0f      	ldr	r3, [pc, #60]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017be:	4b0e      	ldr	r3, [pc, #56]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017cc:	4b0a      	ldr	r3, [pc, #40]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017d2:	4b09      	ldr	r3, [pc, #36]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017d8:	4b07      	ldr	r3, [pc, #28]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017da:	2200      	movs	r2, #0
 80017dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017de:	4b06      	ldr	r3, [pc, #24]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017e4:	4804      	ldr	r0, [pc, #16]	@ (80017f8 <MX_I2C1_Init+0x50>)
 80017e6:	f001 fb35 	bl	8002e54 <HAL_I2C_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017f0:	f000 f88e 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000220 	.word	0x20000220
 80017fc:	40005400 	.word	0x40005400
 8001800:	000186a0 	.word	0x000186a0

08001804 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001808:	4b12      	ldr	r3, [pc, #72]	@ (8001854 <MX_I2C2_Init+0x50>)
 800180a:	4a13      	ldr	r2, [pc, #76]	@ (8001858 <MX_I2C2_Init+0x54>)
 800180c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800180e:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <MX_I2C2_Init+0x50>)
 8001810:	4a12      	ldr	r2, [pc, #72]	@ (800185c <MX_I2C2_Init+0x58>)
 8001812:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001814:	4b0f      	ldr	r3, [pc, #60]	@ (8001854 <MX_I2C2_Init+0x50>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800181a:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <MX_I2C2_Init+0x50>)
 800181c:	2200      	movs	r2, #0
 800181e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001820:	4b0c      	ldr	r3, [pc, #48]	@ (8001854 <MX_I2C2_Init+0x50>)
 8001822:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001826:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001828:	4b0a      	ldr	r3, [pc, #40]	@ (8001854 <MX_I2C2_Init+0x50>)
 800182a:	2200      	movs	r2, #0
 800182c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800182e:	4b09      	ldr	r3, [pc, #36]	@ (8001854 <MX_I2C2_Init+0x50>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001834:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <MX_I2C2_Init+0x50>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <MX_I2C2_Init+0x50>)
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001840:	4804      	ldr	r0, [pc, #16]	@ (8001854 <MX_I2C2_Init+0x50>)
 8001842:	f001 fb07 	bl	8002e54 <HAL_I2C_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800184c:	f000 f860 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20000274 	.word	0x20000274
 8001858:	40005800 	.word	0x40005800
 800185c:	000186a0 	.word	0x000186a0

08001860 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <MX_USART1_UART_Init+0x4c>)
 8001866:	4a12      	ldr	r2, [pc, #72]	@ (80018b0 <MX_USART1_UART_Init+0x50>)
 8001868:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800186a:	4b10      	ldr	r3, [pc, #64]	@ (80018ac <MX_USART1_UART_Init+0x4c>)
 800186c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001870:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001872:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <MX_USART1_UART_Init+0x4c>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <MX_USART1_UART_Init+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <MX_USART1_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001884:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <MX_USART1_UART_Init+0x4c>)
 8001886:	220c      	movs	r2, #12
 8001888:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188a:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <MX_USART1_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <MX_USART1_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	@ (80018ac <MX_USART1_UART_Init+0x4c>)
 8001898:	f003 fc04 	bl	80050a4 <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018a2:	f000 f835 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200002c8 	.word	0x200002c8
 80018b0:	40013800 	.word	0x40013800

080018b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ba:	4b14      	ldr	r3, [pc, #80]	@ (800190c <MX_GPIO_Init+0x58>)
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	4a13      	ldr	r2, [pc, #76]	@ (800190c <MX_GPIO_Init+0x58>)
 80018c0:	f043 0320 	orr.w	r3, r3, #32
 80018c4:	6193      	str	r3, [r2, #24]
 80018c6:	4b11      	ldr	r3, [pc, #68]	@ (800190c <MX_GPIO_Init+0x58>)
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	f003 0320 	and.w	r3, r3, #32
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <MX_GPIO_Init+0x58>)
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	4a0d      	ldr	r2, [pc, #52]	@ (800190c <MX_GPIO_Init+0x58>)
 80018d8:	f043 0304 	orr.w	r3, r3, #4
 80018dc:	6193      	str	r3, [r2, #24]
 80018de:	4b0b      	ldr	r3, [pc, #44]	@ (800190c <MX_GPIO_Init+0x58>)
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	f003 0304 	and.w	r3, r3, #4
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ea:	4b08      	ldr	r3, [pc, #32]	@ (800190c <MX_GPIO_Init+0x58>)
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	4a07      	ldr	r2, [pc, #28]	@ (800190c <MX_GPIO_Init+0x58>)
 80018f0:	f043 0308 	orr.w	r3, r3, #8
 80018f4:	6193      	str	r3, [r2, #24]
 80018f6:	4b05      	ldr	r3, [pc, #20]	@ (800190c <MX_GPIO_Init+0x58>)
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	f003 0308 	and.w	r3, r3, #8
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001902:	bf00      	nop
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr
 800190c:	40021000 	.word	0x40021000

08001910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001914:	b672      	cpsid	i
}
 8001916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <Error_Handler+0x8>

0800191c <calculate_crc>:
	SHT3X_COMMAND_MEASURE_HIGHREP_10HZ = 0x2737,
	SHT3X_COMMAND_MEASURE_LOWREP_10HZ = 0x272A
} sht3x_command_t;

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 800191c:	b480      	push	{r7}
 800191e:	b087      	sub	sp, #28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xff;
 8001926:	23ff      	movs	r3, #255	@ 0xff
 8001928:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0; i < length; i++) {
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	e020      	b.n	8001972 <calculate_crc+0x56>
		crc ^= data[i];
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	4413      	add	r3, r2
 8001936:	781a      	ldrb	r2, [r3, #0]
 8001938:	7dfb      	ldrb	r3, [r7, #23]
 800193a:	4053      	eors	r3, r2
 800193c:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	e010      	b.n	8001966 <calculate_crc+0x4a>
			if ((crc & 0x80u) != 0) {
 8001944:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001948:	2b00      	cmp	r3, #0
 800194a:	da06      	bge.n	800195a <calculate_crc+0x3e>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 800194c:	7dfb      	ldrb	r3, [r7, #23]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	b2db      	uxtb	r3, r3
 8001952:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8001956:	75fb      	strb	r3, [r7, #23]
 8001958:	e002      	b.n	8001960 <calculate_crc+0x44>
			} else {
				crc <<= 1u;
 800195a:	7dfb      	ldrb	r3, [r7, #23]
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	3301      	adds	r3, #1
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2b07      	cmp	r3, #7
 800196a:	d9eb      	bls.n	8001944 <calculate_crc+0x28>
	for (size_t i = 0; i < length; i++) {
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	3301      	adds	r3, #1
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	429a      	cmp	r2, r3
 8001978:	d3da      	bcc.n	8001930 <calculate_crc+0x14>
			}
		}
	}
	return crc;
 800197a:	7dfb      	ldrb	r3, [r7, #23]
}
 800197c:	4618      	mov	r0, r3
 800197e:	371c      	adds	r7, #28
 8001980:	46bd      	mov	sp, r7
 8001982:	bc80      	pop	{r7}
 8001984:	4770      	bx	lr

08001986 <sht3x_send_command>:

static bool sht3x_send_command(sht3x_handle_t *handle, sht3x_command_t command)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b086      	sub	sp, #24
 800198a:	af02      	add	r7, sp, #8
 800198c:	6078      	str	r0, [r7, #4]
 800198e:	460b      	mov	r3, r1
 8001990:	807b      	strh	r3, [r7, #2]
	uint8_t command_buffer[2] = {(command & 0xff00u) >> 8u, command & 0xffu};
 8001992:	887b      	ldrh	r3, [r7, #2]
 8001994:	0a1b      	lsrs	r3, r3, #8
 8001996:	b29b      	uxth	r3, r3
 8001998:	b2db      	uxtb	r3, r3
 800199a:	733b      	strb	r3, [r7, #12]
 800199c:	887b      	ldrh	r3, [r7, #2]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address << 1u, command_buffer, sizeof(command_buffer),
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6818      	ldr	r0, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	889b      	ldrh	r3, [r3, #4]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	b299      	uxth	r1, r3
 80019ae:	f107 020c 	add.w	r2, r7, #12
 80019b2:	231e      	movs	r3, #30
 80019b4:	9300      	str	r3, [sp, #0]
 80019b6:	2302      	movs	r3, #2
 80019b8:	f001 fb90 	bl	80030dc <HAL_I2C_Master_Transmit>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <sht3x_send_command+0x40>
	                            SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 80019c2:	2300      	movs	r3, #0
 80019c4:	e000      	b.n	80019c8 <sht3x_send_command+0x42>
	}

	return true;
 80019c6:	2301      	movs	r3, #1
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <uint8_to_uint16>:

static uint16_t uint8_to_uint16(uint8_t msb, uint8_t lsb)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	460a      	mov	r2, r1
 80019da:	71fb      	strb	r3, [r7, #7]
 80019dc:	4613      	mov	r3, r2
 80019de:	71bb      	strb	r3, [r7, #6]
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	021b      	lsls	r3, r3, #8
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	79bb      	ldrb	r3, [r7, #6]
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	4313      	orrs	r3, r2
 80019ee:	b29b      	uxth	r3, r3
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr
	...

080019fc <sht3x_init>:

bool sht3x_init(sht3x_handle_t *handle)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b088      	sub	sp, #32
 8001a00:	af04      	add	r7, sp, #16
 8001a02:	6078      	str	r0, [r7, #4]
	assert(handle->i2c_handle->Init.NoStretchMode == I2C_NOSTRETCH_DISABLE);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d005      	beq.n	8001a1a <sht3x_init+0x1e>
 8001a0e:	4b18      	ldr	r3, [pc, #96]	@ (8001a70 <sht3x_init+0x74>)
 8001a10:	4a18      	ldr	r2, [pc, #96]	@ (8001a74 <sht3x_init+0x78>)
 8001a12:	2138      	movs	r1, #56	@ 0x38
 8001a14:	4818      	ldr	r0, [pc, #96]	@ (8001a78 <sht3x_init+0x7c>)
 8001a16:	f003 fe01 	bl	800561c <__assert_func>
	// TODO: Assert i2c frequency is not too high

	uint8_t status_reg_and_checksum[3];
	if (HAL_I2C_Mem_Read(handle->i2c_handle, handle->device_address << 1u, SHT3X_COMMAND_READ_STATUS, 2, (uint8_t*)&status_reg_and_checksum,
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6818      	ldr	r0, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	889b      	ldrh	r3, [r3, #4]
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	b299      	uxth	r1, r3
 8001a26:	231e      	movs	r3, #30
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	f107 030c 	add.w	r3, r7, #12
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	2302      	movs	r3, #2
 8001a36:	f24f 322d 	movw	r2, #62253	@ 0xf32d
 8001a3a:	f001 feb9 	bl	80037b0 <HAL_I2C_Mem_Read>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <sht3x_init+0x4c>
					  sizeof(status_reg_and_checksum), SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 8001a44:	2300      	movs	r3, #0
 8001a46:	e00e      	b.n	8001a66 <sht3x_init+0x6a>
	}

	uint8_t calculated_crc = calculate_crc(status_reg_and_checksum, 2);
 8001a48:	f107 030c 	add.w	r3, r7, #12
 8001a4c:	2102      	movs	r1, #2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff ff64 	bl	800191c <calculate_crc>
 8001a54:	4603      	mov	r3, r0
 8001a56:	73fb      	strb	r3, [r7, #15]

	if (calculated_crc != status_reg_and_checksum[2]) {
 8001a58:	7bbb      	ldrb	r3, [r7, #14]
 8001a5a:	7bfa      	ldrb	r2, [r7, #15]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d001      	beq.n	8001a64 <sht3x_init+0x68>
		return false;
 8001a60:	2300      	movs	r3, #0
 8001a62:	e000      	b.n	8001a66 <sht3x_init+0x6a>
	}

	return true;
 8001a64:	2301      	movs	r3, #1
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	08009fdc 	.word	0x08009fdc
 8001a74:	0800a030 	.word	0x0800a030
 8001a78:	0800a01c 	.word	0x0800a01c

08001a7c <sht3x_read_temperature_and_humidity>:

bool sht3x_read_temperature_and_humidity(sht3x_handle_t *handle, float *temperature, float *humidity)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08a      	sub	sp, #40	@ 0x28
 8001a80:	af02      	add	r7, sp, #8
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
	sht3x_send_command(handle, SHT3X_COMMAND_MEASURE_HIGHREP_STRETCH);
 8001a88:	f642 4106 	movw	r1, #11270	@ 0x2c06
 8001a8c:	68f8      	ldr	r0, [r7, #12]
 8001a8e:	f7ff ff7a 	bl	8001986 <sht3x_send_command>

	HAL_Delay(20);
 8001a92:	2014      	movs	r0, #20
 8001a94:	f000 fafa 	bl	800208c <HAL_Delay>

	uint8_t buffer[6];
	if (HAL_I2C_Master_Receive(handle->i2c_handle, handle->device_address << 1u, buffer, sizeof(buffer), SHT3X_I2C_TIMEOUT) != HAL_OK) {
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	6818      	ldr	r0, [r3, #0]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	889b      	ldrh	r3, [r3, #4]
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	b299      	uxth	r1, r3
 8001aa4:	f107 0214 	add.w	r2, r7, #20
 8001aa8:	231e      	movs	r3, #30
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	2306      	movs	r3, #6
 8001aae:	f001 fc13 	bl	80032d8 <HAL_I2C_Master_Receive>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <sht3x_read_temperature_and_humidity+0x40>
		return false;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	e054      	b.n	8001b66 <sht3x_read_temperature_and_humidity+0xea>
	}

	uint8_t temperature_crc = calculate_crc(buffer, 2);
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	2102      	movs	r1, #2
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff ff2a 	bl	800191c <calculate_crc>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	77fb      	strb	r3, [r7, #31]
	uint8_t humidity_crc = calculate_crc(buffer + 3, 2);
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	3303      	adds	r3, #3
 8001ad2:	2102      	movs	r1, #2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff21 	bl	800191c <calculate_crc>
 8001ada:	4603      	mov	r3, r0
 8001adc:	77bb      	strb	r3, [r7, #30]
	if (temperature_crc != buffer[2] || humidity_crc != buffer[5]) {
 8001ade:	7dbb      	ldrb	r3, [r7, #22]
 8001ae0:	7ffa      	ldrb	r2, [r7, #31]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d103      	bne.n	8001aee <sht3x_read_temperature_and_humidity+0x72>
 8001ae6:	7e7b      	ldrb	r3, [r7, #25]
 8001ae8:	7fba      	ldrb	r2, [r7, #30]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d001      	beq.n	8001af2 <sht3x_read_temperature_and_humidity+0x76>
		return false;
 8001aee:	2300      	movs	r3, #0
 8001af0:	e039      	b.n	8001b66 <sht3x_read_temperature_and_humidity+0xea>
	}

	uint16_t temperature_raw = uint8_to_uint16(buffer[0], buffer[1]);
 8001af2:	7d3b      	ldrb	r3, [r7, #20]
 8001af4:	7d7a      	ldrb	r2, [r7, #21]
 8001af6:	4611      	mov	r1, r2
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff ff69 	bl	80019d0 <uint8_to_uint16>
 8001afe:	4603      	mov	r3, r0
 8001b00:	83bb      	strh	r3, [r7, #28]
	uint16_t humidity_raw = uint8_to_uint16(buffer[3], buffer[4]);
 8001b02:	7dfb      	ldrb	r3, [r7, #23]
 8001b04:	7e3a      	ldrb	r2, [r7, #24]
 8001b06:	4611      	mov	r1, r2
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff ff61 	bl	80019d0 <uint8_to_uint16>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	837b      	strh	r3, [r7, #26]

	*temperature = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 8001b12:	8bbb      	ldrh	r3, [r7, #28]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff f8dd 	bl	8000cd4 <__aeabi_ui2f>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	4914      	ldr	r1, [pc, #80]	@ (8001b70 <sht3x_read_temperature_and_humidity+0xf4>)
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff f930 	bl	8000d84 <__aeabi_fmul>
 8001b24:	4603      	mov	r3, r0
 8001b26:	4913      	ldr	r1, [pc, #76]	@ (8001b74 <sht3x_read_temperature_and_humidity+0xf8>)
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff f9df 	bl	8000eec <__aeabi_fdiv>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	4911      	ldr	r1, [pc, #68]	@ (8001b78 <sht3x_read_temperature_and_humidity+0xfc>)
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff f81c 	bl	8000b70 <__aeabi_fsub>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	601a      	str	r2, [r3, #0]
	*humidity = 100.0f * (float)humidity_raw / 65535.0f;
 8001b40:	8b7b      	ldrh	r3, [r7, #26]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff f8c6 	bl	8000cd4 <__aeabi_ui2f>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	490c      	ldr	r1, [pc, #48]	@ (8001b7c <sht3x_read_temperature_and_humidity+0x100>)
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff f919 	bl	8000d84 <__aeabi_fmul>
 8001b52:	4603      	mov	r3, r0
 8001b54:	4907      	ldr	r1, [pc, #28]	@ (8001b74 <sht3x_read_temperature_and_humidity+0xf8>)
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff f9c8 	bl	8000eec <__aeabi_fdiv>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	461a      	mov	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	601a      	str	r2, [r3, #0]

	return true;
 8001b64:	2301      	movs	r3, #1
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3720      	adds	r7, #32
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	432f0000 	.word	0x432f0000
 8001b74:	477fff00 	.word	0x477fff00
 8001b78:	42340000 	.word	0x42340000
 8001b7c:	42c80000 	.word	0x42c80000

08001b80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b86:	4b15      	ldr	r3, [pc, #84]	@ (8001bdc <HAL_MspInit+0x5c>)
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	4a14      	ldr	r2, [pc, #80]	@ (8001bdc <HAL_MspInit+0x5c>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	6193      	str	r3, [r2, #24]
 8001b92:	4b12      	ldr	r3, [pc, #72]	@ (8001bdc <HAL_MspInit+0x5c>)
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	60bb      	str	r3, [r7, #8]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bdc <HAL_MspInit+0x5c>)
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	4a0e      	ldr	r2, [pc, #56]	@ (8001bdc <HAL_MspInit+0x5c>)
 8001ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba8:	61d3      	str	r3, [r2, #28]
 8001baa:	4b0c      	ldr	r3, [pc, #48]	@ (8001bdc <HAL_MspInit+0x5c>)
 8001bac:	69db      	ldr	r3, [r3, #28]
 8001bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bb2:	607b      	str	r3, [r7, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001be0 <HAL_MspInit+0x60>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	4a04      	ldr	r2, [pc, #16]	@ (8001be0 <HAL_MspInit+0x60>)
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	40010000 	.word	0x40010000

08001be4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b088      	sub	sp, #32
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	f107 0310 	add.w	r3, r7, #16
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a14      	ldr	r2, [pc, #80]	@ (8001c50 <HAL_ADC_MspInit+0x6c>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d121      	bne.n	8001c48 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c04:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <HAL_ADC_MspInit+0x70>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <HAL_ADC_MspInit+0x70>)
 8001c0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c0e:	6193      	str	r3, [r2, #24]
 8001c10:	4b10      	ldr	r3, [pc, #64]	@ (8001c54 <HAL_ADC_MspInit+0x70>)
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c54 <HAL_ADC_MspInit+0x70>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	4a0c      	ldr	r2, [pc, #48]	@ (8001c54 <HAL_ADC_MspInit+0x70>)
 8001c22:	f043 0304 	orr.w	r3, r3, #4
 8001c26:	6193      	str	r3, [r2, #24]
 8001c28:	4b0a      	ldr	r3, [pc, #40]	@ (8001c54 <HAL_ADC_MspInit+0x70>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c34:	2301      	movs	r3, #1
 8001c36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3c:	f107 0310 	add.w	r3, r7, #16
 8001c40:	4619      	mov	r1, r3
 8001c42:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <HAL_ADC_MspInit+0x74>)
 8001c44:	f000 ff82 	bl	8002b4c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c48:	bf00      	nop
 8001c4a:	3720      	adds	r7, #32
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40012400 	.word	0x40012400
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40010800 	.word	0x40010800

08001c5c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	@ 0x28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0318 	add.w	r3, r7, #24
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a2b      	ldr	r2, [pc, #172]	@ (8001d24 <HAL_I2C_MspInit+0xc8>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d124      	bne.n	8001cc6 <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	4a29      	ldr	r2, [pc, #164]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001c82:	f043 0308 	orr.w	r3, r3, #8
 8001c86:	6193      	str	r3, [r2, #24]
 8001c88:	4b27      	ldr	r3, [pc, #156]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	f003 0308 	and.w	r3, r3, #8
 8001c90:	617b      	str	r3, [r7, #20]
 8001c92:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c94:	23c0      	movs	r3, #192	@ 0xc0
 8001c96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c98:	2312      	movs	r3, #18
 8001c9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca0:	f107 0318 	add.w	r3, r7, #24
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4821      	ldr	r0, [pc, #132]	@ (8001d2c <HAL_I2C_MspInit+0xd0>)
 8001ca8:	f000 ff50 	bl	8002b4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cac:	4b1e      	ldr	r3, [pc, #120]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001cae:	69db      	ldr	r3, [r3, #28]
 8001cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001cb2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cb6:	61d3      	str	r3, [r2, #28]
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001cba:	69db      	ldr	r3, [r3, #28]
 8001cbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001cc4:	e029      	b.n	8001d1a <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a19      	ldr	r2, [pc, #100]	@ (8001d30 <HAL_I2C_MspInit+0xd4>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d124      	bne.n	8001d1a <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd0:	4b15      	ldr	r3, [pc, #84]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	4a14      	ldr	r2, [pc, #80]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001cd6:	f043 0308 	orr.w	r3, r3, #8
 8001cda:	6193      	str	r3, [r2, #24]
 8001cdc:	4b12      	ldr	r3, [pc, #72]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	f003 0308 	and.w	r3, r3, #8
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ce8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001cec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cee:	2312      	movs	r3, #18
 8001cf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf6:	f107 0318 	add.w	r3, r7, #24
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	480b      	ldr	r0, [pc, #44]	@ (8001d2c <HAL_I2C_MspInit+0xd0>)
 8001cfe:	f000 ff25 	bl	8002b4c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d02:	4b09      	ldr	r3, [pc, #36]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	4a08      	ldr	r2, [pc, #32]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001d08:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d0c:	61d3      	str	r3, [r2, #28]
 8001d0e:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <HAL_I2C_MspInit+0xcc>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d16:	60bb      	str	r3, [r7, #8]
 8001d18:	68bb      	ldr	r3, [r7, #8]
}
 8001d1a:	bf00      	nop
 8001d1c:	3728      	adds	r7, #40	@ 0x28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40005400 	.word	0x40005400
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40010c00 	.word	0x40010c00
 8001d30:	40005800 	.word	0x40005800

08001d34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	f107 0310 	add.w	r3, r7, #16
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a1c      	ldr	r2, [pc, #112]	@ (8001dc0 <HAL_UART_MspInit+0x8c>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d131      	bne.n	8001db8 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d54:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	4a1a      	ldr	r2, [pc, #104]	@ (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d5e:	6193      	str	r3, [r2, #24]
 8001d60:	4b18      	ldr	r3, [pc, #96]	@ (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6c:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	4a14      	ldr	r2, [pc, #80]	@ (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d72:	f043 0304 	orr.w	r3, r3, #4
 8001d76:	6193      	str	r3, [r2, #24]
 8001d78:	4b12      	ldr	r3, [pc, #72]	@ (8001dc4 <HAL_UART_MspInit+0x90>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	f003 0304 	and.w	r3, r3, #4
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d92:	f107 0310 	add.w	r3, r7, #16
 8001d96:	4619      	mov	r1, r3
 8001d98:	480b      	ldr	r0, [pc, #44]	@ (8001dc8 <HAL_UART_MspInit+0x94>)
 8001d9a:	f000 fed7 	bl	8002b4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001da2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dac:	f107 0310 	add.w	r3, r7, #16
 8001db0:	4619      	mov	r1, r3
 8001db2:	4805      	ldr	r0, [pc, #20]	@ (8001dc8 <HAL_UART_MspInit+0x94>)
 8001db4:	f000 feca 	bl	8002b4c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001db8:	bf00      	nop
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40013800 	.word	0x40013800
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010800 	.word	0x40010800

08001dcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dd0:	bf00      	nop
 8001dd2:	e7fd      	b.n	8001dd0 <NMI_Handler+0x4>

08001dd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <HardFault_Handler+0x4>

08001ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de0:	bf00      	nop
 8001de2:	e7fd      	b.n	8001de0 <MemManage_Handler+0x4>

08001de4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001de8:	bf00      	nop
 8001dea:	e7fd      	b.n	8001de8 <BusFault_Handler+0x4>

08001dec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001df0:	bf00      	nop
 8001df2:	e7fd      	b.n	8001df0 <UsageFault_Handler+0x4>

08001df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr

08001e00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr

08001e18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e1c:	f000 f91a 	bl	8002054 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  return 1;
 8001e28:	2301      	movs	r3, #1
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr

08001e32 <_kill>:

int _kill(int pid, int sig)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b082      	sub	sp, #8
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
 8001e3a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e3c:	f004 fd36 	bl	80068ac <__errno>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2216      	movs	r2, #22
 8001e44:	601a      	str	r2, [r3, #0]
  return -1;
 8001e46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <_exit>:

void _exit (int status)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e5a:	f04f 31ff 	mov.w	r1, #4294967295
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f7ff ffe7 	bl	8001e32 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e64:	bf00      	nop
 8001e66:	e7fd      	b.n	8001e64 <_exit+0x12>

08001e68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
 8001e78:	e00a      	b.n	8001e90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e7a:	f3af 8000 	nop.w
 8001e7e:	4601      	mov	r1, r0
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	1c5a      	adds	r2, r3, #1
 8001e84:	60ba      	str	r2, [r7, #8]
 8001e86:	b2ca      	uxtb	r2, r1
 8001e88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	617b      	str	r3, [r7, #20]
 8001e90:	697a      	ldr	r2, [r7, #20]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	dbf0      	blt.n	8001e7a <_read+0x12>
  }

  return len;
 8001e98:	687b      	ldr	r3, [r7, #4]
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b083      	sub	sp, #12
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001eaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr

08001eb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ec8:	605a      	str	r2, [r3, #4]
  return 0;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <_isatty>:

int _isatty(int file)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ede:	2301      	movs	r3, #1
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bc80      	pop	{r7}
 8001ee8:	4770      	bx	lr

08001eea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b085      	sub	sp, #20
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	60f8      	str	r0, [r7, #12]
 8001ef2:	60b9      	str	r1, [r7, #8]
 8001ef4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
	...

08001f04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f0c:	4a14      	ldr	r2, [pc, #80]	@ (8001f60 <_sbrk+0x5c>)
 8001f0e:	4b15      	ldr	r3, [pc, #84]	@ (8001f64 <_sbrk+0x60>)
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f18:	4b13      	ldr	r3, [pc, #76]	@ (8001f68 <_sbrk+0x64>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d102      	bne.n	8001f26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f20:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <_sbrk+0x64>)
 8001f22:	4a12      	ldr	r2, [pc, #72]	@ (8001f6c <_sbrk+0x68>)
 8001f24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f26:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <_sbrk+0x64>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d207      	bcs.n	8001f44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f34:	f004 fcba 	bl	80068ac <__errno>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	220c      	movs	r2, #12
 8001f3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f42:	e009      	b.n	8001f58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f44:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <_sbrk+0x64>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f4a:	4b07      	ldr	r3, [pc, #28]	@ (8001f68 <_sbrk+0x64>)
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4413      	add	r3, r2
 8001f52:	4a05      	ldr	r2, [pc, #20]	@ (8001f68 <_sbrk+0x64>)
 8001f54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f56:	68fb      	ldr	r3, [r7, #12]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	20005000 	.word	0x20005000
 8001f64:	00000400 	.word	0x00000400
 8001f68:	20000324 	.word	0x20000324
 8001f6c:	20000478 	.word	0x20000478

08001f70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr

08001f7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f7c:	f7ff fff8 	bl	8001f70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f80:	480b      	ldr	r0, [pc, #44]	@ (8001fb0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f82:	490c      	ldr	r1, [pc, #48]	@ (8001fb4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f84:	4a0c      	ldr	r2, [pc, #48]	@ (8001fb8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f88:	e002      	b.n	8001f90 <LoopCopyDataInit>

08001f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f8e:	3304      	adds	r3, #4

08001f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f94:	d3f9      	bcc.n	8001f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f96:	4a09      	ldr	r2, [pc, #36]	@ (8001fbc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f98:	4c09      	ldr	r4, [pc, #36]	@ (8001fc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f9c:	e001      	b.n	8001fa2 <LoopFillZerobss>

08001f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa0:	3204      	adds	r2, #4

08001fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa4:	d3fb      	bcc.n	8001f9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fa6:	f004 fc87 	bl	80068b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001faa:	f7ff fabf 	bl	800152c <main>
  bx lr
 8001fae:	4770      	bx	lr
  ldr r0, =_sdata
 8001fb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fb4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001fb8:	0800a4b4 	.word	0x0800a4b4
  ldr r2, =_sbss
 8001fbc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001fc0:	20000478 	.word	0x20000478

08001fc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fc4:	e7fe      	b.n	8001fc4 <ADC1_2_IRQHandler>
	...

08001fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fcc:	4b08      	ldr	r3, [pc, #32]	@ (8001ff0 <HAL_Init+0x28>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a07      	ldr	r2, [pc, #28]	@ (8001ff0 <HAL_Init+0x28>)
 8001fd2:	f043 0310 	orr.w	r3, r3, #16
 8001fd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fd8:	2003      	movs	r0, #3
 8001fda:	f000 fd83 	bl	8002ae4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fde:	200f      	movs	r0, #15
 8001fe0:	f000 f808 	bl	8001ff4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fe4:	f7ff fdcc 	bl	8001b80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40022000 	.word	0x40022000

08001ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ffc:	4b12      	ldr	r3, [pc, #72]	@ (8002048 <HAL_InitTick+0x54>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	4b12      	ldr	r3, [pc, #72]	@ (800204c <HAL_InitTick+0x58>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	4619      	mov	r1, r3
 8002006:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800200a:	fbb3 f3f1 	udiv	r3, r3, r1
 800200e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002012:	4618      	mov	r0, r3
 8002014:	f000 fd8d 	bl	8002b32 <HAL_SYSTICK_Config>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e00e      	b.n	8002040 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b0f      	cmp	r3, #15
 8002026:	d80a      	bhi.n	800203e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002028:	2200      	movs	r2, #0
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	f04f 30ff 	mov.w	r0, #4294967295
 8002030:	f000 fd63 	bl	8002afa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002034:	4a06      	ldr	r2, [pc, #24]	@ (8002050 <HAL_InitTick+0x5c>)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800203a:	2300      	movs	r3, #0
 800203c:	e000      	b.n	8002040 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
}
 8002040:	4618      	mov	r0, r3
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	20000000 	.word	0x20000000
 800204c:	20000008 	.word	0x20000008
 8002050:	20000004 	.word	0x20000004

08002054 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002058:	4b05      	ldr	r3, [pc, #20]	@ (8002070 <HAL_IncTick+0x1c>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	461a      	mov	r2, r3
 800205e:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <HAL_IncTick+0x20>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4413      	add	r3, r2
 8002064:	4a03      	ldr	r2, [pc, #12]	@ (8002074 <HAL_IncTick+0x20>)
 8002066:	6013      	str	r3, [r2, #0]
}
 8002068:	bf00      	nop
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr
 8002070:	20000008 	.word	0x20000008
 8002074:	20000328 	.word	0x20000328

08002078 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return uwTick;
 800207c:	4b02      	ldr	r3, [pc, #8]	@ (8002088 <HAL_GetTick+0x10>)
 800207e:	681b      	ldr	r3, [r3, #0]
}
 8002080:	4618      	mov	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr
 8002088:	20000328 	.word	0x20000328

0800208c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002094:	f7ff fff0 	bl	8002078 <HAL_GetTick>
 8002098:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a4:	d005      	beq.n	80020b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020a6:	4b0a      	ldr	r3, [pc, #40]	@ (80020d0 <HAL_Delay+0x44>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	461a      	mov	r2, r3
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	4413      	add	r3, r2
 80020b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020b2:	bf00      	nop
 80020b4:	f7ff ffe0 	bl	8002078 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d8f7      	bhi.n	80020b4 <HAL_Delay+0x28>
  {
  }
}
 80020c4:	bf00      	nop
 80020c6:	bf00      	nop
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000008 	.word	0x20000008

080020d4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020dc:	2300      	movs	r3, #0
 80020de:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e0be      	b.n	8002274 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002100:	2b00      	cmp	r3, #0
 8002102:	d109      	bne.n	8002118 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff fd66 	bl	8001be4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 fbf1 	bl	8002900 <ADC_ConversionStop_Disable>
 800211e:	4603      	mov	r3, r0
 8002120:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002126:	f003 0310 	and.w	r3, r3, #16
 800212a:	2b00      	cmp	r3, #0
 800212c:	f040 8099 	bne.w	8002262 <HAL_ADC_Init+0x18e>
 8002130:	7dfb      	ldrb	r3, [r7, #23]
 8002132:	2b00      	cmp	r3, #0
 8002134:	f040 8095 	bne.w	8002262 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002140:	f023 0302 	bic.w	r3, r3, #2
 8002144:	f043 0202 	orr.w	r2, r3, #2
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002154:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	7b1b      	ldrb	r3, [r3, #12]
 800215a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800215c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	4313      	orrs	r3, r2
 8002162:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800216c:	d003      	beq.n	8002176 <HAL_ADC_Init+0xa2>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d102      	bne.n	800217c <HAL_ADC_Init+0xa8>
 8002176:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800217a:	e000      	b.n	800217e <HAL_ADC_Init+0xaa>
 800217c:	2300      	movs	r3, #0
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	7d1b      	ldrb	r3, [r3, #20]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d119      	bne.n	80021c0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	7b1b      	ldrb	r3, [r3, #12]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d109      	bne.n	80021a8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	3b01      	subs	r3, #1
 800219a:	035a      	lsls	r2, r3, #13
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	4313      	orrs	r3, r2
 80021a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021a4:	613b      	str	r3, [r7, #16]
 80021a6:	e00b      	b.n	80021c0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ac:	f043 0220 	orr.w	r2, r3, #32
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b8:	f043 0201 	orr.w	r2, r3, #1
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689a      	ldr	r2, [r3, #8]
 80021da:	4b28      	ldr	r3, [pc, #160]	@ (800227c <HAL_ADC_Init+0x1a8>)
 80021dc:	4013      	ands	r3, r2
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	68b9      	ldr	r1, [r7, #8]
 80021e4:	430b      	orrs	r3, r1
 80021e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021f0:	d003      	beq.n	80021fa <HAL_ADC_Init+0x126>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d104      	bne.n	8002204 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	3b01      	subs	r3, #1
 8002200:	051b      	lsls	r3, r3, #20
 8002202:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68fa      	ldr	r2, [r7, #12]
 8002214:	430a      	orrs	r2, r1
 8002216:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	4b18      	ldr	r3, [pc, #96]	@ (8002280 <HAL_ADC_Init+0x1ac>)
 8002220:	4013      	ands	r3, r2
 8002222:	68ba      	ldr	r2, [r7, #8]
 8002224:	429a      	cmp	r2, r3
 8002226:	d10b      	bne.n	8002240 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002232:	f023 0303 	bic.w	r3, r3, #3
 8002236:	f043 0201 	orr.w	r2, r3, #1
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800223e:	e018      	b.n	8002272 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002244:	f023 0312 	bic.w	r3, r3, #18
 8002248:	f043 0210 	orr.w	r2, r3, #16
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002254:	f043 0201 	orr.w	r2, r3, #1
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002260:	e007      	b.n	8002272 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002266:	f043 0210 	orr.w	r2, r3, #16
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002272:	7dfb      	ldrb	r3, [r7, #23]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	ffe1f7fd 	.word	0xffe1f7fd
 8002280:	ff1f0efe 	.word	0xff1f0efe

08002284 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002296:	2b01      	cmp	r3, #1
 8002298:	d101      	bne.n	800229e <HAL_ADC_Start+0x1a>
 800229a:	2302      	movs	r3, #2
 800229c:	e098      	b.n	80023d0 <HAL_ADC_Start+0x14c>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2201      	movs	r2, #1
 80022a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 fad0 	bl	800284c <ADC_Enable>
 80022ac:	4603      	mov	r3, r0
 80022ae:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80022b0:	7bfb      	ldrb	r3, [r7, #15]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	f040 8087 	bne.w	80023c6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022c0:	f023 0301 	bic.w	r3, r3, #1
 80022c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a41      	ldr	r2, [pc, #260]	@ (80023d8 <HAL_ADC_Start+0x154>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d105      	bne.n	80022e2 <HAL_ADC_Start+0x5e>
 80022d6:	4b41      	ldr	r3, [pc, #260]	@ (80023dc <HAL_ADC_Start+0x158>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d115      	bne.n	800230e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d026      	beq.n	800234a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002300:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002304:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800230c:	e01d      	b.n	800234a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002312:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a2f      	ldr	r2, [pc, #188]	@ (80023dc <HAL_ADC_Start+0x158>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d004      	beq.n	800232e <HAL_ADC_Start+0xaa>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a2b      	ldr	r2, [pc, #172]	@ (80023d8 <HAL_ADC_Start+0x154>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d10d      	bne.n	800234a <HAL_ADC_Start+0xc6>
 800232e:	4b2b      	ldr	r3, [pc, #172]	@ (80023dc <HAL_ADC_Start+0x158>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002336:	2b00      	cmp	r3, #0
 8002338:	d007      	beq.n	800234a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002342:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800234e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d006      	beq.n	8002364 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235a:	f023 0206 	bic.w	r2, r3, #6
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002362:	e002      	b.n	800236a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f06f 0202 	mvn.w	r2, #2
 800237a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002386:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800238a:	d113      	bne.n	80023b4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002390:	4a11      	ldr	r2, [pc, #68]	@ (80023d8 <HAL_ADC_Start+0x154>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d105      	bne.n	80023a2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002396:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <HAL_ADC_Start+0x158>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d108      	bne.n	80023b4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80023b0:	609a      	str	r2, [r3, #8]
 80023b2:	e00c      	b.n	80023ce <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	689a      	ldr	r2, [r3, #8]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80023c2:	609a      	str	r2, [r3, #8]
 80023c4:	e003      	b.n	80023ce <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40012800 	.word	0x40012800
 80023dc:	40012400 	.word	0x40012400

080023e0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023e8:	2300      	movs	r3, #0
 80023ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d101      	bne.n	80023fa <HAL_ADC_Stop+0x1a>
 80023f6:	2302      	movs	r3, #2
 80023f8:	e01a      	b.n	8002430 <HAL_ADC_Stop+0x50>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 fa7c 	bl	8002900 <ADC_ConversionStop_Disable>
 8002408:	4603      	mov	r3, r0
 800240a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800240c:	7bfb      	ldrb	r3, [r7, #15]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d109      	bne.n	8002426 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002416:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800241a:	f023 0301 	bic.w	r3, r3, #1
 800241e:	f043 0201 	orr.w	r2, r3, #1
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800242e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002430:	4618      	mov	r0, r3
 8002432:	3710      	adds	r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002438:	b590      	push	{r4, r7, lr}
 800243a:	b087      	sub	sp, #28
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002446:	2300      	movs	r3, #0
 8002448:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800244a:	2300      	movs	r3, #0
 800244c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800244e:	f7ff fe13 	bl	8002078 <HAL_GetTick>
 8002452:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00b      	beq.n	800247a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002466:	f043 0220 	orr.w	r2, r3, #32
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e0d3      	b.n	8002622 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002484:	2b00      	cmp	r3, #0
 8002486:	d131      	bne.n	80024ec <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800248e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002492:	2b00      	cmp	r3, #0
 8002494:	d12a      	bne.n	80024ec <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002496:	e021      	b.n	80024dc <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800249e:	d01d      	beq.n	80024dc <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d007      	beq.n	80024b6 <HAL_ADC_PollForConversion+0x7e>
 80024a6:	f7ff fde7 	bl	8002078 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d212      	bcs.n	80024dc <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10b      	bne.n	80024dc <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c8:	f043 0204 	orr.w	r2, r3, #4
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e0a2      	b.n	8002622 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0d6      	beq.n	8002498 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024ea:	e070      	b.n	80025ce <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80024ec:	4b4f      	ldr	r3, [pc, #316]	@ (800262c <HAL_ADC_PollForConversion+0x1f4>)
 80024ee:	681c      	ldr	r4, [r3, #0]
 80024f0:	2002      	movs	r0, #2
 80024f2:	f002 fd21 	bl	8004f38 <HAL_RCCEx_GetPeriphCLKFreq>
 80024f6:	4603      	mov	r3, r0
 80024f8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6919      	ldr	r1, [r3, #16]
 8002502:	4b4b      	ldr	r3, [pc, #300]	@ (8002630 <HAL_ADC_PollForConversion+0x1f8>)
 8002504:	400b      	ands	r3, r1
 8002506:	2b00      	cmp	r3, #0
 8002508:	d118      	bne.n	800253c <HAL_ADC_PollForConversion+0x104>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68d9      	ldr	r1, [r3, #12]
 8002510:	4b48      	ldr	r3, [pc, #288]	@ (8002634 <HAL_ADC_PollForConversion+0x1fc>)
 8002512:	400b      	ands	r3, r1
 8002514:	2b00      	cmp	r3, #0
 8002516:	d111      	bne.n	800253c <HAL_ADC_PollForConversion+0x104>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6919      	ldr	r1, [r3, #16]
 800251e:	4b46      	ldr	r3, [pc, #280]	@ (8002638 <HAL_ADC_PollForConversion+0x200>)
 8002520:	400b      	ands	r3, r1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d108      	bne.n	8002538 <HAL_ADC_PollForConversion+0x100>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68d9      	ldr	r1, [r3, #12]
 800252c:	4b43      	ldr	r3, [pc, #268]	@ (800263c <HAL_ADC_PollForConversion+0x204>)
 800252e:	400b      	ands	r3, r1
 8002530:	2b00      	cmp	r3, #0
 8002532:	d101      	bne.n	8002538 <HAL_ADC_PollForConversion+0x100>
 8002534:	2314      	movs	r3, #20
 8002536:	e020      	b.n	800257a <HAL_ADC_PollForConversion+0x142>
 8002538:	2329      	movs	r3, #41	@ 0x29
 800253a:	e01e      	b.n	800257a <HAL_ADC_PollForConversion+0x142>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6919      	ldr	r1, [r3, #16]
 8002542:	4b3d      	ldr	r3, [pc, #244]	@ (8002638 <HAL_ADC_PollForConversion+0x200>)
 8002544:	400b      	ands	r3, r1
 8002546:	2b00      	cmp	r3, #0
 8002548:	d106      	bne.n	8002558 <HAL_ADC_PollForConversion+0x120>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68d9      	ldr	r1, [r3, #12]
 8002550:	4b3a      	ldr	r3, [pc, #232]	@ (800263c <HAL_ADC_PollForConversion+0x204>)
 8002552:	400b      	ands	r3, r1
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00d      	beq.n	8002574 <HAL_ADC_PollForConversion+0x13c>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6919      	ldr	r1, [r3, #16]
 800255e:	4b38      	ldr	r3, [pc, #224]	@ (8002640 <HAL_ADC_PollForConversion+0x208>)
 8002560:	400b      	ands	r3, r1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d108      	bne.n	8002578 <HAL_ADC_PollForConversion+0x140>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	68d9      	ldr	r1, [r3, #12]
 800256c:	4b34      	ldr	r3, [pc, #208]	@ (8002640 <HAL_ADC_PollForConversion+0x208>)
 800256e:	400b      	ands	r3, r1
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_ADC_PollForConversion+0x140>
 8002574:	2354      	movs	r3, #84	@ 0x54
 8002576:	e000      	b.n	800257a <HAL_ADC_PollForConversion+0x142>
 8002578:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800257a:	fb02 f303 	mul.w	r3, r2, r3
 800257e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002580:	e021      	b.n	80025c6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002588:	d01a      	beq.n	80025c0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d007      	beq.n	80025a0 <HAL_ADC_PollForConversion+0x168>
 8002590:	f7ff fd72 	bl	8002078 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	429a      	cmp	r2, r3
 800259e:	d20f      	bcs.n	80025c0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d90b      	bls.n	80025c0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ac:	f043 0204 	orr.w	r2, r3, #4
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e030      	b.n	8002622 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	3301      	adds	r3, #1
 80025c4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d8d9      	bhi.n	8002582 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f06f 0212 	mvn.w	r2, #18
 80025d6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025dc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80025ee:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80025f2:	d115      	bne.n	8002620 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d111      	bne.n	8002620 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002600:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d105      	bne.n	8002620 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002618:	f043 0201 	orr.w	r2, r3, #1
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	371c      	adds	r7, #28
 8002626:	46bd      	mov	sp, r7
 8002628:	bd90      	pop	{r4, r7, pc}
 800262a:	bf00      	nop
 800262c:	20000000 	.word	0x20000000
 8002630:	24924924 	.word	0x24924924
 8002634:	00924924 	.word	0x00924924
 8002638:	12492492 	.word	0x12492492
 800263c:	00492492 	.word	0x00492492
 8002640:	00249249 	.word	0x00249249

08002644 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002652:	4618      	mov	r0, r3
 8002654:	370c      	adds	r7, #12
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr

0800265c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800266a:	2300      	movs	r3, #0
 800266c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_ADC_ConfigChannel+0x20>
 8002678:	2302      	movs	r3, #2
 800267a:	e0dc      	b.n	8002836 <HAL_ADC_ConfigChannel+0x1da>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b06      	cmp	r3, #6
 800268a:	d81c      	bhi.n	80026c6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	4613      	mov	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	4413      	add	r3, r2
 800269c:	3b05      	subs	r3, #5
 800269e:	221f      	movs	r2, #31
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	43db      	mvns	r3, r3
 80026a6:	4019      	ands	r1, r3
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	6818      	ldr	r0, [r3, #0]
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	4613      	mov	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	3b05      	subs	r3, #5
 80026b8:	fa00 f203 	lsl.w	r2, r0, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80026c4:	e03c      	b.n	8002740 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b0c      	cmp	r3, #12
 80026cc:	d81c      	bhi.n	8002708 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	3b23      	subs	r3, #35	@ 0x23
 80026e0:	221f      	movs	r2, #31
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	4019      	ands	r1, r3
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	6818      	ldr	r0, [r3, #0]
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685a      	ldr	r2, [r3, #4]
 80026f2:	4613      	mov	r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	4413      	add	r3, r2
 80026f8:	3b23      	subs	r3, #35	@ 0x23
 80026fa:	fa00 f203 	lsl.w	r2, r0, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	430a      	orrs	r2, r1
 8002704:	631a      	str	r2, [r3, #48]	@ 0x30
 8002706:	e01b      	b.n	8002740 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685a      	ldr	r2, [r3, #4]
 8002712:	4613      	mov	r3, r2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	4413      	add	r3, r2
 8002718:	3b41      	subs	r3, #65	@ 0x41
 800271a:	221f      	movs	r2, #31
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	43db      	mvns	r3, r3
 8002722:	4019      	ands	r1, r3
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	6818      	ldr	r0, [r3, #0]
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	3b41      	subs	r3, #65	@ 0x41
 8002734:	fa00 f203 	lsl.w	r2, r0, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2b09      	cmp	r3, #9
 8002746:	d91c      	bls.n	8002782 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68d9      	ldr	r1, [r3, #12]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4613      	mov	r3, r2
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	4413      	add	r3, r2
 8002758:	3b1e      	subs	r3, #30
 800275a:	2207      	movs	r2, #7
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	4019      	ands	r1, r3
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	6898      	ldr	r0, [r3, #8]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4613      	mov	r3, r2
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4413      	add	r3, r2
 8002772:	3b1e      	subs	r3, #30
 8002774:	fa00 f203 	lsl.w	r2, r0, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	430a      	orrs	r2, r1
 800277e:	60da      	str	r2, [r3, #12]
 8002780:	e019      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	6919      	ldr	r1, [r3, #16]
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4613      	mov	r3, r2
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	4413      	add	r3, r2
 8002792:	2207      	movs	r2, #7
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	4019      	ands	r1, r3
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	6898      	ldr	r0, [r3, #8]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4613      	mov	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4413      	add	r3, r2
 80027aa:	fa00 f203 	lsl.w	r2, r0, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2b10      	cmp	r3, #16
 80027bc:	d003      	beq.n	80027c6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027c2:	2b11      	cmp	r3, #17
 80027c4:	d132      	bne.n	800282c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a1d      	ldr	r2, [pc, #116]	@ (8002840 <HAL_ADC_ConfigChannel+0x1e4>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d125      	bne.n	800281c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d126      	bne.n	800282c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80027ec:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2b10      	cmp	r3, #16
 80027f4:	d11a      	bne.n	800282c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027f6:	4b13      	ldr	r3, [pc, #76]	@ (8002844 <HAL_ADC_ConfigChannel+0x1e8>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a13      	ldr	r2, [pc, #76]	@ (8002848 <HAL_ADC_ConfigChannel+0x1ec>)
 80027fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002800:	0c9a      	lsrs	r2, r3, #18
 8002802:	4613      	mov	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4413      	add	r3, r2
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800280c:	e002      	b.n	8002814 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	3b01      	subs	r3, #1
 8002812:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1f9      	bne.n	800280e <HAL_ADC_ConfigChannel+0x1b2>
 800281a:	e007      	b.n	800282c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002820:	f043 0220 	orr.w	r2, r3, #32
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002834:	7bfb      	ldrb	r3, [r7, #15]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3714      	adds	r7, #20
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr
 8002840:	40012400 	.word	0x40012400
 8002844:	20000000 	.word	0x20000000
 8002848:	431bde83 	.word	0x431bde83

0800284c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002854:	2300      	movs	r3, #0
 8002856:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002858:	2300      	movs	r3, #0
 800285a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b01      	cmp	r3, #1
 8002868:	d040      	beq.n	80028ec <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f042 0201 	orr.w	r2, r2, #1
 8002878:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800287a:	4b1f      	ldr	r3, [pc, #124]	@ (80028f8 <ADC_Enable+0xac>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a1f      	ldr	r2, [pc, #124]	@ (80028fc <ADC_Enable+0xb0>)
 8002880:	fba2 2303 	umull	r2, r3, r2, r3
 8002884:	0c9b      	lsrs	r3, r3, #18
 8002886:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002888:	e002      	b.n	8002890 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	3b01      	subs	r3, #1
 800288e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1f9      	bne.n	800288a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002896:	f7ff fbef 	bl	8002078 <HAL_GetTick>
 800289a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800289c:	e01f      	b.n	80028de <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800289e:	f7ff fbeb 	bl	8002078 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d918      	bls.n	80028de <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d011      	beq.n	80028de <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028be:	f043 0210 	orr.w	r2, r3, #16
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ca:	f043 0201 	orr.w	r2, r3, #1
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e007      	b.n	80028ee <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d1d8      	bne.n	800289e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20000000 	.word	0x20000000
 80028fc:	431bde83 	.word	0x431bde83

08002900 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002908:	2300      	movs	r3, #0
 800290a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b01      	cmp	r3, #1
 8002918:	d12e      	bne.n	8002978 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0201 	bic.w	r2, r2, #1
 8002928:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800292a:	f7ff fba5 	bl	8002078 <HAL_GetTick>
 800292e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002930:	e01b      	b.n	800296a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002932:	f7ff fba1 	bl	8002078 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d914      	bls.n	800296a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b01      	cmp	r3, #1
 800294c:	d10d      	bne.n	800296a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002952:	f043 0210 	orr.w	r2, r3, #16
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800295e:	f043 0201 	orr.w	r2, r3, #1
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e007      	b.n	800297a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b01      	cmp	r3, #1
 8002976:	d0dc      	beq.n	8002932 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
	...

08002984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002994:	4b0c      	ldr	r3, [pc, #48]	@ (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029a0:	4013      	ands	r3, r2
 80029a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029b6:	4a04      	ldr	r2, [pc, #16]	@ (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	60d3      	str	r3, [r2, #12]
}
 80029bc:	bf00      	nop
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029d0:	4b04      	ldr	r3, [pc, #16]	@ (80029e4 <__NVIC_GetPriorityGrouping+0x18>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	0a1b      	lsrs	r3, r3, #8
 80029d6:	f003 0307 	and.w	r3, r3, #7
}
 80029da:	4618      	mov	r0, r3
 80029dc:	46bd      	mov	sp, r7
 80029de:	bc80      	pop	{r7}
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	6039      	str	r1, [r7, #0]
 80029f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	db0a      	blt.n	8002a12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	b2da      	uxtb	r2, r3
 8002a00:	490c      	ldr	r1, [pc, #48]	@ (8002a34 <__NVIC_SetPriority+0x4c>)
 8002a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a06:	0112      	lsls	r2, r2, #4
 8002a08:	b2d2      	uxtb	r2, r2
 8002a0a:	440b      	add	r3, r1
 8002a0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a10:	e00a      	b.n	8002a28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	b2da      	uxtb	r2, r3
 8002a16:	4908      	ldr	r1, [pc, #32]	@ (8002a38 <__NVIC_SetPriority+0x50>)
 8002a18:	79fb      	ldrb	r3, [r7, #7]
 8002a1a:	f003 030f 	and.w	r3, r3, #15
 8002a1e:	3b04      	subs	r3, #4
 8002a20:	0112      	lsls	r2, r2, #4
 8002a22:	b2d2      	uxtb	r2, r2
 8002a24:	440b      	add	r3, r1
 8002a26:	761a      	strb	r2, [r3, #24]
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	e000e100 	.word	0xe000e100
 8002a38:	e000ed00 	.word	0xe000ed00

08002a3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b089      	sub	sp, #36	@ 0x24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f003 0307 	and.w	r3, r3, #7
 8002a4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	f1c3 0307 	rsb	r3, r3, #7
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	bf28      	it	cs
 8002a5a:	2304      	movcs	r3, #4
 8002a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	3304      	adds	r3, #4
 8002a62:	2b06      	cmp	r3, #6
 8002a64:	d902      	bls.n	8002a6c <NVIC_EncodePriority+0x30>
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	3b03      	subs	r3, #3
 8002a6a:	e000      	b.n	8002a6e <NVIC_EncodePriority+0x32>
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a70:	f04f 32ff 	mov.w	r2, #4294967295
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7a:	43da      	mvns	r2, r3
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	401a      	ands	r2, r3
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a84:	f04f 31ff 	mov.w	r1, #4294967295
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8e:	43d9      	mvns	r1, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a94:	4313      	orrs	r3, r2
         );
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3724      	adds	r7, #36	@ 0x24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ab0:	d301      	bcc.n	8002ab6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e00f      	b.n	8002ad6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ae0 <SysTick_Config+0x40>)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002abe:	210f      	movs	r1, #15
 8002ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac4:	f7ff ff90 	bl	80029e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ac8:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <SysTick_Config+0x40>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ace:	4b04      	ldr	r3, [pc, #16]	@ (8002ae0 <SysTick_Config+0x40>)
 8002ad0:	2207      	movs	r2, #7
 8002ad2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	e000e010 	.word	0xe000e010

08002ae4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff ff49 	bl	8002984 <__NVIC_SetPriorityGrouping>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b086      	sub	sp, #24
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b0c:	f7ff ff5e 	bl	80029cc <__NVIC_GetPriorityGrouping>
 8002b10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	68b9      	ldr	r1, [r7, #8]
 8002b16:	6978      	ldr	r0, [r7, #20]
 8002b18:	f7ff ff90 	bl	8002a3c <NVIC_EncodePriority>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b22:	4611      	mov	r1, r2
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff ff5f 	bl	80029e8 <__NVIC_SetPriority>
}
 8002b2a:	bf00      	nop
 8002b2c:	3718      	adds	r7, #24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b082      	sub	sp, #8
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff ffb0 	bl	8002aa0 <SysTick_Config>
 8002b40:	4603      	mov	r3, r0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
	...

08002b4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b08b      	sub	sp, #44	@ 0x2c
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b56:	2300      	movs	r3, #0
 8002b58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b5e:	e169      	b.n	8002e34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b60:	2201      	movs	r2, #1
 8002b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	69fa      	ldr	r2, [r7, #28]
 8002b70:	4013      	ands	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	f040 8158 	bne.w	8002e2e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	4a9a      	ldr	r2, [pc, #616]	@ (8002dec <HAL_GPIO_Init+0x2a0>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d05e      	beq.n	8002c46 <HAL_GPIO_Init+0xfa>
 8002b88:	4a98      	ldr	r2, [pc, #608]	@ (8002dec <HAL_GPIO_Init+0x2a0>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d875      	bhi.n	8002c7a <HAL_GPIO_Init+0x12e>
 8002b8e:	4a98      	ldr	r2, [pc, #608]	@ (8002df0 <HAL_GPIO_Init+0x2a4>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d058      	beq.n	8002c46 <HAL_GPIO_Init+0xfa>
 8002b94:	4a96      	ldr	r2, [pc, #600]	@ (8002df0 <HAL_GPIO_Init+0x2a4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d86f      	bhi.n	8002c7a <HAL_GPIO_Init+0x12e>
 8002b9a:	4a96      	ldr	r2, [pc, #600]	@ (8002df4 <HAL_GPIO_Init+0x2a8>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d052      	beq.n	8002c46 <HAL_GPIO_Init+0xfa>
 8002ba0:	4a94      	ldr	r2, [pc, #592]	@ (8002df4 <HAL_GPIO_Init+0x2a8>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d869      	bhi.n	8002c7a <HAL_GPIO_Init+0x12e>
 8002ba6:	4a94      	ldr	r2, [pc, #592]	@ (8002df8 <HAL_GPIO_Init+0x2ac>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d04c      	beq.n	8002c46 <HAL_GPIO_Init+0xfa>
 8002bac:	4a92      	ldr	r2, [pc, #584]	@ (8002df8 <HAL_GPIO_Init+0x2ac>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d863      	bhi.n	8002c7a <HAL_GPIO_Init+0x12e>
 8002bb2:	4a92      	ldr	r2, [pc, #584]	@ (8002dfc <HAL_GPIO_Init+0x2b0>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d046      	beq.n	8002c46 <HAL_GPIO_Init+0xfa>
 8002bb8:	4a90      	ldr	r2, [pc, #576]	@ (8002dfc <HAL_GPIO_Init+0x2b0>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d85d      	bhi.n	8002c7a <HAL_GPIO_Init+0x12e>
 8002bbe:	2b12      	cmp	r3, #18
 8002bc0:	d82a      	bhi.n	8002c18 <HAL_GPIO_Init+0xcc>
 8002bc2:	2b12      	cmp	r3, #18
 8002bc4:	d859      	bhi.n	8002c7a <HAL_GPIO_Init+0x12e>
 8002bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8002bcc <HAL_GPIO_Init+0x80>)
 8002bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bcc:	08002c47 	.word	0x08002c47
 8002bd0:	08002c21 	.word	0x08002c21
 8002bd4:	08002c33 	.word	0x08002c33
 8002bd8:	08002c75 	.word	0x08002c75
 8002bdc:	08002c7b 	.word	0x08002c7b
 8002be0:	08002c7b 	.word	0x08002c7b
 8002be4:	08002c7b 	.word	0x08002c7b
 8002be8:	08002c7b 	.word	0x08002c7b
 8002bec:	08002c7b 	.word	0x08002c7b
 8002bf0:	08002c7b 	.word	0x08002c7b
 8002bf4:	08002c7b 	.word	0x08002c7b
 8002bf8:	08002c7b 	.word	0x08002c7b
 8002bfc:	08002c7b 	.word	0x08002c7b
 8002c00:	08002c7b 	.word	0x08002c7b
 8002c04:	08002c7b 	.word	0x08002c7b
 8002c08:	08002c7b 	.word	0x08002c7b
 8002c0c:	08002c7b 	.word	0x08002c7b
 8002c10:	08002c29 	.word	0x08002c29
 8002c14:	08002c3d 	.word	0x08002c3d
 8002c18:	4a79      	ldr	r2, [pc, #484]	@ (8002e00 <HAL_GPIO_Init+0x2b4>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d013      	beq.n	8002c46 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c1e:	e02c      	b.n	8002c7a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	623b      	str	r3, [r7, #32]
          break;
 8002c26:	e029      	b.n	8002c7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	3304      	adds	r3, #4
 8002c2e:	623b      	str	r3, [r7, #32]
          break;
 8002c30:	e024      	b.n	8002c7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	3308      	adds	r3, #8
 8002c38:	623b      	str	r3, [r7, #32]
          break;
 8002c3a:	e01f      	b.n	8002c7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	330c      	adds	r3, #12
 8002c42:	623b      	str	r3, [r7, #32]
          break;
 8002c44:	e01a      	b.n	8002c7c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d102      	bne.n	8002c54 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c4e:	2304      	movs	r3, #4
 8002c50:	623b      	str	r3, [r7, #32]
          break;
 8002c52:	e013      	b.n	8002c7c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d105      	bne.n	8002c68 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c5c:	2308      	movs	r3, #8
 8002c5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	69fa      	ldr	r2, [r7, #28]
 8002c64:	611a      	str	r2, [r3, #16]
          break;
 8002c66:	e009      	b.n	8002c7c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c68:	2308      	movs	r3, #8
 8002c6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	69fa      	ldr	r2, [r7, #28]
 8002c70:	615a      	str	r2, [r3, #20]
          break;
 8002c72:	e003      	b.n	8002c7c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c74:	2300      	movs	r3, #0
 8002c76:	623b      	str	r3, [r7, #32]
          break;
 8002c78:	e000      	b.n	8002c7c <HAL_GPIO_Init+0x130>
          break;
 8002c7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	2bff      	cmp	r3, #255	@ 0xff
 8002c80:	d801      	bhi.n	8002c86 <HAL_GPIO_Init+0x13a>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	e001      	b.n	8002c8a <HAL_GPIO_Init+0x13e>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	3304      	adds	r3, #4
 8002c8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	2bff      	cmp	r3, #255	@ 0xff
 8002c90:	d802      	bhi.n	8002c98 <HAL_GPIO_Init+0x14c>
 8002c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	e002      	b.n	8002c9e <HAL_GPIO_Init+0x152>
 8002c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9a:	3b08      	subs	r3, #8
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	210f      	movs	r1, #15
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cac:	43db      	mvns	r3, r3
 8002cae:	401a      	ands	r2, r3
 8002cb0:	6a39      	ldr	r1, [r7, #32]
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f000 80b1 	beq.w	8002e2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ccc:	4b4d      	ldr	r3, [pc, #308]	@ (8002e04 <HAL_GPIO_Init+0x2b8>)
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	4a4c      	ldr	r2, [pc, #304]	@ (8002e04 <HAL_GPIO_Init+0x2b8>)
 8002cd2:	f043 0301 	orr.w	r3, r3, #1
 8002cd6:	6193      	str	r3, [r2, #24]
 8002cd8:	4b4a      	ldr	r3, [pc, #296]	@ (8002e04 <HAL_GPIO_Init+0x2b8>)
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ce4:	4a48      	ldr	r2, [pc, #288]	@ (8002e08 <HAL_GPIO_Init+0x2bc>)
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce8:	089b      	lsrs	r3, r3, #2
 8002cea:	3302      	adds	r3, #2
 8002cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cf0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	f003 0303 	and.w	r3, r3, #3
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	220f      	movs	r2, #15
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43db      	mvns	r3, r3
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	4013      	ands	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a40      	ldr	r2, [pc, #256]	@ (8002e0c <HAL_GPIO_Init+0x2c0>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d013      	beq.n	8002d38 <HAL_GPIO_Init+0x1ec>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a3f      	ldr	r2, [pc, #252]	@ (8002e10 <HAL_GPIO_Init+0x2c4>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d00d      	beq.n	8002d34 <HAL_GPIO_Init+0x1e8>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a3e      	ldr	r2, [pc, #248]	@ (8002e14 <HAL_GPIO_Init+0x2c8>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d007      	beq.n	8002d30 <HAL_GPIO_Init+0x1e4>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a3d      	ldr	r2, [pc, #244]	@ (8002e18 <HAL_GPIO_Init+0x2cc>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d101      	bne.n	8002d2c <HAL_GPIO_Init+0x1e0>
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e006      	b.n	8002d3a <HAL_GPIO_Init+0x1ee>
 8002d2c:	2304      	movs	r3, #4
 8002d2e:	e004      	b.n	8002d3a <HAL_GPIO_Init+0x1ee>
 8002d30:	2302      	movs	r3, #2
 8002d32:	e002      	b.n	8002d3a <HAL_GPIO_Init+0x1ee>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <HAL_GPIO_Init+0x1ee>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d3c:	f002 0203 	and.w	r2, r2, #3
 8002d40:	0092      	lsls	r2, r2, #2
 8002d42:	4093      	lsls	r3, r2
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d4a:	492f      	ldr	r1, [pc, #188]	@ (8002e08 <HAL_GPIO_Init+0x2bc>)
 8002d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4e:	089b      	lsrs	r3, r3, #2
 8002d50:	3302      	adds	r3, #2
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d006      	beq.n	8002d72 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d64:	4b2d      	ldr	r3, [pc, #180]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002d66:	689a      	ldr	r2, [r3, #8]
 8002d68:	492c      	ldr	r1, [pc, #176]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	608b      	str	r3, [r1, #8]
 8002d70:	e006      	b.n	8002d80 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d72:	4b2a      	ldr	r3, [pc, #168]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002d74:	689a      	ldr	r2, [r3, #8]
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	4928      	ldr	r1, [pc, #160]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d006      	beq.n	8002d9a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d8c:	4b23      	ldr	r3, [pc, #140]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002d8e:	68da      	ldr	r2, [r3, #12]
 8002d90:	4922      	ldr	r1, [pc, #136]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	60cb      	str	r3, [r1, #12]
 8002d98:	e006      	b.n	8002da8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d9a:	4b20      	ldr	r3, [pc, #128]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	491e      	ldr	r1, [pc, #120]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d006      	beq.n	8002dc2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002db4:	4b19      	ldr	r3, [pc, #100]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	4918      	ldr	r1, [pc, #96]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	604b      	str	r3, [r1, #4]
 8002dc0:	e006      	b.n	8002dd0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dc2:	4b16      	ldr	r3, [pc, #88]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	4914      	ldr	r1, [pc, #80]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002dcc:	4013      	ands	r3, r2
 8002dce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d021      	beq.n	8002e20 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	490e      	ldr	r1, [pc, #56]	@ (8002e1c <HAL_GPIO_Init+0x2d0>)
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	600b      	str	r3, [r1, #0]
 8002de8:	e021      	b.n	8002e2e <HAL_GPIO_Init+0x2e2>
 8002dea:	bf00      	nop
 8002dec:	10320000 	.word	0x10320000
 8002df0:	10310000 	.word	0x10310000
 8002df4:	10220000 	.word	0x10220000
 8002df8:	10210000 	.word	0x10210000
 8002dfc:	10120000 	.word	0x10120000
 8002e00:	10110000 	.word	0x10110000
 8002e04:	40021000 	.word	0x40021000
 8002e08:	40010000 	.word	0x40010000
 8002e0c:	40010800 	.word	0x40010800
 8002e10:	40010c00 	.word	0x40010c00
 8002e14:	40011000 	.word	0x40011000
 8002e18:	40011400 	.word	0x40011400
 8002e1c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e20:	4b0b      	ldr	r3, [pc, #44]	@ (8002e50 <HAL_GPIO_Init+0x304>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	43db      	mvns	r3, r3
 8002e28:	4909      	ldr	r1, [pc, #36]	@ (8002e50 <HAL_GPIO_Init+0x304>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	3301      	adds	r3, #1
 8002e32:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	f47f ae8e 	bne.w	8002b60 <HAL_GPIO_Init+0x14>
  }
}
 8002e44:	bf00      	nop
 8002e46:	bf00      	nop
 8002e48:	372c      	adds	r7, #44	@ 0x2c
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bc80      	pop	{r7}
 8002e4e:	4770      	bx	lr
 8002e50:	40010400 	.word	0x40010400

08002e54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e12b      	b.n	80030be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d106      	bne.n	8002e80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f7fe feee 	bl	8001c5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2224      	movs	r2, #36	@ 0x24
 8002e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 0201 	bic.w	r2, r2, #1
 8002e96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ea6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002eb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002eb8:	f001 ff42 	bl	8004d40 <HAL_RCC_GetPCLK1Freq>
 8002ebc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	4a81      	ldr	r2, [pc, #516]	@ (80030c8 <HAL_I2C_Init+0x274>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d807      	bhi.n	8002ed8 <HAL_I2C_Init+0x84>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	4a80      	ldr	r2, [pc, #512]	@ (80030cc <HAL_I2C_Init+0x278>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	bf94      	ite	ls
 8002ed0:	2301      	movls	r3, #1
 8002ed2:	2300      	movhi	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	e006      	b.n	8002ee6 <HAL_I2C_Init+0x92>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4a7d      	ldr	r2, [pc, #500]	@ (80030d0 <HAL_I2C_Init+0x27c>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	bf94      	ite	ls
 8002ee0:	2301      	movls	r3, #1
 8002ee2:	2300      	movhi	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e0e7      	b.n	80030be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	4a78      	ldr	r2, [pc, #480]	@ (80030d4 <HAL_I2C_Init+0x280>)
 8002ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef6:	0c9b      	lsrs	r3, r3, #18
 8002ef8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68ba      	ldr	r2, [r7, #8]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	4a6a      	ldr	r2, [pc, #424]	@ (80030c8 <HAL_I2C_Init+0x274>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d802      	bhi.n	8002f28 <HAL_I2C_Init+0xd4>
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	3301      	adds	r3, #1
 8002f26:	e009      	b.n	8002f3c <HAL_I2C_Init+0xe8>
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f2e:	fb02 f303 	mul.w	r3, r2, r3
 8002f32:	4a69      	ldr	r2, [pc, #420]	@ (80030d8 <HAL_I2C_Init+0x284>)
 8002f34:	fba2 2303 	umull	r2, r3, r2, r3
 8002f38:	099b      	lsrs	r3, r3, #6
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6812      	ldr	r2, [r2, #0]
 8002f40:	430b      	orrs	r3, r1
 8002f42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	69db      	ldr	r3, [r3, #28]
 8002f4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	495c      	ldr	r1, [pc, #368]	@ (80030c8 <HAL_I2C_Init+0x274>)
 8002f58:	428b      	cmp	r3, r1
 8002f5a:	d819      	bhi.n	8002f90 <HAL_I2C_Init+0x13c>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	1e59      	subs	r1, r3, #1
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f6a:	1c59      	adds	r1, r3, #1
 8002f6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002f70:	400b      	ands	r3, r1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00a      	beq.n	8002f8c <HAL_I2C_Init+0x138>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	1e59      	subs	r1, r3, #1
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f84:	3301      	adds	r3, #1
 8002f86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f8a:	e051      	b.n	8003030 <HAL_I2C_Init+0x1dc>
 8002f8c:	2304      	movs	r3, #4
 8002f8e:	e04f      	b.n	8003030 <HAL_I2C_Init+0x1dc>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d111      	bne.n	8002fbc <HAL_I2C_Init+0x168>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	1e58      	subs	r0, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6859      	ldr	r1, [r3, #4]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	440b      	add	r3, r1
 8002fa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002faa:	3301      	adds	r3, #1
 8002fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	bf0c      	ite	eq
 8002fb4:	2301      	moveq	r3, #1
 8002fb6:	2300      	movne	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	e012      	b.n	8002fe2 <HAL_I2C_Init+0x18e>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	1e58      	subs	r0, r3, #1
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6859      	ldr	r1, [r3, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	440b      	add	r3, r1
 8002fca:	0099      	lsls	r1, r3, #2
 8002fcc:	440b      	add	r3, r1
 8002fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	bf0c      	ite	eq
 8002fdc:	2301      	moveq	r3, #1
 8002fde:	2300      	movne	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_I2C_Init+0x196>
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e022      	b.n	8003030 <HAL_I2C_Init+0x1dc>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d10e      	bne.n	8003010 <HAL_I2C_Init+0x1bc>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	1e58      	subs	r0, r3, #1
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6859      	ldr	r1, [r3, #4]
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	440b      	add	r3, r1
 8003000:	fbb0 f3f3 	udiv	r3, r0, r3
 8003004:	3301      	adds	r3, #1
 8003006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800300a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800300e:	e00f      	b.n	8003030 <HAL_I2C_Init+0x1dc>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	1e58      	subs	r0, r3, #1
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6859      	ldr	r1, [r3, #4]
 8003018:	460b      	mov	r3, r1
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	0099      	lsls	r1, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	fbb0 f3f3 	udiv	r3, r0, r3
 8003026:	3301      	adds	r3, #1
 8003028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800302c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003030:	6879      	ldr	r1, [r7, #4]
 8003032:	6809      	ldr	r1, [r1, #0]
 8003034:	4313      	orrs	r3, r2
 8003036:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	69da      	ldr	r2, [r3, #28]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	431a      	orrs	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800305e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	6911      	ldr	r1, [r2, #16]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	68d2      	ldr	r2, [r2, #12]
 800306a:	4311      	orrs	r1, r2
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6812      	ldr	r2, [r2, #0]
 8003070:	430b      	orrs	r3, r1
 8003072:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	695a      	ldr	r2, [r3, #20]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	431a      	orrs	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	430a      	orrs	r2, r1
 800308e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0201 	orr.w	r2, r2, #1
 800309e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2220      	movs	r2, #32
 80030aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	000186a0 	.word	0x000186a0
 80030cc:	001e847f 	.word	0x001e847f
 80030d0:	003d08ff 	.word	0x003d08ff
 80030d4:	431bde83 	.word	0x431bde83
 80030d8:	10624dd3 	.word	0x10624dd3

080030dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b088      	sub	sp, #32
 80030e0:	af02      	add	r7, sp, #8
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	607a      	str	r2, [r7, #4]
 80030e6:	461a      	mov	r2, r3
 80030e8:	460b      	mov	r3, r1
 80030ea:	817b      	strh	r3, [r7, #10]
 80030ec:	4613      	mov	r3, r2
 80030ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030f0:	f7fe ffc2 	bl	8002078 <HAL_GetTick>
 80030f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b20      	cmp	r3, #32
 8003100:	f040 80e0 	bne.w	80032c4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	9300      	str	r3, [sp, #0]
 8003108:	2319      	movs	r3, #25
 800310a:	2201      	movs	r2, #1
 800310c:	4970      	ldr	r1, [pc, #448]	@ (80032d0 <HAL_I2C_Master_Transmit+0x1f4>)
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f000 fffa 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800311a:	2302      	movs	r3, #2
 800311c:	e0d3      	b.n	80032c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_I2C_Master_Transmit+0x50>
 8003128:	2302      	movs	r3, #2
 800312a:	e0cc      	b.n	80032c6 <HAL_I2C_Master_Transmit+0x1ea>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b01      	cmp	r3, #1
 8003140:	d007      	beq.n	8003152 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f042 0201 	orr.w	r2, r2, #1
 8003150:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003160:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2221      	movs	r2, #33	@ 0x21
 8003166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2210      	movs	r2, #16
 800316e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	893a      	ldrh	r2, [r7, #8]
 8003182:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003188:	b29a      	uxth	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	4a50      	ldr	r2, [pc, #320]	@ (80032d4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003192:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003194:	8979      	ldrh	r1, [r7, #10]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	6a3a      	ldr	r2, [r7, #32]
 800319a:	68f8      	ldr	r0, [r7, #12]
 800319c:	f000 fd7c 	bl	8003c98 <I2C_MasterRequestWrite>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e08d      	b.n	80032c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695b      	ldr	r3, [r3, #20]
 80031b4:	613b      	str	r3, [r7, #16]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	613b      	str	r3, [r7, #16]
 80031be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80031c0:	e066      	b.n	8003290 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	6a39      	ldr	r1, [r7, #32]
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f001 f8b8 	bl	800433c <I2C_WaitOnTXEFlagUntilTimeout>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00d      	beq.n	80031ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d6:	2b04      	cmp	r3, #4
 80031d8:	d107      	bne.n	80031ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e06b      	b.n	80032c6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f2:	781a      	ldrb	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fe:	1c5a      	adds	r2, r3, #1
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003208:	b29b      	uxth	r3, r3
 800320a:	3b01      	subs	r3, #1
 800320c:	b29a      	uxth	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003216:	3b01      	subs	r3, #1
 8003218:	b29a      	uxth	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	695b      	ldr	r3, [r3, #20]
 8003224:	f003 0304 	and.w	r3, r3, #4
 8003228:	2b04      	cmp	r3, #4
 800322a:	d11b      	bne.n	8003264 <HAL_I2C_Master_Transmit+0x188>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003230:	2b00      	cmp	r3, #0
 8003232:	d017      	beq.n	8003264 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003238:	781a      	ldrb	r2, [r3, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003244:	1c5a      	adds	r2, r3, #1
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800324e:	b29b      	uxth	r3, r3
 8003250:	3b01      	subs	r3, #1
 8003252:	b29a      	uxth	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	6a39      	ldr	r1, [r7, #32]
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f001 f8af 	bl	80043cc <I2C_WaitOnBTFFlagUntilTimeout>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00d      	beq.n	8003290 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003278:	2b04      	cmp	r3, #4
 800327a:	d107      	bne.n	800328c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800328a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e01a      	b.n	80032c6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003294:	2b00      	cmp	r3, #0
 8003296:	d194      	bne.n	80031c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2220      	movs	r2, #32
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80032c0:	2300      	movs	r3, #0
 80032c2:	e000      	b.n	80032c6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80032c4:	2302      	movs	r3, #2
  }
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3718      	adds	r7, #24
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	00100002 	.word	0x00100002
 80032d4:	ffff0000 	.word	0xffff0000

080032d8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b08c      	sub	sp, #48	@ 0x30
 80032dc:	af02      	add	r7, sp, #8
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	607a      	str	r2, [r7, #4]
 80032e2:	461a      	mov	r2, r3
 80032e4:	460b      	mov	r3, r1
 80032e6:	817b      	strh	r3, [r7, #10]
 80032e8:	4613      	mov	r3, r2
 80032ea:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80032ec:	2300      	movs	r3, #0
 80032ee:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032f0:	f7fe fec2 	bl	8002078 <HAL_GetTick>
 80032f4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b20      	cmp	r3, #32
 8003300:	f040 824b 	bne.w	800379a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	2319      	movs	r3, #25
 800330a:	2201      	movs	r2, #1
 800330c:	497f      	ldr	r1, [pc, #508]	@ (800350c <HAL_I2C_Master_Receive+0x234>)
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	f000 fefa 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800331a:	2302      	movs	r3, #2
 800331c:	e23e      	b.n	800379c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_I2C_Master_Receive+0x54>
 8003328:	2302      	movs	r3, #2
 800332a:	e237      	b.n	800379c <HAL_I2C_Master_Receive+0x4c4>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b01      	cmp	r3, #1
 8003340:	d007      	beq.n	8003352 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f042 0201 	orr.w	r2, r2, #1
 8003350:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003360:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2222      	movs	r2, #34	@ 0x22
 8003366:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2210      	movs	r2, #16
 800336e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	893a      	ldrh	r2, [r7, #8]
 8003382:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003388:	b29a      	uxth	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4a5f      	ldr	r2, [pc, #380]	@ (8003510 <HAL_I2C_Master_Receive+0x238>)
 8003392:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003394:	8979      	ldrh	r1, [r7, #10]
 8003396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f000 fcfe 	bl	8003d9c <I2C_MasterRequestRead>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e1f8      	b.n	800379c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d113      	bne.n	80033da <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b2:	2300      	movs	r3, #0
 80033b4:	61fb      	str	r3, [r7, #28]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	61fb      	str	r3, [r7, #28]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	61fb      	str	r3, [r7, #28]
 80033c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	e1cc      	b.n	8003774 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d11e      	bne.n	8003420 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80033f2:	b672      	cpsid	i
}
 80033f4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033f6:	2300      	movs	r3, #0
 80033f8:	61bb      	str	r3, [r7, #24]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	61bb      	str	r3, [r7, #24]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	61bb      	str	r3, [r7, #24]
 800340a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800341a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800341c:	b662      	cpsie	i
}
 800341e:	e035      	b.n	800348c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003424:	2b02      	cmp	r3, #2
 8003426:	d11e      	bne.n	8003466 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003436:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003438:	b672      	cpsid	i
}
 800343a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	617b      	str	r3, [r7, #20]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003460:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003462:	b662      	cpsie	i
}
 8003464:	e012      	b.n	800348c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003474:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003476:	2300      	movs	r3, #0
 8003478:	613b      	str	r3, [r7, #16]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800348c:	e172      	b.n	8003774 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003492:	2b03      	cmp	r3, #3
 8003494:	f200 811f 	bhi.w	80036d6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800349c:	2b01      	cmp	r3, #1
 800349e:	d123      	bne.n	80034e8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034a2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f000 ffd9 	bl	800445c <I2C_WaitOnRXNEFlagUntilTimeout>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d001      	beq.n	80034b4 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e173      	b.n	800379c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	691a      	ldr	r2, [r3, #16]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034be:	b2d2      	uxtb	r2, r2
 80034c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034dc:	b29b      	uxth	r3, r3
 80034de:	3b01      	subs	r3, #1
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034e6:	e145      	b.n	8003774 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d152      	bne.n	8003596 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f6:	2200      	movs	r2, #0
 80034f8:	4906      	ldr	r1, [pc, #24]	@ (8003514 <HAL_I2C_Master_Receive+0x23c>)
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 fe04 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d008      	beq.n	8003518 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e148      	b.n	800379c <HAL_I2C_Master_Receive+0x4c4>
 800350a:	bf00      	nop
 800350c:	00100002 	.word	0x00100002
 8003510:	ffff0000 	.word	0xffff0000
 8003514:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003518:	b672      	cpsid	i
}
 800351a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800352a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	691a      	ldr	r2, [r3, #16]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353e:	1c5a      	adds	r2, r3, #1
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003554:	b29b      	uxth	r3, r3
 8003556:	3b01      	subs	r3, #1
 8003558:	b29a      	uxth	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800355e:	b662      	cpsie	i
}
 8003560:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	691a      	ldr	r2, [r3, #16]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356c:	b2d2      	uxtb	r2, r2
 800356e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003574:	1c5a      	adds	r2, r3, #1
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800357e:	3b01      	subs	r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800358a:	b29b      	uxth	r3, r3
 800358c:	3b01      	subs	r3, #1
 800358e:	b29a      	uxth	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003594:	e0ee      	b.n	8003774 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800359c:	2200      	movs	r2, #0
 800359e:	4981      	ldr	r1, [pc, #516]	@ (80037a4 <HAL_I2C_Master_Receive+0x4cc>)
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f000 fdb1 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e0f5      	b.n	800379c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035be:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80035c0:	b672      	cpsid	i
}
 80035c2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	691a      	ldr	r2, [r3, #16]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ce:	b2d2      	uxtb	r2, r2
 80035d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d6:	1c5a      	adds	r2, r3, #1
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e0:	3b01      	subs	r3, #1
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	3b01      	subs	r3, #1
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80035f6:	4b6c      	ldr	r3, [pc, #432]	@ (80037a8 <HAL_I2C_Master_Receive+0x4d0>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	08db      	lsrs	r3, r3, #3
 80035fc:	4a6b      	ldr	r2, [pc, #428]	@ (80037ac <HAL_I2C_Master_Receive+0x4d4>)
 80035fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003602:	0a1a      	lsrs	r2, r3, #8
 8003604:	4613      	mov	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4413      	add	r3, r2
 800360a:	00da      	lsls	r2, r3, #3
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	3b01      	subs	r3, #1
 8003614:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d118      	bne.n	800364e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2220      	movs	r2, #32
 8003626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	f043 0220 	orr.w	r2, r3, #32
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800363e:	b662      	cpsie	i
}
 8003640:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e0a6      	b.n	800379c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	695b      	ldr	r3, [r3, #20]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b04      	cmp	r3, #4
 800365a:	d1d9      	bne.n	8003610 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800366a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	691a      	ldr	r2, [r3, #16]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003694:	b29b      	uxth	r3, r3
 8003696:	3b01      	subs	r3, #1
 8003698:	b29a      	uxth	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800369e:	b662      	cpsie	i
}
 80036a0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	691a      	ldr	r2, [r3, #16]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ac:	b2d2      	uxtb	r2, r2
 80036ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b4:	1c5a      	adds	r2, r3, #1
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036d4:	e04e      	b.n	8003774 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 febe 	bl	800445c <I2C_WaitOnRXNEFlagUntilTimeout>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e058      	b.n	800379c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	691a      	ldr	r2, [r3, #16]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f4:	b2d2      	uxtb	r2, r2
 80036f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fc:	1c5a      	adds	r2, r3, #1
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003712:	b29b      	uxth	r3, r3
 8003714:	3b01      	subs	r3, #1
 8003716:	b29a      	uxth	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	f003 0304 	and.w	r3, r3, #4
 8003726:	2b04      	cmp	r3, #4
 8003728:	d124      	bne.n	8003774 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800372e:	2b03      	cmp	r3, #3
 8003730:	d107      	bne.n	8003742 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003740:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	691a      	ldr	r2, [r3, #16]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374c:	b2d2      	uxtb	r2, r2
 800374e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375e:	3b01      	subs	r3, #1
 8003760:	b29a      	uxth	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b01      	subs	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003778:	2b00      	cmp	r3, #0
 800377a:	f47f ae88 	bne.w	800348e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2220      	movs	r2, #32
 8003782:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003796:	2300      	movs	r3, #0
 8003798:	e000      	b.n	800379c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800379a:	2302      	movs	r3, #2
  }
}
 800379c:	4618      	mov	r0, r3
 800379e:	3728      	adds	r7, #40	@ 0x28
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	00010004 	.word	0x00010004
 80037a8:	20000000 	.word	0x20000000
 80037ac:	14f8b589 	.word	0x14f8b589

080037b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08c      	sub	sp, #48	@ 0x30
 80037b4:	af02      	add	r7, sp, #8
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	4608      	mov	r0, r1
 80037ba:	4611      	mov	r1, r2
 80037bc:	461a      	mov	r2, r3
 80037be:	4603      	mov	r3, r0
 80037c0:	817b      	strh	r3, [r7, #10]
 80037c2:	460b      	mov	r3, r1
 80037c4:	813b      	strh	r3, [r7, #8]
 80037c6:	4613      	mov	r3, r2
 80037c8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037ce:	f7fe fc53 	bl	8002078 <HAL_GetTick>
 80037d2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b20      	cmp	r3, #32
 80037de:	f040 8250 	bne.w	8003c82 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e4:	9300      	str	r3, [sp, #0]
 80037e6:	2319      	movs	r3, #25
 80037e8:	2201      	movs	r2, #1
 80037ea:	4982      	ldr	r1, [pc, #520]	@ (80039f4 <HAL_I2C_Mem_Read+0x244>)
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f000 fc8b 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80037f8:	2302      	movs	r3, #2
 80037fa:	e243      	b.n	8003c84 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003802:	2b01      	cmp	r3, #1
 8003804:	d101      	bne.n	800380a <HAL_I2C_Mem_Read+0x5a>
 8003806:	2302      	movs	r3, #2
 8003808:	e23c      	b.n	8003c84 <HAL_I2C_Mem_Read+0x4d4>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b01      	cmp	r3, #1
 800381e:	d007      	beq.n	8003830 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 0201 	orr.w	r2, r2, #1
 800382e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800383e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2222      	movs	r2, #34	@ 0x22
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2240      	movs	r2, #64	@ 0x40
 800384c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800385a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003860:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003866:	b29a      	uxth	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	4a62      	ldr	r2, [pc, #392]	@ (80039f8 <HAL_I2C_Mem_Read+0x248>)
 8003870:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003872:	88f8      	ldrh	r0, [r7, #6]
 8003874:	893a      	ldrh	r2, [r7, #8]
 8003876:	8979      	ldrh	r1, [r7, #10]
 8003878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387a:	9301      	str	r3, [sp, #4]
 800387c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	4603      	mov	r3, r0
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 fb58 	bl	8003f38 <I2C_RequestMemoryRead>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e1f8      	b.n	8003c84 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003896:	2b00      	cmp	r3, #0
 8003898:	d113      	bne.n	80038c2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389a:	2300      	movs	r3, #0
 800389c:	61fb      	str	r3, [r7, #28]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	61fb      	str	r3, [r7, #28]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	61fb      	str	r3, [r7, #28]
 80038ae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	e1cc      	b.n	8003c5c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d11e      	bne.n	8003908 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80038da:	b672      	cpsid	i
}
 80038dc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038de:	2300      	movs	r3, #0
 80038e0:	61bb      	str	r3, [r7, #24]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	61bb      	str	r3, [r7, #24]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	61bb      	str	r3, [r7, #24]
 80038f2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003902:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003904:	b662      	cpsie	i
}
 8003906:	e035      	b.n	8003974 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390c:	2b02      	cmp	r3, #2
 800390e:	d11e      	bne.n	800394e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800391e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003920:	b672      	cpsid	i
}
 8003922:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003924:	2300      	movs	r3, #0
 8003926:	617b      	str	r3, [r7, #20]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	617b      	str	r3, [r7, #20]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003948:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800394a:	b662      	cpsie	i
}
 800394c:	e012      	b.n	8003974 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800395c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800395e:	2300      	movs	r3, #0
 8003960:	613b      	str	r3, [r7, #16]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	695b      	ldr	r3, [r3, #20]
 8003968:	613b      	str	r3, [r7, #16]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	613b      	str	r3, [r7, #16]
 8003972:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003974:	e172      	b.n	8003c5c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397a:	2b03      	cmp	r3, #3
 800397c:	f200 811f 	bhi.w	8003bbe <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003984:	2b01      	cmp	r3, #1
 8003986:	d123      	bne.n	80039d0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003988:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800398a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f000 fd65 	bl	800445c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e173      	b.n	8003c84 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	691a      	ldr	r2, [r3, #16]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ae:	1c5a      	adds	r2, r3, #1
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b8:	3b01      	subs	r3, #1
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	3b01      	subs	r3, #1
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039ce:	e145      	b.n	8003c5c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d152      	bne.n	8003a7e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039da:	9300      	str	r3, [sp, #0]
 80039dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039de:	2200      	movs	r2, #0
 80039e0:	4906      	ldr	r1, [pc, #24]	@ (80039fc <HAL_I2C_Mem_Read+0x24c>)
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 fb90 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d008      	beq.n	8003a00 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e148      	b.n	8003c84 <HAL_I2C_Mem_Read+0x4d4>
 80039f2:	bf00      	nop
 80039f4:	00100002 	.word	0x00100002
 80039f8:	ffff0000 	.word	0xffff0000
 80039fc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003a00:	b672      	cpsid	i
}
 8003a02:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	691a      	ldr	r2, [r3, #16]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a26:	1c5a      	adds	r2, r3, #1
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	b29a      	uxth	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003a46:	b662      	cpsie	i
}
 8003a48:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	691a      	ldr	r2, [r3, #16]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a54:	b2d2      	uxtb	r2, r2
 8003a56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5c:	1c5a      	adds	r2, r3, #1
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a66:	3b01      	subs	r3, #1
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	3b01      	subs	r3, #1
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a7c:	e0ee      	b.n	8003c5c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a84:	2200      	movs	r2, #0
 8003a86:	4981      	ldr	r1, [pc, #516]	@ (8003c8c <HAL_I2C_Mem_Read+0x4dc>)
 8003a88:	68f8      	ldr	r0, [r7, #12]
 8003a8a:	f000 fb3d 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d001      	beq.n	8003a98 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e0f5      	b.n	8003c84 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aa6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003aa8:	b672      	cpsid	i
}
 8003aaa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	691a      	ldr	r2, [r3, #16]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab6:	b2d2      	uxtb	r2, r2
 8003ab8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abe:	1c5a      	adds	r2, r3, #1
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003ade:	4b6c      	ldr	r3, [pc, #432]	@ (8003c90 <HAL_I2C_Mem_Read+0x4e0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	08db      	lsrs	r3, r3, #3
 8003ae4:	4a6b      	ldr	r2, [pc, #428]	@ (8003c94 <HAL_I2C_Mem_Read+0x4e4>)
 8003ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aea:	0a1a      	lsrs	r2, r3, #8
 8003aec:	4613      	mov	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	4413      	add	r3, r2
 8003af2:	00da      	lsls	r2, r3, #3
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003af8:	6a3b      	ldr	r3, [r7, #32]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d118      	bne.n	8003b36 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1e:	f043 0220 	orr.w	r2, r3, #32
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003b26:	b662      	cpsie	i
}
 8003b28:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e0a6      	b.n	8003c84 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	f003 0304 	and.w	r3, r3, #4
 8003b40:	2b04      	cmp	r3, #4
 8003b42:	d1d9      	bne.n	8003af8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691a      	ldr	r2, [r3, #16]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003b86:	b662      	cpsie	i
}
 8003b88:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b94:	b2d2      	uxtb	r2, r2
 8003b96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003bbc:	e04e      	b.n	8003c5c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bc0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 fc4a 	bl	800445c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e058      	b.n	8003c84 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	691a      	ldr	r2, [r3, #16]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	1c5a      	adds	r2, r3, #1
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	b29a      	uxth	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	f003 0304 	and.w	r3, r3, #4
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	d124      	bne.n	8003c5c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c16:	2b03      	cmp	r3, #3
 8003c18:	d107      	bne.n	8003c2a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c28:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	691a      	ldr	r2, [r3, #16]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3c:	1c5a      	adds	r2, r3, #1
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c46:	3b01      	subs	r3, #1
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	3b01      	subs	r3, #1
 8003c56:	b29a      	uxth	r2, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f47f ae88 	bne.w	8003976 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2220      	movs	r2, #32
 8003c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	e000      	b.n	8003c84 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003c82:	2302      	movs	r3, #2
  }
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3728      	adds	r7, #40	@ 0x28
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	00010004 	.word	0x00010004
 8003c90:	20000000 	.word	0x20000000
 8003c94:	14f8b589 	.word	0x14f8b589

08003c98 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af02      	add	r7, sp, #8
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	607a      	str	r2, [r7, #4]
 8003ca2:	603b      	str	r3, [r7, #0]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d006      	beq.n	8003cc2 <I2C_MasterRequestWrite+0x2a>
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d003      	beq.n	8003cc2 <I2C_MasterRequestWrite+0x2a>
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003cc0:	d108      	bne.n	8003cd4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cd0:	601a      	str	r2, [r3, #0]
 8003cd2:	e00b      	b.n	8003cec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd8:	2b12      	cmp	r3, #18
 8003cda:	d107      	bne.n	8003cec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cf8:	68f8      	ldr	r0, [r7, #12]
 8003cfa:	f000 fa05 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00d      	beq.n	8003d20 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d12:	d103      	bne.n	8003d1c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d1a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e035      	b.n	8003d8c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	691b      	ldr	r3, [r3, #16]
 8003d24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d28:	d108      	bne.n	8003d3c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d2a:	897b      	ldrh	r3, [r7, #10]
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	461a      	mov	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d38:	611a      	str	r2, [r3, #16]
 8003d3a:	e01b      	b.n	8003d74 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d3c:	897b      	ldrh	r3, [r7, #10]
 8003d3e:	11db      	asrs	r3, r3, #7
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	f003 0306 	and.w	r3, r3, #6
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	f063 030f 	orn	r3, r3, #15
 8003d4c:	b2da      	uxtb	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	490e      	ldr	r1, [pc, #56]	@ (8003d94 <I2C_MasterRequestWrite+0xfc>)
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 fa4e 	bl	80041fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e010      	b.n	8003d8c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d6a:	897b      	ldrh	r3, [r7, #10]
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	4907      	ldr	r1, [pc, #28]	@ (8003d98 <I2C_MasterRequestWrite+0x100>)
 8003d7a:	68f8      	ldr	r0, [r7, #12]
 8003d7c:	f000 fa3e 	bl	80041fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e000      	b.n	8003d8c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3718      	adds	r7, #24
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	00010008 	.word	0x00010008
 8003d98:	00010002 	.word	0x00010002

08003d9c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af02      	add	r7, sp, #8
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	607a      	str	r2, [r7, #4]
 8003da6:	603b      	str	r3, [r7, #0]
 8003da8:	460b      	mov	r3, r1
 8003daa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dc0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	2b08      	cmp	r3, #8
 8003dc6:	d006      	beq.n	8003dd6 <I2C_MasterRequestRead+0x3a>
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d003      	beq.n	8003dd6 <I2C_MasterRequestRead+0x3a>
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003dd4:	d108      	bne.n	8003de8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	e00b      	b.n	8003e00 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dec:	2b11      	cmp	r3, #17
 8003dee:	d107      	bne.n	8003e00 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dfe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	9300      	str	r3, [sp, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f000 f97b 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00d      	beq.n	8003e34 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e26:	d103      	bne.n	8003e30 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e079      	b.n	8003f28 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e3c:	d108      	bne.n	8003e50 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e3e:	897b      	ldrh	r3, [r7, #10]
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	b2da      	uxtb	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	611a      	str	r2, [r3, #16]
 8003e4e:	e05f      	b.n	8003f10 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e50:	897b      	ldrh	r3, [r7, #10]
 8003e52:	11db      	asrs	r3, r3, #7
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	f003 0306 	and.w	r3, r3, #6
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	f063 030f 	orn	r3, r3, #15
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	4930      	ldr	r1, [pc, #192]	@ (8003f30 <I2C_MasterRequestRead+0x194>)
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 f9c4 	bl	80041fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e054      	b.n	8003f28 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e7e:	897b      	ldrh	r3, [r7, #10]
 8003e80:	b2da      	uxtb	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	4929      	ldr	r1, [pc, #164]	@ (8003f34 <I2C_MasterRequestRead+0x198>)
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 f9b4 	bl	80041fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d001      	beq.n	8003e9e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e044      	b.n	8003f28 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	613b      	str	r3, [r7, #16]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	613b      	str	r3, [r7, #16]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	613b      	str	r3, [r7, #16]
 8003eb2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ec2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 f919 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00d      	beq.n	8003ef8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eea:	d103      	bne.n	8003ef4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ef2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e017      	b.n	8003f28 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003ef8:	897b      	ldrh	r3, [r7, #10]
 8003efa:	11db      	asrs	r3, r3, #7
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	f003 0306 	and.w	r3, r3, #6
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	f063 030e 	orn	r3, r3, #14
 8003f08:	b2da      	uxtb	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	4907      	ldr	r1, [pc, #28]	@ (8003f34 <I2C_MasterRequestRead+0x198>)
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f000 f970 	bl	80041fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d001      	beq.n	8003f26 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e000      	b.n	8003f28 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3718      	adds	r7, #24
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	00010008 	.word	0x00010008
 8003f34:	00010002 	.word	0x00010002

08003f38 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b088      	sub	sp, #32
 8003f3c:	af02      	add	r7, sp, #8
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	4608      	mov	r0, r1
 8003f42:	4611      	mov	r1, r2
 8003f44:	461a      	mov	r2, r3
 8003f46:	4603      	mov	r3, r0
 8003f48:	817b      	strh	r3, [r7, #10]
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	813b      	strh	r3, [r7, #8]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f60:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	6a3b      	ldr	r3, [r7, #32]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f000 f8c2 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d00d      	beq.n	8003fa6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f98:	d103      	bne.n	8003fa2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fa0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e0aa      	b.n	80040fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fa6:	897b      	ldrh	r3, [r7, #10]
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	461a      	mov	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003fb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb8:	6a3a      	ldr	r2, [r7, #32]
 8003fba:	4952      	ldr	r1, [pc, #328]	@ (8004104 <I2C_RequestMemoryRead+0x1cc>)
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	f000 f91d 	bl	80041fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e097      	b.n	80040fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fcc:	2300      	movs	r3, #0
 8003fce:	617b      	str	r3, [r7, #20]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	617b      	str	r3, [r7, #20]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	617b      	str	r3, [r7, #20]
 8003fe0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fe4:	6a39      	ldr	r1, [r7, #32]
 8003fe6:	68f8      	ldr	r0, [r7, #12]
 8003fe8:	f000 f9a8 	bl	800433c <I2C_WaitOnTXEFlagUntilTimeout>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00d      	beq.n	800400e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	d107      	bne.n	800400a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004008:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e076      	b.n	80040fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800400e:	88fb      	ldrh	r3, [r7, #6]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d105      	bne.n	8004020 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004014:	893b      	ldrh	r3, [r7, #8]
 8004016:	b2da      	uxtb	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	611a      	str	r2, [r3, #16]
 800401e:	e021      	b.n	8004064 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004020:	893b      	ldrh	r3, [r7, #8]
 8004022:	0a1b      	lsrs	r3, r3, #8
 8004024:	b29b      	uxth	r3, r3
 8004026:	b2da      	uxtb	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800402e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004030:	6a39      	ldr	r1, [r7, #32]
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 f982 	bl	800433c <I2C_WaitOnTXEFlagUntilTimeout>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00d      	beq.n	800405a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004042:	2b04      	cmp	r3, #4
 8004044:	d107      	bne.n	8004056 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004054:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e050      	b.n	80040fc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800405a:	893b      	ldrh	r3, [r7, #8]
 800405c:	b2da      	uxtb	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004066:	6a39      	ldr	r1, [r7, #32]
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f000 f967 	bl	800433c <I2C_WaitOnTXEFlagUntilTimeout>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00d      	beq.n	8004090 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004078:	2b04      	cmp	r3, #4
 800407a:	d107      	bne.n	800408c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800408a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e035      	b.n	80040fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800409e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	6a3b      	ldr	r3, [r7, #32]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040ac:	68f8      	ldr	r0, [r7, #12]
 80040ae:	f000 f82b 	bl	8004108 <I2C_WaitOnFlagUntilTimeout>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00d      	beq.n	80040d4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040c6:	d103      	bne.n	80040d0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e013      	b.n	80040fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80040d4:	897b      	ldrh	r3, [r7, #10]
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	f043 0301 	orr.w	r3, r3, #1
 80040dc:	b2da      	uxtb	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e6:	6a3a      	ldr	r2, [r7, #32]
 80040e8:	4906      	ldr	r1, [pc, #24]	@ (8004104 <I2C_RequestMemoryRead+0x1cc>)
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 f886 	bl	80041fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e000      	b.n	80040fc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3718      	adds	r7, #24
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	00010002 	.word	0x00010002

08004108 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	603b      	str	r3, [r7, #0]
 8004114:	4613      	mov	r3, r2
 8004116:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004118:	e048      	b.n	80041ac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004120:	d044      	beq.n	80041ac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004122:	f7fd ffa9 	bl	8002078 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	683a      	ldr	r2, [r7, #0]
 800412e:	429a      	cmp	r2, r3
 8004130:	d302      	bcc.n	8004138 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d139      	bne.n	80041ac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	0c1b      	lsrs	r3, r3, #16
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b01      	cmp	r3, #1
 8004140:	d10d      	bne.n	800415e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	695b      	ldr	r3, [r3, #20]
 8004148:	43da      	mvns	r2, r3
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	4013      	ands	r3, r2
 800414e:	b29b      	uxth	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	bf0c      	ite	eq
 8004154:	2301      	moveq	r3, #1
 8004156:	2300      	movne	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	461a      	mov	r2, r3
 800415c:	e00c      	b.n	8004178 <I2C_WaitOnFlagUntilTimeout+0x70>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	43da      	mvns	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	4013      	ands	r3, r2
 800416a:	b29b      	uxth	r3, r3
 800416c:	2b00      	cmp	r3, #0
 800416e:	bf0c      	ite	eq
 8004170:	2301      	moveq	r3, #1
 8004172:	2300      	movne	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	461a      	mov	r2, r3
 8004178:	79fb      	ldrb	r3, [r7, #7]
 800417a:	429a      	cmp	r2, r3
 800417c:	d116      	bne.n	80041ac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2220      	movs	r2, #32
 8004188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2200      	movs	r2, #0
 8004190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004198:	f043 0220 	orr.w	r2, r3, #32
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e023      	b.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	0c1b      	lsrs	r3, r3, #16
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d10d      	bne.n	80041d2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	43da      	mvns	r2, r3
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	4013      	ands	r3, r2
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	bf0c      	ite	eq
 80041c8:	2301      	moveq	r3, #1
 80041ca:	2300      	movne	r3, #0
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	461a      	mov	r2, r3
 80041d0:	e00c      	b.n	80041ec <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	43da      	mvns	r2, r3
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	4013      	ands	r3, r2
 80041de:	b29b      	uxth	r3, r3
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	bf0c      	ite	eq
 80041e4:	2301      	moveq	r3, #1
 80041e6:	2300      	movne	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	461a      	mov	r2, r3
 80041ec:	79fb      	ldrb	r3, [r7, #7]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d093      	beq.n	800411a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
 8004208:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800420a:	e071      	b.n	80042f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004216:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800421a:	d123      	bne.n	8004264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800422a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004234:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004250:	f043 0204 	orr.w	r2, r3, #4
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e067      	b.n	8004334 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800426a:	d041      	beq.n	80042f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800426c:	f7fd ff04 	bl	8002078 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	429a      	cmp	r2, r3
 800427a:	d302      	bcc.n	8004282 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d136      	bne.n	80042f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	0c1b      	lsrs	r3, r3, #16
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b01      	cmp	r3, #1
 800428a:	d10c      	bne.n	80042a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	695b      	ldr	r3, [r3, #20]
 8004292:	43da      	mvns	r2, r3
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	4013      	ands	r3, r2
 8004298:	b29b      	uxth	r3, r3
 800429a:	2b00      	cmp	r3, #0
 800429c:	bf14      	ite	ne
 800429e:	2301      	movne	r3, #1
 80042a0:	2300      	moveq	r3, #0
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	e00b      	b.n	80042be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	43da      	mvns	r2, r3
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	4013      	ands	r3, r2
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	bf14      	ite	ne
 80042b8:	2301      	movne	r3, #1
 80042ba:	2300      	moveq	r3, #0
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d016      	beq.n	80042f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2220      	movs	r2, #32
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042dc:	f043 0220 	orr.w	r2, r3, #32
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e021      	b.n	8004334 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	0c1b      	lsrs	r3, r3, #16
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d10c      	bne.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	43da      	mvns	r2, r3
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	4013      	ands	r3, r2
 8004306:	b29b      	uxth	r3, r3
 8004308:	2b00      	cmp	r3, #0
 800430a:	bf14      	ite	ne
 800430c:	2301      	movne	r3, #1
 800430e:	2300      	moveq	r3, #0
 8004310:	b2db      	uxtb	r3, r3
 8004312:	e00b      	b.n	800432c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	43da      	mvns	r2, r3
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	4013      	ands	r3, r2
 8004320:	b29b      	uxth	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	bf14      	ite	ne
 8004326:	2301      	movne	r3, #1
 8004328:	2300      	moveq	r3, #0
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b00      	cmp	r3, #0
 800432e:	f47f af6d 	bne.w	800420c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004348:	e034      	b.n	80043b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 f8e3 	bl	8004516 <I2C_IsAcknowledgeFailed>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e034      	b.n	80043c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004360:	d028      	beq.n	80043b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004362:	f7fd fe89 	bl	8002078 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	68ba      	ldr	r2, [r7, #8]
 800436e:	429a      	cmp	r2, r3
 8004370:	d302      	bcc.n	8004378 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d11d      	bne.n	80043b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004382:	2b80      	cmp	r3, #128	@ 0x80
 8004384:	d016      	beq.n	80043b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2220      	movs	r2, #32
 8004390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a0:	f043 0220 	orr.w	r2, r3, #32
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e007      	b.n	80043c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043be:	2b80      	cmp	r3, #128	@ 0x80
 80043c0:	d1c3      	bne.n	800434a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043d8:	e034      	b.n	8004444 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f000 f89b 	bl	8004516 <I2C_IsAcknowledgeFailed>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d001      	beq.n	80043ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e034      	b.n	8004454 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f0:	d028      	beq.n	8004444 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043f2:	f7fd fe41 	bl	8002078 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d302      	bcc.n	8004408 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d11d      	bne.n	8004444 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	f003 0304 	and.w	r3, r3, #4
 8004412:	2b04      	cmp	r3, #4
 8004414:	d016      	beq.n	8004444 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2220      	movs	r2, #32
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004430:	f043 0220 	orr.w	r2, r3, #32
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e007      	b.n	8004454 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	f003 0304 	and.w	r3, r3, #4
 800444e:	2b04      	cmp	r3, #4
 8004450:	d1c3      	bne.n	80043da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3710      	adds	r7, #16
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004468:	e049      	b.n	80044fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	695b      	ldr	r3, [r3, #20]
 8004470:	f003 0310 	and.w	r3, r3, #16
 8004474:	2b10      	cmp	r3, #16
 8004476:	d119      	bne.n	80044ac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f06f 0210 	mvn.w	r2, #16
 8004480:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2220      	movs	r2, #32
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e030      	b.n	800450e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ac:	f7fd fde4 	bl	8002078 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d302      	bcc.n	80044c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d11d      	bne.n	80044fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044cc:	2b40      	cmp	r3, #64	@ 0x40
 80044ce:	d016      	beq.n	80044fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2200      	movs	r2, #0
 80044d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2220      	movs	r2, #32
 80044da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	f043 0220 	orr.w	r2, r3, #32
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e007      	b.n	800450e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004508:	2b40      	cmp	r3, #64	@ 0x40
 800450a:	d1ae      	bne.n	800446a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800452c:	d11b      	bne.n	8004566 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004536:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2220      	movs	r2, #32
 8004542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004552:	f043 0204 	orr.w	r2, r3, #4
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e000      	b.n	8004568 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	bc80      	pop	{r7}
 8004570:	4770      	bx	lr
	...

08004574 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	460b      	mov	r3, r1
 800457e:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004580:	4b09      	ldr	r3, [pc, #36]	@ (80045a8 <HAL_PWR_EnterSLEEPMode+0x34>)
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	4a08      	ldr	r2, [pc, #32]	@ (80045a8 <HAL_PWR_EnterSLEEPMode+0x34>)
 8004586:	f023 0304 	bic.w	r3, r3, #4
 800458a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800458c:	78fb      	ldrb	r3, [r7, #3]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d101      	bne.n	8004596 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004592:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8004594:	e002      	b.n	800459c <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8004596:	bf40      	sev
    __WFE();
 8004598:	bf20      	wfe
    __WFE();
 800459a:	bf20      	wfe
}
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bc80      	pop	{r7}
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	e000ed00 	.word	0xe000ed00

080045ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e272      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 8087 	beq.w	80046da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80045cc:	4b92      	ldr	r3, [pc, #584]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f003 030c 	and.w	r3, r3, #12
 80045d4:	2b04      	cmp	r3, #4
 80045d6:	d00c      	beq.n	80045f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045d8:	4b8f      	ldr	r3, [pc, #572]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f003 030c 	and.w	r3, r3, #12
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d112      	bne.n	800460a <HAL_RCC_OscConfig+0x5e>
 80045e4:	4b8c      	ldr	r3, [pc, #560]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045f0:	d10b      	bne.n	800460a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f2:	4b89      	ldr	r3, [pc, #548]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d06c      	beq.n	80046d8 <HAL_RCC_OscConfig+0x12c>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d168      	bne.n	80046d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e24c      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004612:	d106      	bne.n	8004622 <HAL_RCC_OscConfig+0x76>
 8004614:	4b80      	ldr	r3, [pc, #512]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a7f      	ldr	r2, [pc, #508]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800461a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800461e:	6013      	str	r3, [r2, #0]
 8004620:	e02e      	b.n	8004680 <HAL_RCC_OscConfig+0xd4>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d10c      	bne.n	8004644 <HAL_RCC_OscConfig+0x98>
 800462a:	4b7b      	ldr	r3, [pc, #492]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a7a      	ldr	r2, [pc, #488]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004630:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004634:	6013      	str	r3, [r2, #0]
 8004636:	4b78      	ldr	r3, [pc, #480]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a77      	ldr	r2, [pc, #476]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800463c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004640:	6013      	str	r3, [r2, #0]
 8004642:	e01d      	b.n	8004680 <HAL_RCC_OscConfig+0xd4>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800464c:	d10c      	bne.n	8004668 <HAL_RCC_OscConfig+0xbc>
 800464e:	4b72      	ldr	r3, [pc, #456]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a71      	ldr	r2, [pc, #452]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004654:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004658:	6013      	str	r3, [r2, #0]
 800465a:	4b6f      	ldr	r3, [pc, #444]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a6e      	ldr	r2, [pc, #440]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004664:	6013      	str	r3, [r2, #0]
 8004666:	e00b      	b.n	8004680 <HAL_RCC_OscConfig+0xd4>
 8004668:	4b6b      	ldr	r3, [pc, #428]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a6a      	ldr	r2, [pc, #424]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800466e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004672:	6013      	str	r3, [r2, #0]
 8004674:	4b68      	ldr	r3, [pc, #416]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a67      	ldr	r2, [pc, #412]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800467a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800467e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d013      	beq.n	80046b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004688:	f7fd fcf6 	bl	8002078 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004690:	f7fd fcf2 	bl	8002078 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b64      	cmp	r3, #100	@ 0x64
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e200      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d0f0      	beq.n	8004690 <HAL_RCC_OscConfig+0xe4>
 80046ae:	e014      	b.n	80046da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f7fd fce2 	bl	8002078 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046b8:	f7fd fcde 	bl	8002078 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b64      	cmp	r3, #100	@ 0x64
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e1ec      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ca:	4b53      	ldr	r3, [pc, #332]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f0      	bne.n	80046b8 <HAL_RCC_OscConfig+0x10c>
 80046d6:	e000      	b.n	80046da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d063      	beq.n	80047ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046e6:	4b4c      	ldr	r3, [pc, #304]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f003 030c 	and.w	r3, r3, #12
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00b      	beq.n	800470a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046f2:	4b49      	ldr	r3, [pc, #292]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f003 030c 	and.w	r3, r3, #12
 80046fa:	2b08      	cmp	r3, #8
 80046fc:	d11c      	bne.n	8004738 <HAL_RCC_OscConfig+0x18c>
 80046fe:	4b46      	ldr	r3, [pc, #280]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d116      	bne.n	8004738 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800470a:	4b43      	ldr	r3, [pc, #268]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d005      	beq.n	8004722 <HAL_RCC_OscConfig+0x176>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d001      	beq.n	8004722 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e1c0      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004722:	4b3d      	ldr	r3, [pc, #244]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	00db      	lsls	r3, r3, #3
 8004730:	4939      	ldr	r1, [pc, #228]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004732:	4313      	orrs	r3, r2
 8004734:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004736:	e03a      	b.n	80047ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d020      	beq.n	8004782 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004740:	4b36      	ldr	r3, [pc, #216]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004742:	2201      	movs	r2, #1
 8004744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004746:	f7fd fc97 	bl	8002078 <HAL_GetTick>
 800474a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474c:	e008      	b.n	8004760 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800474e:	f7fd fc93 	bl	8002078 <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	2b02      	cmp	r3, #2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e1a1      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004760:	4b2d      	ldr	r3, [pc, #180]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d0f0      	beq.n	800474e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800476c:	4b2a      	ldr	r3, [pc, #168]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	4927      	ldr	r1, [pc, #156]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 800477c:	4313      	orrs	r3, r2
 800477e:	600b      	str	r3, [r1, #0]
 8004780:	e015      	b.n	80047ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004782:	4b26      	ldr	r3, [pc, #152]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004788:	f7fd fc76 	bl	8002078 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004790:	f7fd fc72 	bl	8002078 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e180      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f0      	bne.n	8004790 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0308 	and.w	r3, r3, #8
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d03a      	beq.n	8004830 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d019      	beq.n	80047f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047c2:	4b17      	ldr	r3, [pc, #92]	@ (8004820 <HAL_RCC_OscConfig+0x274>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047c8:	f7fd fc56 	bl	8002078 <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047d0:	f7fd fc52 	bl	8002078 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e160      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004818 <HAL_RCC_OscConfig+0x26c>)
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d0f0      	beq.n	80047d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80047ee:	2001      	movs	r0, #1
 80047f0:	f000 face 	bl	8004d90 <RCC_Delay>
 80047f4:	e01c      	b.n	8004830 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004820 <HAL_RCC_OscConfig+0x274>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047fc:	f7fd fc3c 	bl	8002078 <HAL_GetTick>
 8004800:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004802:	e00f      	b.n	8004824 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004804:	f7fd fc38 	bl	8002078 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	2b02      	cmp	r3, #2
 8004810:	d908      	bls.n	8004824 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e146      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
 8004816:	bf00      	nop
 8004818:	40021000 	.word	0x40021000
 800481c:	42420000 	.word	0x42420000
 8004820:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004824:	4b92      	ldr	r3, [pc, #584]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1e9      	bne.n	8004804 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 80a6 	beq.w	800498a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800483e:	2300      	movs	r3, #0
 8004840:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004842:	4b8b      	ldr	r3, [pc, #556]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10d      	bne.n	800486a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800484e:	4b88      	ldr	r3, [pc, #544]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	4a87      	ldr	r2, [pc, #540]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004858:	61d3      	str	r3, [r2, #28]
 800485a:	4b85      	ldr	r3, [pc, #532]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004862:	60bb      	str	r3, [r7, #8]
 8004864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004866:	2301      	movs	r3, #1
 8004868:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800486a:	4b82      	ldr	r3, [pc, #520]	@ (8004a74 <HAL_RCC_OscConfig+0x4c8>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004872:	2b00      	cmp	r3, #0
 8004874:	d118      	bne.n	80048a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004876:	4b7f      	ldr	r3, [pc, #508]	@ (8004a74 <HAL_RCC_OscConfig+0x4c8>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a7e      	ldr	r2, [pc, #504]	@ (8004a74 <HAL_RCC_OscConfig+0x4c8>)
 800487c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004880:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004882:	f7fd fbf9 	bl	8002078 <HAL_GetTick>
 8004886:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004888:	e008      	b.n	800489c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800488a:	f7fd fbf5 	bl	8002078 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	2b64      	cmp	r3, #100	@ 0x64
 8004896:	d901      	bls.n	800489c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e103      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800489c:	4b75      	ldr	r3, [pc, #468]	@ (8004a74 <HAL_RCC_OscConfig+0x4c8>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d0f0      	beq.n	800488a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d106      	bne.n	80048be <HAL_RCC_OscConfig+0x312>
 80048b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048b6:	f043 0301 	orr.w	r3, r3, #1
 80048ba:	6213      	str	r3, [r2, #32]
 80048bc:	e02d      	b.n	800491a <HAL_RCC_OscConfig+0x36e>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10c      	bne.n	80048e0 <HAL_RCC_OscConfig+0x334>
 80048c6:	4b6a      	ldr	r3, [pc, #424]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	4a69      	ldr	r2, [pc, #420]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048cc:	f023 0301 	bic.w	r3, r3, #1
 80048d0:	6213      	str	r3, [r2, #32]
 80048d2:	4b67      	ldr	r3, [pc, #412]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	4a66      	ldr	r2, [pc, #408]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048d8:	f023 0304 	bic.w	r3, r3, #4
 80048dc:	6213      	str	r3, [r2, #32]
 80048de:	e01c      	b.n	800491a <HAL_RCC_OscConfig+0x36e>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	2b05      	cmp	r3, #5
 80048e6:	d10c      	bne.n	8004902 <HAL_RCC_OscConfig+0x356>
 80048e8:	4b61      	ldr	r3, [pc, #388]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	4a60      	ldr	r2, [pc, #384]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048ee:	f043 0304 	orr.w	r3, r3, #4
 80048f2:	6213      	str	r3, [r2, #32]
 80048f4:	4b5e      	ldr	r3, [pc, #376]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	4a5d      	ldr	r2, [pc, #372]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80048fa:	f043 0301 	orr.w	r3, r3, #1
 80048fe:	6213      	str	r3, [r2, #32]
 8004900:	e00b      	b.n	800491a <HAL_RCC_OscConfig+0x36e>
 8004902:	4b5b      	ldr	r3, [pc, #364]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	4a5a      	ldr	r2, [pc, #360]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004908:	f023 0301 	bic.w	r3, r3, #1
 800490c:	6213      	str	r3, [r2, #32]
 800490e:	4b58      	ldr	r3, [pc, #352]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	4a57      	ldr	r2, [pc, #348]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004914:	f023 0304 	bic.w	r3, r3, #4
 8004918:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d015      	beq.n	800494e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004922:	f7fd fba9 	bl	8002078 <HAL_GetTick>
 8004926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004928:	e00a      	b.n	8004940 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800492a:	f7fd fba5 	bl	8002078 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004938:	4293      	cmp	r3, r2
 800493a:	d901      	bls.n	8004940 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e0b1      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004940:	4b4b      	ldr	r3, [pc, #300]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d0ee      	beq.n	800492a <HAL_RCC_OscConfig+0x37e>
 800494c:	e014      	b.n	8004978 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800494e:	f7fd fb93 	bl	8002078 <HAL_GetTick>
 8004952:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004954:	e00a      	b.n	800496c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004956:	f7fd fb8f 	bl	8002078 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004964:	4293      	cmp	r3, r2
 8004966:	d901      	bls.n	800496c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	e09b      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800496c:	4b40      	ldr	r3, [pc, #256]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 800496e:	6a1b      	ldr	r3, [r3, #32]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1ee      	bne.n	8004956 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004978:	7dfb      	ldrb	r3, [r7, #23]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d105      	bne.n	800498a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800497e:	4b3c      	ldr	r3, [pc, #240]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	4a3b      	ldr	r2, [pc, #236]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004984:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004988:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	69db      	ldr	r3, [r3, #28]
 800498e:	2b00      	cmp	r3, #0
 8004990:	f000 8087 	beq.w	8004aa2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004994:	4b36      	ldr	r3, [pc, #216]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f003 030c 	and.w	r3, r3, #12
 800499c:	2b08      	cmp	r3, #8
 800499e:	d061      	beq.n	8004a64 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d146      	bne.n	8004a36 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049a8:	4b33      	ldr	r3, [pc, #204]	@ (8004a78 <HAL_RCC_OscConfig+0x4cc>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ae:	f7fd fb63 	bl	8002078 <HAL_GetTick>
 80049b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049b4:	e008      	b.n	80049c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049b6:	f7fd fb5f 	bl	8002078 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d901      	bls.n	80049c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e06d      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049c8:	4b29      	ldr	r3, [pc, #164]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1f0      	bne.n	80049b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049dc:	d108      	bne.n	80049f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049de:	4b24      	ldr	r3, [pc, #144]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	4921      	ldr	r1, [pc, #132]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a19      	ldr	r1, [r3, #32]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a00:	430b      	orrs	r3, r1
 8004a02:	491b      	ldr	r1, [pc, #108]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a08:	4b1b      	ldr	r3, [pc, #108]	@ (8004a78 <HAL_RCC_OscConfig+0x4cc>)
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a0e:	f7fd fb33 	bl	8002078 <HAL_GetTick>
 8004a12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a14:	e008      	b.n	8004a28 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a16:	f7fd fb2f 	bl	8002078 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d901      	bls.n	8004a28 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e03d      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a28:	4b11      	ldr	r3, [pc, #68]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d0f0      	beq.n	8004a16 <HAL_RCC_OscConfig+0x46a>
 8004a34:	e035      	b.n	8004aa2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a36:	4b10      	ldr	r3, [pc, #64]	@ (8004a78 <HAL_RCC_OscConfig+0x4cc>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a3c:	f7fd fb1c 	bl	8002078 <HAL_GetTick>
 8004a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a42:	e008      	b.n	8004a56 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a44:	f7fd fb18 	bl	8002078 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d901      	bls.n	8004a56 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e026      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a56:	4b06      	ldr	r3, [pc, #24]	@ (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1f0      	bne.n	8004a44 <HAL_RCC_OscConfig+0x498>
 8004a62:	e01e      	b.n	8004aa2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	69db      	ldr	r3, [r3, #28]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d107      	bne.n	8004a7c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e019      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
 8004a70:	40021000 	.word	0x40021000
 8004a74:	40007000 	.word	0x40007000
 8004a78:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004aac <HAL_RCC_OscConfig+0x500>)
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d106      	bne.n	8004a9e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d001      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e000      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004aa2:	2300      	movs	r3, #0
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	40021000 	.word	0x40021000

08004ab0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d101      	bne.n	8004ac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e0d0      	b.n	8004c66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ac4:	4b6a      	ldr	r3, [pc, #424]	@ (8004c70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0307 	and.w	r3, r3, #7
 8004acc:	683a      	ldr	r2, [r7, #0]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d910      	bls.n	8004af4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ad2:	4b67      	ldr	r3, [pc, #412]	@ (8004c70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f023 0207 	bic.w	r2, r3, #7
 8004ada:	4965      	ldr	r1, [pc, #404]	@ (8004c70 <HAL_RCC_ClockConfig+0x1c0>)
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ae2:	4b63      	ldr	r3, [pc, #396]	@ (8004c70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d001      	beq.n	8004af4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e0b8      	b.n	8004c66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d020      	beq.n	8004b42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0304 	and.w	r3, r3, #4
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d005      	beq.n	8004b18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b0c:	4b59      	ldr	r3, [pc, #356]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	4a58      	ldr	r2, [pc, #352]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0308 	and.w	r3, r3, #8
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d005      	beq.n	8004b30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b24:	4b53      	ldr	r3, [pc, #332]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	4a52      	ldr	r2, [pc, #328]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b2a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004b2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b30:	4b50      	ldr	r3, [pc, #320]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	494d      	ldr	r1, [pc, #308]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d040      	beq.n	8004bd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d107      	bne.n	8004b66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b56:	4b47      	ldr	r3, [pc, #284]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d115      	bne.n	8004b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e07f      	b.n	8004c66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d107      	bne.n	8004b7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b6e:	4b41      	ldr	r3, [pc, #260]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d109      	bne.n	8004b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e073      	b.n	8004c66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b7e:	4b3d      	ldr	r3, [pc, #244]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e06b      	b.n	8004c66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b8e:	4b39      	ldr	r3, [pc, #228]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f023 0203 	bic.w	r2, r3, #3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	4936      	ldr	r1, [pc, #216]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ba0:	f7fd fa6a 	bl	8002078 <HAL_GetTick>
 8004ba4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ba6:	e00a      	b.n	8004bbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ba8:	f7fd fa66 	bl	8002078 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e053      	b.n	8004c66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bbe:	4b2d      	ldr	r3, [pc, #180]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f003 020c 	and.w	r2, r3, #12
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d1eb      	bne.n	8004ba8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bd0:	4b27      	ldr	r3, [pc, #156]	@ (8004c70 <HAL_RCC_ClockConfig+0x1c0>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0307 	and.w	r3, r3, #7
 8004bd8:	683a      	ldr	r2, [r7, #0]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d210      	bcs.n	8004c00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bde:	4b24      	ldr	r3, [pc, #144]	@ (8004c70 <HAL_RCC_ClockConfig+0x1c0>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f023 0207 	bic.w	r2, r3, #7
 8004be6:	4922      	ldr	r1, [pc, #136]	@ (8004c70 <HAL_RCC_ClockConfig+0x1c0>)
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bee:	4b20      	ldr	r3, [pc, #128]	@ (8004c70 <HAL_RCC_ClockConfig+0x1c0>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0307 	and.w	r3, r3, #7
 8004bf6:	683a      	ldr	r2, [r7, #0]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d001      	beq.n	8004c00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e032      	b.n	8004c66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0304 	and.w	r3, r3, #4
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d008      	beq.n	8004c1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c0c:	4b19      	ldr	r3, [pc, #100]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	4916      	ldr	r1, [pc, #88]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0308 	and.w	r3, r3, #8
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d009      	beq.n	8004c3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c2a:	4b12      	ldr	r3, [pc, #72]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	00db      	lsls	r3, r3, #3
 8004c38:	490e      	ldr	r1, [pc, #56]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c3e:	f000 f821 	bl	8004c84 <HAL_RCC_GetSysClockFreq>
 8004c42:	4602      	mov	r2, r0
 8004c44:	4b0b      	ldr	r3, [pc, #44]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c4>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	091b      	lsrs	r3, r3, #4
 8004c4a:	f003 030f 	and.w	r3, r3, #15
 8004c4e:	490a      	ldr	r1, [pc, #40]	@ (8004c78 <HAL_RCC_ClockConfig+0x1c8>)
 8004c50:	5ccb      	ldrb	r3, [r1, r3]
 8004c52:	fa22 f303 	lsr.w	r3, r2, r3
 8004c56:	4a09      	ldr	r2, [pc, #36]	@ (8004c7c <HAL_RCC_ClockConfig+0x1cc>)
 8004c58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c5a:	4b09      	ldr	r3, [pc, #36]	@ (8004c80 <HAL_RCC_ClockConfig+0x1d0>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7fd f9c8 	bl	8001ff4 <HAL_InitTick>

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	40022000 	.word	0x40022000
 8004c74:	40021000 	.word	0x40021000
 8004c78:	0800a03c 	.word	0x0800a03c
 8004c7c:	20000000 	.word	0x20000000
 8004c80:	20000004 	.word	0x20000004

08004c84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	2300      	movs	r3, #0
 8004c90:	60bb      	str	r3, [r7, #8]
 8004c92:	2300      	movs	r3, #0
 8004c94:	617b      	str	r3, [r7, #20]
 8004c96:	2300      	movs	r3, #0
 8004c98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f003 030c 	and.w	r3, r3, #12
 8004caa:	2b04      	cmp	r3, #4
 8004cac:	d002      	beq.n	8004cb4 <HAL_RCC_GetSysClockFreq+0x30>
 8004cae:	2b08      	cmp	r3, #8
 8004cb0:	d003      	beq.n	8004cba <HAL_RCC_GetSysClockFreq+0x36>
 8004cb2:	e027      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004cb4:	4b19      	ldr	r3, [pc, #100]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x98>)
 8004cb6:	613b      	str	r3, [r7, #16]
      break;
 8004cb8:	e027      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	0c9b      	lsrs	r3, r3, #18
 8004cbe:	f003 030f 	and.w	r3, r3, #15
 8004cc2:	4a17      	ldr	r2, [pc, #92]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004cc4:	5cd3      	ldrb	r3, [r2, r3]
 8004cc6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d010      	beq.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004cd2:	4b11      	ldr	r3, [pc, #68]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x94>)
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	0c5b      	lsrs	r3, r3, #17
 8004cd8:	f003 0301 	and.w	r3, r3, #1
 8004cdc:	4a11      	ldr	r2, [pc, #68]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004cde:	5cd3      	ldrb	r3, [r2, r3]
 8004ce0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x98>)
 8004ce6:	fb03 f202 	mul.w	r2, r3, r2
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf0:	617b      	str	r3, [r7, #20]
 8004cf2:	e004      	b.n	8004cfe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a0c      	ldr	r2, [pc, #48]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004cf8:	fb02 f303 	mul.w	r3, r2, r3
 8004cfc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	613b      	str	r3, [r7, #16]
      break;
 8004d02:	e002      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d04:	4b05      	ldr	r3, [pc, #20]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x98>)
 8004d06:	613b      	str	r3, [r7, #16]
      break;
 8004d08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d0a:	693b      	ldr	r3, [r7, #16]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	371c      	adds	r7, #28
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bc80      	pop	{r7}
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	007a1200 	.word	0x007a1200
 8004d20:	0800a054 	.word	0x0800a054
 8004d24:	0800a064 	.word	0x0800a064
 8004d28:	003d0900 	.word	0x003d0900

08004d2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d30:	4b02      	ldr	r3, [pc, #8]	@ (8004d3c <HAL_RCC_GetHCLKFreq+0x10>)
 8004d32:	681b      	ldr	r3, [r3, #0]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bc80      	pop	{r7}
 8004d3a:	4770      	bx	lr
 8004d3c:	20000000 	.word	0x20000000

08004d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d44:	f7ff fff2 	bl	8004d2c <HAL_RCC_GetHCLKFreq>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	4b05      	ldr	r3, [pc, #20]	@ (8004d60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	0a1b      	lsrs	r3, r3, #8
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	4903      	ldr	r1, [pc, #12]	@ (8004d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d56:	5ccb      	ldrb	r3, [r1, r3]
 8004d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	40021000 	.word	0x40021000
 8004d64:	0800a04c 	.word	0x0800a04c

08004d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d6c:	f7ff ffde 	bl	8004d2c <HAL_RCC_GetHCLKFreq>
 8004d70:	4602      	mov	r2, r0
 8004d72:	4b05      	ldr	r3, [pc, #20]	@ (8004d88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	0adb      	lsrs	r3, r3, #11
 8004d78:	f003 0307 	and.w	r3, r3, #7
 8004d7c:	4903      	ldr	r1, [pc, #12]	@ (8004d8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d7e:	5ccb      	ldrb	r3, [r1, r3]
 8004d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	40021000 	.word	0x40021000
 8004d8c:	0800a04c 	.word	0x0800a04c

08004d90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d98:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc4 <RCC_Delay+0x34>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8004dc8 <RCC_Delay+0x38>)
 8004d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004da2:	0a5b      	lsrs	r3, r3, #9
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	fb02 f303 	mul.w	r3, r2, r3
 8004daa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004dac:	bf00      	nop
  }
  while (Delay --);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	1e5a      	subs	r2, r3, #1
 8004db2:	60fa      	str	r2, [r7, #12]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1f9      	bne.n	8004dac <RCC_Delay+0x1c>
}
 8004db8:	bf00      	nop
 8004dba:	bf00      	nop
 8004dbc:	3714      	adds	r7, #20
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bc80      	pop	{r7}
 8004dc2:	4770      	bx	lr
 8004dc4:	20000000 	.word	0x20000000
 8004dc8:	10624dd3 	.word	0x10624dd3

08004dcc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	613b      	str	r3, [r7, #16]
 8004dd8:	2300      	movs	r3, #0
 8004dda:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0301 	and.w	r3, r3, #1
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d07d      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004de8:	2300      	movs	r3, #0
 8004dea:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dec:	4b4f      	ldr	r3, [pc, #316]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dee:	69db      	ldr	r3, [r3, #28]
 8004df0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10d      	bne.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004df8:	4b4c      	ldr	r3, [pc, #304]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dfa:	69db      	ldr	r3, [r3, #28]
 8004dfc:	4a4b      	ldr	r2, [pc, #300]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e02:	61d3      	str	r3, [r2, #28]
 8004e04:	4b49      	ldr	r3, [pc, #292]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e06:	69db      	ldr	r3, [r3, #28]
 8004e08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e0c:	60bb      	str	r3, [r7, #8]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e10:	2301      	movs	r3, #1
 8004e12:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e14:	4b46      	ldr	r3, [pc, #280]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d118      	bne.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e20:	4b43      	ldr	r3, [pc, #268]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a42      	ldr	r2, [pc, #264]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e2a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e2c:	f7fd f924 	bl	8002078 <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e32:	e008      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e34:	f7fd f920 	bl	8002078 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b64      	cmp	r3, #100	@ 0x64
 8004e40:	d901      	bls.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e06d      	b.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e46:	4b3a      	ldr	r3, [pc, #232]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d0f0      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e52:	4b36      	ldr	r3, [pc, #216]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e54:	6a1b      	ldr	r3, [r3, #32]
 8004e56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e5a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d02e      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d027      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e70:	4b2e      	ldr	r3, [pc, #184]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e78:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e80:	4b2c      	ldr	r3, [pc, #176]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004e86:	4a29      	ldr	r2, [pc, #164]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d014      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e96:	f7fd f8ef 	bl	8002078 <HAL_GetTick>
 8004e9a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e9c:	e00a      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e9e:	f7fd f8eb 	bl	8002078 <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e036      	b.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d0ee      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ec2:	6a1b      	ldr	r3, [r3, #32]
 8004ec4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	4917      	ldr	r1, [pc, #92]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ed2:	7dfb      	ldrb	r3, [r7, #23]
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d105      	bne.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ed8:	4b14      	ldr	r3, [pc, #80]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eda:	69db      	ldr	r3, [r3, #28]
 8004edc:	4a13      	ldr	r2, [pc, #76]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ede:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ee2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d008      	beq.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	490b      	ldr	r1, [pc, #44]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0310 	and.w	r3, r3, #16
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d008      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f0e:	4b07      	ldr	r3, [pc, #28]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	4904      	ldr	r1, [pc, #16]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3718      	adds	r7, #24
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	40007000 	.word	0x40007000
 8004f34:	42420440 	.word	0x42420440

08004f38 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b088      	sub	sp, #32
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	617b      	str	r3, [r7, #20]
 8004f44:	2300      	movs	r3, #0
 8004f46:	61fb      	str	r3, [r7, #28]
 8004f48:	2300      	movs	r3, #0
 8004f4a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	60fb      	str	r3, [r7, #12]
 8004f50:	2300      	movs	r3, #0
 8004f52:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b10      	cmp	r3, #16
 8004f58:	d00a      	beq.n	8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b10      	cmp	r3, #16
 8004f5e:	f200 808a 	bhi.w	8005076 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d045      	beq.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d075      	beq.n	800505a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004f6e:	e082      	b.n	8005076 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004f70:	4b46      	ldr	r3, [pc, #280]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004f76:	4b45      	ldr	r3, [pc, #276]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d07b      	beq.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	0c9b      	lsrs	r3, r3, #18
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	4a41      	ldr	r2, [pc, #260]	@ (8005090 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004f8c:	5cd3      	ldrb	r3, [r2, r3]
 8004f8e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d015      	beq.n	8004fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f9a:	4b3c      	ldr	r3, [pc, #240]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	0c5b      	lsrs	r3, r3, #17
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	4a3b      	ldr	r2, [pc, #236]	@ (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004fa6:	5cd3      	ldrb	r3, [r2, r3]
 8004fa8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00d      	beq.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004fb4:	4a38      	ldr	r2, [pc, #224]	@ (8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	fb02 f303 	mul.w	r3, r2, r3
 8004fc2:	61fb      	str	r3, [r7, #28]
 8004fc4:	e004      	b.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	4a34      	ldr	r2, [pc, #208]	@ (800509c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004fca:	fb02 f303 	mul.w	r3, r2, r3
 8004fce:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004fd0:	4b2e      	ldr	r3, [pc, #184]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fd8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fdc:	d102      	bne.n	8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	61bb      	str	r3, [r7, #24]
      break;
 8004fe2:	e04a      	b.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	4a2d      	ldr	r2, [pc, #180]	@ (80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004fea:	fba2 2303 	umull	r2, r3, r2, r3
 8004fee:	085b      	lsrs	r3, r3, #1
 8004ff0:	61bb      	str	r3, [r7, #24]
      break;
 8004ff2:	e042      	b.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004ff4:	4b25      	ldr	r3, [pc, #148]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005000:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005004:	d108      	bne.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d003      	beq.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005010:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005014:	61bb      	str	r3, [r7, #24]
 8005016:	e01f      	b.n	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800501e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005022:	d109      	bne.n	8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005024:	4b19      	ldr	r3, [pc, #100]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005028:	f003 0302 	and.w	r3, r3, #2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d003      	beq.n	8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005030:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005034:	61bb      	str	r3, [r7, #24]
 8005036:	e00f      	b.n	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800503e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005042:	d11c      	bne.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005044:	4b11      	ldr	r3, [pc, #68]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d016      	beq.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005050:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005054:	61bb      	str	r3, [r7, #24]
      break;
 8005056:	e012      	b.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005058:	e011      	b.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800505a:	f7ff fe85 	bl	8004d68 <HAL_RCC_GetPCLK2Freq>
 800505e:	4602      	mov	r2, r0
 8005060:	4b0a      	ldr	r3, [pc, #40]	@ (800508c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	0b9b      	lsrs	r3, r3, #14
 8005066:	f003 0303 	and.w	r3, r3, #3
 800506a:	3301      	adds	r3, #1
 800506c:	005b      	lsls	r3, r3, #1
 800506e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005072:	61bb      	str	r3, [r7, #24]
      break;
 8005074:	e004      	b.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005076:	bf00      	nop
 8005078:	e002      	b.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800507a:	bf00      	nop
 800507c:	e000      	b.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800507e:	bf00      	nop
    }
  }
  return (frequency);
 8005080:	69bb      	ldr	r3, [r7, #24]
}
 8005082:	4618      	mov	r0, r3
 8005084:	3720      	adds	r7, #32
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	40021000 	.word	0x40021000
 8005090:	0800a068 	.word	0x0800a068
 8005094:	0800a078 	.word	0x0800a078
 8005098:	007a1200 	.word	0x007a1200
 800509c:	003d0900 	.word	0x003d0900
 80050a0:	aaaaaaab 	.word	0xaaaaaaab

080050a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e042      	b.n	800513c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d106      	bne.n	80050d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f7fc fe32 	bl	8001d34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2224      	movs	r2, #36	@ 0x24
 80050d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 fa09 	bl	8005500 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	691a      	ldr	r2, [r3, #16]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	695a      	ldr	r2, [r3, #20]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800510c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68da      	ldr	r2, [r3, #12]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800511c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2220      	movs	r2, #32
 8005128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b08a      	sub	sp, #40	@ 0x28
 8005148:	af02      	add	r7, sp, #8
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	603b      	str	r3, [r7, #0]
 8005150:	4613      	mov	r3, r2
 8005152:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005154:	2300      	movs	r3, #0
 8005156:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800515e:	b2db      	uxtb	r3, r3
 8005160:	2b20      	cmp	r3, #32
 8005162:	d175      	bne.n	8005250 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d002      	beq.n	8005170 <HAL_UART_Transmit+0x2c>
 800516a:	88fb      	ldrh	r3, [r7, #6]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e06e      	b.n	8005252 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2200      	movs	r2, #0
 8005178:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2221      	movs	r2, #33	@ 0x21
 800517e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005182:	f7fc ff79 	bl	8002078 <HAL_GetTick>
 8005186:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	88fa      	ldrh	r2, [r7, #6]
 800518c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	88fa      	ldrh	r2, [r7, #6]
 8005192:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800519c:	d108      	bne.n	80051b0 <HAL_UART_Transmit+0x6c>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d104      	bne.n	80051b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051a6:	2300      	movs	r3, #0
 80051a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	61bb      	str	r3, [r7, #24]
 80051ae:	e003      	b.n	80051b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051b4:	2300      	movs	r3, #0
 80051b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051b8:	e02e      	b.n	8005218 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	2200      	movs	r2, #0
 80051c2:	2180      	movs	r1, #128	@ 0x80
 80051c4:	68f8      	ldr	r0, [r7, #12]
 80051c6:	f000 f8df 	bl	8005388 <UART_WaitOnFlagUntilTimeout>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d005      	beq.n	80051dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e03a      	b.n	8005252 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10b      	bne.n	80051fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	881b      	ldrh	r3, [r3, #0]
 80051e6:	461a      	mov	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	3302      	adds	r3, #2
 80051f6:	61bb      	str	r3, [r7, #24]
 80051f8:	e007      	b.n	800520a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	781a      	ldrb	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	3301      	adds	r3, #1
 8005208:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800520e:	b29b      	uxth	r3, r3
 8005210:	3b01      	subs	r3, #1
 8005212:	b29a      	uxth	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800521c:	b29b      	uxth	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1cb      	bne.n	80051ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	9300      	str	r3, [sp, #0]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	2200      	movs	r2, #0
 800522a:	2140      	movs	r1, #64	@ 0x40
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f000 f8ab 	bl	8005388 <UART_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d005      	beq.n	8005244 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e006      	b.n	8005252 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2220      	movs	r2, #32
 8005248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800524c:	2300      	movs	r3, #0
 800524e:	e000      	b.n	8005252 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005250:	2302      	movs	r3, #2
  }
}
 8005252:	4618      	mov	r0, r3
 8005254:	3720      	adds	r7, #32
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800525a:	b580      	push	{r7, lr}
 800525c:	b08a      	sub	sp, #40	@ 0x28
 800525e:	af02      	add	r7, sp, #8
 8005260:	60f8      	str	r0, [r7, #12]
 8005262:	60b9      	str	r1, [r7, #8]
 8005264:	603b      	str	r3, [r7, #0]
 8005266:	4613      	mov	r3, r2
 8005268:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800526a:	2300      	movs	r3, #0
 800526c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005274:	b2db      	uxtb	r3, r3
 8005276:	2b20      	cmp	r3, #32
 8005278:	f040 8081 	bne.w	800537e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d002      	beq.n	8005288 <HAL_UART_Receive+0x2e>
 8005282:	88fb      	ldrh	r3, [r7, #6]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d101      	bne.n	800528c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e079      	b.n	8005380 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2222      	movs	r2, #34	@ 0x22
 8005296:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052a0:	f7fc feea 	bl	8002078 <HAL_GetTick>
 80052a4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	88fa      	ldrh	r2, [r7, #6]
 80052aa:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	88fa      	ldrh	r2, [r7, #6]
 80052b0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052ba:	d108      	bne.n	80052ce <HAL_UART_Receive+0x74>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d104      	bne.n	80052ce <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80052c4:	2300      	movs	r3, #0
 80052c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	61bb      	str	r3, [r7, #24]
 80052cc:	e003      	b.n	80052d6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052d2:	2300      	movs	r3, #0
 80052d4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80052d6:	e047      	b.n	8005368 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	2200      	movs	r2, #0
 80052e0:	2120      	movs	r1, #32
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f000 f850 	bl	8005388 <UART_WaitOnFlagUntilTimeout>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d005      	beq.n	80052fa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e042      	b.n	8005380 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d10c      	bne.n	800531a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	b29b      	uxth	r3, r3
 8005308:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800530c:	b29a      	uxth	r2, r3
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	3302      	adds	r3, #2
 8005316:	61bb      	str	r3, [r7, #24]
 8005318:	e01f      	b.n	800535a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005322:	d007      	beq.n	8005334 <HAL_UART_Receive+0xda>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10a      	bne.n	8005342 <HAL_UART_Receive+0xe8>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d106      	bne.n	8005342 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	b2da      	uxtb	r2, r3
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	701a      	strb	r2, [r3, #0]
 8005340:	e008      	b.n	8005354 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	b2db      	uxtb	r3, r3
 800534a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800534e:	b2da      	uxtb	r2, r3
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	3301      	adds	r3, #1
 8005358:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800535e:	b29b      	uxth	r3, r3
 8005360:	3b01      	subs	r3, #1
 8005362:	b29a      	uxth	r2, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800536c:	b29b      	uxth	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1b2      	bne.n	80052d8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	e000      	b.n	8005380 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800537e:	2302      	movs	r3, #2
  }
}
 8005380:	4618      	mov	r0, r3
 8005382:	3720      	adds	r7, #32
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b086      	sub	sp, #24
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	4613      	mov	r3, r2
 8005396:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005398:	e03b      	b.n	8005412 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800539a:	6a3b      	ldr	r3, [r7, #32]
 800539c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a0:	d037      	beq.n	8005412 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a2:	f7fc fe69 	bl	8002078 <HAL_GetTick>
 80053a6:	4602      	mov	r2, r0
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	6a3a      	ldr	r2, [r7, #32]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d302      	bcc.n	80053b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d101      	bne.n	80053bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e03a      	b.n	8005432 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	f003 0304 	and.w	r3, r3, #4
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d023      	beq.n	8005412 <UART_WaitOnFlagUntilTimeout+0x8a>
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	2b80      	cmp	r3, #128	@ 0x80
 80053ce:	d020      	beq.n	8005412 <UART_WaitOnFlagUntilTimeout+0x8a>
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2b40      	cmp	r3, #64	@ 0x40
 80053d4:	d01d      	beq.n	8005412 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0308 	and.w	r3, r3, #8
 80053e0:	2b08      	cmp	r3, #8
 80053e2:	d116      	bne.n	8005412 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80053e4:	2300      	movs	r3, #0
 80053e6:	617b      	str	r3, [r7, #20]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	617b      	str	r3, [r7, #20]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	617b      	str	r3, [r7, #20]
 80053f8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f000 f81d 	bl	800543a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2208      	movs	r2, #8
 8005404:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e00f      	b.n	8005432 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	4013      	ands	r3, r2
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	429a      	cmp	r2, r3
 8005420:	bf0c      	ite	eq
 8005422:	2301      	moveq	r3, #1
 8005424:	2300      	movne	r3, #0
 8005426:	b2db      	uxtb	r3, r3
 8005428:	461a      	mov	r2, r3
 800542a:	79fb      	ldrb	r3, [r7, #7]
 800542c:	429a      	cmp	r2, r3
 800542e:	d0b4      	beq.n	800539a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3718      	adds	r7, #24
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800543a:	b480      	push	{r7}
 800543c:	b095      	sub	sp, #84	@ 0x54
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	330c      	adds	r3, #12
 8005448:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800544c:	e853 3f00 	ldrex	r3, [r3]
 8005450:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005454:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005458:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	330c      	adds	r3, #12
 8005460:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005462:	643a      	str	r2, [r7, #64]	@ 0x40
 8005464:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005466:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005468:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800546a:	e841 2300 	strex	r3, r2, [r1]
 800546e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1e5      	bne.n	8005442 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3314      	adds	r3, #20
 800547c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547e:	6a3b      	ldr	r3, [r7, #32]
 8005480:	e853 3f00 	ldrex	r3, [r3]
 8005484:	61fb      	str	r3, [r7, #28]
   return(result);
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	f023 0301 	bic.w	r3, r3, #1
 800548c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	3314      	adds	r3, #20
 8005494:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005496:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005498:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800549c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800549e:	e841 2300 	strex	r3, r2, [r1]
 80054a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1e5      	bne.n	8005476 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d119      	bne.n	80054e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	330c      	adds	r3, #12
 80054b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	e853 3f00 	ldrex	r3, [r3]
 80054c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	f023 0310 	bic.w	r3, r3, #16
 80054c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	330c      	adds	r3, #12
 80054d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054d2:	61ba      	str	r2, [r7, #24]
 80054d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d6:	6979      	ldr	r1, [r7, #20]
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	e841 2300 	strex	r3, r2, [r1]
 80054de:	613b      	str	r3, [r7, #16]
   return(result);
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1e5      	bne.n	80054b2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2220      	movs	r2, #32
 80054ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80054f4:	bf00      	nop
 80054f6:	3754      	adds	r7, #84	@ 0x54
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bc80      	pop	{r7}
 80054fc:	4770      	bx	lr
	...

08005500 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b084      	sub	sp, #16
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	430a      	orrs	r2, r1
 800551c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	689a      	ldr	r2, [r3, #8]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	431a      	orrs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	4313      	orrs	r3, r2
 800552e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800553a:	f023 030c 	bic.w	r3, r3, #12
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	6812      	ldr	r2, [r2, #0]
 8005542:	68b9      	ldr	r1, [r7, #8]
 8005544:	430b      	orrs	r3, r1
 8005546:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	699a      	ldr	r2, [r3, #24]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a2c      	ldr	r2, [pc, #176]	@ (8005614 <UART_SetConfig+0x114>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d103      	bne.n	8005570 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005568:	f7ff fbfe 	bl	8004d68 <HAL_RCC_GetPCLK2Freq>
 800556c:	60f8      	str	r0, [r7, #12]
 800556e:	e002      	b.n	8005576 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005570:	f7ff fbe6 	bl	8004d40 <HAL_RCC_GetPCLK1Freq>
 8005574:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	4613      	mov	r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	4413      	add	r3, r2
 800557e:	009a      	lsls	r2, r3, #2
 8005580:	441a      	add	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	fbb2 f3f3 	udiv	r3, r2, r3
 800558c:	4a22      	ldr	r2, [pc, #136]	@ (8005618 <UART_SetConfig+0x118>)
 800558e:	fba2 2303 	umull	r2, r3, r2, r3
 8005592:	095b      	lsrs	r3, r3, #5
 8005594:	0119      	lsls	r1, r3, #4
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	4613      	mov	r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	4413      	add	r3, r2
 800559e:	009a      	lsls	r2, r3, #2
 80055a0:	441a      	add	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80055ac:	4b1a      	ldr	r3, [pc, #104]	@ (8005618 <UART_SetConfig+0x118>)
 80055ae:	fba3 0302 	umull	r0, r3, r3, r2
 80055b2:	095b      	lsrs	r3, r3, #5
 80055b4:	2064      	movs	r0, #100	@ 0x64
 80055b6:	fb00 f303 	mul.w	r3, r0, r3
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	011b      	lsls	r3, r3, #4
 80055be:	3332      	adds	r3, #50	@ 0x32
 80055c0:	4a15      	ldr	r2, [pc, #84]	@ (8005618 <UART_SetConfig+0x118>)
 80055c2:	fba2 2303 	umull	r2, r3, r2, r3
 80055c6:	095b      	lsrs	r3, r3, #5
 80055c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055cc:	4419      	add	r1, r3
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4613      	mov	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	009a      	lsls	r2, r3, #2
 80055d8:	441a      	add	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80055e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005618 <UART_SetConfig+0x118>)
 80055e6:	fba3 0302 	umull	r0, r3, r3, r2
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	2064      	movs	r0, #100	@ 0x64
 80055ee:	fb00 f303 	mul.w	r3, r0, r3
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	3332      	adds	r3, #50	@ 0x32
 80055f8:	4a07      	ldr	r2, [pc, #28]	@ (8005618 <UART_SetConfig+0x118>)
 80055fa:	fba2 2303 	umull	r2, r3, r2, r3
 80055fe:	095b      	lsrs	r3, r3, #5
 8005600:	f003 020f 	and.w	r2, r3, #15
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	440a      	add	r2, r1
 800560a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800560c:	bf00      	nop
 800560e:	3710      	adds	r7, #16
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	40013800 	.word	0x40013800
 8005618:	51eb851f 	.word	0x51eb851f

0800561c <__assert_func>:
 800561c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800561e:	4614      	mov	r4, r2
 8005620:	461a      	mov	r2, r3
 8005622:	4b09      	ldr	r3, [pc, #36]	@ (8005648 <__assert_func+0x2c>)
 8005624:	4605      	mov	r5, r0
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68d8      	ldr	r0, [r3, #12]
 800562a:	b14c      	cbz	r4, 8005640 <__assert_func+0x24>
 800562c:	4b07      	ldr	r3, [pc, #28]	@ (800564c <__assert_func+0x30>)
 800562e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005632:	9100      	str	r1, [sp, #0]
 8005634:	462b      	mov	r3, r5
 8005636:	4906      	ldr	r1, [pc, #24]	@ (8005650 <__assert_func+0x34>)
 8005638:	f000 ff16 	bl	8006468 <fiprintf>
 800563c:	f001 f976 	bl	800692c <abort>
 8005640:	4b04      	ldr	r3, [pc, #16]	@ (8005654 <__assert_func+0x38>)
 8005642:	461c      	mov	r4, r3
 8005644:	e7f3      	b.n	800562e <__assert_func+0x12>
 8005646:	bf00      	nop
 8005648:	20000018 	.word	0x20000018
 800564c:	0800a07a 	.word	0x0800a07a
 8005650:	0800a087 	.word	0x0800a087
 8005654:	0800a0b5 	.word	0x0800a0b5

08005658 <__cvt>:
 8005658:	2b00      	cmp	r3, #0
 800565a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800565e:	461d      	mov	r5, r3
 8005660:	bfbb      	ittet	lt
 8005662:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005666:	461d      	movlt	r5, r3
 8005668:	2300      	movge	r3, #0
 800566a:	232d      	movlt	r3, #45	@ 0x2d
 800566c:	b088      	sub	sp, #32
 800566e:	4614      	mov	r4, r2
 8005670:	bfb8      	it	lt
 8005672:	4614      	movlt	r4, r2
 8005674:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005676:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005678:	7013      	strb	r3, [r2, #0]
 800567a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800567c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005680:	f023 0820 	bic.w	r8, r3, #32
 8005684:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005688:	d005      	beq.n	8005696 <__cvt+0x3e>
 800568a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800568e:	d100      	bne.n	8005692 <__cvt+0x3a>
 8005690:	3601      	adds	r6, #1
 8005692:	2302      	movs	r3, #2
 8005694:	e000      	b.n	8005698 <__cvt+0x40>
 8005696:	2303      	movs	r3, #3
 8005698:	aa07      	add	r2, sp, #28
 800569a:	9204      	str	r2, [sp, #16]
 800569c:	aa06      	add	r2, sp, #24
 800569e:	e9cd a202 	strd	sl, r2, [sp, #8]
 80056a2:	e9cd 3600 	strd	r3, r6, [sp]
 80056a6:	4622      	mov	r2, r4
 80056a8:	462b      	mov	r3, r5
 80056aa:	f001 f9d1 	bl	8006a50 <_dtoa_r>
 80056ae:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80056b2:	4607      	mov	r7, r0
 80056b4:	d119      	bne.n	80056ea <__cvt+0x92>
 80056b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80056b8:	07db      	lsls	r3, r3, #31
 80056ba:	d50e      	bpl.n	80056da <__cvt+0x82>
 80056bc:	eb00 0906 	add.w	r9, r0, r6
 80056c0:	2200      	movs	r2, #0
 80056c2:	2300      	movs	r3, #0
 80056c4:	4620      	mov	r0, r4
 80056c6:	4629      	mov	r1, r5
 80056c8:	f7fb f96e 	bl	80009a8 <__aeabi_dcmpeq>
 80056cc:	b108      	cbz	r0, 80056d2 <__cvt+0x7a>
 80056ce:	f8cd 901c 	str.w	r9, [sp, #28]
 80056d2:	2230      	movs	r2, #48	@ 0x30
 80056d4:	9b07      	ldr	r3, [sp, #28]
 80056d6:	454b      	cmp	r3, r9
 80056d8:	d31e      	bcc.n	8005718 <__cvt+0xc0>
 80056da:	4638      	mov	r0, r7
 80056dc:	9b07      	ldr	r3, [sp, #28]
 80056de:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80056e0:	1bdb      	subs	r3, r3, r7
 80056e2:	6013      	str	r3, [r2, #0]
 80056e4:	b008      	add	sp, #32
 80056e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056ea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80056ee:	eb00 0906 	add.w	r9, r0, r6
 80056f2:	d1e5      	bne.n	80056c0 <__cvt+0x68>
 80056f4:	7803      	ldrb	r3, [r0, #0]
 80056f6:	2b30      	cmp	r3, #48	@ 0x30
 80056f8:	d10a      	bne.n	8005710 <__cvt+0xb8>
 80056fa:	2200      	movs	r2, #0
 80056fc:	2300      	movs	r3, #0
 80056fe:	4620      	mov	r0, r4
 8005700:	4629      	mov	r1, r5
 8005702:	f7fb f951 	bl	80009a8 <__aeabi_dcmpeq>
 8005706:	b918      	cbnz	r0, 8005710 <__cvt+0xb8>
 8005708:	f1c6 0601 	rsb	r6, r6, #1
 800570c:	f8ca 6000 	str.w	r6, [sl]
 8005710:	f8da 3000 	ldr.w	r3, [sl]
 8005714:	4499      	add	r9, r3
 8005716:	e7d3      	b.n	80056c0 <__cvt+0x68>
 8005718:	1c59      	adds	r1, r3, #1
 800571a:	9107      	str	r1, [sp, #28]
 800571c:	701a      	strb	r2, [r3, #0]
 800571e:	e7d9      	b.n	80056d4 <__cvt+0x7c>

08005720 <__exponent>:
 8005720:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005722:	2900      	cmp	r1, #0
 8005724:	bfb6      	itet	lt
 8005726:	232d      	movlt	r3, #45	@ 0x2d
 8005728:	232b      	movge	r3, #43	@ 0x2b
 800572a:	4249      	neglt	r1, r1
 800572c:	2909      	cmp	r1, #9
 800572e:	7002      	strb	r2, [r0, #0]
 8005730:	7043      	strb	r3, [r0, #1]
 8005732:	dd29      	ble.n	8005788 <__exponent+0x68>
 8005734:	f10d 0307 	add.w	r3, sp, #7
 8005738:	461d      	mov	r5, r3
 800573a:	270a      	movs	r7, #10
 800573c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005740:	461a      	mov	r2, r3
 8005742:	fb07 1416 	mls	r4, r7, r6, r1
 8005746:	3430      	adds	r4, #48	@ 0x30
 8005748:	f802 4c01 	strb.w	r4, [r2, #-1]
 800574c:	460c      	mov	r4, r1
 800574e:	2c63      	cmp	r4, #99	@ 0x63
 8005750:	4631      	mov	r1, r6
 8005752:	f103 33ff 	add.w	r3, r3, #4294967295
 8005756:	dcf1      	bgt.n	800573c <__exponent+0x1c>
 8005758:	3130      	adds	r1, #48	@ 0x30
 800575a:	1e94      	subs	r4, r2, #2
 800575c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005760:	4623      	mov	r3, r4
 8005762:	1c41      	adds	r1, r0, #1
 8005764:	42ab      	cmp	r3, r5
 8005766:	d30a      	bcc.n	800577e <__exponent+0x5e>
 8005768:	f10d 0309 	add.w	r3, sp, #9
 800576c:	1a9b      	subs	r3, r3, r2
 800576e:	42ac      	cmp	r4, r5
 8005770:	bf88      	it	hi
 8005772:	2300      	movhi	r3, #0
 8005774:	3302      	adds	r3, #2
 8005776:	4403      	add	r3, r0
 8005778:	1a18      	subs	r0, r3, r0
 800577a:	b003      	add	sp, #12
 800577c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800577e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005782:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005786:	e7ed      	b.n	8005764 <__exponent+0x44>
 8005788:	2330      	movs	r3, #48	@ 0x30
 800578a:	3130      	adds	r1, #48	@ 0x30
 800578c:	7083      	strb	r3, [r0, #2]
 800578e:	70c1      	strb	r1, [r0, #3]
 8005790:	1d03      	adds	r3, r0, #4
 8005792:	e7f1      	b.n	8005778 <__exponent+0x58>

08005794 <_printf_float>:
 8005794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005798:	b091      	sub	sp, #68	@ 0x44
 800579a:	460c      	mov	r4, r1
 800579c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80057a0:	4616      	mov	r6, r2
 80057a2:	461f      	mov	r7, r3
 80057a4:	4605      	mov	r5, r0
 80057a6:	f001 f837 	bl	8006818 <_localeconv_r>
 80057aa:	6803      	ldr	r3, [r0, #0]
 80057ac:	4618      	mov	r0, r3
 80057ae:	9308      	str	r3, [sp, #32]
 80057b0:	f7fa fcce 	bl	8000150 <strlen>
 80057b4:	2300      	movs	r3, #0
 80057b6:	930e      	str	r3, [sp, #56]	@ 0x38
 80057b8:	f8d8 3000 	ldr.w	r3, [r8]
 80057bc:	9009      	str	r0, [sp, #36]	@ 0x24
 80057be:	3307      	adds	r3, #7
 80057c0:	f023 0307 	bic.w	r3, r3, #7
 80057c4:	f103 0208 	add.w	r2, r3, #8
 80057c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80057cc:	f8d4 b000 	ldr.w	fp, [r4]
 80057d0:	f8c8 2000 	str.w	r2, [r8]
 80057d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80057d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80057dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057de:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80057e2:	f04f 32ff 	mov.w	r2, #4294967295
 80057e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80057ea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80057ee:	4b9c      	ldr	r3, [pc, #624]	@ (8005a60 <_printf_float+0x2cc>)
 80057f0:	f7fb f90c 	bl	8000a0c <__aeabi_dcmpun>
 80057f4:	bb70      	cbnz	r0, 8005854 <_printf_float+0xc0>
 80057f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80057fa:	f04f 32ff 	mov.w	r2, #4294967295
 80057fe:	4b98      	ldr	r3, [pc, #608]	@ (8005a60 <_printf_float+0x2cc>)
 8005800:	f7fb f8e6 	bl	80009d0 <__aeabi_dcmple>
 8005804:	bb30      	cbnz	r0, 8005854 <_printf_float+0xc0>
 8005806:	2200      	movs	r2, #0
 8005808:	2300      	movs	r3, #0
 800580a:	4640      	mov	r0, r8
 800580c:	4649      	mov	r1, r9
 800580e:	f7fb f8d5 	bl	80009bc <__aeabi_dcmplt>
 8005812:	b110      	cbz	r0, 800581a <_printf_float+0x86>
 8005814:	232d      	movs	r3, #45	@ 0x2d
 8005816:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800581a:	4a92      	ldr	r2, [pc, #584]	@ (8005a64 <_printf_float+0x2d0>)
 800581c:	4b92      	ldr	r3, [pc, #584]	@ (8005a68 <_printf_float+0x2d4>)
 800581e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005822:	bf8c      	ite	hi
 8005824:	4690      	movhi	r8, r2
 8005826:	4698      	movls	r8, r3
 8005828:	2303      	movs	r3, #3
 800582a:	f04f 0900 	mov.w	r9, #0
 800582e:	6123      	str	r3, [r4, #16]
 8005830:	f02b 0304 	bic.w	r3, fp, #4
 8005834:	6023      	str	r3, [r4, #0]
 8005836:	4633      	mov	r3, r6
 8005838:	4621      	mov	r1, r4
 800583a:	4628      	mov	r0, r5
 800583c:	9700      	str	r7, [sp, #0]
 800583e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005840:	f000 f9d4 	bl	8005bec <_printf_common>
 8005844:	3001      	adds	r0, #1
 8005846:	f040 8090 	bne.w	800596a <_printf_float+0x1d6>
 800584a:	f04f 30ff 	mov.w	r0, #4294967295
 800584e:	b011      	add	sp, #68	@ 0x44
 8005850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005854:	4642      	mov	r2, r8
 8005856:	464b      	mov	r3, r9
 8005858:	4640      	mov	r0, r8
 800585a:	4649      	mov	r1, r9
 800585c:	f7fb f8d6 	bl	8000a0c <__aeabi_dcmpun>
 8005860:	b148      	cbz	r0, 8005876 <_printf_float+0xe2>
 8005862:	464b      	mov	r3, r9
 8005864:	2b00      	cmp	r3, #0
 8005866:	bfb8      	it	lt
 8005868:	232d      	movlt	r3, #45	@ 0x2d
 800586a:	4a80      	ldr	r2, [pc, #512]	@ (8005a6c <_printf_float+0x2d8>)
 800586c:	bfb8      	it	lt
 800586e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005872:	4b7f      	ldr	r3, [pc, #508]	@ (8005a70 <_printf_float+0x2dc>)
 8005874:	e7d3      	b.n	800581e <_printf_float+0x8a>
 8005876:	6863      	ldr	r3, [r4, #4]
 8005878:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800587c:	1c5a      	adds	r2, r3, #1
 800587e:	d13f      	bne.n	8005900 <_printf_float+0x16c>
 8005880:	2306      	movs	r3, #6
 8005882:	6063      	str	r3, [r4, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800588a:	6023      	str	r3, [r4, #0]
 800588c:	9206      	str	r2, [sp, #24]
 800588e:	aa0e      	add	r2, sp, #56	@ 0x38
 8005890:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005894:	aa0d      	add	r2, sp, #52	@ 0x34
 8005896:	9203      	str	r2, [sp, #12]
 8005898:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800589c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80058a0:	6863      	ldr	r3, [r4, #4]
 80058a2:	4642      	mov	r2, r8
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	4628      	mov	r0, r5
 80058a8:	464b      	mov	r3, r9
 80058aa:	910a      	str	r1, [sp, #40]	@ 0x28
 80058ac:	f7ff fed4 	bl	8005658 <__cvt>
 80058b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80058b2:	4680      	mov	r8, r0
 80058b4:	2947      	cmp	r1, #71	@ 0x47
 80058b6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80058b8:	d128      	bne.n	800590c <_printf_float+0x178>
 80058ba:	1cc8      	adds	r0, r1, #3
 80058bc:	db02      	blt.n	80058c4 <_printf_float+0x130>
 80058be:	6863      	ldr	r3, [r4, #4]
 80058c0:	4299      	cmp	r1, r3
 80058c2:	dd40      	ble.n	8005946 <_printf_float+0x1b2>
 80058c4:	f1aa 0a02 	sub.w	sl, sl, #2
 80058c8:	fa5f fa8a 	uxtb.w	sl, sl
 80058cc:	4652      	mov	r2, sl
 80058ce:	3901      	subs	r1, #1
 80058d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80058d4:	910d      	str	r1, [sp, #52]	@ 0x34
 80058d6:	f7ff ff23 	bl	8005720 <__exponent>
 80058da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80058dc:	4681      	mov	r9, r0
 80058de:	1813      	adds	r3, r2, r0
 80058e0:	2a01      	cmp	r2, #1
 80058e2:	6123      	str	r3, [r4, #16]
 80058e4:	dc02      	bgt.n	80058ec <_printf_float+0x158>
 80058e6:	6822      	ldr	r2, [r4, #0]
 80058e8:	07d2      	lsls	r2, r2, #31
 80058ea:	d501      	bpl.n	80058f0 <_printf_float+0x15c>
 80058ec:	3301      	adds	r3, #1
 80058ee:	6123      	str	r3, [r4, #16]
 80058f0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d09e      	beq.n	8005836 <_printf_float+0xa2>
 80058f8:	232d      	movs	r3, #45	@ 0x2d
 80058fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058fe:	e79a      	b.n	8005836 <_printf_float+0xa2>
 8005900:	2947      	cmp	r1, #71	@ 0x47
 8005902:	d1bf      	bne.n	8005884 <_printf_float+0xf0>
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1bd      	bne.n	8005884 <_printf_float+0xf0>
 8005908:	2301      	movs	r3, #1
 800590a:	e7ba      	b.n	8005882 <_printf_float+0xee>
 800590c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005910:	d9dc      	bls.n	80058cc <_printf_float+0x138>
 8005912:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005916:	d118      	bne.n	800594a <_printf_float+0x1b6>
 8005918:	2900      	cmp	r1, #0
 800591a:	6863      	ldr	r3, [r4, #4]
 800591c:	dd0b      	ble.n	8005936 <_printf_float+0x1a2>
 800591e:	6121      	str	r1, [r4, #16]
 8005920:	b913      	cbnz	r3, 8005928 <_printf_float+0x194>
 8005922:	6822      	ldr	r2, [r4, #0]
 8005924:	07d0      	lsls	r0, r2, #31
 8005926:	d502      	bpl.n	800592e <_printf_float+0x19a>
 8005928:	3301      	adds	r3, #1
 800592a:	440b      	add	r3, r1
 800592c:	6123      	str	r3, [r4, #16]
 800592e:	f04f 0900 	mov.w	r9, #0
 8005932:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005934:	e7dc      	b.n	80058f0 <_printf_float+0x15c>
 8005936:	b913      	cbnz	r3, 800593e <_printf_float+0x1aa>
 8005938:	6822      	ldr	r2, [r4, #0]
 800593a:	07d2      	lsls	r2, r2, #31
 800593c:	d501      	bpl.n	8005942 <_printf_float+0x1ae>
 800593e:	3302      	adds	r3, #2
 8005940:	e7f4      	b.n	800592c <_printf_float+0x198>
 8005942:	2301      	movs	r3, #1
 8005944:	e7f2      	b.n	800592c <_printf_float+0x198>
 8005946:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800594a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800594c:	4299      	cmp	r1, r3
 800594e:	db05      	blt.n	800595c <_printf_float+0x1c8>
 8005950:	6823      	ldr	r3, [r4, #0]
 8005952:	6121      	str	r1, [r4, #16]
 8005954:	07d8      	lsls	r0, r3, #31
 8005956:	d5ea      	bpl.n	800592e <_printf_float+0x19a>
 8005958:	1c4b      	adds	r3, r1, #1
 800595a:	e7e7      	b.n	800592c <_printf_float+0x198>
 800595c:	2900      	cmp	r1, #0
 800595e:	bfcc      	ite	gt
 8005960:	2201      	movgt	r2, #1
 8005962:	f1c1 0202 	rsble	r2, r1, #2
 8005966:	4413      	add	r3, r2
 8005968:	e7e0      	b.n	800592c <_printf_float+0x198>
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	055a      	lsls	r2, r3, #21
 800596e:	d407      	bmi.n	8005980 <_printf_float+0x1ec>
 8005970:	6923      	ldr	r3, [r4, #16]
 8005972:	4642      	mov	r2, r8
 8005974:	4631      	mov	r1, r6
 8005976:	4628      	mov	r0, r5
 8005978:	47b8      	blx	r7
 800597a:	3001      	adds	r0, #1
 800597c:	d12b      	bne.n	80059d6 <_printf_float+0x242>
 800597e:	e764      	b.n	800584a <_printf_float+0xb6>
 8005980:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005984:	f240 80dc 	bls.w	8005b40 <_printf_float+0x3ac>
 8005988:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800598c:	2200      	movs	r2, #0
 800598e:	2300      	movs	r3, #0
 8005990:	f7fb f80a 	bl	80009a8 <__aeabi_dcmpeq>
 8005994:	2800      	cmp	r0, #0
 8005996:	d033      	beq.n	8005a00 <_printf_float+0x26c>
 8005998:	2301      	movs	r3, #1
 800599a:	4631      	mov	r1, r6
 800599c:	4628      	mov	r0, r5
 800599e:	4a35      	ldr	r2, [pc, #212]	@ (8005a74 <_printf_float+0x2e0>)
 80059a0:	47b8      	blx	r7
 80059a2:	3001      	adds	r0, #1
 80059a4:	f43f af51 	beq.w	800584a <_printf_float+0xb6>
 80059a8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80059ac:	4543      	cmp	r3, r8
 80059ae:	db02      	blt.n	80059b6 <_printf_float+0x222>
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	07d8      	lsls	r0, r3, #31
 80059b4:	d50f      	bpl.n	80059d6 <_printf_float+0x242>
 80059b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80059ba:	4631      	mov	r1, r6
 80059bc:	4628      	mov	r0, r5
 80059be:	47b8      	blx	r7
 80059c0:	3001      	adds	r0, #1
 80059c2:	f43f af42 	beq.w	800584a <_printf_float+0xb6>
 80059c6:	f04f 0900 	mov.w	r9, #0
 80059ca:	f108 38ff 	add.w	r8, r8, #4294967295
 80059ce:	f104 0a1a 	add.w	sl, r4, #26
 80059d2:	45c8      	cmp	r8, r9
 80059d4:	dc09      	bgt.n	80059ea <_printf_float+0x256>
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	079b      	lsls	r3, r3, #30
 80059da:	f100 8102 	bmi.w	8005be2 <_printf_float+0x44e>
 80059de:	68e0      	ldr	r0, [r4, #12]
 80059e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059e2:	4298      	cmp	r0, r3
 80059e4:	bfb8      	it	lt
 80059e6:	4618      	movlt	r0, r3
 80059e8:	e731      	b.n	800584e <_printf_float+0xba>
 80059ea:	2301      	movs	r3, #1
 80059ec:	4652      	mov	r2, sl
 80059ee:	4631      	mov	r1, r6
 80059f0:	4628      	mov	r0, r5
 80059f2:	47b8      	blx	r7
 80059f4:	3001      	adds	r0, #1
 80059f6:	f43f af28 	beq.w	800584a <_printf_float+0xb6>
 80059fa:	f109 0901 	add.w	r9, r9, #1
 80059fe:	e7e8      	b.n	80059d2 <_printf_float+0x23e>
 8005a00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	dc38      	bgt.n	8005a78 <_printf_float+0x2e4>
 8005a06:	2301      	movs	r3, #1
 8005a08:	4631      	mov	r1, r6
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	4a19      	ldr	r2, [pc, #100]	@ (8005a74 <_printf_float+0x2e0>)
 8005a0e:	47b8      	blx	r7
 8005a10:	3001      	adds	r0, #1
 8005a12:	f43f af1a 	beq.w	800584a <_printf_float+0xb6>
 8005a16:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005a1a:	ea59 0303 	orrs.w	r3, r9, r3
 8005a1e:	d102      	bne.n	8005a26 <_printf_float+0x292>
 8005a20:	6823      	ldr	r3, [r4, #0]
 8005a22:	07d9      	lsls	r1, r3, #31
 8005a24:	d5d7      	bpl.n	80059d6 <_printf_float+0x242>
 8005a26:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005a2a:	4631      	mov	r1, r6
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	47b8      	blx	r7
 8005a30:	3001      	adds	r0, #1
 8005a32:	f43f af0a 	beq.w	800584a <_printf_float+0xb6>
 8005a36:	f04f 0a00 	mov.w	sl, #0
 8005a3a:	f104 0b1a 	add.w	fp, r4, #26
 8005a3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a40:	425b      	negs	r3, r3
 8005a42:	4553      	cmp	r3, sl
 8005a44:	dc01      	bgt.n	8005a4a <_printf_float+0x2b6>
 8005a46:	464b      	mov	r3, r9
 8005a48:	e793      	b.n	8005972 <_printf_float+0x1de>
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	465a      	mov	r2, fp
 8005a4e:	4631      	mov	r1, r6
 8005a50:	4628      	mov	r0, r5
 8005a52:	47b8      	blx	r7
 8005a54:	3001      	adds	r0, #1
 8005a56:	f43f aef8 	beq.w	800584a <_printf_float+0xb6>
 8005a5a:	f10a 0a01 	add.w	sl, sl, #1
 8005a5e:	e7ee      	b.n	8005a3e <_printf_float+0x2aa>
 8005a60:	7fefffff 	.word	0x7fefffff
 8005a64:	0800a0ba 	.word	0x0800a0ba
 8005a68:	0800a0b6 	.word	0x0800a0b6
 8005a6c:	0800a0c2 	.word	0x0800a0c2
 8005a70:	0800a0be 	.word	0x0800a0be
 8005a74:	0800a0c6 	.word	0x0800a0c6
 8005a78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a7a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005a7e:	4553      	cmp	r3, sl
 8005a80:	bfa8      	it	ge
 8005a82:	4653      	movge	r3, sl
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	4699      	mov	r9, r3
 8005a88:	dc36      	bgt.n	8005af8 <_printf_float+0x364>
 8005a8a:	f04f 0b00 	mov.w	fp, #0
 8005a8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a92:	f104 021a 	add.w	r2, r4, #26
 8005a96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a98:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a9a:	eba3 0309 	sub.w	r3, r3, r9
 8005a9e:	455b      	cmp	r3, fp
 8005aa0:	dc31      	bgt.n	8005b06 <_printf_float+0x372>
 8005aa2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005aa4:	459a      	cmp	sl, r3
 8005aa6:	dc3a      	bgt.n	8005b1e <_printf_float+0x38a>
 8005aa8:	6823      	ldr	r3, [r4, #0]
 8005aaa:	07da      	lsls	r2, r3, #31
 8005aac:	d437      	bmi.n	8005b1e <_printf_float+0x38a>
 8005aae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ab0:	ebaa 0903 	sub.w	r9, sl, r3
 8005ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ab6:	ebaa 0303 	sub.w	r3, sl, r3
 8005aba:	4599      	cmp	r9, r3
 8005abc:	bfa8      	it	ge
 8005abe:	4699      	movge	r9, r3
 8005ac0:	f1b9 0f00 	cmp.w	r9, #0
 8005ac4:	dc33      	bgt.n	8005b2e <_printf_float+0x39a>
 8005ac6:	f04f 0800 	mov.w	r8, #0
 8005aca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ace:	f104 0b1a 	add.w	fp, r4, #26
 8005ad2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ad4:	ebaa 0303 	sub.w	r3, sl, r3
 8005ad8:	eba3 0309 	sub.w	r3, r3, r9
 8005adc:	4543      	cmp	r3, r8
 8005ade:	f77f af7a 	ble.w	80059d6 <_printf_float+0x242>
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	465a      	mov	r2, fp
 8005ae6:	4631      	mov	r1, r6
 8005ae8:	4628      	mov	r0, r5
 8005aea:	47b8      	blx	r7
 8005aec:	3001      	adds	r0, #1
 8005aee:	f43f aeac 	beq.w	800584a <_printf_float+0xb6>
 8005af2:	f108 0801 	add.w	r8, r8, #1
 8005af6:	e7ec      	b.n	8005ad2 <_printf_float+0x33e>
 8005af8:	4642      	mov	r2, r8
 8005afa:	4631      	mov	r1, r6
 8005afc:	4628      	mov	r0, r5
 8005afe:	47b8      	blx	r7
 8005b00:	3001      	adds	r0, #1
 8005b02:	d1c2      	bne.n	8005a8a <_printf_float+0x2f6>
 8005b04:	e6a1      	b.n	800584a <_printf_float+0xb6>
 8005b06:	2301      	movs	r3, #1
 8005b08:	4631      	mov	r1, r6
 8005b0a:	4628      	mov	r0, r5
 8005b0c:	920a      	str	r2, [sp, #40]	@ 0x28
 8005b0e:	47b8      	blx	r7
 8005b10:	3001      	adds	r0, #1
 8005b12:	f43f ae9a 	beq.w	800584a <_printf_float+0xb6>
 8005b16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b18:	f10b 0b01 	add.w	fp, fp, #1
 8005b1c:	e7bb      	b.n	8005a96 <_printf_float+0x302>
 8005b1e:	4631      	mov	r1, r6
 8005b20:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005b24:	4628      	mov	r0, r5
 8005b26:	47b8      	blx	r7
 8005b28:	3001      	adds	r0, #1
 8005b2a:	d1c0      	bne.n	8005aae <_printf_float+0x31a>
 8005b2c:	e68d      	b.n	800584a <_printf_float+0xb6>
 8005b2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b30:	464b      	mov	r3, r9
 8005b32:	4631      	mov	r1, r6
 8005b34:	4628      	mov	r0, r5
 8005b36:	4442      	add	r2, r8
 8005b38:	47b8      	blx	r7
 8005b3a:	3001      	adds	r0, #1
 8005b3c:	d1c3      	bne.n	8005ac6 <_printf_float+0x332>
 8005b3e:	e684      	b.n	800584a <_printf_float+0xb6>
 8005b40:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005b44:	f1ba 0f01 	cmp.w	sl, #1
 8005b48:	dc01      	bgt.n	8005b4e <_printf_float+0x3ba>
 8005b4a:	07db      	lsls	r3, r3, #31
 8005b4c:	d536      	bpl.n	8005bbc <_printf_float+0x428>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	4642      	mov	r2, r8
 8005b52:	4631      	mov	r1, r6
 8005b54:	4628      	mov	r0, r5
 8005b56:	47b8      	blx	r7
 8005b58:	3001      	adds	r0, #1
 8005b5a:	f43f ae76 	beq.w	800584a <_printf_float+0xb6>
 8005b5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005b62:	4631      	mov	r1, r6
 8005b64:	4628      	mov	r0, r5
 8005b66:	47b8      	blx	r7
 8005b68:	3001      	adds	r0, #1
 8005b6a:	f43f ae6e 	beq.w	800584a <_printf_float+0xb6>
 8005b6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b72:	2200      	movs	r2, #0
 8005b74:	2300      	movs	r3, #0
 8005b76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b7a:	f7fa ff15 	bl	80009a8 <__aeabi_dcmpeq>
 8005b7e:	b9c0      	cbnz	r0, 8005bb2 <_printf_float+0x41e>
 8005b80:	4653      	mov	r3, sl
 8005b82:	f108 0201 	add.w	r2, r8, #1
 8005b86:	4631      	mov	r1, r6
 8005b88:	4628      	mov	r0, r5
 8005b8a:	47b8      	blx	r7
 8005b8c:	3001      	adds	r0, #1
 8005b8e:	d10c      	bne.n	8005baa <_printf_float+0x416>
 8005b90:	e65b      	b.n	800584a <_printf_float+0xb6>
 8005b92:	2301      	movs	r3, #1
 8005b94:	465a      	mov	r2, fp
 8005b96:	4631      	mov	r1, r6
 8005b98:	4628      	mov	r0, r5
 8005b9a:	47b8      	blx	r7
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	f43f ae54 	beq.w	800584a <_printf_float+0xb6>
 8005ba2:	f108 0801 	add.w	r8, r8, #1
 8005ba6:	45d0      	cmp	r8, sl
 8005ba8:	dbf3      	blt.n	8005b92 <_printf_float+0x3fe>
 8005baa:	464b      	mov	r3, r9
 8005bac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005bb0:	e6e0      	b.n	8005974 <_printf_float+0x1e0>
 8005bb2:	f04f 0800 	mov.w	r8, #0
 8005bb6:	f104 0b1a 	add.w	fp, r4, #26
 8005bba:	e7f4      	b.n	8005ba6 <_printf_float+0x412>
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	4642      	mov	r2, r8
 8005bc0:	e7e1      	b.n	8005b86 <_printf_float+0x3f2>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	464a      	mov	r2, r9
 8005bc6:	4631      	mov	r1, r6
 8005bc8:	4628      	mov	r0, r5
 8005bca:	47b8      	blx	r7
 8005bcc:	3001      	adds	r0, #1
 8005bce:	f43f ae3c 	beq.w	800584a <_printf_float+0xb6>
 8005bd2:	f108 0801 	add.w	r8, r8, #1
 8005bd6:	68e3      	ldr	r3, [r4, #12]
 8005bd8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005bda:	1a5b      	subs	r3, r3, r1
 8005bdc:	4543      	cmp	r3, r8
 8005bde:	dcf0      	bgt.n	8005bc2 <_printf_float+0x42e>
 8005be0:	e6fd      	b.n	80059de <_printf_float+0x24a>
 8005be2:	f04f 0800 	mov.w	r8, #0
 8005be6:	f104 0919 	add.w	r9, r4, #25
 8005bea:	e7f4      	b.n	8005bd6 <_printf_float+0x442>

08005bec <_printf_common>:
 8005bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bf0:	4616      	mov	r6, r2
 8005bf2:	4698      	mov	r8, r3
 8005bf4:	688a      	ldr	r2, [r1, #8]
 8005bf6:	690b      	ldr	r3, [r1, #16]
 8005bf8:	4607      	mov	r7, r0
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	bfb8      	it	lt
 8005bfe:	4613      	movlt	r3, r2
 8005c00:	6033      	str	r3, [r6, #0]
 8005c02:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c06:	460c      	mov	r4, r1
 8005c08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c0c:	b10a      	cbz	r2, 8005c12 <_printf_common+0x26>
 8005c0e:	3301      	adds	r3, #1
 8005c10:	6033      	str	r3, [r6, #0]
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	0699      	lsls	r1, r3, #26
 8005c16:	bf42      	ittt	mi
 8005c18:	6833      	ldrmi	r3, [r6, #0]
 8005c1a:	3302      	addmi	r3, #2
 8005c1c:	6033      	strmi	r3, [r6, #0]
 8005c1e:	6825      	ldr	r5, [r4, #0]
 8005c20:	f015 0506 	ands.w	r5, r5, #6
 8005c24:	d106      	bne.n	8005c34 <_printf_common+0x48>
 8005c26:	f104 0a19 	add.w	sl, r4, #25
 8005c2a:	68e3      	ldr	r3, [r4, #12]
 8005c2c:	6832      	ldr	r2, [r6, #0]
 8005c2e:	1a9b      	subs	r3, r3, r2
 8005c30:	42ab      	cmp	r3, r5
 8005c32:	dc2b      	bgt.n	8005c8c <_printf_common+0xa0>
 8005c34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005c38:	6822      	ldr	r2, [r4, #0]
 8005c3a:	3b00      	subs	r3, #0
 8005c3c:	bf18      	it	ne
 8005c3e:	2301      	movne	r3, #1
 8005c40:	0692      	lsls	r2, r2, #26
 8005c42:	d430      	bmi.n	8005ca6 <_printf_common+0xba>
 8005c44:	4641      	mov	r1, r8
 8005c46:	4638      	mov	r0, r7
 8005c48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005c4c:	47c8      	blx	r9
 8005c4e:	3001      	adds	r0, #1
 8005c50:	d023      	beq.n	8005c9a <_printf_common+0xae>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	6922      	ldr	r2, [r4, #16]
 8005c56:	f003 0306 	and.w	r3, r3, #6
 8005c5a:	2b04      	cmp	r3, #4
 8005c5c:	bf14      	ite	ne
 8005c5e:	2500      	movne	r5, #0
 8005c60:	6833      	ldreq	r3, [r6, #0]
 8005c62:	f04f 0600 	mov.w	r6, #0
 8005c66:	bf08      	it	eq
 8005c68:	68e5      	ldreq	r5, [r4, #12]
 8005c6a:	f104 041a 	add.w	r4, r4, #26
 8005c6e:	bf08      	it	eq
 8005c70:	1aed      	subeq	r5, r5, r3
 8005c72:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005c76:	bf08      	it	eq
 8005c78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	bfc4      	itt	gt
 8005c80:	1a9b      	subgt	r3, r3, r2
 8005c82:	18ed      	addgt	r5, r5, r3
 8005c84:	42b5      	cmp	r5, r6
 8005c86:	d11a      	bne.n	8005cbe <_printf_common+0xd2>
 8005c88:	2000      	movs	r0, #0
 8005c8a:	e008      	b.n	8005c9e <_printf_common+0xb2>
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	4652      	mov	r2, sl
 8005c90:	4641      	mov	r1, r8
 8005c92:	4638      	mov	r0, r7
 8005c94:	47c8      	blx	r9
 8005c96:	3001      	adds	r0, #1
 8005c98:	d103      	bne.n	8005ca2 <_printf_common+0xb6>
 8005c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca2:	3501      	adds	r5, #1
 8005ca4:	e7c1      	b.n	8005c2a <_printf_common+0x3e>
 8005ca6:	2030      	movs	r0, #48	@ 0x30
 8005ca8:	18e1      	adds	r1, r4, r3
 8005caa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005cae:	1c5a      	adds	r2, r3, #1
 8005cb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005cb4:	4422      	add	r2, r4
 8005cb6:	3302      	adds	r3, #2
 8005cb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005cbc:	e7c2      	b.n	8005c44 <_printf_common+0x58>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	4622      	mov	r2, r4
 8005cc2:	4641      	mov	r1, r8
 8005cc4:	4638      	mov	r0, r7
 8005cc6:	47c8      	blx	r9
 8005cc8:	3001      	adds	r0, #1
 8005cca:	d0e6      	beq.n	8005c9a <_printf_common+0xae>
 8005ccc:	3601      	adds	r6, #1
 8005cce:	e7d9      	b.n	8005c84 <_printf_common+0x98>

08005cd0 <_printf_i>:
 8005cd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cd4:	7e0f      	ldrb	r7, [r1, #24]
 8005cd6:	4691      	mov	r9, r2
 8005cd8:	2f78      	cmp	r7, #120	@ 0x78
 8005cda:	4680      	mov	r8, r0
 8005cdc:	460c      	mov	r4, r1
 8005cde:	469a      	mov	sl, r3
 8005ce0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ce2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ce6:	d807      	bhi.n	8005cf8 <_printf_i+0x28>
 8005ce8:	2f62      	cmp	r7, #98	@ 0x62
 8005cea:	d80a      	bhi.n	8005d02 <_printf_i+0x32>
 8005cec:	2f00      	cmp	r7, #0
 8005cee:	f000 80d1 	beq.w	8005e94 <_printf_i+0x1c4>
 8005cf2:	2f58      	cmp	r7, #88	@ 0x58
 8005cf4:	f000 80b8 	beq.w	8005e68 <_printf_i+0x198>
 8005cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d00:	e03a      	b.n	8005d78 <_printf_i+0xa8>
 8005d02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d06:	2b15      	cmp	r3, #21
 8005d08:	d8f6      	bhi.n	8005cf8 <_printf_i+0x28>
 8005d0a:	a101      	add	r1, pc, #4	@ (adr r1, 8005d10 <_printf_i+0x40>)
 8005d0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d10:	08005d69 	.word	0x08005d69
 8005d14:	08005d7d 	.word	0x08005d7d
 8005d18:	08005cf9 	.word	0x08005cf9
 8005d1c:	08005cf9 	.word	0x08005cf9
 8005d20:	08005cf9 	.word	0x08005cf9
 8005d24:	08005cf9 	.word	0x08005cf9
 8005d28:	08005d7d 	.word	0x08005d7d
 8005d2c:	08005cf9 	.word	0x08005cf9
 8005d30:	08005cf9 	.word	0x08005cf9
 8005d34:	08005cf9 	.word	0x08005cf9
 8005d38:	08005cf9 	.word	0x08005cf9
 8005d3c:	08005e7b 	.word	0x08005e7b
 8005d40:	08005da7 	.word	0x08005da7
 8005d44:	08005e35 	.word	0x08005e35
 8005d48:	08005cf9 	.word	0x08005cf9
 8005d4c:	08005cf9 	.word	0x08005cf9
 8005d50:	08005e9d 	.word	0x08005e9d
 8005d54:	08005cf9 	.word	0x08005cf9
 8005d58:	08005da7 	.word	0x08005da7
 8005d5c:	08005cf9 	.word	0x08005cf9
 8005d60:	08005cf9 	.word	0x08005cf9
 8005d64:	08005e3d 	.word	0x08005e3d
 8005d68:	6833      	ldr	r3, [r6, #0]
 8005d6a:	1d1a      	adds	r2, r3, #4
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6032      	str	r2, [r6, #0]
 8005d70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e09c      	b.n	8005eb6 <_printf_i+0x1e6>
 8005d7c:	6833      	ldr	r3, [r6, #0]
 8005d7e:	6820      	ldr	r0, [r4, #0]
 8005d80:	1d19      	adds	r1, r3, #4
 8005d82:	6031      	str	r1, [r6, #0]
 8005d84:	0606      	lsls	r6, r0, #24
 8005d86:	d501      	bpl.n	8005d8c <_printf_i+0xbc>
 8005d88:	681d      	ldr	r5, [r3, #0]
 8005d8a:	e003      	b.n	8005d94 <_printf_i+0xc4>
 8005d8c:	0645      	lsls	r5, r0, #25
 8005d8e:	d5fb      	bpl.n	8005d88 <_printf_i+0xb8>
 8005d90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d94:	2d00      	cmp	r5, #0
 8005d96:	da03      	bge.n	8005da0 <_printf_i+0xd0>
 8005d98:	232d      	movs	r3, #45	@ 0x2d
 8005d9a:	426d      	negs	r5, r5
 8005d9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005da0:	230a      	movs	r3, #10
 8005da2:	4858      	ldr	r0, [pc, #352]	@ (8005f04 <_printf_i+0x234>)
 8005da4:	e011      	b.n	8005dca <_printf_i+0xfa>
 8005da6:	6821      	ldr	r1, [r4, #0]
 8005da8:	6833      	ldr	r3, [r6, #0]
 8005daa:	0608      	lsls	r0, r1, #24
 8005dac:	f853 5b04 	ldr.w	r5, [r3], #4
 8005db0:	d402      	bmi.n	8005db8 <_printf_i+0xe8>
 8005db2:	0649      	lsls	r1, r1, #25
 8005db4:	bf48      	it	mi
 8005db6:	b2ad      	uxthmi	r5, r5
 8005db8:	2f6f      	cmp	r7, #111	@ 0x6f
 8005dba:	6033      	str	r3, [r6, #0]
 8005dbc:	bf14      	ite	ne
 8005dbe:	230a      	movne	r3, #10
 8005dc0:	2308      	moveq	r3, #8
 8005dc2:	4850      	ldr	r0, [pc, #320]	@ (8005f04 <_printf_i+0x234>)
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005dca:	6866      	ldr	r6, [r4, #4]
 8005dcc:	2e00      	cmp	r6, #0
 8005dce:	60a6      	str	r6, [r4, #8]
 8005dd0:	db05      	blt.n	8005dde <_printf_i+0x10e>
 8005dd2:	6821      	ldr	r1, [r4, #0]
 8005dd4:	432e      	orrs	r6, r5
 8005dd6:	f021 0104 	bic.w	r1, r1, #4
 8005dda:	6021      	str	r1, [r4, #0]
 8005ddc:	d04b      	beq.n	8005e76 <_printf_i+0x1a6>
 8005dde:	4616      	mov	r6, r2
 8005de0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005de4:	fb03 5711 	mls	r7, r3, r1, r5
 8005de8:	5dc7      	ldrb	r7, [r0, r7]
 8005dea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005dee:	462f      	mov	r7, r5
 8005df0:	42bb      	cmp	r3, r7
 8005df2:	460d      	mov	r5, r1
 8005df4:	d9f4      	bls.n	8005de0 <_printf_i+0x110>
 8005df6:	2b08      	cmp	r3, #8
 8005df8:	d10b      	bne.n	8005e12 <_printf_i+0x142>
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	07df      	lsls	r7, r3, #31
 8005dfe:	d508      	bpl.n	8005e12 <_printf_i+0x142>
 8005e00:	6923      	ldr	r3, [r4, #16]
 8005e02:	6861      	ldr	r1, [r4, #4]
 8005e04:	4299      	cmp	r1, r3
 8005e06:	bfde      	ittt	le
 8005e08:	2330      	movle	r3, #48	@ 0x30
 8005e0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e12:	1b92      	subs	r2, r2, r6
 8005e14:	6122      	str	r2, [r4, #16]
 8005e16:	464b      	mov	r3, r9
 8005e18:	4621      	mov	r1, r4
 8005e1a:	4640      	mov	r0, r8
 8005e1c:	f8cd a000 	str.w	sl, [sp]
 8005e20:	aa03      	add	r2, sp, #12
 8005e22:	f7ff fee3 	bl	8005bec <_printf_common>
 8005e26:	3001      	adds	r0, #1
 8005e28:	d14a      	bne.n	8005ec0 <_printf_i+0x1f0>
 8005e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e2e:	b004      	add	sp, #16
 8005e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	f043 0320 	orr.w	r3, r3, #32
 8005e3a:	6023      	str	r3, [r4, #0]
 8005e3c:	2778      	movs	r7, #120	@ 0x78
 8005e3e:	4832      	ldr	r0, [pc, #200]	@ (8005f08 <_printf_i+0x238>)
 8005e40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	6831      	ldr	r1, [r6, #0]
 8005e48:	061f      	lsls	r7, r3, #24
 8005e4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005e4e:	d402      	bmi.n	8005e56 <_printf_i+0x186>
 8005e50:	065f      	lsls	r7, r3, #25
 8005e52:	bf48      	it	mi
 8005e54:	b2ad      	uxthmi	r5, r5
 8005e56:	6031      	str	r1, [r6, #0]
 8005e58:	07d9      	lsls	r1, r3, #31
 8005e5a:	bf44      	itt	mi
 8005e5c:	f043 0320 	orrmi.w	r3, r3, #32
 8005e60:	6023      	strmi	r3, [r4, #0]
 8005e62:	b11d      	cbz	r5, 8005e6c <_printf_i+0x19c>
 8005e64:	2310      	movs	r3, #16
 8005e66:	e7ad      	b.n	8005dc4 <_printf_i+0xf4>
 8005e68:	4826      	ldr	r0, [pc, #152]	@ (8005f04 <_printf_i+0x234>)
 8005e6a:	e7e9      	b.n	8005e40 <_printf_i+0x170>
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	f023 0320 	bic.w	r3, r3, #32
 8005e72:	6023      	str	r3, [r4, #0]
 8005e74:	e7f6      	b.n	8005e64 <_printf_i+0x194>
 8005e76:	4616      	mov	r6, r2
 8005e78:	e7bd      	b.n	8005df6 <_printf_i+0x126>
 8005e7a:	6833      	ldr	r3, [r6, #0]
 8005e7c:	6825      	ldr	r5, [r4, #0]
 8005e7e:	1d18      	adds	r0, r3, #4
 8005e80:	6961      	ldr	r1, [r4, #20]
 8005e82:	6030      	str	r0, [r6, #0]
 8005e84:	062e      	lsls	r6, r5, #24
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	d501      	bpl.n	8005e8e <_printf_i+0x1be>
 8005e8a:	6019      	str	r1, [r3, #0]
 8005e8c:	e002      	b.n	8005e94 <_printf_i+0x1c4>
 8005e8e:	0668      	lsls	r0, r5, #25
 8005e90:	d5fb      	bpl.n	8005e8a <_printf_i+0x1ba>
 8005e92:	8019      	strh	r1, [r3, #0]
 8005e94:	2300      	movs	r3, #0
 8005e96:	4616      	mov	r6, r2
 8005e98:	6123      	str	r3, [r4, #16]
 8005e9a:	e7bc      	b.n	8005e16 <_printf_i+0x146>
 8005e9c:	6833      	ldr	r3, [r6, #0]
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	1d1a      	adds	r2, r3, #4
 8005ea2:	6032      	str	r2, [r6, #0]
 8005ea4:	681e      	ldr	r6, [r3, #0]
 8005ea6:	6862      	ldr	r2, [r4, #4]
 8005ea8:	4630      	mov	r0, r6
 8005eaa:	f000 fd2c 	bl	8006906 <memchr>
 8005eae:	b108      	cbz	r0, 8005eb4 <_printf_i+0x1e4>
 8005eb0:	1b80      	subs	r0, r0, r6
 8005eb2:	6060      	str	r0, [r4, #4]
 8005eb4:	6863      	ldr	r3, [r4, #4]
 8005eb6:	6123      	str	r3, [r4, #16]
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ebe:	e7aa      	b.n	8005e16 <_printf_i+0x146>
 8005ec0:	4632      	mov	r2, r6
 8005ec2:	4649      	mov	r1, r9
 8005ec4:	4640      	mov	r0, r8
 8005ec6:	6923      	ldr	r3, [r4, #16]
 8005ec8:	47d0      	blx	sl
 8005eca:	3001      	adds	r0, #1
 8005ecc:	d0ad      	beq.n	8005e2a <_printf_i+0x15a>
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	079b      	lsls	r3, r3, #30
 8005ed2:	d413      	bmi.n	8005efc <_printf_i+0x22c>
 8005ed4:	68e0      	ldr	r0, [r4, #12]
 8005ed6:	9b03      	ldr	r3, [sp, #12]
 8005ed8:	4298      	cmp	r0, r3
 8005eda:	bfb8      	it	lt
 8005edc:	4618      	movlt	r0, r3
 8005ede:	e7a6      	b.n	8005e2e <_printf_i+0x15e>
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	4632      	mov	r2, r6
 8005ee4:	4649      	mov	r1, r9
 8005ee6:	4640      	mov	r0, r8
 8005ee8:	47d0      	blx	sl
 8005eea:	3001      	adds	r0, #1
 8005eec:	d09d      	beq.n	8005e2a <_printf_i+0x15a>
 8005eee:	3501      	adds	r5, #1
 8005ef0:	68e3      	ldr	r3, [r4, #12]
 8005ef2:	9903      	ldr	r1, [sp, #12]
 8005ef4:	1a5b      	subs	r3, r3, r1
 8005ef6:	42ab      	cmp	r3, r5
 8005ef8:	dcf2      	bgt.n	8005ee0 <_printf_i+0x210>
 8005efa:	e7eb      	b.n	8005ed4 <_printf_i+0x204>
 8005efc:	2500      	movs	r5, #0
 8005efe:	f104 0619 	add.w	r6, r4, #25
 8005f02:	e7f5      	b.n	8005ef0 <_printf_i+0x220>
 8005f04:	0800a0c8 	.word	0x0800a0c8
 8005f08:	0800a0d9 	.word	0x0800a0d9

08005f0c <_scanf_float>:
 8005f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f10:	b087      	sub	sp, #28
 8005f12:	9303      	str	r3, [sp, #12]
 8005f14:	688b      	ldr	r3, [r1, #8]
 8005f16:	4691      	mov	r9, r2
 8005f18:	1e5a      	subs	r2, r3, #1
 8005f1a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005f1e:	bf82      	ittt	hi
 8005f20:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005f24:	eb03 0b05 	addhi.w	fp, r3, r5
 8005f28:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005f2c:	460a      	mov	r2, r1
 8005f2e:	f04f 0500 	mov.w	r5, #0
 8005f32:	bf88      	it	hi
 8005f34:	608b      	strhi	r3, [r1, #8]
 8005f36:	680b      	ldr	r3, [r1, #0]
 8005f38:	4680      	mov	r8, r0
 8005f3a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005f3e:	f842 3b1c 	str.w	r3, [r2], #28
 8005f42:	460c      	mov	r4, r1
 8005f44:	bf98      	it	ls
 8005f46:	f04f 0b00 	movls.w	fp, #0
 8005f4a:	4616      	mov	r6, r2
 8005f4c:	46aa      	mov	sl, r5
 8005f4e:	462f      	mov	r7, r5
 8005f50:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005f54:	9201      	str	r2, [sp, #4]
 8005f56:	9502      	str	r5, [sp, #8]
 8005f58:	68a2      	ldr	r2, [r4, #8]
 8005f5a:	b15a      	cbz	r2, 8005f74 <_scanf_float+0x68>
 8005f5c:	f8d9 3000 	ldr.w	r3, [r9]
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	2b4e      	cmp	r3, #78	@ 0x4e
 8005f64:	d862      	bhi.n	800602c <_scanf_float+0x120>
 8005f66:	2b40      	cmp	r3, #64	@ 0x40
 8005f68:	d83a      	bhi.n	8005fe0 <_scanf_float+0xd4>
 8005f6a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005f6e:	b2c8      	uxtb	r0, r1
 8005f70:	280e      	cmp	r0, #14
 8005f72:	d938      	bls.n	8005fe6 <_scanf_float+0xda>
 8005f74:	b11f      	cbz	r7, 8005f7e <_scanf_float+0x72>
 8005f76:	6823      	ldr	r3, [r4, #0]
 8005f78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f7c:	6023      	str	r3, [r4, #0]
 8005f7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f82:	f1ba 0f01 	cmp.w	sl, #1
 8005f86:	f200 8114 	bhi.w	80061b2 <_scanf_float+0x2a6>
 8005f8a:	9b01      	ldr	r3, [sp, #4]
 8005f8c:	429e      	cmp	r6, r3
 8005f8e:	f200 8105 	bhi.w	800619c <_scanf_float+0x290>
 8005f92:	2001      	movs	r0, #1
 8005f94:	b007      	add	sp, #28
 8005f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f9a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005f9e:	2a0d      	cmp	r2, #13
 8005fa0:	d8e8      	bhi.n	8005f74 <_scanf_float+0x68>
 8005fa2:	a101      	add	r1, pc, #4	@ (adr r1, 8005fa8 <_scanf_float+0x9c>)
 8005fa4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005fa8:	080060f1 	.word	0x080060f1
 8005fac:	08005f75 	.word	0x08005f75
 8005fb0:	08005f75 	.word	0x08005f75
 8005fb4:	08005f75 	.word	0x08005f75
 8005fb8:	0800614d 	.word	0x0800614d
 8005fbc:	08006127 	.word	0x08006127
 8005fc0:	08005f75 	.word	0x08005f75
 8005fc4:	08005f75 	.word	0x08005f75
 8005fc8:	080060ff 	.word	0x080060ff
 8005fcc:	08005f75 	.word	0x08005f75
 8005fd0:	08005f75 	.word	0x08005f75
 8005fd4:	08005f75 	.word	0x08005f75
 8005fd8:	08005f75 	.word	0x08005f75
 8005fdc:	080060bb 	.word	0x080060bb
 8005fe0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005fe4:	e7db      	b.n	8005f9e <_scanf_float+0x92>
 8005fe6:	290e      	cmp	r1, #14
 8005fe8:	d8c4      	bhi.n	8005f74 <_scanf_float+0x68>
 8005fea:	a001      	add	r0, pc, #4	@ (adr r0, 8005ff0 <_scanf_float+0xe4>)
 8005fec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005ff0:	080060ab 	.word	0x080060ab
 8005ff4:	08005f75 	.word	0x08005f75
 8005ff8:	080060ab 	.word	0x080060ab
 8005ffc:	0800613b 	.word	0x0800613b
 8006000:	08005f75 	.word	0x08005f75
 8006004:	0800604d 	.word	0x0800604d
 8006008:	08006091 	.word	0x08006091
 800600c:	08006091 	.word	0x08006091
 8006010:	08006091 	.word	0x08006091
 8006014:	08006091 	.word	0x08006091
 8006018:	08006091 	.word	0x08006091
 800601c:	08006091 	.word	0x08006091
 8006020:	08006091 	.word	0x08006091
 8006024:	08006091 	.word	0x08006091
 8006028:	08006091 	.word	0x08006091
 800602c:	2b6e      	cmp	r3, #110	@ 0x6e
 800602e:	d809      	bhi.n	8006044 <_scanf_float+0x138>
 8006030:	2b60      	cmp	r3, #96	@ 0x60
 8006032:	d8b2      	bhi.n	8005f9a <_scanf_float+0x8e>
 8006034:	2b54      	cmp	r3, #84	@ 0x54
 8006036:	d07b      	beq.n	8006130 <_scanf_float+0x224>
 8006038:	2b59      	cmp	r3, #89	@ 0x59
 800603a:	d19b      	bne.n	8005f74 <_scanf_float+0x68>
 800603c:	2d07      	cmp	r5, #7
 800603e:	d199      	bne.n	8005f74 <_scanf_float+0x68>
 8006040:	2508      	movs	r5, #8
 8006042:	e02f      	b.n	80060a4 <_scanf_float+0x198>
 8006044:	2b74      	cmp	r3, #116	@ 0x74
 8006046:	d073      	beq.n	8006130 <_scanf_float+0x224>
 8006048:	2b79      	cmp	r3, #121	@ 0x79
 800604a:	e7f6      	b.n	800603a <_scanf_float+0x12e>
 800604c:	6821      	ldr	r1, [r4, #0]
 800604e:	05c8      	lsls	r0, r1, #23
 8006050:	d51e      	bpl.n	8006090 <_scanf_float+0x184>
 8006052:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006056:	6021      	str	r1, [r4, #0]
 8006058:	3701      	adds	r7, #1
 800605a:	f1bb 0f00 	cmp.w	fp, #0
 800605e:	d003      	beq.n	8006068 <_scanf_float+0x15c>
 8006060:	3201      	adds	r2, #1
 8006062:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006066:	60a2      	str	r2, [r4, #8]
 8006068:	68a3      	ldr	r3, [r4, #8]
 800606a:	3b01      	subs	r3, #1
 800606c:	60a3      	str	r3, [r4, #8]
 800606e:	6923      	ldr	r3, [r4, #16]
 8006070:	3301      	adds	r3, #1
 8006072:	6123      	str	r3, [r4, #16]
 8006074:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006078:	3b01      	subs	r3, #1
 800607a:	2b00      	cmp	r3, #0
 800607c:	f8c9 3004 	str.w	r3, [r9, #4]
 8006080:	f340 8083 	ble.w	800618a <_scanf_float+0x27e>
 8006084:	f8d9 3000 	ldr.w	r3, [r9]
 8006088:	3301      	adds	r3, #1
 800608a:	f8c9 3000 	str.w	r3, [r9]
 800608e:	e763      	b.n	8005f58 <_scanf_float+0x4c>
 8006090:	eb1a 0105 	adds.w	r1, sl, r5
 8006094:	f47f af6e 	bne.w	8005f74 <_scanf_float+0x68>
 8006098:	460d      	mov	r5, r1
 800609a:	468a      	mov	sl, r1
 800609c:	6822      	ldr	r2, [r4, #0]
 800609e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80060a2:	6022      	str	r2, [r4, #0]
 80060a4:	f806 3b01 	strb.w	r3, [r6], #1
 80060a8:	e7de      	b.n	8006068 <_scanf_float+0x15c>
 80060aa:	6822      	ldr	r2, [r4, #0]
 80060ac:	0610      	lsls	r0, r2, #24
 80060ae:	f57f af61 	bpl.w	8005f74 <_scanf_float+0x68>
 80060b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80060b6:	6022      	str	r2, [r4, #0]
 80060b8:	e7f4      	b.n	80060a4 <_scanf_float+0x198>
 80060ba:	f1ba 0f00 	cmp.w	sl, #0
 80060be:	d10c      	bne.n	80060da <_scanf_float+0x1ce>
 80060c0:	b977      	cbnz	r7, 80060e0 <_scanf_float+0x1d4>
 80060c2:	6822      	ldr	r2, [r4, #0]
 80060c4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80060c8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80060cc:	d108      	bne.n	80060e0 <_scanf_float+0x1d4>
 80060ce:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80060d2:	f04f 0a01 	mov.w	sl, #1
 80060d6:	6022      	str	r2, [r4, #0]
 80060d8:	e7e4      	b.n	80060a4 <_scanf_float+0x198>
 80060da:	f1ba 0f02 	cmp.w	sl, #2
 80060de:	d051      	beq.n	8006184 <_scanf_float+0x278>
 80060e0:	2d01      	cmp	r5, #1
 80060e2:	d002      	beq.n	80060ea <_scanf_float+0x1de>
 80060e4:	2d04      	cmp	r5, #4
 80060e6:	f47f af45 	bne.w	8005f74 <_scanf_float+0x68>
 80060ea:	3501      	adds	r5, #1
 80060ec:	b2ed      	uxtb	r5, r5
 80060ee:	e7d9      	b.n	80060a4 <_scanf_float+0x198>
 80060f0:	f1ba 0f01 	cmp.w	sl, #1
 80060f4:	f47f af3e 	bne.w	8005f74 <_scanf_float+0x68>
 80060f8:	f04f 0a02 	mov.w	sl, #2
 80060fc:	e7d2      	b.n	80060a4 <_scanf_float+0x198>
 80060fe:	b975      	cbnz	r5, 800611e <_scanf_float+0x212>
 8006100:	2f00      	cmp	r7, #0
 8006102:	f47f af38 	bne.w	8005f76 <_scanf_float+0x6a>
 8006106:	6822      	ldr	r2, [r4, #0]
 8006108:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800610c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006110:	f040 80ff 	bne.w	8006312 <_scanf_float+0x406>
 8006114:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006118:	2501      	movs	r5, #1
 800611a:	6022      	str	r2, [r4, #0]
 800611c:	e7c2      	b.n	80060a4 <_scanf_float+0x198>
 800611e:	2d03      	cmp	r5, #3
 8006120:	d0e3      	beq.n	80060ea <_scanf_float+0x1de>
 8006122:	2d05      	cmp	r5, #5
 8006124:	e7df      	b.n	80060e6 <_scanf_float+0x1da>
 8006126:	2d02      	cmp	r5, #2
 8006128:	f47f af24 	bne.w	8005f74 <_scanf_float+0x68>
 800612c:	2503      	movs	r5, #3
 800612e:	e7b9      	b.n	80060a4 <_scanf_float+0x198>
 8006130:	2d06      	cmp	r5, #6
 8006132:	f47f af1f 	bne.w	8005f74 <_scanf_float+0x68>
 8006136:	2507      	movs	r5, #7
 8006138:	e7b4      	b.n	80060a4 <_scanf_float+0x198>
 800613a:	6822      	ldr	r2, [r4, #0]
 800613c:	0591      	lsls	r1, r2, #22
 800613e:	f57f af19 	bpl.w	8005f74 <_scanf_float+0x68>
 8006142:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006146:	6022      	str	r2, [r4, #0]
 8006148:	9702      	str	r7, [sp, #8]
 800614a:	e7ab      	b.n	80060a4 <_scanf_float+0x198>
 800614c:	6822      	ldr	r2, [r4, #0]
 800614e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006152:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006156:	d005      	beq.n	8006164 <_scanf_float+0x258>
 8006158:	0550      	lsls	r0, r2, #21
 800615a:	f57f af0b 	bpl.w	8005f74 <_scanf_float+0x68>
 800615e:	2f00      	cmp	r7, #0
 8006160:	f000 80d7 	beq.w	8006312 <_scanf_float+0x406>
 8006164:	0591      	lsls	r1, r2, #22
 8006166:	bf58      	it	pl
 8006168:	9902      	ldrpl	r1, [sp, #8]
 800616a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800616e:	bf58      	it	pl
 8006170:	1a79      	subpl	r1, r7, r1
 8006172:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006176:	f04f 0700 	mov.w	r7, #0
 800617a:	bf58      	it	pl
 800617c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006180:	6022      	str	r2, [r4, #0]
 8006182:	e78f      	b.n	80060a4 <_scanf_float+0x198>
 8006184:	f04f 0a03 	mov.w	sl, #3
 8006188:	e78c      	b.n	80060a4 <_scanf_float+0x198>
 800618a:	4649      	mov	r1, r9
 800618c:	4640      	mov	r0, r8
 800618e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006192:	4798      	blx	r3
 8006194:	2800      	cmp	r0, #0
 8006196:	f43f aedf 	beq.w	8005f58 <_scanf_float+0x4c>
 800619a:	e6eb      	b.n	8005f74 <_scanf_float+0x68>
 800619c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061a0:	464a      	mov	r2, r9
 80061a2:	4640      	mov	r0, r8
 80061a4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80061a8:	4798      	blx	r3
 80061aa:	6923      	ldr	r3, [r4, #16]
 80061ac:	3b01      	subs	r3, #1
 80061ae:	6123      	str	r3, [r4, #16]
 80061b0:	e6eb      	b.n	8005f8a <_scanf_float+0x7e>
 80061b2:	1e6b      	subs	r3, r5, #1
 80061b4:	2b06      	cmp	r3, #6
 80061b6:	d824      	bhi.n	8006202 <_scanf_float+0x2f6>
 80061b8:	2d02      	cmp	r5, #2
 80061ba:	d836      	bhi.n	800622a <_scanf_float+0x31e>
 80061bc:	9b01      	ldr	r3, [sp, #4]
 80061be:	429e      	cmp	r6, r3
 80061c0:	f67f aee7 	bls.w	8005f92 <_scanf_float+0x86>
 80061c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061c8:	464a      	mov	r2, r9
 80061ca:	4640      	mov	r0, r8
 80061cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80061d0:	4798      	blx	r3
 80061d2:	6923      	ldr	r3, [r4, #16]
 80061d4:	3b01      	subs	r3, #1
 80061d6:	6123      	str	r3, [r4, #16]
 80061d8:	e7f0      	b.n	80061bc <_scanf_float+0x2b0>
 80061da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061de:	464a      	mov	r2, r9
 80061e0:	4640      	mov	r0, r8
 80061e2:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80061e6:	4798      	blx	r3
 80061e8:	6923      	ldr	r3, [r4, #16]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	6123      	str	r3, [r4, #16]
 80061ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80061f2:	fa5f fa8a 	uxtb.w	sl, sl
 80061f6:	f1ba 0f02 	cmp.w	sl, #2
 80061fa:	d1ee      	bne.n	80061da <_scanf_float+0x2ce>
 80061fc:	3d03      	subs	r5, #3
 80061fe:	b2ed      	uxtb	r5, r5
 8006200:	1b76      	subs	r6, r6, r5
 8006202:	6823      	ldr	r3, [r4, #0]
 8006204:	05da      	lsls	r2, r3, #23
 8006206:	d530      	bpl.n	800626a <_scanf_float+0x35e>
 8006208:	055b      	lsls	r3, r3, #21
 800620a:	d511      	bpl.n	8006230 <_scanf_float+0x324>
 800620c:	9b01      	ldr	r3, [sp, #4]
 800620e:	429e      	cmp	r6, r3
 8006210:	f67f aebf 	bls.w	8005f92 <_scanf_float+0x86>
 8006214:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006218:	464a      	mov	r2, r9
 800621a:	4640      	mov	r0, r8
 800621c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006220:	4798      	blx	r3
 8006222:	6923      	ldr	r3, [r4, #16]
 8006224:	3b01      	subs	r3, #1
 8006226:	6123      	str	r3, [r4, #16]
 8006228:	e7f0      	b.n	800620c <_scanf_float+0x300>
 800622a:	46aa      	mov	sl, r5
 800622c:	46b3      	mov	fp, r6
 800622e:	e7de      	b.n	80061ee <_scanf_float+0x2e2>
 8006230:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006234:	6923      	ldr	r3, [r4, #16]
 8006236:	2965      	cmp	r1, #101	@ 0x65
 8006238:	f103 33ff 	add.w	r3, r3, #4294967295
 800623c:	f106 35ff 	add.w	r5, r6, #4294967295
 8006240:	6123      	str	r3, [r4, #16]
 8006242:	d00c      	beq.n	800625e <_scanf_float+0x352>
 8006244:	2945      	cmp	r1, #69	@ 0x45
 8006246:	d00a      	beq.n	800625e <_scanf_float+0x352>
 8006248:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800624c:	464a      	mov	r2, r9
 800624e:	4640      	mov	r0, r8
 8006250:	4798      	blx	r3
 8006252:	6923      	ldr	r3, [r4, #16]
 8006254:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006258:	3b01      	subs	r3, #1
 800625a:	1eb5      	subs	r5, r6, #2
 800625c:	6123      	str	r3, [r4, #16]
 800625e:	464a      	mov	r2, r9
 8006260:	4640      	mov	r0, r8
 8006262:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006266:	4798      	blx	r3
 8006268:	462e      	mov	r6, r5
 800626a:	6822      	ldr	r2, [r4, #0]
 800626c:	f012 0210 	ands.w	r2, r2, #16
 8006270:	d001      	beq.n	8006276 <_scanf_float+0x36a>
 8006272:	2000      	movs	r0, #0
 8006274:	e68e      	b.n	8005f94 <_scanf_float+0x88>
 8006276:	7032      	strb	r2, [r6, #0]
 8006278:	6823      	ldr	r3, [r4, #0]
 800627a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800627e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006282:	d125      	bne.n	80062d0 <_scanf_float+0x3c4>
 8006284:	9b02      	ldr	r3, [sp, #8]
 8006286:	429f      	cmp	r7, r3
 8006288:	d00a      	beq.n	80062a0 <_scanf_float+0x394>
 800628a:	1bda      	subs	r2, r3, r7
 800628c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006290:	429e      	cmp	r6, r3
 8006292:	bf28      	it	cs
 8006294:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006298:	4630      	mov	r0, r6
 800629a:	491f      	ldr	r1, [pc, #124]	@ (8006318 <_scanf_float+0x40c>)
 800629c:	f000 f9ba 	bl	8006614 <siprintf>
 80062a0:	2200      	movs	r2, #0
 80062a2:	4640      	mov	r0, r8
 80062a4:	9901      	ldr	r1, [sp, #4]
 80062a6:	f002 fd3f 	bl	8008d28 <_strtod_r>
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	6825      	ldr	r5, [r4, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f015 0f02 	tst.w	r5, #2
 80062b4:	4606      	mov	r6, r0
 80062b6:	460f      	mov	r7, r1
 80062b8:	f103 0204 	add.w	r2, r3, #4
 80062bc:	d015      	beq.n	80062ea <_scanf_float+0x3de>
 80062be:	9903      	ldr	r1, [sp, #12]
 80062c0:	600a      	str	r2, [r1, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	e9c3 6700 	strd	r6, r7, [r3]
 80062c8:	68e3      	ldr	r3, [r4, #12]
 80062ca:	3301      	adds	r3, #1
 80062cc:	60e3      	str	r3, [r4, #12]
 80062ce:	e7d0      	b.n	8006272 <_scanf_float+0x366>
 80062d0:	9b04      	ldr	r3, [sp, #16]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0e4      	beq.n	80062a0 <_scanf_float+0x394>
 80062d6:	9905      	ldr	r1, [sp, #20]
 80062d8:	230a      	movs	r3, #10
 80062da:	4640      	mov	r0, r8
 80062dc:	3101      	adds	r1, #1
 80062de:	f002 fda3 	bl	8008e28 <_strtol_r>
 80062e2:	9b04      	ldr	r3, [sp, #16]
 80062e4:	9e05      	ldr	r6, [sp, #20]
 80062e6:	1ac2      	subs	r2, r0, r3
 80062e8:	e7d0      	b.n	800628c <_scanf_float+0x380>
 80062ea:	076d      	lsls	r5, r5, #29
 80062ec:	d4e7      	bmi.n	80062be <_scanf_float+0x3b2>
 80062ee:	9d03      	ldr	r5, [sp, #12]
 80062f0:	602a      	str	r2, [r5, #0]
 80062f2:	681d      	ldr	r5, [r3, #0]
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
 80062f8:	f7fa fb88 	bl	8000a0c <__aeabi_dcmpun>
 80062fc:	b120      	cbz	r0, 8006308 <_scanf_float+0x3fc>
 80062fe:	4807      	ldr	r0, [pc, #28]	@ (800631c <_scanf_float+0x410>)
 8006300:	f000 fb10 	bl	8006924 <nanf>
 8006304:	6028      	str	r0, [r5, #0]
 8006306:	e7df      	b.n	80062c8 <_scanf_float+0x3bc>
 8006308:	4630      	mov	r0, r6
 800630a:	4639      	mov	r1, r7
 800630c:	f7fa fbdc 	bl	8000ac8 <__aeabi_d2f>
 8006310:	e7f8      	b.n	8006304 <_scanf_float+0x3f8>
 8006312:	2700      	movs	r7, #0
 8006314:	e633      	b.n	8005f7e <_scanf_float+0x72>
 8006316:	bf00      	nop
 8006318:	0800a0ea 	.word	0x0800a0ea
 800631c:	0800a0b5 	.word	0x0800a0b5

08006320 <std>:
 8006320:	2300      	movs	r3, #0
 8006322:	b510      	push	{r4, lr}
 8006324:	4604      	mov	r4, r0
 8006326:	e9c0 3300 	strd	r3, r3, [r0]
 800632a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800632e:	6083      	str	r3, [r0, #8]
 8006330:	8181      	strh	r1, [r0, #12]
 8006332:	6643      	str	r3, [r0, #100]	@ 0x64
 8006334:	81c2      	strh	r2, [r0, #14]
 8006336:	6183      	str	r3, [r0, #24]
 8006338:	4619      	mov	r1, r3
 800633a:	2208      	movs	r2, #8
 800633c:	305c      	adds	r0, #92	@ 0x5c
 800633e:	f000 fa63 	bl	8006808 <memset>
 8006342:	4b0d      	ldr	r3, [pc, #52]	@ (8006378 <std+0x58>)
 8006344:	6224      	str	r4, [r4, #32]
 8006346:	6263      	str	r3, [r4, #36]	@ 0x24
 8006348:	4b0c      	ldr	r3, [pc, #48]	@ (800637c <std+0x5c>)
 800634a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800634c:	4b0c      	ldr	r3, [pc, #48]	@ (8006380 <std+0x60>)
 800634e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006350:	4b0c      	ldr	r3, [pc, #48]	@ (8006384 <std+0x64>)
 8006352:	6323      	str	r3, [r4, #48]	@ 0x30
 8006354:	4b0c      	ldr	r3, [pc, #48]	@ (8006388 <std+0x68>)
 8006356:	429c      	cmp	r4, r3
 8006358:	d006      	beq.n	8006368 <std+0x48>
 800635a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800635e:	4294      	cmp	r4, r2
 8006360:	d002      	beq.n	8006368 <std+0x48>
 8006362:	33d0      	adds	r3, #208	@ 0xd0
 8006364:	429c      	cmp	r4, r3
 8006366:	d105      	bne.n	8006374 <std+0x54>
 8006368:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800636c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006370:	f000 bac6 	b.w	8006900 <__retarget_lock_init_recursive>
 8006374:	bd10      	pop	{r4, pc}
 8006376:	bf00      	nop
 8006378:	08006659 	.word	0x08006659
 800637c:	0800667b 	.word	0x0800667b
 8006380:	080066b3 	.word	0x080066b3
 8006384:	080066d7 	.word	0x080066d7
 8006388:	2000032c 	.word	0x2000032c

0800638c <stdio_exit_handler>:
 800638c:	4a02      	ldr	r2, [pc, #8]	@ (8006398 <stdio_exit_handler+0xc>)
 800638e:	4903      	ldr	r1, [pc, #12]	@ (800639c <stdio_exit_handler+0x10>)
 8006390:	4803      	ldr	r0, [pc, #12]	@ (80063a0 <stdio_exit_handler+0x14>)
 8006392:	f000 b87b 	b.w	800648c <_fwalk_sglue>
 8006396:	bf00      	nop
 8006398:	2000000c 	.word	0x2000000c
 800639c:	0800945d 	.word	0x0800945d
 80063a0:	2000001c 	.word	0x2000001c

080063a4 <cleanup_stdio>:
 80063a4:	6841      	ldr	r1, [r0, #4]
 80063a6:	4b0c      	ldr	r3, [pc, #48]	@ (80063d8 <cleanup_stdio+0x34>)
 80063a8:	b510      	push	{r4, lr}
 80063aa:	4299      	cmp	r1, r3
 80063ac:	4604      	mov	r4, r0
 80063ae:	d001      	beq.n	80063b4 <cleanup_stdio+0x10>
 80063b0:	f003 f854 	bl	800945c <_fflush_r>
 80063b4:	68a1      	ldr	r1, [r4, #8]
 80063b6:	4b09      	ldr	r3, [pc, #36]	@ (80063dc <cleanup_stdio+0x38>)
 80063b8:	4299      	cmp	r1, r3
 80063ba:	d002      	beq.n	80063c2 <cleanup_stdio+0x1e>
 80063bc:	4620      	mov	r0, r4
 80063be:	f003 f84d 	bl	800945c <_fflush_r>
 80063c2:	68e1      	ldr	r1, [r4, #12]
 80063c4:	4b06      	ldr	r3, [pc, #24]	@ (80063e0 <cleanup_stdio+0x3c>)
 80063c6:	4299      	cmp	r1, r3
 80063c8:	d004      	beq.n	80063d4 <cleanup_stdio+0x30>
 80063ca:	4620      	mov	r0, r4
 80063cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063d0:	f003 b844 	b.w	800945c <_fflush_r>
 80063d4:	bd10      	pop	{r4, pc}
 80063d6:	bf00      	nop
 80063d8:	2000032c 	.word	0x2000032c
 80063dc:	20000394 	.word	0x20000394
 80063e0:	200003fc 	.word	0x200003fc

080063e4 <global_stdio_init.part.0>:
 80063e4:	b510      	push	{r4, lr}
 80063e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006414 <global_stdio_init.part.0+0x30>)
 80063e8:	4c0b      	ldr	r4, [pc, #44]	@ (8006418 <global_stdio_init.part.0+0x34>)
 80063ea:	4a0c      	ldr	r2, [pc, #48]	@ (800641c <global_stdio_init.part.0+0x38>)
 80063ec:	4620      	mov	r0, r4
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	2104      	movs	r1, #4
 80063f2:	2200      	movs	r2, #0
 80063f4:	f7ff ff94 	bl	8006320 <std>
 80063f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80063fc:	2201      	movs	r2, #1
 80063fe:	2109      	movs	r1, #9
 8006400:	f7ff ff8e 	bl	8006320 <std>
 8006404:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006408:	2202      	movs	r2, #2
 800640a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800640e:	2112      	movs	r1, #18
 8006410:	f7ff bf86 	b.w	8006320 <std>
 8006414:	20000464 	.word	0x20000464
 8006418:	2000032c 	.word	0x2000032c
 800641c:	0800638d 	.word	0x0800638d

08006420 <__sfp_lock_acquire>:
 8006420:	4801      	ldr	r0, [pc, #4]	@ (8006428 <__sfp_lock_acquire+0x8>)
 8006422:	f000 ba6e 	b.w	8006902 <__retarget_lock_acquire_recursive>
 8006426:	bf00      	nop
 8006428:	2000046d 	.word	0x2000046d

0800642c <__sfp_lock_release>:
 800642c:	4801      	ldr	r0, [pc, #4]	@ (8006434 <__sfp_lock_release+0x8>)
 800642e:	f000 ba69 	b.w	8006904 <__retarget_lock_release_recursive>
 8006432:	bf00      	nop
 8006434:	2000046d 	.word	0x2000046d

08006438 <__sinit>:
 8006438:	b510      	push	{r4, lr}
 800643a:	4604      	mov	r4, r0
 800643c:	f7ff fff0 	bl	8006420 <__sfp_lock_acquire>
 8006440:	6a23      	ldr	r3, [r4, #32]
 8006442:	b11b      	cbz	r3, 800644c <__sinit+0x14>
 8006444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006448:	f7ff bff0 	b.w	800642c <__sfp_lock_release>
 800644c:	4b04      	ldr	r3, [pc, #16]	@ (8006460 <__sinit+0x28>)
 800644e:	6223      	str	r3, [r4, #32]
 8006450:	4b04      	ldr	r3, [pc, #16]	@ (8006464 <__sinit+0x2c>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1f5      	bne.n	8006444 <__sinit+0xc>
 8006458:	f7ff ffc4 	bl	80063e4 <global_stdio_init.part.0>
 800645c:	e7f2      	b.n	8006444 <__sinit+0xc>
 800645e:	bf00      	nop
 8006460:	080063a5 	.word	0x080063a5
 8006464:	20000464 	.word	0x20000464

08006468 <fiprintf>:
 8006468:	b40e      	push	{r1, r2, r3}
 800646a:	b503      	push	{r0, r1, lr}
 800646c:	4601      	mov	r1, r0
 800646e:	ab03      	add	r3, sp, #12
 8006470:	4805      	ldr	r0, [pc, #20]	@ (8006488 <fiprintf+0x20>)
 8006472:	f853 2b04 	ldr.w	r2, [r3], #4
 8006476:	6800      	ldr	r0, [r0, #0]
 8006478:	9301      	str	r3, [sp, #4]
 800647a:	f002 fe57 	bl	800912c <_vfiprintf_r>
 800647e:	b002      	add	sp, #8
 8006480:	f85d eb04 	ldr.w	lr, [sp], #4
 8006484:	b003      	add	sp, #12
 8006486:	4770      	bx	lr
 8006488:	20000018 	.word	0x20000018

0800648c <_fwalk_sglue>:
 800648c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006490:	4607      	mov	r7, r0
 8006492:	4688      	mov	r8, r1
 8006494:	4614      	mov	r4, r2
 8006496:	2600      	movs	r6, #0
 8006498:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800649c:	f1b9 0901 	subs.w	r9, r9, #1
 80064a0:	d505      	bpl.n	80064ae <_fwalk_sglue+0x22>
 80064a2:	6824      	ldr	r4, [r4, #0]
 80064a4:	2c00      	cmp	r4, #0
 80064a6:	d1f7      	bne.n	8006498 <_fwalk_sglue+0xc>
 80064a8:	4630      	mov	r0, r6
 80064aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ae:	89ab      	ldrh	r3, [r5, #12]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d907      	bls.n	80064c4 <_fwalk_sglue+0x38>
 80064b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80064b8:	3301      	adds	r3, #1
 80064ba:	d003      	beq.n	80064c4 <_fwalk_sglue+0x38>
 80064bc:	4629      	mov	r1, r5
 80064be:	4638      	mov	r0, r7
 80064c0:	47c0      	blx	r8
 80064c2:	4306      	orrs	r6, r0
 80064c4:	3568      	adds	r5, #104	@ 0x68
 80064c6:	e7e9      	b.n	800649c <_fwalk_sglue+0x10>

080064c8 <iprintf>:
 80064c8:	b40f      	push	{r0, r1, r2, r3}
 80064ca:	b507      	push	{r0, r1, r2, lr}
 80064cc:	4906      	ldr	r1, [pc, #24]	@ (80064e8 <iprintf+0x20>)
 80064ce:	ab04      	add	r3, sp, #16
 80064d0:	6808      	ldr	r0, [r1, #0]
 80064d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80064d6:	6881      	ldr	r1, [r0, #8]
 80064d8:	9301      	str	r3, [sp, #4]
 80064da:	f002 fe27 	bl	800912c <_vfiprintf_r>
 80064de:	b003      	add	sp, #12
 80064e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80064e4:	b004      	add	sp, #16
 80064e6:	4770      	bx	lr
 80064e8:	20000018 	.word	0x20000018

080064ec <_puts_r>:
 80064ec:	6a03      	ldr	r3, [r0, #32]
 80064ee:	b570      	push	{r4, r5, r6, lr}
 80064f0:	4605      	mov	r5, r0
 80064f2:	460e      	mov	r6, r1
 80064f4:	6884      	ldr	r4, [r0, #8]
 80064f6:	b90b      	cbnz	r3, 80064fc <_puts_r+0x10>
 80064f8:	f7ff ff9e 	bl	8006438 <__sinit>
 80064fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80064fe:	07db      	lsls	r3, r3, #31
 8006500:	d405      	bmi.n	800650e <_puts_r+0x22>
 8006502:	89a3      	ldrh	r3, [r4, #12]
 8006504:	0598      	lsls	r0, r3, #22
 8006506:	d402      	bmi.n	800650e <_puts_r+0x22>
 8006508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800650a:	f000 f9fa 	bl	8006902 <__retarget_lock_acquire_recursive>
 800650e:	89a3      	ldrh	r3, [r4, #12]
 8006510:	0719      	lsls	r1, r3, #28
 8006512:	d502      	bpl.n	800651a <_puts_r+0x2e>
 8006514:	6923      	ldr	r3, [r4, #16]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d135      	bne.n	8006586 <_puts_r+0x9a>
 800651a:	4621      	mov	r1, r4
 800651c:	4628      	mov	r0, r5
 800651e:	f000 f91d 	bl	800675c <__swsetup_r>
 8006522:	b380      	cbz	r0, 8006586 <_puts_r+0x9a>
 8006524:	f04f 35ff 	mov.w	r5, #4294967295
 8006528:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800652a:	07da      	lsls	r2, r3, #31
 800652c:	d405      	bmi.n	800653a <_puts_r+0x4e>
 800652e:	89a3      	ldrh	r3, [r4, #12]
 8006530:	059b      	lsls	r3, r3, #22
 8006532:	d402      	bmi.n	800653a <_puts_r+0x4e>
 8006534:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006536:	f000 f9e5 	bl	8006904 <__retarget_lock_release_recursive>
 800653a:	4628      	mov	r0, r5
 800653c:	bd70      	pop	{r4, r5, r6, pc}
 800653e:	2b00      	cmp	r3, #0
 8006540:	da04      	bge.n	800654c <_puts_r+0x60>
 8006542:	69a2      	ldr	r2, [r4, #24]
 8006544:	429a      	cmp	r2, r3
 8006546:	dc17      	bgt.n	8006578 <_puts_r+0x8c>
 8006548:	290a      	cmp	r1, #10
 800654a:	d015      	beq.n	8006578 <_puts_r+0x8c>
 800654c:	6823      	ldr	r3, [r4, #0]
 800654e:	1c5a      	adds	r2, r3, #1
 8006550:	6022      	str	r2, [r4, #0]
 8006552:	7019      	strb	r1, [r3, #0]
 8006554:	68a3      	ldr	r3, [r4, #8]
 8006556:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800655a:	3b01      	subs	r3, #1
 800655c:	60a3      	str	r3, [r4, #8]
 800655e:	2900      	cmp	r1, #0
 8006560:	d1ed      	bne.n	800653e <_puts_r+0x52>
 8006562:	2b00      	cmp	r3, #0
 8006564:	da11      	bge.n	800658a <_puts_r+0x9e>
 8006566:	4622      	mov	r2, r4
 8006568:	210a      	movs	r1, #10
 800656a:	4628      	mov	r0, r5
 800656c:	f000 f8b7 	bl	80066de <__swbuf_r>
 8006570:	3001      	adds	r0, #1
 8006572:	d0d7      	beq.n	8006524 <_puts_r+0x38>
 8006574:	250a      	movs	r5, #10
 8006576:	e7d7      	b.n	8006528 <_puts_r+0x3c>
 8006578:	4622      	mov	r2, r4
 800657a:	4628      	mov	r0, r5
 800657c:	f000 f8af 	bl	80066de <__swbuf_r>
 8006580:	3001      	adds	r0, #1
 8006582:	d1e7      	bne.n	8006554 <_puts_r+0x68>
 8006584:	e7ce      	b.n	8006524 <_puts_r+0x38>
 8006586:	3e01      	subs	r6, #1
 8006588:	e7e4      	b.n	8006554 <_puts_r+0x68>
 800658a:	6823      	ldr	r3, [r4, #0]
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	6022      	str	r2, [r4, #0]
 8006590:	220a      	movs	r2, #10
 8006592:	701a      	strb	r2, [r3, #0]
 8006594:	e7ee      	b.n	8006574 <_puts_r+0x88>
	...

08006598 <puts>:
 8006598:	4b02      	ldr	r3, [pc, #8]	@ (80065a4 <puts+0xc>)
 800659a:	4601      	mov	r1, r0
 800659c:	6818      	ldr	r0, [r3, #0]
 800659e:	f7ff bfa5 	b.w	80064ec <_puts_r>
 80065a2:	bf00      	nop
 80065a4:	20000018 	.word	0x20000018

080065a8 <sniprintf>:
 80065a8:	b40c      	push	{r2, r3}
 80065aa:	b530      	push	{r4, r5, lr}
 80065ac:	4b18      	ldr	r3, [pc, #96]	@ (8006610 <sniprintf+0x68>)
 80065ae:	1e0c      	subs	r4, r1, #0
 80065b0:	681d      	ldr	r5, [r3, #0]
 80065b2:	b09d      	sub	sp, #116	@ 0x74
 80065b4:	da08      	bge.n	80065c8 <sniprintf+0x20>
 80065b6:	238b      	movs	r3, #139	@ 0x8b
 80065b8:	f04f 30ff 	mov.w	r0, #4294967295
 80065bc:	602b      	str	r3, [r5, #0]
 80065be:	b01d      	add	sp, #116	@ 0x74
 80065c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065c4:	b002      	add	sp, #8
 80065c6:	4770      	bx	lr
 80065c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80065cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80065d0:	f04f 0300 	mov.w	r3, #0
 80065d4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80065d6:	bf0c      	ite	eq
 80065d8:	4623      	moveq	r3, r4
 80065da:	f104 33ff 	addne.w	r3, r4, #4294967295
 80065de:	9304      	str	r3, [sp, #16]
 80065e0:	9307      	str	r3, [sp, #28]
 80065e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065e6:	9002      	str	r0, [sp, #8]
 80065e8:	9006      	str	r0, [sp, #24]
 80065ea:	f8ad 3016 	strh.w	r3, [sp, #22]
 80065ee:	4628      	mov	r0, r5
 80065f0:	ab21      	add	r3, sp, #132	@ 0x84
 80065f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80065f4:	a902      	add	r1, sp, #8
 80065f6:	9301      	str	r3, [sp, #4]
 80065f8:	f002 fc74 	bl	8008ee4 <_svfiprintf_r>
 80065fc:	1c43      	adds	r3, r0, #1
 80065fe:	bfbc      	itt	lt
 8006600:	238b      	movlt	r3, #139	@ 0x8b
 8006602:	602b      	strlt	r3, [r5, #0]
 8006604:	2c00      	cmp	r4, #0
 8006606:	d0da      	beq.n	80065be <sniprintf+0x16>
 8006608:	2200      	movs	r2, #0
 800660a:	9b02      	ldr	r3, [sp, #8]
 800660c:	701a      	strb	r2, [r3, #0]
 800660e:	e7d6      	b.n	80065be <sniprintf+0x16>
 8006610:	20000018 	.word	0x20000018

08006614 <siprintf>:
 8006614:	b40e      	push	{r1, r2, r3}
 8006616:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800661a:	b510      	push	{r4, lr}
 800661c:	2400      	movs	r4, #0
 800661e:	b09d      	sub	sp, #116	@ 0x74
 8006620:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006622:	9002      	str	r0, [sp, #8]
 8006624:	9006      	str	r0, [sp, #24]
 8006626:	9107      	str	r1, [sp, #28]
 8006628:	9104      	str	r1, [sp, #16]
 800662a:	4809      	ldr	r0, [pc, #36]	@ (8006650 <siprintf+0x3c>)
 800662c:	4909      	ldr	r1, [pc, #36]	@ (8006654 <siprintf+0x40>)
 800662e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006632:	9105      	str	r1, [sp, #20]
 8006634:	6800      	ldr	r0, [r0, #0]
 8006636:	a902      	add	r1, sp, #8
 8006638:	9301      	str	r3, [sp, #4]
 800663a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800663c:	f002 fc52 	bl	8008ee4 <_svfiprintf_r>
 8006640:	9b02      	ldr	r3, [sp, #8]
 8006642:	701c      	strb	r4, [r3, #0]
 8006644:	b01d      	add	sp, #116	@ 0x74
 8006646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800664a:	b003      	add	sp, #12
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	20000018 	.word	0x20000018
 8006654:	ffff0208 	.word	0xffff0208

08006658 <__sread>:
 8006658:	b510      	push	{r4, lr}
 800665a:	460c      	mov	r4, r1
 800665c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006660:	f000 f900 	bl	8006864 <_read_r>
 8006664:	2800      	cmp	r0, #0
 8006666:	bfab      	itete	ge
 8006668:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800666a:	89a3      	ldrhlt	r3, [r4, #12]
 800666c:	181b      	addge	r3, r3, r0
 800666e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006672:	bfac      	ite	ge
 8006674:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006676:	81a3      	strhlt	r3, [r4, #12]
 8006678:	bd10      	pop	{r4, pc}

0800667a <__swrite>:
 800667a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800667e:	461f      	mov	r7, r3
 8006680:	898b      	ldrh	r3, [r1, #12]
 8006682:	4605      	mov	r5, r0
 8006684:	05db      	lsls	r3, r3, #23
 8006686:	460c      	mov	r4, r1
 8006688:	4616      	mov	r6, r2
 800668a:	d505      	bpl.n	8006698 <__swrite+0x1e>
 800668c:	2302      	movs	r3, #2
 800668e:	2200      	movs	r2, #0
 8006690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006694:	f000 f8d4 	bl	8006840 <_lseek_r>
 8006698:	89a3      	ldrh	r3, [r4, #12]
 800669a:	4632      	mov	r2, r6
 800669c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066a0:	81a3      	strh	r3, [r4, #12]
 80066a2:	4628      	mov	r0, r5
 80066a4:	463b      	mov	r3, r7
 80066a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066ae:	f000 b8eb 	b.w	8006888 <_write_r>

080066b2 <__sseek>:
 80066b2:	b510      	push	{r4, lr}
 80066b4:	460c      	mov	r4, r1
 80066b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066ba:	f000 f8c1 	bl	8006840 <_lseek_r>
 80066be:	1c43      	adds	r3, r0, #1
 80066c0:	89a3      	ldrh	r3, [r4, #12]
 80066c2:	bf15      	itete	ne
 80066c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80066c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80066ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80066ce:	81a3      	strheq	r3, [r4, #12]
 80066d0:	bf18      	it	ne
 80066d2:	81a3      	strhne	r3, [r4, #12]
 80066d4:	bd10      	pop	{r4, pc}

080066d6 <__sclose>:
 80066d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066da:	f000 b8a1 	b.w	8006820 <_close_r>

080066de <__swbuf_r>:
 80066de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066e0:	460e      	mov	r6, r1
 80066e2:	4614      	mov	r4, r2
 80066e4:	4605      	mov	r5, r0
 80066e6:	b118      	cbz	r0, 80066f0 <__swbuf_r+0x12>
 80066e8:	6a03      	ldr	r3, [r0, #32]
 80066ea:	b90b      	cbnz	r3, 80066f0 <__swbuf_r+0x12>
 80066ec:	f7ff fea4 	bl	8006438 <__sinit>
 80066f0:	69a3      	ldr	r3, [r4, #24]
 80066f2:	60a3      	str	r3, [r4, #8]
 80066f4:	89a3      	ldrh	r3, [r4, #12]
 80066f6:	071a      	lsls	r2, r3, #28
 80066f8:	d501      	bpl.n	80066fe <__swbuf_r+0x20>
 80066fa:	6923      	ldr	r3, [r4, #16]
 80066fc:	b943      	cbnz	r3, 8006710 <__swbuf_r+0x32>
 80066fe:	4621      	mov	r1, r4
 8006700:	4628      	mov	r0, r5
 8006702:	f000 f82b 	bl	800675c <__swsetup_r>
 8006706:	b118      	cbz	r0, 8006710 <__swbuf_r+0x32>
 8006708:	f04f 37ff 	mov.w	r7, #4294967295
 800670c:	4638      	mov	r0, r7
 800670e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006710:	6823      	ldr	r3, [r4, #0]
 8006712:	6922      	ldr	r2, [r4, #16]
 8006714:	b2f6      	uxtb	r6, r6
 8006716:	1a98      	subs	r0, r3, r2
 8006718:	6963      	ldr	r3, [r4, #20]
 800671a:	4637      	mov	r7, r6
 800671c:	4283      	cmp	r3, r0
 800671e:	dc05      	bgt.n	800672c <__swbuf_r+0x4e>
 8006720:	4621      	mov	r1, r4
 8006722:	4628      	mov	r0, r5
 8006724:	f002 fe9a 	bl	800945c <_fflush_r>
 8006728:	2800      	cmp	r0, #0
 800672a:	d1ed      	bne.n	8006708 <__swbuf_r+0x2a>
 800672c:	68a3      	ldr	r3, [r4, #8]
 800672e:	3b01      	subs	r3, #1
 8006730:	60a3      	str	r3, [r4, #8]
 8006732:	6823      	ldr	r3, [r4, #0]
 8006734:	1c5a      	adds	r2, r3, #1
 8006736:	6022      	str	r2, [r4, #0]
 8006738:	701e      	strb	r6, [r3, #0]
 800673a:	6962      	ldr	r2, [r4, #20]
 800673c:	1c43      	adds	r3, r0, #1
 800673e:	429a      	cmp	r2, r3
 8006740:	d004      	beq.n	800674c <__swbuf_r+0x6e>
 8006742:	89a3      	ldrh	r3, [r4, #12]
 8006744:	07db      	lsls	r3, r3, #31
 8006746:	d5e1      	bpl.n	800670c <__swbuf_r+0x2e>
 8006748:	2e0a      	cmp	r6, #10
 800674a:	d1df      	bne.n	800670c <__swbuf_r+0x2e>
 800674c:	4621      	mov	r1, r4
 800674e:	4628      	mov	r0, r5
 8006750:	f002 fe84 	bl	800945c <_fflush_r>
 8006754:	2800      	cmp	r0, #0
 8006756:	d0d9      	beq.n	800670c <__swbuf_r+0x2e>
 8006758:	e7d6      	b.n	8006708 <__swbuf_r+0x2a>
	...

0800675c <__swsetup_r>:
 800675c:	b538      	push	{r3, r4, r5, lr}
 800675e:	4b29      	ldr	r3, [pc, #164]	@ (8006804 <__swsetup_r+0xa8>)
 8006760:	4605      	mov	r5, r0
 8006762:	6818      	ldr	r0, [r3, #0]
 8006764:	460c      	mov	r4, r1
 8006766:	b118      	cbz	r0, 8006770 <__swsetup_r+0x14>
 8006768:	6a03      	ldr	r3, [r0, #32]
 800676a:	b90b      	cbnz	r3, 8006770 <__swsetup_r+0x14>
 800676c:	f7ff fe64 	bl	8006438 <__sinit>
 8006770:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006774:	0719      	lsls	r1, r3, #28
 8006776:	d422      	bmi.n	80067be <__swsetup_r+0x62>
 8006778:	06da      	lsls	r2, r3, #27
 800677a:	d407      	bmi.n	800678c <__swsetup_r+0x30>
 800677c:	2209      	movs	r2, #9
 800677e:	602a      	str	r2, [r5, #0]
 8006780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006784:	f04f 30ff 	mov.w	r0, #4294967295
 8006788:	81a3      	strh	r3, [r4, #12]
 800678a:	e033      	b.n	80067f4 <__swsetup_r+0x98>
 800678c:	0758      	lsls	r0, r3, #29
 800678e:	d512      	bpl.n	80067b6 <__swsetup_r+0x5a>
 8006790:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006792:	b141      	cbz	r1, 80067a6 <__swsetup_r+0x4a>
 8006794:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006798:	4299      	cmp	r1, r3
 800679a:	d002      	beq.n	80067a2 <__swsetup_r+0x46>
 800679c:	4628      	mov	r0, r5
 800679e:	f000 ff2b 	bl	80075f8 <_free_r>
 80067a2:	2300      	movs	r3, #0
 80067a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80067a6:	89a3      	ldrh	r3, [r4, #12]
 80067a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80067ac:	81a3      	strh	r3, [r4, #12]
 80067ae:	2300      	movs	r3, #0
 80067b0:	6063      	str	r3, [r4, #4]
 80067b2:	6923      	ldr	r3, [r4, #16]
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	89a3      	ldrh	r3, [r4, #12]
 80067b8:	f043 0308 	orr.w	r3, r3, #8
 80067bc:	81a3      	strh	r3, [r4, #12]
 80067be:	6923      	ldr	r3, [r4, #16]
 80067c0:	b94b      	cbnz	r3, 80067d6 <__swsetup_r+0x7a>
 80067c2:	89a3      	ldrh	r3, [r4, #12]
 80067c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80067c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067cc:	d003      	beq.n	80067d6 <__swsetup_r+0x7a>
 80067ce:	4621      	mov	r1, r4
 80067d0:	4628      	mov	r0, r5
 80067d2:	f002 fe90 	bl	80094f6 <__smakebuf_r>
 80067d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067da:	f013 0201 	ands.w	r2, r3, #1
 80067de:	d00a      	beq.n	80067f6 <__swsetup_r+0x9a>
 80067e0:	2200      	movs	r2, #0
 80067e2:	60a2      	str	r2, [r4, #8]
 80067e4:	6962      	ldr	r2, [r4, #20]
 80067e6:	4252      	negs	r2, r2
 80067e8:	61a2      	str	r2, [r4, #24]
 80067ea:	6922      	ldr	r2, [r4, #16]
 80067ec:	b942      	cbnz	r2, 8006800 <__swsetup_r+0xa4>
 80067ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80067f2:	d1c5      	bne.n	8006780 <__swsetup_r+0x24>
 80067f4:	bd38      	pop	{r3, r4, r5, pc}
 80067f6:	0799      	lsls	r1, r3, #30
 80067f8:	bf58      	it	pl
 80067fa:	6962      	ldrpl	r2, [r4, #20]
 80067fc:	60a2      	str	r2, [r4, #8]
 80067fe:	e7f4      	b.n	80067ea <__swsetup_r+0x8e>
 8006800:	2000      	movs	r0, #0
 8006802:	e7f7      	b.n	80067f4 <__swsetup_r+0x98>
 8006804:	20000018 	.word	0x20000018

08006808 <memset>:
 8006808:	4603      	mov	r3, r0
 800680a:	4402      	add	r2, r0
 800680c:	4293      	cmp	r3, r2
 800680e:	d100      	bne.n	8006812 <memset+0xa>
 8006810:	4770      	bx	lr
 8006812:	f803 1b01 	strb.w	r1, [r3], #1
 8006816:	e7f9      	b.n	800680c <memset+0x4>

08006818 <_localeconv_r>:
 8006818:	4800      	ldr	r0, [pc, #0]	@ (800681c <_localeconv_r+0x4>)
 800681a:	4770      	bx	lr
 800681c:	20000158 	.word	0x20000158

08006820 <_close_r>:
 8006820:	b538      	push	{r3, r4, r5, lr}
 8006822:	2300      	movs	r3, #0
 8006824:	4d05      	ldr	r5, [pc, #20]	@ (800683c <_close_r+0x1c>)
 8006826:	4604      	mov	r4, r0
 8006828:	4608      	mov	r0, r1
 800682a:	602b      	str	r3, [r5, #0]
 800682c:	f7fb fb39 	bl	8001ea2 <_close>
 8006830:	1c43      	adds	r3, r0, #1
 8006832:	d102      	bne.n	800683a <_close_r+0x1a>
 8006834:	682b      	ldr	r3, [r5, #0]
 8006836:	b103      	cbz	r3, 800683a <_close_r+0x1a>
 8006838:	6023      	str	r3, [r4, #0]
 800683a:	bd38      	pop	{r3, r4, r5, pc}
 800683c:	20000468 	.word	0x20000468

08006840 <_lseek_r>:
 8006840:	b538      	push	{r3, r4, r5, lr}
 8006842:	4604      	mov	r4, r0
 8006844:	4608      	mov	r0, r1
 8006846:	4611      	mov	r1, r2
 8006848:	2200      	movs	r2, #0
 800684a:	4d05      	ldr	r5, [pc, #20]	@ (8006860 <_lseek_r+0x20>)
 800684c:	602a      	str	r2, [r5, #0]
 800684e:	461a      	mov	r2, r3
 8006850:	f7fb fb4b 	bl	8001eea <_lseek>
 8006854:	1c43      	adds	r3, r0, #1
 8006856:	d102      	bne.n	800685e <_lseek_r+0x1e>
 8006858:	682b      	ldr	r3, [r5, #0]
 800685a:	b103      	cbz	r3, 800685e <_lseek_r+0x1e>
 800685c:	6023      	str	r3, [r4, #0]
 800685e:	bd38      	pop	{r3, r4, r5, pc}
 8006860:	20000468 	.word	0x20000468

08006864 <_read_r>:
 8006864:	b538      	push	{r3, r4, r5, lr}
 8006866:	4604      	mov	r4, r0
 8006868:	4608      	mov	r0, r1
 800686a:	4611      	mov	r1, r2
 800686c:	2200      	movs	r2, #0
 800686e:	4d05      	ldr	r5, [pc, #20]	@ (8006884 <_read_r+0x20>)
 8006870:	602a      	str	r2, [r5, #0]
 8006872:	461a      	mov	r2, r3
 8006874:	f7fb faf8 	bl	8001e68 <_read>
 8006878:	1c43      	adds	r3, r0, #1
 800687a:	d102      	bne.n	8006882 <_read_r+0x1e>
 800687c:	682b      	ldr	r3, [r5, #0]
 800687e:	b103      	cbz	r3, 8006882 <_read_r+0x1e>
 8006880:	6023      	str	r3, [r4, #0]
 8006882:	bd38      	pop	{r3, r4, r5, pc}
 8006884:	20000468 	.word	0x20000468

08006888 <_write_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4604      	mov	r4, r0
 800688c:	4608      	mov	r0, r1
 800688e:	4611      	mov	r1, r2
 8006890:	2200      	movs	r2, #0
 8006892:	4d05      	ldr	r5, [pc, #20]	@ (80068a8 <_write_r+0x20>)
 8006894:	602a      	str	r2, [r5, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	f7fa fcf0 	bl	800127c <_write>
 800689c:	1c43      	adds	r3, r0, #1
 800689e:	d102      	bne.n	80068a6 <_write_r+0x1e>
 80068a0:	682b      	ldr	r3, [r5, #0]
 80068a2:	b103      	cbz	r3, 80068a6 <_write_r+0x1e>
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	20000468 	.word	0x20000468

080068ac <__errno>:
 80068ac:	4b01      	ldr	r3, [pc, #4]	@ (80068b4 <__errno+0x8>)
 80068ae:	6818      	ldr	r0, [r3, #0]
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	20000018 	.word	0x20000018

080068b8 <__libc_init_array>:
 80068b8:	b570      	push	{r4, r5, r6, lr}
 80068ba:	2600      	movs	r6, #0
 80068bc:	4d0c      	ldr	r5, [pc, #48]	@ (80068f0 <__libc_init_array+0x38>)
 80068be:	4c0d      	ldr	r4, [pc, #52]	@ (80068f4 <__libc_init_array+0x3c>)
 80068c0:	1b64      	subs	r4, r4, r5
 80068c2:	10a4      	asrs	r4, r4, #2
 80068c4:	42a6      	cmp	r6, r4
 80068c6:	d109      	bne.n	80068dc <__libc_init_array+0x24>
 80068c8:	f003 faaa 	bl	8009e20 <_init>
 80068cc:	2600      	movs	r6, #0
 80068ce:	4d0a      	ldr	r5, [pc, #40]	@ (80068f8 <__libc_init_array+0x40>)
 80068d0:	4c0a      	ldr	r4, [pc, #40]	@ (80068fc <__libc_init_array+0x44>)
 80068d2:	1b64      	subs	r4, r4, r5
 80068d4:	10a4      	asrs	r4, r4, #2
 80068d6:	42a6      	cmp	r6, r4
 80068d8:	d105      	bne.n	80068e6 <__libc_init_array+0x2e>
 80068da:	bd70      	pop	{r4, r5, r6, pc}
 80068dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80068e0:	4798      	blx	r3
 80068e2:	3601      	adds	r6, #1
 80068e4:	e7ee      	b.n	80068c4 <__libc_init_array+0xc>
 80068e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80068ea:	4798      	blx	r3
 80068ec:	3601      	adds	r6, #1
 80068ee:	e7f2      	b.n	80068d6 <__libc_init_array+0x1e>
 80068f0:	0800a4ac 	.word	0x0800a4ac
 80068f4:	0800a4ac 	.word	0x0800a4ac
 80068f8:	0800a4ac 	.word	0x0800a4ac
 80068fc:	0800a4b0 	.word	0x0800a4b0

08006900 <__retarget_lock_init_recursive>:
 8006900:	4770      	bx	lr

08006902 <__retarget_lock_acquire_recursive>:
 8006902:	4770      	bx	lr

08006904 <__retarget_lock_release_recursive>:
 8006904:	4770      	bx	lr

08006906 <memchr>:
 8006906:	4603      	mov	r3, r0
 8006908:	b510      	push	{r4, lr}
 800690a:	b2c9      	uxtb	r1, r1
 800690c:	4402      	add	r2, r0
 800690e:	4293      	cmp	r3, r2
 8006910:	4618      	mov	r0, r3
 8006912:	d101      	bne.n	8006918 <memchr+0x12>
 8006914:	2000      	movs	r0, #0
 8006916:	e003      	b.n	8006920 <memchr+0x1a>
 8006918:	7804      	ldrb	r4, [r0, #0]
 800691a:	3301      	adds	r3, #1
 800691c:	428c      	cmp	r4, r1
 800691e:	d1f6      	bne.n	800690e <memchr+0x8>
 8006920:	bd10      	pop	{r4, pc}
	...

08006924 <nanf>:
 8006924:	4800      	ldr	r0, [pc, #0]	@ (8006928 <nanf+0x4>)
 8006926:	4770      	bx	lr
 8006928:	7fc00000 	.word	0x7fc00000

0800692c <abort>:
 800692c:	2006      	movs	r0, #6
 800692e:	b508      	push	{r3, lr}
 8006930:	f002 fe72 	bl	8009618 <raise>
 8006934:	2001      	movs	r0, #1
 8006936:	f7fb fa8c 	bl	8001e52 <_exit>

0800693a <quorem>:
 800693a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800693e:	6903      	ldr	r3, [r0, #16]
 8006940:	690c      	ldr	r4, [r1, #16]
 8006942:	4607      	mov	r7, r0
 8006944:	42a3      	cmp	r3, r4
 8006946:	db7e      	blt.n	8006a46 <quorem+0x10c>
 8006948:	3c01      	subs	r4, #1
 800694a:	00a3      	lsls	r3, r4, #2
 800694c:	f100 0514 	add.w	r5, r0, #20
 8006950:	f101 0814 	add.w	r8, r1, #20
 8006954:	9300      	str	r3, [sp, #0]
 8006956:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800695a:	9301      	str	r3, [sp, #4]
 800695c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006960:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006964:	3301      	adds	r3, #1
 8006966:	429a      	cmp	r2, r3
 8006968:	fbb2 f6f3 	udiv	r6, r2, r3
 800696c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006970:	d32e      	bcc.n	80069d0 <quorem+0x96>
 8006972:	f04f 0a00 	mov.w	sl, #0
 8006976:	46c4      	mov	ip, r8
 8006978:	46ae      	mov	lr, r5
 800697a:	46d3      	mov	fp, sl
 800697c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006980:	b298      	uxth	r0, r3
 8006982:	fb06 a000 	mla	r0, r6, r0, sl
 8006986:	0c1b      	lsrs	r3, r3, #16
 8006988:	0c02      	lsrs	r2, r0, #16
 800698a:	fb06 2303 	mla	r3, r6, r3, r2
 800698e:	f8de 2000 	ldr.w	r2, [lr]
 8006992:	b280      	uxth	r0, r0
 8006994:	b292      	uxth	r2, r2
 8006996:	1a12      	subs	r2, r2, r0
 8006998:	445a      	add	r2, fp
 800699a:	f8de 0000 	ldr.w	r0, [lr]
 800699e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80069a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80069ac:	b292      	uxth	r2, r2
 80069ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80069b2:	45e1      	cmp	r9, ip
 80069b4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80069b8:	f84e 2b04 	str.w	r2, [lr], #4
 80069bc:	d2de      	bcs.n	800697c <quorem+0x42>
 80069be:	9b00      	ldr	r3, [sp, #0]
 80069c0:	58eb      	ldr	r3, [r5, r3]
 80069c2:	b92b      	cbnz	r3, 80069d0 <quorem+0x96>
 80069c4:	9b01      	ldr	r3, [sp, #4]
 80069c6:	3b04      	subs	r3, #4
 80069c8:	429d      	cmp	r5, r3
 80069ca:	461a      	mov	r2, r3
 80069cc:	d32f      	bcc.n	8006a2e <quorem+0xf4>
 80069ce:	613c      	str	r4, [r7, #16]
 80069d0:	4638      	mov	r0, r7
 80069d2:	f001 f9cb 	bl	8007d6c <__mcmp>
 80069d6:	2800      	cmp	r0, #0
 80069d8:	db25      	blt.n	8006a26 <quorem+0xec>
 80069da:	4629      	mov	r1, r5
 80069dc:	2000      	movs	r0, #0
 80069de:	f858 2b04 	ldr.w	r2, [r8], #4
 80069e2:	f8d1 c000 	ldr.w	ip, [r1]
 80069e6:	fa1f fe82 	uxth.w	lr, r2
 80069ea:	fa1f f38c 	uxth.w	r3, ip
 80069ee:	eba3 030e 	sub.w	r3, r3, lr
 80069f2:	4403      	add	r3, r0
 80069f4:	0c12      	lsrs	r2, r2, #16
 80069f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80069fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a04:	45c1      	cmp	r9, r8
 8006a06:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a0a:	f841 3b04 	str.w	r3, [r1], #4
 8006a0e:	d2e6      	bcs.n	80069de <quorem+0xa4>
 8006a10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a18:	b922      	cbnz	r2, 8006a24 <quorem+0xea>
 8006a1a:	3b04      	subs	r3, #4
 8006a1c:	429d      	cmp	r5, r3
 8006a1e:	461a      	mov	r2, r3
 8006a20:	d30b      	bcc.n	8006a3a <quorem+0x100>
 8006a22:	613c      	str	r4, [r7, #16]
 8006a24:	3601      	adds	r6, #1
 8006a26:	4630      	mov	r0, r6
 8006a28:	b003      	add	sp, #12
 8006a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2e:	6812      	ldr	r2, [r2, #0]
 8006a30:	3b04      	subs	r3, #4
 8006a32:	2a00      	cmp	r2, #0
 8006a34:	d1cb      	bne.n	80069ce <quorem+0x94>
 8006a36:	3c01      	subs	r4, #1
 8006a38:	e7c6      	b.n	80069c8 <quorem+0x8e>
 8006a3a:	6812      	ldr	r2, [r2, #0]
 8006a3c:	3b04      	subs	r3, #4
 8006a3e:	2a00      	cmp	r2, #0
 8006a40:	d1ef      	bne.n	8006a22 <quorem+0xe8>
 8006a42:	3c01      	subs	r4, #1
 8006a44:	e7ea      	b.n	8006a1c <quorem+0xe2>
 8006a46:	2000      	movs	r0, #0
 8006a48:	e7ee      	b.n	8006a28 <quorem+0xee>
 8006a4a:	0000      	movs	r0, r0
 8006a4c:	0000      	movs	r0, r0
	...

08006a50 <_dtoa_r>:
 8006a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a54:	4614      	mov	r4, r2
 8006a56:	461d      	mov	r5, r3
 8006a58:	69c7      	ldr	r7, [r0, #28]
 8006a5a:	b097      	sub	sp, #92	@ 0x5c
 8006a5c:	4681      	mov	r9, r0
 8006a5e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006a62:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006a64:	b97f      	cbnz	r7, 8006a86 <_dtoa_r+0x36>
 8006a66:	2010      	movs	r0, #16
 8006a68:	f000 fe0e 	bl	8007688 <malloc>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	f8c9 001c 	str.w	r0, [r9, #28]
 8006a72:	b920      	cbnz	r0, 8006a7e <_dtoa_r+0x2e>
 8006a74:	21ef      	movs	r1, #239	@ 0xef
 8006a76:	4bac      	ldr	r3, [pc, #688]	@ (8006d28 <_dtoa_r+0x2d8>)
 8006a78:	48ac      	ldr	r0, [pc, #688]	@ (8006d2c <_dtoa_r+0x2dc>)
 8006a7a:	f7fe fdcf 	bl	800561c <__assert_func>
 8006a7e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006a82:	6007      	str	r7, [r0, #0]
 8006a84:	60c7      	str	r7, [r0, #12]
 8006a86:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a8a:	6819      	ldr	r1, [r3, #0]
 8006a8c:	b159      	cbz	r1, 8006aa6 <_dtoa_r+0x56>
 8006a8e:	685a      	ldr	r2, [r3, #4]
 8006a90:	2301      	movs	r3, #1
 8006a92:	4093      	lsls	r3, r2
 8006a94:	604a      	str	r2, [r1, #4]
 8006a96:	608b      	str	r3, [r1, #8]
 8006a98:	4648      	mov	r0, r9
 8006a9a:	f000 feeb 	bl	8007874 <_Bfree>
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	1e2b      	subs	r3, r5, #0
 8006aa8:	bfaf      	iteee	ge
 8006aaa:	2300      	movge	r3, #0
 8006aac:	2201      	movlt	r2, #1
 8006aae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006ab2:	9307      	strlt	r3, [sp, #28]
 8006ab4:	bfa8      	it	ge
 8006ab6:	6033      	strge	r3, [r6, #0]
 8006ab8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006abc:	4b9c      	ldr	r3, [pc, #624]	@ (8006d30 <_dtoa_r+0x2e0>)
 8006abe:	bfb8      	it	lt
 8006ac0:	6032      	strlt	r2, [r6, #0]
 8006ac2:	ea33 0308 	bics.w	r3, r3, r8
 8006ac6:	d112      	bne.n	8006aee <_dtoa_r+0x9e>
 8006ac8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006acc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006ad4:	4323      	orrs	r3, r4
 8006ad6:	f000 855e 	beq.w	8007596 <_dtoa_r+0xb46>
 8006ada:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006adc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006d34 <_dtoa_r+0x2e4>
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	f000 8560 	beq.w	80075a6 <_dtoa_r+0xb56>
 8006ae6:	f10a 0303 	add.w	r3, sl, #3
 8006aea:	f000 bd5a 	b.w	80075a2 <_dtoa_r+0xb52>
 8006aee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006af2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006af6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006afa:	2200      	movs	r2, #0
 8006afc:	2300      	movs	r3, #0
 8006afe:	f7f9 ff53 	bl	80009a8 <__aeabi_dcmpeq>
 8006b02:	4607      	mov	r7, r0
 8006b04:	b158      	cbz	r0, 8006b1e <_dtoa_r+0xce>
 8006b06:	2301      	movs	r3, #1
 8006b08:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006b0a:	6013      	str	r3, [r2, #0]
 8006b0c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b0e:	b113      	cbz	r3, 8006b16 <_dtoa_r+0xc6>
 8006b10:	4b89      	ldr	r3, [pc, #548]	@ (8006d38 <_dtoa_r+0x2e8>)
 8006b12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006b14:	6013      	str	r3, [r2, #0]
 8006b16:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006d3c <_dtoa_r+0x2ec>
 8006b1a:	f000 bd44 	b.w	80075a6 <_dtoa_r+0xb56>
 8006b1e:	ab14      	add	r3, sp, #80	@ 0x50
 8006b20:	9301      	str	r3, [sp, #4]
 8006b22:	ab15      	add	r3, sp, #84	@ 0x54
 8006b24:	9300      	str	r3, [sp, #0]
 8006b26:	4648      	mov	r0, r9
 8006b28:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006b2c:	f001 fa36 	bl	8007f9c <__d2b>
 8006b30:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006b34:	9003      	str	r0, [sp, #12]
 8006b36:	2e00      	cmp	r6, #0
 8006b38:	d078      	beq.n	8006c2c <_dtoa_r+0x1dc>
 8006b3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b40:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b48:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006b4c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006b50:	9712      	str	r7, [sp, #72]	@ 0x48
 8006b52:	4619      	mov	r1, r3
 8006b54:	2200      	movs	r2, #0
 8006b56:	4b7a      	ldr	r3, [pc, #488]	@ (8006d40 <_dtoa_r+0x2f0>)
 8006b58:	f7f9 fb06 	bl	8000168 <__aeabi_dsub>
 8006b5c:	a36c      	add	r3, pc, #432	@ (adr r3, 8006d10 <_dtoa_r+0x2c0>)
 8006b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b62:	f7f9 fcb9 	bl	80004d8 <__aeabi_dmul>
 8006b66:	a36c      	add	r3, pc, #432	@ (adr r3, 8006d18 <_dtoa_r+0x2c8>)
 8006b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6c:	f7f9 fafe 	bl	800016c <__adddf3>
 8006b70:	4604      	mov	r4, r0
 8006b72:	4630      	mov	r0, r6
 8006b74:	460d      	mov	r5, r1
 8006b76:	f7f9 fc45 	bl	8000404 <__aeabi_i2d>
 8006b7a:	a369      	add	r3, pc, #420	@ (adr r3, 8006d20 <_dtoa_r+0x2d0>)
 8006b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b80:	f7f9 fcaa 	bl	80004d8 <__aeabi_dmul>
 8006b84:	4602      	mov	r2, r0
 8006b86:	460b      	mov	r3, r1
 8006b88:	4620      	mov	r0, r4
 8006b8a:	4629      	mov	r1, r5
 8006b8c:	f7f9 faee 	bl	800016c <__adddf3>
 8006b90:	4604      	mov	r4, r0
 8006b92:	460d      	mov	r5, r1
 8006b94:	f7f9 ff50 	bl	8000a38 <__aeabi_d2iz>
 8006b98:	2200      	movs	r2, #0
 8006b9a:	4607      	mov	r7, r0
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	4629      	mov	r1, r5
 8006ba2:	f7f9 ff0b 	bl	80009bc <__aeabi_dcmplt>
 8006ba6:	b140      	cbz	r0, 8006bba <_dtoa_r+0x16a>
 8006ba8:	4638      	mov	r0, r7
 8006baa:	f7f9 fc2b 	bl	8000404 <__aeabi_i2d>
 8006bae:	4622      	mov	r2, r4
 8006bb0:	462b      	mov	r3, r5
 8006bb2:	f7f9 fef9 	bl	80009a8 <__aeabi_dcmpeq>
 8006bb6:	b900      	cbnz	r0, 8006bba <_dtoa_r+0x16a>
 8006bb8:	3f01      	subs	r7, #1
 8006bba:	2f16      	cmp	r7, #22
 8006bbc:	d854      	bhi.n	8006c68 <_dtoa_r+0x218>
 8006bbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bc2:	4b60      	ldr	r3, [pc, #384]	@ (8006d44 <_dtoa_r+0x2f4>)
 8006bc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bcc:	f7f9 fef6 	bl	80009bc <__aeabi_dcmplt>
 8006bd0:	2800      	cmp	r0, #0
 8006bd2:	d04b      	beq.n	8006c6c <_dtoa_r+0x21c>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	3f01      	subs	r7, #1
 8006bd8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006bda:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006bdc:	1b9b      	subs	r3, r3, r6
 8006bde:	1e5a      	subs	r2, r3, #1
 8006be0:	bf49      	itett	mi
 8006be2:	f1c3 0301 	rsbmi	r3, r3, #1
 8006be6:	2300      	movpl	r3, #0
 8006be8:	9304      	strmi	r3, [sp, #16]
 8006bea:	2300      	movmi	r3, #0
 8006bec:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bee:	bf54      	ite	pl
 8006bf0:	9304      	strpl	r3, [sp, #16]
 8006bf2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006bf4:	2f00      	cmp	r7, #0
 8006bf6:	db3b      	blt.n	8006c70 <_dtoa_r+0x220>
 8006bf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bfa:	970e      	str	r7, [sp, #56]	@ 0x38
 8006bfc:	443b      	add	r3, r7
 8006bfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c00:	2300      	movs	r3, #0
 8006c02:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c04:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c06:	2b09      	cmp	r3, #9
 8006c08:	d865      	bhi.n	8006cd6 <_dtoa_r+0x286>
 8006c0a:	2b05      	cmp	r3, #5
 8006c0c:	bfc4      	itt	gt
 8006c0e:	3b04      	subgt	r3, #4
 8006c10:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006c12:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c14:	bfc8      	it	gt
 8006c16:	2400      	movgt	r4, #0
 8006c18:	f1a3 0302 	sub.w	r3, r3, #2
 8006c1c:	bfd8      	it	le
 8006c1e:	2401      	movle	r4, #1
 8006c20:	2b03      	cmp	r3, #3
 8006c22:	d864      	bhi.n	8006cee <_dtoa_r+0x29e>
 8006c24:	e8df f003 	tbb	[pc, r3]
 8006c28:	2c385553 	.word	0x2c385553
 8006c2c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006c30:	441e      	add	r6, r3
 8006c32:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006c36:	2b20      	cmp	r3, #32
 8006c38:	bfc1      	itttt	gt
 8006c3a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006c3e:	fa08 f803 	lslgt.w	r8, r8, r3
 8006c42:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006c46:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006c4a:	bfd6      	itet	le
 8006c4c:	f1c3 0320 	rsble	r3, r3, #32
 8006c50:	ea48 0003 	orrgt.w	r0, r8, r3
 8006c54:	fa04 f003 	lslle.w	r0, r4, r3
 8006c58:	f7f9 fbc4 	bl	80003e4 <__aeabi_ui2d>
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006c62:	3e01      	subs	r6, #1
 8006c64:	9212      	str	r2, [sp, #72]	@ 0x48
 8006c66:	e774      	b.n	8006b52 <_dtoa_r+0x102>
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e7b5      	b.n	8006bd8 <_dtoa_r+0x188>
 8006c6c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006c6e:	e7b4      	b.n	8006bda <_dtoa_r+0x18a>
 8006c70:	9b04      	ldr	r3, [sp, #16]
 8006c72:	1bdb      	subs	r3, r3, r7
 8006c74:	9304      	str	r3, [sp, #16]
 8006c76:	427b      	negs	r3, r7
 8006c78:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	930e      	str	r3, [sp, #56]	@ 0x38
 8006c7e:	e7c1      	b.n	8006c04 <_dtoa_r+0x1b4>
 8006c80:	2301      	movs	r3, #1
 8006c82:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c86:	eb07 0b03 	add.w	fp, r7, r3
 8006c8a:	f10b 0301 	add.w	r3, fp, #1
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	9308      	str	r3, [sp, #32]
 8006c92:	bfb8      	it	lt
 8006c94:	2301      	movlt	r3, #1
 8006c96:	e006      	b.n	8006ca6 <_dtoa_r+0x256>
 8006c98:	2301      	movs	r3, #1
 8006c9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	dd28      	ble.n	8006cf4 <_dtoa_r+0x2a4>
 8006ca2:	469b      	mov	fp, r3
 8006ca4:	9308      	str	r3, [sp, #32]
 8006ca6:	2100      	movs	r1, #0
 8006ca8:	2204      	movs	r2, #4
 8006caa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006cae:	f102 0514 	add.w	r5, r2, #20
 8006cb2:	429d      	cmp	r5, r3
 8006cb4:	d926      	bls.n	8006d04 <_dtoa_r+0x2b4>
 8006cb6:	6041      	str	r1, [r0, #4]
 8006cb8:	4648      	mov	r0, r9
 8006cba:	f000 fd9b 	bl	80077f4 <_Balloc>
 8006cbe:	4682      	mov	sl, r0
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	d143      	bne.n	8006d4c <_dtoa_r+0x2fc>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	f240 11af 	movw	r1, #431	@ 0x1af
 8006cca:	4b1f      	ldr	r3, [pc, #124]	@ (8006d48 <_dtoa_r+0x2f8>)
 8006ccc:	e6d4      	b.n	8006a78 <_dtoa_r+0x28>
 8006cce:	2300      	movs	r3, #0
 8006cd0:	e7e3      	b.n	8006c9a <_dtoa_r+0x24a>
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	e7d5      	b.n	8006c82 <_dtoa_r+0x232>
 8006cd6:	2401      	movs	r4, #1
 8006cd8:	2300      	movs	r3, #0
 8006cda:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006cdc:	9320      	str	r3, [sp, #128]	@ 0x80
 8006cde:	f04f 3bff 	mov.w	fp, #4294967295
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	2312      	movs	r3, #18
 8006ce6:	f8cd b020 	str.w	fp, [sp, #32]
 8006cea:	9221      	str	r2, [sp, #132]	@ 0x84
 8006cec:	e7db      	b.n	8006ca6 <_dtoa_r+0x256>
 8006cee:	2301      	movs	r3, #1
 8006cf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cf2:	e7f4      	b.n	8006cde <_dtoa_r+0x28e>
 8006cf4:	f04f 0b01 	mov.w	fp, #1
 8006cf8:	465b      	mov	r3, fp
 8006cfa:	f8cd b020 	str.w	fp, [sp, #32]
 8006cfe:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006d02:	e7d0      	b.n	8006ca6 <_dtoa_r+0x256>
 8006d04:	3101      	adds	r1, #1
 8006d06:	0052      	lsls	r2, r2, #1
 8006d08:	e7d1      	b.n	8006cae <_dtoa_r+0x25e>
 8006d0a:	bf00      	nop
 8006d0c:	f3af 8000 	nop.w
 8006d10:	636f4361 	.word	0x636f4361
 8006d14:	3fd287a7 	.word	0x3fd287a7
 8006d18:	8b60c8b3 	.word	0x8b60c8b3
 8006d1c:	3fc68a28 	.word	0x3fc68a28
 8006d20:	509f79fb 	.word	0x509f79fb
 8006d24:	3fd34413 	.word	0x3fd34413
 8006d28:	0800a0fc 	.word	0x0800a0fc
 8006d2c:	0800a113 	.word	0x0800a113
 8006d30:	7ff00000 	.word	0x7ff00000
 8006d34:	0800a0f8 	.word	0x0800a0f8
 8006d38:	0800a0c7 	.word	0x0800a0c7
 8006d3c:	0800a0c6 	.word	0x0800a0c6
 8006d40:	3ff80000 	.word	0x3ff80000
 8006d44:	0800a288 	.word	0x0800a288
 8006d48:	0800a16b 	.word	0x0800a16b
 8006d4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006d50:	6018      	str	r0, [r3, #0]
 8006d52:	9b08      	ldr	r3, [sp, #32]
 8006d54:	2b0e      	cmp	r3, #14
 8006d56:	f200 80a1 	bhi.w	8006e9c <_dtoa_r+0x44c>
 8006d5a:	2c00      	cmp	r4, #0
 8006d5c:	f000 809e 	beq.w	8006e9c <_dtoa_r+0x44c>
 8006d60:	2f00      	cmp	r7, #0
 8006d62:	dd33      	ble.n	8006dcc <_dtoa_r+0x37c>
 8006d64:	4b9c      	ldr	r3, [pc, #624]	@ (8006fd8 <_dtoa_r+0x588>)
 8006d66:	f007 020f 	and.w	r2, r7, #15
 8006d6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d6e:	05f8      	lsls	r0, r7, #23
 8006d70:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006d74:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006d78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006d7c:	d516      	bpl.n	8006dac <_dtoa_r+0x35c>
 8006d7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d82:	4b96      	ldr	r3, [pc, #600]	@ (8006fdc <_dtoa_r+0x58c>)
 8006d84:	2603      	movs	r6, #3
 8006d86:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d8a:	f7f9 fccf 	bl	800072c <__aeabi_ddiv>
 8006d8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d92:	f004 040f 	and.w	r4, r4, #15
 8006d96:	4d91      	ldr	r5, [pc, #580]	@ (8006fdc <_dtoa_r+0x58c>)
 8006d98:	b954      	cbnz	r4, 8006db0 <_dtoa_r+0x360>
 8006d9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006da2:	f7f9 fcc3 	bl	800072c <__aeabi_ddiv>
 8006da6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006daa:	e028      	b.n	8006dfe <_dtoa_r+0x3ae>
 8006dac:	2602      	movs	r6, #2
 8006dae:	e7f2      	b.n	8006d96 <_dtoa_r+0x346>
 8006db0:	07e1      	lsls	r1, r4, #31
 8006db2:	d508      	bpl.n	8006dc6 <_dtoa_r+0x376>
 8006db4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006db8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006dbc:	f7f9 fb8c 	bl	80004d8 <__aeabi_dmul>
 8006dc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006dc4:	3601      	adds	r6, #1
 8006dc6:	1064      	asrs	r4, r4, #1
 8006dc8:	3508      	adds	r5, #8
 8006dca:	e7e5      	b.n	8006d98 <_dtoa_r+0x348>
 8006dcc:	f000 80af 	beq.w	8006f2e <_dtoa_r+0x4de>
 8006dd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dd4:	427c      	negs	r4, r7
 8006dd6:	4b80      	ldr	r3, [pc, #512]	@ (8006fd8 <_dtoa_r+0x588>)
 8006dd8:	f004 020f 	and.w	r2, r4, #15
 8006ddc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de4:	f7f9 fb78 	bl	80004d8 <__aeabi_dmul>
 8006de8:	2602      	movs	r6, #2
 8006dea:	2300      	movs	r3, #0
 8006dec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006df0:	4d7a      	ldr	r5, [pc, #488]	@ (8006fdc <_dtoa_r+0x58c>)
 8006df2:	1124      	asrs	r4, r4, #4
 8006df4:	2c00      	cmp	r4, #0
 8006df6:	f040 808f 	bne.w	8006f18 <_dtoa_r+0x4c8>
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1d3      	bne.n	8006da6 <_dtoa_r+0x356>
 8006dfe:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006e02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f000 8094 	beq.w	8006f32 <_dtoa_r+0x4e2>
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	4620      	mov	r0, r4
 8006e0e:	4629      	mov	r1, r5
 8006e10:	4b73      	ldr	r3, [pc, #460]	@ (8006fe0 <_dtoa_r+0x590>)
 8006e12:	f7f9 fdd3 	bl	80009bc <__aeabi_dcmplt>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	f000 808b 	beq.w	8006f32 <_dtoa_r+0x4e2>
 8006e1c:	9b08      	ldr	r3, [sp, #32]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f000 8087 	beq.w	8006f32 <_dtoa_r+0x4e2>
 8006e24:	f1bb 0f00 	cmp.w	fp, #0
 8006e28:	dd34      	ble.n	8006e94 <_dtoa_r+0x444>
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	4629      	mov	r1, r5
 8006e30:	4b6c      	ldr	r3, [pc, #432]	@ (8006fe4 <_dtoa_r+0x594>)
 8006e32:	f7f9 fb51 	bl	80004d8 <__aeabi_dmul>
 8006e36:	465c      	mov	r4, fp
 8006e38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e3c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006e40:	3601      	adds	r6, #1
 8006e42:	4630      	mov	r0, r6
 8006e44:	f7f9 fade 	bl	8000404 <__aeabi_i2d>
 8006e48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e4c:	f7f9 fb44 	bl	80004d8 <__aeabi_dmul>
 8006e50:	2200      	movs	r2, #0
 8006e52:	4b65      	ldr	r3, [pc, #404]	@ (8006fe8 <_dtoa_r+0x598>)
 8006e54:	f7f9 f98a 	bl	800016c <__adddf3>
 8006e58:	4605      	mov	r5, r0
 8006e5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006e5e:	2c00      	cmp	r4, #0
 8006e60:	d16a      	bne.n	8006f38 <_dtoa_r+0x4e8>
 8006e62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e66:	2200      	movs	r2, #0
 8006e68:	4b60      	ldr	r3, [pc, #384]	@ (8006fec <_dtoa_r+0x59c>)
 8006e6a:	f7f9 f97d 	bl	8000168 <__aeabi_dsub>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	460b      	mov	r3, r1
 8006e72:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e76:	462a      	mov	r2, r5
 8006e78:	4633      	mov	r3, r6
 8006e7a:	f7f9 fdbd 	bl	80009f8 <__aeabi_dcmpgt>
 8006e7e:	2800      	cmp	r0, #0
 8006e80:	f040 8298 	bne.w	80073b4 <_dtoa_r+0x964>
 8006e84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e88:	462a      	mov	r2, r5
 8006e8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006e8e:	f7f9 fd95 	bl	80009bc <__aeabi_dcmplt>
 8006e92:	bb38      	cbnz	r0, 8006ee4 <_dtoa_r+0x494>
 8006e94:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006e98:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006e9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f2c0 8157 	blt.w	8007152 <_dtoa_r+0x702>
 8006ea4:	2f0e      	cmp	r7, #14
 8006ea6:	f300 8154 	bgt.w	8007152 <_dtoa_r+0x702>
 8006eaa:	4b4b      	ldr	r3, [pc, #300]	@ (8006fd8 <_dtoa_r+0x588>)
 8006eac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006eb0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006eb4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006eb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f280 80e5 	bge.w	800708a <_dtoa_r+0x63a>
 8006ec0:	9b08      	ldr	r3, [sp, #32]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f300 80e1 	bgt.w	800708a <_dtoa_r+0x63a>
 8006ec8:	d10c      	bne.n	8006ee4 <_dtoa_r+0x494>
 8006eca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	4b46      	ldr	r3, [pc, #280]	@ (8006fec <_dtoa_r+0x59c>)
 8006ed2:	f7f9 fb01 	bl	80004d8 <__aeabi_dmul>
 8006ed6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006eda:	f7f9 fd83 	bl	80009e4 <__aeabi_dcmpge>
 8006ede:	2800      	cmp	r0, #0
 8006ee0:	f000 8266 	beq.w	80073b0 <_dtoa_r+0x960>
 8006ee4:	2400      	movs	r4, #0
 8006ee6:	4625      	mov	r5, r4
 8006ee8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006eea:	4656      	mov	r6, sl
 8006eec:	ea6f 0803 	mvn.w	r8, r3
 8006ef0:	2700      	movs	r7, #0
 8006ef2:	4621      	mov	r1, r4
 8006ef4:	4648      	mov	r0, r9
 8006ef6:	f000 fcbd 	bl	8007874 <_Bfree>
 8006efa:	2d00      	cmp	r5, #0
 8006efc:	f000 80bd 	beq.w	800707a <_dtoa_r+0x62a>
 8006f00:	b12f      	cbz	r7, 8006f0e <_dtoa_r+0x4be>
 8006f02:	42af      	cmp	r7, r5
 8006f04:	d003      	beq.n	8006f0e <_dtoa_r+0x4be>
 8006f06:	4639      	mov	r1, r7
 8006f08:	4648      	mov	r0, r9
 8006f0a:	f000 fcb3 	bl	8007874 <_Bfree>
 8006f0e:	4629      	mov	r1, r5
 8006f10:	4648      	mov	r0, r9
 8006f12:	f000 fcaf 	bl	8007874 <_Bfree>
 8006f16:	e0b0      	b.n	800707a <_dtoa_r+0x62a>
 8006f18:	07e2      	lsls	r2, r4, #31
 8006f1a:	d505      	bpl.n	8006f28 <_dtoa_r+0x4d8>
 8006f1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f20:	f7f9 fada 	bl	80004d8 <__aeabi_dmul>
 8006f24:	2301      	movs	r3, #1
 8006f26:	3601      	adds	r6, #1
 8006f28:	1064      	asrs	r4, r4, #1
 8006f2a:	3508      	adds	r5, #8
 8006f2c:	e762      	b.n	8006df4 <_dtoa_r+0x3a4>
 8006f2e:	2602      	movs	r6, #2
 8006f30:	e765      	b.n	8006dfe <_dtoa_r+0x3ae>
 8006f32:	46b8      	mov	r8, r7
 8006f34:	9c08      	ldr	r4, [sp, #32]
 8006f36:	e784      	b.n	8006e42 <_dtoa_r+0x3f2>
 8006f38:	4b27      	ldr	r3, [pc, #156]	@ (8006fd8 <_dtoa_r+0x588>)
 8006f3a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f44:	4454      	add	r4, sl
 8006f46:	2900      	cmp	r1, #0
 8006f48:	d054      	beq.n	8006ff4 <_dtoa_r+0x5a4>
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	4928      	ldr	r1, [pc, #160]	@ (8006ff0 <_dtoa_r+0x5a0>)
 8006f4e:	f7f9 fbed 	bl	800072c <__aeabi_ddiv>
 8006f52:	4633      	mov	r3, r6
 8006f54:	462a      	mov	r2, r5
 8006f56:	f7f9 f907 	bl	8000168 <__aeabi_dsub>
 8006f5a:	4656      	mov	r6, sl
 8006f5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f64:	f7f9 fd68 	bl	8000a38 <__aeabi_d2iz>
 8006f68:	4605      	mov	r5, r0
 8006f6a:	f7f9 fa4b 	bl	8000404 <__aeabi_i2d>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	460b      	mov	r3, r1
 8006f72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f76:	f7f9 f8f7 	bl	8000168 <__aeabi_dsub>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	3530      	adds	r5, #48	@ 0x30
 8006f80:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006f84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f88:	f806 5b01 	strb.w	r5, [r6], #1
 8006f8c:	f7f9 fd16 	bl	80009bc <__aeabi_dcmplt>
 8006f90:	2800      	cmp	r0, #0
 8006f92:	d172      	bne.n	800707a <_dtoa_r+0x62a>
 8006f94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f98:	2000      	movs	r0, #0
 8006f9a:	4911      	ldr	r1, [pc, #68]	@ (8006fe0 <_dtoa_r+0x590>)
 8006f9c:	f7f9 f8e4 	bl	8000168 <__aeabi_dsub>
 8006fa0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fa4:	f7f9 fd0a 	bl	80009bc <__aeabi_dcmplt>
 8006fa8:	2800      	cmp	r0, #0
 8006faa:	f040 80b4 	bne.w	8007116 <_dtoa_r+0x6c6>
 8006fae:	42a6      	cmp	r6, r4
 8006fb0:	f43f af70 	beq.w	8006e94 <_dtoa_r+0x444>
 8006fb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006fb8:	2200      	movs	r2, #0
 8006fba:	4b0a      	ldr	r3, [pc, #40]	@ (8006fe4 <_dtoa_r+0x594>)
 8006fbc:	f7f9 fa8c 	bl	80004d8 <__aeabi_dmul>
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006fc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fca:	4b06      	ldr	r3, [pc, #24]	@ (8006fe4 <_dtoa_r+0x594>)
 8006fcc:	f7f9 fa84 	bl	80004d8 <__aeabi_dmul>
 8006fd0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006fd4:	e7c4      	b.n	8006f60 <_dtoa_r+0x510>
 8006fd6:	bf00      	nop
 8006fd8:	0800a288 	.word	0x0800a288
 8006fdc:	0800a260 	.word	0x0800a260
 8006fe0:	3ff00000 	.word	0x3ff00000
 8006fe4:	40240000 	.word	0x40240000
 8006fe8:	401c0000 	.word	0x401c0000
 8006fec:	40140000 	.word	0x40140000
 8006ff0:	3fe00000 	.word	0x3fe00000
 8006ff4:	4631      	mov	r1, r6
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	f7f9 fa6e 	bl	80004d8 <__aeabi_dmul>
 8006ffc:	4656      	mov	r6, sl
 8006ffe:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007002:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007004:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007008:	f7f9 fd16 	bl	8000a38 <__aeabi_d2iz>
 800700c:	4605      	mov	r5, r0
 800700e:	f7f9 f9f9 	bl	8000404 <__aeabi_i2d>
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800701a:	f7f9 f8a5 	bl	8000168 <__aeabi_dsub>
 800701e:	4602      	mov	r2, r0
 8007020:	460b      	mov	r3, r1
 8007022:	3530      	adds	r5, #48	@ 0x30
 8007024:	f806 5b01 	strb.w	r5, [r6], #1
 8007028:	42a6      	cmp	r6, r4
 800702a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800702e:	f04f 0200 	mov.w	r2, #0
 8007032:	d124      	bne.n	800707e <_dtoa_r+0x62e>
 8007034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007038:	4bae      	ldr	r3, [pc, #696]	@ (80072f4 <_dtoa_r+0x8a4>)
 800703a:	f7f9 f897 	bl	800016c <__adddf3>
 800703e:	4602      	mov	r2, r0
 8007040:	460b      	mov	r3, r1
 8007042:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007046:	f7f9 fcd7 	bl	80009f8 <__aeabi_dcmpgt>
 800704a:	2800      	cmp	r0, #0
 800704c:	d163      	bne.n	8007116 <_dtoa_r+0x6c6>
 800704e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007052:	2000      	movs	r0, #0
 8007054:	49a7      	ldr	r1, [pc, #668]	@ (80072f4 <_dtoa_r+0x8a4>)
 8007056:	f7f9 f887 	bl	8000168 <__aeabi_dsub>
 800705a:	4602      	mov	r2, r0
 800705c:	460b      	mov	r3, r1
 800705e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007062:	f7f9 fcab 	bl	80009bc <__aeabi_dcmplt>
 8007066:	2800      	cmp	r0, #0
 8007068:	f43f af14 	beq.w	8006e94 <_dtoa_r+0x444>
 800706c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800706e:	1e73      	subs	r3, r6, #1
 8007070:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007072:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007076:	2b30      	cmp	r3, #48	@ 0x30
 8007078:	d0f8      	beq.n	800706c <_dtoa_r+0x61c>
 800707a:	4647      	mov	r7, r8
 800707c:	e03b      	b.n	80070f6 <_dtoa_r+0x6a6>
 800707e:	4b9e      	ldr	r3, [pc, #632]	@ (80072f8 <_dtoa_r+0x8a8>)
 8007080:	f7f9 fa2a 	bl	80004d8 <__aeabi_dmul>
 8007084:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007088:	e7bc      	b.n	8007004 <_dtoa_r+0x5b4>
 800708a:	4656      	mov	r6, sl
 800708c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007094:	4620      	mov	r0, r4
 8007096:	4629      	mov	r1, r5
 8007098:	f7f9 fb48 	bl	800072c <__aeabi_ddiv>
 800709c:	f7f9 fccc 	bl	8000a38 <__aeabi_d2iz>
 80070a0:	4680      	mov	r8, r0
 80070a2:	f7f9 f9af 	bl	8000404 <__aeabi_i2d>
 80070a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070aa:	f7f9 fa15 	bl	80004d8 <__aeabi_dmul>
 80070ae:	4602      	mov	r2, r0
 80070b0:	460b      	mov	r3, r1
 80070b2:	4620      	mov	r0, r4
 80070b4:	4629      	mov	r1, r5
 80070b6:	f7f9 f857 	bl	8000168 <__aeabi_dsub>
 80070ba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80070be:	9d08      	ldr	r5, [sp, #32]
 80070c0:	f806 4b01 	strb.w	r4, [r6], #1
 80070c4:	eba6 040a 	sub.w	r4, r6, sl
 80070c8:	42a5      	cmp	r5, r4
 80070ca:	4602      	mov	r2, r0
 80070cc:	460b      	mov	r3, r1
 80070ce:	d133      	bne.n	8007138 <_dtoa_r+0x6e8>
 80070d0:	f7f9 f84c 	bl	800016c <__adddf3>
 80070d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070d8:	4604      	mov	r4, r0
 80070da:	460d      	mov	r5, r1
 80070dc:	f7f9 fc8c 	bl	80009f8 <__aeabi_dcmpgt>
 80070e0:	b9c0      	cbnz	r0, 8007114 <_dtoa_r+0x6c4>
 80070e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070e6:	4620      	mov	r0, r4
 80070e8:	4629      	mov	r1, r5
 80070ea:	f7f9 fc5d 	bl	80009a8 <__aeabi_dcmpeq>
 80070ee:	b110      	cbz	r0, 80070f6 <_dtoa_r+0x6a6>
 80070f0:	f018 0f01 	tst.w	r8, #1
 80070f4:	d10e      	bne.n	8007114 <_dtoa_r+0x6c4>
 80070f6:	4648      	mov	r0, r9
 80070f8:	9903      	ldr	r1, [sp, #12]
 80070fa:	f000 fbbb 	bl	8007874 <_Bfree>
 80070fe:	2300      	movs	r3, #0
 8007100:	7033      	strb	r3, [r6, #0]
 8007102:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007104:	3701      	adds	r7, #1
 8007106:	601f      	str	r7, [r3, #0]
 8007108:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800710a:	2b00      	cmp	r3, #0
 800710c:	f000 824b 	beq.w	80075a6 <_dtoa_r+0xb56>
 8007110:	601e      	str	r6, [r3, #0]
 8007112:	e248      	b.n	80075a6 <_dtoa_r+0xb56>
 8007114:	46b8      	mov	r8, r7
 8007116:	4633      	mov	r3, r6
 8007118:	461e      	mov	r6, r3
 800711a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800711e:	2a39      	cmp	r2, #57	@ 0x39
 8007120:	d106      	bne.n	8007130 <_dtoa_r+0x6e0>
 8007122:	459a      	cmp	sl, r3
 8007124:	d1f8      	bne.n	8007118 <_dtoa_r+0x6c8>
 8007126:	2230      	movs	r2, #48	@ 0x30
 8007128:	f108 0801 	add.w	r8, r8, #1
 800712c:	f88a 2000 	strb.w	r2, [sl]
 8007130:	781a      	ldrb	r2, [r3, #0]
 8007132:	3201      	adds	r2, #1
 8007134:	701a      	strb	r2, [r3, #0]
 8007136:	e7a0      	b.n	800707a <_dtoa_r+0x62a>
 8007138:	2200      	movs	r2, #0
 800713a:	4b6f      	ldr	r3, [pc, #444]	@ (80072f8 <_dtoa_r+0x8a8>)
 800713c:	f7f9 f9cc 	bl	80004d8 <__aeabi_dmul>
 8007140:	2200      	movs	r2, #0
 8007142:	2300      	movs	r3, #0
 8007144:	4604      	mov	r4, r0
 8007146:	460d      	mov	r5, r1
 8007148:	f7f9 fc2e 	bl	80009a8 <__aeabi_dcmpeq>
 800714c:	2800      	cmp	r0, #0
 800714e:	d09f      	beq.n	8007090 <_dtoa_r+0x640>
 8007150:	e7d1      	b.n	80070f6 <_dtoa_r+0x6a6>
 8007152:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007154:	2a00      	cmp	r2, #0
 8007156:	f000 80ea 	beq.w	800732e <_dtoa_r+0x8de>
 800715a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800715c:	2a01      	cmp	r2, #1
 800715e:	f300 80cd 	bgt.w	80072fc <_dtoa_r+0x8ac>
 8007162:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007164:	2a00      	cmp	r2, #0
 8007166:	f000 80c1 	beq.w	80072ec <_dtoa_r+0x89c>
 800716a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800716e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007170:	9e04      	ldr	r6, [sp, #16]
 8007172:	9a04      	ldr	r2, [sp, #16]
 8007174:	2101      	movs	r1, #1
 8007176:	441a      	add	r2, r3
 8007178:	9204      	str	r2, [sp, #16]
 800717a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800717c:	4648      	mov	r0, r9
 800717e:	441a      	add	r2, r3
 8007180:	9209      	str	r2, [sp, #36]	@ 0x24
 8007182:	f000 fc75 	bl	8007a70 <__i2b>
 8007186:	4605      	mov	r5, r0
 8007188:	b166      	cbz	r6, 80071a4 <_dtoa_r+0x754>
 800718a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800718c:	2b00      	cmp	r3, #0
 800718e:	dd09      	ble.n	80071a4 <_dtoa_r+0x754>
 8007190:	42b3      	cmp	r3, r6
 8007192:	bfa8      	it	ge
 8007194:	4633      	movge	r3, r6
 8007196:	9a04      	ldr	r2, [sp, #16]
 8007198:	1af6      	subs	r6, r6, r3
 800719a:	1ad2      	subs	r2, r2, r3
 800719c:	9204      	str	r2, [sp, #16]
 800719e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80071a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071a6:	b30b      	cbz	r3, 80071ec <_dtoa_r+0x79c>
 80071a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 80c6 	beq.w	800733c <_dtoa_r+0x8ec>
 80071b0:	2c00      	cmp	r4, #0
 80071b2:	f000 80c0 	beq.w	8007336 <_dtoa_r+0x8e6>
 80071b6:	4629      	mov	r1, r5
 80071b8:	4622      	mov	r2, r4
 80071ba:	4648      	mov	r0, r9
 80071bc:	f000 fd10 	bl	8007be0 <__pow5mult>
 80071c0:	9a03      	ldr	r2, [sp, #12]
 80071c2:	4601      	mov	r1, r0
 80071c4:	4605      	mov	r5, r0
 80071c6:	4648      	mov	r0, r9
 80071c8:	f000 fc68 	bl	8007a9c <__multiply>
 80071cc:	9903      	ldr	r1, [sp, #12]
 80071ce:	4680      	mov	r8, r0
 80071d0:	4648      	mov	r0, r9
 80071d2:	f000 fb4f 	bl	8007874 <_Bfree>
 80071d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071d8:	1b1b      	subs	r3, r3, r4
 80071da:	930a      	str	r3, [sp, #40]	@ 0x28
 80071dc:	f000 80b1 	beq.w	8007342 <_dtoa_r+0x8f2>
 80071e0:	4641      	mov	r1, r8
 80071e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071e4:	4648      	mov	r0, r9
 80071e6:	f000 fcfb 	bl	8007be0 <__pow5mult>
 80071ea:	9003      	str	r0, [sp, #12]
 80071ec:	2101      	movs	r1, #1
 80071ee:	4648      	mov	r0, r9
 80071f0:	f000 fc3e 	bl	8007a70 <__i2b>
 80071f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071f6:	4604      	mov	r4, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 81d8 	beq.w	80075ae <_dtoa_r+0xb5e>
 80071fe:	461a      	mov	r2, r3
 8007200:	4601      	mov	r1, r0
 8007202:	4648      	mov	r0, r9
 8007204:	f000 fcec 	bl	8007be0 <__pow5mult>
 8007208:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800720a:	4604      	mov	r4, r0
 800720c:	2b01      	cmp	r3, #1
 800720e:	f300 809f 	bgt.w	8007350 <_dtoa_r+0x900>
 8007212:	9b06      	ldr	r3, [sp, #24]
 8007214:	2b00      	cmp	r3, #0
 8007216:	f040 8097 	bne.w	8007348 <_dtoa_r+0x8f8>
 800721a:	9b07      	ldr	r3, [sp, #28]
 800721c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007220:	2b00      	cmp	r3, #0
 8007222:	f040 8093 	bne.w	800734c <_dtoa_r+0x8fc>
 8007226:	9b07      	ldr	r3, [sp, #28]
 8007228:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800722c:	0d1b      	lsrs	r3, r3, #20
 800722e:	051b      	lsls	r3, r3, #20
 8007230:	b133      	cbz	r3, 8007240 <_dtoa_r+0x7f0>
 8007232:	9b04      	ldr	r3, [sp, #16]
 8007234:	3301      	adds	r3, #1
 8007236:	9304      	str	r3, [sp, #16]
 8007238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800723a:	3301      	adds	r3, #1
 800723c:	9309      	str	r3, [sp, #36]	@ 0x24
 800723e:	2301      	movs	r3, #1
 8007240:	930a      	str	r3, [sp, #40]	@ 0x28
 8007242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007244:	2b00      	cmp	r3, #0
 8007246:	f000 81b8 	beq.w	80075ba <_dtoa_r+0xb6a>
 800724a:	6923      	ldr	r3, [r4, #16]
 800724c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007250:	6918      	ldr	r0, [r3, #16]
 8007252:	f000 fbc1 	bl	80079d8 <__hi0bits>
 8007256:	f1c0 0020 	rsb	r0, r0, #32
 800725a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725c:	4418      	add	r0, r3
 800725e:	f010 001f 	ands.w	r0, r0, #31
 8007262:	f000 8082 	beq.w	800736a <_dtoa_r+0x91a>
 8007266:	f1c0 0320 	rsb	r3, r0, #32
 800726a:	2b04      	cmp	r3, #4
 800726c:	dd73      	ble.n	8007356 <_dtoa_r+0x906>
 800726e:	9b04      	ldr	r3, [sp, #16]
 8007270:	f1c0 001c 	rsb	r0, r0, #28
 8007274:	4403      	add	r3, r0
 8007276:	9304      	str	r3, [sp, #16]
 8007278:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800727a:	4406      	add	r6, r0
 800727c:	4403      	add	r3, r0
 800727e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007280:	9b04      	ldr	r3, [sp, #16]
 8007282:	2b00      	cmp	r3, #0
 8007284:	dd05      	ble.n	8007292 <_dtoa_r+0x842>
 8007286:	461a      	mov	r2, r3
 8007288:	4648      	mov	r0, r9
 800728a:	9903      	ldr	r1, [sp, #12]
 800728c:	f000 fd02 	bl	8007c94 <__lshift>
 8007290:	9003      	str	r0, [sp, #12]
 8007292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007294:	2b00      	cmp	r3, #0
 8007296:	dd05      	ble.n	80072a4 <_dtoa_r+0x854>
 8007298:	4621      	mov	r1, r4
 800729a:	461a      	mov	r2, r3
 800729c:	4648      	mov	r0, r9
 800729e:	f000 fcf9 	bl	8007c94 <__lshift>
 80072a2:	4604      	mov	r4, r0
 80072a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d061      	beq.n	800736e <_dtoa_r+0x91e>
 80072aa:	4621      	mov	r1, r4
 80072ac:	9803      	ldr	r0, [sp, #12]
 80072ae:	f000 fd5d 	bl	8007d6c <__mcmp>
 80072b2:	2800      	cmp	r0, #0
 80072b4:	da5b      	bge.n	800736e <_dtoa_r+0x91e>
 80072b6:	2300      	movs	r3, #0
 80072b8:	220a      	movs	r2, #10
 80072ba:	4648      	mov	r0, r9
 80072bc:	9903      	ldr	r1, [sp, #12]
 80072be:	f000 fafb 	bl	80078b8 <__multadd>
 80072c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072c4:	f107 38ff 	add.w	r8, r7, #4294967295
 80072c8:	9003      	str	r0, [sp, #12]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	f000 8177 	beq.w	80075be <_dtoa_r+0xb6e>
 80072d0:	4629      	mov	r1, r5
 80072d2:	2300      	movs	r3, #0
 80072d4:	220a      	movs	r2, #10
 80072d6:	4648      	mov	r0, r9
 80072d8:	f000 faee 	bl	80078b8 <__multadd>
 80072dc:	f1bb 0f00 	cmp.w	fp, #0
 80072e0:	4605      	mov	r5, r0
 80072e2:	dc6f      	bgt.n	80073c4 <_dtoa_r+0x974>
 80072e4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	dc49      	bgt.n	800737e <_dtoa_r+0x92e>
 80072ea:	e06b      	b.n	80073c4 <_dtoa_r+0x974>
 80072ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80072ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80072f2:	e73c      	b.n	800716e <_dtoa_r+0x71e>
 80072f4:	3fe00000 	.word	0x3fe00000
 80072f8:	40240000 	.word	0x40240000
 80072fc:	9b08      	ldr	r3, [sp, #32]
 80072fe:	1e5c      	subs	r4, r3, #1
 8007300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007302:	42a3      	cmp	r3, r4
 8007304:	db09      	blt.n	800731a <_dtoa_r+0x8ca>
 8007306:	1b1c      	subs	r4, r3, r4
 8007308:	9b08      	ldr	r3, [sp, #32]
 800730a:	2b00      	cmp	r3, #0
 800730c:	f6bf af30 	bge.w	8007170 <_dtoa_r+0x720>
 8007310:	9b04      	ldr	r3, [sp, #16]
 8007312:	9a08      	ldr	r2, [sp, #32]
 8007314:	1a9e      	subs	r6, r3, r2
 8007316:	2300      	movs	r3, #0
 8007318:	e72b      	b.n	8007172 <_dtoa_r+0x722>
 800731a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800731c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800731e:	1ae3      	subs	r3, r4, r3
 8007320:	441a      	add	r2, r3
 8007322:	940a      	str	r4, [sp, #40]	@ 0x28
 8007324:	9e04      	ldr	r6, [sp, #16]
 8007326:	2400      	movs	r4, #0
 8007328:	9b08      	ldr	r3, [sp, #32]
 800732a:	920e      	str	r2, [sp, #56]	@ 0x38
 800732c:	e721      	b.n	8007172 <_dtoa_r+0x722>
 800732e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007330:	9e04      	ldr	r6, [sp, #16]
 8007332:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007334:	e728      	b.n	8007188 <_dtoa_r+0x738>
 8007336:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800733a:	e751      	b.n	80071e0 <_dtoa_r+0x790>
 800733c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800733e:	9903      	ldr	r1, [sp, #12]
 8007340:	e750      	b.n	80071e4 <_dtoa_r+0x794>
 8007342:	f8cd 800c 	str.w	r8, [sp, #12]
 8007346:	e751      	b.n	80071ec <_dtoa_r+0x79c>
 8007348:	2300      	movs	r3, #0
 800734a:	e779      	b.n	8007240 <_dtoa_r+0x7f0>
 800734c:	9b06      	ldr	r3, [sp, #24]
 800734e:	e777      	b.n	8007240 <_dtoa_r+0x7f0>
 8007350:	2300      	movs	r3, #0
 8007352:	930a      	str	r3, [sp, #40]	@ 0x28
 8007354:	e779      	b.n	800724a <_dtoa_r+0x7fa>
 8007356:	d093      	beq.n	8007280 <_dtoa_r+0x830>
 8007358:	9a04      	ldr	r2, [sp, #16]
 800735a:	331c      	adds	r3, #28
 800735c:	441a      	add	r2, r3
 800735e:	9204      	str	r2, [sp, #16]
 8007360:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007362:	441e      	add	r6, r3
 8007364:	441a      	add	r2, r3
 8007366:	9209      	str	r2, [sp, #36]	@ 0x24
 8007368:	e78a      	b.n	8007280 <_dtoa_r+0x830>
 800736a:	4603      	mov	r3, r0
 800736c:	e7f4      	b.n	8007358 <_dtoa_r+0x908>
 800736e:	9b08      	ldr	r3, [sp, #32]
 8007370:	46b8      	mov	r8, r7
 8007372:	2b00      	cmp	r3, #0
 8007374:	dc20      	bgt.n	80073b8 <_dtoa_r+0x968>
 8007376:	469b      	mov	fp, r3
 8007378:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800737a:	2b02      	cmp	r3, #2
 800737c:	dd1e      	ble.n	80073bc <_dtoa_r+0x96c>
 800737e:	f1bb 0f00 	cmp.w	fp, #0
 8007382:	f47f adb1 	bne.w	8006ee8 <_dtoa_r+0x498>
 8007386:	4621      	mov	r1, r4
 8007388:	465b      	mov	r3, fp
 800738a:	2205      	movs	r2, #5
 800738c:	4648      	mov	r0, r9
 800738e:	f000 fa93 	bl	80078b8 <__multadd>
 8007392:	4601      	mov	r1, r0
 8007394:	4604      	mov	r4, r0
 8007396:	9803      	ldr	r0, [sp, #12]
 8007398:	f000 fce8 	bl	8007d6c <__mcmp>
 800739c:	2800      	cmp	r0, #0
 800739e:	f77f ada3 	ble.w	8006ee8 <_dtoa_r+0x498>
 80073a2:	4656      	mov	r6, sl
 80073a4:	2331      	movs	r3, #49	@ 0x31
 80073a6:	f108 0801 	add.w	r8, r8, #1
 80073aa:	f806 3b01 	strb.w	r3, [r6], #1
 80073ae:	e59f      	b.n	8006ef0 <_dtoa_r+0x4a0>
 80073b0:	46b8      	mov	r8, r7
 80073b2:	9c08      	ldr	r4, [sp, #32]
 80073b4:	4625      	mov	r5, r4
 80073b6:	e7f4      	b.n	80073a2 <_dtoa_r+0x952>
 80073b8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80073bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f000 8101 	beq.w	80075c6 <_dtoa_r+0xb76>
 80073c4:	2e00      	cmp	r6, #0
 80073c6:	dd05      	ble.n	80073d4 <_dtoa_r+0x984>
 80073c8:	4629      	mov	r1, r5
 80073ca:	4632      	mov	r2, r6
 80073cc:	4648      	mov	r0, r9
 80073ce:	f000 fc61 	bl	8007c94 <__lshift>
 80073d2:	4605      	mov	r5, r0
 80073d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d05c      	beq.n	8007494 <_dtoa_r+0xa44>
 80073da:	4648      	mov	r0, r9
 80073dc:	6869      	ldr	r1, [r5, #4]
 80073de:	f000 fa09 	bl	80077f4 <_Balloc>
 80073e2:	4606      	mov	r6, r0
 80073e4:	b928      	cbnz	r0, 80073f2 <_dtoa_r+0x9a2>
 80073e6:	4602      	mov	r2, r0
 80073e8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80073ec:	4b80      	ldr	r3, [pc, #512]	@ (80075f0 <_dtoa_r+0xba0>)
 80073ee:	f7ff bb43 	b.w	8006a78 <_dtoa_r+0x28>
 80073f2:	692a      	ldr	r2, [r5, #16]
 80073f4:	f105 010c 	add.w	r1, r5, #12
 80073f8:	3202      	adds	r2, #2
 80073fa:	0092      	lsls	r2, r2, #2
 80073fc:	300c      	adds	r0, #12
 80073fe:	f002 f959 	bl	80096b4 <memcpy>
 8007402:	2201      	movs	r2, #1
 8007404:	4631      	mov	r1, r6
 8007406:	4648      	mov	r0, r9
 8007408:	f000 fc44 	bl	8007c94 <__lshift>
 800740c:	462f      	mov	r7, r5
 800740e:	4605      	mov	r5, r0
 8007410:	f10a 0301 	add.w	r3, sl, #1
 8007414:	9304      	str	r3, [sp, #16]
 8007416:	eb0a 030b 	add.w	r3, sl, fp
 800741a:	930a      	str	r3, [sp, #40]	@ 0x28
 800741c:	9b06      	ldr	r3, [sp, #24]
 800741e:	f003 0301 	and.w	r3, r3, #1
 8007422:	9309      	str	r3, [sp, #36]	@ 0x24
 8007424:	9b04      	ldr	r3, [sp, #16]
 8007426:	4621      	mov	r1, r4
 8007428:	9803      	ldr	r0, [sp, #12]
 800742a:	f103 3bff 	add.w	fp, r3, #4294967295
 800742e:	f7ff fa84 	bl	800693a <quorem>
 8007432:	4603      	mov	r3, r0
 8007434:	4639      	mov	r1, r7
 8007436:	3330      	adds	r3, #48	@ 0x30
 8007438:	9006      	str	r0, [sp, #24]
 800743a:	9803      	ldr	r0, [sp, #12]
 800743c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800743e:	f000 fc95 	bl	8007d6c <__mcmp>
 8007442:	462a      	mov	r2, r5
 8007444:	9008      	str	r0, [sp, #32]
 8007446:	4621      	mov	r1, r4
 8007448:	4648      	mov	r0, r9
 800744a:	f000 fcab 	bl	8007da4 <__mdiff>
 800744e:	68c2      	ldr	r2, [r0, #12]
 8007450:	4606      	mov	r6, r0
 8007452:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007454:	bb02      	cbnz	r2, 8007498 <_dtoa_r+0xa48>
 8007456:	4601      	mov	r1, r0
 8007458:	9803      	ldr	r0, [sp, #12]
 800745a:	f000 fc87 	bl	8007d6c <__mcmp>
 800745e:	4602      	mov	r2, r0
 8007460:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007462:	4631      	mov	r1, r6
 8007464:	4648      	mov	r0, r9
 8007466:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800746a:	f000 fa03 	bl	8007874 <_Bfree>
 800746e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007470:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007472:	9e04      	ldr	r6, [sp, #16]
 8007474:	ea42 0103 	orr.w	r1, r2, r3
 8007478:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800747a:	4319      	orrs	r1, r3
 800747c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800747e:	d10d      	bne.n	800749c <_dtoa_r+0xa4c>
 8007480:	2b39      	cmp	r3, #57	@ 0x39
 8007482:	d027      	beq.n	80074d4 <_dtoa_r+0xa84>
 8007484:	9a08      	ldr	r2, [sp, #32]
 8007486:	2a00      	cmp	r2, #0
 8007488:	dd01      	ble.n	800748e <_dtoa_r+0xa3e>
 800748a:	9b06      	ldr	r3, [sp, #24]
 800748c:	3331      	adds	r3, #49	@ 0x31
 800748e:	f88b 3000 	strb.w	r3, [fp]
 8007492:	e52e      	b.n	8006ef2 <_dtoa_r+0x4a2>
 8007494:	4628      	mov	r0, r5
 8007496:	e7b9      	b.n	800740c <_dtoa_r+0x9bc>
 8007498:	2201      	movs	r2, #1
 800749a:	e7e2      	b.n	8007462 <_dtoa_r+0xa12>
 800749c:	9908      	ldr	r1, [sp, #32]
 800749e:	2900      	cmp	r1, #0
 80074a0:	db04      	blt.n	80074ac <_dtoa_r+0xa5c>
 80074a2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80074a4:	4301      	orrs	r1, r0
 80074a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074a8:	4301      	orrs	r1, r0
 80074aa:	d120      	bne.n	80074ee <_dtoa_r+0xa9e>
 80074ac:	2a00      	cmp	r2, #0
 80074ae:	ddee      	ble.n	800748e <_dtoa_r+0xa3e>
 80074b0:	2201      	movs	r2, #1
 80074b2:	9903      	ldr	r1, [sp, #12]
 80074b4:	4648      	mov	r0, r9
 80074b6:	9304      	str	r3, [sp, #16]
 80074b8:	f000 fbec 	bl	8007c94 <__lshift>
 80074bc:	4621      	mov	r1, r4
 80074be:	9003      	str	r0, [sp, #12]
 80074c0:	f000 fc54 	bl	8007d6c <__mcmp>
 80074c4:	2800      	cmp	r0, #0
 80074c6:	9b04      	ldr	r3, [sp, #16]
 80074c8:	dc02      	bgt.n	80074d0 <_dtoa_r+0xa80>
 80074ca:	d1e0      	bne.n	800748e <_dtoa_r+0xa3e>
 80074cc:	07da      	lsls	r2, r3, #31
 80074ce:	d5de      	bpl.n	800748e <_dtoa_r+0xa3e>
 80074d0:	2b39      	cmp	r3, #57	@ 0x39
 80074d2:	d1da      	bne.n	800748a <_dtoa_r+0xa3a>
 80074d4:	2339      	movs	r3, #57	@ 0x39
 80074d6:	f88b 3000 	strb.w	r3, [fp]
 80074da:	4633      	mov	r3, r6
 80074dc:	461e      	mov	r6, r3
 80074de:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80074e2:	3b01      	subs	r3, #1
 80074e4:	2a39      	cmp	r2, #57	@ 0x39
 80074e6:	d04e      	beq.n	8007586 <_dtoa_r+0xb36>
 80074e8:	3201      	adds	r2, #1
 80074ea:	701a      	strb	r2, [r3, #0]
 80074ec:	e501      	b.n	8006ef2 <_dtoa_r+0x4a2>
 80074ee:	2a00      	cmp	r2, #0
 80074f0:	dd03      	ble.n	80074fa <_dtoa_r+0xaaa>
 80074f2:	2b39      	cmp	r3, #57	@ 0x39
 80074f4:	d0ee      	beq.n	80074d4 <_dtoa_r+0xa84>
 80074f6:	3301      	adds	r3, #1
 80074f8:	e7c9      	b.n	800748e <_dtoa_r+0xa3e>
 80074fa:	9a04      	ldr	r2, [sp, #16]
 80074fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80074fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007502:	428a      	cmp	r2, r1
 8007504:	d028      	beq.n	8007558 <_dtoa_r+0xb08>
 8007506:	2300      	movs	r3, #0
 8007508:	220a      	movs	r2, #10
 800750a:	9903      	ldr	r1, [sp, #12]
 800750c:	4648      	mov	r0, r9
 800750e:	f000 f9d3 	bl	80078b8 <__multadd>
 8007512:	42af      	cmp	r7, r5
 8007514:	9003      	str	r0, [sp, #12]
 8007516:	f04f 0300 	mov.w	r3, #0
 800751a:	f04f 020a 	mov.w	r2, #10
 800751e:	4639      	mov	r1, r7
 8007520:	4648      	mov	r0, r9
 8007522:	d107      	bne.n	8007534 <_dtoa_r+0xae4>
 8007524:	f000 f9c8 	bl	80078b8 <__multadd>
 8007528:	4607      	mov	r7, r0
 800752a:	4605      	mov	r5, r0
 800752c:	9b04      	ldr	r3, [sp, #16]
 800752e:	3301      	adds	r3, #1
 8007530:	9304      	str	r3, [sp, #16]
 8007532:	e777      	b.n	8007424 <_dtoa_r+0x9d4>
 8007534:	f000 f9c0 	bl	80078b8 <__multadd>
 8007538:	4629      	mov	r1, r5
 800753a:	4607      	mov	r7, r0
 800753c:	2300      	movs	r3, #0
 800753e:	220a      	movs	r2, #10
 8007540:	4648      	mov	r0, r9
 8007542:	f000 f9b9 	bl	80078b8 <__multadd>
 8007546:	4605      	mov	r5, r0
 8007548:	e7f0      	b.n	800752c <_dtoa_r+0xadc>
 800754a:	f1bb 0f00 	cmp.w	fp, #0
 800754e:	bfcc      	ite	gt
 8007550:	465e      	movgt	r6, fp
 8007552:	2601      	movle	r6, #1
 8007554:	2700      	movs	r7, #0
 8007556:	4456      	add	r6, sl
 8007558:	2201      	movs	r2, #1
 800755a:	9903      	ldr	r1, [sp, #12]
 800755c:	4648      	mov	r0, r9
 800755e:	9304      	str	r3, [sp, #16]
 8007560:	f000 fb98 	bl	8007c94 <__lshift>
 8007564:	4621      	mov	r1, r4
 8007566:	9003      	str	r0, [sp, #12]
 8007568:	f000 fc00 	bl	8007d6c <__mcmp>
 800756c:	2800      	cmp	r0, #0
 800756e:	dcb4      	bgt.n	80074da <_dtoa_r+0xa8a>
 8007570:	d102      	bne.n	8007578 <_dtoa_r+0xb28>
 8007572:	9b04      	ldr	r3, [sp, #16]
 8007574:	07db      	lsls	r3, r3, #31
 8007576:	d4b0      	bmi.n	80074da <_dtoa_r+0xa8a>
 8007578:	4633      	mov	r3, r6
 800757a:	461e      	mov	r6, r3
 800757c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007580:	2a30      	cmp	r2, #48	@ 0x30
 8007582:	d0fa      	beq.n	800757a <_dtoa_r+0xb2a>
 8007584:	e4b5      	b.n	8006ef2 <_dtoa_r+0x4a2>
 8007586:	459a      	cmp	sl, r3
 8007588:	d1a8      	bne.n	80074dc <_dtoa_r+0xa8c>
 800758a:	2331      	movs	r3, #49	@ 0x31
 800758c:	f108 0801 	add.w	r8, r8, #1
 8007590:	f88a 3000 	strb.w	r3, [sl]
 8007594:	e4ad      	b.n	8006ef2 <_dtoa_r+0x4a2>
 8007596:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007598:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80075f4 <_dtoa_r+0xba4>
 800759c:	b11b      	cbz	r3, 80075a6 <_dtoa_r+0xb56>
 800759e:	f10a 0308 	add.w	r3, sl, #8
 80075a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80075a4:	6013      	str	r3, [r2, #0]
 80075a6:	4650      	mov	r0, sl
 80075a8:	b017      	add	sp, #92	@ 0x5c
 80075aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	f77f ae2e 	ble.w	8007212 <_dtoa_r+0x7c2>
 80075b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80075ba:	2001      	movs	r0, #1
 80075bc:	e64d      	b.n	800725a <_dtoa_r+0x80a>
 80075be:	f1bb 0f00 	cmp.w	fp, #0
 80075c2:	f77f aed9 	ble.w	8007378 <_dtoa_r+0x928>
 80075c6:	4656      	mov	r6, sl
 80075c8:	4621      	mov	r1, r4
 80075ca:	9803      	ldr	r0, [sp, #12]
 80075cc:	f7ff f9b5 	bl	800693a <quorem>
 80075d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80075d4:	f806 3b01 	strb.w	r3, [r6], #1
 80075d8:	eba6 020a 	sub.w	r2, r6, sl
 80075dc:	4593      	cmp	fp, r2
 80075de:	ddb4      	ble.n	800754a <_dtoa_r+0xafa>
 80075e0:	2300      	movs	r3, #0
 80075e2:	220a      	movs	r2, #10
 80075e4:	4648      	mov	r0, r9
 80075e6:	9903      	ldr	r1, [sp, #12]
 80075e8:	f000 f966 	bl	80078b8 <__multadd>
 80075ec:	9003      	str	r0, [sp, #12]
 80075ee:	e7eb      	b.n	80075c8 <_dtoa_r+0xb78>
 80075f0:	0800a16b 	.word	0x0800a16b
 80075f4:	0800a0ef 	.word	0x0800a0ef

080075f8 <_free_r>:
 80075f8:	b538      	push	{r3, r4, r5, lr}
 80075fa:	4605      	mov	r5, r0
 80075fc:	2900      	cmp	r1, #0
 80075fe:	d040      	beq.n	8007682 <_free_r+0x8a>
 8007600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007604:	1f0c      	subs	r4, r1, #4
 8007606:	2b00      	cmp	r3, #0
 8007608:	bfb8      	it	lt
 800760a:	18e4      	addlt	r4, r4, r3
 800760c:	f000 f8e6 	bl	80077dc <__malloc_lock>
 8007610:	4a1c      	ldr	r2, [pc, #112]	@ (8007684 <_free_r+0x8c>)
 8007612:	6813      	ldr	r3, [r2, #0]
 8007614:	b933      	cbnz	r3, 8007624 <_free_r+0x2c>
 8007616:	6063      	str	r3, [r4, #4]
 8007618:	6014      	str	r4, [r2, #0]
 800761a:	4628      	mov	r0, r5
 800761c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007620:	f000 b8e2 	b.w	80077e8 <__malloc_unlock>
 8007624:	42a3      	cmp	r3, r4
 8007626:	d908      	bls.n	800763a <_free_r+0x42>
 8007628:	6820      	ldr	r0, [r4, #0]
 800762a:	1821      	adds	r1, r4, r0
 800762c:	428b      	cmp	r3, r1
 800762e:	bf01      	itttt	eq
 8007630:	6819      	ldreq	r1, [r3, #0]
 8007632:	685b      	ldreq	r3, [r3, #4]
 8007634:	1809      	addeq	r1, r1, r0
 8007636:	6021      	streq	r1, [r4, #0]
 8007638:	e7ed      	b.n	8007616 <_free_r+0x1e>
 800763a:	461a      	mov	r2, r3
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	b10b      	cbz	r3, 8007644 <_free_r+0x4c>
 8007640:	42a3      	cmp	r3, r4
 8007642:	d9fa      	bls.n	800763a <_free_r+0x42>
 8007644:	6811      	ldr	r1, [r2, #0]
 8007646:	1850      	adds	r0, r2, r1
 8007648:	42a0      	cmp	r0, r4
 800764a:	d10b      	bne.n	8007664 <_free_r+0x6c>
 800764c:	6820      	ldr	r0, [r4, #0]
 800764e:	4401      	add	r1, r0
 8007650:	1850      	adds	r0, r2, r1
 8007652:	4283      	cmp	r3, r0
 8007654:	6011      	str	r1, [r2, #0]
 8007656:	d1e0      	bne.n	800761a <_free_r+0x22>
 8007658:	6818      	ldr	r0, [r3, #0]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	4408      	add	r0, r1
 800765e:	6010      	str	r0, [r2, #0]
 8007660:	6053      	str	r3, [r2, #4]
 8007662:	e7da      	b.n	800761a <_free_r+0x22>
 8007664:	d902      	bls.n	800766c <_free_r+0x74>
 8007666:	230c      	movs	r3, #12
 8007668:	602b      	str	r3, [r5, #0]
 800766a:	e7d6      	b.n	800761a <_free_r+0x22>
 800766c:	6820      	ldr	r0, [r4, #0]
 800766e:	1821      	adds	r1, r4, r0
 8007670:	428b      	cmp	r3, r1
 8007672:	bf01      	itttt	eq
 8007674:	6819      	ldreq	r1, [r3, #0]
 8007676:	685b      	ldreq	r3, [r3, #4]
 8007678:	1809      	addeq	r1, r1, r0
 800767a:	6021      	streq	r1, [r4, #0]
 800767c:	6063      	str	r3, [r4, #4]
 800767e:	6054      	str	r4, [r2, #4]
 8007680:	e7cb      	b.n	800761a <_free_r+0x22>
 8007682:	bd38      	pop	{r3, r4, r5, pc}
 8007684:	20000474 	.word	0x20000474

08007688 <malloc>:
 8007688:	4b02      	ldr	r3, [pc, #8]	@ (8007694 <malloc+0xc>)
 800768a:	4601      	mov	r1, r0
 800768c:	6818      	ldr	r0, [r3, #0]
 800768e:	f000 b825 	b.w	80076dc <_malloc_r>
 8007692:	bf00      	nop
 8007694:	20000018 	.word	0x20000018

08007698 <sbrk_aligned>:
 8007698:	b570      	push	{r4, r5, r6, lr}
 800769a:	4e0f      	ldr	r6, [pc, #60]	@ (80076d8 <sbrk_aligned+0x40>)
 800769c:	460c      	mov	r4, r1
 800769e:	6831      	ldr	r1, [r6, #0]
 80076a0:	4605      	mov	r5, r0
 80076a2:	b911      	cbnz	r1, 80076aa <sbrk_aligned+0x12>
 80076a4:	f001 fff6 	bl	8009694 <_sbrk_r>
 80076a8:	6030      	str	r0, [r6, #0]
 80076aa:	4621      	mov	r1, r4
 80076ac:	4628      	mov	r0, r5
 80076ae:	f001 fff1 	bl	8009694 <_sbrk_r>
 80076b2:	1c43      	adds	r3, r0, #1
 80076b4:	d103      	bne.n	80076be <sbrk_aligned+0x26>
 80076b6:	f04f 34ff 	mov.w	r4, #4294967295
 80076ba:	4620      	mov	r0, r4
 80076bc:	bd70      	pop	{r4, r5, r6, pc}
 80076be:	1cc4      	adds	r4, r0, #3
 80076c0:	f024 0403 	bic.w	r4, r4, #3
 80076c4:	42a0      	cmp	r0, r4
 80076c6:	d0f8      	beq.n	80076ba <sbrk_aligned+0x22>
 80076c8:	1a21      	subs	r1, r4, r0
 80076ca:	4628      	mov	r0, r5
 80076cc:	f001 ffe2 	bl	8009694 <_sbrk_r>
 80076d0:	3001      	adds	r0, #1
 80076d2:	d1f2      	bne.n	80076ba <sbrk_aligned+0x22>
 80076d4:	e7ef      	b.n	80076b6 <sbrk_aligned+0x1e>
 80076d6:	bf00      	nop
 80076d8:	20000470 	.word	0x20000470

080076dc <_malloc_r>:
 80076dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076e0:	1ccd      	adds	r5, r1, #3
 80076e2:	f025 0503 	bic.w	r5, r5, #3
 80076e6:	3508      	adds	r5, #8
 80076e8:	2d0c      	cmp	r5, #12
 80076ea:	bf38      	it	cc
 80076ec:	250c      	movcc	r5, #12
 80076ee:	2d00      	cmp	r5, #0
 80076f0:	4606      	mov	r6, r0
 80076f2:	db01      	blt.n	80076f8 <_malloc_r+0x1c>
 80076f4:	42a9      	cmp	r1, r5
 80076f6:	d904      	bls.n	8007702 <_malloc_r+0x26>
 80076f8:	230c      	movs	r3, #12
 80076fa:	6033      	str	r3, [r6, #0]
 80076fc:	2000      	movs	r0, #0
 80076fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007702:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80077d8 <_malloc_r+0xfc>
 8007706:	f000 f869 	bl	80077dc <__malloc_lock>
 800770a:	f8d8 3000 	ldr.w	r3, [r8]
 800770e:	461c      	mov	r4, r3
 8007710:	bb44      	cbnz	r4, 8007764 <_malloc_r+0x88>
 8007712:	4629      	mov	r1, r5
 8007714:	4630      	mov	r0, r6
 8007716:	f7ff ffbf 	bl	8007698 <sbrk_aligned>
 800771a:	1c43      	adds	r3, r0, #1
 800771c:	4604      	mov	r4, r0
 800771e:	d158      	bne.n	80077d2 <_malloc_r+0xf6>
 8007720:	f8d8 4000 	ldr.w	r4, [r8]
 8007724:	4627      	mov	r7, r4
 8007726:	2f00      	cmp	r7, #0
 8007728:	d143      	bne.n	80077b2 <_malloc_r+0xd6>
 800772a:	2c00      	cmp	r4, #0
 800772c:	d04b      	beq.n	80077c6 <_malloc_r+0xea>
 800772e:	6823      	ldr	r3, [r4, #0]
 8007730:	4639      	mov	r1, r7
 8007732:	4630      	mov	r0, r6
 8007734:	eb04 0903 	add.w	r9, r4, r3
 8007738:	f001 ffac 	bl	8009694 <_sbrk_r>
 800773c:	4581      	cmp	r9, r0
 800773e:	d142      	bne.n	80077c6 <_malloc_r+0xea>
 8007740:	6821      	ldr	r1, [r4, #0]
 8007742:	4630      	mov	r0, r6
 8007744:	1a6d      	subs	r5, r5, r1
 8007746:	4629      	mov	r1, r5
 8007748:	f7ff ffa6 	bl	8007698 <sbrk_aligned>
 800774c:	3001      	adds	r0, #1
 800774e:	d03a      	beq.n	80077c6 <_malloc_r+0xea>
 8007750:	6823      	ldr	r3, [r4, #0]
 8007752:	442b      	add	r3, r5
 8007754:	6023      	str	r3, [r4, #0]
 8007756:	f8d8 3000 	ldr.w	r3, [r8]
 800775a:	685a      	ldr	r2, [r3, #4]
 800775c:	bb62      	cbnz	r2, 80077b8 <_malloc_r+0xdc>
 800775e:	f8c8 7000 	str.w	r7, [r8]
 8007762:	e00f      	b.n	8007784 <_malloc_r+0xa8>
 8007764:	6822      	ldr	r2, [r4, #0]
 8007766:	1b52      	subs	r2, r2, r5
 8007768:	d420      	bmi.n	80077ac <_malloc_r+0xd0>
 800776a:	2a0b      	cmp	r2, #11
 800776c:	d917      	bls.n	800779e <_malloc_r+0xc2>
 800776e:	1961      	adds	r1, r4, r5
 8007770:	42a3      	cmp	r3, r4
 8007772:	6025      	str	r5, [r4, #0]
 8007774:	bf18      	it	ne
 8007776:	6059      	strne	r1, [r3, #4]
 8007778:	6863      	ldr	r3, [r4, #4]
 800777a:	bf08      	it	eq
 800777c:	f8c8 1000 	streq.w	r1, [r8]
 8007780:	5162      	str	r2, [r4, r5]
 8007782:	604b      	str	r3, [r1, #4]
 8007784:	4630      	mov	r0, r6
 8007786:	f000 f82f 	bl	80077e8 <__malloc_unlock>
 800778a:	f104 000b 	add.w	r0, r4, #11
 800778e:	1d23      	adds	r3, r4, #4
 8007790:	f020 0007 	bic.w	r0, r0, #7
 8007794:	1ac2      	subs	r2, r0, r3
 8007796:	bf1c      	itt	ne
 8007798:	1a1b      	subne	r3, r3, r0
 800779a:	50a3      	strne	r3, [r4, r2]
 800779c:	e7af      	b.n	80076fe <_malloc_r+0x22>
 800779e:	6862      	ldr	r2, [r4, #4]
 80077a0:	42a3      	cmp	r3, r4
 80077a2:	bf0c      	ite	eq
 80077a4:	f8c8 2000 	streq.w	r2, [r8]
 80077a8:	605a      	strne	r2, [r3, #4]
 80077aa:	e7eb      	b.n	8007784 <_malloc_r+0xa8>
 80077ac:	4623      	mov	r3, r4
 80077ae:	6864      	ldr	r4, [r4, #4]
 80077b0:	e7ae      	b.n	8007710 <_malloc_r+0x34>
 80077b2:	463c      	mov	r4, r7
 80077b4:	687f      	ldr	r7, [r7, #4]
 80077b6:	e7b6      	b.n	8007726 <_malloc_r+0x4a>
 80077b8:	461a      	mov	r2, r3
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	42a3      	cmp	r3, r4
 80077be:	d1fb      	bne.n	80077b8 <_malloc_r+0xdc>
 80077c0:	2300      	movs	r3, #0
 80077c2:	6053      	str	r3, [r2, #4]
 80077c4:	e7de      	b.n	8007784 <_malloc_r+0xa8>
 80077c6:	230c      	movs	r3, #12
 80077c8:	4630      	mov	r0, r6
 80077ca:	6033      	str	r3, [r6, #0]
 80077cc:	f000 f80c 	bl	80077e8 <__malloc_unlock>
 80077d0:	e794      	b.n	80076fc <_malloc_r+0x20>
 80077d2:	6005      	str	r5, [r0, #0]
 80077d4:	e7d6      	b.n	8007784 <_malloc_r+0xa8>
 80077d6:	bf00      	nop
 80077d8:	20000474 	.word	0x20000474

080077dc <__malloc_lock>:
 80077dc:	4801      	ldr	r0, [pc, #4]	@ (80077e4 <__malloc_lock+0x8>)
 80077de:	f7ff b890 	b.w	8006902 <__retarget_lock_acquire_recursive>
 80077e2:	bf00      	nop
 80077e4:	2000046c 	.word	0x2000046c

080077e8 <__malloc_unlock>:
 80077e8:	4801      	ldr	r0, [pc, #4]	@ (80077f0 <__malloc_unlock+0x8>)
 80077ea:	f7ff b88b 	b.w	8006904 <__retarget_lock_release_recursive>
 80077ee:	bf00      	nop
 80077f0:	2000046c 	.word	0x2000046c

080077f4 <_Balloc>:
 80077f4:	b570      	push	{r4, r5, r6, lr}
 80077f6:	69c6      	ldr	r6, [r0, #28]
 80077f8:	4604      	mov	r4, r0
 80077fa:	460d      	mov	r5, r1
 80077fc:	b976      	cbnz	r6, 800781c <_Balloc+0x28>
 80077fe:	2010      	movs	r0, #16
 8007800:	f7ff ff42 	bl	8007688 <malloc>
 8007804:	4602      	mov	r2, r0
 8007806:	61e0      	str	r0, [r4, #28]
 8007808:	b920      	cbnz	r0, 8007814 <_Balloc+0x20>
 800780a:	216b      	movs	r1, #107	@ 0x6b
 800780c:	4b17      	ldr	r3, [pc, #92]	@ (800786c <_Balloc+0x78>)
 800780e:	4818      	ldr	r0, [pc, #96]	@ (8007870 <_Balloc+0x7c>)
 8007810:	f7fd ff04 	bl	800561c <__assert_func>
 8007814:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007818:	6006      	str	r6, [r0, #0]
 800781a:	60c6      	str	r6, [r0, #12]
 800781c:	69e6      	ldr	r6, [r4, #28]
 800781e:	68f3      	ldr	r3, [r6, #12]
 8007820:	b183      	cbz	r3, 8007844 <_Balloc+0x50>
 8007822:	69e3      	ldr	r3, [r4, #28]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800782a:	b9b8      	cbnz	r0, 800785c <_Balloc+0x68>
 800782c:	2101      	movs	r1, #1
 800782e:	fa01 f605 	lsl.w	r6, r1, r5
 8007832:	1d72      	adds	r2, r6, #5
 8007834:	4620      	mov	r0, r4
 8007836:	0092      	lsls	r2, r2, #2
 8007838:	f001 ff50 	bl	80096dc <_calloc_r>
 800783c:	b160      	cbz	r0, 8007858 <_Balloc+0x64>
 800783e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007842:	e00e      	b.n	8007862 <_Balloc+0x6e>
 8007844:	2221      	movs	r2, #33	@ 0x21
 8007846:	2104      	movs	r1, #4
 8007848:	4620      	mov	r0, r4
 800784a:	f001 ff47 	bl	80096dc <_calloc_r>
 800784e:	69e3      	ldr	r3, [r4, #28]
 8007850:	60f0      	str	r0, [r6, #12]
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d1e4      	bne.n	8007822 <_Balloc+0x2e>
 8007858:	2000      	movs	r0, #0
 800785a:	bd70      	pop	{r4, r5, r6, pc}
 800785c:	6802      	ldr	r2, [r0, #0]
 800785e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007862:	2300      	movs	r3, #0
 8007864:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007868:	e7f7      	b.n	800785a <_Balloc+0x66>
 800786a:	bf00      	nop
 800786c:	0800a0fc 	.word	0x0800a0fc
 8007870:	0800a17c 	.word	0x0800a17c

08007874 <_Bfree>:
 8007874:	b570      	push	{r4, r5, r6, lr}
 8007876:	69c6      	ldr	r6, [r0, #28]
 8007878:	4605      	mov	r5, r0
 800787a:	460c      	mov	r4, r1
 800787c:	b976      	cbnz	r6, 800789c <_Bfree+0x28>
 800787e:	2010      	movs	r0, #16
 8007880:	f7ff ff02 	bl	8007688 <malloc>
 8007884:	4602      	mov	r2, r0
 8007886:	61e8      	str	r0, [r5, #28]
 8007888:	b920      	cbnz	r0, 8007894 <_Bfree+0x20>
 800788a:	218f      	movs	r1, #143	@ 0x8f
 800788c:	4b08      	ldr	r3, [pc, #32]	@ (80078b0 <_Bfree+0x3c>)
 800788e:	4809      	ldr	r0, [pc, #36]	@ (80078b4 <_Bfree+0x40>)
 8007890:	f7fd fec4 	bl	800561c <__assert_func>
 8007894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007898:	6006      	str	r6, [r0, #0]
 800789a:	60c6      	str	r6, [r0, #12]
 800789c:	b13c      	cbz	r4, 80078ae <_Bfree+0x3a>
 800789e:	69eb      	ldr	r3, [r5, #28]
 80078a0:	6862      	ldr	r2, [r4, #4]
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078a8:	6021      	str	r1, [r4, #0]
 80078aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078ae:	bd70      	pop	{r4, r5, r6, pc}
 80078b0:	0800a0fc 	.word	0x0800a0fc
 80078b4:	0800a17c 	.word	0x0800a17c

080078b8 <__multadd>:
 80078b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078bc:	4607      	mov	r7, r0
 80078be:	460c      	mov	r4, r1
 80078c0:	461e      	mov	r6, r3
 80078c2:	2000      	movs	r0, #0
 80078c4:	690d      	ldr	r5, [r1, #16]
 80078c6:	f101 0c14 	add.w	ip, r1, #20
 80078ca:	f8dc 3000 	ldr.w	r3, [ip]
 80078ce:	3001      	adds	r0, #1
 80078d0:	b299      	uxth	r1, r3
 80078d2:	fb02 6101 	mla	r1, r2, r1, r6
 80078d6:	0c1e      	lsrs	r6, r3, #16
 80078d8:	0c0b      	lsrs	r3, r1, #16
 80078da:	fb02 3306 	mla	r3, r2, r6, r3
 80078de:	b289      	uxth	r1, r1
 80078e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078e4:	4285      	cmp	r5, r0
 80078e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078ea:	f84c 1b04 	str.w	r1, [ip], #4
 80078ee:	dcec      	bgt.n	80078ca <__multadd+0x12>
 80078f0:	b30e      	cbz	r6, 8007936 <__multadd+0x7e>
 80078f2:	68a3      	ldr	r3, [r4, #8]
 80078f4:	42ab      	cmp	r3, r5
 80078f6:	dc19      	bgt.n	800792c <__multadd+0x74>
 80078f8:	6861      	ldr	r1, [r4, #4]
 80078fa:	4638      	mov	r0, r7
 80078fc:	3101      	adds	r1, #1
 80078fe:	f7ff ff79 	bl	80077f4 <_Balloc>
 8007902:	4680      	mov	r8, r0
 8007904:	b928      	cbnz	r0, 8007912 <__multadd+0x5a>
 8007906:	4602      	mov	r2, r0
 8007908:	21ba      	movs	r1, #186	@ 0xba
 800790a:	4b0c      	ldr	r3, [pc, #48]	@ (800793c <__multadd+0x84>)
 800790c:	480c      	ldr	r0, [pc, #48]	@ (8007940 <__multadd+0x88>)
 800790e:	f7fd fe85 	bl	800561c <__assert_func>
 8007912:	6922      	ldr	r2, [r4, #16]
 8007914:	f104 010c 	add.w	r1, r4, #12
 8007918:	3202      	adds	r2, #2
 800791a:	0092      	lsls	r2, r2, #2
 800791c:	300c      	adds	r0, #12
 800791e:	f001 fec9 	bl	80096b4 <memcpy>
 8007922:	4621      	mov	r1, r4
 8007924:	4638      	mov	r0, r7
 8007926:	f7ff ffa5 	bl	8007874 <_Bfree>
 800792a:	4644      	mov	r4, r8
 800792c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007930:	3501      	adds	r5, #1
 8007932:	615e      	str	r6, [r3, #20]
 8007934:	6125      	str	r5, [r4, #16]
 8007936:	4620      	mov	r0, r4
 8007938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800793c:	0800a16b 	.word	0x0800a16b
 8007940:	0800a17c 	.word	0x0800a17c

08007944 <__s2b>:
 8007944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007948:	4615      	mov	r5, r2
 800794a:	2209      	movs	r2, #9
 800794c:	461f      	mov	r7, r3
 800794e:	3308      	adds	r3, #8
 8007950:	460c      	mov	r4, r1
 8007952:	fb93 f3f2 	sdiv	r3, r3, r2
 8007956:	4606      	mov	r6, r0
 8007958:	2201      	movs	r2, #1
 800795a:	2100      	movs	r1, #0
 800795c:	429a      	cmp	r2, r3
 800795e:	db09      	blt.n	8007974 <__s2b+0x30>
 8007960:	4630      	mov	r0, r6
 8007962:	f7ff ff47 	bl	80077f4 <_Balloc>
 8007966:	b940      	cbnz	r0, 800797a <__s2b+0x36>
 8007968:	4602      	mov	r2, r0
 800796a:	21d3      	movs	r1, #211	@ 0xd3
 800796c:	4b18      	ldr	r3, [pc, #96]	@ (80079d0 <__s2b+0x8c>)
 800796e:	4819      	ldr	r0, [pc, #100]	@ (80079d4 <__s2b+0x90>)
 8007970:	f7fd fe54 	bl	800561c <__assert_func>
 8007974:	0052      	lsls	r2, r2, #1
 8007976:	3101      	adds	r1, #1
 8007978:	e7f0      	b.n	800795c <__s2b+0x18>
 800797a:	9b08      	ldr	r3, [sp, #32]
 800797c:	2d09      	cmp	r5, #9
 800797e:	6143      	str	r3, [r0, #20]
 8007980:	f04f 0301 	mov.w	r3, #1
 8007984:	6103      	str	r3, [r0, #16]
 8007986:	dd16      	ble.n	80079b6 <__s2b+0x72>
 8007988:	f104 0909 	add.w	r9, r4, #9
 800798c:	46c8      	mov	r8, r9
 800798e:	442c      	add	r4, r5
 8007990:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007994:	4601      	mov	r1, r0
 8007996:	220a      	movs	r2, #10
 8007998:	4630      	mov	r0, r6
 800799a:	3b30      	subs	r3, #48	@ 0x30
 800799c:	f7ff ff8c 	bl	80078b8 <__multadd>
 80079a0:	45a0      	cmp	r8, r4
 80079a2:	d1f5      	bne.n	8007990 <__s2b+0x4c>
 80079a4:	f1a5 0408 	sub.w	r4, r5, #8
 80079a8:	444c      	add	r4, r9
 80079aa:	1b2d      	subs	r5, r5, r4
 80079ac:	1963      	adds	r3, r4, r5
 80079ae:	42bb      	cmp	r3, r7
 80079b0:	db04      	blt.n	80079bc <__s2b+0x78>
 80079b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079b6:	2509      	movs	r5, #9
 80079b8:	340a      	adds	r4, #10
 80079ba:	e7f6      	b.n	80079aa <__s2b+0x66>
 80079bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80079c0:	4601      	mov	r1, r0
 80079c2:	220a      	movs	r2, #10
 80079c4:	4630      	mov	r0, r6
 80079c6:	3b30      	subs	r3, #48	@ 0x30
 80079c8:	f7ff ff76 	bl	80078b8 <__multadd>
 80079cc:	e7ee      	b.n	80079ac <__s2b+0x68>
 80079ce:	bf00      	nop
 80079d0:	0800a16b 	.word	0x0800a16b
 80079d4:	0800a17c 	.word	0x0800a17c

080079d8 <__hi0bits>:
 80079d8:	4603      	mov	r3, r0
 80079da:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80079de:	bf3a      	itte	cc
 80079e0:	0403      	lslcc	r3, r0, #16
 80079e2:	2010      	movcc	r0, #16
 80079e4:	2000      	movcs	r0, #0
 80079e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079ea:	bf3c      	itt	cc
 80079ec:	021b      	lslcc	r3, r3, #8
 80079ee:	3008      	addcc	r0, #8
 80079f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079f4:	bf3c      	itt	cc
 80079f6:	011b      	lslcc	r3, r3, #4
 80079f8:	3004      	addcc	r0, #4
 80079fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079fe:	bf3c      	itt	cc
 8007a00:	009b      	lslcc	r3, r3, #2
 8007a02:	3002      	addcc	r0, #2
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	db05      	blt.n	8007a14 <__hi0bits+0x3c>
 8007a08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a0c:	f100 0001 	add.w	r0, r0, #1
 8007a10:	bf08      	it	eq
 8007a12:	2020      	moveq	r0, #32
 8007a14:	4770      	bx	lr

08007a16 <__lo0bits>:
 8007a16:	6803      	ldr	r3, [r0, #0]
 8007a18:	4602      	mov	r2, r0
 8007a1a:	f013 0007 	ands.w	r0, r3, #7
 8007a1e:	d00b      	beq.n	8007a38 <__lo0bits+0x22>
 8007a20:	07d9      	lsls	r1, r3, #31
 8007a22:	d421      	bmi.n	8007a68 <__lo0bits+0x52>
 8007a24:	0798      	lsls	r0, r3, #30
 8007a26:	bf49      	itett	mi
 8007a28:	085b      	lsrmi	r3, r3, #1
 8007a2a:	089b      	lsrpl	r3, r3, #2
 8007a2c:	2001      	movmi	r0, #1
 8007a2e:	6013      	strmi	r3, [r2, #0]
 8007a30:	bf5c      	itt	pl
 8007a32:	2002      	movpl	r0, #2
 8007a34:	6013      	strpl	r3, [r2, #0]
 8007a36:	4770      	bx	lr
 8007a38:	b299      	uxth	r1, r3
 8007a3a:	b909      	cbnz	r1, 8007a40 <__lo0bits+0x2a>
 8007a3c:	2010      	movs	r0, #16
 8007a3e:	0c1b      	lsrs	r3, r3, #16
 8007a40:	b2d9      	uxtb	r1, r3
 8007a42:	b909      	cbnz	r1, 8007a48 <__lo0bits+0x32>
 8007a44:	3008      	adds	r0, #8
 8007a46:	0a1b      	lsrs	r3, r3, #8
 8007a48:	0719      	lsls	r1, r3, #28
 8007a4a:	bf04      	itt	eq
 8007a4c:	091b      	lsreq	r3, r3, #4
 8007a4e:	3004      	addeq	r0, #4
 8007a50:	0799      	lsls	r1, r3, #30
 8007a52:	bf04      	itt	eq
 8007a54:	089b      	lsreq	r3, r3, #2
 8007a56:	3002      	addeq	r0, #2
 8007a58:	07d9      	lsls	r1, r3, #31
 8007a5a:	d403      	bmi.n	8007a64 <__lo0bits+0x4e>
 8007a5c:	085b      	lsrs	r3, r3, #1
 8007a5e:	f100 0001 	add.w	r0, r0, #1
 8007a62:	d003      	beq.n	8007a6c <__lo0bits+0x56>
 8007a64:	6013      	str	r3, [r2, #0]
 8007a66:	4770      	bx	lr
 8007a68:	2000      	movs	r0, #0
 8007a6a:	4770      	bx	lr
 8007a6c:	2020      	movs	r0, #32
 8007a6e:	4770      	bx	lr

08007a70 <__i2b>:
 8007a70:	b510      	push	{r4, lr}
 8007a72:	460c      	mov	r4, r1
 8007a74:	2101      	movs	r1, #1
 8007a76:	f7ff febd 	bl	80077f4 <_Balloc>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	b928      	cbnz	r0, 8007a8a <__i2b+0x1a>
 8007a7e:	f240 1145 	movw	r1, #325	@ 0x145
 8007a82:	4b04      	ldr	r3, [pc, #16]	@ (8007a94 <__i2b+0x24>)
 8007a84:	4804      	ldr	r0, [pc, #16]	@ (8007a98 <__i2b+0x28>)
 8007a86:	f7fd fdc9 	bl	800561c <__assert_func>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	6144      	str	r4, [r0, #20]
 8007a8e:	6103      	str	r3, [r0, #16]
 8007a90:	bd10      	pop	{r4, pc}
 8007a92:	bf00      	nop
 8007a94:	0800a16b 	.word	0x0800a16b
 8007a98:	0800a17c 	.word	0x0800a17c

08007a9c <__multiply>:
 8007a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa0:	4617      	mov	r7, r2
 8007aa2:	690a      	ldr	r2, [r1, #16]
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	4689      	mov	r9, r1
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	bfa2      	ittt	ge
 8007aac:	463b      	movge	r3, r7
 8007aae:	460f      	movge	r7, r1
 8007ab0:	4699      	movge	r9, r3
 8007ab2:	693d      	ldr	r5, [r7, #16]
 8007ab4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	6879      	ldr	r1, [r7, #4]
 8007abc:	eb05 060a 	add.w	r6, r5, sl
 8007ac0:	42b3      	cmp	r3, r6
 8007ac2:	b085      	sub	sp, #20
 8007ac4:	bfb8      	it	lt
 8007ac6:	3101      	addlt	r1, #1
 8007ac8:	f7ff fe94 	bl	80077f4 <_Balloc>
 8007acc:	b930      	cbnz	r0, 8007adc <__multiply+0x40>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007ad4:	4b40      	ldr	r3, [pc, #256]	@ (8007bd8 <__multiply+0x13c>)
 8007ad6:	4841      	ldr	r0, [pc, #260]	@ (8007bdc <__multiply+0x140>)
 8007ad8:	f7fd fda0 	bl	800561c <__assert_func>
 8007adc:	f100 0414 	add.w	r4, r0, #20
 8007ae0:	4623      	mov	r3, r4
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007ae8:	4573      	cmp	r3, lr
 8007aea:	d320      	bcc.n	8007b2e <__multiply+0x92>
 8007aec:	f107 0814 	add.w	r8, r7, #20
 8007af0:	f109 0114 	add.w	r1, r9, #20
 8007af4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007af8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007afc:	9302      	str	r3, [sp, #8]
 8007afe:	1beb      	subs	r3, r5, r7
 8007b00:	3b15      	subs	r3, #21
 8007b02:	f023 0303 	bic.w	r3, r3, #3
 8007b06:	3304      	adds	r3, #4
 8007b08:	3715      	adds	r7, #21
 8007b0a:	42bd      	cmp	r5, r7
 8007b0c:	bf38      	it	cc
 8007b0e:	2304      	movcc	r3, #4
 8007b10:	9301      	str	r3, [sp, #4]
 8007b12:	9b02      	ldr	r3, [sp, #8]
 8007b14:	9103      	str	r1, [sp, #12]
 8007b16:	428b      	cmp	r3, r1
 8007b18:	d80c      	bhi.n	8007b34 <__multiply+0x98>
 8007b1a:	2e00      	cmp	r6, #0
 8007b1c:	dd03      	ble.n	8007b26 <__multiply+0x8a>
 8007b1e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d055      	beq.n	8007bd2 <__multiply+0x136>
 8007b26:	6106      	str	r6, [r0, #16]
 8007b28:	b005      	add	sp, #20
 8007b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b2e:	f843 2b04 	str.w	r2, [r3], #4
 8007b32:	e7d9      	b.n	8007ae8 <__multiply+0x4c>
 8007b34:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b38:	f1ba 0f00 	cmp.w	sl, #0
 8007b3c:	d01f      	beq.n	8007b7e <__multiply+0xe2>
 8007b3e:	46c4      	mov	ip, r8
 8007b40:	46a1      	mov	r9, r4
 8007b42:	2700      	movs	r7, #0
 8007b44:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007b48:	f8d9 3000 	ldr.w	r3, [r9]
 8007b4c:	fa1f fb82 	uxth.w	fp, r2
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	fb0a 330b 	mla	r3, sl, fp, r3
 8007b56:	443b      	add	r3, r7
 8007b58:	f8d9 7000 	ldr.w	r7, [r9]
 8007b5c:	0c12      	lsrs	r2, r2, #16
 8007b5e:	0c3f      	lsrs	r7, r7, #16
 8007b60:	fb0a 7202 	mla	r2, sl, r2, r7
 8007b64:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b6e:	4565      	cmp	r5, ip
 8007b70:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007b74:	f849 3b04 	str.w	r3, [r9], #4
 8007b78:	d8e4      	bhi.n	8007b44 <__multiply+0xa8>
 8007b7a:	9b01      	ldr	r3, [sp, #4]
 8007b7c:	50e7      	str	r7, [r4, r3]
 8007b7e:	9b03      	ldr	r3, [sp, #12]
 8007b80:	3104      	adds	r1, #4
 8007b82:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007b86:	f1b9 0f00 	cmp.w	r9, #0
 8007b8a:	d020      	beq.n	8007bce <__multiply+0x132>
 8007b8c:	4647      	mov	r7, r8
 8007b8e:	46a4      	mov	ip, r4
 8007b90:	f04f 0a00 	mov.w	sl, #0
 8007b94:	6823      	ldr	r3, [r4, #0]
 8007b96:	f8b7 b000 	ldrh.w	fp, [r7]
 8007b9a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	fb09 220b 	mla	r2, r9, fp, r2
 8007ba4:	4452      	add	r2, sl
 8007ba6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007baa:	f84c 3b04 	str.w	r3, [ip], #4
 8007bae:	f857 3b04 	ldr.w	r3, [r7], #4
 8007bb2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bb6:	f8bc 3000 	ldrh.w	r3, [ip]
 8007bba:	42bd      	cmp	r5, r7
 8007bbc:	fb09 330a 	mla	r3, r9, sl, r3
 8007bc0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007bc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bc8:	d8e5      	bhi.n	8007b96 <__multiply+0xfa>
 8007bca:	9a01      	ldr	r2, [sp, #4]
 8007bcc:	50a3      	str	r3, [r4, r2]
 8007bce:	3404      	adds	r4, #4
 8007bd0:	e79f      	b.n	8007b12 <__multiply+0x76>
 8007bd2:	3e01      	subs	r6, #1
 8007bd4:	e7a1      	b.n	8007b1a <__multiply+0x7e>
 8007bd6:	bf00      	nop
 8007bd8:	0800a16b 	.word	0x0800a16b
 8007bdc:	0800a17c 	.word	0x0800a17c

08007be0 <__pow5mult>:
 8007be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007be4:	4615      	mov	r5, r2
 8007be6:	f012 0203 	ands.w	r2, r2, #3
 8007bea:	4607      	mov	r7, r0
 8007bec:	460e      	mov	r6, r1
 8007bee:	d007      	beq.n	8007c00 <__pow5mult+0x20>
 8007bf0:	4c25      	ldr	r4, [pc, #148]	@ (8007c88 <__pow5mult+0xa8>)
 8007bf2:	3a01      	subs	r2, #1
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007bfa:	f7ff fe5d 	bl	80078b8 <__multadd>
 8007bfe:	4606      	mov	r6, r0
 8007c00:	10ad      	asrs	r5, r5, #2
 8007c02:	d03d      	beq.n	8007c80 <__pow5mult+0xa0>
 8007c04:	69fc      	ldr	r4, [r7, #28]
 8007c06:	b97c      	cbnz	r4, 8007c28 <__pow5mult+0x48>
 8007c08:	2010      	movs	r0, #16
 8007c0a:	f7ff fd3d 	bl	8007688 <malloc>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	61f8      	str	r0, [r7, #28]
 8007c12:	b928      	cbnz	r0, 8007c20 <__pow5mult+0x40>
 8007c14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c18:	4b1c      	ldr	r3, [pc, #112]	@ (8007c8c <__pow5mult+0xac>)
 8007c1a:	481d      	ldr	r0, [pc, #116]	@ (8007c90 <__pow5mult+0xb0>)
 8007c1c:	f7fd fcfe 	bl	800561c <__assert_func>
 8007c20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c24:	6004      	str	r4, [r0, #0]
 8007c26:	60c4      	str	r4, [r0, #12]
 8007c28:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c30:	b94c      	cbnz	r4, 8007c46 <__pow5mult+0x66>
 8007c32:	f240 2171 	movw	r1, #625	@ 0x271
 8007c36:	4638      	mov	r0, r7
 8007c38:	f7ff ff1a 	bl	8007a70 <__i2b>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	4604      	mov	r4, r0
 8007c40:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c44:	6003      	str	r3, [r0, #0]
 8007c46:	f04f 0900 	mov.w	r9, #0
 8007c4a:	07eb      	lsls	r3, r5, #31
 8007c4c:	d50a      	bpl.n	8007c64 <__pow5mult+0x84>
 8007c4e:	4631      	mov	r1, r6
 8007c50:	4622      	mov	r2, r4
 8007c52:	4638      	mov	r0, r7
 8007c54:	f7ff ff22 	bl	8007a9c <__multiply>
 8007c58:	4680      	mov	r8, r0
 8007c5a:	4631      	mov	r1, r6
 8007c5c:	4638      	mov	r0, r7
 8007c5e:	f7ff fe09 	bl	8007874 <_Bfree>
 8007c62:	4646      	mov	r6, r8
 8007c64:	106d      	asrs	r5, r5, #1
 8007c66:	d00b      	beq.n	8007c80 <__pow5mult+0xa0>
 8007c68:	6820      	ldr	r0, [r4, #0]
 8007c6a:	b938      	cbnz	r0, 8007c7c <__pow5mult+0x9c>
 8007c6c:	4622      	mov	r2, r4
 8007c6e:	4621      	mov	r1, r4
 8007c70:	4638      	mov	r0, r7
 8007c72:	f7ff ff13 	bl	8007a9c <__multiply>
 8007c76:	6020      	str	r0, [r4, #0]
 8007c78:	f8c0 9000 	str.w	r9, [r0]
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	e7e4      	b.n	8007c4a <__pow5mult+0x6a>
 8007c80:	4630      	mov	r0, r6
 8007c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c86:	bf00      	nop
 8007c88:	0800a250 	.word	0x0800a250
 8007c8c:	0800a0fc 	.word	0x0800a0fc
 8007c90:	0800a17c 	.word	0x0800a17c

08007c94 <__lshift>:
 8007c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c98:	460c      	mov	r4, r1
 8007c9a:	4607      	mov	r7, r0
 8007c9c:	4691      	mov	r9, r2
 8007c9e:	6923      	ldr	r3, [r4, #16]
 8007ca0:	6849      	ldr	r1, [r1, #4]
 8007ca2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007ca6:	68a3      	ldr	r3, [r4, #8]
 8007ca8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cac:	f108 0601 	add.w	r6, r8, #1
 8007cb0:	42b3      	cmp	r3, r6
 8007cb2:	db0b      	blt.n	8007ccc <__lshift+0x38>
 8007cb4:	4638      	mov	r0, r7
 8007cb6:	f7ff fd9d 	bl	80077f4 <_Balloc>
 8007cba:	4605      	mov	r5, r0
 8007cbc:	b948      	cbnz	r0, 8007cd2 <__lshift+0x3e>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007cc4:	4b27      	ldr	r3, [pc, #156]	@ (8007d64 <__lshift+0xd0>)
 8007cc6:	4828      	ldr	r0, [pc, #160]	@ (8007d68 <__lshift+0xd4>)
 8007cc8:	f7fd fca8 	bl	800561c <__assert_func>
 8007ccc:	3101      	adds	r1, #1
 8007cce:	005b      	lsls	r3, r3, #1
 8007cd0:	e7ee      	b.n	8007cb0 <__lshift+0x1c>
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	f100 0114 	add.w	r1, r0, #20
 8007cd8:	f100 0210 	add.w	r2, r0, #16
 8007cdc:	4618      	mov	r0, r3
 8007cde:	4553      	cmp	r3, sl
 8007ce0:	db33      	blt.n	8007d4a <__lshift+0xb6>
 8007ce2:	6920      	ldr	r0, [r4, #16]
 8007ce4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ce8:	f104 0314 	add.w	r3, r4, #20
 8007cec:	f019 091f 	ands.w	r9, r9, #31
 8007cf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007cf4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007cf8:	d02b      	beq.n	8007d52 <__lshift+0xbe>
 8007cfa:	468a      	mov	sl, r1
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f1c9 0e20 	rsb	lr, r9, #32
 8007d02:	6818      	ldr	r0, [r3, #0]
 8007d04:	fa00 f009 	lsl.w	r0, r0, r9
 8007d08:	4310      	orrs	r0, r2
 8007d0a:	f84a 0b04 	str.w	r0, [sl], #4
 8007d0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d12:	459c      	cmp	ip, r3
 8007d14:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d18:	d8f3      	bhi.n	8007d02 <__lshift+0x6e>
 8007d1a:	ebac 0304 	sub.w	r3, ip, r4
 8007d1e:	3b15      	subs	r3, #21
 8007d20:	f023 0303 	bic.w	r3, r3, #3
 8007d24:	3304      	adds	r3, #4
 8007d26:	f104 0015 	add.w	r0, r4, #21
 8007d2a:	4560      	cmp	r0, ip
 8007d2c:	bf88      	it	hi
 8007d2e:	2304      	movhi	r3, #4
 8007d30:	50ca      	str	r2, [r1, r3]
 8007d32:	b10a      	cbz	r2, 8007d38 <__lshift+0xa4>
 8007d34:	f108 0602 	add.w	r6, r8, #2
 8007d38:	3e01      	subs	r6, #1
 8007d3a:	4638      	mov	r0, r7
 8007d3c:	4621      	mov	r1, r4
 8007d3e:	612e      	str	r6, [r5, #16]
 8007d40:	f7ff fd98 	bl	8007874 <_Bfree>
 8007d44:	4628      	mov	r0, r5
 8007d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d4e:	3301      	adds	r3, #1
 8007d50:	e7c5      	b.n	8007cde <__lshift+0x4a>
 8007d52:	3904      	subs	r1, #4
 8007d54:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d58:	459c      	cmp	ip, r3
 8007d5a:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d5e:	d8f9      	bhi.n	8007d54 <__lshift+0xc0>
 8007d60:	e7ea      	b.n	8007d38 <__lshift+0xa4>
 8007d62:	bf00      	nop
 8007d64:	0800a16b 	.word	0x0800a16b
 8007d68:	0800a17c 	.word	0x0800a17c

08007d6c <__mcmp>:
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	690a      	ldr	r2, [r1, #16]
 8007d70:	6900      	ldr	r0, [r0, #16]
 8007d72:	b530      	push	{r4, r5, lr}
 8007d74:	1a80      	subs	r0, r0, r2
 8007d76:	d10e      	bne.n	8007d96 <__mcmp+0x2a>
 8007d78:	3314      	adds	r3, #20
 8007d7a:	3114      	adds	r1, #20
 8007d7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d8c:	4295      	cmp	r5, r2
 8007d8e:	d003      	beq.n	8007d98 <__mcmp+0x2c>
 8007d90:	d205      	bcs.n	8007d9e <__mcmp+0x32>
 8007d92:	f04f 30ff 	mov.w	r0, #4294967295
 8007d96:	bd30      	pop	{r4, r5, pc}
 8007d98:	42a3      	cmp	r3, r4
 8007d9a:	d3f3      	bcc.n	8007d84 <__mcmp+0x18>
 8007d9c:	e7fb      	b.n	8007d96 <__mcmp+0x2a>
 8007d9e:	2001      	movs	r0, #1
 8007da0:	e7f9      	b.n	8007d96 <__mcmp+0x2a>
	...

08007da4 <__mdiff>:
 8007da4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da8:	4689      	mov	r9, r1
 8007daa:	4606      	mov	r6, r0
 8007dac:	4611      	mov	r1, r2
 8007dae:	4648      	mov	r0, r9
 8007db0:	4614      	mov	r4, r2
 8007db2:	f7ff ffdb 	bl	8007d6c <__mcmp>
 8007db6:	1e05      	subs	r5, r0, #0
 8007db8:	d112      	bne.n	8007de0 <__mdiff+0x3c>
 8007dba:	4629      	mov	r1, r5
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	f7ff fd19 	bl	80077f4 <_Balloc>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	b928      	cbnz	r0, 8007dd2 <__mdiff+0x2e>
 8007dc6:	f240 2137 	movw	r1, #567	@ 0x237
 8007dca:	4b3e      	ldr	r3, [pc, #248]	@ (8007ec4 <__mdiff+0x120>)
 8007dcc:	483e      	ldr	r0, [pc, #248]	@ (8007ec8 <__mdiff+0x124>)
 8007dce:	f7fd fc25 	bl	800561c <__assert_func>
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007dd8:	4610      	mov	r0, r2
 8007dda:	b003      	add	sp, #12
 8007ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de0:	bfbc      	itt	lt
 8007de2:	464b      	movlt	r3, r9
 8007de4:	46a1      	movlt	r9, r4
 8007de6:	4630      	mov	r0, r6
 8007de8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007dec:	bfba      	itte	lt
 8007dee:	461c      	movlt	r4, r3
 8007df0:	2501      	movlt	r5, #1
 8007df2:	2500      	movge	r5, #0
 8007df4:	f7ff fcfe 	bl	80077f4 <_Balloc>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	b918      	cbnz	r0, 8007e04 <__mdiff+0x60>
 8007dfc:	f240 2145 	movw	r1, #581	@ 0x245
 8007e00:	4b30      	ldr	r3, [pc, #192]	@ (8007ec4 <__mdiff+0x120>)
 8007e02:	e7e3      	b.n	8007dcc <__mdiff+0x28>
 8007e04:	f100 0b14 	add.w	fp, r0, #20
 8007e08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e0c:	f109 0310 	add.w	r3, r9, #16
 8007e10:	60c5      	str	r5, [r0, #12]
 8007e12:	f04f 0c00 	mov.w	ip, #0
 8007e16:	f109 0514 	add.w	r5, r9, #20
 8007e1a:	46d9      	mov	r9, fp
 8007e1c:	6926      	ldr	r6, [r4, #16]
 8007e1e:	f104 0e14 	add.w	lr, r4, #20
 8007e22:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e26:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e2a:	9301      	str	r3, [sp, #4]
 8007e2c:	9b01      	ldr	r3, [sp, #4]
 8007e2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e32:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e36:	b281      	uxth	r1, r0
 8007e38:	9301      	str	r3, [sp, #4]
 8007e3a:	fa1f f38a 	uxth.w	r3, sl
 8007e3e:	1a5b      	subs	r3, r3, r1
 8007e40:	0c00      	lsrs	r0, r0, #16
 8007e42:	4463      	add	r3, ip
 8007e44:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007e48:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007e52:	4576      	cmp	r6, lr
 8007e54:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e58:	f849 3b04 	str.w	r3, [r9], #4
 8007e5c:	d8e6      	bhi.n	8007e2c <__mdiff+0x88>
 8007e5e:	1b33      	subs	r3, r6, r4
 8007e60:	3b15      	subs	r3, #21
 8007e62:	f023 0303 	bic.w	r3, r3, #3
 8007e66:	3415      	adds	r4, #21
 8007e68:	3304      	adds	r3, #4
 8007e6a:	42a6      	cmp	r6, r4
 8007e6c:	bf38      	it	cc
 8007e6e:	2304      	movcc	r3, #4
 8007e70:	441d      	add	r5, r3
 8007e72:	445b      	add	r3, fp
 8007e74:	461e      	mov	r6, r3
 8007e76:	462c      	mov	r4, r5
 8007e78:	4544      	cmp	r4, r8
 8007e7a:	d30e      	bcc.n	8007e9a <__mdiff+0xf6>
 8007e7c:	f108 0103 	add.w	r1, r8, #3
 8007e80:	1b49      	subs	r1, r1, r5
 8007e82:	f021 0103 	bic.w	r1, r1, #3
 8007e86:	3d03      	subs	r5, #3
 8007e88:	45a8      	cmp	r8, r5
 8007e8a:	bf38      	it	cc
 8007e8c:	2100      	movcc	r1, #0
 8007e8e:	440b      	add	r3, r1
 8007e90:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e94:	b199      	cbz	r1, 8007ebe <__mdiff+0x11a>
 8007e96:	6117      	str	r7, [r2, #16]
 8007e98:	e79e      	b.n	8007dd8 <__mdiff+0x34>
 8007e9a:	46e6      	mov	lr, ip
 8007e9c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007ea0:	fa1f fc81 	uxth.w	ip, r1
 8007ea4:	44f4      	add	ip, lr
 8007ea6:	0c08      	lsrs	r0, r1, #16
 8007ea8:	4471      	add	r1, lr
 8007eaa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007eae:	b289      	uxth	r1, r1
 8007eb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007eb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007eb8:	f846 1b04 	str.w	r1, [r6], #4
 8007ebc:	e7dc      	b.n	8007e78 <__mdiff+0xd4>
 8007ebe:	3f01      	subs	r7, #1
 8007ec0:	e7e6      	b.n	8007e90 <__mdiff+0xec>
 8007ec2:	bf00      	nop
 8007ec4:	0800a16b 	.word	0x0800a16b
 8007ec8:	0800a17c 	.word	0x0800a17c

08007ecc <__ulp>:
 8007ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8007f08 <__ulp+0x3c>)
 8007ece:	400b      	ands	r3, r1
 8007ed0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	dc08      	bgt.n	8007eea <__ulp+0x1e>
 8007ed8:	425b      	negs	r3, r3
 8007eda:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007ede:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007ee2:	da04      	bge.n	8007eee <__ulp+0x22>
 8007ee4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007ee8:	4113      	asrs	r3, r2
 8007eea:	2200      	movs	r2, #0
 8007eec:	e008      	b.n	8007f00 <__ulp+0x34>
 8007eee:	f1a2 0314 	sub.w	r3, r2, #20
 8007ef2:	2b1e      	cmp	r3, #30
 8007ef4:	bfd6      	itet	le
 8007ef6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007efa:	2201      	movgt	r2, #1
 8007efc:	40da      	lsrle	r2, r3
 8007efe:	2300      	movs	r3, #0
 8007f00:	4619      	mov	r1, r3
 8007f02:	4610      	mov	r0, r2
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop
 8007f08:	7ff00000 	.word	0x7ff00000

08007f0c <__b2d>:
 8007f0c:	6902      	ldr	r2, [r0, #16]
 8007f0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f10:	f100 0614 	add.w	r6, r0, #20
 8007f14:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007f18:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007f1c:	4f1e      	ldr	r7, [pc, #120]	@ (8007f98 <__b2d+0x8c>)
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f7ff fd5a 	bl	80079d8 <__hi0bits>
 8007f24:	4603      	mov	r3, r0
 8007f26:	f1c0 0020 	rsb	r0, r0, #32
 8007f2a:	2b0a      	cmp	r3, #10
 8007f2c:	f1a2 0504 	sub.w	r5, r2, #4
 8007f30:	6008      	str	r0, [r1, #0]
 8007f32:	dc12      	bgt.n	8007f5a <__b2d+0x4e>
 8007f34:	42ae      	cmp	r6, r5
 8007f36:	bf2c      	ite	cs
 8007f38:	2200      	movcs	r2, #0
 8007f3a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007f3e:	f1c3 0c0b 	rsb	ip, r3, #11
 8007f42:	3315      	adds	r3, #21
 8007f44:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007f48:	fa04 f303 	lsl.w	r3, r4, r3
 8007f4c:	fa22 f20c 	lsr.w	r2, r2, ip
 8007f50:	ea4e 0107 	orr.w	r1, lr, r7
 8007f54:	431a      	orrs	r2, r3
 8007f56:	4610      	mov	r0, r2
 8007f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f5a:	42ae      	cmp	r6, r5
 8007f5c:	bf36      	itet	cc
 8007f5e:	f1a2 0508 	subcc.w	r5, r2, #8
 8007f62:	2200      	movcs	r2, #0
 8007f64:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007f68:	3b0b      	subs	r3, #11
 8007f6a:	d012      	beq.n	8007f92 <__b2d+0x86>
 8007f6c:	f1c3 0720 	rsb	r7, r3, #32
 8007f70:	fa22 f107 	lsr.w	r1, r2, r7
 8007f74:	409c      	lsls	r4, r3
 8007f76:	430c      	orrs	r4, r1
 8007f78:	42b5      	cmp	r5, r6
 8007f7a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007f7e:	bf94      	ite	ls
 8007f80:	2400      	movls	r4, #0
 8007f82:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007f86:	409a      	lsls	r2, r3
 8007f88:	40fc      	lsrs	r4, r7
 8007f8a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007f8e:	4322      	orrs	r2, r4
 8007f90:	e7e1      	b.n	8007f56 <__b2d+0x4a>
 8007f92:	ea44 0107 	orr.w	r1, r4, r7
 8007f96:	e7de      	b.n	8007f56 <__b2d+0x4a>
 8007f98:	3ff00000 	.word	0x3ff00000

08007f9c <__d2b>:
 8007f9c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007fa0:	2101      	movs	r1, #1
 8007fa2:	4690      	mov	r8, r2
 8007fa4:	4699      	mov	r9, r3
 8007fa6:	9e08      	ldr	r6, [sp, #32]
 8007fa8:	f7ff fc24 	bl	80077f4 <_Balloc>
 8007fac:	4604      	mov	r4, r0
 8007fae:	b930      	cbnz	r0, 8007fbe <__d2b+0x22>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	f240 310f 	movw	r1, #783	@ 0x30f
 8007fb6:	4b23      	ldr	r3, [pc, #140]	@ (8008044 <__d2b+0xa8>)
 8007fb8:	4823      	ldr	r0, [pc, #140]	@ (8008048 <__d2b+0xac>)
 8007fba:	f7fd fb2f 	bl	800561c <__assert_func>
 8007fbe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007fc2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fc6:	b10d      	cbz	r5, 8007fcc <__d2b+0x30>
 8007fc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007fcc:	9301      	str	r3, [sp, #4]
 8007fce:	f1b8 0300 	subs.w	r3, r8, #0
 8007fd2:	d024      	beq.n	800801e <__d2b+0x82>
 8007fd4:	4668      	mov	r0, sp
 8007fd6:	9300      	str	r3, [sp, #0]
 8007fd8:	f7ff fd1d 	bl	8007a16 <__lo0bits>
 8007fdc:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007fe0:	b1d8      	cbz	r0, 800801a <__d2b+0x7e>
 8007fe2:	f1c0 0320 	rsb	r3, r0, #32
 8007fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fea:	430b      	orrs	r3, r1
 8007fec:	40c2      	lsrs	r2, r0
 8007fee:	6163      	str	r3, [r4, #20]
 8007ff0:	9201      	str	r2, [sp, #4]
 8007ff2:	9b01      	ldr	r3, [sp, #4]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	bf0c      	ite	eq
 8007ff8:	2201      	moveq	r2, #1
 8007ffa:	2202      	movne	r2, #2
 8007ffc:	61a3      	str	r3, [r4, #24]
 8007ffe:	6122      	str	r2, [r4, #16]
 8008000:	b1ad      	cbz	r5, 800802e <__d2b+0x92>
 8008002:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008006:	4405      	add	r5, r0
 8008008:	6035      	str	r5, [r6, #0]
 800800a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800800e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008010:	6018      	str	r0, [r3, #0]
 8008012:	4620      	mov	r0, r4
 8008014:	b002      	add	sp, #8
 8008016:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800801a:	6161      	str	r1, [r4, #20]
 800801c:	e7e9      	b.n	8007ff2 <__d2b+0x56>
 800801e:	a801      	add	r0, sp, #4
 8008020:	f7ff fcf9 	bl	8007a16 <__lo0bits>
 8008024:	9b01      	ldr	r3, [sp, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	6163      	str	r3, [r4, #20]
 800802a:	3020      	adds	r0, #32
 800802c:	e7e7      	b.n	8007ffe <__d2b+0x62>
 800802e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008032:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008036:	6030      	str	r0, [r6, #0]
 8008038:	6918      	ldr	r0, [r3, #16]
 800803a:	f7ff fccd 	bl	80079d8 <__hi0bits>
 800803e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008042:	e7e4      	b.n	800800e <__d2b+0x72>
 8008044:	0800a16b 	.word	0x0800a16b
 8008048:	0800a17c 	.word	0x0800a17c

0800804c <__ratio>:
 800804c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008050:	b085      	sub	sp, #20
 8008052:	e9cd 1000 	strd	r1, r0, [sp]
 8008056:	a902      	add	r1, sp, #8
 8008058:	f7ff ff58 	bl	8007f0c <__b2d>
 800805c:	468b      	mov	fp, r1
 800805e:	4606      	mov	r6, r0
 8008060:	460f      	mov	r7, r1
 8008062:	9800      	ldr	r0, [sp, #0]
 8008064:	a903      	add	r1, sp, #12
 8008066:	f7ff ff51 	bl	8007f0c <__b2d>
 800806a:	460d      	mov	r5, r1
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	4689      	mov	r9, r1
 8008070:	6919      	ldr	r1, [r3, #16]
 8008072:	9b00      	ldr	r3, [sp, #0]
 8008074:	4604      	mov	r4, r0
 8008076:	691b      	ldr	r3, [r3, #16]
 8008078:	4630      	mov	r0, r6
 800807a:	1ac9      	subs	r1, r1, r3
 800807c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008080:	1a9b      	subs	r3, r3, r2
 8008082:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008086:	2b00      	cmp	r3, #0
 8008088:	bfcd      	iteet	gt
 800808a:	463a      	movgt	r2, r7
 800808c:	462a      	movle	r2, r5
 800808e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008092:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008096:	bfd8      	it	le
 8008098:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800809c:	464b      	mov	r3, r9
 800809e:	4622      	mov	r2, r4
 80080a0:	4659      	mov	r1, fp
 80080a2:	f7f8 fb43 	bl	800072c <__aeabi_ddiv>
 80080a6:	b005      	add	sp, #20
 80080a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080080ac <__copybits>:
 80080ac:	3901      	subs	r1, #1
 80080ae:	b570      	push	{r4, r5, r6, lr}
 80080b0:	1149      	asrs	r1, r1, #5
 80080b2:	6914      	ldr	r4, [r2, #16]
 80080b4:	3101      	adds	r1, #1
 80080b6:	f102 0314 	add.w	r3, r2, #20
 80080ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80080be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80080c2:	1f05      	subs	r5, r0, #4
 80080c4:	42a3      	cmp	r3, r4
 80080c6:	d30c      	bcc.n	80080e2 <__copybits+0x36>
 80080c8:	1aa3      	subs	r3, r4, r2
 80080ca:	3b11      	subs	r3, #17
 80080cc:	f023 0303 	bic.w	r3, r3, #3
 80080d0:	3211      	adds	r2, #17
 80080d2:	42a2      	cmp	r2, r4
 80080d4:	bf88      	it	hi
 80080d6:	2300      	movhi	r3, #0
 80080d8:	4418      	add	r0, r3
 80080da:	2300      	movs	r3, #0
 80080dc:	4288      	cmp	r0, r1
 80080de:	d305      	bcc.n	80080ec <__copybits+0x40>
 80080e0:	bd70      	pop	{r4, r5, r6, pc}
 80080e2:	f853 6b04 	ldr.w	r6, [r3], #4
 80080e6:	f845 6f04 	str.w	r6, [r5, #4]!
 80080ea:	e7eb      	b.n	80080c4 <__copybits+0x18>
 80080ec:	f840 3b04 	str.w	r3, [r0], #4
 80080f0:	e7f4      	b.n	80080dc <__copybits+0x30>

080080f2 <__any_on>:
 80080f2:	f100 0214 	add.w	r2, r0, #20
 80080f6:	6900      	ldr	r0, [r0, #16]
 80080f8:	114b      	asrs	r3, r1, #5
 80080fa:	4298      	cmp	r0, r3
 80080fc:	b510      	push	{r4, lr}
 80080fe:	db11      	blt.n	8008124 <__any_on+0x32>
 8008100:	dd0a      	ble.n	8008118 <__any_on+0x26>
 8008102:	f011 011f 	ands.w	r1, r1, #31
 8008106:	d007      	beq.n	8008118 <__any_on+0x26>
 8008108:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800810c:	fa24 f001 	lsr.w	r0, r4, r1
 8008110:	fa00 f101 	lsl.w	r1, r0, r1
 8008114:	428c      	cmp	r4, r1
 8008116:	d10b      	bne.n	8008130 <__any_on+0x3e>
 8008118:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800811c:	4293      	cmp	r3, r2
 800811e:	d803      	bhi.n	8008128 <__any_on+0x36>
 8008120:	2000      	movs	r0, #0
 8008122:	bd10      	pop	{r4, pc}
 8008124:	4603      	mov	r3, r0
 8008126:	e7f7      	b.n	8008118 <__any_on+0x26>
 8008128:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800812c:	2900      	cmp	r1, #0
 800812e:	d0f5      	beq.n	800811c <__any_on+0x2a>
 8008130:	2001      	movs	r0, #1
 8008132:	e7f6      	b.n	8008122 <__any_on+0x30>

08008134 <sulp>:
 8008134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008138:	460f      	mov	r7, r1
 800813a:	4690      	mov	r8, r2
 800813c:	f7ff fec6 	bl	8007ecc <__ulp>
 8008140:	4604      	mov	r4, r0
 8008142:	460d      	mov	r5, r1
 8008144:	f1b8 0f00 	cmp.w	r8, #0
 8008148:	d011      	beq.n	800816e <sulp+0x3a>
 800814a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800814e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008152:	2b00      	cmp	r3, #0
 8008154:	dd0b      	ble.n	800816e <sulp+0x3a>
 8008156:	2400      	movs	r4, #0
 8008158:	051b      	lsls	r3, r3, #20
 800815a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800815e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008162:	4622      	mov	r2, r4
 8008164:	462b      	mov	r3, r5
 8008166:	f7f8 f9b7 	bl	80004d8 <__aeabi_dmul>
 800816a:	4604      	mov	r4, r0
 800816c:	460d      	mov	r5, r1
 800816e:	4620      	mov	r0, r4
 8008170:	4629      	mov	r1, r5
 8008172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08008178 <_strtod_l>:
 8008178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800817c:	b09f      	sub	sp, #124	@ 0x7c
 800817e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008180:	2200      	movs	r2, #0
 8008182:	460c      	mov	r4, r1
 8008184:	921a      	str	r2, [sp, #104]	@ 0x68
 8008186:	f04f 0a00 	mov.w	sl, #0
 800818a:	f04f 0b00 	mov.w	fp, #0
 800818e:	460a      	mov	r2, r1
 8008190:	9005      	str	r0, [sp, #20]
 8008192:	9219      	str	r2, [sp, #100]	@ 0x64
 8008194:	7811      	ldrb	r1, [r2, #0]
 8008196:	292b      	cmp	r1, #43	@ 0x2b
 8008198:	d048      	beq.n	800822c <_strtod_l+0xb4>
 800819a:	d836      	bhi.n	800820a <_strtod_l+0x92>
 800819c:	290d      	cmp	r1, #13
 800819e:	d830      	bhi.n	8008202 <_strtod_l+0x8a>
 80081a0:	2908      	cmp	r1, #8
 80081a2:	d830      	bhi.n	8008206 <_strtod_l+0x8e>
 80081a4:	2900      	cmp	r1, #0
 80081a6:	d039      	beq.n	800821c <_strtod_l+0xa4>
 80081a8:	2200      	movs	r2, #0
 80081aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80081ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80081ae:	782a      	ldrb	r2, [r5, #0]
 80081b0:	2a30      	cmp	r2, #48	@ 0x30
 80081b2:	f040 80b0 	bne.w	8008316 <_strtod_l+0x19e>
 80081b6:	786a      	ldrb	r2, [r5, #1]
 80081b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80081bc:	2a58      	cmp	r2, #88	@ 0x58
 80081be:	d16c      	bne.n	800829a <_strtod_l+0x122>
 80081c0:	9302      	str	r3, [sp, #8]
 80081c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081c4:	4a8f      	ldr	r2, [pc, #572]	@ (8008404 <_strtod_l+0x28c>)
 80081c6:	9301      	str	r3, [sp, #4]
 80081c8:	ab1a      	add	r3, sp, #104	@ 0x68
 80081ca:	9300      	str	r3, [sp, #0]
 80081cc:	9805      	ldr	r0, [sp, #20]
 80081ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80081d0:	a919      	add	r1, sp, #100	@ 0x64
 80081d2:	f001 faff 	bl	80097d4 <__gethex>
 80081d6:	f010 060f 	ands.w	r6, r0, #15
 80081da:	4604      	mov	r4, r0
 80081dc:	d005      	beq.n	80081ea <_strtod_l+0x72>
 80081de:	2e06      	cmp	r6, #6
 80081e0:	d126      	bne.n	8008230 <_strtod_l+0xb8>
 80081e2:	2300      	movs	r3, #0
 80081e4:	3501      	adds	r5, #1
 80081e6:	9519      	str	r5, [sp, #100]	@ 0x64
 80081e8:	930e      	str	r3, [sp, #56]	@ 0x38
 80081ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	f040 8582 	bne.w	8008cf6 <_strtod_l+0xb7e>
 80081f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081f4:	b1bb      	cbz	r3, 8008226 <_strtod_l+0xae>
 80081f6:	4650      	mov	r0, sl
 80081f8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80081fc:	b01f      	add	sp, #124	@ 0x7c
 80081fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008202:	2920      	cmp	r1, #32
 8008204:	d1d0      	bne.n	80081a8 <_strtod_l+0x30>
 8008206:	3201      	adds	r2, #1
 8008208:	e7c3      	b.n	8008192 <_strtod_l+0x1a>
 800820a:	292d      	cmp	r1, #45	@ 0x2d
 800820c:	d1cc      	bne.n	80081a8 <_strtod_l+0x30>
 800820e:	2101      	movs	r1, #1
 8008210:	910e      	str	r1, [sp, #56]	@ 0x38
 8008212:	1c51      	adds	r1, r2, #1
 8008214:	9119      	str	r1, [sp, #100]	@ 0x64
 8008216:	7852      	ldrb	r2, [r2, #1]
 8008218:	2a00      	cmp	r2, #0
 800821a:	d1c7      	bne.n	80081ac <_strtod_l+0x34>
 800821c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800821e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008220:	2b00      	cmp	r3, #0
 8008222:	f040 8566 	bne.w	8008cf2 <_strtod_l+0xb7a>
 8008226:	4650      	mov	r0, sl
 8008228:	4659      	mov	r1, fp
 800822a:	e7e7      	b.n	80081fc <_strtod_l+0x84>
 800822c:	2100      	movs	r1, #0
 800822e:	e7ef      	b.n	8008210 <_strtod_l+0x98>
 8008230:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008232:	b13a      	cbz	r2, 8008244 <_strtod_l+0xcc>
 8008234:	2135      	movs	r1, #53	@ 0x35
 8008236:	a81c      	add	r0, sp, #112	@ 0x70
 8008238:	f7ff ff38 	bl	80080ac <__copybits>
 800823c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800823e:	9805      	ldr	r0, [sp, #20]
 8008240:	f7ff fb18 	bl	8007874 <_Bfree>
 8008244:	3e01      	subs	r6, #1
 8008246:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008248:	2e04      	cmp	r6, #4
 800824a:	d806      	bhi.n	800825a <_strtod_l+0xe2>
 800824c:	e8df f006 	tbb	[pc, r6]
 8008250:	201d0314 	.word	0x201d0314
 8008254:	14          	.byte	0x14
 8008255:	00          	.byte	0x00
 8008256:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800825a:	05e1      	lsls	r1, r4, #23
 800825c:	bf48      	it	mi
 800825e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008262:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008266:	0d1b      	lsrs	r3, r3, #20
 8008268:	051b      	lsls	r3, r3, #20
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1bd      	bne.n	80081ea <_strtod_l+0x72>
 800826e:	f7fe fb1d 	bl	80068ac <__errno>
 8008272:	2322      	movs	r3, #34	@ 0x22
 8008274:	6003      	str	r3, [r0, #0]
 8008276:	e7b8      	b.n	80081ea <_strtod_l+0x72>
 8008278:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800827c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008280:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008284:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008288:	e7e7      	b.n	800825a <_strtod_l+0xe2>
 800828a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008408 <_strtod_l+0x290>
 800828e:	e7e4      	b.n	800825a <_strtod_l+0xe2>
 8008290:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008294:	f04f 3aff 	mov.w	sl, #4294967295
 8008298:	e7df      	b.n	800825a <_strtod_l+0xe2>
 800829a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800829c:	1c5a      	adds	r2, r3, #1
 800829e:	9219      	str	r2, [sp, #100]	@ 0x64
 80082a0:	785b      	ldrb	r3, [r3, #1]
 80082a2:	2b30      	cmp	r3, #48	@ 0x30
 80082a4:	d0f9      	beq.n	800829a <_strtod_l+0x122>
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d09f      	beq.n	80081ea <_strtod_l+0x72>
 80082aa:	2301      	movs	r3, #1
 80082ac:	2700      	movs	r7, #0
 80082ae:	220a      	movs	r2, #10
 80082b0:	46b9      	mov	r9, r7
 80082b2:	9308      	str	r3, [sp, #32]
 80082b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082b6:	970b      	str	r7, [sp, #44]	@ 0x2c
 80082b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80082ba:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80082bc:	7805      	ldrb	r5, [r0, #0]
 80082be:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80082c2:	b2d9      	uxtb	r1, r3
 80082c4:	2909      	cmp	r1, #9
 80082c6:	d928      	bls.n	800831a <_strtod_l+0x1a2>
 80082c8:	2201      	movs	r2, #1
 80082ca:	4950      	ldr	r1, [pc, #320]	@ (800840c <_strtod_l+0x294>)
 80082cc:	f001 f969 	bl	80095a2 <strncmp>
 80082d0:	2800      	cmp	r0, #0
 80082d2:	d032      	beq.n	800833a <_strtod_l+0x1c2>
 80082d4:	2000      	movs	r0, #0
 80082d6:	462a      	mov	r2, r5
 80082d8:	4603      	mov	r3, r0
 80082da:	464d      	mov	r5, r9
 80082dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80082de:	2a65      	cmp	r2, #101	@ 0x65
 80082e0:	d001      	beq.n	80082e6 <_strtod_l+0x16e>
 80082e2:	2a45      	cmp	r2, #69	@ 0x45
 80082e4:	d114      	bne.n	8008310 <_strtod_l+0x198>
 80082e6:	b91d      	cbnz	r5, 80082f0 <_strtod_l+0x178>
 80082e8:	9a08      	ldr	r2, [sp, #32]
 80082ea:	4302      	orrs	r2, r0
 80082ec:	d096      	beq.n	800821c <_strtod_l+0xa4>
 80082ee:	2500      	movs	r5, #0
 80082f0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80082f2:	1c62      	adds	r2, r4, #1
 80082f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80082f6:	7862      	ldrb	r2, [r4, #1]
 80082f8:	2a2b      	cmp	r2, #43	@ 0x2b
 80082fa:	d07a      	beq.n	80083f2 <_strtod_l+0x27a>
 80082fc:	2a2d      	cmp	r2, #45	@ 0x2d
 80082fe:	d07e      	beq.n	80083fe <_strtod_l+0x286>
 8008300:	f04f 0c00 	mov.w	ip, #0
 8008304:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008308:	2909      	cmp	r1, #9
 800830a:	f240 8085 	bls.w	8008418 <_strtod_l+0x2a0>
 800830e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008310:	f04f 0800 	mov.w	r8, #0
 8008314:	e0a5      	b.n	8008462 <_strtod_l+0x2ea>
 8008316:	2300      	movs	r3, #0
 8008318:	e7c8      	b.n	80082ac <_strtod_l+0x134>
 800831a:	f1b9 0f08 	cmp.w	r9, #8
 800831e:	bfd8      	it	le
 8008320:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008322:	f100 0001 	add.w	r0, r0, #1
 8008326:	bfd6      	itet	le
 8008328:	fb02 3301 	mlale	r3, r2, r1, r3
 800832c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008330:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008332:	f109 0901 	add.w	r9, r9, #1
 8008336:	9019      	str	r0, [sp, #100]	@ 0x64
 8008338:	e7bf      	b.n	80082ba <_strtod_l+0x142>
 800833a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800833c:	1c5a      	adds	r2, r3, #1
 800833e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008340:	785a      	ldrb	r2, [r3, #1]
 8008342:	f1b9 0f00 	cmp.w	r9, #0
 8008346:	d03b      	beq.n	80083c0 <_strtod_l+0x248>
 8008348:	464d      	mov	r5, r9
 800834a:	900a      	str	r0, [sp, #40]	@ 0x28
 800834c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008350:	2b09      	cmp	r3, #9
 8008352:	d912      	bls.n	800837a <_strtod_l+0x202>
 8008354:	2301      	movs	r3, #1
 8008356:	e7c2      	b.n	80082de <_strtod_l+0x166>
 8008358:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800835a:	3001      	adds	r0, #1
 800835c:	1c5a      	adds	r2, r3, #1
 800835e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008360:	785a      	ldrb	r2, [r3, #1]
 8008362:	2a30      	cmp	r2, #48	@ 0x30
 8008364:	d0f8      	beq.n	8008358 <_strtod_l+0x1e0>
 8008366:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800836a:	2b08      	cmp	r3, #8
 800836c:	f200 84c8 	bhi.w	8008d00 <_strtod_l+0xb88>
 8008370:	900a      	str	r0, [sp, #40]	@ 0x28
 8008372:	2000      	movs	r0, #0
 8008374:	4605      	mov	r5, r0
 8008376:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008378:	930c      	str	r3, [sp, #48]	@ 0x30
 800837a:	3a30      	subs	r2, #48	@ 0x30
 800837c:	f100 0301 	add.w	r3, r0, #1
 8008380:	d018      	beq.n	80083b4 <_strtod_l+0x23c>
 8008382:	462e      	mov	r6, r5
 8008384:	f04f 0e0a 	mov.w	lr, #10
 8008388:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800838a:	4419      	add	r1, r3
 800838c:	910a      	str	r1, [sp, #40]	@ 0x28
 800838e:	1c71      	adds	r1, r6, #1
 8008390:	eba1 0c05 	sub.w	ip, r1, r5
 8008394:	4563      	cmp	r3, ip
 8008396:	dc15      	bgt.n	80083c4 <_strtod_l+0x24c>
 8008398:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800839c:	182b      	adds	r3, r5, r0
 800839e:	2b08      	cmp	r3, #8
 80083a0:	f105 0501 	add.w	r5, r5, #1
 80083a4:	4405      	add	r5, r0
 80083a6:	dc1a      	bgt.n	80083de <_strtod_l+0x266>
 80083a8:	230a      	movs	r3, #10
 80083aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80083ac:	fb03 2301 	mla	r3, r3, r1, r2
 80083b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083b2:	2300      	movs	r3, #0
 80083b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80083b6:	4618      	mov	r0, r3
 80083b8:	1c51      	adds	r1, r2, #1
 80083ba:	9119      	str	r1, [sp, #100]	@ 0x64
 80083bc:	7852      	ldrb	r2, [r2, #1]
 80083be:	e7c5      	b.n	800834c <_strtod_l+0x1d4>
 80083c0:	4648      	mov	r0, r9
 80083c2:	e7ce      	b.n	8008362 <_strtod_l+0x1ea>
 80083c4:	2e08      	cmp	r6, #8
 80083c6:	dc05      	bgt.n	80083d4 <_strtod_l+0x25c>
 80083c8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80083ca:	fb0e f606 	mul.w	r6, lr, r6
 80083ce:	960b      	str	r6, [sp, #44]	@ 0x2c
 80083d0:	460e      	mov	r6, r1
 80083d2:	e7dc      	b.n	800838e <_strtod_l+0x216>
 80083d4:	2910      	cmp	r1, #16
 80083d6:	bfd8      	it	le
 80083d8:	fb0e f707 	mulle.w	r7, lr, r7
 80083dc:	e7f8      	b.n	80083d0 <_strtod_l+0x258>
 80083de:	2b0f      	cmp	r3, #15
 80083e0:	bfdc      	itt	le
 80083e2:	230a      	movle	r3, #10
 80083e4:	fb03 2707 	mlale	r7, r3, r7, r2
 80083e8:	e7e3      	b.n	80083b2 <_strtod_l+0x23a>
 80083ea:	2300      	movs	r3, #0
 80083ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80083ee:	2301      	movs	r3, #1
 80083f0:	e77a      	b.n	80082e8 <_strtod_l+0x170>
 80083f2:	f04f 0c00 	mov.w	ip, #0
 80083f6:	1ca2      	adds	r2, r4, #2
 80083f8:	9219      	str	r2, [sp, #100]	@ 0x64
 80083fa:	78a2      	ldrb	r2, [r4, #2]
 80083fc:	e782      	b.n	8008304 <_strtod_l+0x18c>
 80083fe:	f04f 0c01 	mov.w	ip, #1
 8008402:	e7f8      	b.n	80083f6 <_strtod_l+0x27e>
 8008404:	0800a364 	.word	0x0800a364
 8008408:	7ff00000 	.word	0x7ff00000
 800840c:	0800a1d5 	.word	0x0800a1d5
 8008410:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008412:	1c51      	adds	r1, r2, #1
 8008414:	9119      	str	r1, [sp, #100]	@ 0x64
 8008416:	7852      	ldrb	r2, [r2, #1]
 8008418:	2a30      	cmp	r2, #48	@ 0x30
 800841a:	d0f9      	beq.n	8008410 <_strtod_l+0x298>
 800841c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008420:	2908      	cmp	r1, #8
 8008422:	f63f af75 	bhi.w	8008310 <_strtod_l+0x198>
 8008426:	f04f 080a 	mov.w	r8, #10
 800842a:	3a30      	subs	r2, #48	@ 0x30
 800842c:	9209      	str	r2, [sp, #36]	@ 0x24
 800842e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008430:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008432:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008434:	1c56      	adds	r6, r2, #1
 8008436:	9619      	str	r6, [sp, #100]	@ 0x64
 8008438:	7852      	ldrb	r2, [r2, #1]
 800843a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800843e:	f1be 0f09 	cmp.w	lr, #9
 8008442:	d939      	bls.n	80084b8 <_strtod_l+0x340>
 8008444:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008446:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800844a:	1a76      	subs	r6, r6, r1
 800844c:	2e08      	cmp	r6, #8
 800844e:	dc03      	bgt.n	8008458 <_strtod_l+0x2e0>
 8008450:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008452:	4588      	cmp	r8, r1
 8008454:	bfa8      	it	ge
 8008456:	4688      	movge	r8, r1
 8008458:	f1bc 0f00 	cmp.w	ip, #0
 800845c:	d001      	beq.n	8008462 <_strtod_l+0x2ea>
 800845e:	f1c8 0800 	rsb	r8, r8, #0
 8008462:	2d00      	cmp	r5, #0
 8008464:	d14e      	bne.n	8008504 <_strtod_l+0x38c>
 8008466:	9908      	ldr	r1, [sp, #32]
 8008468:	4308      	orrs	r0, r1
 800846a:	f47f aebe 	bne.w	80081ea <_strtod_l+0x72>
 800846e:	2b00      	cmp	r3, #0
 8008470:	f47f aed4 	bne.w	800821c <_strtod_l+0xa4>
 8008474:	2a69      	cmp	r2, #105	@ 0x69
 8008476:	d028      	beq.n	80084ca <_strtod_l+0x352>
 8008478:	dc25      	bgt.n	80084c6 <_strtod_l+0x34e>
 800847a:	2a49      	cmp	r2, #73	@ 0x49
 800847c:	d025      	beq.n	80084ca <_strtod_l+0x352>
 800847e:	2a4e      	cmp	r2, #78	@ 0x4e
 8008480:	f47f aecc 	bne.w	800821c <_strtod_l+0xa4>
 8008484:	4999      	ldr	r1, [pc, #612]	@ (80086ec <_strtod_l+0x574>)
 8008486:	a819      	add	r0, sp, #100	@ 0x64
 8008488:	f001 fbc6 	bl	8009c18 <__match>
 800848c:	2800      	cmp	r0, #0
 800848e:	f43f aec5 	beq.w	800821c <_strtod_l+0xa4>
 8008492:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	2b28      	cmp	r3, #40	@ 0x28
 8008498:	d12e      	bne.n	80084f8 <_strtod_l+0x380>
 800849a:	4995      	ldr	r1, [pc, #596]	@ (80086f0 <_strtod_l+0x578>)
 800849c:	aa1c      	add	r2, sp, #112	@ 0x70
 800849e:	a819      	add	r0, sp, #100	@ 0x64
 80084a0:	f001 fbce 	bl	8009c40 <__hexnan>
 80084a4:	2805      	cmp	r0, #5
 80084a6:	d127      	bne.n	80084f8 <_strtod_l+0x380>
 80084a8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084aa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80084ae:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80084b2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80084b6:	e698      	b.n	80081ea <_strtod_l+0x72>
 80084b8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80084ba:	fb08 2101 	mla	r1, r8, r1, r2
 80084be:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80084c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80084c4:	e7b5      	b.n	8008432 <_strtod_l+0x2ba>
 80084c6:	2a6e      	cmp	r2, #110	@ 0x6e
 80084c8:	e7da      	b.n	8008480 <_strtod_l+0x308>
 80084ca:	498a      	ldr	r1, [pc, #552]	@ (80086f4 <_strtod_l+0x57c>)
 80084cc:	a819      	add	r0, sp, #100	@ 0x64
 80084ce:	f001 fba3 	bl	8009c18 <__match>
 80084d2:	2800      	cmp	r0, #0
 80084d4:	f43f aea2 	beq.w	800821c <_strtod_l+0xa4>
 80084d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084da:	4987      	ldr	r1, [pc, #540]	@ (80086f8 <_strtod_l+0x580>)
 80084dc:	3b01      	subs	r3, #1
 80084de:	a819      	add	r0, sp, #100	@ 0x64
 80084e0:	9319      	str	r3, [sp, #100]	@ 0x64
 80084e2:	f001 fb99 	bl	8009c18 <__match>
 80084e6:	b910      	cbnz	r0, 80084ee <_strtod_l+0x376>
 80084e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084ea:	3301      	adds	r3, #1
 80084ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80084ee:	f04f 0a00 	mov.w	sl, #0
 80084f2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 80086fc <_strtod_l+0x584>
 80084f6:	e678      	b.n	80081ea <_strtod_l+0x72>
 80084f8:	4881      	ldr	r0, [pc, #516]	@ (8008700 <_strtod_l+0x588>)
 80084fa:	f001 f8e9 	bl	80096d0 <nan>
 80084fe:	4682      	mov	sl, r0
 8008500:	468b      	mov	fp, r1
 8008502:	e672      	b.n	80081ea <_strtod_l+0x72>
 8008504:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008506:	f1b9 0f00 	cmp.w	r9, #0
 800850a:	bf08      	it	eq
 800850c:	46a9      	moveq	r9, r5
 800850e:	eba8 0303 	sub.w	r3, r8, r3
 8008512:	2d10      	cmp	r5, #16
 8008514:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008516:	462c      	mov	r4, r5
 8008518:	9309      	str	r3, [sp, #36]	@ 0x24
 800851a:	bfa8      	it	ge
 800851c:	2410      	movge	r4, #16
 800851e:	f7f7 ff61 	bl	80003e4 <__aeabi_ui2d>
 8008522:	2d09      	cmp	r5, #9
 8008524:	4682      	mov	sl, r0
 8008526:	468b      	mov	fp, r1
 8008528:	dc11      	bgt.n	800854e <_strtod_l+0x3d6>
 800852a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800852c:	2b00      	cmp	r3, #0
 800852e:	f43f ae5c 	beq.w	80081ea <_strtod_l+0x72>
 8008532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008534:	dd76      	ble.n	8008624 <_strtod_l+0x4ac>
 8008536:	2b16      	cmp	r3, #22
 8008538:	dc5d      	bgt.n	80085f6 <_strtod_l+0x47e>
 800853a:	4972      	ldr	r1, [pc, #456]	@ (8008704 <_strtod_l+0x58c>)
 800853c:	4652      	mov	r2, sl
 800853e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008542:	465b      	mov	r3, fp
 8008544:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008548:	f7f7 ffc6 	bl	80004d8 <__aeabi_dmul>
 800854c:	e7d7      	b.n	80084fe <_strtod_l+0x386>
 800854e:	4b6d      	ldr	r3, [pc, #436]	@ (8008704 <_strtod_l+0x58c>)
 8008550:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008554:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008558:	f7f7 ffbe 	bl	80004d8 <__aeabi_dmul>
 800855c:	4682      	mov	sl, r0
 800855e:	4638      	mov	r0, r7
 8008560:	468b      	mov	fp, r1
 8008562:	f7f7 ff3f 	bl	80003e4 <__aeabi_ui2d>
 8008566:	4602      	mov	r2, r0
 8008568:	460b      	mov	r3, r1
 800856a:	4650      	mov	r0, sl
 800856c:	4659      	mov	r1, fp
 800856e:	f7f7 fdfd 	bl	800016c <__adddf3>
 8008572:	2d0f      	cmp	r5, #15
 8008574:	4682      	mov	sl, r0
 8008576:	468b      	mov	fp, r1
 8008578:	ddd7      	ble.n	800852a <_strtod_l+0x3b2>
 800857a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800857c:	1b2c      	subs	r4, r5, r4
 800857e:	441c      	add	r4, r3
 8008580:	2c00      	cmp	r4, #0
 8008582:	f340 8093 	ble.w	80086ac <_strtod_l+0x534>
 8008586:	f014 030f 	ands.w	r3, r4, #15
 800858a:	d00a      	beq.n	80085a2 <_strtod_l+0x42a>
 800858c:	495d      	ldr	r1, [pc, #372]	@ (8008704 <_strtod_l+0x58c>)
 800858e:	4652      	mov	r2, sl
 8008590:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008594:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008598:	465b      	mov	r3, fp
 800859a:	f7f7 ff9d 	bl	80004d8 <__aeabi_dmul>
 800859e:	4682      	mov	sl, r0
 80085a0:	468b      	mov	fp, r1
 80085a2:	f034 040f 	bics.w	r4, r4, #15
 80085a6:	d073      	beq.n	8008690 <_strtod_l+0x518>
 80085a8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80085ac:	dd49      	ble.n	8008642 <_strtod_l+0x4ca>
 80085ae:	2400      	movs	r4, #0
 80085b0:	46a0      	mov	r8, r4
 80085b2:	46a1      	mov	r9, r4
 80085b4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80085b6:	2322      	movs	r3, #34	@ 0x22
 80085b8:	f04f 0a00 	mov.w	sl, #0
 80085bc:	9a05      	ldr	r2, [sp, #20]
 80085be:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 80086fc <_strtod_l+0x584>
 80085c2:	6013      	str	r3, [r2, #0]
 80085c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	f43f ae0f 	beq.w	80081ea <_strtod_l+0x72>
 80085cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80085ce:	9805      	ldr	r0, [sp, #20]
 80085d0:	f7ff f950 	bl	8007874 <_Bfree>
 80085d4:	4649      	mov	r1, r9
 80085d6:	9805      	ldr	r0, [sp, #20]
 80085d8:	f7ff f94c 	bl	8007874 <_Bfree>
 80085dc:	4641      	mov	r1, r8
 80085de:	9805      	ldr	r0, [sp, #20]
 80085e0:	f7ff f948 	bl	8007874 <_Bfree>
 80085e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085e6:	9805      	ldr	r0, [sp, #20]
 80085e8:	f7ff f944 	bl	8007874 <_Bfree>
 80085ec:	4621      	mov	r1, r4
 80085ee:	9805      	ldr	r0, [sp, #20]
 80085f0:	f7ff f940 	bl	8007874 <_Bfree>
 80085f4:	e5f9      	b.n	80081ea <_strtod_l+0x72>
 80085f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085f8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80085fc:	4293      	cmp	r3, r2
 80085fe:	dbbc      	blt.n	800857a <_strtod_l+0x402>
 8008600:	4c40      	ldr	r4, [pc, #256]	@ (8008704 <_strtod_l+0x58c>)
 8008602:	f1c5 050f 	rsb	r5, r5, #15
 8008606:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800860a:	4652      	mov	r2, sl
 800860c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008610:	465b      	mov	r3, fp
 8008612:	f7f7 ff61 	bl	80004d8 <__aeabi_dmul>
 8008616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008618:	1b5d      	subs	r5, r3, r5
 800861a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800861e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008622:	e791      	b.n	8008548 <_strtod_l+0x3d0>
 8008624:	3316      	adds	r3, #22
 8008626:	dba8      	blt.n	800857a <_strtod_l+0x402>
 8008628:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800862a:	4650      	mov	r0, sl
 800862c:	eba3 0808 	sub.w	r8, r3, r8
 8008630:	4b34      	ldr	r3, [pc, #208]	@ (8008704 <_strtod_l+0x58c>)
 8008632:	4659      	mov	r1, fp
 8008634:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008638:	e9d8 2300 	ldrd	r2, r3, [r8]
 800863c:	f7f8 f876 	bl	800072c <__aeabi_ddiv>
 8008640:	e75d      	b.n	80084fe <_strtod_l+0x386>
 8008642:	2300      	movs	r3, #0
 8008644:	4650      	mov	r0, sl
 8008646:	4659      	mov	r1, fp
 8008648:	461e      	mov	r6, r3
 800864a:	4f2f      	ldr	r7, [pc, #188]	@ (8008708 <_strtod_l+0x590>)
 800864c:	1124      	asrs	r4, r4, #4
 800864e:	2c01      	cmp	r4, #1
 8008650:	dc21      	bgt.n	8008696 <_strtod_l+0x51e>
 8008652:	b10b      	cbz	r3, 8008658 <_strtod_l+0x4e0>
 8008654:	4682      	mov	sl, r0
 8008656:	468b      	mov	fp, r1
 8008658:	492b      	ldr	r1, [pc, #172]	@ (8008708 <_strtod_l+0x590>)
 800865a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800865e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008662:	4652      	mov	r2, sl
 8008664:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008668:	465b      	mov	r3, fp
 800866a:	f7f7 ff35 	bl	80004d8 <__aeabi_dmul>
 800866e:	4b23      	ldr	r3, [pc, #140]	@ (80086fc <_strtod_l+0x584>)
 8008670:	460a      	mov	r2, r1
 8008672:	400b      	ands	r3, r1
 8008674:	4925      	ldr	r1, [pc, #148]	@ (800870c <_strtod_l+0x594>)
 8008676:	4682      	mov	sl, r0
 8008678:	428b      	cmp	r3, r1
 800867a:	d898      	bhi.n	80085ae <_strtod_l+0x436>
 800867c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008680:	428b      	cmp	r3, r1
 8008682:	bf86      	itte	hi
 8008684:	f04f 3aff 	movhi.w	sl, #4294967295
 8008688:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8008710 <_strtod_l+0x598>
 800868c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008690:	2300      	movs	r3, #0
 8008692:	9308      	str	r3, [sp, #32]
 8008694:	e076      	b.n	8008784 <_strtod_l+0x60c>
 8008696:	07e2      	lsls	r2, r4, #31
 8008698:	d504      	bpl.n	80086a4 <_strtod_l+0x52c>
 800869a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800869e:	f7f7 ff1b 	bl	80004d8 <__aeabi_dmul>
 80086a2:	2301      	movs	r3, #1
 80086a4:	3601      	adds	r6, #1
 80086a6:	1064      	asrs	r4, r4, #1
 80086a8:	3708      	adds	r7, #8
 80086aa:	e7d0      	b.n	800864e <_strtod_l+0x4d6>
 80086ac:	d0f0      	beq.n	8008690 <_strtod_l+0x518>
 80086ae:	4264      	negs	r4, r4
 80086b0:	f014 020f 	ands.w	r2, r4, #15
 80086b4:	d00a      	beq.n	80086cc <_strtod_l+0x554>
 80086b6:	4b13      	ldr	r3, [pc, #76]	@ (8008704 <_strtod_l+0x58c>)
 80086b8:	4650      	mov	r0, sl
 80086ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086be:	4659      	mov	r1, fp
 80086c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c4:	f7f8 f832 	bl	800072c <__aeabi_ddiv>
 80086c8:	4682      	mov	sl, r0
 80086ca:	468b      	mov	fp, r1
 80086cc:	1124      	asrs	r4, r4, #4
 80086ce:	d0df      	beq.n	8008690 <_strtod_l+0x518>
 80086d0:	2c1f      	cmp	r4, #31
 80086d2:	dd1f      	ble.n	8008714 <_strtod_l+0x59c>
 80086d4:	2400      	movs	r4, #0
 80086d6:	46a0      	mov	r8, r4
 80086d8:	46a1      	mov	r9, r4
 80086da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80086dc:	2322      	movs	r3, #34	@ 0x22
 80086de:	9a05      	ldr	r2, [sp, #20]
 80086e0:	f04f 0a00 	mov.w	sl, #0
 80086e4:	f04f 0b00 	mov.w	fp, #0
 80086e8:	6013      	str	r3, [r2, #0]
 80086ea:	e76b      	b.n	80085c4 <_strtod_l+0x44c>
 80086ec:	0800a0c3 	.word	0x0800a0c3
 80086f0:	0800a350 	.word	0x0800a350
 80086f4:	0800a0bb 	.word	0x0800a0bb
 80086f8:	0800a0f2 	.word	0x0800a0f2
 80086fc:	7ff00000 	.word	0x7ff00000
 8008700:	0800a0b5 	.word	0x0800a0b5
 8008704:	0800a288 	.word	0x0800a288
 8008708:	0800a260 	.word	0x0800a260
 800870c:	7ca00000 	.word	0x7ca00000
 8008710:	7fefffff 	.word	0x7fefffff
 8008714:	f014 0310 	ands.w	r3, r4, #16
 8008718:	bf18      	it	ne
 800871a:	236a      	movne	r3, #106	@ 0x6a
 800871c:	4650      	mov	r0, sl
 800871e:	9308      	str	r3, [sp, #32]
 8008720:	4659      	mov	r1, fp
 8008722:	2300      	movs	r3, #0
 8008724:	4e77      	ldr	r6, [pc, #476]	@ (8008904 <_strtod_l+0x78c>)
 8008726:	07e7      	lsls	r7, r4, #31
 8008728:	d504      	bpl.n	8008734 <_strtod_l+0x5bc>
 800872a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800872e:	f7f7 fed3 	bl	80004d8 <__aeabi_dmul>
 8008732:	2301      	movs	r3, #1
 8008734:	1064      	asrs	r4, r4, #1
 8008736:	f106 0608 	add.w	r6, r6, #8
 800873a:	d1f4      	bne.n	8008726 <_strtod_l+0x5ae>
 800873c:	b10b      	cbz	r3, 8008742 <_strtod_l+0x5ca>
 800873e:	4682      	mov	sl, r0
 8008740:	468b      	mov	fp, r1
 8008742:	9b08      	ldr	r3, [sp, #32]
 8008744:	b1b3      	cbz	r3, 8008774 <_strtod_l+0x5fc>
 8008746:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800874a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800874e:	2b00      	cmp	r3, #0
 8008750:	4659      	mov	r1, fp
 8008752:	dd0f      	ble.n	8008774 <_strtod_l+0x5fc>
 8008754:	2b1f      	cmp	r3, #31
 8008756:	dd58      	ble.n	800880a <_strtod_l+0x692>
 8008758:	2b34      	cmp	r3, #52	@ 0x34
 800875a:	bfd8      	it	le
 800875c:	f04f 33ff 	movle.w	r3, #4294967295
 8008760:	f04f 0a00 	mov.w	sl, #0
 8008764:	bfcf      	iteee	gt
 8008766:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800876a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800876e:	4093      	lslle	r3, r2
 8008770:	ea03 0b01 	andle.w	fp, r3, r1
 8008774:	2200      	movs	r2, #0
 8008776:	2300      	movs	r3, #0
 8008778:	4650      	mov	r0, sl
 800877a:	4659      	mov	r1, fp
 800877c:	f7f8 f914 	bl	80009a8 <__aeabi_dcmpeq>
 8008780:	2800      	cmp	r0, #0
 8008782:	d1a7      	bne.n	80086d4 <_strtod_l+0x55c>
 8008784:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008786:	464a      	mov	r2, r9
 8008788:	9300      	str	r3, [sp, #0]
 800878a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800878c:	462b      	mov	r3, r5
 800878e:	9805      	ldr	r0, [sp, #20]
 8008790:	f7ff f8d8 	bl	8007944 <__s2b>
 8008794:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008796:	2800      	cmp	r0, #0
 8008798:	f43f af09 	beq.w	80085ae <_strtod_l+0x436>
 800879c:	2400      	movs	r4, #0
 800879e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087a2:	2a00      	cmp	r2, #0
 80087a4:	eba3 0308 	sub.w	r3, r3, r8
 80087a8:	bfa8      	it	ge
 80087aa:	2300      	movge	r3, #0
 80087ac:	46a0      	mov	r8, r4
 80087ae:	9312      	str	r3, [sp, #72]	@ 0x48
 80087b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80087b4:	9316      	str	r3, [sp, #88]	@ 0x58
 80087b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087b8:	9805      	ldr	r0, [sp, #20]
 80087ba:	6859      	ldr	r1, [r3, #4]
 80087bc:	f7ff f81a 	bl	80077f4 <_Balloc>
 80087c0:	4681      	mov	r9, r0
 80087c2:	2800      	cmp	r0, #0
 80087c4:	f43f aef7 	beq.w	80085b6 <_strtod_l+0x43e>
 80087c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087ca:	300c      	adds	r0, #12
 80087cc:	691a      	ldr	r2, [r3, #16]
 80087ce:	f103 010c 	add.w	r1, r3, #12
 80087d2:	3202      	adds	r2, #2
 80087d4:	0092      	lsls	r2, r2, #2
 80087d6:	f000 ff6d 	bl	80096b4 <memcpy>
 80087da:	ab1c      	add	r3, sp, #112	@ 0x70
 80087dc:	9301      	str	r3, [sp, #4]
 80087de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80087e0:	9300      	str	r3, [sp, #0]
 80087e2:	4652      	mov	r2, sl
 80087e4:	465b      	mov	r3, fp
 80087e6:	9805      	ldr	r0, [sp, #20]
 80087e8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80087ec:	f7ff fbd6 	bl	8007f9c <__d2b>
 80087f0:	901a      	str	r0, [sp, #104]	@ 0x68
 80087f2:	2800      	cmp	r0, #0
 80087f4:	f43f aedf 	beq.w	80085b6 <_strtod_l+0x43e>
 80087f8:	2101      	movs	r1, #1
 80087fa:	9805      	ldr	r0, [sp, #20]
 80087fc:	f7ff f938 	bl	8007a70 <__i2b>
 8008800:	4680      	mov	r8, r0
 8008802:	b948      	cbnz	r0, 8008818 <_strtod_l+0x6a0>
 8008804:	f04f 0800 	mov.w	r8, #0
 8008808:	e6d5      	b.n	80085b6 <_strtod_l+0x43e>
 800880a:	f04f 32ff 	mov.w	r2, #4294967295
 800880e:	fa02 f303 	lsl.w	r3, r2, r3
 8008812:	ea03 0a0a 	and.w	sl, r3, sl
 8008816:	e7ad      	b.n	8008774 <_strtod_l+0x5fc>
 8008818:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800881a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800881c:	2d00      	cmp	r5, #0
 800881e:	bfab      	itete	ge
 8008820:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008822:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008824:	18ef      	addge	r7, r5, r3
 8008826:	1b5e      	sublt	r6, r3, r5
 8008828:	9b08      	ldr	r3, [sp, #32]
 800882a:	bfa8      	it	ge
 800882c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800882e:	eba5 0503 	sub.w	r5, r5, r3
 8008832:	4415      	add	r5, r2
 8008834:	4b34      	ldr	r3, [pc, #208]	@ (8008908 <_strtod_l+0x790>)
 8008836:	f105 35ff 	add.w	r5, r5, #4294967295
 800883a:	bfb8      	it	lt
 800883c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800883e:	429d      	cmp	r5, r3
 8008840:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008844:	da50      	bge.n	80088e8 <_strtod_l+0x770>
 8008846:	1b5b      	subs	r3, r3, r5
 8008848:	2b1f      	cmp	r3, #31
 800884a:	f04f 0101 	mov.w	r1, #1
 800884e:	eba2 0203 	sub.w	r2, r2, r3
 8008852:	dc3d      	bgt.n	80088d0 <_strtod_l+0x758>
 8008854:	fa01 f303 	lsl.w	r3, r1, r3
 8008858:	9313      	str	r3, [sp, #76]	@ 0x4c
 800885a:	2300      	movs	r3, #0
 800885c:	9310      	str	r3, [sp, #64]	@ 0x40
 800885e:	18bd      	adds	r5, r7, r2
 8008860:	9b08      	ldr	r3, [sp, #32]
 8008862:	42af      	cmp	r7, r5
 8008864:	4416      	add	r6, r2
 8008866:	441e      	add	r6, r3
 8008868:	463b      	mov	r3, r7
 800886a:	bfa8      	it	ge
 800886c:	462b      	movge	r3, r5
 800886e:	42b3      	cmp	r3, r6
 8008870:	bfa8      	it	ge
 8008872:	4633      	movge	r3, r6
 8008874:	2b00      	cmp	r3, #0
 8008876:	bfc2      	ittt	gt
 8008878:	1aed      	subgt	r5, r5, r3
 800887a:	1af6      	subgt	r6, r6, r3
 800887c:	1aff      	subgt	r7, r7, r3
 800887e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008880:	2b00      	cmp	r3, #0
 8008882:	dd16      	ble.n	80088b2 <_strtod_l+0x73a>
 8008884:	4641      	mov	r1, r8
 8008886:	461a      	mov	r2, r3
 8008888:	9805      	ldr	r0, [sp, #20]
 800888a:	f7ff f9a9 	bl	8007be0 <__pow5mult>
 800888e:	4680      	mov	r8, r0
 8008890:	2800      	cmp	r0, #0
 8008892:	d0b7      	beq.n	8008804 <_strtod_l+0x68c>
 8008894:	4601      	mov	r1, r0
 8008896:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008898:	9805      	ldr	r0, [sp, #20]
 800889a:	f7ff f8ff 	bl	8007a9c <__multiply>
 800889e:	900a      	str	r0, [sp, #40]	@ 0x28
 80088a0:	2800      	cmp	r0, #0
 80088a2:	f43f ae88 	beq.w	80085b6 <_strtod_l+0x43e>
 80088a6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088a8:	9805      	ldr	r0, [sp, #20]
 80088aa:	f7fe ffe3 	bl	8007874 <_Bfree>
 80088ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80088b2:	2d00      	cmp	r5, #0
 80088b4:	dc1d      	bgt.n	80088f2 <_strtod_l+0x77a>
 80088b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	dd27      	ble.n	800890c <_strtod_l+0x794>
 80088bc:	4649      	mov	r1, r9
 80088be:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80088c0:	9805      	ldr	r0, [sp, #20]
 80088c2:	f7ff f98d 	bl	8007be0 <__pow5mult>
 80088c6:	4681      	mov	r9, r0
 80088c8:	bb00      	cbnz	r0, 800890c <_strtod_l+0x794>
 80088ca:	f04f 0900 	mov.w	r9, #0
 80088ce:	e672      	b.n	80085b6 <_strtod_l+0x43e>
 80088d0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80088d4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80088d8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80088dc:	35e2      	adds	r5, #226	@ 0xe2
 80088de:	fa01 f305 	lsl.w	r3, r1, r5
 80088e2:	9310      	str	r3, [sp, #64]	@ 0x40
 80088e4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80088e6:	e7ba      	b.n	800885e <_strtod_l+0x6e6>
 80088e8:	2300      	movs	r3, #0
 80088ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80088ec:	2301      	movs	r3, #1
 80088ee:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088f0:	e7b5      	b.n	800885e <_strtod_l+0x6e6>
 80088f2:	462a      	mov	r2, r5
 80088f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088f6:	9805      	ldr	r0, [sp, #20]
 80088f8:	f7ff f9cc 	bl	8007c94 <__lshift>
 80088fc:	901a      	str	r0, [sp, #104]	@ 0x68
 80088fe:	2800      	cmp	r0, #0
 8008900:	d1d9      	bne.n	80088b6 <_strtod_l+0x73e>
 8008902:	e658      	b.n	80085b6 <_strtod_l+0x43e>
 8008904:	0800a378 	.word	0x0800a378
 8008908:	fffffc02 	.word	0xfffffc02
 800890c:	2e00      	cmp	r6, #0
 800890e:	dd07      	ble.n	8008920 <_strtod_l+0x7a8>
 8008910:	4649      	mov	r1, r9
 8008912:	4632      	mov	r2, r6
 8008914:	9805      	ldr	r0, [sp, #20]
 8008916:	f7ff f9bd 	bl	8007c94 <__lshift>
 800891a:	4681      	mov	r9, r0
 800891c:	2800      	cmp	r0, #0
 800891e:	d0d4      	beq.n	80088ca <_strtod_l+0x752>
 8008920:	2f00      	cmp	r7, #0
 8008922:	dd08      	ble.n	8008936 <_strtod_l+0x7be>
 8008924:	4641      	mov	r1, r8
 8008926:	463a      	mov	r2, r7
 8008928:	9805      	ldr	r0, [sp, #20]
 800892a:	f7ff f9b3 	bl	8007c94 <__lshift>
 800892e:	4680      	mov	r8, r0
 8008930:	2800      	cmp	r0, #0
 8008932:	f43f ae40 	beq.w	80085b6 <_strtod_l+0x43e>
 8008936:	464a      	mov	r2, r9
 8008938:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800893a:	9805      	ldr	r0, [sp, #20]
 800893c:	f7ff fa32 	bl	8007da4 <__mdiff>
 8008940:	4604      	mov	r4, r0
 8008942:	2800      	cmp	r0, #0
 8008944:	f43f ae37 	beq.w	80085b6 <_strtod_l+0x43e>
 8008948:	68c3      	ldr	r3, [r0, #12]
 800894a:	4641      	mov	r1, r8
 800894c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800894e:	2300      	movs	r3, #0
 8008950:	60c3      	str	r3, [r0, #12]
 8008952:	f7ff fa0b 	bl	8007d6c <__mcmp>
 8008956:	2800      	cmp	r0, #0
 8008958:	da3d      	bge.n	80089d6 <_strtod_l+0x85e>
 800895a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800895c:	ea53 030a 	orrs.w	r3, r3, sl
 8008960:	d163      	bne.n	8008a2a <_strtod_l+0x8b2>
 8008962:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008966:	2b00      	cmp	r3, #0
 8008968:	d15f      	bne.n	8008a2a <_strtod_l+0x8b2>
 800896a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800896e:	0d1b      	lsrs	r3, r3, #20
 8008970:	051b      	lsls	r3, r3, #20
 8008972:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008976:	d958      	bls.n	8008a2a <_strtod_l+0x8b2>
 8008978:	6963      	ldr	r3, [r4, #20]
 800897a:	b913      	cbnz	r3, 8008982 <_strtod_l+0x80a>
 800897c:	6923      	ldr	r3, [r4, #16]
 800897e:	2b01      	cmp	r3, #1
 8008980:	dd53      	ble.n	8008a2a <_strtod_l+0x8b2>
 8008982:	4621      	mov	r1, r4
 8008984:	2201      	movs	r2, #1
 8008986:	9805      	ldr	r0, [sp, #20]
 8008988:	f7ff f984 	bl	8007c94 <__lshift>
 800898c:	4641      	mov	r1, r8
 800898e:	4604      	mov	r4, r0
 8008990:	f7ff f9ec 	bl	8007d6c <__mcmp>
 8008994:	2800      	cmp	r0, #0
 8008996:	dd48      	ble.n	8008a2a <_strtod_l+0x8b2>
 8008998:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800899c:	9a08      	ldr	r2, [sp, #32]
 800899e:	0d1b      	lsrs	r3, r3, #20
 80089a0:	051b      	lsls	r3, r3, #20
 80089a2:	2a00      	cmp	r2, #0
 80089a4:	d062      	beq.n	8008a6c <_strtod_l+0x8f4>
 80089a6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80089aa:	d85f      	bhi.n	8008a6c <_strtod_l+0x8f4>
 80089ac:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80089b0:	f67f ae94 	bls.w	80086dc <_strtod_l+0x564>
 80089b4:	4650      	mov	r0, sl
 80089b6:	4659      	mov	r1, fp
 80089b8:	4ba3      	ldr	r3, [pc, #652]	@ (8008c48 <_strtod_l+0xad0>)
 80089ba:	2200      	movs	r2, #0
 80089bc:	f7f7 fd8c 	bl	80004d8 <__aeabi_dmul>
 80089c0:	4ba2      	ldr	r3, [pc, #648]	@ (8008c4c <_strtod_l+0xad4>)
 80089c2:	4682      	mov	sl, r0
 80089c4:	400b      	ands	r3, r1
 80089c6:	468b      	mov	fp, r1
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	f47f adff 	bne.w	80085cc <_strtod_l+0x454>
 80089ce:	2322      	movs	r3, #34	@ 0x22
 80089d0:	9a05      	ldr	r2, [sp, #20]
 80089d2:	6013      	str	r3, [r2, #0]
 80089d4:	e5fa      	b.n	80085cc <_strtod_l+0x454>
 80089d6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80089da:	d165      	bne.n	8008aa8 <_strtod_l+0x930>
 80089dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80089de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089e2:	b35a      	cbz	r2, 8008a3c <_strtod_l+0x8c4>
 80089e4:	4a9a      	ldr	r2, [pc, #616]	@ (8008c50 <_strtod_l+0xad8>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d12b      	bne.n	8008a42 <_strtod_l+0x8ca>
 80089ea:	9b08      	ldr	r3, [sp, #32]
 80089ec:	4651      	mov	r1, sl
 80089ee:	b303      	cbz	r3, 8008a32 <_strtod_l+0x8ba>
 80089f0:	465a      	mov	r2, fp
 80089f2:	4b96      	ldr	r3, [pc, #600]	@ (8008c4c <_strtod_l+0xad4>)
 80089f4:	4013      	ands	r3, r2
 80089f6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80089fa:	f04f 32ff 	mov.w	r2, #4294967295
 80089fe:	d81b      	bhi.n	8008a38 <_strtod_l+0x8c0>
 8008a00:	0d1b      	lsrs	r3, r3, #20
 8008a02:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a06:	fa02 f303 	lsl.w	r3, r2, r3
 8008a0a:	4299      	cmp	r1, r3
 8008a0c:	d119      	bne.n	8008a42 <_strtod_l+0x8ca>
 8008a0e:	4b91      	ldr	r3, [pc, #580]	@ (8008c54 <_strtod_l+0xadc>)
 8008a10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d102      	bne.n	8008a1c <_strtod_l+0x8a4>
 8008a16:	3101      	adds	r1, #1
 8008a18:	f43f adcd 	beq.w	80085b6 <_strtod_l+0x43e>
 8008a1c:	f04f 0a00 	mov.w	sl, #0
 8008a20:	4b8a      	ldr	r3, [pc, #552]	@ (8008c4c <_strtod_l+0xad4>)
 8008a22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a24:	401a      	ands	r2, r3
 8008a26:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008a2a:	9b08      	ldr	r3, [sp, #32]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d1c1      	bne.n	80089b4 <_strtod_l+0x83c>
 8008a30:	e5cc      	b.n	80085cc <_strtod_l+0x454>
 8008a32:	f04f 33ff 	mov.w	r3, #4294967295
 8008a36:	e7e8      	b.n	8008a0a <_strtod_l+0x892>
 8008a38:	4613      	mov	r3, r2
 8008a3a:	e7e6      	b.n	8008a0a <_strtod_l+0x892>
 8008a3c:	ea53 030a 	orrs.w	r3, r3, sl
 8008a40:	d0aa      	beq.n	8008998 <_strtod_l+0x820>
 8008a42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a44:	b1db      	cbz	r3, 8008a7e <_strtod_l+0x906>
 8008a46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a48:	4213      	tst	r3, r2
 8008a4a:	d0ee      	beq.n	8008a2a <_strtod_l+0x8b2>
 8008a4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a4e:	4650      	mov	r0, sl
 8008a50:	4659      	mov	r1, fp
 8008a52:	9a08      	ldr	r2, [sp, #32]
 8008a54:	b1bb      	cbz	r3, 8008a86 <_strtod_l+0x90e>
 8008a56:	f7ff fb6d 	bl	8008134 <sulp>
 8008a5a:	4602      	mov	r2, r0
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a62:	f7f7 fb83 	bl	800016c <__adddf3>
 8008a66:	4682      	mov	sl, r0
 8008a68:	468b      	mov	fp, r1
 8008a6a:	e7de      	b.n	8008a2a <_strtod_l+0x8b2>
 8008a6c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008a70:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008a74:	f04f 3aff 	mov.w	sl, #4294967295
 8008a78:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008a7c:	e7d5      	b.n	8008a2a <_strtod_l+0x8b2>
 8008a7e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a80:	ea13 0f0a 	tst.w	r3, sl
 8008a84:	e7e1      	b.n	8008a4a <_strtod_l+0x8d2>
 8008a86:	f7ff fb55 	bl	8008134 <sulp>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a92:	f7f7 fb69 	bl	8000168 <__aeabi_dsub>
 8008a96:	2200      	movs	r2, #0
 8008a98:	2300      	movs	r3, #0
 8008a9a:	4682      	mov	sl, r0
 8008a9c:	468b      	mov	fp, r1
 8008a9e:	f7f7 ff83 	bl	80009a8 <__aeabi_dcmpeq>
 8008aa2:	2800      	cmp	r0, #0
 8008aa4:	d0c1      	beq.n	8008a2a <_strtod_l+0x8b2>
 8008aa6:	e619      	b.n	80086dc <_strtod_l+0x564>
 8008aa8:	4641      	mov	r1, r8
 8008aaa:	4620      	mov	r0, r4
 8008aac:	f7ff face 	bl	800804c <__ratio>
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008ab6:	4606      	mov	r6, r0
 8008ab8:	460f      	mov	r7, r1
 8008aba:	f7f7 ff89 	bl	80009d0 <__aeabi_dcmple>
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	d06d      	beq.n	8008b9e <_strtod_l+0xa26>
 8008ac2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d178      	bne.n	8008bba <_strtod_l+0xa42>
 8008ac8:	f1ba 0f00 	cmp.w	sl, #0
 8008acc:	d156      	bne.n	8008b7c <_strtod_l+0xa04>
 8008ace:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ad0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d158      	bne.n	8008b8a <_strtod_l+0xa12>
 8008ad8:	2200      	movs	r2, #0
 8008ada:	4630      	mov	r0, r6
 8008adc:	4639      	mov	r1, r7
 8008ade:	4b5e      	ldr	r3, [pc, #376]	@ (8008c58 <_strtod_l+0xae0>)
 8008ae0:	f7f7 ff6c 	bl	80009bc <__aeabi_dcmplt>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	d157      	bne.n	8008b98 <_strtod_l+0xa20>
 8008ae8:	4630      	mov	r0, r6
 8008aea:	4639      	mov	r1, r7
 8008aec:	2200      	movs	r2, #0
 8008aee:	4b5b      	ldr	r3, [pc, #364]	@ (8008c5c <_strtod_l+0xae4>)
 8008af0:	f7f7 fcf2 	bl	80004d8 <__aeabi_dmul>
 8008af4:	4606      	mov	r6, r0
 8008af6:	460f      	mov	r7, r1
 8008af8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008afc:	9606      	str	r6, [sp, #24]
 8008afe:	9307      	str	r3, [sp, #28]
 8008b00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b04:	4d51      	ldr	r5, [pc, #324]	@ (8008c4c <_strtod_l+0xad4>)
 8008b06:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008b0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b0c:	401d      	ands	r5, r3
 8008b0e:	4b54      	ldr	r3, [pc, #336]	@ (8008c60 <_strtod_l+0xae8>)
 8008b10:	429d      	cmp	r5, r3
 8008b12:	f040 80ab 	bne.w	8008c6c <_strtod_l+0xaf4>
 8008b16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b18:	4650      	mov	r0, sl
 8008b1a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008b1e:	4659      	mov	r1, fp
 8008b20:	f7ff f9d4 	bl	8007ecc <__ulp>
 8008b24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b28:	f7f7 fcd6 	bl	80004d8 <__aeabi_dmul>
 8008b2c:	4652      	mov	r2, sl
 8008b2e:	465b      	mov	r3, fp
 8008b30:	f7f7 fb1c 	bl	800016c <__adddf3>
 8008b34:	460b      	mov	r3, r1
 8008b36:	4945      	ldr	r1, [pc, #276]	@ (8008c4c <_strtod_l+0xad4>)
 8008b38:	4a4a      	ldr	r2, [pc, #296]	@ (8008c64 <_strtod_l+0xaec>)
 8008b3a:	4019      	ands	r1, r3
 8008b3c:	4291      	cmp	r1, r2
 8008b3e:	4682      	mov	sl, r0
 8008b40:	d942      	bls.n	8008bc8 <_strtod_l+0xa50>
 8008b42:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b44:	4b43      	ldr	r3, [pc, #268]	@ (8008c54 <_strtod_l+0xadc>)
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d103      	bne.n	8008b52 <_strtod_l+0x9da>
 8008b4a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b4c:	3301      	adds	r3, #1
 8008b4e:	f43f ad32 	beq.w	80085b6 <_strtod_l+0x43e>
 8008b52:	f04f 3aff 	mov.w	sl, #4294967295
 8008b56:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8008c54 <_strtod_l+0xadc>
 8008b5a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b5c:	9805      	ldr	r0, [sp, #20]
 8008b5e:	f7fe fe89 	bl	8007874 <_Bfree>
 8008b62:	4649      	mov	r1, r9
 8008b64:	9805      	ldr	r0, [sp, #20]
 8008b66:	f7fe fe85 	bl	8007874 <_Bfree>
 8008b6a:	4641      	mov	r1, r8
 8008b6c:	9805      	ldr	r0, [sp, #20]
 8008b6e:	f7fe fe81 	bl	8007874 <_Bfree>
 8008b72:	4621      	mov	r1, r4
 8008b74:	9805      	ldr	r0, [sp, #20]
 8008b76:	f7fe fe7d 	bl	8007874 <_Bfree>
 8008b7a:	e61c      	b.n	80087b6 <_strtod_l+0x63e>
 8008b7c:	f1ba 0f01 	cmp.w	sl, #1
 8008b80:	d103      	bne.n	8008b8a <_strtod_l+0xa12>
 8008b82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	f43f ada9 	beq.w	80086dc <_strtod_l+0x564>
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	4b36      	ldr	r3, [pc, #216]	@ (8008c68 <_strtod_l+0xaf0>)
 8008b8e:	2600      	movs	r6, #0
 8008b90:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008b94:	4f30      	ldr	r7, [pc, #192]	@ (8008c58 <_strtod_l+0xae0>)
 8008b96:	e7b3      	b.n	8008b00 <_strtod_l+0x988>
 8008b98:	2600      	movs	r6, #0
 8008b9a:	4f30      	ldr	r7, [pc, #192]	@ (8008c5c <_strtod_l+0xae4>)
 8008b9c:	e7ac      	b.n	8008af8 <_strtod_l+0x980>
 8008b9e:	4630      	mov	r0, r6
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8008c5c <_strtod_l+0xae4>)
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f7f7 fc97 	bl	80004d8 <__aeabi_dmul>
 8008baa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bac:	4606      	mov	r6, r0
 8008bae:	460f      	mov	r7, r1
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d0a1      	beq.n	8008af8 <_strtod_l+0x980>
 8008bb4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008bb8:	e7a2      	b.n	8008b00 <_strtod_l+0x988>
 8008bba:	2200      	movs	r2, #0
 8008bbc:	4b26      	ldr	r3, [pc, #152]	@ (8008c58 <_strtod_l+0xae0>)
 8008bbe:	4616      	mov	r6, r2
 8008bc0:	461f      	mov	r7, r3
 8008bc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008bc6:	e79b      	b.n	8008b00 <_strtod_l+0x988>
 8008bc8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008bcc:	9b08      	ldr	r3, [sp, #32]
 8008bce:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1c1      	bne.n	8008b5a <_strtod_l+0x9e2>
 8008bd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008bda:	0d1b      	lsrs	r3, r3, #20
 8008bdc:	051b      	lsls	r3, r3, #20
 8008bde:	429d      	cmp	r5, r3
 8008be0:	d1bb      	bne.n	8008b5a <_strtod_l+0x9e2>
 8008be2:	4630      	mov	r0, r6
 8008be4:	4639      	mov	r1, r7
 8008be6:	f7f8 fa1d 	bl	8001024 <__aeabi_d2lz>
 8008bea:	f7f7 fc47 	bl	800047c <__aeabi_l2d>
 8008bee:	4602      	mov	r2, r0
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	4639      	mov	r1, r7
 8008bf6:	f7f7 fab7 	bl	8000168 <__aeabi_dsub>
 8008bfa:	460b      	mov	r3, r1
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008c02:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c06:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c08:	ea46 060a 	orr.w	r6, r6, sl
 8008c0c:	431e      	orrs	r6, r3
 8008c0e:	d06a      	beq.n	8008ce6 <_strtod_l+0xb6e>
 8008c10:	a309      	add	r3, pc, #36	@ (adr r3, 8008c38 <_strtod_l+0xac0>)
 8008c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c16:	f7f7 fed1 	bl	80009bc <__aeabi_dcmplt>
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	f47f acd6 	bne.w	80085cc <_strtod_l+0x454>
 8008c20:	a307      	add	r3, pc, #28	@ (adr r3, 8008c40 <_strtod_l+0xac8>)
 8008c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c2a:	f7f7 fee5 	bl	80009f8 <__aeabi_dcmpgt>
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	d093      	beq.n	8008b5a <_strtod_l+0x9e2>
 8008c32:	e4cb      	b.n	80085cc <_strtod_l+0x454>
 8008c34:	f3af 8000 	nop.w
 8008c38:	94a03595 	.word	0x94a03595
 8008c3c:	3fdfffff 	.word	0x3fdfffff
 8008c40:	35afe535 	.word	0x35afe535
 8008c44:	3fe00000 	.word	0x3fe00000
 8008c48:	39500000 	.word	0x39500000
 8008c4c:	7ff00000 	.word	0x7ff00000
 8008c50:	000fffff 	.word	0x000fffff
 8008c54:	7fefffff 	.word	0x7fefffff
 8008c58:	3ff00000 	.word	0x3ff00000
 8008c5c:	3fe00000 	.word	0x3fe00000
 8008c60:	7fe00000 	.word	0x7fe00000
 8008c64:	7c9fffff 	.word	0x7c9fffff
 8008c68:	bff00000 	.word	0xbff00000
 8008c6c:	9b08      	ldr	r3, [sp, #32]
 8008c6e:	b323      	cbz	r3, 8008cba <_strtod_l+0xb42>
 8008c70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008c74:	d821      	bhi.n	8008cba <_strtod_l+0xb42>
 8008c76:	a328      	add	r3, pc, #160	@ (adr r3, 8008d18 <_strtod_l+0xba0>)
 8008c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c7c:	4630      	mov	r0, r6
 8008c7e:	4639      	mov	r1, r7
 8008c80:	f7f7 fea6 	bl	80009d0 <__aeabi_dcmple>
 8008c84:	b1a0      	cbz	r0, 8008cb0 <_strtod_l+0xb38>
 8008c86:	4639      	mov	r1, r7
 8008c88:	4630      	mov	r0, r6
 8008c8a:	f7f7 fefd 	bl	8000a88 <__aeabi_d2uiz>
 8008c8e:	2801      	cmp	r0, #1
 8008c90:	bf38      	it	cc
 8008c92:	2001      	movcc	r0, #1
 8008c94:	f7f7 fba6 	bl	80003e4 <__aeabi_ui2d>
 8008c98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c9a:	4606      	mov	r6, r0
 8008c9c:	460f      	mov	r7, r1
 8008c9e:	b9fb      	cbnz	r3, 8008ce0 <_strtod_l+0xb68>
 8008ca0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008ca4:	9014      	str	r0, [sp, #80]	@ 0x50
 8008ca6:	9315      	str	r3, [sp, #84]	@ 0x54
 8008ca8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008cac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008cb0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008cb2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008cb6:	1b5b      	subs	r3, r3, r5
 8008cb8:	9311      	str	r3, [sp, #68]	@ 0x44
 8008cba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cbe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008cc2:	f7ff f903 	bl	8007ecc <__ulp>
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	460b      	mov	r3, r1
 8008cca:	4650      	mov	r0, sl
 8008ccc:	4659      	mov	r1, fp
 8008cce:	f7f7 fc03 	bl	80004d8 <__aeabi_dmul>
 8008cd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008cd6:	f7f7 fa49 	bl	800016c <__adddf3>
 8008cda:	4682      	mov	sl, r0
 8008cdc:	468b      	mov	fp, r1
 8008cde:	e775      	b.n	8008bcc <_strtod_l+0xa54>
 8008ce0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008ce4:	e7e0      	b.n	8008ca8 <_strtod_l+0xb30>
 8008ce6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008d20 <_strtod_l+0xba8>)
 8008ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cec:	f7f7 fe66 	bl	80009bc <__aeabi_dcmplt>
 8008cf0:	e79d      	b.n	8008c2e <_strtod_l+0xab6>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	930e      	str	r3, [sp, #56]	@ 0x38
 8008cf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cf8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008cfa:	6013      	str	r3, [r2, #0]
 8008cfc:	f7ff ba79 	b.w	80081f2 <_strtod_l+0x7a>
 8008d00:	2a65      	cmp	r2, #101	@ 0x65
 8008d02:	f43f ab72 	beq.w	80083ea <_strtod_l+0x272>
 8008d06:	2a45      	cmp	r2, #69	@ 0x45
 8008d08:	f43f ab6f 	beq.w	80083ea <_strtod_l+0x272>
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	f7ff bbaa 	b.w	8008466 <_strtod_l+0x2ee>
 8008d12:	bf00      	nop
 8008d14:	f3af 8000 	nop.w
 8008d18:	ffc00000 	.word	0xffc00000
 8008d1c:	41dfffff 	.word	0x41dfffff
 8008d20:	94a03595 	.word	0x94a03595
 8008d24:	3fcfffff 	.word	0x3fcfffff

08008d28 <_strtod_r>:
 8008d28:	4b01      	ldr	r3, [pc, #4]	@ (8008d30 <_strtod_r+0x8>)
 8008d2a:	f7ff ba25 	b.w	8008178 <_strtod_l>
 8008d2e:	bf00      	nop
 8008d30:	20000068 	.word	0x20000068

08008d34 <_strtol_l.isra.0>:
 8008d34:	2b24      	cmp	r3, #36	@ 0x24
 8008d36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d3a:	4686      	mov	lr, r0
 8008d3c:	4690      	mov	r8, r2
 8008d3e:	d801      	bhi.n	8008d44 <_strtol_l.isra.0+0x10>
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d106      	bne.n	8008d52 <_strtol_l.isra.0+0x1e>
 8008d44:	f7fd fdb2 	bl	80068ac <__errno>
 8008d48:	2316      	movs	r3, #22
 8008d4a:	6003      	str	r3, [r0, #0]
 8008d4c:	2000      	movs	r0, #0
 8008d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d52:	460d      	mov	r5, r1
 8008d54:	4833      	ldr	r0, [pc, #204]	@ (8008e24 <_strtol_l.isra.0+0xf0>)
 8008d56:	462a      	mov	r2, r5
 8008d58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d5c:	5d06      	ldrb	r6, [r0, r4]
 8008d5e:	f016 0608 	ands.w	r6, r6, #8
 8008d62:	d1f8      	bne.n	8008d56 <_strtol_l.isra.0+0x22>
 8008d64:	2c2d      	cmp	r4, #45	@ 0x2d
 8008d66:	d110      	bne.n	8008d8a <_strtol_l.isra.0+0x56>
 8008d68:	2601      	movs	r6, #1
 8008d6a:	782c      	ldrb	r4, [r5, #0]
 8008d6c:	1c95      	adds	r5, r2, #2
 8008d6e:	f033 0210 	bics.w	r2, r3, #16
 8008d72:	d115      	bne.n	8008da0 <_strtol_l.isra.0+0x6c>
 8008d74:	2c30      	cmp	r4, #48	@ 0x30
 8008d76:	d10d      	bne.n	8008d94 <_strtol_l.isra.0+0x60>
 8008d78:	782a      	ldrb	r2, [r5, #0]
 8008d7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008d7e:	2a58      	cmp	r2, #88	@ 0x58
 8008d80:	d108      	bne.n	8008d94 <_strtol_l.isra.0+0x60>
 8008d82:	786c      	ldrb	r4, [r5, #1]
 8008d84:	3502      	adds	r5, #2
 8008d86:	2310      	movs	r3, #16
 8008d88:	e00a      	b.n	8008da0 <_strtol_l.isra.0+0x6c>
 8008d8a:	2c2b      	cmp	r4, #43	@ 0x2b
 8008d8c:	bf04      	itt	eq
 8008d8e:	782c      	ldrbeq	r4, [r5, #0]
 8008d90:	1c95      	addeq	r5, r2, #2
 8008d92:	e7ec      	b.n	8008d6e <_strtol_l.isra.0+0x3a>
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d1f6      	bne.n	8008d86 <_strtol_l.isra.0+0x52>
 8008d98:	2c30      	cmp	r4, #48	@ 0x30
 8008d9a:	bf14      	ite	ne
 8008d9c:	230a      	movne	r3, #10
 8008d9e:	2308      	moveq	r3, #8
 8008da0:	2200      	movs	r2, #0
 8008da2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008da6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008daa:	fbbc f9f3 	udiv	r9, ip, r3
 8008dae:	4610      	mov	r0, r2
 8008db0:	fb03 ca19 	mls	sl, r3, r9, ip
 8008db4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008db8:	2f09      	cmp	r7, #9
 8008dba:	d80f      	bhi.n	8008ddc <_strtol_l.isra.0+0xa8>
 8008dbc:	463c      	mov	r4, r7
 8008dbe:	42a3      	cmp	r3, r4
 8008dc0:	dd1b      	ble.n	8008dfa <_strtol_l.isra.0+0xc6>
 8008dc2:	1c57      	adds	r7, r2, #1
 8008dc4:	d007      	beq.n	8008dd6 <_strtol_l.isra.0+0xa2>
 8008dc6:	4581      	cmp	r9, r0
 8008dc8:	d314      	bcc.n	8008df4 <_strtol_l.isra.0+0xc0>
 8008dca:	d101      	bne.n	8008dd0 <_strtol_l.isra.0+0x9c>
 8008dcc:	45a2      	cmp	sl, r4
 8008dce:	db11      	blt.n	8008df4 <_strtol_l.isra.0+0xc0>
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	fb00 4003 	mla	r0, r0, r3, r4
 8008dd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dda:	e7eb      	b.n	8008db4 <_strtol_l.isra.0+0x80>
 8008ddc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008de0:	2f19      	cmp	r7, #25
 8008de2:	d801      	bhi.n	8008de8 <_strtol_l.isra.0+0xb4>
 8008de4:	3c37      	subs	r4, #55	@ 0x37
 8008de6:	e7ea      	b.n	8008dbe <_strtol_l.isra.0+0x8a>
 8008de8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008dec:	2f19      	cmp	r7, #25
 8008dee:	d804      	bhi.n	8008dfa <_strtol_l.isra.0+0xc6>
 8008df0:	3c57      	subs	r4, #87	@ 0x57
 8008df2:	e7e4      	b.n	8008dbe <_strtol_l.isra.0+0x8a>
 8008df4:	f04f 32ff 	mov.w	r2, #4294967295
 8008df8:	e7ed      	b.n	8008dd6 <_strtol_l.isra.0+0xa2>
 8008dfa:	1c53      	adds	r3, r2, #1
 8008dfc:	d108      	bne.n	8008e10 <_strtol_l.isra.0+0xdc>
 8008dfe:	2322      	movs	r3, #34	@ 0x22
 8008e00:	4660      	mov	r0, ip
 8008e02:	f8ce 3000 	str.w	r3, [lr]
 8008e06:	f1b8 0f00 	cmp.w	r8, #0
 8008e0a:	d0a0      	beq.n	8008d4e <_strtol_l.isra.0+0x1a>
 8008e0c:	1e69      	subs	r1, r5, #1
 8008e0e:	e006      	b.n	8008e1e <_strtol_l.isra.0+0xea>
 8008e10:	b106      	cbz	r6, 8008e14 <_strtol_l.isra.0+0xe0>
 8008e12:	4240      	negs	r0, r0
 8008e14:	f1b8 0f00 	cmp.w	r8, #0
 8008e18:	d099      	beq.n	8008d4e <_strtol_l.isra.0+0x1a>
 8008e1a:	2a00      	cmp	r2, #0
 8008e1c:	d1f6      	bne.n	8008e0c <_strtol_l.isra.0+0xd8>
 8008e1e:	f8c8 1000 	str.w	r1, [r8]
 8008e22:	e794      	b.n	8008d4e <_strtol_l.isra.0+0x1a>
 8008e24:	0800a3a1 	.word	0x0800a3a1

08008e28 <_strtol_r>:
 8008e28:	f7ff bf84 	b.w	8008d34 <_strtol_l.isra.0>

08008e2c <__ssputs_r>:
 8008e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e30:	461f      	mov	r7, r3
 8008e32:	688e      	ldr	r6, [r1, #8]
 8008e34:	4682      	mov	sl, r0
 8008e36:	42be      	cmp	r6, r7
 8008e38:	460c      	mov	r4, r1
 8008e3a:	4690      	mov	r8, r2
 8008e3c:	680b      	ldr	r3, [r1, #0]
 8008e3e:	d82d      	bhi.n	8008e9c <__ssputs_r+0x70>
 8008e40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008e48:	d026      	beq.n	8008e98 <__ssputs_r+0x6c>
 8008e4a:	6965      	ldr	r5, [r4, #20]
 8008e4c:	6909      	ldr	r1, [r1, #16]
 8008e4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e52:	eba3 0901 	sub.w	r9, r3, r1
 8008e56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e5a:	1c7b      	adds	r3, r7, #1
 8008e5c:	444b      	add	r3, r9
 8008e5e:	106d      	asrs	r5, r5, #1
 8008e60:	429d      	cmp	r5, r3
 8008e62:	bf38      	it	cc
 8008e64:	461d      	movcc	r5, r3
 8008e66:	0553      	lsls	r3, r2, #21
 8008e68:	d527      	bpl.n	8008eba <__ssputs_r+0x8e>
 8008e6a:	4629      	mov	r1, r5
 8008e6c:	f7fe fc36 	bl	80076dc <_malloc_r>
 8008e70:	4606      	mov	r6, r0
 8008e72:	b360      	cbz	r0, 8008ece <__ssputs_r+0xa2>
 8008e74:	464a      	mov	r2, r9
 8008e76:	6921      	ldr	r1, [r4, #16]
 8008e78:	f000 fc1c 	bl	80096b4 <memcpy>
 8008e7c:	89a3      	ldrh	r3, [r4, #12]
 8008e7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008e82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e86:	81a3      	strh	r3, [r4, #12]
 8008e88:	6126      	str	r6, [r4, #16]
 8008e8a:	444e      	add	r6, r9
 8008e8c:	6026      	str	r6, [r4, #0]
 8008e8e:	463e      	mov	r6, r7
 8008e90:	6165      	str	r5, [r4, #20]
 8008e92:	eba5 0509 	sub.w	r5, r5, r9
 8008e96:	60a5      	str	r5, [r4, #8]
 8008e98:	42be      	cmp	r6, r7
 8008e9a:	d900      	bls.n	8008e9e <__ssputs_r+0x72>
 8008e9c:	463e      	mov	r6, r7
 8008e9e:	4632      	mov	r2, r6
 8008ea0:	4641      	mov	r1, r8
 8008ea2:	6820      	ldr	r0, [r4, #0]
 8008ea4:	f000 fb63 	bl	800956e <memmove>
 8008ea8:	2000      	movs	r0, #0
 8008eaa:	68a3      	ldr	r3, [r4, #8]
 8008eac:	1b9b      	subs	r3, r3, r6
 8008eae:	60a3      	str	r3, [r4, #8]
 8008eb0:	6823      	ldr	r3, [r4, #0]
 8008eb2:	4433      	add	r3, r6
 8008eb4:	6023      	str	r3, [r4, #0]
 8008eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eba:	462a      	mov	r2, r5
 8008ebc:	f000 ff6d 	bl	8009d9a <_realloc_r>
 8008ec0:	4606      	mov	r6, r0
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	d1e0      	bne.n	8008e88 <__ssputs_r+0x5c>
 8008ec6:	4650      	mov	r0, sl
 8008ec8:	6921      	ldr	r1, [r4, #16]
 8008eca:	f7fe fb95 	bl	80075f8 <_free_r>
 8008ece:	230c      	movs	r3, #12
 8008ed0:	f8ca 3000 	str.w	r3, [sl]
 8008ed4:	89a3      	ldrh	r3, [r4, #12]
 8008ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ede:	81a3      	strh	r3, [r4, #12]
 8008ee0:	e7e9      	b.n	8008eb6 <__ssputs_r+0x8a>
	...

08008ee4 <_svfiprintf_r>:
 8008ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee8:	4698      	mov	r8, r3
 8008eea:	898b      	ldrh	r3, [r1, #12]
 8008eec:	4607      	mov	r7, r0
 8008eee:	061b      	lsls	r3, r3, #24
 8008ef0:	460d      	mov	r5, r1
 8008ef2:	4614      	mov	r4, r2
 8008ef4:	b09d      	sub	sp, #116	@ 0x74
 8008ef6:	d510      	bpl.n	8008f1a <_svfiprintf_r+0x36>
 8008ef8:	690b      	ldr	r3, [r1, #16]
 8008efa:	b973      	cbnz	r3, 8008f1a <_svfiprintf_r+0x36>
 8008efc:	2140      	movs	r1, #64	@ 0x40
 8008efe:	f7fe fbed 	bl	80076dc <_malloc_r>
 8008f02:	6028      	str	r0, [r5, #0]
 8008f04:	6128      	str	r0, [r5, #16]
 8008f06:	b930      	cbnz	r0, 8008f16 <_svfiprintf_r+0x32>
 8008f08:	230c      	movs	r3, #12
 8008f0a:	603b      	str	r3, [r7, #0]
 8008f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f10:	b01d      	add	sp, #116	@ 0x74
 8008f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f16:	2340      	movs	r3, #64	@ 0x40
 8008f18:	616b      	str	r3, [r5, #20]
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f1e:	2320      	movs	r3, #32
 8008f20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f24:	2330      	movs	r3, #48	@ 0x30
 8008f26:	f04f 0901 	mov.w	r9, #1
 8008f2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f2e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80090c8 <_svfiprintf_r+0x1e4>
 8008f32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f36:	4623      	mov	r3, r4
 8008f38:	469a      	mov	sl, r3
 8008f3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f3e:	b10a      	cbz	r2, 8008f44 <_svfiprintf_r+0x60>
 8008f40:	2a25      	cmp	r2, #37	@ 0x25
 8008f42:	d1f9      	bne.n	8008f38 <_svfiprintf_r+0x54>
 8008f44:	ebba 0b04 	subs.w	fp, sl, r4
 8008f48:	d00b      	beq.n	8008f62 <_svfiprintf_r+0x7e>
 8008f4a:	465b      	mov	r3, fp
 8008f4c:	4622      	mov	r2, r4
 8008f4e:	4629      	mov	r1, r5
 8008f50:	4638      	mov	r0, r7
 8008f52:	f7ff ff6b 	bl	8008e2c <__ssputs_r>
 8008f56:	3001      	adds	r0, #1
 8008f58:	f000 80a7 	beq.w	80090aa <_svfiprintf_r+0x1c6>
 8008f5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f5e:	445a      	add	r2, fp
 8008f60:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f62:	f89a 3000 	ldrb.w	r3, [sl]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	f000 809f 	beq.w	80090aa <_svfiprintf_r+0x1c6>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8008f72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f76:	f10a 0a01 	add.w	sl, sl, #1
 8008f7a:	9304      	str	r3, [sp, #16]
 8008f7c:	9307      	str	r3, [sp, #28]
 8008f7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f82:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f84:	4654      	mov	r4, sl
 8008f86:	2205      	movs	r2, #5
 8008f88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f8c:	484e      	ldr	r0, [pc, #312]	@ (80090c8 <_svfiprintf_r+0x1e4>)
 8008f8e:	f7fd fcba 	bl	8006906 <memchr>
 8008f92:	9a04      	ldr	r2, [sp, #16]
 8008f94:	b9d8      	cbnz	r0, 8008fce <_svfiprintf_r+0xea>
 8008f96:	06d0      	lsls	r0, r2, #27
 8008f98:	bf44      	itt	mi
 8008f9a:	2320      	movmi	r3, #32
 8008f9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fa0:	0711      	lsls	r1, r2, #28
 8008fa2:	bf44      	itt	mi
 8008fa4:	232b      	movmi	r3, #43	@ 0x2b
 8008fa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008faa:	f89a 3000 	ldrb.w	r3, [sl]
 8008fae:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fb0:	d015      	beq.n	8008fde <_svfiprintf_r+0xfa>
 8008fb2:	4654      	mov	r4, sl
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	f04f 0c0a 	mov.w	ip, #10
 8008fba:	9a07      	ldr	r2, [sp, #28]
 8008fbc:	4621      	mov	r1, r4
 8008fbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fc2:	3b30      	subs	r3, #48	@ 0x30
 8008fc4:	2b09      	cmp	r3, #9
 8008fc6:	d94b      	bls.n	8009060 <_svfiprintf_r+0x17c>
 8008fc8:	b1b0      	cbz	r0, 8008ff8 <_svfiprintf_r+0x114>
 8008fca:	9207      	str	r2, [sp, #28]
 8008fcc:	e014      	b.n	8008ff8 <_svfiprintf_r+0x114>
 8008fce:	eba0 0308 	sub.w	r3, r0, r8
 8008fd2:	fa09 f303 	lsl.w	r3, r9, r3
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	46a2      	mov	sl, r4
 8008fda:	9304      	str	r3, [sp, #16]
 8008fdc:	e7d2      	b.n	8008f84 <_svfiprintf_r+0xa0>
 8008fde:	9b03      	ldr	r3, [sp, #12]
 8008fe0:	1d19      	adds	r1, r3, #4
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	9103      	str	r1, [sp, #12]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	bfbb      	ittet	lt
 8008fea:	425b      	neglt	r3, r3
 8008fec:	f042 0202 	orrlt.w	r2, r2, #2
 8008ff0:	9307      	strge	r3, [sp, #28]
 8008ff2:	9307      	strlt	r3, [sp, #28]
 8008ff4:	bfb8      	it	lt
 8008ff6:	9204      	strlt	r2, [sp, #16]
 8008ff8:	7823      	ldrb	r3, [r4, #0]
 8008ffa:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ffc:	d10a      	bne.n	8009014 <_svfiprintf_r+0x130>
 8008ffe:	7863      	ldrb	r3, [r4, #1]
 8009000:	2b2a      	cmp	r3, #42	@ 0x2a
 8009002:	d132      	bne.n	800906a <_svfiprintf_r+0x186>
 8009004:	9b03      	ldr	r3, [sp, #12]
 8009006:	3402      	adds	r4, #2
 8009008:	1d1a      	adds	r2, r3, #4
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	9203      	str	r2, [sp, #12]
 800900e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009012:	9305      	str	r3, [sp, #20]
 8009014:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80090cc <_svfiprintf_r+0x1e8>
 8009018:	2203      	movs	r2, #3
 800901a:	4650      	mov	r0, sl
 800901c:	7821      	ldrb	r1, [r4, #0]
 800901e:	f7fd fc72 	bl	8006906 <memchr>
 8009022:	b138      	cbz	r0, 8009034 <_svfiprintf_r+0x150>
 8009024:	2240      	movs	r2, #64	@ 0x40
 8009026:	9b04      	ldr	r3, [sp, #16]
 8009028:	eba0 000a 	sub.w	r0, r0, sl
 800902c:	4082      	lsls	r2, r0
 800902e:	4313      	orrs	r3, r2
 8009030:	3401      	adds	r4, #1
 8009032:	9304      	str	r3, [sp, #16]
 8009034:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009038:	2206      	movs	r2, #6
 800903a:	4825      	ldr	r0, [pc, #148]	@ (80090d0 <_svfiprintf_r+0x1ec>)
 800903c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009040:	f7fd fc61 	bl	8006906 <memchr>
 8009044:	2800      	cmp	r0, #0
 8009046:	d036      	beq.n	80090b6 <_svfiprintf_r+0x1d2>
 8009048:	4b22      	ldr	r3, [pc, #136]	@ (80090d4 <_svfiprintf_r+0x1f0>)
 800904a:	bb1b      	cbnz	r3, 8009094 <_svfiprintf_r+0x1b0>
 800904c:	9b03      	ldr	r3, [sp, #12]
 800904e:	3307      	adds	r3, #7
 8009050:	f023 0307 	bic.w	r3, r3, #7
 8009054:	3308      	adds	r3, #8
 8009056:	9303      	str	r3, [sp, #12]
 8009058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800905a:	4433      	add	r3, r6
 800905c:	9309      	str	r3, [sp, #36]	@ 0x24
 800905e:	e76a      	b.n	8008f36 <_svfiprintf_r+0x52>
 8009060:	460c      	mov	r4, r1
 8009062:	2001      	movs	r0, #1
 8009064:	fb0c 3202 	mla	r2, ip, r2, r3
 8009068:	e7a8      	b.n	8008fbc <_svfiprintf_r+0xd8>
 800906a:	2300      	movs	r3, #0
 800906c:	f04f 0c0a 	mov.w	ip, #10
 8009070:	4619      	mov	r1, r3
 8009072:	3401      	adds	r4, #1
 8009074:	9305      	str	r3, [sp, #20]
 8009076:	4620      	mov	r0, r4
 8009078:	f810 2b01 	ldrb.w	r2, [r0], #1
 800907c:	3a30      	subs	r2, #48	@ 0x30
 800907e:	2a09      	cmp	r2, #9
 8009080:	d903      	bls.n	800908a <_svfiprintf_r+0x1a6>
 8009082:	2b00      	cmp	r3, #0
 8009084:	d0c6      	beq.n	8009014 <_svfiprintf_r+0x130>
 8009086:	9105      	str	r1, [sp, #20]
 8009088:	e7c4      	b.n	8009014 <_svfiprintf_r+0x130>
 800908a:	4604      	mov	r4, r0
 800908c:	2301      	movs	r3, #1
 800908e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009092:	e7f0      	b.n	8009076 <_svfiprintf_r+0x192>
 8009094:	ab03      	add	r3, sp, #12
 8009096:	9300      	str	r3, [sp, #0]
 8009098:	462a      	mov	r2, r5
 800909a:	4638      	mov	r0, r7
 800909c:	4b0e      	ldr	r3, [pc, #56]	@ (80090d8 <_svfiprintf_r+0x1f4>)
 800909e:	a904      	add	r1, sp, #16
 80090a0:	f7fc fb78 	bl	8005794 <_printf_float>
 80090a4:	1c42      	adds	r2, r0, #1
 80090a6:	4606      	mov	r6, r0
 80090a8:	d1d6      	bne.n	8009058 <_svfiprintf_r+0x174>
 80090aa:	89ab      	ldrh	r3, [r5, #12]
 80090ac:	065b      	lsls	r3, r3, #25
 80090ae:	f53f af2d 	bmi.w	8008f0c <_svfiprintf_r+0x28>
 80090b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090b4:	e72c      	b.n	8008f10 <_svfiprintf_r+0x2c>
 80090b6:	ab03      	add	r3, sp, #12
 80090b8:	9300      	str	r3, [sp, #0]
 80090ba:	462a      	mov	r2, r5
 80090bc:	4638      	mov	r0, r7
 80090be:	4b06      	ldr	r3, [pc, #24]	@ (80090d8 <_svfiprintf_r+0x1f4>)
 80090c0:	a904      	add	r1, sp, #16
 80090c2:	f7fc fe05 	bl	8005cd0 <_printf_i>
 80090c6:	e7ed      	b.n	80090a4 <_svfiprintf_r+0x1c0>
 80090c8:	0800a1d7 	.word	0x0800a1d7
 80090cc:	0800a1dd 	.word	0x0800a1dd
 80090d0:	0800a1e1 	.word	0x0800a1e1
 80090d4:	08005795 	.word	0x08005795
 80090d8:	08008e2d 	.word	0x08008e2d

080090dc <__sfputc_r>:
 80090dc:	6893      	ldr	r3, [r2, #8]
 80090de:	b410      	push	{r4}
 80090e0:	3b01      	subs	r3, #1
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	6093      	str	r3, [r2, #8]
 80090e6:	da07      	bge.n	80090f8 <__sfputc_r+0x1c>
 80090e8:	6994      	ldr	r4, [r2, #24]
 80090ea:	42a3      	cmp	r3, r4
 80090ec:	db01      	blt.n	80090f2 <__sfputc_r+0x16>
 80090ee:	290a      	cmp	r1, #10
 80090f0:	d102      	bne.n	80090f8 <__sfputc_r+0x1c>
 80090f2:	bc10      	pop	{r4}
 80090f4:	f7fd baf3 	b.w	80066de <__swbuf_r>
 80090f8:	6813      	ldr	r3, [r2, #0]
 80090fa:	1c58      	adds	r0, r3, #1
 80090fc:	6010      	str	r0, [r2, #0]
 80090fe:	7019      	strb	r1, [r3, #0]
 8009100:	4608      	mov	r0, r1
 8009102:	bc10      	pop	{r4}
 8009104:	4770      	bx	lr

08009106 <__sfputs_r>:
 8009106:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009108:	4606      	mov	r6, r0
 800910a:	460f      	mov	r7, r1
 800910c:	4614      	mov	r4, r2
 800910e:	18d5      	adds	r5, r2, r3
 8009110:	42ac      	cmp	r4, r5
 8009112:	d101      	bne.n	8009118 <__sfputs_r+0x12>
 8009114:	2000      	movs	r0, #0
 8009116:	e007      	b.n	8009128 <__sfputs_r+0x22>
 8009118:	463a      	mov	r2, r7
 800911a:	4630      	mov	r0, r6
 800911c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009120:	f7ff ffdc 	bl	80090dc <__sfputc_r>
 8009124:	1c43      	adds	r3, r0, #1
 8009126:	d1f3      	bne.n	8009110 <__sfputs_r+0xa>
 8009128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800912c <_vfiprintf_r>:
 800912c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009130:	460d      	mov	r5, r1
 8009132:	4614      	mov	r4, r2
 8009134:	4698      	mov	r8, r3
 8009136:	4606      	mov	r6, r0
 8009138:	b09d      	sub	sp, #116	@ 0x74
 800913a:	b118      	cbz	r0, 8009144 <_vfiprintf_r+0x18>
 800913c:	6a03      	ldr	r3, [r0, #32]
 800913e:	b90b      	cbnz	r3, 8009144 <_vfiprintf_r+0x18>
 8009140:	f7fd f97a 	bl	8006438 <__sinit>
 8009144:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009146:	07d9      	lsls	r1, r3, #31
 8009148:	d405      	bmi.n	8009156 <_vfiprintf_r+0x2a>
 800914a:	89ab      	ldrh	r3, [r5, #12]
 800914c:	059a      	lsls	r2, r3, #22
 800914e:	d402      	bmi.n	8009156 <_vfiprintf_r+0x2a>
 8009150:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009152:	f7fd fbd6 	bl	8006902 <__retarget_lock_acquire_recursive>
 8009156:	89ab      	ldrh	r3, [r5, #12]
 8009158:	071b      	lsls	r3, r3, #28
 800915a:	d501      	bpl.n	8009160 <_vfiprintf_r+0x34>
 800915c:	692b      	ldr	r3, [r5, #16]
 800915e:	b99b      	cbnz	r3, 8009188 <_vfiprintf_r+0x5c>
 8009160:	4629      	mov	r1, r5
 8009162:	4630      	mov	r0, r6
 8009164:	f7fd fafa 	bl	800675c <__swsetup_r>
 8009168:	b170      	cbz	r0, 8009188 <_vfiprintf_r+0x5c>
 800916a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800916c:	07dc      	lsls	r4, r3, #31
 800916e:	d504      	bpl.n	800917a <_vfiprintf_r+0x4e>
 8009170:	f04f 30ff 	mov.w	r0, #4294967295
 8009174:	b01d      	add	sp, #116	@ 0x74
 8009176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917a:	89ab      	ldrh	r3, [r5, #12]
 800917c:	0598      	lsls	r0, r3, #22
 800917e:	d4f7      	bmi.n	8009170 <_vfiprintf_r+0x44>
 8009180:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009182:	f7fd fbbf 	bl	8006904 <__retarget_lock_release_recursive>
 8009186:	e7f3      	b.n	8009170 <_vfiprintf_r+0x44>
 8009188:	2300      	movs	r3, #0
 800918a:	9309      	str	r3, [sp, #36]	@ 0x24
 800918c:	2320      	movs	r3, #32
 800918e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009192:	2330      	movs	r3, #48	@ 0x30
 8009194:	f04f 0901 	mov.w	r9, #1
 8009198:	f8cd 800c 	str.w	r8, [sp, #12]
 800919c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009348 <_vfiprintf_r+0x21c>
 80091a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80091a4:	4623      	mov	r3, r4
 80091a6:	469a      	mov	sl, r3
 80091a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091ac:	b10a      	cbz	r2, 80091b2 <_vfiprintf_r+0x86>
 80091ae:	2a25      	cmp	r2, #37	@ 0x25
 80091b0:	d1f9      	bne.n	80091a6 <_vfiprintf_r+0x7a>
 80091b2:	ebba 0b04 	subs.w	fp, sl, r4
 80091b6:	d00b      	beq.n	80091d0 <_vfiprintf_r+0xa4>
 80091b8:	465b      	mov	r3, fp
 80091ba:	4622      	mov	r2, r4
 80091bc:	4629      	mov	r1, r5
 80091be:	4630      	mov	r0, r6
 80091c0:	f7ff ffa1 	bl	8009106 <__sfputs_r>
 80091c4:	3001      	adds	r0, #1
 80091c6:	f000 80a7 	beq.w	8009318 <_vfiprintf_r+0x1ec>
 80091ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091cc:	445a      	add	r2, fp
 80091ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80091d0:	f89a 3000 	ldrb.w	r3, [sl]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	f000 809f 	beq.w	8009318 <_vfiprintf_r+0x1ec>
 80091da:	2300      	movs	r3, #0
 80091dc:	f04f 32ff 	mov.w	r2, #4294967295
 80091e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091e4:	f10a 0a01 	add.w	sl, sl, #1
 80091e8:	9304      	str	r3, [sp, #16]
 80091ea:	9307      	str	r3, [sp, #28]
 80091ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80091f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80091f2:	4654      	mov	r4, sl
 80091f4:	2205      	movs	r2, #5
 80091f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091fa:	4853      	ldr	r0, [pc, #332]	@ (8009348 <_vfiprintf_r+0x21c>)
 80091fc:	f7fd fb83 	bl	8006906 <memchr>
 8009200:	9a04      	ldr	r2, [sp, #16]
 8009202:	b9d8      	cbnz	r0, 800923c <_vfiprintf_r+0x110>
 8009204:	06d1      	lsls	r1, r2, #27
 8009206:	bf44      	itt	mi
 8009208:	2320      	movmi	r3, #32
 800920a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800920e:	0713      	lsls	r3, r2, #28
 8009210:	bf44      	itt	mi
 8009212:	232b      	movmi	r3, #43	@ 0x2b
 8009214:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009218:	f89a 3000 	ldrb.w	r3, [sl]
 800921c:	2b2a      	cmp	r3, #42	@ 0x2a
 800921e:	d015      	beq.n	800924c <_vfiprintf_r+0x120>
 8009220:	4654      	mov	r4, sl
 8009222:	2000      	movs	r0, #0
 8009224:	f04f 0c0a 	mov.w	ip, #10
 8009228:	9a07      	ldr	r2, [sp, #28]
 800922a:	4621      	mov	r1, r4
 800922c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009230:	3b30      	subs	r3, #48	@ 0x30
 8009232:	2b09      	cmp	r3, #9
 8009234:	d94b      	bls.n	80092ce <_vfiprintf_r+0x1a2>
 8009236:	b1b0      	cbz	r0, 8009266 <_vfiprintf_r+0x13a>
 8009238:	9207      	str	r2, [sp, #28]
 800923a:	e014      	b.n	8009266 <_vfiprintf_r+0x13a>
 800923c:	eba0 0308 	sub.w	r3, r0, r8
 8009240:	fa09 f303 	lsl.w	r3, r9, r3
 8009244:	4313      	orrs	r3, r2
 8009246:	46a2      	mov	sl, r4
 8009248:	9304      	str	r3, [sp, #16]
 800924a:	e7d2      	b.n	80091f2 <_vfiprintf_r+0xc6>
 800924c:	9b03      	ldr	r3, [sp, #12]
 800924e:	1d19      	adds	r1, r3, #4
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	9103      	str	r1, [sp, #12]
 8009254:	2b00      	cmp	r3, #0
 8009256:	bfbb      	ittet	lt
 8009258:	425b      	neglt	r3, r3
 800925a:	f042 0202 	orrlt.w	r2, r2, #2
 800925e:	9307      	strge	r3, [sp, #28]
 8009260:	9307      	strlt	r3, [sp, #28]
 8009262:	bfb8      	it	lt
 8009264:	9204      	strlt	r2, [sp, #16]
 8009266:	7823      	ldrb	r3, [r4, #0]
 8009268:	2b2e      	cmp	r3, #46	@ 0x2e
 800926a:	d10a      	bne.n	8009282 <_vfiprintf_r+0x156>
 800926c:	7863      	ldrb	r3, [r4, #1]
 800926e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009270:	d132      	bne.n	80092d8 <_vfiprintf_r+0x1ac>
 8009272:	9b03      	ldr	r3, [sp, #12]
 8009274:	3402      	adds	r4, #2
 8009276:	1d1a      	adds	r2, r3, #4
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	9203      	str	r2, [sp, #12]
 800927c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009280:	9305      	str	r3, [sp, #20]
 8009282:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800934c <_vfiprintf_r+0x220>
 8009286:	2203      	movs	r2, #3
 8009288:	4650      	mov	r0, sl
 800928a:	7821      	ldrb	r1, [r4, #0]
 800928c:	f7fd fb3b 	bl	8006906 <memchr>
 8009290:	b138      	cbz	r0, 80092a2 <_vfiprintf_r+0x176>
 8009292:	2240      	movs	r2, #64	@ 0x40
 8009294:	9b04      	ldr	r3, [sp, #16]
 8009296:	eba0 000a 	sub.w	r0, r0, sl
 800929a:	4082      	lsls	r2, r0
 800929c:	4313      	orrs	r3, r2
 800929e:	3401      	adds	r4, #1
 80092a0:	9304      	str	r3, [sp, #16]
 80092a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092a6:	2206      	movs	r2, #6
 80092a8:	4829      	ldr	r0, [pc, #164]	@ (8009350 <_vfiprintf_r+0x224>)
 80092aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80092ae:	f7fd fb2a 	bl	8006906 <memchr>
 80092b2:	2800      	cmp	r0, #0
 80092b4:	d03f      	beq.n	8009336 <_vfiprintf_r+0x20a>
 80092b6:	4b27      	ldr	r3, [pc, #156]	@ (8009354 <_vfiprintf_r+0x228>)
 80092b8:	bb1b      	cbnz	r3, 8009302 <_vfiprintf_r+0x1d6>
 80092ba:	9b03      	ldr	r3, [sp, #12]
 80092bc:	3307      	adds	r3, #7
 80092be:	f023 0307 	bic.w	r3, r3, #7
 80092c2:	3308      	adds	r3, #8
 80092c4:	9303      	str	r3, [sp, #12]
 80092c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092c8:	443b      	add	r3, r7
 80092ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80092cc:	e76a      	b.n	80091a4 <_vfiprintf_r+0x78>
 80092ce:	460c      	mov	r4, r1
 80092d0:	2001      	movs	r0, #1
 80092d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80092d6:	e7a8      	b.n	800922a <_vfiprintf_r+0xfe>
 80092d8:	2300      	movs	r3, #0
 80092da:	f04f 0c0a 	mov.w	ip, #10
 80092de:	4619      	mov	r1, r3
 80092e0:	3401      	adds	r4, #1
 80092e2:	9305      	str	r3, [sp, #20]
 80092e4:	4620      	mov	r0, r4
 80092e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092ea:	3a30      	subs	r2, #48	@ 0x30
 80092ec:	2a09      	cmp	r2, #9
 80092ee:	d903      	bls.n	80092f8 <_vfiprintf_r+0x1cc>
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d0c6      	beq.n	8009282 <_vfiprintf_r+0x156>
 80092f4:	9105      	str	r1, [sp, #20]
 80092f6:	e7c4      	b.n	8009282 <_vfiprintf_r+0x156>
 80092f8:	4604      	mov	r4, r0
 80092fa:	2301      	movs	r3, #1
 80092fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009300:	e7f0      	b.n	80092e4 <_vfiprintf_r+0x1b8>
 8009302:	ab03      	add	r3, sp, #12
 8009304:	9300      	str	r3, [sp, #0]
 8009306:	462a      	mov	r2, r5
 8009308:	4630      	mov	r0, r6
 800930a:	4b13      	ldr	r3, [pc, #76]	@ (8009358 <_vfiprintf_r+0x22c>)
 800930c:	a904      	add	r1, sp, #16
 800930e:	f7fc fa41 	bl	8005794 <_printf_float>
 8009312:	4607      	mov	r7, r0
 8009314:	1c78      	adds	r0, r7, #1
 8009316:	d1d6      	bne.n	80092c6 <_vfiprintf_r+0x19a>
 8009318:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800931a:	07d9      	lsls	r1, r3, #31
 800931c:	d405      	bmi.n	800932a <_vfiprintf_r+0x1fe>
 800931e:	89ab      	ldrh	r3, [r5, #12]
 8009320:	059a      	lsls	r2, r3, #22
 8009322:	d402      	bmi.n	800932a <_vfiprintf_r+0x1fe>
 8009324:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009326:	f7fd faed 	bl	8006904 <__retarget_lock_release_recursive>
 800932a:	89ab      	ldrh	r3, [r5, #12]
 800932c:	065b      	lsls	r3, r3, #25
 800932e:	f53f af1f 	bmi.w	8009170 <_vfiprintf_r+0x44>
 8009332:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009334:	e71e      	b.n	8009174 <_vfiprintf_r+0x48>
 8009336:	ab03      	add	r3, sp, #12
 8009338:	9300      	str	r3, [sp, #0]
 800933a:	462a      	mov	r2, r5
 800933c:	4630      	mov	r0, r6
 800933e:	4b06      	ldr	r3, [pc, #24]	@ (8009358 <_vfiprintf_r+0x22c>)
 8009340:	a904      	add	r1, sp, #16
 8009342:	f7fc fcc5 	bl	8005cd0 <_printf_i>
 8009346:	e7e4      	b.n	8009312 <_vfiprintf_r+0x1e6>
 8009348:	0800a1d7 	.word	0x0800a1d7
 800934c:	0800a1dd 	.word	0x0800a1dd
 8009350:	0800a1e1 	.word	0x0800a1e1
 8009354:	08005795 	.word	0x08005795
 8009358:	08009107 	.word	0x08009107

0800935c <__sflush_r>:
 800935c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009362:	0716      	lsls	r6, r2, #28
 8009364:	4605      	mov	r5, r0
 8009366:	460c      	mov	r4, r1
 8009368:	d454      	bmi.n	8009414 <__sflush_r+0xb8>
 800936a:	684b      	ldr	r3, [r1, #4]
 800936c:	2b00      	cmp	r3, #0
 800936e:	dc02      	bgt.n	8009376 <__sflush_r+0x1a>
 8009370:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009372:	2b00      	cmp	r3, #0
 8009374:	dd48      	ble.n	8009408 <__sflush_r+0xac>
 8009376:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009378:	2e00      	cmp	r6, #0
 800937a:	d045      	beq.n	8009408 <__sflush_r+0xac>
 800937c:	2300      	movs	r3, #0
 800937e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009382:	682f      	ldr	r7, [r5, #0]
 8009384:	6a21      	ldr	r1, [r4, #32]
 8009386:	602b      	str	r3, [r5, #0]
 8009388:	d030      	beq.n	80093ec <__sflush_r+0x90>
 800938a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800938c:	89a3      	ldrh	r3, [r4, #12]
 800938e:	0759      	lsls	r1, r3, #29
 8009390:	d505      	bpl.n	800939e <__sflush_r+0x42>
 8009392:	6863      	ldr	r3, [r4, #4]
 8009394:	1ad2      	subs	r2, r2, r3
 8009396:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009398:	b10b      	cbz	r3, 800939e <__sflush_r+0x42>
 800939a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800939c:	1ad2      	subs	r2, r2, r3
 800939e:	2300      	movs	r3, #0
 80093a0:	4628      	mov	r0, r5
 80093a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80093a4:	6a21      	ldr	r1, [r4, #32]
 80093a6:	47b0      	blx	r6
 80093a8:	1c43      	adds	r3, r0, #1
 80093aa:	89a3      	ldrh	r3, [r4, #12]
 80093ac:	d106      	bne.n	80093bc <__sflush_r+0x60>
 80093ae:	6829      	ldr	r1, [r5, #0]
 80093b0:	291d      	cmp	r1, #29
 80093b2:	d82b      	bhi.n	800940c <__sflush_r+0xb0>
 80093b4:	4a28      	ldr	r2, [pc, #160]	@ (8009458 <__sflush_r+0xfc>)
 80093b6:	40ca      	lsrs	r2, r1
 80093b8:	07d6      	lsls	r6, r2, #31
 80093ba:	d527      	bpl.n	800940c <__sflush_r+0xb0>
 80093bc:	2200      	movs	r2, #0
 80093be:	6062      	str	r2, [r4, #4]
 80093c0:	6922      	ldr	r2, [r4, #16]
 80093c2:	04d9      	lsls	r1, r3, #19
 80093c4:	6022      	str	r2, [r4, #0]
 80093c6:	d504      	bpl.n	80093d2 <__sflush_r+0x76>
 80093c8:	1c42      	adds	r2, r0, #1
 80093ca:	d101      	bne.n	80093d0 <__sflush_r+0x74>
 80093cc:	682b      	ldr	r3, [r5, #0]
 80093ce:	b903      	cbnz	r3, 80093d2 <__sflush_r+0x76>
 80093d0:	6560      	str	r0, [r4, #84]	@ 0x54
 80093d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093d4:	602f      	str	r7, [r5, #0]
 80093d6:	b1b9      	cbz	r1, 8009408 <__sflush_r+0xac>
 80093d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80093dc:	4299      	cmp	r1, r3
 80093de:	d002      	beq.n	80093e6 <__sflush_r+0x8a>
 80093e0:	4628      	mov	r0, r5
 80093e2:	f7fe f909 	bl	80075f8 <_free_r>
 80093e6:	2300      	movs	r3, #0
 80093e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80093ea:	e00d      	b.n	8009408 <__sflush_r+0xac>
 80093ec:	2301      	movs	r3, #1
 80093ee:	4628      	mov	r0, r5
 80093f0:	47b0      	blx	r6
 80093f2:	4602      	mov	r2, r0
 80093f4:	1c50      	adds	r0, r2, #1
 80093f6:	d1c9      	bne.n	800938c <__sflush_r+0x30>
 80093f8:	682b      	ldr	r3, [r5, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d0c6      	beq.n	800938c <__sflush_r+0x30>
 80093fe:	2b1d      	cmp	r3, #29
 8009400:	d001      	beq.n	8009406 <__sflush_r+0xaa>
 8009402:	2b16      	cmp	r3, #22
 8009404:	d11d      	bne.n	8009442 <__sflush_r+0xe6>
 8009406:	602f      	str	r7, [r5, #0]
 8009408:	2000      	movs	r0, #0
 800940a:	e021      	b.n	8009450 <__sflush_r+0xf4>
 800940c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009410:	b21b      	sxth	r3, r3
 8009412:	e01a      	b.n	800944a <__sflush_r+0xee>
 8009414:	690f      	ldr	r7, [r1, #16]
 8009416:	2f00      	cmp	r7, #0
 8009418:	d0f6      	beq.n	8009408 <__sflush_r+0xac>
 800941a:	0793      	lsls	r3, r2, #30
 800941c:	bf18      	it	ne
 800941e:	2300      	movne	r3, #0
 8009420:	680e      	ldr	r6, [r1, #0]
 8009422:	bf08      	it	eq
 8009424:	694b      	ldreq	r3, [r1, #20]
 8009426:	1bf6      	subs	r6, r6, r7
 8009428:	600f      	str	r7, [r1, #0]
 800942a:	608b      	str	r3, [r1, #8]
 800942c:	2e00      	cmp	r6, #0
 800942e:	ddeb      	ble.n	8009408 <__sflush_r+0xac>
 8009430:	4633      	mov	r3, r6
 8009432:	463a      	mov	r2, r7
 8009434:	4628      	mov	r0, r5
 8009436:	6a21      	ldr	r1, [r4, #32]
 8009438:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800943c:	47e0      	blx	ip
 800943e:	2800      	cmp	r0, #0
 8009440:	dc07      	bgt.n	8009452 <__sflush_r+0xf6>
 8009442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009446:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800944a:	f04f 30ff 	mov.w	r0, #4294967295
 800944e:	81a3      	strh	r3, [r4, #12]
 8009450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009452:	4407      	add	r7, r0
 8009454:	1a36      	subs	r6, r6, r0
 8009456:	e7e9      	b.n	800942c <__sflush_r+0xd0>
 8009458:	20400001 	.word	0x20400001

0800945c <_fflush_r>:
 800945c:	b538      	push	{r3, r4, r5, lr}
 800945e:	690b      	ldr	r3, [r1, #16]
 8009460:	4605      	mov	r5, r0
 8009462:	460c      	mov	r4, r1
 8009464:	b913      	cbnz	r3, 800946c <_fflush_r+0x10>
 8009466:	2500      	movs	r5, #0
 8009468:	4628      	mov	r0, r5
 800946a:	bd38      	pop	{r3, r4, r5, pc}
 800946c:	b118      	cbz	r0, 8009476 <_fflush_r+0x1a>
 800946e:	6a03      	ldr	r3, [r0, #32]
 8009470:	b90b      	cbnz	r3, 8009476 <_fflush_r+0x1a>
 8009472:	f7fc ffe1 	bl	8006438 <__sinit>
 8009476:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d0f3      	beq.n	8009466 <_fflush_r+0xa>
 800947e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009480:	07d0      	lsls	r0, r2, #31
 8009482:	d404      	bmi.n	800948e <_fflush_r+0x32>
 8009484:	0599      	lsls	r1, r3, #22
 8009486:	d402      	bmi.n	800948e <_fflush_r+0x32>
 8009488:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800948a:	f7fd fa3a 	bl	8006902 <__retarget_lock_acquire_recursive>
 800948e:	4628      	mov	r0, r5
 8009490:	4621      	mov	r1, r4
 8009492:	f7ff ff63 	bl	800935c <__sflush_r>
 8009496:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009498:	4605      	mov	r5, r0
 800949a:	07da      	lsls	r2, r3, #31
 800949c:	d4e4      	bmi.n	8009468 <_fflush_r+0xc>
 800949e:	89a3      	ldrh	r3, [r4, #12]
 80094a0:	059b      	lsls	r3, r3, #22
 80094a2:	d4e1      	bmi.n	8009468 <_fflush_r+0xc>
 80094a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80094a6:	f7fd fa2d 	bl	8006904 <__retarget_lock_release_recursive>
 80094aa:	e7dd      	b.n	8009468 <_fflush_r+0xc>

080094ac <__swhatbuf_r>:
 80094ac:	b570      	push	{r4, r5, r6, lr}
 80094ae:	460c      	mov	r4, r1
 80094b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094b4:	4615      	mov	r5, r2
 80094b6:	2900      	cmp	r1, #0
 80094b8:	461e      	mov	r6, r3
 80094ba:	b096      	sub	sp, #88	@ 0x58
 80094bc:	da0c      	bge.n	80094d8 <__swhatbuf_r+0x2c>
 80094be:	89a3      	ldrh	r3, [r4, #12]
 80094c0:	2100      	movs	r1, #0
 80094c2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80094c6:	bf14      	ite	ne
 80094c8:	2340      	movne	r3, #64	@ 0x40
 80094ca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80094ce:	2000      	movs	r0, #0
 80094d0:	6031      	str	r1, [r6, #0]
 80094d2:	602b      	str	r3, [r5, #0]
 80094d4:	b016      	add	sp, #88	@ 0x58
 80094d6:	bd70      	pop	{r4, r5, r6, pc}
 80094d8:	466a      	mov	r2, sp
 80094da:	f000 f8a5 	bl	8009628 <_fstat_r>
 80094de:	2800      	cmp	r0, #0
 80094e0:	dbed      	blt.n	80094be <__swhatbuf_r+0x12>
 80094e2:	9901      	ldr	r1, [sp, #4]
 80094e4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80094e8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80094ec:	4259      	negs	r1, r3
 80094ee:	4159      	adcs	r1, r3
 80094f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094f4:	e7eb      	b.n	80094ce <__swhatbuf_r+0x22>

080094f6 <__smakebuf_r>:
 80094f6:	898b      	ldrh	r3, [r1, #12]
 80094f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094fa:	079d      	lsls	r5, r3, #30
 80094fc:	4606      	mov	r6, r0
 80094fe:	460c      	mov	r4, r1
 8009500:	d507      	bpl.n	8009512 <__smakebuf_r+0x1c>
 8009502:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009506:	6023      	str	r3, [r4, #0]
 8009508:	6123      	str	r3, [r4, #16]
 800950a:	2301      	movs	r3, #1
 800950c:	6163      	str	r3, [r4, #20]
 800950e:	b003      	add	sp, #12
 8009510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009512:	466a      	mov	r2, sp
 8009514:	ab01      	add	r3, sp, #4
 8009516:	f7ff ffc9 	bl	80094ac <__swhatbuf_r>
 800951a:	9f00      	ldr	r7, [sp, #0]
 800951c:	4605      	mov	r5, r0
 800951e:	4639      	mov	r1, r7
 8009520:	4630      	mov	r0, r6
 8009522:	f7fe f8db 	bl	80076dc <_malloc_r>
 8009526:	b948      	cbnz	r0, 800953c <__smakebuf_r+0x46>
 8009528:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800952c:	059a      	lsls	r2, r3, #22
 800952e:	d4ee      	bmi.n	800950e <__smakebuf_r+0x18>
 8009530:	f023 0303 	bic.w	r3, r3, #3
 8009534:	f043 0302 	orr.w	r3, r3, #2
 8009538:	81a3      	strh	r3, [r4, #12]
 800953a:	e7e2      	b.n	8009502 <__smakebuf_r+0xc>
 800953c:	89a3      	ldrh	r3, [r4, #12]
 800953e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009542:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009546:	81a3      	strh	r3, [r4, #12]
 8009548:	9b01      	ldr	r3, [sp, #4]
 800954a:	6020      	str	r0, [r4, #0]
 800954c:	b15b      	cbz	r3, 8009566 <__smakebuf_r+0x70>
 800954e:	4630      	mov	r0, r6
 8009550:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009554:	f000 f87a 	bl	800964c <_isatty_r>
 8009558:	b128      	cbz	r0, 8009566 <__smakebuf_r+0x70>
 800955a:	89a3      	ldrh	r3, [r4, #12]
 800955c:	f023 0303 	bic.w	r3, r3, #3
 8009560:	f043 0301 	orr.w	r3, r3, #1
 8009564:	81a3      	strh	r3, [r4, #12]
 8009566:	89a3      	ldrh	r3, [r4, #12]
 8009568:	431d      	orrs	r5, r3
 800956a:	81a5      	strh	r5, [r4, #12]
 800956c:	e7cf      	b.n	800950e <__smakebuf_r+0x18>

0800956e <memmove>:
 800956e:	4288      	cmp	r0, r1
 8009570:	b510      	push	{r4, lr}
 8009572:	eb01 0402 	add.w	r4, r1, r2
 8009576:	d902      	bls.n	800957e <memmove+0x10>
 8009578:	4284      	cmp	r4, r0
 800957a:	4623      	mov	r3, r4
 800957c:	d807      	bhi.n	800958e <memmove+0x20>
 800957e:	1e43      	subs	r3, r0, #1
 8009580:	42a1      	cmp	r1, r4
 8009582:	d008      	beq.n	8009596 <memmove+0x28>
 8009584:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009588:	f803 2f01 	strb.w	r2, [r3, #1]!
 800958c:	e7f8      	b.n	8009580 <memmove+0x12>
 800958e:	4601      	mov	r1, r0
 8009590:	4402      	add	r2, r0
 8009592:	428a      	cmp	r2, r1
 8009594:	d100      	bne.n	8009598 <memmove+0x2a>
 8009596:	bd10      	pop	{r4, pc}
 8009598:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800959c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095a0:	e7f7      	b.n	8009592 <memmove+0x24>

080095a2 <strncmp>:
 80095a2:	b510      	push	{r4, lr}
 80095a4:	b16a      	cbz	r2, 80095c2 <strncmp+0x20>
 80095a6:	3901      	subs	r1, #1
 80095a8:	1884      	adds	r4, r0, r2
 80095aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095ae:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d103      	bne.n	80095be <strncmp+0x1c>
 80095b6:	42a0      	cmp	r0, r4
 80095b8:	d001      	beq.n	80095be <strncmp+0x1c>
 80095ba:	2a00      	cmp	r2, #0
 80095bc:	d1f5      	bne.n	80095aa <strncmp+0x8>
 80095be:	1ad0      	subs	r0, r2, r3
 80095c0:	bd10      	pop	{r4, pc}
 80095c2:	4610      	mov	r0, r2
 80095c4:	e7fc      	b.n	80095c0 <strncmp+0x1e>

080095c6 <_raise_r>:
 80095c6:	291f      	cmp	r1, #31
 80095c8:	b538      	push	{r3, r4, r5, lr}
 80095ca:	4605      	mov	r5, r0
 80095cc:	460c      	mov	r4, r1
 80095ce:	d904      	bls.n	80095da <_raise_r+0x14>
 80095d0:	2316      	movs	r3, #22
 80095d2:	6003      	str	r3, [r0, #0]
 80095d4:	f04f 30ff 	mov.w	r0, #4294967295
 80095d8:	bd38      	pop	{r3, r4, r5, pc}
 80095da:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80095dc:	b112      	cbz	r2, 80095e4 <_raise_r+0x1e>
 80095de:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095e2:	b94b      	cbnz	r3, 80095f8 <_raise_r+0x32>
 80095e4:	4628      	mov	r0, r5
 80095e6:	f000 f853 	bl	8009690 <_getpid_r>
 80095ea:	4622      	mov	r2, r4
 80095ec:	4601      	mov	r1, r0
 80095ee:	4628      	mov	r0, r5
 80095f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095f4:	f000 b83a 	b.w	800966c <_kill_r>
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d00a      	beq.n	8009612 <_raise_r+0x4c>
 80095fc:	1c59      	adds	r1, r3, #1
 80095fe:	d103      	bne.n	8009608 <_raise_r+0x42>
 8009600:	2316      	movs	r3, #22
 8009602:	6003      	str	r3, [r0, #0]
 8009604:	2001      	movs	r0, #1
 8009606:	e7e7      	b.n	80095d8 <_raise_r+0x12>
 8009608:	2100      	movs	r1, #0
 800960a:	4620      	mov	r0, r4
 800960c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009610:	4798      	blx	r3
 8009612:	2000      	movs	r0, #0
 8009614:	e7e0      	b.n	80095d8 <_raise_r+0x12>
	...

08009618 <raise>:
 8009618:	4b02      	ldr	r3, [pc, #8]	@ (8009624 <raise+0xc>)
 800961a:	4601      	mov	r1, r0
 800961c:	6818      	ldr	r0, [r3, #0]
 800961e:	f7ff bfd2 	b.w	80095c6 <_raise_r>
 8009622:	bf00      	nop
 8009624:	20000018 	.word	0x20000018

08009628 <_fstat_r>:
 8009628:	b538      	push	{r3, r4, r5, lr}
 800962a:	2300      	movs	r3, #0
 800962c:	4d06      	ldr	r5, [pc, #24]	@ (8009648 <_fstat_r+0x20>)
 800962e:	4604      	mov	r4, r0
 8009630:	4608      	mov	r0, r1
 8009632:	4611      	mov	r1, r2
 8009634:	602b      	str	r3, [r5, #0]
 8009636:	f7f8 fc3f 	bl	8001eb8 <_fstat>
 800963a:	1c43      	adds	r3, r0, #1
 800963c:	d102      	bne.n	8009644 <_fstat_r+0x1c>
 800963e:	682b      	ldr	r3, [r5, #0]
 8009640:	b103      	cbz	r3, 8009644 <_fstat_r+0x1c>
 8009642:	6023      	str	r3, [r4, #0]
 8009644:	bd38      	pop	{r3, r4, r5, pc}
 8009646:	bf00      	nop
 8009648:	20000468 	.word	0x20000468

0800964c <_isatty_r>:
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	2300      	movs	r3, #0
 8009650:	4d05      	ldr	r5, [pc, #20]	@ (8009668 <_isatty_r+0x1c>)
 8009652:	4604      	mov	r4, r0
 8009654:	4608      	mov	r0, r1
 8009656:	602b      	str	r3, [r5, #0]
 8009658:	f7f8 fc3d 	bl	8001ed6 <_isatty>
 800965c:	1c43      	adds	r3, r0, #1
 800965e:	d102      	bne.n	8009666 <_isatty_r+0x1a>
 8009660:	682b      	ldr	r3, [r5, #0]
 8009662:	b103      	cbz	r3, 8009666 <_isatty_r+0x1a>
 8009664:	6023      	str	r3, [r4, #0]
 8009666:	bd38      	pop	{r3, r4, r5, pc}
 8009668:	20000468 	.word	0x20000468

0800966c <_kill_r>:
 800966c:	b538      	push	{r3, r4, r5, lr}
 800966e:	2300      	movs	r3, #0
 8009670:	4d06      	ldr	r5, [pc, #24]	@ (800968c <_kill_r+0x20>)
 8009672:	4604      	mov	r4, r0
 8009674:	4608      	mov	r0, r1
 8009676:	4611      	mov	r1, r2
 8009678:	602b      	str	r3, [r5, #0]
 800967a:	f7f8 fbda 	bl	8001e32 <_kill>
 800967e:	1c43      	adds	r3, r0, #1
 8009680:	d102      	bne.n	8009688 <_kill_r+0x1c>
 8009682:	682b      	ldr	r3, [r5, #0]
 8009684:	b103      	cbz	r3, 8009688 <_kill_r+0x1c>
 8009686:	6023      	str	r3, [r4, #0]
 8009688:	bd38      	pop	{r3, r4, r5, pc}
 800968a:	bf00      	nop
 800968c:	20000468 	.word	0x20000468

08009690 <_getpid_r>:
 8009690:	f7f8 bbc8 	b.w	8001e24 <_getpid>

08009694 <_sbrk_r>:
 8009694:	b538      	push	{r3, r4, r5, lr}
 8009696:	2300      	movs	r3, #0
 8009698:	4d05      	ldr	r5, [pc, #20]	@ (80096b0 <_sbrk_r+0x1c>)
 800969a:	4604      	mov	r4, r0
 800969c:	4608      	mov	r0, r1
 800969e:	602b      	str	r3, [r5, #0]
 80096a0:	f7f8 fc30 	bl	8001f04 <_sbrk>
 80096a4:	1c43      	adds	r3, r0, #1
 80096a6:	d102      	bne.n	80096ae <_sbrk_r+0x1a>
 80096a8:	682b      	ldr	r3, [r5, #0]
 80096aa:	b103      	cbz	r3, 80096ae <_sbrk_r+0x1a>
 80096ac:	6023      	str	r3, [r4, #0]
 80096ae:	bd38      	pop	{r3, r4, r5, pc}
 80096b0:	20000468 	.word	0x20000468

080096b4 <memcpy>:
 80096b4:	440a      	add	r2, r1
 80096b6:	4291      	cmp	r1, r2
 80096b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80096bc:	d100      	bne.n	80096c0 <memcpy+0xc>
 80096be:	4770      	bx	lr
 80096c0:	b510      	push	{r4, lr}
 80096c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096c6:	4291      	cmp	r1, r2
 80096c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096cc:	d1f9      	bne.n	80096c2 <memcpy+0xe>
 80096ce:	bd10      	pop	{r4, pc}

080096d0 <nan>:
 80096d0:	2000      	movs	r0, #0
 80096d2:	4901      	ldr	r1, [pc, #4]	@ (80096d8 <nan+0x8>)
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop
 80096d8:	7ff80000 	.word	0x7ff80000

080096dc <_calloc_r>:
 80096dc:	b570      	push	{r4, r5, r6, lr}
 80096de:	fba1 5402 	umull	r5, r4, r1, r2
 80096e2:	b934      	cbnz	r4, 80096f2 <_calloc_r+0x16>
 80096e4:	4629      	mov	r1, r5
 80096e6:	f7fd fff9 	bl	80076dc <_malloc_r>
 80096ea:	4606      	mov	r6, r0
 80096ec:	b928      	cbnz	r0, 80096fa <_calloc_r+0x1e>
 80096ee:	4630      	mov	r0, r6
 80096f0:	bd70      	pop	{r4, r5, r6, pc}
 80096f2:	220c      	movs	r2, #12
 80096f4:	2600      	movs	r6, #0
 80096f6:	6002      	str	r2, [r0, #0]
 80096f8:	e7f9      	b.n	80096ee <_calloc_r+0x12>
 80096fa:	462a      	mov	r2, r5
 80096fc:	4621      	mov	r1, r4
 80096fe:	f7fd f883 	bl	8006808 <memset>
 8009702:	e7f4      	b.n	80096ee <_calloc_r+0x12>

08009704 <rshift>:
 8009704:	6903      	ldr	r3, [r0, #16]
 8009706:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800970a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800970e:	f100 0414 	add.w	r4, r0, #20
 8009712:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009716:	dd46      	ble.n	80097a6 <rshift+0xa2>
 8009718:	f011 011f 	ands.w	r1, r1, #31
 800971c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009720:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009724:	d10c      	bne.n	8009740 <rshift+0x3c>
 8009726:	4629      	mov	r1, r5
 8009728:	f100 0710 	add.w	r7, r0, #16
 800972c:	42b1      	cmp	r1, r6
 800972e:	d335      	bcc.n	800979c <rshift+0x98>
 8009730:	1a9b      	subs	r3, r3, r2
 8009732:	009b      	lsls	r3, r3, #2
 8009734:	1eea      	subs	r2, r5, #3
 8009736:	4296      	cmp	r6, r2
 8009738:	bf38      	it	cc
 800973a:	2300      	movcc	r3, #0
 800973c:	4423      	add	r3, r4
 800973e:	e015      	b.n	800976c <rshift+0x68>
 8009740:	46a1      	mov	r9, r4
 8009742:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009746:	f1c1 0820 	rsb	r8, r1, #32
 800974a:	40cf      	lsrs	r7, r1
 800974c:	f105 0e04 	add.w	lr, r5, #4
 8009750:	4576      	cmp	r6, lr
 8009752:	46f4      	mov	ip, lr
 8009754:	d816      	bhi.n	8009784 <rshift+0x80>
 8009756:	1a9a      	subs	r2, r3, r2
 8009758:	0092      	lsls	r2, r2, #2
 800975a:	3a04      	subs	r2, #4
 800975c:	3501      	adds	r5, #1
 800975e:	42ae      	cmp	r6, r5
 8009760:	bf38      	it	cc
 8009762:	2200      	movcc	r2, #0
 8009764:	18a3      	adds	r3, r4, r2
 8009766:	50a7      	str	r7, [r4, r2]
 8009768:	b107      	cbz	r7, 800976c <rshift+0x68>
 800976a:	3304      	adds	r3, #4
 800976c:	42a3      	cmp	r3, r4
 800976e:	eba3 0204 	sub.w	r2, r3, r4
 8009772:	bf08      	it	eq
 8009774:	2300      	moveq	r3, #0
 8009776:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800977a:	6102      	str	r2, [r0, #16]
 800977c:	bf08      	it	eq
 800977e:	6143      	streq	r3, [r0, #20]
 8009780:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009784:	f8dc c000 	ldr.w	ip, [ip]
 8009788:	fa0c fc08 	lsl.w	ip, ip, r8
 800978c:	ea4c 0707 	orr.w	r7, ip, r7
 8009790:	f849 7b04 	str.w	r7, [r9], #4
 8009794:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009798:	40cf      	lsrs	r7, r1
 800979a:	e7d9      	b.n	8009750 <rshift+0x4c>
 800979c:	f851 cb04 	ldr.w	ip, [r1], #4
 80097a0:	f847 cf04 	str.w	ip, [r7, #4]!
 80097a4:	e7c2      	b.n	800972c <rshift+0x28>
 80097a6:	4623      	mov	r3, r4
 80097a8:	e7e0      	b.n	800976c <rshift+0x68>

080097aa <__hexdig_fun>:
 80097aa:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80097ae:	2b09      	cmp	r3, #9
 80097b0:	d802      	bhi.n	80097b8 <__hexdig_fun+0xe>
 80097b2:	3820      	subs	r0, #32
 80097b4:	b2c0      	uxtb	r0, r0
 80097b6:	4770      	bx	lr
 80097b8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80097bc:	2b05      	cmp	r3, #5
 80097be:	d801      	bhi.n	80097c4 <__hexdig_fun+0x1a>
 80097c0:	3847      	subs	r0, #71	@ 0x47
 80097c2:	e7f7      	b.n	80097b4 <__hexdig_fun+0xa>
 80097c4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80097c8:	2b05      	cmp	r3, #5
 80097ca:	d801      	bhi.n	80097d0 <__hexdig_fun+0x26>
 80097cc:	3827      	subs	r0, #39	@ 0x27
 80097ce:	e7f1      	b.n	80097b4 <__hexdig_fun+0xa>
 80097d0:	2000      	movs	r0, #0
 80097d2:	4770      	bx	lr

080097d4 <__gethex>:
 80097d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d8:	468a      	mov	sl, r1
 80097da:	4690      	mov	r8, r2
 80097dc:	b085      	sub	sp, #20
 80097de:	9302      	str	r3, [sp, #8]
 80097e0:	680b      	ldr	r3, [r1, #0]
 80097e2:	9001      	str	r0, [sp, #4]
 80097e4:	1c9c      	adds	r4, r3, #2
 80097e6:	46a1      	mov	r9, r4
 80097e8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80097ec:	2830      	cmp	r0, #48	@ 0x30
 80097ee:	d0fa      	beq.n	80097e6 <__gethex+0x12>
 80097f0:	eba9 0303 	sub.w	r3, r9, r3
 80097f4:	f1a3 0b02 	sub.w	fp, r3, #2
 80097f8:	f7ff ffd7 	bl	80097aa <__hexdig_fun>
 80097fc:	4605      	mov	r5, r0
 80097fe:	2800      	cmp	r0, #0
 8009800:	d168      	bne.n	80098d4 <__gethex+0x100>
 8009802:	2201      	movs	r2, #1
 8009804:	4648      	mov	r0, r9
 8009806:	499f      	ldr	r1, [pc, #636]	@ (8009a84 <__gethex+0x2b0>)
 8009808:	f7ff fecb 	bl	80095a2 <strncmp>
 800980c:	4607      	mov	r7, r0
 800980e:	2800      	cmp	r0, #0
 8009810:	d167      	bne.n	80098e2 <__gethex+0x10e>
 8009812:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009816:	4626      	mov	r6, r4
 8009818:	f7ff ffc7 	bl	80097aa <__hexdig_fun>
 800981c:	2800      	cmp	r0, #0
 800981e:	d062      	beq.n	80098e6 <__gethex+0x112>
 8009820:	4623      	mov	r3, r4
 8009822:	7818      	ldrb	r0, [r3, #0]
 8009824:	4699      	mov	r9, r3
 8009826:	2830      	cmp	r0, #48	@ 0x30
 8009828:	f103 0301 	add.w	r3, r3, #1
 800982c:	d0f9      	beq.n	8009822 <__gethex+0x4e>
 800982e:	f7ff ffbc 	bl	80097aa <__hexdig_fun>
 8009832:	fab0 f580 	clz	r5, r0
 8009836:	f04f 0b01 	mov.w	fp, #1
 800983a:	096d      	lsrs	r5, r5, #5
 800983c:	464a      	mov	r2, r9
 800983e:	4616      	mov	r6, r2
 8009840:	7830      	ldrb	r0, [r6, #0]
 8009842:	3201      	adds	r2, #1
 8009844:	f7ff ffb1 	bl	80097aa <__hexdig_fun>
 8009848:	2800      	cmp	r0, #0
 800984a:	d1f8      	bne.n	800983e <__gethex+0x6a>
 800984c:	2201      	movs	r2, #1
 800984e:	4630      	mov	r0, r6
 8009850:	498c      	ldr	r1, [pc, #560]	@ (8009a84 <__gethex+0x2b0>)
 8009852:	f7ff fea6 	bl	80095a2 <strncmp>
 8009856:	2800      	cmp	r0, #0
 8009858:	d13f      	bne.n	80098da <__gethex+0x106>
 800985a:	b944      	cbnz	r4, 800986e <__gethex+0x9a>
 800985c:	1c74      	adds	r4, r6, #1
 800985e:	4622      	mov	r2, r4
 8009860:	4616      	mov	r6, r2
 8009862:	7830      	ldrb	r0, [r6, #0]
 8009864:	3201      	adds	r2, #1
 8009866:	f7ff ffa0 	bl	80097aa <__hexdig_fun>
 800986a:	2800      	cmp	r0, #0
 800986c:	d1f8      	bne.n	8009860 <__gethex+0x8c>
 800986e:	1ba4      	subs	r4, r4, r6
 8009870:	00a7      	lsls	r7, r4, #2
 8009872:	7833      	ldrb	r3, [r6, #0]
 8009874:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009878:	2b50      	cmp	r3, #80	@ 0x50
 800987a:	d13e      	bne.n	80098fa <__gethex+0x126>
 800987c:	7873      	ldrb	r3, [r6, #1]
 800987e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009880:	d033      	beq.n	80098ea <__gethex+0x116>
 8009882:	2b2d      	cmp	r3, #45	@ 0x2d
 8009884:	d034      	beq.n	80098f0 <__gethex+0x11c>
 8009886:	2400      	movs	r4, #0
 8009888:	1c71      	adds	r1, r6, #1
 800988a:	7808      	ldrb	r0, [r1, #0]
 800988c:	f7ff ff8d 	bl	80097aa <__hexdig_fun>
 8009890:	1e43      	subs	r3, r0, #1
 8009892:	b2db      	uxtb	r3, r3
 8009894:	2b18      	cmp	r3, #24
 8009896:	d830      	bhi.n	80098fa <__gethex+0x126>
 8009898:	f1a0 0210 	sub.w	r2, r0, #16
 800989c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80098a0:	f7ff ff83 	bl	80097aa <__hexdig_fun>
 80098a4:	f100 3cff 	add.w	ip, r0, #4294967295
 80098a8:	fa5f fc8c 	uxtb.w	ip, ip
 80098ac:	f1bc 0f18 	cmp.w	ip, #24
 80098b0:	f04f 030a 	mov.w	r3, #10
 80098b4:	d91e      	bls.n	80098f4 <__gethex+0x120>
 80098b6:	b104      	cbz	r4, 80098ba <__gethex+0xe6>
 80098b8:	4252      	negs	r2, r2
 80098ba:	4417      	add	r7, r2
 80098bc:	f8ca 1000 	str.w	r1, [sl]
 80098c0:	b1ed      	cbz	r5, 80098fe <__gethex+0x12a>
 80098c2:	f1bb 0f00 	cmp.w	fp, #0
 80098c6:	bf0c      	ite	eq
 80098c8:	2506      	moveq	r5, #6
 80098ca:	2500      	movne	r5, #0
 80098cc:	4628      	mov	r0, r5
 80098ce:	b005      	add	sp, #20
 80098d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098d4:	2500      	movs	r5, #0
 80098d6:	462c      	mov	r4, r5
 80098d8:	e7b0      	b.n	800983c <__gethex+0x68>
 80098da:	2c00      	cmp	r4, #0
 80098dc:	d1c7      	bne.n	800986e <__gethex+0x9a>
 80098de:	4627      	mov	r7, r4
 80098e0:	e7c7      	b.n	8009872 <__gethex+0x9e>
 80098e2:	464e      	mov	r6, r9
 80098e4:	462f      	mov	r7, r5
 80098e6:	2501      	movs	r5, #1
 80098e8:	e7c3      	b.n	8009872 <__gethex+0x9e>
 80098ea:	2400      	movs	r4, #0
 80098ec:	1cb1      	adds	r1, r6, #2
 80098ee:	e7cc      	b.n	800988a <__gethex+0xb6>
 80098f0:	2401      	movs	r4, #1
 80098f2:	e7fb      	b.n	80098ec <__gethex+0x118>
 80098f4:	fb03 0002 	mla	r0, r3, r2, r0
 80098f8:	e7ce      	b.n	8009898 <__gethex+0xc4>
 80098fa:	4631      	mov	r1, r6
 80098fc:	e7de      	b.n	80098bc <__gethex+0xe8>
 80098fe:	4629      	mov	r1, r5
 8009900:	eba6 0309 	sub.w	r3, r6, r9
 8009904:	3b01      	subs	r3, #1
 8009906:	2b07      	cmp	r3, #7
 8009908:	dc0a      	bgt.n	8009920 <__gethex+0x14c>
 800990a:	9801      	ldr	r0, [sp, #4]
 800990c:	f7fd ff72 	bl	80077f4 <_Balloc>
 8009910:	4604      	mov	r4, r0
 8009912:	b940      	cbnz	r0, 8009926 <__gethex+0x152>
 8009914:	4602      	mov	r2, r0
 8009916:	21e4      	movs	r1, #228	@ 0xe4
 8009918:	4b5b      	ldr	r3, [pc, #364]	@ (8009a88 <__gethex+0x2b4>)
 800991a:	485c      	ldr	r0, [pc, #368]	@ (8009a8c <__gethex+0x2b8>)
 800991c:	f7fb fe7e 	bl	800561c <__assert_func>
 8009920:	3101      	adds	r1, #1
 8009922:	105b      	asrs	r3, r3, #1
 8009924:	e7ef      	b.n	8009906 <__gethex+0x132>
 8009926:	2300      	movs	r3, #0
 8009928:	f100 0a14 	add.w	sl, r0, #20
 800992c:	4655      	mov	r5, sl
 800992e:	469b      	mov	fp, r3
 8009930:	45b1      	cmp	r9, r6
 8009932:	d337      	bcc.n	80099a4 <__gethex+0x1d0>
 8009934:	f845 bb04 	str.w	fp, [r5], #4
 8009938:	eba5 050a 	sub.w	r5, r5, sl
 800993c:	10ad      	asrs	r5, r5, #2
 800993e:	6125      	str	r5, [r4, #16]
 8009940:	4658      	mov	r0, fp
 8009942:	f7fe f849 	bl	80079d8 <__hi0bits>
 8009946:	016d      	lsls	r5, r5, #5
 8009948:	f8d8 6000 	ldr.w	r6, [r8]
 800994c:	1a2d      	subs	r5, r5, r0
 800994e:	42b5      	cmp	r5, r6
 8009950:	dd54      	ble.n	80099fc <__gethex+0x228>
 8009952:	1bad      	subs	r5, r5, r6
 8009954:	4629      	mov	r1, r5
 8009956:	4620      	mov	r0, r4
 8009958:	f7fe fbcb 	bl	80080f2 <__any_on>
 800995c:	4681      	mov	r9, r0
 800995e:	b178      	cbz	r0, 8009980 <__gethex+0x1ac>
 8009960:	f04f 0901 	mov.w	r9, #1
 8009964:	1e6b      	subs	r3, r5, #1
 8009966:	1159      	asrs	r1, r3, #5
 8009968:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800996c:	f003 021f 	and.w	r2, r3, #31
 8009970:	fa09 f202 	lsl.w	r2, r9, r2
 8009974:	420a      	tst	r2, r1
 8009976:	d003      	beq.n	8009980 <__gethex+0x1ac>
 8009978:	454b      	cmp	r3, r9
 800997a:	dc36      	bgt.n	80099ea <__gethex+0x216>
 800997c:	f04f 0902 	mov.w	r9, #2
 8009980:	4629      	mov	r1, r5
 8009982:	4620      	mov	r0, r4
 8009984:	f7ff febe 	bl	8009704 <rshift>
 8009988:	442f      	add	r7, r5
 800998a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800998e:	42bb      	cmp	r3, r7
 8009990:	da42      	bge.n	8009a18 <__gethex+0x244>
 8009992:	4621      	mov	r1, r4
 8009994:	9801      	ldr	r0, [sp, #4]
 8009996:	f7fd ff6d 	bl	8007874 <_Bfree>
 800999a:	2300      	movs	r3, #0
 800999c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800999e:	25a3      	movs	r5, #163	@ 0xa3
 80099a0:	6013      	str	r3, [r2, #0]
 80099a2:	e793      	b.n	80098cc <__gethex+0xf8>
 80099a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80099a8:	2a2e      	cmp	r2, #46	@ 0x2e
 80099aa:	d012      	beq.n	80099d2 <__gethex+0x1fe>
 80099ac:	2b20      	cmp	r3, #32
 80099ae:	d104      	bne.n	80099ba <__gethex+0x1e6>
 80099b0:	f845 bb04 	str.w	fp, [r5], #4
 80099b4:	f04f 0b00 	mov.w	fp, #0
 80099b8:	465b      	mov	r3, fp
 80099ba:	7830      	ldrb	r0, [r6, #0]
 80099bc:	9303      	str	r3, [sp, #12]
 80099be:	f7ff fef4 	bl	80097aa <__hexdig_fun>
 80099c2:	9b03      	ldr	r3, [sp, #12]
 80099c4:	f000 000f 	and.w	r0, r0, #15
 80099c8:	4098      	lsls	r0, r3
 80099ca:	ea4b 0b00 	orr.w	fp, fp, r0
 80099ce:	3304      	adds	r3, #4
 80099d0:	e7ae      	b.n	8009930 <__gethex+0x15c>
 80099d2:	45b1      	cmp	r9, r6
 80099d4:	d8ea      	bhi.n	80099ac <__gethex+0x1d8>
 80099d6:	2201      	movs	r2, #1
 80099d8:	4630      	mov	r0, r6
 80099da:	492a      	ldr	r1, [pc, #168]	@ (8009a84 <__gethex+0x2b0>)
 80099dc:	9303      	str	r3, [sp, #12]
 80099de:	f7ff fde0 	bl	80095a2 <strncmp>
 80099e2:	9b03      	ldr	r3, [sp, #12]
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d1e1      	bne.n	80099ac <__gethex+0x1d8>
 80099e8:	e7a2      	b.n	8009930 <__gethex+0x15c>
 80099ea:	4620      	mov	r0, r4
 80099ec:	1ea9      	subs	r1, r5, #2
 80099ee:	f7fe fb80 	bl	80080f2 <__any_on>
 80099f2:	2800      	cmp	r0, #0
 80099f4:	d0c2      	beq.n	800997c <__gethex+0x1a8>
 80099f6:	f04f 0903 	mov.w	r9, #3
 80099fa:	e7c1      	b.n	8009980 <__gethex+0x1ac>
 80099fc:	da09      	bge.n	8009a12 <__gethex+0x23e>
 80099fe:	1b75      	subs	r5, r6, r5
 8009a00:	4621      	mov	r1, r4
 8009a02:	462a      	mov	r2, r5
 8009a04:	9801      	ldr	r0, [sp, #4]
 8009a06:	f7fe f945 	bl	8007c94 <__lshift>
 8009a0a:	4604      	mov	r4, r0
 8009a0c:	1b7f      	subs	r7, r7, r5
 8009a0e:	f100 0a14 	add.w	sl, r0, #20
 8009a12:	f04f 0900 	mov.w	r9, #0
 8009a16:	e7b8      	b.n	800998a <__gethex+0x1b6>
 8009a18:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009a1c:	42bd      	cmp	r5, r7
 8009a1e:	dd6f      	ble.n	8009b00 <__gethex+0x32c>
 8009a20:	1bed      	subs	r5, r5, r7
 8009a22:	42ae      	cmp	r6, r5
 8009a24:	dc34      	bgt.n	8009a90 <__gethex+0x2bc>
 8009a26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	d022      	beq.n	8009a74 <__gethex+0x2a0>
 8009a2e:	2b03      	cmp	r3, #3
 8009a30:	d024      	beq.n	8009a7c <__gethex+0x2a8>
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d115      	bne.n	8009a62 <__gethex+0x28e>
 8009a36:	42ae      	cmp	r6, r5
 8009a38:	d113      	bne.n	8009a62 <__gethex+0x28e>
 8009a3a:	2e01      	cmp	r6, #1
 8009a3c:	d10b      	bne.n	8009a56 <__gethex+0x282>
 8009a3e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009a42:	9a02      	ldr	r2, [sp, #8]
 8009a44:	2562      	movs	r5, #98	@ 0x62
 8009a46:	6013      	str	r3, [r2, #0]
 8009a48:	2301      	movs	r3, #1
 8009a4a:	6123      	str	r3, [r4, #16]
 8009a4c:	f8ca 3000 	str.w	r3, [sl]
 8009a50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a52:	601c      	str	r4, [r3, #0]
 8009a54:	e73a      	b.n	80098cc <__gethex+0xf8>
 8009a56:	4620      	mov	r0, r4
 8009a58:	1e71      	subs	r1, r6, #1
 8009a5a:	f7fe fb4a 	bl	80080f2 <__any_on>
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	d1ed      	bne.n	8009a3e <__gethex+0x26a>
 8009a62:	4621      	mov	r1, r4
 8009a64:	9801      	ldr	r0, [sp, #4]
 8009a66:	f7fd ff05 	bl	8007874 <_Bfree>
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a6e:	2550      	movs	r5, #80	@ 0x50
 8009a70:	6013      	str	r3, [r2, #0]
 8009a72:	e72b      	b.n	80098cc <__gethex+0xf8>
 8009a74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d1f3      	bne.n	8009a62 <__gethex+0x28e>
 8009a7a:	e7e0      	b.n	8009a3e <__gethex+0x26a>
 8009a7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1dd      	bne.n	8009a3e <__gethex+0x26a>
 8009a82:	e7ee      	b.n	8009a62 <__gethex+0x28e>
 8009a84:	0800a1d5 	.word	0x0800a1d5
 8009a88:	0800a16b 	.word	0x0800a16b
 8009a8c:	0800a1f0 	.word	0x0800a1f0
 8009a90:	1e6f      	subs	r7, r5, #1
 8009a92:	f1b9 0f00 	cmp.w	r9, #0
 8009a96:	d130      	bne.n	8009afa <__gethex+0x326>
 8009a98:	b127      	cbz	r7, 8009aa4 <__gethex+0x2d0>
 8009a9a:	4639      	mov	r1, r7
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	f7fe fb28 	bl	80080f2 <__any_on>
 8009aa2:	4681      	mov	r9, r0
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	4629      	mov	r1, r5
 8009aa8:	1b76      	subs	r6, r6, r5
 8009aaa:	2502      	movs	r5, #2
 8009aac:	117a      	asrs	r2, r7, #5
 8009aae:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009ab2:	f007 071f 	and.w	r7, r7, #31
 8009ab6:	40bb      	lsls	r3, r7
 8009ab8:	4213      	tst	r3, r2
 8009aba:	4620      	mov	r0, r4
 8009abc:	bf18      	it	ne
 8009abe:	f049 0902 	orrne.w	r9, r9, #2
 8009ac2:	f7ff fe1f 	bl	8009704 <rshift>
 8009ac6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009aca:	f1b9 0f00 	cmp.w	r9, #0
 8009ace:	d047      	beq.n	8009b60 <__gethex+0x38c>
 8009ad0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d015      	beq.n	8009b04 <__gethex+0x330>
 8009ad8:	2b03      	cmp	r3, #3
 8009ada:	d017      	beq.n	8009b0c <__gethex+0x338>
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d109      	bne.n	8009af4 <__gethex+0x320>
 8009ae0:	f019 0f02 	tst.w	r9, #2
 8009ae4:	d006      	beq.n	8009af4 <__gethex+0x320>
 8009ae6:	f8da 3000 	ldr.w	r3, [sl]
 8009aea:	ea49 0903 	orr.w	r9, r9, r3
 8009aee:	f019 0f01 	tst.w	r9, #1
 8009af2:	d10e      	bne.n	8009b12 <__gethex+0x33e>
 8009af4:	f045 0510 	orr.w	r5, r5, #16
 8009af8:	e032      	b.n	8009b60 <__gethex+0x38c>
 8009afa:	f04f 0901 	mov.w	r9, #1
 8009afe:	e7d1      	b.n	8009aa4 <__gethex+0x2d0>
 8009b00:	2501      	movs	r5, #1
 8009b02:	e7e2      	b.n	8009aca <__gethex+0x2f6>
 8009b04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b06:	f1c3 0301 	rsb	r3, r3, #1
 8009b0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d0f0      	beq.n	8009af4 <__gethex+0x320>
 8009b12:	f04f 0c00 	mov.w	ip, #0
 8009b16:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009b1a:	f104 0314 	add.w	r3, r4, #20
 8009b1e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009b22:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009b26:	4618      	mov	r0, r3
 8009b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b2c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009b30:	d01b      	beq.n	8009b6a <__gethex+0x396>
 8009b32:	3201      	adds	r2, #1
 8009b34:	6002      	str	r2, [r0, #0]
 8009b36:	2d02      	cmp	r5, #2
 8009b38:	f104 0314 	add.w	r3, r4, #20
 8009b3c:	d13c      	bne.n	8009bb8 <__gethex+0x3e4>
 8009b3e:	f8d8 2000 	ldr.w	r2, [r8]
 8009b42:	3a01      	subs	r2, #1
 8009b44:	42b2      	cmp	r2, r6
 8009b46:	d109      	bne.n	8009b5c <__gethex+0x388>
 8009b48:	2201      	movs	r2, #1
 8009b4a:	1171      	asrs	r1, r6, #5
 8009b4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009b50:	f006 061f 	and.w	r6, r6, #31
 8009b54:	fa02 f606 	lsl.w	r6, r2, r6
 8009b58:	421e      	tst	r6, r3
 8009b5a:	d13a      	bne.n	8009bd2 <__gethex+0x3fe>
 8009b5c:	f045 0520 	orr.w	r5, r5, #32
 8009b60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b62:	601c      	str	r4, [r3, #0]
 8009b64:	9b02      	ldr	r3, [sp, #8]
 8009b66:	601f      	str	r7, [r3, #0]
 8009b68:	e6b0      	b.n	80098cc <__gethex+0xf8>
 8009b6a:	4299      	cmp	r1, r3
 8009b6c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009b70:	d8d9      	bhi.n	8009b26 <__gethex+0x352>
 8009b72:	68a3      	ldr	r3, [r4, #8]
 8009b74:	459b      	cmp	fp, r3
 8009b76:	db17      	blt.n	8009ba8 <__gethex+0x3d4>
 8009b78:	6861      	ldr	r1, [r4, #4]
 8009b7a:	9801      	ldr	r0, [sp, #4]
 8009b7c:	3101      	adds	r1, #1
 8009b7e:	f7fd fe39 	bl	80077f4 <_Balloc>
 8009b82:	4681      	mov	r9, r0
 8009b84:	b918      	cbnz	r0, 8009b8e <__gethex+0x3ba>
 8009b86:	4602      	mov	r2, r0
 8009b88:	2184      	movs	r1, #132	@ 0x84
 8009b8a:	4b19      	ldr	r3, [pc, #100]	@ (8009bf0 <__gethex+0x41c>)
 8009b8c:	e6c5      	b.n	800991a <__gethex+0x146>
 8009b8e:	6922      	ldr	r2, [r4, #16]
 8009b90:	f104 010c 	add.w	r1, r4, #12
 8009b94:	3202      	adds	r2, #2
 8009b96:	0092      	lsls	r2, r2, #2
 8009b98:	300c      	adds	r0, #12
 8009b9a:	f7ff fd8b 	bl	80096b4 <memcpy>
 8009b9e:	4621      	mov	r1, r4
 8009ba0:	9801      	ldr	r0, [sp, #4]
 8009ba2:	f7fd fe67 	bl	8007874 <_Bfree>
 8009ba6:	464c      	mov	r4, r9
 8009ba8:	6923      	ldr	r3, [r4, #16]
 8009baa:	1c5a      	adds	r2, r3, #1
 8009bac:	6122      	str	r2, [r4, #16]
 8009bae:	2201      	movs	r2, #1
 8009bb0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009bb4:	615a      	str	r2, [r3, #20]
 8009bb6:	e7be      	b.n	8009b36 <__gethex+0x362>
 8009bb8:	6922      	ldr	r2, [r4, #16]
 8009bba:	455a      	cmp	r2, fp
 8009bbc:	dd0b      	ble.n	8009bd6 <__gethex+0x402>
 8009bbe:	2101      	movs	r1, #1
 8009bc0:	4620      	mov	r0, r4
 8009bc2:	f7ff fd9f 	bl	8009704 <rshift>
 8009bc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bca:	3701      	adds	r7, #1
 8009bcc:	42bb      	cmp	r3, r7
 8009bce:	f6ff aee0 	blt.w	8009992 <__gethex+0x1be>
 8009bd2:	2501      	movs	r5, #1
 8009bd4:	e7c2      	b.n	8009b5c <__gethex+0x388>
 8009bd6:	f016 061f 	ands.w	r6, r6, #31
 8009bda:	d0fa      	beq.n	8009bd2 <__gethex+0x3fe>
 8009bdc:	4453      	add	r3, sl
 8009bde:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009be2:	f7fd fef9 	bl	80079d8 <__hi0bits>
 8009be6:	f1c6 0620 	rsb	r6, r6, #32
 8009bea:	42b0      	cmp	r0, r6
 8009bec:	dbe7      	blt.n	8009bbe <__gethex+0x3ea>
 8009bee:	e7f0      	b.n	8009bd2 <__gethex+0x3fe>
 8009bf0:	0800a16b 	.word	0x0800a16b

08009bf4 <L_shift>:
 8009bf4:	f1c2 0208 	rsb	r2, r2, #8
 8009bf8:	0092      	lsls	r2, r2, #2
 8009bfa:	b570      	push	{r4, r5, r6, lr}
 8009bfc:	f1c2 0620 	rsb	r6, r2, #32
 8009c00:	6843      	ldr	r3, [r0, #4]
 8009c02:	6804      	ldr	r4, [r0, #0]
 8009c04:	fa03 f506 	lsl.w	r5, r3, r6
 8009c08:	432c      	orrs	r4, r5
 8009c0a:	40d3      	lsrs	r3, r2
 8009c0c:	6004      	str	r4, [r0, #0]
 8009c0e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009c12:	4288      	cmp	r0, r1
 8009c14:	d3f4      	bcc.n	8009c00 <L_shift+0xc>
 8009c16:	bd70      	pop	{r4, r5, r6, pc}

08009c18 <__match>:
 8009c18:	b530      	push	{r4, r5, lr}
 8009c1a:	6803      	ldr	r3, [r0, #0]
 8009c1c:	3301      	adds	r3, #1
 8009c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c22:	b914      	cbnz	r4, 8009c2a <__match+0x12>
 8009c24:	6003      	str	r3, [r0, #0]
 8009c26:	2001      	movs	r0, #1
 8009c28:	bd30      	pop	{r4, r5, pc}
 8009c2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c2e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009c32:	2d19      	cmp	r5, #25
 8009c34:	bf98      	it	ls
 8009c36:	3220      	addls	r2, #32
 8009c38:	42a2      	cmp	r2, r4
 8009c3a:	d0f0      	beq.n	8009c1e <__match+0x6>
 8009c3c:	2000      	movs	r0, #0
 8009c3e:	e7f3      	b.n	8009c28 <__match+0x10>

08009c40 <__hexnan>:
 8009c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c44:	2500      	movs	r5, #0
 8009c46:	680b      	ldr	r3, [r1, #0]
 8009c48:	4682      	mov	sl, r0
 8009c4a:	115e      	asrs	r6, r3, #5
 8009c4c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009c50:	f013 031f 	ands.w	r3, r3, #31
 8009c54:	bf18      	it	ne
 8009c56:	3604      	addne	r6, #4
 8009c58:	1f37      	subs	r7, r6, #4
 8009c5a:	4690      	mov	r8, r2
 8009c5c:	46b9      	mov	r9, r7
 8009c5e:	463c      	mov	r4, r7
 8009c60:	46ab      	mov	fp, r5
 8009c62:	b087      	sub	sp, #28
 8009c64:	6801      	ldr	r1, [r0, #0]
 8009c66:	9301      	str	r3, [sp, #4]
 8009c68:	f846 5c04 	str.w	r5, [r6, #-4]
 8009c6c:	9502      	str	r5, [sp, #8]
 8009c6e:	784a      	ldrb	r2, [r1, #1]
 8009c70:	1c4b      	adds	r3, r1, #1
 8009c72:	9303      	str	r3, [sp, #12]
 8009c74:	b342      	cbz	r2, 8009cc8 <__hexnan+0x88>
 8009c76:	4610      	mov	r0, r2
 8009c78:	9105      	str	r1, [sp, #20]
 8009c7a:	9204      	str	r2, [sp, #16]
 8009c7c:	f7ff fd95 	bl	80097aa <__hexdig_fun>
 8009c80:	2800      	cmp	r0, #0
 8009c82:	d151      	bne.n	8009d28 <__hexnan+0xe8>
 8009c84:	9a04      	ldr	r2, [sp, #16]
 8009c86:	9905      	ldr	r1, [sp, #20]
 8009c88:	2a20      	cmp	r2, #32
 8009c8a:	d818      	bhi.n	8009cbe <__hexnan+0x7e>
 8009c8c:	9b02      	ldr	r3, [sp, #8]
 8009c8e:	459b      	cmp	fp, r3
 8009c90:	dd13      	ble.n	8009cba <__hexnan+0x7a>
 8009c92:	454c      	cmp	r4, r9
 8009c94:	d206      	bcs.n	8009ca4 <__hexnan+0x64>
 8009c96:	2d07      	cmp	r5, #7
 8009c98:	dc04      	bgt.n	8009ca4 <__hexnan+0x64>
 8009c9a:	462a      	mov	r2, r5
 8009c9c:	4649      	mov	r1, r9
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	f7ff ffa8 	bl	8009bf4 <L_shift>
 8009ca4:	4544      	cmp	r4, r8
 8009ca6:	d952      	bls.n	8009d4e <__hexnan+0x10e>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	f1a4 0904 	sub.w	r9, r4, #4
 8009cae:	f844 3c04 	str.w	r3, [r4, #-4]
 8009cb2:	461d      	mov	r5, r3
 8009cb4:	464c      	mov	r4, r9
 8009cb6:	f8cd b008 	str.w	fp, [sp, #8]
 8009cba:	9903      	ldr	r1, [sp, #12]
 8009cbc:	e7d7      	b.n	8009c6e <__hexnan+0x2e>
 8009cbe:	2a29      	cmp	r2, #41	@ 0x29
 8009cc0:	d157      	bne.n	8009d72 <__hexnan+0x132>
 8009cc2:	3102      	adds	r1, #2
 8009cc4:	f8ca 1000 	str.w	r1, [sl]
 8009cc8:	f1bb 0f00 	cmp.w	fp, #0
 8009ccc:	d051      	beq.n	8009d72 <__hexnan+0x132>
 8009cce:	454c      	cmp	r4, r9
 8009cd0:	d206      	bcs.n	8009ce0 <__hexnan+0xa0>
 8009cd2:	2d07      	cmp	r5, #7
 8009cd4:	dc04      	bgt.n	8009ce0 <__hexnan+0xa0>
 8009cd6:	462a      	mov	r2, r5
 8009cd8:	4649      	mov	r1, r9
 8009cda:	4620      	mov	r0, r4
 8009cdc:	f7ff ff8a 	bl	8009bf4 <L_shift>
 8009ce0:	4544      	cmp	r4, r8
 8009ce2:	d936      	bls.n	8009d52 <__hexnan+0x112>
 8009ce4:	4623      	mov	r3, r4
 8009ce6:	f1a8 0204 	sub.w	r2, r8, #4
 8009cea:	f853 1b04 	ldr.w	r1, [r3], #4
 8009cee:	429f      	cmp	r7, r3
 8009cf0:	f842 1f04 	str.w	r1, [r2, #4]!
 8009cf4:	d2f9      	bcs.n	8009cea <__hexnan+0xaa>
 8009cf6:	1b3b      	subs	r3, r7, r4
 8009cf8:	f023 0303 	bic.w	r3, r3, #3
 8009cfc:	3304      	adds	r3, #4
 8009cfe:	3401      	adds	r4, #1
 8009d00:	3e03      	subs	r6, #3
 8009d02:	42b4      	cmp	r4, r6
 8009d04:	bf88      	it	hi
 8009d06:	2304      	movhi	r3, #4
 8009d08:	2200      	movs	r2, #0
 8009d0a:	4443      	add	r3, r8
 8009d0c:	f843 2b04 	str.w	r2, [r3], #4
 8009d10:	429f      	cmp	r7, r3
 8009d12:	d2fb      	bcs.n	8009d0c <__hexnan+0xcc>
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	b91b      	cbnz	r3, 8009d20 <__hexnan+0xe0>
 8009d18:	4547      	cmp	r7, r8
 8009d1a:	d128      	bne.n	8009d6e <__hexnan+0x12e>
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	603b      	str	r3, [r7, #0]
 8009d20:	2005      	movs	r0, #5
 8009d22:	b007      	add	sp, #28
 8009d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d28:	3501      	adds	r5, #1
 8009d2a:	2d08      	cmp	r5, #8
 8009d2c:	f10b 0b01 	add.w	fp, fp, #1
 8009d30:	dd06      	ble.n	8009d40 <__hexnan+0x100>
 8009d32:	4544      	cmp	r4, r8
 8009d34:	d9c1      	bls.n	8009cba <__hexnan+0x7a>
 8009d36:	2300      	movs	r3, #0
 8009d38:	2501      	movs	r5, #1
 8009d3a:	f844 3c04 	str.w	r3, [r4, #-4]
 8009d3e:	3c04      	subs	r4, #4
 8009d40:	6822      	ldr	r2, [r4, #0]
 8009d42:	f000 000f 	and.w	r0, r0, #15
 8009d46:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009d4a:	6020      	str	r0, [r4, #0]
 8009d4c:	e7b5      	b.n	8009cba <__hexnan+0x7a>
 8009d4e:	2508      	movs	r5, #8
 8009d50:	e7b3      	b.n	8009cba <__hexnan+0x7a>
 8009d52:	9b01      	ldr	r3, [sp, #4]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d0dd      	beq.n	8009d14 <__hexnan+0xd4>
 8009d58:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5c:	f1c3 0320 	rsb	r3, r3, #32
 8009d60:	40da      	lsrs	r2, r3
 8009d62:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009d66:	4013      	ands	r3, r2
 8009d68:	f846 3c04 	str.w	r3, [r6, #-4]
 8009d6c:	e7d2      	b.n	8009d14 <__hexnan+0xd4>
 8009d6e:	3f04      	subs	r7, #4
 8009d70:	e7d0      	b.n	8009d14 <__hexnan+0xd4>
 8009d72:	2004      	movs	r0, #4
 8009d74:	e7d5      	b.n	8009d22 <__hexnan+0xe2>

08009d76 <__ascii_mbtowc>:
 8009d76:	b082      	sub	sp, #8
 8009d78:	b901      	cbnz	r1, 8009d7c <__ascii_mbtowc+0x6>
 8009d7a:	a901      	add	r1, sp, #4
 8009d7c:	b142      	cbz	r2, 8009d90 <__ascii_mbtowc+0x1a>
 8009d7e:	b14b      	cbz	r3, 8009d94 <__ascii_mbtowc+0x1e>
 8009d80:	7813      	ldrb	r3, [r2, #0]
 8009d82:	600b      	str	r3, [r1, #0]
 8009d84:	7812      	ldrb	r2, [r2, #0]
 8009d86:	1e10      	subs	r0, r2, #0
 8009d88:	bf18      	it	ne
 8009d8a:	2001      	movne	r0, #1
 8009d8c:	b002      	add	sp, #8
 8009d8e:	4770      	bx	lr
 8009d90:	4610      	mov	r0, r2
 8009d92:	e7fb      	b.n	8009d8c <__ascii_mbtowc+0x16>
 8009d94:	f06f 0001 	mvn.w	r0, #1
 8009d98:	e7f8      	b.n	8009d8c <__ascii_mbtowc+0x16>

08009d9a <_realloc_r>:
 8009d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d9e:	4607      	mov	r7, r0
 8009da0:	4614      	mov	r4, r2
 8009da2:	460d      	mov	r5, r1
 8009da4:	b921      	cbnz	r1, 8009db0 <_realloc_r+0x16>
 8009da6:	4611      	mov	r1, r2
 8009da8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dac:	f7fd bc96 	b.w	80076dc <_malloc_r>
 8009db0:	b92a      	cbnz	r2, 8009dbe <_realloc_r+0x24>
 8009db2:	f7fd fc21 	bl	80075f8 <_free_r>
 8009db6:	4625      	mov	r5, r4
 8009db8:	4628      	mov	r0, r5
 8009dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dbe:	f000 f827 	bl	8009e10 <_malloc_usable_size_r>
 8009dc2:	4284      	cmp	r4, r0
 8009dc4:	4606      	mov	r6, r0
 8009dc6:	d802      	bhi.n	8009dce <_realloc_r+0x34>
 8009dc8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009dcc:	d8f4      	bhi.n	8009db8 <_realloc_r+0x1e>
 8009dce:	4621      	mov	r1, r4
 8009dd0:	4638      	mov	r0, r7
 8009dd2:	f7fd fc83 	bl	80076dc <_malloc_r>
 8009dd6:	4680      	mov	r8, r0
 8009dd8:	b908      	cbnz	r0, 8009dde <_realloc_r+0x44>
 8009dda:	4645      	mov	r5, r8
 8009ddc:	e7ec      	b.n	8009db8 <_realloc_r+0x1e>
 8009dde:	42b4      	cmp	r4, r6
 8009de0:	4622      	mov	r2, r4
 8009de2:	4629      	mov	r1, r5
 8009de4:	bf28      	it	cs
 8009de6:	4632      	movcs	r2, r6
 8009de8:	f7ff fc64 	bl	80096b4 <memcpy>
 8009dec:	4629      	mov	r1, r5
 8009dee:	4638      	mov	r0, r7
 8009df0:	f7fd fc02 	bl	80075f8 <_free_r>
 8009df4:	e7f1      	b.n	8009dda <_realloc_r+0x40>

08009df6 <__ascii_wctomb>:
 8009df6:	4603      	mov	r3, r0
 8009df8:	4608      	mov	r0, r1
 8009dfa:	b141      	cbz	r1, 8009e0e <__ascii_wctomb+0x18>
 8009dfc:	2aff      	cmp	r2, #255	@ 0xff
 8009dfe:	d904      	bls.n	8009e0a <__ascii_wctomb+0x14>
 8009e00:	228a      	movs	r2, #138	@ 0x8a
 8009e02:	f04f 30ff 	mov.w	r0, #4294967295
 8009e06:	601a      	str	r2, [r3, #0]
 8009e08:	4770      	bx	lr
 8009e0a:	2001      	movs	r0, #1
 8009e0c:	700a      	strb	r2, [r1, #0]
 8009e0e:	4770      	bx	lr

08009e10 <_malloc_usable_size_r>:
 8009e10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e14:	1f18      	subs	r0, r3, #4
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	bfbc      	itt	lt
 8009e1a:	580b      	ldrlt	r3, [r1, r0]
 8009e1c:	18c0      	addlt	r0, r0, r3
 8009e1e:	4770      	bx	lr

08009e20 <_init>:
 8009e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e22:	bf00      	nop
 8009e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e26:	bc08      	pop	{r3}
 8009e28:	469e      	mov	lr, r3
 8009e2a:	4770      	bx	lr

08009e2c <_fini>:
 8009e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e2e:	bf00      	nop
 8009e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e32:	bc08      	pop	{r3}
 8009e34:	469e      	mov	lr, r3
 8009e36:	4770      	bx	lr
