{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543818877078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543818877079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 04:34:36 2018 " "Processing started: Mon Dec 03 04:34:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543818877079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543818877079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2S -c P2S " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2S -c P2S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543818877079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543818877529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2S-behavioral " "Found design unit 1: P2S-behavioral" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543818877995 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2S " "Found entity 1: P2S" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543818877995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543818877995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_p2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_P2S-behavioral " "Found design unit 1: TB_P2S-behavioral" {  } { { "TB_P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/TB_P2S.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543818878026 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_P2S " "Found entity 1: TB_P2S" {  } { { "TB_P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/TB_P2S.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543818878026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543818878026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P2S " "Elaborating entity \"P2S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543818878066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA P2S.vhd(38) " "VHDL Process Statement warning at P2S.vhd(38): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543818878070 "|P2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA P2S.vhd(39) " "VHDL Process Statement warning at P2S.vhd(39): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543818878070 "|P2S"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[0\]~0 " "Converted tri-state buffer \"w_REG\[0\]~0\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[1\]~1 " "Converted tri-state buffer \"w_REG\[1\]~1\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[2\]~2 " "Converted tri-state buffer \"w_REG\[2\]~2\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[3\]~3 " "Converted tri-state buffer \"w_REG\[3\]~3\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[4\]~4 " "Converted tri-state buffer \"w_REG\[4\]~4\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[5\]~5 " "Converted tri-state buffer \"w_REG\[5\]~5\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[6\]~6 " "Converted tri-state buffer \"w_REG\[6\]~6\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[7\]~7 " "Converted tri-state buffer \"w_REG\[7\]~7\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[8\]~8 " "Converted tri-state buffer \"w_REG\[8\]~8\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[9\]~9 " "Converted tri-state buffer \"w_REG\[9\]~9\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[10\]~10 " "Converted tri-state buffer \"w_REG\[10\]~10\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[11\]~11 " "Converted tri-state buffer \"w_REG\[11\]~11\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[12\]~12 " "Converted tri-state buffer \"w_REG\[12\]~12\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[13\]~13 " "Converted tri-state buffer \"w_REG\[13\]~13\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[14\]~14 " "Converted tri-state buffer \"w_REG\[14\]~14\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[15\]~15 " "Converted tri-state buffer \"w_REG\[15\]~15\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543818878330 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1543818878330 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cont\[0\] cont\[0\]~_emulated cont\[0\]~1 " "Register \"cont\[0\]\" is converted into an equivalent circuit using register \"cont\[0\]~_emulated\" and latch \"cont\[0\]~1\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|cont[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "o_SDA~reg0 o_SDA~reg0_emulated o_SDA~1 " "Register \"o_SDA~reg0\" is converted into an equivalent circuit using register \"o_SDA~reg0_emulated\" and latch \"o_SDA~1\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|o_SDA~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[15\] w_REG\[15\]~_emulated w_REG\[15\]~17 " "Register \"w_REG\[15\]\" is converted into an equivalent circuit using register \"w_REG\[15\]~_emulated\" and latch \"w_REG\[15\]~17\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[14\] w_REG\[14\]~_emulated w_REG\[14\]~21 " "Register \"w_REG\[14\]\" is converted into an equivalent circuit using register \"w_REG\[14\]~_emulated\" and latch \"w_REG\[14\]~21\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[13\] w_REG\[13\]~_emulated w_REG\[13\]~25 " "Register \"w_REG\[13\]\" is converted into an equivalent circuit using register \"w_REG\[13\]~_emulated\" and latch \"w_REG\[13\]~25\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[12\] w_REG\[12\]~_emulated w_REG\[12\]~29 " "Register \"w_REG\[12\]\" is converted into an equivalent circuit using register \"w_REG\[12\]~_emulated\" and latch \"w_REG\[12\]~29\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[11\] w_REG\[11\]~_emulated w_REG\[11\]~33 " "Register \"w_REG\[11\]\" is converted into an equivalent circuit using register \"w_REG\[11\]~_emulated\" and latch \"w_REG\[11\]~33\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[10\] w_REG\[10\]~_emulated w_REG\[10\]~37 " "Register \"w_REG\[10\]\" is converted into an equivalent circuit using register \"w_REG\[10\]~_emulated\" and latch \"w_REG\[10\]~37\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[9\] w_REG\[9\]~_emulated w_REG\[9\]~41 " "Register \"w_REG\[9\]\" is converted into an equivalent circuit using register \"w_REG\[9\]~_emulated\" and latch \"w_REG\[9\]~41\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[8\] w_REG\[8\]~_emulated w_REG\[8\]~45 " "Register \"w_REG\[8\]\" is converted into an equivalent circuit using register \"w_REG\[8\]~_emulated\" and latch \"w_REG\[8\]~45\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[7\] w_REG\[7\]~_emulated w_REG\[7\]~49 " "Register \"w_REG\[7\]\" is converted into an equivalent circuit using register \"w_REG\[7\]~_emulated\" and latch \"w_REG\[7\]~49\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[6\] w_REG\[6\]~_emulated w_REG\[6\]~53 " "Register \"w_REG\[6\]\" is converted into an equivalent circuit using register \"w_REG\[6\]~_emulated\" and latch \"w_REG\[6\]~53\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[5\] w_REG\[5\]~_emulated w_REG\[5\]~57 " "Register \"w_REG\[5\]\" is converted into an equivalent circuit using register \"w_REG\[5\]~_emulated\" and latch \"w_REG\[5\]~57\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[4\] w_REG\[4\]~_emulated w_REG\[4\]~61 " "Register \"w_REG\[4\]\" is converted into an equivalent circuit using register \"w_REG\[4\]~_emulated\" and latch \"w_REG\[4\]~61\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[3\] w_REG\[3\]~_emulated w_REG\[3\]~65 " "Register \"w_REG\[3\]\" is converted into an equivalent circuit using register \"w_REG\[3\]~_emulated\" and latch \"w_REG\[3\]~65\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[2\] w_REG\[2\]~_emulated w_REG\[2\]~69 " "Register \"w_REG\[2\]\" is converted into an equivalent circuit using register \"w_REG\[2\]~_emulated\" and latch \"w_REG\[2\]~69\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[1\] w_REG\[1\]~_emulated w_REG\[1\]~73 " "Register \"w_REG\[1\]\" is converted into an equivalent circuit using register \"w_REG\[1\]~_emulated\" and latch \"w_REG\[1\]~73\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/P2S/P2S.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543818878655 "|P2S|w_REG[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1543818878655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543818878791 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543818878966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543818879149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543818879149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543818879267 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543818879267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543818879267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543818879267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543818879332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 04:34:39 2018 " "Processing ended: Mon Dec 03 04:34:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543818879332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543818879332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543818879332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543818879332 ""}
