static void T_1\r\nF_1 ( void * V_1 , void * V_2 )\r\n{\r\nasm volatile(\r\n"stmfd sp!, {r4, r5, lr} \n\\r\nmov lr, %2 \n\\r\npld [r0, #0] \n\\r\npld [r0, #32] \n\\r\npld [r1, #0] \n\\r\npld [r1, #32] \n\\r\n1: pld [r0, #64] \n\\r\npld [r0, #96] \n\\r\npld [r1, #64] \n\\r\npld [r1, #96] \n\\r\n2: ldrd r2, [r0], #8 \n\\r\nldrd r4, [r0], #8 \n\\r\nmov ip, r1 \n\\r\nstrd r2, [r1], #8 \n\\r\nldrd r2, [r0], #8 \n\\r\nstrd r4, [r1], #8 \n\\r\nldrd r4, [r0], #8 \n\\r\nstrd r2, [r1], #8 \n\\r\nstrd r4, [r1], #8 \n\\r\nmcr p15, 0, ip, c7, c10, 1 @ clean D line\n\\r\nldrd r2, [r0], #8 \n\\r\nmcr p15, 0, ip, c7, c6, 1 @ invalidate D line\n\\r\nldrd r4, [r0], #8 \n\\r\nmov ip, r1 \n\\r\nstrd r2, [r1], #8 \n\\r\nldrd r2, [r0], #8 \n\\r\nstrd r4, [r1], #8 \n\\r\nldrd r4, [r0], #8 \n\\r\nstrd r2, [r1], #8 \n\\r\nstrd r4, [r1], #8 \n\\r\nmcr p15, 0, ip, c7, c10, 1 @ clean D line\n\\r\nsubs lr, lr, #1 \n\\r\nmcr p15, 0, ip, c7, c6, 1 @ invalidate D line\n\\r\nbgt 1b \n\\r\nbeq 2b \n\\r\nldmfd sp!, {r4, r5, pc} "\r\n:\r\n: "r" (from), "r" (to), "I" (PAGE_SIZE / 64 - 1));\r\n}\r\nvoid F_2 ( struct V_3 * V_2 , struct V_3 * V_1 ,\r\nunsigned long V_4 , struct V_5 * V_6 )\r\n{\r\nvoid * V_7 = F_3 ( V_2 ) ;\r\nif ( ! F_4 ( V_8 , & V_1 -> V_9 ) )\r\nF_5 ( F_6 ( V_1 ) , V_1 ) ;\r\nF_7 ( & V_10 ) ;\r\nF_8 ( V_11 , F_9 ( V_1 , V_12 ) ) ;\r\nF_1 ( ( void * ) V_11 , V_7 ) ;\r\nF_10 ( & V_10 ) ;\r\nF_11 ( V_7 ) ;\r\n}\r\nvoid\r\nF_12 ( struct V_3 * V_3 , unsigned long V_4 )\r\n{\r\nvoid * V_13 , * V_14 = F_3 ( V_3 ) ;\r\nasm volatile(\r\n"mov r1, %2 \n\\r\nmov r2, #0 \n\\r\nmov r3, #0 \n\\r\n1: mov ip, %0 \n\\r\nstrd r2, [%0], #8 \n\\r\nstrd r2, [%0], #8 \n\\r\nstrd r2, [%0], #8 \n\\r\nstrd r2, [%0], #8 \n\\r\nmcr p15, 0, ip, c7, c10, 1 @ clean D line\n\\r\nsubs r1, r1, #1 \n\\r\nmcr p15, 0, ip, c7, c6, 1 @ invalidate D line\n\\r\nbne 1b"\r\n: "=r" (ptr)\r\n: "0" (kaddr), "I" (PAGE_SIZE / 32)\r\n: "r1", "r2", "r3", "ip");\r\nF_11 ( V_14 ) ;\r\n}
