# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -I/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++11 -static -Wall -I/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc -I/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common -I/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -Wno-STMTDLY -Wno-WIDTH -o /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/SimJTAG.v /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/spikedasm.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/vcs/main.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/verilator/emu.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/verilator/main.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/verilator/snapshot.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/difftest/src/test/csrc/difftest/spikedasm.cpp"
T      5952 5066549580797292  1648014174   429223800  1648014174   429223800 "../build/emu-compile/VSimTop.cpp"
T      3113 5066549580797290  1648014174   427223500  1648014174   427223500 "../build/emu-compile/VSimTop.h"
T      7067 6192449487641409  1648014174   501267200  1648014174   501267200 "../build/emu-compile/VSimTop.mk"
T       678 5066549580797289  1648014174   422222000  1648014174   422222000 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067 5066549580797282  1648014174   420230100  1648014174   420230100 "../build/emu-compile/VSimTop__Dpi.h"
T      1328 13510798882113705  1648014174   412237700  1648014174   412237700 "../build/emu-compile/VSimTop__Syms.cpp"
T      1379 5066549580797281  1648014174   419221900  1648014174   419221900 "../build/emu-compile/VSimTop__Syms.h"
T     55091 5348024557507957  1648014174   450263800  1648014174   450263800 "../build/emu-compile/VSimTop__Trace.cpp"
T     97624 5348024557507949  1648014174   443261500  1648014174   443261500 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T     94960 5348024557508595  1648014174   466259000  1648014174   466259000 "../build/emu-compile/VSimTop___024root.cpp"
T      2336 7318349394482863  1648014174   455257400  1648014174   455257400 "../build/emu-compile/VSimTop___024root.h"
T     75133 5066549580797913  1648014174   458257800  1648014174   458257800 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088 6192449487641374  1648014174   479263200  1648014174   479263200 "../build/emu-compile/VSimTop___024unit.cpp"
T       770 6473924464351798  1648014174   471268500  1648014174   471268500 "../build/emu-compile/VSimTop___024unit.h"
T       963 6473924464352028  1648014174   476265600  1648014174   476265600 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T     94604 6192449487641375  1648014174   490275400  1648014174   490275400 "../build/emu-compile/VSimTop__stats.txt"
T      2144 6192449487641410  1648014174   503267800  1648014174   503267800 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1648014174   505268100  1648014174   505268100 "../build/emu-compile/VSimTop__verFiles.dat"
T      1765 6192449487641408  1648014174   496267200  1648014174   496267200 "../build/emu-compile/VSimTop_classes.mk"
S      1002 1688849860347097  1646615050   984997000  1646615050   984997000 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/../build/../vsrc/SimTop.sv"
S      6975 1970324837057763  1647498565   168471000  1647498565   168471000 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/include/common.sv"
S       372 1970324837057768  1647498565   176478500  1647498565   176478500 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/include/config.sv"
S      1647 2251799813768426  1647778990   253784900  1647778990   253784900 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/include/pipes.sv"
S      5139 1970324837057783  1647677942    15595000  1647677942    15595000 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/pipeline/core.sv"
S      1139 281474977310821  1647780398   947068400  1647780398   947068400 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/pipeline/decode/decode.sv"
S      2394 562949954021479  1647766362   882120400  1647766362   882120400 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/pipeline/decode/decoder.sv"
S      2003 10696049115016942  1647780034   552457200  1647780034   552457200 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/pipeline/decode/extend.sv"
S       386 562949954021475  1647676907   251998100  1647676907   251998100 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/pipeline/fetch/fetch.sv"
S       275 562949954019572  1647677154   860513800  1647677154   860513800 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/pipeline/fetch/pcselect.sv"
S      1034 1970324837057793  1647676838   793159000  1647676838   793159000 "/mnt/d/WorkSpace/Vscode_WorkSpace/SystemVerilog/Arch-2022Spring-FDU/build/../vsrc/pipeline/regfile/regfile.sv"
S  10309096 1407374884513843  1647347066    24420400  1647347066    24420400 "/usr/local/bin/verilator_bin"
S       303 844424930573055  1647154085   278056500  1647154085   278056500 "src/test/vsrc/common/EICG_wrapper.v"
S      2458 844424930573056  1647154085   283065100  1647154085   283065100 "src/test/vsrc/common/SimJTAG.v"
S       864 844424930573057  1647154085   288069300  1647154085   288069300 "src/test/vsrc/common/assert.v"
S     17294 844424930573058  1647154085   293074200  1647154085   293074200 "src/test/vsrc/common/difftest.v"
S      5579 1125899907283715  1647498932   605537400  1647498932   605537400 "src/test/vsrc/common/ram.sv"
S      1437 844424930573060  1647154085   308070900  1647154085   308070900 "src/test/vsrc/common/ram.v"
S      1731 844424930573061  1647154085   315079100  1647154085   315079100 "src/test/vsrc/common/ref.v"
