/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/monitor_bus_structTMR.v                                                       *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:26                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: monitor_bus_struct.v                                                                   *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? monitor_bus_struct.v) *
 *           Modification time : 2022-12-04 17:33:14                                                *
 *           File Size         : 17716                                                              *
 *           MD5 hash          : 8db872e4d4affc393bd50d3a718eede9                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module monitor_busTMR(
  input wire  clk ,
  input wire [7:0] data_init ,
  input wire [7:0] data_tra_spi_out ,
  input wire  miso ,
  input wire [4:0] n_buses ,
  input wire  rst ,
  input wire  rst_mon_cnt ,
  input wire [7:0] spi_id ,
  input wire [7:0] spi_reg ,
  input wire [7:0] spi_select ,
  input wire  start_mon_cnt ,
  input wire  start_mon_init ,
  input wire  start_read_miso ,
  input wire  transceive ,
  output wire [31:0] data_rec_spi_in ,
  output reg  end_mon_cntA ,
  output reg  end_mon_cntB ,
  output reg  end_mon_cntC ,
  output wire  end_read_miso ,
  output wire [4:0] mon_bus_cnt_active ,
  output wire  mosi ,
  output wire  sck ,
  output wire  w_Master_TX_Ready 
);
wire rstC;
wire rstB;
wire rstA;
wire [4:0] n_busesC;
wire [4:0] n_busesB;
wire [4:0] n_busesA;
wire [7:0] mw_spi_bus_fiforeg_nval9C;
wire [7:0] mw_spi_bus_fiforeg_nval9B;
wire [7:0] mw_spi_bus_fiforeg_nval9A;
wire [7:0] mw_spi_bus_fiforeg_nval8C;
wire [7:0] mw_spi_bus_fiforeg_nval8B;
wire [7:0] mw_spi_bus_fiforeg_nval8A;
wire [7:0] mw_spi_bus_fiforeg_nval7C;
wire [7:0] mw_spi_bus_fiforeg_nval7B;
wire [7:0] mw_spi_bus_fiforeg_nval7A;
wire [7:0] mw_spi_bus_fiforeg_nval6C;
wire [7:0] mw_spi_bus_fiforeg_nval6B;
wire [7:0] mw_spi_bus_fiforeg_nval6A;
wire [7:0] mw_spi_bus_fiforeg_nval5C;
wire [7:0] mw_spi_bus_fiforeg_nval5B;
wire [7:0] mw_spi_bus_fiforeg_nval5A;
wire [7:0] mw_spi_bus_fiforeg_nval4C;
wire [7:0] mw_spi_bus_fiforeg_nval4B;
wire [7:0] mw_spi_bus_fiforeg_nval4A;
wire [7:0] mw_spi_bus_fiforeg_nval3C;
wire [7:0] mw_spi_bus_fiforeg_nval3B;
wire [7:0] mw_spi_bus_fiforeg_nval3A;
wire [7:0] mw_spi_bus_fiforeg_nval2C;
wire [7:0] mw_spi_bus_fiforeg_nval2B;
wire [7:0] mw_spi_bus_fiforeg_nval2A;
wire [7:0] mw_spi_bus_fiforeg_nval20C;
wire [7:0] mw_spi_bus_fiforeg_nval20B;
wire [7:0] mw_spi_bus_fiforeg_nval20A;
wire [7:0] mw_spi_bus_fiforeg_nval1C;
wire [7:0] mw_spi_bus_fiforeg_nval1B;
wire [7:0] mw_spi_bus_fiforeg_nval1A;
wire [7:0] mw_spi_bus_fiforeg_nval19C;
wire [7:0] mw_spi_bus_fiforeg_nval19B;
wire [7:0] mw_spi_bus_fiforeg_nval19A;
wire [7:0] mw_spi_bus_fiforeg_nval18C;
wire [7:0] mw_spi_bus_fiforeg_nval18B;
wire [7:0] mw_spi_bus_fiforeg_nval18A;
wire [7:0] mw_spi_bus_fiforeg_nval17C;
wire [7:0] mw_spi_bus_fiforeg_nval17B;
wire [7:0] mw_spi_bus_fiforeg_nval17A;
wire [7:0] mw_spi_bus_fiforeg_nval16C;
wire [7:0] mw_spi_bus_fiforeg_nval16B;
wire [7:0] mw_spi_bus_fiforeg_nval16A;
wire [7:0] mw_spi_bus_fiforeg_nval15C;
wire [7:0] mw_spi_bus_fiforeg_nval15B;
wire [7:0] mw_spi_bus_fiforeg_nval15A;
wire [7:0] mw_spi_bus_fiforeg_nval14C;
wire [7:0] mw_spi_bus_fiforeg_nval14B;
wire [7:0] mw_spi_bus_fiforeg_nval14A;
wire [7:0] mw_spi_bus_fiforeg_nval13C;
wire [7:0] mw_spi_bus_fiforeg_nval13B;
wire [7:0] mw_spi_bus_fiforeg_nval13A;
wire [7:0] mw_spi_bus_fiforeg_nval12C;
wire [7:0] mw_spi_bus_fiforeg_nval12B;
wire [7:0] mw_spi_bus_fiforeg_nval12A;
wire [7:0] mw_spi_bus_fiforeg_nval11C;
wire [7:0] mw_spi_bus_fiforeg_nval11B;
wire [7:0] mw_spi_bus_fiforeg_nval11A;
wire [7:0] mw_spi_bus_fiforeg_nval10C;
wire [7:0] mw_spi_bus_fiforeg_nval10B;
wire [7:0] mw_spi_bus_fiforeg_nval10A;
wire [7:0] mw_spi_bus_fiforeg_nval0C;
wire [7:0] mw_spi_bus_fiforeg_nval0B;
wire [7:0] mw_spi_bus_fiforeg_nval0A;
wire [4:0] mw_spi_bus_fifoaddr_nvalC;
wire [4:0] mw_spi_bus_fifoaddr_nvalB;
wire [4:0] mw_spi_bus_fifoaddr_nvalA;
wire [4:0] mon_bus_cntC;
wire [4:0] mon_bus_cntB;
wire [4:0] mon_bus_cntA;
wire fifo_emptyC;
wire fifo_emptyB;
wire fifo_emptyA;
wire clk_enC;
wire clk_enB;
wire clk_enA;
wire clkC;
wire clkB;
wire clkA;
wor renaTmrError;
wire rena;
wor mw_spi_bus_fiforeg_cval9TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval9;
wor mw_spi_bus_fiforeg_cval8TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval8;
wor mw_spi_bus_fiforeg_cval7TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval7;
wor mw_spi_bus_fiforeg_cval6TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval6;
wor mw_spi_bus_fiforeg_cval5TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval5;
wor mw_spi_bus_fiforeg_cval4TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval4;
wor mw_spi_bus_fiforeg_cval3TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval3;
wor mw_spi_bus_fiforeg_cval2TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval2;
wor mw_spi_bus_fiforeg_cval20TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval20;
wor mw_spi_bus_fiforeg_cval1TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval1;
wor mw_spi_bus_fiforeg_cval19TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval19;
wor mw_spi_bus_fiforeg_cval18TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval18;
wor mw_spi_bus_fiforeg_cval17TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval17;
wor mw_spi_bus_fiforeg_cval16TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval16;
wor mw_spi_bus_fiforeg_cval15TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval15;
wor mw_spi_bus_fiforeg_cval14TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval14;
wor mw_spi_bus_fiforeg_cval13TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval13;
wor mw_spi_bus_fiforeg_cval12TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval12;
wor mw_spi_bus_fiforeg_cval11TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval11;
wor mw_spi_bus_fiforeg_cval10TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval10;
wor mw_spi_bus_fiforeg_cval0TmrError;
wire [7:0] mw_spi_bus_fiforeg_cval0;
wor mw_spi_bus_fifoaddr_cvalTmrError;
wire [4:0] mw_spi_bus_fifoaddr_cval;
wor end_mon_cntTmrError;
wire end_mon_cnt;
wire SPI_MODE;
reg  clk_en ;
wire fifo_empty;
wire [4:0] mon_bus_cnt;
wire [7:0] o_RX_Byte;
wire o_RX_DV;
reg  renaA ;
reg  renaB ;
reg  renaC ;
wire [7:0] rxdat;
wire [7:0] txdat;
reg  [7:0] mw_spi_bus_fiforeg_cval0A ;
reg  [7:0] mw_spi_bus_fiforeg_cval0B ;
reg  [7:0] mw_spi_bus_fiforeg_cval0C ;
reg  [7:0] mw_spi_bus_fiforeg_cval1A ;
reg  [7:0] mw_spi_bus_fiforeg_cval1B ;
reg  [7:0] mw_spi_bus_fiforeg_cval1C ;
reg  [7:0] mw_spi_bus_fiforeg_cval2A ;
reg  [7:0] mw_spi_bus_fiforeg_cval2B ;
reg  [7:0] mw_spi_bus_fiforeg_cval2C ;
reg  [7:0] mw_spi_bus_fiforeg_cval3A ;
reg  [7:0] mw_spi_bus_fiforeg_cval3B ;
reg  [7:0] mw_spi_bus_fiforeg_cval3C ;
reg  [7:0] mw_spi_bus_fiforeg_cval4A ;
reg  [7:0] mw_spi_bus_fiforeg_cval4B ;
reg  [7:0] mw_spi_bus_fiforeg_cval4C ;
reg  [7:0] mw_spi_bus_fiforeg_cval5A ;
reg  [7:0] mw_spi_bus_fiforeg_cval5B ;
reg  [7:0] mw_spi_bus_fiforeg_cval5C ;
reg  [7:0] mw_spi_bus_fiforeg_cval6A ;
reg  [7:0] mw_spi_bus_fiforeg_cval6B ;
reg  [7:0] mw_spi_bus_fiforeg_cval6C ;
reg  [7:0] mw_spi_bus_fiforeg_cval7A ;
reg  [7:0] mw_spi_bus_fiforeg_cval7B ;
reg  [7:0] mw_spi_bus_fiforeg_cval7C ;
reg  [7:0] mw_spi_bus_fiforeg_cval8A ;
reg  [7:0] mw_spi_bus_fiforeg_cval8B ;
reg  [7:0] mw_spi_bus_fiforeg_cval8C ;
reg  [7:0] mw_spi_bus_fiforeg_cval9A ;
reg  [7:0] mw_spi_bus_fiforeg_cval9B ;
reg  [7:0] mw_spi_bus_fiforeg_cval9C ;
reg  [7:0] mw_spi_bus_fiforeg_cval10A ;
reg  [7:0] mw_spi_bus_fiforeg_cval10B ;
reg  [7:0] mw_spi_bus_fiforeg_cval10C ;
reg  [7:0] mw_spi_bus_fiforeg_cval11A ;
reg  [7:0] mw_spi_bus_fiforeg_cval11B ;
reg  [7:0] mw_spi_bus_fiforeg_cval11C ;
reg  [7:0] mw_spi_bus_fiforeg_cval12A ;
reg  [7:0] mw_spi_bus_fiforeg_cval12B ;
reg  [7:0] mw_spi_bus_fiforeg_cval12C ;
reg  [7:0] mw_spi_bus_fiforeg_cval13A ;
reg  [7:0] mw_spi_bus_fiforeg_cval13B ;
reg  [7:0] mw_spi_bus_fiforeg_cval13C ;
reg  [7:0] mw_spi_bus_fiforeg_cval14A ;
reg  [7:0] mw_spi_bus_fiforeg_cval14B ;
reg  [7:0] mw_spi_bus_fiforeg_cval14C ;
reg  [7:0] mw_spi_bus_fiforeg_cval15A ;
reg  [7:0] mw_spi_bus_fiforeg_cval15B ;
reg  [7:0] mw_spi_bus_fiforeg_cval15C ;
reg  [7:0] mw_spi_bus_fiforeg_cval16A ;
reg  [7:0] mw_spi_bus_fiforeg_cval16B ;
reg  [7:0] mw_spi_bus_fiforeg_cval16C ;
reg  [7:0] mw_spi_bus_fiforeg_cval17A ;
reg  [7:0] mw_spi_bus_fiforeg_cval17B ;
reg  [7:0] mw_spi_bus_fiforeg_cval17C ;
reg  [7:0] mw_spi_bus_fiforeg_cval18A ;
reg  [7:0] mw_spi_bus_fiforeg_cval18B ;
reg  [7:0] mw_spi_bus_fiforeg_cval18C ;
reg  [7:0] mw_spi_bus_fiforeg_cval19A ;
reg  [7:0] mw_spi_bus_fiforeg_cval19B ;
reg  [7:0] mw_spi_bus_fiforeg_cval19C ;
reg  [7:0] mw_spi_bus_fiforeg_cval20A ;
reg  [7:0] mw_spi_bus_fiforeg_cval20B ;
reg  [7:0] mw_spi_bus_fiforeg_cval20C ;
wire [7:0] mw_spi_bus_fiforeg_nval0;
wire [7:0] mw_spi_bus_fiforeg_nval1;
wire [7:0] mw_spi_bus_fiforeg_nval2;
wire [7:0] mw_spi_bus_fiforeg_nval3;
wire [7:0] mw_spi_bus_fiforeg_nval4;
wire [7:0] mw_spi_bus_fiforeg_nval5;
wire [7:0] mw_spi_bus_fiforeg_nval6;
wire [7:0] mw_spi_bus_fiforeg_nval7;
wire [7:0] mw_spi_bus_fiforeg_nval8;
wire [7:0] mw_spi_bus_fiforeg_nval9;
wire [7:0] mw_spi_bus_fiforeg_nval10;
wire [7:0] mw_spi_bus_fiforeg_nval11;
wire [7:0] mw_spi_bus_fiforeg_nval12;
wire [7:0] mw_spi_bus_fiforeg_nval13;
wire [7:0] mw_spi_bus_fiforeg_nval14;
wire [7:0] mw_spi_bus_fiforeg_nval15;
wire [7:0] mw_spi_bus_fiforeg_nval16;
wire [7:0] mw_spi_bus_fiforeg_nval17;
wire [7:0] mw_spi_bus_fiforeg_nval18;
wire [7:0] mw_spi_bus_fiforeg_nval19;
wire [7:0] mw_spi_bus_fiforeg_nval20;
wire mw_spi_bus_fifotemp_rena;
wire mw_spi_bus_fifotemp_wena;
wire mw_spi_bus_fifotemp_full;
wire mw_spi_bus_fifotemp_empty;
reg  [4:0] mw_spi_bus_fifoaddr_cvalA ;
reg  [4:0] mw_spi_bus_fifoaddr_cvalB ;
reg  [4:0] mw_spi_bus_fifoaddr_cvalC ;
wire [4:0] mw_spi_bus_fifoaddr_nval;
wire end_mon_cntV =  end_mon_cnt;
wire [7:0] mw_spi_bus_fiforeg_cval0V =  mw_spi_bus_fiforeg_cval0;
wire [7:0] mw_spi_bus_fiforeg_cval1V =  mw_spi_bus_fiforeg_cval1;
wire [7:0] mw_spi_bus_fiforeg_cval2V =  mw_spi_bus_fiforeg_cval2;
wire [7:0] mw_spi_bus_fiforeg_cval3V =  mw_spi_bus_fiforeg_cval3;
wire [7:0] mw_spi_bus_fiforeg_cval4V =  mw_spi_bus_fiforeg_cval4;
wire [7:0] mw_spi_bus_fiforeg_cval5V =  mw_spi_bus_fiforeg_cval5;
wire [7:0] mw_spi_bus_fiforeg_cval6V =  mw_spi_bus_fiforeg_cval6;
wire [7:0] mw_spi_bus_fiforeg_cval7V =  mw_spi_bus_fiforeg_cval7;
wire [7:0] mw_spi_bus_fiforeg_cval8V =  mw_spi_bus_fiforeg_cval8;
wire [7:0] mw_spi_bus_fiforeg_cval9V =  mw_spi_bus_fiforeg_cval9;
wire [7:0] mw_spi_bus_fiforeg_cval10V =  mw_spi_bus_fiforeg_cval10;
wire [7:0] mw_spi_bus_fiforeg_cval11V =  mw_spi_bus_fiforeg_cval11;
wire [7:0] mw_spi_bus_fiforeg_cval12V =  mw_spi_bus_fiforeg_cval12;
wire [7:0] mw_spi_bus_fiforeg_cval13V =  mw_spi_bus_fiforeg_cval13;
wire [7:0] mw_spi_bus_fiforeg_cval14V =  mw_spi_bus_fiforeg_cval14;
wire [7:0] mw_spi_bus_fiforeg_cval15V =  mw_spi_bus_fiforeg_cval15;
wire [7:0] mw_spi_bus_fiforeg_cval16V =  mw_spi_bus_fiforeg_cval16;
wire [7:0] mw_spi_bus_fiforeg_cval17V =  mw_spi_bus_fiforeg_cval17;
wire [7:0] mw_spi_bus_fiforeg_cval18V =  mw_spi_bus_fiforeg_cval18;
wire [7:0] mw_spi_bus_fiforeg_cval19V =  mw_spi_bus_fiforeg_cval19;
wire [7:0] mw_spi_bus_fiforeg_cval20V =  mw_spi_bus_fiforeg_cval20;
wire renaV =  rena;
wire [4:0] mw_spi_bus_fifoaddr_cvalV =  mw_spi_bus_fifoaddr_cval;

bit_counterTMR bit_counter_trim (
    .ext_rst(rst_mon_cnt),
    .rst(rst),
    .data_out(mon_bus_cnt),
    .clk(clk),
    .cnt_enable(start_mon_cnt)
    );

buffer_rec_spi_dataTMR buffer_rec_spi_data0 (
    .clk(clk),
    .rst(rst),
    .buffer_en(start_read_miso),
    .spi_id_in(spi_id),
    .spi_reg(spi_reg),
    .data_rec_in(rxdat),
    .spi_select(spi_select),
    .end_read_miso(end_read_miso),
    .data_rec_out(data_rec_spi_in)
    );

spi_masterTMR spi_master_monitor (
    .i_Rst_L(rst),
    .i_Clk(clk),
    .SPI_MODE(SPI_MODE),
    .i_TX_Byte(txdat),
    .i_TX_DV(transceive),
    .o_TX_ReadyW(w_Master_TX_Ready),
    .o_RX_DVW(o_RX_DV),
    .o_RX_ByteW(o_RX_Byte),
    .o_SPI_ClkW(sck),
    .i_SPI_MISO(miso),
    .o_SPI_MOSIW(mosi)
    );
assign SPI_MODE =  1'b0;
initial
  end_mon_cntA =  1'b0;
initial
  end_mon_cntB =  1'b0;
initial
  end_mon_cntC =  1'b0;
initial
  clk_en =  1'b1;
assign mon_bus_cnt_active =  (start_mon_init==1) ? mon_bus_cnt : spi_select[4:0] ;
assign txdat =  (start_mon_init==1) ? data_init : data_tra_spi_out;

always @( posedge clkA )
  begin
    if (!rstA)
      end_mon_cntA <= 0;
    else
      case (mon_bus_cntA)
        n_busesA : end_mon_cntA <= 1;
        default : end_mon_cntA <= 0;
      endcase
  end

always @( posedge clkB )
  begin
    if (!rstB)
      end_mon_cntB <= 0;
    else
      case (mon_bus_cntB)
        n_busesB : end_mon_cntB <= 1;
        default : end_mon_cntB <= 0;
      endcase
  end

always @( posedge clkC )
  begin
    if (!rstC)
      end_mon_cntC <= 0;
    else
      case (mon_bus_cntC)
        n_busesC : end_mon_cntC <= 1;
        default : end_mon_cntC <= 0;
      endcase
  end

always @( posedge clkA )
  begin
    if (!rstA)
      renaA <= 0;
    else
      if (!fifo_emptyA)
        renaA <= 1;
      else
        renaA <= 0;
  end

always @( posedge clkB )
  begin
    if (!rstB)
      renaB <= 0;
    else
      if (!fifo_emptyB)
        renaB <= 1;
      else
        renaB <= 0;
  end

always @( posedge clkC )
  begin
    if (!rstC)
      renaC <= 0;
    else
      if (!fifo_emptyC)
        renaC <= 1;
      else
        renaC <= 0;
  end
assign SPI_MODE =  1'b0;
initial
  end_mon_cntA =  1'b0;
initial
  end_mon_cntB =  1'b0;
initial
  end_mon_cntC =  1'b0;
initial
  clk_en =  1'b1;
assign mon_bus_cnt_active =  (start_mon_init==1) ? mon_bus_cnt : spi_select[4:0] ;
assign txdat =  (start_mon_init==1) ? data_init : data_tra_spi_out;

always @( posedge clkA )
  begin
    if (!rstA)
      end_mon_cntA <= 0;
    else
      case (mon_bus_cntA)
        n_busesA : end_mon_cntA <= 1;
        default : end_mon_cntA <= 0;
      endcase
  end

always @( posedge clkB )
  begin
    if (!rstB)
      end_mon_cntB <= 0;
    else
      case (mon_bus_cntB)
        n_busesB : end_mon_cntB <= 1;
        default : end_mon_cntB <= 0;
      endcase
  end

always @( posedge clkC )
  begin
    if (!rstC)
      end_mon_cntC <= 0;
    else
      case (mon_bus_cntC)
        n_busesC : end_mon_cntC <= 1;
        default : end_mon_cntC <= 0;
      endcase
  end

always @( posedge clkA )
  begin
    if (!rstA)
      renaA <= 0;
    else
      if (!fifo_emptyA)
        renaA <= 1;
      else
        renaA <= 0;
  end

always @( posedge clkB )
  begin
    if (!rstB)
      renaB <= 0;
    else
      if (!fifo_emptyB)
        renaB <= 1;
      else
        renaB <= 0;
  end

always @( posedge clkC )
  begin
    if (!rstC)
      renaC <= 0;
    else
      if (!fifo_emptyC)
        renaC <= 1;
      else
        renaC <= 0;
  end
assign fifo_empty =  mw_spi_bus_fifotemp_empty;
assign rxdat =  mw_spi_bus_fiforeg_cval0;
assign mw_spi_bus_fifotemp_rena =  rst&rena&~mw_spi_bus_fifotemp_empty;
assign mw_spi_bus_fifotemp_wena =  rst&o_RX_DV&~mw_spi_bus_fifotemp_full;
assign mw_spi_bus_fifotemp_empty =  (mw_spi_bus_fifoaddr_cval==0);
assign mw_spi_bus_fifotemp_full =  (mw_spi_bus_fifoaddr_cval==20);
assign mw_spi_bus_fifoaddr_nval =  (~ rst ) ? 0 : mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? mw_spi_bus_fifoaddr_cval : mw_spi_bus_fifoaddr_cval+1'b1 : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fifoaddr_cval-1'b1 : mw_spi_bus_fifoaddr_cval;

always @( posedge clkA )
  begin : spi_bus_fifoseq_procA
    if (clk_enA)
      mw_spi_bus_fifoaddr_cvalA =  mw_spi_bus_fifoaddr_nvalA;
  end

always @( posedge clkB )
  begin : spi_bus_fifoseq_procB
    if (clk_enB)
      mw_spi_bus_fifoaddr_cvalB =  mw_spi_bus_fifoaddr_nvalB;
  end

always @( posedge clkC )
  begin : spi_bus_fifoseq_procC
    if (clk_enC)
      mw_spi_bus_fifoaddr_cvalC =  mw_spi_bus_fifoaddr_nvalC;
  end

always @( posedge clkA )
  begin : spi_bus_fifomove_procA
    if (clk_enA)
      begin
        mw_spi_bus_fiforeg_cval0A[7:0]  =  mw_spi_bus_fiforeg_nval0A[7:0] ;
        mw_spi_bus_fiforeg_cval1A[7:0]  =  mw_spi_bus_fiforeg_nval1A[7:0] ;
        mw_spi_bus_fiforeg_cval2A[7:0]  =  mw_spi_bus_fiforeg_nval2A[7:0] ;
        mw_spi_bus_fiforeg_cval3A[7:0]  =  mw_spi_bus_fiforeg_nval3A[7:0] ;
        mw_spi_bus_fiforeg_cval4A[7:0]  =  mw_spi_bus_fiforeg_nval4A[7:0] ;
        mw_spi_bus_fiforeg_cval5A[7:0]  =  mw_spi_bus_fiforeg_nval5A[7:0] ;
        mw_spi_bus_fiforeg_cval6A[7:0]  =  mw_spi_bus_fiforeg_nval6A[7:0] ;
        mw_spi_bus_fiforeg_cval7A[7:0]  =  mw_spi_bus_fiforeg_nval7A[7:0] ;
        mw_spi_bus_fiforeg_cval8A[7:0]  =  mw_spi_bus_fiforeg_nval8A[7:0] ;
        mw_spi_bus_fiforeg_cval9A[7:0]  =  mw_spi_bus_fiforeg_nval9A[7:0] ;
        mw_spi_bus_fiforeg_cval10A[7:0]  =  mw_spi_bus_fiforeg_nval10A[7:0] ;
        mw_spi_bus_fiforeg_cval11A[7:0]  =  mw_spi_bus_fiforeg_nval11A[7:0] ;
        mw_spi_bus_fiforeg_cval12A[7:0]  =  mw_spi_bus_fiforeg_nval12A[7:0] ;
        mw_spi_bus_fiforeg_cval13A[7:0]  =  mw_spi_bus_fiforeg_nval13A[7:0] ;
        mw_spi_bus_fiforeg_cval14A[7:0]  =  mw_spi_bus_fiforeg_nval14A[7:0] ;
        mw_spi_bus_fiforeg_cval15A[7:0]  =  mw_spi_bus_fiforeg_nval15A[7:0] ;
        mw_spi_bus_fiforeg_cval16A[7:0]  =  mw_spi_bus_fiforeg_nval16A[7:0] ;
        mw_spi_bus_fiforeg_cval17A[7:0]  =  mw_spi_bus_fiforeg_nval17A[7:0] ;
        mw_spi_bus_fiforeg_cval18A[7:0]  =  mw_spi_bus_fiforeg_nval18A[7:0] ;
        mw_spi_bus_fiforeg_cval19A[7:0]  =  mw_spi_bus_fiforeg_nval19A[7:0] ;
        mw_spi_bus_fiforeg_cval20A[7:0]  =  mw_spi_bus_fiforeg_nval20A[7:0] ;
      end
  end

always @( posedge clkB )
  begin : spi_bus_fifomove_procB
    if (clk_enB)
      begin
        mw_spi_bus_fiforeg_cval0B[7:0]  =  mw_spi_bus_fiforeg_nval0B[7:0] ;
        mw_spi_bus_fiforeg_cval1B[7:0]  =  mw_spi_bus_fiforeg_nval1B[7:0] ;
        mw_spi_bus_fiforeg_cval2B[7:0]  =  mw_spi_bus_fiforeg_nval2B[7:0] ;
        mw_spi_bus_fiforeg_cval3B[7:0]  =  mw_spi_bus_fiforeg_nval3B[7:0] ;
        mw_spi_bus_fiforeg_cval4B[7:0]  =  mw_spi_bus_fiforeg_nval4B[7:0] ;
        mw_spi_bus_fiforeg_cval5B[7:0]  =  mw_spi_bus_fiforeg_nval5B[7:0] ;
        mw_spi_bus_fiforeg_cval6B[7:0]  =  mw_spi_bus_fiforeg_nval6B[7:0] ;
        mw_spi_bus_fiforeg_cval7B[7:0]  =  mw_spi_bus_fiforeg_nval7B[7:0] ;
        mw_spi_bus_fiforeg_cval8B[7:0]  =  mw_spi_bus_fiforeg_nval8B[7:0] ;
        mw_spi_bus_fiforeg_cval9B[7:0]  =  mw_spi_bus_fiforeg_nval9B[7:0] ;
        mw_spi_bus_fiforeg_cval10B[7:0]  =  mw_spi_bus_fiforeg_nval10B[7:0] ;
        mw_spi_bus_fiforeg_cval11B[7:0]  =  mw_spi_bus_fiforeg_nval11B[7:0] ;
        mw_spi_bus_fiforeg_cval12B[7:0]  =  mw_spi_bus_fiforeg_nval12B[7:0] ;
        mw_spi_bus_fiforeg_cval13B[7:0]  =  mw_spi_bus_fiforeg_nval13B[7:0] ;
        mw_spi_bus_fiforeg_cval14B[7:0]  =  mw_spi_bus_fiforeg_nval14B[7:0] ;
        mw_spi_bus_fiforeg_cval15B[7:0]  =  mw_spi_bus_fiforeg_nval15B[7:0] ;
        mw_spi_bus_fiforeg_cval16B[7:0]  =  mw_spi_bus_fiforeg_nval16B[7:0] ;
        mw_spi_bus_fiforeg_cval17B[7:0]  =  mw_spi_bus_fiforeg_nval17B[7:0] ;
        mw_spi_bus_fiforeg_cval18B[7:0]  =  mw_spi_bus_fiforeg_nval18B[7:0] ;
        mw_spi_bus_fiforeg_cval19B[7:0]  =  mw_spi_bus_fiforeg_nval19B[7:0] ;
        mw_spi_bus_fiforeg_cval20B[7:0]  =  mw_spi_bus_fiforeg_nval20B[7:0] ;
      end
  end

always @( posedge clkC )
  begin : spi_bus_fifomove_procC
    if (clk_enC)
      begin
        mw_spi_bus_fiforeg_cval0C[7:0]  =  mw_spi_bus_fiforeg_nval0C[7:0] ;
        mw_spi_bus_fiforeg_cval1C[7:0]  =  mw_spi_bus_fiforeg_nval1C[7:0] ;
        mw_spi_bus_fiforeg_cval2C[7:0]  =  mw_spi_bus_fiforeg_nval2C[7:0] ;
        mw_spi_bus_fiforeg_cval3C[7:0]  =  mw_spi_bus_fiforeg_nval3C[7:0] ;
        mw_spi_bus_fiforeg_cval4C[7:0]  =  mw_spi_bus_fiforeg_nval4C[7:0] ;
        mw_spi_bus_fiforeg_cval5C[7:0]  =  mw_spi_bus_fiforeg_nval5C[7:0] ;
        mw_spi_bus_fiforeg_cval6C[7:0]  =  mw_spi_bus_fiforeg_nval6C[7:0] ;
        mw_spi_bus_fiforeg_cval7C[7:0]  =  mw_spi_bus_fiforeg_nval7C[7:0] ;
        mw_spi_bus_fiforeg_cval8C[7:0]  =  mw_spi_bus_fiforeg_nval8C[7:0] ;
        mw_spi_bus_fiforeg_cval9C[7:0]  =  mw_spi_bus_fiforeg_nval9C[7:0] ;
        mw_spi_bus_fiforeg_cval10C[7:0]  =  mw_spi_bus_fiforeg_nval10C[7:0] ;
        mw_spi_bus_fiforeg_cval11C[7:0]  =  mw_spi_bus_fiforeg_nval11C[7:0] ;
        mw_spi_bus_fiforeg_cval12C[7:0]  =  mw_spi_bus_fiforeg_nval12C[7:0] ;
        mw_spi_bus_fiforeg_cval13C[7:0]  =  mw_spi_bus_fiforeg_nval13C[7:0] ;
        mw_spi_bus_fiforeg_cval14C[7:0]  =  mw_spi_bus_fiforeg_nval14C[7:0] ;
        mw_spi_bus_fiforeg_cval15C[7:0]  =  mw_spi_bus_fiforeg_nval15C[7:0] ;
        mw_spi_bus_fiforeg_cval16C[7:0]  =  mw_spi_bus_fiforeg_nval16C[7:0] ;
        mw_spi_bus_fiforeg_cval17C[7:0]  =  mw_spi_bus_fiforeg_nval17C[7:0] ;
        mw_spi_bus_fiforeg_cval18C[7:0]  =  mw_spi_bus_fiforeg_nval18C[7:0] ;
        mw_spi_bus_fiforeg_cval19C[7:0]  =  mw_spi_bus_fiforeg_nval19C[7:0] ;
        mw_spi_bus_fiforeg_cval20C[7:0]  =  mw_spi_bus_fiforeg_nval20C[7:0] ;
      end
  end
assign mw_spi_bus_fiforeg_nval0[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==0) ? o_RX_Byte : mw_spi_bus_fiforeg_cval1[7:0]  : mw_spi_bus_fiforeg_cval0[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval1[7:0]  : mw_spi_bus_fiforeg_cval0[7:0] ;
assign mw_spi_bus_fiforeg_nval1[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==1) ? o_RX_Byte : mw_spi_bus_fiforeg_cval2[7:0]  : (mw_spi_bus_fifoaddr_cval==0) ? o_RX_Byte : mw_spi_bus_fiforeg_cval1[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval2[7:0]  : mw_spi_bus_fiforeg_cval1[7:0] ;
assign mw_spi_bus_fiforeg_nval2[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==2) ? o_RX_Byte : mw_spi_bus_fiforeg_cval3[7:0]  : (mw_spi_bus_fifoaddr_cval==1) ? o_RX_Byte : mw_spi_bus_fiforeg_cval2[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval3[7:0]  : mw_spi_bus_fiforeg_cval2[7:0] ;
assign mw_spi_bus_fiforeg_nval3[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==3) ? o_RX_Byte : mw_spi_bus_fiforeg_cval4[7:0]  : (mw_spi_bus_fifoaddr_cval==2) ? o_RX_Byte : mw_spi_bus_fiforeg_cval3[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval4[7:0]  : mw_spi_bus_fiforeg_cval3[7:0] ;
assign mw_spi_bus_fiforeg_nval4[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==4) ? o_RX_Byte : mw_spi_bus_fiforeg_cval5[7:0]  : (mw_spi_bus_fifoaddr_cval==3) ? o_RX_Byte : mw_spi_bus_fiforeg_cval4[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval5[7:0]  : mw_spi_bus_fiforeg_cval4[7:0] ;
assign mw_spi_bus_fiforeg_nval5[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==5) ? o_RX_Byte : mw_spi_bus_fiforeg_cval6[7:0]  : (mw_spi_bus_fifoaddr_cval==4) ? o_RX_Byte : mw_spi_bus_fiforeg_cval5[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval6[7:0]  : mw_spi_bus_fiforeg_cval5[7:0] ;
assign mw_spi_bus_fiforeg_nval6[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==6) ? o_RX_Byte : mw_spi_bus_fiforeg_cval7[7:0]  : (mw_spi_bus_fifoaddr_cval==5) ? o_RX_Byte : mw_spi_bus_fiforeg_cval6[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval7[7:0]  : mw_spi_bus_fiforeg_cval6[7:0] ;
assign mw_spi_bus_fiforeg_nval7[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==7) ? o_RX_Byte : mw_spi_bus_fiforeg_cval8[7:0]  : (mw_spi_bus_fifoaddr_cval==6) ? o_RX_Byte : mw_spi_bus_fiforeg_cval7[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval8[7:0]  : mw_spi_bus_fiforeg_cval7[7:0] ;
assign mw_spi_bus_fiforeg_nval8[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==8) ? o_RX_Byte : mw_spi_bus_fiforeg_cval9[7:0]  : (mw_spi_bus_fifoaddr_cval==7) ? o_RX_Byte : mw_spi_bus_fiforeg_cval8[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval9[7:0]  : mw_spi_bus_fiforeg_cval8[7:0] ;
assign mw_spi_bus_fiforeg_nval9[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==9) ? o_RX_Byte : mw_spi_bus_fiforeg_cval10[7:0]  : (mw_spi_bus_fifoaddr_cval==8) ? o_RX_Byte : mw_spi_bus_fiforeg_cval9[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval10[7:0]  : mw_spi_bus_fiforeg_cval9[7:0] ;
assign mw_spi_bus_fiforeg_nval10[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==10) ? o_RX_Byte : mw_spi_bus_fiforeg_cval11[7:0]  : (mw_spi_bus_fifoaddr_cval==9) ? o_RX_Byte : mw_spi_bus_fiforeg_cval10[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval11[7:0]  : mw_spi_bus_fiforeg_cval10[7:0] ;
assign mw_spi_bus_fiforeg_nval11[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==11) ? o_RX_Byte : mw_spi_bus_fiforeg_cval12[7:0]  : (mw_spi_bus_fifoaddr_cval==10) ? o_RX_Byte : mw_spi_bus_fiforeg_cval11[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval12[7:0]  : mw_spi_bus_fiforeg_cval11[7:0] ;
assign mw_spi_bus_fiforeg_nval12[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==12) ? o_RX_Byte : mw_spi_bus_fiforeg_cval13[7:0]  : (mw_spi_bus_fifoaddr_cval==11) ? o_RX_Byte : mw_spi_bus_fiforeg_cval12[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval13[7:0]  : mw_spi_bus_fiforeg_cval12[7:0] ;
assign mw_spi_bus_fiforeg_nval13[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==13) ? o_RX_Byte : mw_spi_bus_fiforeg_cval14[7:0]  : (mw_spi_bus_fifoaddr_cval==12) ? o_RX_Byte : mw_spi_bus_fiforeg_cval13[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval14[7:0]  : mw_spi_bus_fiforeg_cval13[7:0] ;
assign mw_spi_bus_fiforeg_nval14[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==14) ? o_RX_Byte : mw_spi_bus_fiforeg_cval15[7:0]  : (mw_spi_bus_fifoaddr_cval==13) ? o_RX_Byte : mw_spi_bus_fiforeg_cval14[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval15[7:0]  : mw_spi_bus_fiforeg_cval14[7:0] ;
assign mw_spi_bus_fiforeg_nval15[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==15) ? o_RX_Byte : mw_spi_bus_fiforeg_cval16[7:0]  : (mw_spi_bus_fifoaddr_cval==14) ? o_RX_Byte : mw_spi_bus_fiforeg_cval15[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval16[7:0]  : mw_spi_bus_fiforeg_cval15[7:0] ;
assign mw_spi_bus_fiforeg_nval16[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==16) ? o_RX_Byte : mw_spi_bus_fiforeg_cval17[7:0]  : (mw_spi_bus_fifoaddr_cval==15) ? o_RX_Byte : mw_spi_bus_fiforeg_cval16[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval17[7:0]  : mw_spi_bus_fiforeg_cval16[7:0] ;
assign mw_spi_bus_fiforeg_nval17[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==17) ? o_RX_Byte : mw_spi_bus_fiforeg_cval18[7:0]  : (mw_spi_bus_fifoaddr_cval==16) ? o_RX_Byte : mw_spi_bus_fiforeg_cval17[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval18[7:0]  : mw_spi_bus_fiforeg_cval17[7:0] ;
assign mw_spi_bus_fiforeg_nval18[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==18) ? o_RX_Byte : mw_spi_bus_fiforeg_cval19[7:0]  : (mw_spi_bus_fifoaddr_cval==17) ? o_RX_Byte : mw_spi_bus_fiforeg_cval18[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval19[7:0]  : mw_spi_bus_fiforeg_cval18[7:0] ;
assign mw_spi_bus_fiforeg_nval19[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==19) ? o_RX_Byte : mw_spi_bus_fiforeg_cval20[7:0]  : (mw_spi_bus_fifoaddr_cval==18) ? o_RX_Byte : mw_spi_bus_fiforeg_cval19[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval20[7:0]  : mw_spi_bus_fiforeg_cval19[7:0] ;
assign mw_spi_bus_fiforeg_nval20[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval20[7:0]  : (mw_spi_bus_fifoaddr_cval==19) ? o_RX_Byte : mw_spi_bus_fiforeg_cval20[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval20[7:0]  : mw_spi_bus_fiforeg_cval20[7:0] ;

majorityVoter end_mon_cntVoter (
    .inA(end_mon_cntA),
    .inB(end_mon_cntB),
    .inC(end_mon_cntC),
    .out(end_mon_cnt),
    .tmrErr(end_mon_cntTmrError)
    );

majorityVoter #(.WIDTH(5)) mw_spi_bus_fifoaddr_cvalVoter (
    .inA(mw_spi_bus_fifoaddr_cvalA),
    .inB(mw_spi_bus_fifoaddr_cvalB),
    .inC(mw_spi_bus_fifoaddr_cvalC),
    .out(mw_spi_bus_fifoaddr_cval),
    .tmrErr(mw_spi_bus_fifoaddr_cvalTmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval0Voter (
    .inA(mw_spi_bus_fiforeg_cval0A),
    .inB(mw_spi_bus_fiforeg_cval0B),
    .inC(mw_spi_bus_fiforeg_cval0C),
    .out(mw_spi_bus_fiforeg_cval0),
    .tmrErr(mw_spi_bus_fiforeg_cval0TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval10Voter (
    .inA(mw_spi_bus_fiforeg_cval10A),
    .inB(mw_spi_bus_fiforeg_cval10B),
    .inC(mw_spi_bus_fiforeg_cval10C),
    .out(mw_spi_bus_fiforeg_cval10),
    .tmrErr(mw_spi_bus_fiforeg_cval10TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval11Voter (
    .inA(mw_spi_bus_fiforeg_cval11A),
    .inB(mw_spi_bus_fiforeg_cval11B),
    .inC(mw_spi_bus_fiforeg_cval11C),
    .out(mw_spi_bus_fiforeg_cval11),
    .tmrErr(mw_spi_bus_fiforeg_cval11TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval12Voter (
    .inA(mw_spi_bus_fiforeg_cval12A),
    .inB(mw_spi_bus_fiforeg_cval12B),
    .inC(mw_spi_bus_fiforeg_cval12C),
    .out(mw_spi_bus_fiforeg_cval12),
    .tmrErr(mw_spi_bus_fiforeg_cval12TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval13Voter (
    .inA(mw_spi_bus_fiforeg_cval13A),
    .inB(mw_spi_bus_fiforeg_cval13B),
    .inC(mw_spi_bus_fiforeg_cval13C),
    .out(mw_spi_bus_fiforeg_cval13),
    .tmrErr(mw_spi_bus_fiforeg_cval13TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval14Voter (
    .inA(mw_spi_bus_fiforeg_cval14A),
    .inB(mw_spi_bus_fiforeg_cval14B),
    .inC(mw_spi_bus_fiforeg_cval14C),
    .out(mw_spi_bus_fiforeg_cval14),
    .tmrErr(mw_spi_bus_fiforeg_cval14TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval15Voter (
    .inA(mw_spi_bus_fiforeg_cval15A),
    .inB(mw_spi_bus_fiforeg_cval15B),
    .inC(mw_spi_bus_fiforeg_cval15C),
    .out(mw_spi_bus_fiforeg_cval15),
    .tmrErr(mw_spi_bus_fiforeg_cval15TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval16Voter (
    .inA(mw_spi_bus_fiforeg_cval16A),
    .inB(mw_spi_bus_fiforeg_cval16B),
    .inC(mw_spi_bus_fiforeg_cval16C),
    .out(mw_spi_bus_fiforeg_cval16),
    .tmrErr(mw_spi_bus_fiforeg_cval16TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval17Voter (
    .inA(mw_spi_bus_fiforeg_cval17A),
    .inB(mw_spi_bus_fiforeg_cval17B),
    .inC(mw_spi_bus_fiforeg_cval17C),
    .out(mw_spi_bus_fiforeg_cval17),
    .tmrErr(mw_spi_bus_fiforeg_cval17TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval18Voter (
    .inA(mw_spi_bus_fiforeg_cval18A),
    .inB(mw_spi_bus_fiforeg_cval18B),
    .inC(mw_spi_bus_fiforeg_cval18C),
    .out(mw_spi_bus_fiforeg_cval18),
    .tmrErr(mw_spi_bus_fiforeg_cval18TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval19Voter (
    .inA(mw_spi_bus_fiforeg_cval19A),
    .inB(mw_spi_bus_fiforeg_cval19B),
    .inC(mw_spi_bus_fiforeg_cval19C),
    .out(mw_spi_bus_fiforeg_cval19),
    .tmrErr(mw_spi_bus_fiforeg_cval19TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval1Voter (
    .inA(mw_spi_bus_fiforeg_cval1A),
    .inB(mw_spi_bus_fiforeg_cval1B),
    .inC(mw_spi_bus_fiforeg_cval1C),
    .out(mw_spi_bus_fiforeg_cval1),
    .tmrErr(mw_spi_bus_fiforeg_cval1TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval20Voter (
    .inA(mw_spi_bus_fiforeg_cval20A),
    .inB(mw_spi_bus_fiforeg_cval20B),
    .inC(mw_spi_bus_fiforeg_cval20C),
    .out(mw_spi_bus_fiforeg_cval20),
    .tmrErr(mw_spi_bus_fiforeg_cval20TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval2Voter (
    .inA(mw_spi_bus_fiforeg_cval2A),
    .inB(mw_spi_bus_fiforeg_cval2B),
    .inC(mw_spi_bus_fiforeg_cval2C),
    .out(mw_spi_bus_fiforeg_cval2),
    .tmrErr(mw_spi_bus_fiforeg_cval2TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval3Voter (
    .inA(mw_spi_bus_fiforeg_cval3A),
    .inB(mw_spi_bus_fiforeg_cval3B),
    .inC(mw_spi_bus_fiforeg_cval3C),
    .out(mw_spi_bus_fiforeg_cval3),
    .tmrErr(mw_spi_bus_fiforeg_cval3TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval4Voter (
    .inA(mw_spi_bus_fiforeg_cval4A),
    .inB(mw_spi_bus_fiforeg_cval4B),
    .inC(mw_spi_bus_fiforeg_cval4C),
    .out(mw_spi_bus_fiforeg_cval4),
    .tmrErr(mw_spi_bus_fiforeg_cval4TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval5Voter (
    .inA(mw_spi_bus_fiforeg_cval5A),
    .inB(mw_spi_bus_fiforeg_cval5B),
    .inC(mw_spi_bus_fiforeg_cval5C),
    .out(mw_spi_bus_fiforeg_cval5),
    .tmrErr(mw_spi_bus_fiforeg_cval5TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval6Voter (
    .inA(mw_spi_bus_fiforeg_cval6A),
    .inB(mw_spi_bus_fiforeg_cval6B),
    .inC(mw_spi_bus_fiforeg_cval6C),
    .out(mw_spi_bus_fiforeg_cval6),
    .tmrErr(mw_spi_bus_fiforeg_cval6TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval7Voter (
    .inA(mw_spi_bus_fiforeg_cval7A),
    .inB(mw_spi_bus_fiforeg_cval7B),
    .inC(mw_spi_bus_fiforeg_cval7C),
    .out(mw_spi_bus_fiforeg_cval7),
    .tmrErr(mw_spi_bus_fiforeg_cval7TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval8Voter (
    .inA(mw_spi_bus_fiforeg_cval8A),
    .inB(mw_spi_bus_fiforeg_cval8B),
    .inC(mw_spi_bus_fiforeg_cval8C),
    .out(mw_spi_bus_fiforeg_cval8),
    .tmrErr(mw_spi_bus_fiforeg_cval8TmrError)
    );

majorityVoter #(.WIDTH(8)) mw_spi_bus_fiforeg_cval9Voter (
    .inA(mw_spi_bus_fiforeg_cval9A),
    .inB(mw_spi_bus_fiforeg_cval9B),
    .inC(mw_spi_bus_fiforeg_cval9C),
    .out(mw_spi_bus_fiforeg_cval9),
    .tmrErr(mw_spi_bus_fiforeg_cval9TmrError)
    );

majorityVoter renaVoter (
    .inA(renaA),
    .inB(renaB),
    .inC(renaC),
    .out(rena),
    .tmrErr(renaTmrError)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout clk_enFanout (
    .in(clk_en),
    .outA(clk_enA),
    .outB(clk_enB),
    .outC(clk_enC)
    );

fanout fifo_emptyFanout (
    .in(fifo_empty),
    .outA(fifo_emptyA),
    .outB(fifo_emptyB),
    .outC(fifo_emptyC)
    );

fanout #(.WIDTH(5)) mon_bus_cntFanout (
    .in(mon_bus_cnt),
    .outA(mon_bus_cntA),
    .outB(mon_bus_cntB),
    .outC(mon_bus_cntC)
    );

fanout #(.WIDTH(5)) mw_spi_bus_fifoaddr_nvalFanout (
    .in(mw_spi_bus_fifoaddr_nval),
    .outA(mw_spi_bus_fifoaddr_nvalA),
    .outB(mw_spi_bus_fifoaddr_nvalB),
    .outC(mw_spi_bus_fifoaddr_nvalC)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval0Fanout (
    .in(mw_spi_bus_fiforeg_nval0),
    .outA(mw_spi_bus_fiforeg_nval0A),
    .outB(mw_spi_bus_fiforeg_nval0B),
    .outC(mw_spi_bus_fiforeg_nval0C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval10Fanout (
    .in(mw_spi_bus_fiforeg_nval10),
    .outA(mw_spi_bus_fiforeg_nval10A),
    .outB(mw_spi_bus_fiforeg_nval10B),
    .outC(mw_spi_bus_fiforeg_nval10C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval11Fanout (
    .in(mw_spi_bus_fiforeg_nval11),
    .outA(mw_spi_bus_fiforeg_nval11A),
    .outB(mw_spi_bus_fiforeg_nval11B),
    .outC(mw_spi_bus_fiforeg_nval11C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval12Fanout (
    .in(mw_spi_bus_fiforeg_nval12),
    .outA(mw_spi_bus_fiforeg_nval12A),
    .outB(mw_spi_bus_fiforeg_nval12B),
    .outC(mw_spi_bus_fiforeg_nval12C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval13Fanout (
    .in(mw_spi_bus_fiforeg_nval13),
    .outA(mw_spi_bus_fiforeg_nval13A),
    .outB(mw_spi_bus_fiforeg_nval13B),
    .outC(mw_spi_bus_fiforeg_nval13C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval14Fanout (
    .in(mw_spi_bus_fiforeg_nval14),
    .outA(mw_spi_bus_fiforeg_nval14A),
    .outB(mw_spi_bus_fiforeg_nval14B),
    .outC(mw_spi_bus_fiforeg_nval14C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval15Fanout (
    .in(mw_spi_bus_fiforeg_nval15),
    .outA(mw_spi_bus_fiforeg_nval15A),
    .outB(mw_spi_bus_fiforeg_nval15B),
    .outC(mw_spi_bus_fiforeg_nval15C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval16Fanout (
    .in(mw_spi_bus_fiforeg_nval16),
    .outA(mw_spi_bus_fiforeg_nval16A),
    .outB(mw_spi_bus_fiforeg_nval16B),
    .outC(mw_spi_bus_fiforeg_nval16C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval17Fanout (
    .in(mw_spi_bus_fiforeg_nval17),
    .outA(mw_spi_bus_fiforeg_nval17A),
    .outB(mw_spi_bus_fiforeg_nval17B),
    .outC(mw_spi_bus_fiforeg_nval17C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval18Fanout (
    .in(mw_spi_bus_fiforeg_nval18),
    .outA(mw_spi_bus_fiforeg_nval18A),
    .outB(mw_spi_bus_fiforeg_nval18B),
    .outC(mw_spi_bus_fiforeg_nval18C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval19Fanout (
    .in(mw_spi_bus_fiforeg_nval19),
    .outA(mw_spi_bus_fiforeg_nval19A),
    .outB(mw_spi_bus_fiforeg_nval19B),
    .outC(mw_spi_bus_fiforeg_nval19C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval1Fanout (
    .in(mw_spi_bus_fiforeg_nval1),
    .outA(mw_spi_bus_fiforeg_nval1A),
    .outB(mw_spi_bus_fiforeg_nval1B),
    .outC(mw_spi_bus_fiforeg_nval1C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval20Fanout (
    .in(mw_spi_bus_fiforeg_nval20),
    .outA(mw_spi_bus_fiforeg_nval20A),
    .outB(mw_spi_bus_fiforeg_nval20B),
    .outC(mw_spi_bus_fiforeg_nval20C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval2Fanout (
    .in(mw_spi_bus_fiforeg_nval2),
    .outA(mw_spi_bus_fiforeg_nval2A),
    .outB(mw_spi_bus_fiforeg_nval2B),
    .outC(mw_spi_bus_fiforeg_nval2C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval3Fanout (
    .in(mw_spi_bus_fiforeg_nval3),
    .outA(mw_spi_bus_fiforeg_nval3A),
    .outB(mw_spi_bus_fiforeg_nval3B),
    .outC(mw_spi_bus_fiforeg_nval3C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval4Fanout (
    .in(mw_spi_bus_fiforeg_nval4),
    .outA(mw_spi_bus_fiforeg_nval4A),
    .outB(mw_spi_bus_fiforeg_nval4B),
    .outC(mw_spi_bus_fiforeg_nval4C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval5Fanout (
    .in(mw_spi_bus_fiforeg_nval5),
    .outA(mw_spi_bus_fiforeg_nval5A),
    .outB(mw_spi_bus_fiforeg_nval5B),
    .outC(mw_spi_bus_fiforeg_nval5C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval6Fanout (
    .in(mw_spi_bus_fiforeg_nval6),
    .outA(mw_spi_bus_fiforeg_nval6A),
    .outB(mw_spi_bus_fiforeg_nval6B),
    .outC(mw_spi_bus_fiforeg_nval6C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval7Fanout (
    .in(mw_spi_bus_fiforeg_nval7),
    .outA(mw_spi_bus_fiforeg_nval7A),
    .outB(mw_spi_bus_fiforeg_nval7B),
    .outC(mw_spi_bus_fiforeg_nval7C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval8Fanout (
    .in(mw_spi_bus_fiforeg_nval8),
    .outA(mw_spi_bus_fiforeg_nval8A),
    .outB(mw_spi_bus_fiforeg_nval8B),
    .outC(mw_spi_bus_fiforeg_nval8C)
    );

fanout #(.WIDTH(8)) mw_spi_bus_fiforeg_nval9Fanout (
    .in(mw_spi_bus_fiforeg_nval9),
    .outA(mw_spi_bus_fiforeg_nval9A),
    .outB(mw_spi_bus_fiforeg_nval9B),
    .outC(mw_spi_bus_fiforeg_nval9C)
    );

fanout #(.WIDTH(5)) n_busesFanout (
    .in(n_buses),
    .outA(n_busesA),
    .outB(n_busesB),
    .outC(n_busesC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );
endmodule

