<!--
	- Architecture independent bitstream
	- Author: Xifan TANG
	- Organization: University of Utah
	- Date: Wed May 22 21:17:37 2024
-->

<bitstream_block name="fpga_top" hierarchy_level="0">
	<bitstream_block name="grid_clb_1__1_" hierarchy_level="1">
		<bitstream_block name="logical_tile_clb_mode_clb__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_clb_mode_default__fle_0" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="1"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="1"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="$abc$195$new_n23"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="$abc$195$new_n23"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="$abc$195$new_n20"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="$abc$195$new_n20"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="$abc$195$new_n23"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="$abc$195$new_n23"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_1" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="1"/>
									<bit memory_port="mem_out[3]" value="1"/>
									<bit memory_port="mem_out[4]" value="1"/>
									<bit memory_port="mem_out[5]" value="1"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="1"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="$abc$195$new_n17"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="$abc$195$new_n17"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="b[1]"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="b[1]"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="$abc$195$new_n17"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="$abc$195$new_n17"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_2" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="1"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="1"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="1"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="1"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="1"/>
									<bit memory_port="mem_out[14]" value="1"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="1"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="$abc$195$new_n19"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="$abc$195$new_n19"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="b[0]"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="b[0]"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="$abc$195$new_n19"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="$abc$195$new_n19"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="sum[0]"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="sum[0]"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_3" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="1"/>
									<bit memory_port="mem_out[2]" value="1"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="1"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="1"/>
									<bit memory_port="mem_out[8]" value="1"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="1"/>
									<bit memory_port="mem_out[12]" value="1"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="1"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="sum[2]"/>
								<path id="1" net_name="unmapped"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="sum[2]"/>
							</output_nets>
							<bitstream path_id="0">
								<bit memory_port="mem_out[0]" value="1"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="$abc$195$new_n19"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="$abc$195$new_n19"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="sum[2]"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="sum[2]"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_4" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="1"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="1"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="1"/>
									<bit memory_port="mem_out[6]" value="1"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="1"/>
									<bit memory_port="mem_out[10]" value="1"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="1"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="1"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="sum[3]"/>
								<path id="1" net_name="unmapped"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="sum[3]"/>
							</output_nets>
							<bitstream path_id="0">
								<bit memory_port="mem_out[0]" value="1"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="$abc$195$new_n23"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="$abc$195$new_n23"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="sum[3]"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="sum[3]"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_5" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="1"/>
									<bit memory_port="mem_out[1]" value="1"/>
									<bit memory_port="mem_out[2]" value="1"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="1"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="1"/>
									<bit memory_port="mem_out[9]" value="1"/>
									<bit memory_port="mem_out[10]" value="1"/>
									<bit memory_port="mem_out[11]" value="1"/>
									<bit memory_port="mem_out[12]" value="1"/>
									<bit memory_port="mem_out[13]" value="1"/>
									<bit memory_port="mem_out[14]" value="1"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="cout"/>
								<path id="1" net_name="unmapped"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="cout"/>
							</output_nets>
							<bitstream path_id="0">
								<bit memory_port="mem_out[0]" value="1"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="b[3]"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="b[3]"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="cout"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="cout"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_6" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="1"/>
									<bit memory_port="mem_out[2]" value="1"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="1"/>
									<bit memory_port="mem_out[6]" value="1"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="1"/>
									<bit memory_port="mem_out[10]" value="1"/>
									<bit memory_port="mem_out[11]" value="1"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="1"/>
									<bit memory_port="mem_out[16]" value="1"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="$abc$195$new_n20"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="$abc$195$new_n20"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="$abc$195$new_n21"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="$abc$195$new_n21"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="$abc$195$new_n20"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="$abc$195$new_n20"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="$abc$195$new_n24"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="$abc$195$new_n24"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_7" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="1"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="1"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="1"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="1"/>
									<bit memory_port="mem_out[10]" value="1"/>
									<bit memory_port="mem_out[11]" value="1"/>
									<bit memory_port="mem_out[12]" value="1"/>
									<bit memory_port="mem_out[13]" value="1"/>
									<bit memory_port="mem_out[14]" value="1"/>
									<bit memory_port="mem_out[15]" value="1"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="$abc$195$new_n21"/>
								<path id="1" net_name="unmapped"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="$abc$195$new_n21"/>
							</output_nets>
							<bitstream path_id="0">
								<bit memory_port="mem_out[0]" value="1"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="b[0]"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="b[0]"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="$abc$195$new_n21"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="$abc$195$new_n21"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_clb_1__2_" hierarchy_level="1">
		<bitstream_block name="logical_tile_clb_mode_clb__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_clb_mode_default__fle_0" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_1" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_2" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_3" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_4" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="1"/>
									<bit memory_port="mem_out[3]" value="1"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="1"/>
									<bit memory_port="mem_out[6]" value="1"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="1"/>
									<bit memory_port="mem_out[10]" value="1"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="1"/>
									<bit memory_port="mem_out[13]" value="1"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="sum[1]"/>
								<path id="1" net_name="unmapped"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="sum[1]"/>
							</output_nets>
							<bitstream path_id="0">
								<bit memory_port="mem_out[0]" value="1"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<input_nets>
								<path id="0" net_name="unmapped"/>
								<path id="1" net_name="a[0]"/>
							</input_nets>
							<output_nets>
								<path id="0" net_name="a[0]"/>
							</output_nets>
							<bitstream path_id="1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="1"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<input_nets>
							<path id="0" net_name="unmapped"/>
							<path id="1" net_name="sum[1]"/>
						</input_nets>
						<output_nets>
							<path id="0" net_name="sum[1]"/>
						</output_nets>
						<bitstream path_id="1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="1"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_5" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_6" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_7" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_1__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_1__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_1__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_clb_3__1_" hierarchy_level="1">
		<bitstream_block name="logical_tile_clb_mode_clb__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_clb_mode_default__fle_0" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_1" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_2" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_3" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_4" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_5" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_6" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_7" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__1_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__1_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__1_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_clb_3__2_" hierarchy_level="1">
		<bitstream_block name="logical_tile_clb_mode_clb__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_clb_mode_default__fle_0" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_0"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_1" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_1"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_2" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_2"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_3" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_3"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_4" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_4"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_5" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_5"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_6" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_6"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
			<bitstream_block name="logical_tile_clb_mode_default__fle_7" hierarchy_level="3">
				<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0" hierarchy_level="4">
					<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0" hierarchy_level="5">
						<bitstream_block name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0" hierarchy_level="6">
							<bitstream_block name="frac_lut4_DFFRQ_mem" hierarchy_level="7">
								<hierarchy>
									<instance level="0" name="fpga_top"/>
									<instance level="1" name="grid_clb_3__2_"/>
									<instance level="2" name="logical_tile_clb_mode_clb__0"/>
									<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
									<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
									<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
									<instance level="6" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0"/>
									<instance level="7" name="frac_lut4_DFFRQ_mem"/>
								</hierarchy>
								<bitstream>
									<bit memory_port="mem_out[0]" value="0"/>
									<bit memory_port="mem_out[1]" value="0"/>
									<bit memory_port="mem_out[2]" value="0"/>
									<bit memory_port="mem_out[3]" value="0"/>
									<bit memory_port="mem_out[4]" value="0"/>
									<bit memory_port="mem_out[5]" value="0"/>
									<bit memory_port="mem_out[6]" value="0"/>
									<bit memory_port="mem_out[7]" value="0"/>
									<bit memory_port="mem_out[8]" value="0"/>
									<bit memory_port="mem_out[9]" value="0"/>
									<bit memory_port="mem_out[10]" value="0"/>
									<bit memory_port="mem_out[11]" value="0"/>
									<bit memory_port="mem_out[12]" value="0"/>
									<bit memory_port="mem_out[13]" value="0"/>
									<bit memory_port="mem_out[14]" value="0"/>
									<bit memory_port="mem_out[15]" value="0"/>
									<bit memory_port="mem_out[16]" value="0"/>
								</bitstream>
							</bitstream_block>
						</bitstream_block>
						<bitstream_block name="mem_frac_logic_out_0" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_logic_out_0"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
						<bitstream_block name="mem_frac_lut4_0_in_2" hierarchy_level="6">
							<hierarchy>
								<instance level="0" name="fpga_top"/>
								<instance level="1" name="grid_clb_3__2_"/>
								<instance level="2" name="logical_tile_clb_mode_clb__0"/>
								<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
								<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
								<instance level="5" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0"/>
								<instance level="6" name="mem_frac_lut4_0_in_2"/>
							</hierarchy>
							<output_nets>
								<path id="0" net_name="unmapped"/>
							</output_nets>
							<bitstream path_id="-1">
								<bit memory_port="mem_out[0]" value="0"/>
								<bit memory_port="mem_out[1]" value="0"/>
							</bitstream>
						</bitstream_block>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_fabric_out_1" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_fabric_out_1"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_0_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_0_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
					<bitstream_block name="mem_ff_1_D_0" hierarchy_level="5">
						<hierarchy>
							<instance level="0" name="fpga_top"/>
							<instance level="1" name="grid_clb_3__2_"/>
							<instance level="2" name="logical_tile_clb_mode_clb__0"/>
							<instance level="3" name="logical_tile_clb_mode_default__fle_7"/>
							<instance level="4" name="logical_tile_clb_mode_default__fle_mode_physical__fabric_0"/>
							<instance level="5" name="mem_ff_1_D_0"/>
						</hierarchy>
						<output_nets>
							<path id="0" net_name="unmapped"/>
						</output_nets>
						<bitstream path_id="-1">
							<bit memory_port="mem_out[0]" value="0"/>
							<bit memory_port="mem_out[1]" value="0"/>
						</bitstream>
					</bitstream_block>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_top_top_1__3_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_top_top_1__3_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="0"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_top_top_2__3_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_top_top_2__3_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_top_top_3__3_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_top_top_3__3_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_right_right_4__2_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_right_right_4__2_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_right_right_4__1_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_right_right_4__1_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_bottom_bottom_3__0_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_3__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__1" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_3__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__1"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__2" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_3__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__2"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__3" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_3__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__3"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__4" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_3__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__4"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__5" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_3__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__5"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__6" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_3__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__6"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__7" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_3__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__7"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__8" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_3__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__8"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_bottom_bottom_2__0_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_2__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="0"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__1" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_2__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__1"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__2" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_2__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__2"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__3" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_2__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__3"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__4" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_2__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__4"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__5" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_2__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__5"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__6" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_2__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__6"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__7" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_2__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__7"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__8" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_2__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__8"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_bottom_bottom_1__0_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_1__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="0"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__1" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_1__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__1"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__2" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_1__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__2"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="0"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__3" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_1__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__3"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__4" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_1__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__4"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__5" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_1__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__5"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__6" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_1__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__6"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__7" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_1__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__7"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__8" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_bottom_bottom_1__0_"/>
						<instance level="2" name="logical_tile_io_mode_io__8"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_left_left_0__1_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_left_left_0__1_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="0"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="grid_io_left_left_0__2_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="EMBEDDED_IO_ISOLN_DFFRQ_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top"/>
						<instance level="1" name="grid_io_left_left_0__2_"/>
						<instance level="2" name="logical_tile_io_mode_io__0"/>
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0"/>
						<instance level="4" name="EMBEDDED_IO_ISOLN_DFFRQ_mem"/>
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1"/>
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_0__0_" hierarchy_level="1">
		<bitstream_block name="mem_top_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_top_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_top_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_top_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[1]"/>
				<path id="5" net_name="b[2]"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="b[1]"/>
				<path id="8" net_name="cin"/>
				<path id="9" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[1]"/>
			</output_nets>
			<bitstream path_id="7">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[1]"/>
				<path id="5" net_name="b[2]"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="b[1]"/>
				<path id="8" net_name="cin"/>
				<path id="9" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[2]"/>
				<path id="1" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[3]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[1]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[1]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[2]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[2]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_16" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_16"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[1]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[1]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_18" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_18"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="cin"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__0_"/>
				<instance level="2" name="mem_right_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_0__1_" hierarchy_level="1">
		<bitstream_block name="mem_top_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_top_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="sum[2]"/>
				<path id="2" net_name="sum[0]"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[0]"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_top_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="a[1]"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_top_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="$abc$195$new_n24"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_top_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n20"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_top_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="$abc$195$new_n23"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="$abc$195$new_n17"/>
				<path id="5" net_name="sum[0]"/>
				<path id="6" net_name="$abc$195$new_n19"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="sum[2]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
			</output_nets>
			<bitstream path_id="4">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n17"/>
				<path id="6" net_name="sum[0]"/>
				<path id="7" net_name="$abc$195$new_n19"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="sum[2]"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n19"/>
			</output_nets>
			<bitstream path_id="7">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n23"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="$abc$195$new_n23"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[0]"/>
				<path id="2" net_name="$abc$195$new_n17"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[0]"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n19"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_16" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_16"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n23"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="$abc$195$new_n21"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n21"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_18" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_right_track_18"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[2]"/>
				<path id="1" net_name="cin"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="cin"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_bottom_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_bottom_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[1]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_bottom_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[2]"/>
				<path id="1" net_name="sum[0]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[2]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_bottom_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__1_"/>
				<instance level="2" name="mem_bottom_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n20"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_0__2_" hierarchy_level="1">
		<bitstream_block name="mem_right_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_16" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_16"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_18" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_18"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="$abc$195$new_n24"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_right_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_bottom_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_bottom_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_0__2_"/>
				<instance level="2" name="mem_bottom_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[3]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_1__0_" hierarchy_level="1">
		<bitstream_block name="mem_top_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="cout"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="$abc$195$new_n20"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="$abc$195$new_n21"/>
				<path id="8" net_name="sum[0]"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="b[1]"/>
				<path id="11" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[1]"/>
			</output_nets>
			<bitstream path_id="10">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="cout"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="$abc$195$new_n20"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="$abc$195$new_n21"/>
				<path id="8" net_name="sum[3]"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="10">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[3]"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[3]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[3]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="a[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[2]"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="cout"/>
				<path id="1" net_name="b[0]"/>
				<path id="2" net_name="b[1]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n20"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n20"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_18" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_18"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n21"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_24" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_top_track_24"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="a[3]"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[3]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_right_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="a[3]"/>
				<path id="12" net_name="unmapped"/>
				<path id="13" net_name="unmapped"/>
				<path id="14" net_name="unmapped"/>
				<path id="15" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
				<bit memory_port="mem_out[4]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_right_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="cout"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="unmapped"/>
				<path id="12" net_name="a[3]"/>
				<path id="13" net_name="unmapped"/>
				<path id="14" net_name="unmapped"/>
				<path id="15" net_name="unmapped"/>
				<path id="16" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
				<bit memory_port="mem_out[4]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_right_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n23"/>
				<path id="1" net_name="$abc$195$new_n21"/>
				<path id="2" net_name="b[2]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[3]"/>
				<path id="7" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_right_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_right_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
				<path id="1" net_name="a[0]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_left_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="cout"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[1]"/>
				<path id="7" net_name="b[2]"/>
				<path id="8" net_name="a[2]"/>
				<path id="9" net_name="b[1]"/>
				<path id="10" net_name="cin"/>
				<path id="11" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="cout"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_left_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="a[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="a[1]"/>
				<path id="6" net_name="b[2]"/>
				<path id="7" net_name="a[2]"/>
				<path id="8" net_name="b[1]"/>
				<path id="9" net_name="cin"/>
				<path id="10" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="10">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_left_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
				<path id="1" net_name="a[0]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="a[1]"/>
				<path id="4" net_name="b[1]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_left_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="a[0]"/>
				<path id="4" net_name="b[2]"/>
				<path id="5" net_name="cin"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="cin"/>
			</output_nets>
			<bitstream path_id="5">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__0_"/>
				<instance level="2" name="mem_left_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n23"/>
				<path id="1" net_name="$abc$195$new_n21"/>
				<path id="2" net_name="b[2]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[2]"/>
				<path id="5" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n21"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_1__1_" hierarchy_level="1">
		<bitstream_block name="mem_top_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_top_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[1]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="$abc$195$new_n17"/>
				<path id="9" net_name="a[0]"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
			</output_nets>
			<bitstream path_id="8">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_top_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[1]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="cin"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="cin"/>
			</output_nets>
			<bitstream path_id="9">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_top_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="$abc$195$new_n24"/>
				<path id="4" net_name="$abc$195$new_n21"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_top_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[1]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="$abc$195$new_n19"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[1]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_top_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="4">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_bottom_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="cout"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="$abc$195$new_n20"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="$abc$195$new_n21"/>
				<path id="8" net_name="$abc$195$new_n19"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="cout"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_bottom_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="cout"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="$abc$195$new_n20"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="$abc$195$new_n21"/>
				<path id="8" net_name="$abc$195$new_n23"/>
				<path id="9" net_name="$abc$195$new_n19"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n23"/>
			</output_nets>
			<bitstream path_id="8">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_bottom_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="$abc$195$new_n24"/>
				<path id="4" net_name="$abc$195$new_n21"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_bottom_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[3]"/>
				<path id="1" net_name="$abc$195$new_n24"/>
				<path id="2" net_name="$abc$195$new_n21"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="cin"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n21"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_bottom_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="$abc$195$new_n20"/>
				<path id="2" net_name="$abc$195$new_n17"/>
				<path id="3" net_name="a[0]"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="$abc$195$new_n24"/>
				<path id="2" net_name="b[3]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="$abc$195$new_n23"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n17"/>
				<path id="7" net_name="sum[0]"/>
				<path id="8" net_name="$abc$195$new_n19"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="sum[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[1]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="sum[3]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="$abc$195$new_n23"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n17"/>
				<path id="7" net_name="sum[0]"/>
				<path id="8" net_name="$abc$195$new_n19"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="sum[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[2]"/>
			</output_nets>
			<bitstream path_id="10">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[0]"/>
				<path id="2" net_name="a[2]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="$abc$195$new_n23"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[0]"/>
				<path id="2" net_name="$abc$195$new_n24"/>
				<path id="3" net_name="$abc$195$new_n23"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="a[0]"/>
				<path id="1" net_name="$abc$195$new_n20"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n20"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="a[3]"/>
				<path id="3" net_name="$abc$195$new_n17"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[2]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="sum[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[0]"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[1]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="$abc$195$new_n19"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[1]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_17" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_17"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n23"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_19" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_19"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_25" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__1_"/>
				<instance level="2" name="mem_left_track_25"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_1__2_" hierarchy_level="1">
		<bitstream_block name="mem_right_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_right_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[3]"/>
				<path id="2" net_name="$abc$195$new_n20"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_right_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="$abc$195$new_n24"/>
				<path id="3" net_name="a[1]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_right_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="cin"/>
				<path id="2" net_name="sum[1]"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_right_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="a[2]"/>
				<path id="2" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_right_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[3]"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[3]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="sum[1]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[1]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="sum[1]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="$abc$195$new_n24"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="sum[1]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[3]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="a[0]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_17" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_17"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_19" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_bottom_track_19"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="a[0]"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_left_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[3]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_left_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="a[2]"/>
				<path id="2" net_name="b[0]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_left_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="cin"/>
				<path id="1" net_name="sum[1]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[1]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_left_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="$abc$195$new_n24"/>
				<path id="2" net_name="a[1]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_1__2_"/>
				<instance level="2" name="mem_left_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[3]"/>
				<path id="1" net_name="$abc$195$new_n20"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_2__0_" hierarchy_level="1">
		<bitstream_block name="mem_top_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_top_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="sum[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_top_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_top_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_top_track_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_top_track_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[0]"/>
				<path id="2" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[2]"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_top_track_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="a[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_top_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_top_track_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_24" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_top_track_24"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_right_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[0]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_right_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_right_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_right_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_right_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_left_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="unmapped"/>
				<path id="12" net_name="a[3]"/>
				<path id="13" net_name="unmapped"/>
				<path id="14" net_name="unmapped"/>
				<path id="15" net_name="unmapped"/>
				<path id="16" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[3]"/>
			</output_nets>
			<bitstream path_id="12">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
				<bit memory_port="mem_out[4]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_left_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[0]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="a[3]"/>
				<path id="12" net_name="unmapped"/>
				<path id="13" net_name="unmapped"/>
				<path id="14" net_name="unmapped"/>
				<path id="15" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[0]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
				<bit memory_port="mem_out[4]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_left_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="a[3]"/>
				<path id="6" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_left_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__0_"/>
				<instance level="2" name="mem_left_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_2__1_" hierarchy_level="1">
		<bitstream_block name="mem_top_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_top_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_top_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_top_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_top_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_top_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[0]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="b[1]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[3]"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_16" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_16"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_18" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_right_track_18"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_bottom_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_bottom_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_bottom_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_bottom_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__1_"/>
				<instance level="2" name="mem_bottom_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_2__2_" hierarchy_level="1">
		<bitstream_block name="mem_right_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_right_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_right_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="b[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_right_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="b[1]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_right_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[2]"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_right_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_bottom_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_bottom_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_bottom_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="a[0]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_bottom_track_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[0]"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_bottom_track_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_bottom_track_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_bottom_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="a[0]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="sum[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_bottom_track_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_left_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_left_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[2]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[2]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_left_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="b[1]"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[1]"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_left_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="b[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[3]"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_2__2_"/>
				<instance level="2" name="mem_left_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_3__0_" hierarchy_level="1">
		<bitstream_block name="mem_top_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_16" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_16"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_18" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_18"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_top_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[3]"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[3]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[0]"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_17" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_17"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_19" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_19"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__0_"/>
				<instance level="2" name="mem_left_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_3__1_" hierarchy_level="1">
		<bitstream_block name="mem_top_track_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_top_track_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_top_track_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="b[0]"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_top_track_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_top_track_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_track_20" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_top_track_20"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_bottom_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_bottom_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
				<path id="11" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_bottom_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_bottom_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_bottom_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
				<path id="10" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[0]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[3]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_17" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_17"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_19" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_19"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_25" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__1_"/>
				<instance level="2" name="mem_left_track_25"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="sb_3__2_" hierarchy_level="1">
		<bitstream_block name="mem_bottom_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_17" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_17"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_19" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_19"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_bottom_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="sum[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[3]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="a[0]"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_17" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_17"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_19" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_19"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_track_21" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="sb_3__2_"/>
				<instance level="2" name="mem_left_track_21"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="a[0]"/>
				<path id="1" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cbx_1__0_" hierarchy_level="1">
		<bitstream_block name="mem_top_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__0_"/>
				<instance level="2" name="mem_top_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="cout"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__0_"/>
				<instance level="2" name="mem_top_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[1]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__0_"/>
				<instance level="2" name="mem_top_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[3]"/>
				<path id="7" net_name="sum[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[3]"/>
			</output_nets>
			<bitstream path_id="7">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__0_"/>
				<instance level="2" name="mem_top_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="sum[3]"/>
				<path id="6" net_name="a[1]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="$abc$195$new_n21"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__0_"/>
				<instance level="2" name="mem_top_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="a[1]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[2]"/>
				<path id="7" net_name="cin"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__0_"/>
				<instance level="2" name="mem_top_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="b[2]"/>
				<path id="5" net_name="cin"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__0_"/>
				<instance level="2" name="mem_top_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[1]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__0_"/>
				<instance level="2" name="mem_top_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[1]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__0_"/>
				<instance level="2" name="mem_top_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[0]"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="sum[3]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[0]"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="$abc$195$new_n21"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cbx_1__1_" hierarchy_level="1">
		<bitstream_block name="mem_top_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="$abc$195$new_n23"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n19"/>
				<path id="7" net_name="a[1]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n19"/>
			</output_nets>
			<bitstream path_id="6">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="$abc$195$new_n23"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n24"/>
				<path id="7" net_name="$abc$195$new_n24"/>
				<path id="8" net_name="$abc$195$new_n21"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="$abc$195$new_n20"/>
				<path id="8" net_name="cin"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n20"/>
			</output_nets>
			<bitstream path_id="7">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n20"/>
				<path id="6" net_name="a[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="sum[0]"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[0]"/>
				<path id="6" net_name="$abc$195$new_n19"/>
				<path id="7" net_name="a[1]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[1]"/>
			</output_nets>
			<bitstream path_id="7">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="$abc$195$new_n23"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n19"/>
				<path id="7" net_name="a[1]"/>
				<path id="8" net_name="$abc$195$new_n21"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[1]"/>
			</output_nets>
			<bitstream path_id="1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="$abc$195$new_n21"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="cin"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n20"/>
				<path id="6" net_name="cin"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="cin"/>
			</output_nets>
			<bitstream path_id="6">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="4">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[0]"/>
				<path id="6" net_name="b[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="6">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="$abc$195$new_n23"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n19"/>
				<path id="7" net_name="a[1]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="$abc$195$new_n23"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n24"/>
				<path id="7" net_name="$abc$195$new_n24"/>
				<path id="8" net_name="$abc$195$new_n21"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n21"/>
			</output_nets>
			<bitstream path_id="8">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="$abc$195$new_n20"/>
				<path id="8" net_name="cin"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n20"/>
			</output_nets>
			<bitstream path_id="7">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n20"/>
				<path id="6" net_name="a[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n19"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__1_"/>
				<instance level="2" name="mem_top_ipin_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="$abc$195$new_n19"/>
				<path id="3" net_name="sum[2]"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="sum[0]"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cbx_1__2_" hierarchy_level="1">
		<bitstream_block name="mem_bottom_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_bottom_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[1]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[1]"/>
			</output_nets>
			<bitstream path_id="5">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[1]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[1]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="b[1]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="$abc$195$new_n24"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="$abc$195$new_n24"/>
				<path id="8" net_name="sum[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[1]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="b[1]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="$abc$195$new_n24"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n24"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="sum[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="sum[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[1]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[1]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[1]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="b[1]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="$abc$195$new_n24"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="$abc$195$new_n24"/>
				<path id="8" net_name="sum[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_1__2_"/>
				<instance level="2" name="mem_top_ipin_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cbx_2__0_" hierarchy_level="1">
		<bitstream_block name="mem_bottom_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_bottom_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_bottom_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_bottom_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_bottom_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_top_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[0]"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_top_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_top_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[2]"/>
				<path id="9" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_top_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[3]"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="b[0]"/>
				<path id="8" net_name="b[1]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_top_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[1]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_top_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_top_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_top_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__0_"/>
				<instance level="2" name="mem_top_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="a[3]"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="sum[0]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="sum[3]"/>
				<path id="8" net_name="a[2]"/>
				<path id="9" net_name="b[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cbx_2__2_" hierarchy_level="1">
		<bitstream_block name="mem_bottom_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_2__2_"/>
				<instance level="2" name="mem_bottom_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="b[2]"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="b[1]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="sum[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cbx_3__0_" hierarchy_level="1">
		<bitstream_block name="mem_top_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__0_"/>
				<instance level="2" name="mem_top_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[3]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[0]"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__0_"/>
				<instance level="2" name="mem_top_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[3]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[2]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__0_"/>
				<instance level="2" name="mem_top_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[2]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__0_"/>
				<instance level="2" name="mem_top_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__0_"/>
				<instance level="2" name="mem_top_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__0_"/>
				<instance level="2" name="mem_top_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[0]"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__0_"/>
				<instance level="2" name="mem_top_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[3]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[0]"/>
				<path id="8" net_name="b[2]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__0_"/>
				<instance level="2" name="mem_top_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[2]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__0_"/>
				<instance level="2" name="mem_top_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cbx_3__1_" hierarchy_level="1">
		<bitstream_block name="mem_top_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__1_"/>
				<instance level="2" name="mem_top_ipin_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cbx_3__2_" hierarchy_level="1">
		<bitstream_block name="mem_bottom_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_bottom_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="a[0]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="a[0]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="sum[3]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="a[0]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="a[0]"/>
				<path id="8" net_name="sum[3]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="sum[3]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="a[0]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="a[0]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="sum[3]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cbx_3__2_"/>
				<instance level="2" name="mem_top_ipin_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cby_0__1_" hierarchy_level="1">
		<bitstream_block name="mem_right_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_0__1_"/>
				<instance level="2" name="mem_right_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[0]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="sum[2]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="sum[2]"/>
			</output_nets>
			<bitstream path_id="5">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cby_0__2_" hierarchy_level="1">
		<bitstream_block name="mem_right_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_0__2_"/>
				<instance level="2" name="mem_right_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="sum[0]"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="b[3]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cby_1__1_" hierarchy_level="1">
		<bitstream_block name="mem_right_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="$abc$195$new_n20"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[3]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[3]"/>
			</output_nets>
			<bitstream path_id="8">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="sum[3]"/>
				<path id="7" net_name="$abc$195$new_n24"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="5">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="sum[3]"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="b[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n23"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="a[2]"/>
				<path id="5" net_name="b[3]"/>
				<path id="6" net_name="b[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[3]"/>
			</output_nets>
			<bitstream path_id="5">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="b[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n24"/>
				<path id="7" net_name="$abc$195$new_n21"/>
				<path id="8" net_name="a[1]"/>
				<path id="9" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n23"/>
			</output_nets>
			<bitstream path_id="3">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="$abc$195$new_n21"/>
				<path id="6" net_name="$abc$195$new_n20"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[3]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[3]"/>
			</output_nets>
			<bitstream path_id="8">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="$abc$195$new_n20"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[3]"/>
			</output_nets>
			<bitstream path_id="4">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="sum[3]"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="a[0]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n24"/>
			</output_nets>
			<bitstream path_id="5">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="a[2]"/>
				<path id="5" net_name="b[3]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[2]"/>
			</output_nets>
			<bitstream path_id="4">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="b[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[1]"/>
				<path id="9" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[2]"/>
			</output_nets>
			<bitstream path_id="9">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="$abc$195$new_n24"/>
				<path id="5" net_name="$abc$195$new_n21"/>
				<path id="6" net_name="a[1]"/>
				<path id="7" net_name="b[2]"/>
				<path id="8" net_name="a[3]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n21"/>
			</output_nets>
			<bitstream path_id="5">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="$abc$195$new_n20"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[3]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="sum[3]"/>
				<path id="7" net_name="$abc$195$new_n24"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[1]"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="sum[3]"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="b[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="a[2]"/>
				<path id="5" net_name="b[3]"/>
				<path id="6" net_name="b[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="6">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__1_"/>
				<instance level="2" name="mem_right_ipin_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="b[1]"/>
				<path id="1" net_name="cout"/>
				<path id="2" net_name="a[0]"/>
				<path id="3" net_name="$abc$195$new_n23"/>
				<path id="4" net_name="b[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n24"/>
				<path id="7" net_name="$abc$195$new_n21"/>
				<path id="8" net_name="a[1]"/>
				<path id="9" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[1]"/>
			</output_nets>
			<bitstream path_id="8">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cby_1__2_" hierarchy_level="1">
		<bitstream_block name="mem_right_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="$abc$195$new_n24"/>
				<path id="7" net_name="a[0]"/>
				<path id="8" net_name="a[1]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="cin"/>
			</output_nets>
			<bitstream path_id="2">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="b[3]"/>
				<path id="7" net_name="b[3]"/>
				<path id="8" net_name="$abc$195$new_n20"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
			</output_nets>
			<bitstream path_id="0">
				<bit memory_port="mem_out[0]" value="1"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="1"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="b[3]"/>
				<path id="6" net_name="sum[3]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="a[0]"/>
			</output_nets>
			<bitstream path_id="9">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="1"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="sum[3]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="b[0]"/>
			</output_nets>
			<bitstream path_id="8">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="1"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[2]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="sum[1]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="sum[1]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="$abc$195$new_n24"/>
				<path id="7" net_name="a[0]"/>
				<path id="8" net_name="a[1]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="$abc$195$new_n24"/>
				<path id="7" net_name="a[0]"/>
				<path id="8" net_name="$abc$195$new_n20"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="b[3]"/>
				<path id="6" net_name="$abc$195$new_n20"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="sum[3]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="a[0]"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[2]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[0]"/>
				<path id="7" net_name="b[2]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="sum[1]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[1]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="$abc$195$new_n24"/>
				<path id="7" net_name="a[0]"/>
				<path id="8" net_name="a[1]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="$abc$195$new_n24"/>
				<path id="6" net_name="b[3]"/>
				<path id="7" net_name="b[3]"/>
				<path id="8" net_name="$abc$195$new_n20"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[3]"/>
				<path id="5" net_name="b[3]"/>
				<path id="6" net_name="sum[3]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="a[0]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="sum[3]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="b[2]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_1__2_"/>
				<instance level="2" name="mem_right_ipin_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="$abc$195$new_n17"/>
				<path id="1" net_name="b[1]"/>
				<path id="2" net_name="cin"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[2]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="sum[1]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cby_2__1_" hierarchy_level="1">
		<bitstream_block name="mem_right_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__1_"/>
				<instance level="2" name="mem_right_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__1_"/>
				<instance level="2" name="mem_right_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__1_"/>
				<instance level="2" name="mem_right_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[2]"/>
				<path id="7" net_name="sum[0]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__1_"/>
				<instance level="2" name="mem_right_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[2]"/>
				<path id="5" net_name="sum[0]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[1]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__1_"/>
				<instance level="2" name="mem_right_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[3]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__1_"/>
				<instance level="2" name="mem_right_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cby_2__2_" hierarchy_level="1">
		<bitstream_block name="mem_right_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__2_"/>
				<instance level="2" name="mem_right_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[3]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__2_"/>
				<instance level="2" name="mem_right_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="sum[0]"/>
				<path id="8" net_name="b[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__2_"/>
				<instance level="2" name="mem_right_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__2_"/>
				<instance level="2" name="mem_right_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="b[2]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__2_"/>
				<instance level="2" name="mem_right_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="b[2]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="b[1]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_2__2_"/>
				<instance level="2" name="mem_right_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cby_3__1_" hierarchy_level="1">
		<bitstream_block name="mem_left_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_left_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[0]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="sum[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="b[0]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="sum[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="b[0]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="sum[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="b[0]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="sum[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__1_"/>
				<instance level="2" name="mem_right_ipin_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="b[0]"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	<bitstream_block name="cby_3__2_" hierarchy_level="1">
		<bitstream_block name="mem_left_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_left_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_0"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_1"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_2"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="sum[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_3"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_4"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_5"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_6"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_7"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="sum[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_8"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="sum[3]"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_9"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_10" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_10"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_11" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_11"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="a[0]"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_12" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_12"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="a[0]"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="a[0]"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_13" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_13"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="sum[3]"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_14" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_14"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_15" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top"/>
				<instance level="1" name="cby_3__2_"/>
				<instance level="2" name="mem_right_ipin_15"/>
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped"/>
				<path id="1" net_name="unmapped"/>
				<path id="2" net_name="unmapped"/>
				<path id="3" net_name="unmapped"/>
				<path id="4" net_name="unmapped"/>
				<path id="5" net_name="unmapped"/>
				<path id="6" net_name="unmapped"/>
				<path id="7" net_name="unmapped"/>
				<path id="8" net_name="unmapped"/>
				<path id="9" net_name="unmapped"/>
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped"/>
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0"/>
				<bit memory_port="mem_out[1]" value="0"/>
				<bit memory_port="mem_out[2]" value="0"/>
				<bit memory_port="mem_out[3]" value="0"/>
			</bitstream>
		</bitstream_block>
	</bitstream_block>
</bitstream_block>
