{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 " "Warning: * pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." {  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 1 1 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll clk\[0\] sdram_clk_~output " "Warning: PLL \"*\" output port * feeds output pin \"*\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } {  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 1 1 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "" 0 -1}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "vdu:vdu\|vdu_ram_2k_attr:ram_2k_attr\|mem " "Warning (276021): Created node \"vdu:vdu\|vdu_ram_2k_attr:ram_2k_attr\|mem\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "../../../cores/vdu/rtl/vdu_ram_2k_attr.v" "mem" { Text "/home/zeus/zet/cores/vdu/rtl/vdu_ram_2k_attr.v" 30 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 1 0 "" 0 -1}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "vdu:vdu\|vdu_ram_2k_char:ram_2k_char\|mem " "Warning (276021): Created node \"vdu:vdu\|vdu_ram_2k_char:ram_2k_char\|mem\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "../../../cores/vdu/rtl/vdu_ram_2k_char.v" "mem" { Text "/home/zeus/zet/cores/vdu/rtl/vdu_ram_2k_char.v" 30 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 1 0 "" 0 -1}
