5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd casez2.vcd -o casez2.cdd -v casez2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" casez2.v 1 39 1
2 1 6 9000a 7 1 100c 0 0 8 9 ir
2 2 6 9000a 0 2a 1000 0 0 8 26 aa aa
2 3 6 9000a e 29 100a 1 2 1 26 2
2 4 8 4000e 1 0 21000 0 0 8 28 ff 7f
2 5 7 9000a 1f 1 100e 0 0 8 9 ir
2 6 8 0 6 2f 100e 4 5 1 26 1102
2 7 9 4000e 1 0 21000 0 0 8 28 ff 1f
2 8 9 0 5 2f 1006 7 5 1 26 102
2 9 10 4000e 1 0 21000 0 0 8 28 ff 7
2 10 10 0 5 2f 1006 9 5 1 26 102
2 11 11 4000e 1 0 21000 0 0 8 28 ff 1
2 12 11 0 5 2f 100e 11 5 1 26 1102
2 13 12 4000e 1 0 21000 0 0 8 28 7f 0
2 14 12 0 4 2f 100e 13 5 1 26 1102
2 15 13 4000e 1 0 21000 0 0 8 28 1f 0
2 16 13 0 3 2f 100e 15 5 1 26 1102
2 17 14 4000e 1 0 21000 0 0 8 28 7 0
2 18 14 0 2 2f 100e 17 5 1 26 1102
2 19 15 4000e 1 0 21004 0 0 8 16 0 0
2 20 15 0 1 2f 104a 19 5 1 26 1002
2 21 15 1b001e 1 0 61008 0 0 3 20 15
2 22 15 130017 0 1 1400 0 0 3 9 state
2 23 15 13001e 1 37 a 21 22
2 24 14 1b001e 1 0 61008 0 0 3 20 14
2 25 14 130017 0 1 1400 0 0 3 9 state
2 26 14 13001e 1 37 a 24 25
2 27 13 1b001e 1 0 61008 0 0 3 20 11
2 28 13 130017 0 1 1400 0 0 3 9 state
2 29 13 13001e 1 37 a 27 28
2 30 12 1b001e 1 0 61008 0 0 3 20 10
2 31 12 130017 0 1 1400 0 0 3 9 state
2 32 12 13001e 1 37 a 30 31
2 33 11 1b001e 1 0 61008 0 0 3 20 5
2 34 11 130017 0 1 1400 0 0 3 9 state
2 35 11 13001e 1 37 a 33 34
2 36 10 1b001e 0 0 61010 0 0 3 20 4
2 37 10 130017 0 1 1400 0 0 3 9 state
2 38 10 13001e 0 37 22 36 37
2 39 9 1b001e 0 0 61010 0 0 3 20 1
2 40 9 130017 0 1 1400 0 0 3 9 state
2 41 9 13001e 0 37 22 39 40
2 42 8 1b001e 1 0 61004 0 0 3 16 0
2 43 8 130017 0 1 1400 0 0 3 9 state
2 44 8 13001e 1 37 6 42 43
1 ir 3 3000a 1 0 7 0 8 25 2faa faa
1 state 4 83000a 1 0 2 0 3 25 732a
4 23 6 3 3
4 20 4 23 3
4 26 6 3 3
4 18 0 26 20
4 29 6 3 3
4 16 0 29 18
4 32 6 3 3
4 14 0 32 16
4 35 6 3 3
4 12 0 35 14
4 38 6 3 3
4 10 0 38 12
4 41 6 3 3
4 8 0 41 10
4 44 6 3 3
4 6 0 44 8
4 3 1 6 0
3 1 main.$u0 "main.$u0" casez2.v 0 37 1
