// Seed: 149393804
module module_0 (
    input wire id_0,
    output uwire id_1,
    input wand id_2,
    input uwire id_3,
    output supply0 id_4,
    output wire id_5,
    input tri0 id_6,
    output wand id_7,
    output tri0 id_8,
    output wor id_9,
    output wand id_10
);
  id_12(
      id_8
  );
endmodule
macromodule module_1 (
    input uwire id_0,
    input wand id_1,
    output wire id_2,
    output wand id_3,
    input uwire id_4,
    output tri id_5,
    input uwire id_6,
    output supply1 id_7
);
  wire id_9;
  supply1 id_10 = 1;
  wire id_11;
  tri id_12;
  xnor (id_2, id_1, id_6, id_4);
  assign id_12 = 1;
  assign id_2  = 1;
  module_0(
      id_4, id_3, id_4, id_4, id_5, id_3, id_4, id_2, id_5, id_7, id_2
  );
endmodule
