<div id="pf303" class="pf w0 h0" data-page-no="303"><div class="pc pc303 w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg303.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 41</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">General-Purpose Input/Output (GPIO)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws281">41.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">The general-purpose input and output (GPIO) module communicates to the processor</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0 ws0">core via a zero wait state interface for maximum pin performance. The GPIO registers</div><div class="t m0 x9 hf y132f ff3 fs5 fc0 sc0 ls0 ws0">support 8-bit, 16-bit or 32-bit accesses.</div><div class="t m0 x9 hf y1da0 ff3 fs5 fc0 sc0 ls0 ws0">The GPIO data direction and output data registers control the direction and output data of</div><div class="t m0 x9 hf y1331 ff3 fs5 fc0 sc0 ls0 ws0">each pin when the pin is configured for the GPIO function. The GPIO input data register</div><div class="t m0 x9 hf y1332 ff3 fs5 fc0 sc0 ls0 ws0">displays the logic value on each pin when the pin is configured for any digital function,</div><div class="t m0 x9 hf y39c0 ff3 fs5 fc0 sc0 ls0 ws0">provided the corresponding Port Control and Interrupt module for that pin is enabled.</div><div class="t m0 x9 hf ya68 ff3 fs5 fc0 sc0 ls0 ws0">Efficient bit manipulation of the general-purpose outputs is supported through the</div><div class="t m0 x9 hf y2c9d ff3 fs5 fc0 sc0 ls0 ws0">addition of set, clear, and toggle write-only registers for each port output data register.</div><div class="t m0 x9 he y43e7 ff1 fs1 fc0 sc0 ls0 ws18f">41.1.1 Features</div><div class="t m0 x33 hf y43e8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Features of the GPIO module include:</div><div class="t m0 x2 hf y43e9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Pin input data register visible in all digital pin-multiplexing modes</div><div class="t m0 x2 hf y43ea ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Pin output data register with corresponding set/clear/toggle registers</div><div class="t m0 x2 hf y43eb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Pin data direction register</div><div class="t m0 x2 hf y43ec ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Zero wait state access to GPIO registers through IOPORT</div><div class="t m0 x10e h8 y43ed ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y43ee ff3 fs5 fc0 sc0 ls0 ws0">GPIO module is clocked by system clock.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>771</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
