

================================================================
== Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Wed Apr  3 15:48:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %x_V_dest_V, i1 %x_V_id_V, i1 %x_V_last_V, i1 %x_V_user_V, i4 %x_V_strb_V, i4 %x_V_keep_V, i32 %x_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y_V_dest_V, i1 %y_V_id_V, i1 %y_V_last_V, i1 %y_V_user_V, i4 %y_V_strb_V, i4 %y_V_keep_V, i32 %y_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_2"   --->   Operation 12 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_8"   --->   Operation 13 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_9"   --->   Operation 14 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_5"   --->   Operation 15 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_6"   --->   Operation 16 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_7"   --->   Operation 17 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_4"   --->   Operation 18 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_10"   --->   Operation 19 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_1"   --->   Operation 20 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_3"   --->   Operation 21 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read"   --->   Operation 22 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %LowFreq_Shift_Accumulate_Loop"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:31]   --->   Operation 24 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i44 %empty" [filt.cpp:31]   --->   Operation 25 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i44 %empty" [filt.cpp:31]   --->   Operation 26 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i44 %empty" [filt.cpp:31]   --->   Operation 27 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i44 %empty" [filt.cpp:31]   --->   Operation 28 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i44 %empty" [filt.cpp:31]   --->   Operation 29 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i44 %empty" [filt.cpp:31]   --->   Operation 30 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i44 %empty" [filt.cpp:31]   --->   Operation 31 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %tmp_data" [filt.cpp:42]   --->   Operation 32 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:38]   --->   Operation 33 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:38]   --->   Operation 34 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load" [filt.cpp:38]   --->   Operation 35 'sext' 'sext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:38]   --->   Operation 36 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load" [filt.cpp:38]   --->   Operation 37 'sext' 'sext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:38]   --->   Operation 38 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load" [filt.cpp:42]   --->   Operation 39 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (6.91ns)   --->   "%mul_ln42_1 = mul i32 %sext_ln38_6, i32 %gmem_addr_read_20" [filt.cpp:42]   --->   Operation 40 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [2/2] (6.91ns)   --->   "%mul_ln42_2 = mul i32 %sext_ln42_2, i32 %gmem_addr_read_14" [filt.cpp:42]   --->   Operation 41 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [2/2] (6.91ns)   --->   "%mul_ln42_10 = mul i32 %sext_ln38_7, i32 %gmem_addr_read_11" [filt.cpp:42]   --->   Operation 42 'mul' 'mul_ln42_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:38]   --->   Operation 43 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:38]   --->   Operation 44 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:38]   --->   Operation 45 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %trunc_ln42, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:43]   --->   Operation 46 'store' 'store_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_last, void %cleanup.cont, void %while.end.exitStub" [filt.cpp:31]   --->   Operation 47 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filt.cpp:18]   --->   Operation 48 'specpipeline' 'specpipeline_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filt.cpp:18]   --->   Operation 49 'specloopname' 'specloopname_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln18 = br void %LowFreq_Shift_Accumulate_Loop" [filt.cpp:18]   --->   Operation 50 'br' 'br_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg" [filt.cpp:38]   --->   Operation 51 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_load" [filt.cpp:42]   --->   Operation 52 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %trunc_ln42" [filt.cpp:42]   --->   Operation 53 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:38]   --->   Operation 54 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load" [filt.cpp:38]   --->   Operation 55 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:38]   --->   Operation 56 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load" [filt.cpp:38]   --->   Operation 57 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:38]   --->   Operation 58 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load" [filt.cpp:38]   --->   Operation 59 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:38]   --->   Operation 60 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load" [filt.cpp:38]   --->   Operation 61 'sext' 'sext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:38]   --->   Operation 62 'load' 'filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load" [filt.cpp:38]   --->   Operation 63 'sext' 'sext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load" [filt.cpp:38]   --->   Operation 64 'sext' 'sext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (6.91ns)   --->   "%mul_ln42 = mul i32 %gmem_addr_read_21, i32 %sext_ln42" [filt.cpp:42]   --->   Operation 65 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/2] (6.91ns)   --->   "%mul_ln42_1 = mul i32 %sext_ln38_6, i32 %gmem_addr_read_20" [filt.cpp:42]   --->   Operation 66 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/2] (6.91ns)   --->   "%mul_ln42_2 = mul i32 %sext_ln42_2, i32 %gmem_addr_read_14" [filt.cpp:42]   --->   Operation 67 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [2/2] (6.91ns)   --->   "%mul_ln42_3 = mul i32 %sext_ln42_1, i32 %gmem_addr_read_19" [filt.cpp:42]   --->   Operation 68 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [2/2] (6.91ns)   --->   "%mul_ln42_4 = mul i32 %sext_ln38_5, i32 %gmem_addr_read_18" [filt.cpp:42]   --->   Operation 69 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln42_5 = mul i32 %sext_ln38_2, i32 %gmem_addr_read_17" [filt.cpp:42]   --->   Operation 70 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln42_6 = mul i32 %sext_ln38_3, i32 %gmem_addr_read_16" [filt.cpp:42]   --->   Operation 71 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [2/2] (6.91ns)   --->   "%mul_ln42_7 = mul i32 %sext_ln38_4, i32 %gmem_addr_read_15" [filt.cpp:42]   --->   Operation 72 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [2/2] (6.91ns)   --->   "%mul_ln42_8 = mul i32 %sext_ln38, i32 %gmem_addr_read_13" [filt.cpp:42]   --->   Operation 73 'mul' 'mul_ln42_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln42_9 = mul i32 %sext_ln38_1, i32 %gmem_addr_read_12" [filt.cpp:42]   --->   Operation 74 'mul' 'mul_ln42_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln42_10 = mul i32 %sext_ln38_7, i32 %gmem_addr_read_11" [filt.cpp:42]   --->   Operation 75 'mul' 'mul_ln42_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg" [filt.cpp:38]   --->   Operation 76 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:38]   --->   Operation 77 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:38]   --->   Operation 78 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:38]   --->   Operation 79 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:38]   --->   Operation 80 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:38]   --->   Operation 81 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 82 [1/2] (6.91ns)   --->   "%mul_ln42 = mul i32 %gmem_addr_read_21, i32 %sext_ln42" [filt.cpp:42]   --->   Operation 82 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (6.91ns)   --->   "%mul_ln42_3 = mul i32 %sext_ln42_1, i32 %gmem_addr_read_19" [filt.cpp:42]   --->   Operation 83 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (6.91ns)   --->   "%mul_ln42_4 = mul i32 %sext_ln38_5, i32 %gmem_addr_read_18" [filt.cpp:42]   --->   Operation 84 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (6.91ns)   --->   "%mul_ln42_5 = mul i32 %sext_ln38_2, i32 %gmem_addr_read_17" [filt.cpp:42]   --->   Operation 85 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln42_6 = mul i32 %sext_ln38_3, i32 %gmem_addr_read_16" [filt.cpp:42]   --->   Operation 86 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/2] (6.91ns)   --->   "%mul_ln42_7 = mul i32 %sext_ln38_4, i32 %gmem_addr_read_15" [filt.cpp:42]   --->   Operation 87 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/2] (6.91ns)   --->   "%mul_ln42_8 = mul i32 %sext_ln38, i32 %gmem_addr_read_13" [filt.cpp:42]   --->   Operation 88 'mul' 'mul_ln42_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (6.91ns)   --->   "%mul_ln42_9 = mul i32 %sext_ln38_1, i32 %gmem_addr_read_12" [filt.cpp:42]   --->   Operation 89 'mul' 'mul_ln42_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_6 = add i32 %mul_ln42_10, i32 %mul_ln42_2" [filt.cpp:42]   --->   Operation 90 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln42_7 = add i32 %add_ln42_6, i32 %mul_ln42_1" [filt.cpp:42]   --->   Operation 91 'add' 'add_ln42_7' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %mul_ln42_3, i32 %mul_ln42" [filt.cpp:42]   --->   Operation 92 'add' 'add_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_1 = add i32 %mul_ln42_9, i32 %mul_ln42_5" [filt.cpp:42]   --->   Operation 93 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln42_2 = add i32 %add_ln42_1, i32 %mul_ln42_8" [filt.cpp:42]   --->   Operation 94 'add' 'add_ln42_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln42_4 = add i32 %mul_ln42_7, i32 %mul_ln42_4" [filt.cpp:42]   --->   Operation 95 'add' 'add_ln42_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_5 = add i32 %add_ln42_4, i32 %mul_ln42_6" [filt.cpp:42]   --->   Operation 96 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln42_8 = add i32 %add_ln42_7, i32 %add_ln42_5" [filt.cpp:42]   --->   Operation 97 'add' 'add_ln42_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.37>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_3 = add i32 %add_ln42_2, i32 %add_ln42" [filt.cpp:42]   --->   Operation 98 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%lowfreq_accumulate = add i32 %add_ln42_8, i32 %add_ln42_3" [filt.cpp:42]   --->   Operation 99 'add' 'lowfreq_accumulate' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (1.00ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %lowfreq_accumulate, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:52]   --->   Operation 100 'write' 'write_ln52' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (tmp_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gmem_addr_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_lowfreq_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0                                (specaxissidechannel) [ 000000]
specaxissidechannel_ln0                                (specaxissidechannel) [ 000000]
specinterface_ln0                                      (specinterface      ) [ 000000]
specinterface_ln0                                      (specinterface      ) [ 000000]
gmem_addr_read_11                                      (read               ) [ 011000]
gmem_addr_read_12                                      (read               ) [ 011100]
gmem_addr_read_13                                      (read               ) [ 011100]
gmem_addr_read_15                                      (read               ) [ 011100]
gmem_addr_read_16                                      (read               ) [ 011100]
gmem_addr_read_17                                      (read               ) [ 011100]
gmem_addr_read_18                                      (read               ) [ 011100]
gmem_addr_read_19                                      (read               ) [ 011100]
gmem_addr_read_14                                      (read               ) [ 011000]
gmem_addr_read_20                                      (read               ) [ 011000]
gmem_addr_read_21                                      (read               ) [ 011100]
br_ln0                                                 (br                 ) [ 000000]
empty                                                  (read               ) [ 000000]
tmp_data                                               (extractvalue       ) [ 000000]
tmp_keep                                               (extractvalue       ) [ 011111]
tmp_strb                                               (extractvalue       ) [ 011111]
tmp_user                                               (extractvalue       ) [ 011111]
tmp_last                                               (extractvalue       ) [ 011111]
tmp_id                                                 (extractvalue       ) [ 011111]
tmp_dest                                               (extractvalue       ) [ 011111]
trunc_ln42                                             (trunc              ) [ 011000]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load (load               ) [ 011000]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load (load               ) [ 000000]
sext_ln38_6                                            (sext               ) [ 011000]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load (load               ) [ 000000]
sext_ln38_7                                            (sext               ) [ 011000]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load (load               ) [ 000000]
sext_ln42_2                                            (sext               ) [ 011000]
store_ln38                                             (store              ) [ 000000]
store_ln38                                             (store              ) [ 000000]
store_ln38                                             (store              ) [ 000000]
store_ln43                                             (store              ) [ 000000]
br_ln31                                                (br                 ) [ 000000]
specpipeline_ln18                                      (specpipeline       ) [ 000000]
specloopname_ln18                                      (specloopname       ) [ 000000]
br_ln18                                                (br                 ) [ 000000]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_load   (load               ) [ 000000]
sext_ln42_1                                            (sext               ) [ 010100]
sext_ln42                                              (sext               ) [ 010100]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load (load               ) [ 000000]
sext_ln38                                              (sext               ) [ 010100]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load (load               ) [ 000000]
sext_ln38_1                                            (sext               ) [ 010100]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load (load               ) [ 000000]
sext_ln38_2                                            (sext               ) [ 010100]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load (load               ) [ 000000]
sext_ln38_3                                            (sext               ) [ 010100]
filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load (load               ) [ 000000]
sext_ln38_4                                            (sext               ) [ 010100]
sext_ln38_5                                            (sext               ) [ 010100]
mul_ln42_1                                             (mul                ) [ 010100]
mul_ln42_2                                             (mul                ) [ 010100]
mul_ln42_10                                            (mul                ) [ 010100]
store_ln38                                             (store              ) [ 000000]
store_ln38                                             (store              ) [ 000000]
store_ln38                                             (store              ) [ 000000]
store_ln38                                             (store              ) [ 000000]
store_ln38                                             (store              ) [ 000000]
store_ln38                                             (store              ) [ 000000]
mul_ln42                                               (mul                ) [ 010010]
mul_ln42_3                                             (mul                ) [ 010010]
mul_ln42_4                                             (mul                ) [ 010010]
mul_ln42_5                                             (mul                ) [ 010010]
mul_ln42_6                                             (mul                ) [ 010010]
mul_ln42_7                                             (mul                ) [ 010010]
mul_ln42_8                                             (mul                ) [ 010010]
mul_ln42_9                                             (mul                ) [ 010010]
add_ln42_6                                             (add                ) [ 000000]
add_ln42_7                                             (add                ) [ 010010]
add_ln42                                               (add                ) [ 010001]
add_ln42_1                                             (add                ) [ 000000]
add_ln42_2                                             (add                ) [ 010001]
add_ln42_4                                             (add                ) [ 000000]
add_ln42_5                                             (add                ) [ 000000]
add_ln42_8                                             (add                ) [ 010001]
add_ln42_3                                             (add                ) [ 000000]
lowfreq_accumulate                                     (add                ) [ 000000]
write_ln52                                             (write              ) [ 000000]
ret_ln0                                                (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem_addr_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem_addr_read_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem_addr_read_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem_addr_read_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem_addr_read_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gmem_addr_read_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gmem_addr_read_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gmem_addr_read_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="gmem_addr_read_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="gmem_addr_read_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="gmem_addr_read_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="y_V_data_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="y_V_keep_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="y_V_strb_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="y_V_user_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="y_V_last_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="y_V_id_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="y_V_dest_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_5">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_6">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_7">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_8">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_9">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="gmem_addr_read_11_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_11/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="gmem_addr_read_12_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_12/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="gmem_addr_read_13_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_13/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gmem_addr_read_15_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_15/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="gmem_addr_read_16_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_16/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gmem_addr_read_17_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_17/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="gmem_addr_read_18_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_18/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="gmem_addr_read_19_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_19/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="gmem_addr_read_14_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_14/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gmem_addr_read_20_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_20/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="gmem_addr_read_21_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_21/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="empty_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="44" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="0" index="3" bw="4" slack="0"/>
<pin id="171" dir="0" index="4" bw="1" slack="0"/>
<pin id="172" dir="0" index="5" bw="1" slack="0"/>
<pin id="173" dir="0" index="6" bw="1" slack="0"/>
<pin id="174" dir="0" index="7" bw="1" slack="0"/>
<pin id="175" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln52_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="4" slack="0"/>
<pin id="189" dir="0" index="4" bw="1" slack="0"/>
<pin id="190" dir="0" index="5" bw="1" slack="0"/>
<pin id="191" dir="0" index="6" bw="1" slack="0"/>
<pin id="192" dir="0" index="7" bw="1" slack="0"/>
<pin id="193" dir="0" index="8" bw="32" slack="0"/>
<pin id="194" dir="0" index="9" bw="4" slack="4"/>
<pin id="195" dir="0" index="10" bw="4" slack="4"/>
<pin id="196" dir="0" index="11" bw="1" slack="4"/>
<pin id="197" dir="0" index="12" bw="1" slack="4"/>
<pin id="198" dir="0" index="13" bw="1" slack="4"/>
<pin id="199" dir="0" index="14" bw="1" slack="4"/>
<pin id="200" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_2/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_10/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_3/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_4/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_5/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_6/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_7/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_8/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_9/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_data_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="44" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_keep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="44" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_strb_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="44" slack="0"/>
<pin id="266" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_user_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="44" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_last_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="44" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_id_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="44" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_dest_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="44" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln42_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln38_6_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_6/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln38_7_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_7/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln42_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_2/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln38_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln38_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln38_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln43_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_load/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln42_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln42_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln38_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln38_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_1/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln38_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln38_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_3/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln38_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_4/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln38_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_5/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln38_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln38_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln38_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln38_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="16" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln38_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln38_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln42_6_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_6/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln42_7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_7/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln42_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="32" slack="1"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln42_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="1"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln42_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="1"/>
<pin id="460" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln42_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_4/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln42_5_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="1"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_5/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln42_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_8/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln42_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_3/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="lowfreq_accumulate_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lowfreq_accumulate/5 "/>
</bind>
</comp>

<comp id="486" class="1005" name="gmem_addr_read_11_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_11 "/>
</bind>
</comp>

<comp id="491" class="1005" name="gmem_addr_read_12_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_12 "/>
</bind>
</comp>

<comp id="496" class="1005" name="gmem_addr_read_13_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_13 "/>
</bind>
</comp>

<comp id="501" class="1005" name="gmem_addr_read_15_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_15 "/>
</bind>
</comp>

<comp id="506" class="1005" name="gmem_addr_read_16_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_16 "/>
</bind>
</comp>

<comp id="511" class="1005" name="gmem_addr_read_17_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_17 "/>
</bind>
</comp>

<comp id="516" class="1005" name="gmem_addr_read_18_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_18 "/>
</bind>
</comp>

<comp id="521" class="1005" name="gmem_addr_read_19_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_19 "/>
</bind>
</comp>

<comp id="526" class="1005" name="gmem_addr_read_14_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_14 "/>
</bind>
</comp>

<comp id="531" class="1005" name="gmem_addr_read_20_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_20 "/>
</bind>
</comp>

<comp id="536" class="1005" name="gmem_addr_read_21_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_21 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_keep_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="4"/>
<pin id="543" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="tmp_keep "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_strb_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="4"/>
<pin id="548" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="tmp_strb "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_user_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="4"/>
<pin id="553" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_user "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_last_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="4"/>
<pin id="558" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_id_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="4"/>
<pin id="563" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_id "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_dest_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="4"/>
<pin id="568" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_dest "/>
</bind>
</comp>

<comp id="571" class="1005" name="trunc_ln42_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="576" class="1005" name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load "/>
</bind>
</comp>

<comp id="582" class="1005" name="sext_ln38_6_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38_6 "/>
</bind>
</comp>

<comp id="587" class="1005" name="sext_ln38_7_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38_7 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sext_ln42_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="sext_ln42_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="sext_ln42_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42 "/>
</bind>
</comp>

<comp id="607" class="1005" name="sext_ln38_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38 "/>
</bind>
</comp>

<comp id="612" class="1005" name="sext_ln38_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="sext_ln38_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38_2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="sext_ln38_3_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38_3 "/>
</bind>
</comp>

<comp id="627" class="1005" name="sext_ln38_4_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38_4 "/>
</bind>
</comp>

<comp id="632" class="1005" name="sext_ln38_5_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38_5 "/>
</bind>
</comp>

<comp id="637" class="1005" name="mul_ln42_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="mul_ln42_2_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_2 "/>
</bind>
</comp>

<comp id="647" class="1005" name="mul_ln42_10_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_10 "/>
</bind>
</comp>

<comp id="652" class="1005" name="mul_ln42_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42 "/>
</bind>
</comp>

<comp id="657" class="1005" name="mul_ln42_3_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_3 "/>
</bind>
</comp>

<comp id="662" class="1005" name="mul_ln42_4_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_4 "/>
</bind>
</comp>

<comp id="667" class="1005" name="mul_ln42_5_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_5 "/>
</bind>
</comp>

<comp id="672" class="1005" name="mul_ln42_6_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_6 "/>
</bind>
</comp>

<comp id="677" class="1005" name="mul_ln42_7_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_7 "/>
</bind>
</comp>

<comp id="682" class="1005" name="mul_ln42_8_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_8 "/>
</bind>
</comp>

<comp id="687" class="1005" name="mul_ln42_9_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_9 "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln42_7_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_7 "/>
</bind>
</comp>

<comp id="697" class="1005" name="add_ln42_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln42_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_2 "/>
</bind>
</comp>

<comp id="707" class="1005" name="add_ln42_8_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="88" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="88" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="88" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="88" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="88" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="88" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="88" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="88" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="88" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="88" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="90" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="166" pin=6"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="166" pin=7"/></net>

<net id="201"><net_src comp="98" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="213"><net_src comp="154" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="148" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="100" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="259"><net_src comp="166" pin="8"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="166" pin="8"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="166" pin="8"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="166" pin="8"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="166" pin="8"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="166" pin="8"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="166" pin="8"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="256" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="62" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="304"><net_src comp="66" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="313"><net_src comp="68" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="323"><net_src comp="292" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="301" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="310" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="284" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="359"><net_src comp="52" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="409"><net_src comp="356" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="365" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="374" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="383" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="392" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="60" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="448"><net_src comp="440" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="485"><net_src comp="480" pin="2"/><net_sink comp="184" pin=8"/></net>

<net id="489"><net_src comp="100" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="494"><net_src comp="106" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="499"><net_src comp="112" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="504"><net_src comp="118" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="509"><net_src comp="124" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="514"><net_src comp="130" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="519"><net_src comp="136" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="524"><net_src comp="142" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="529"><net_src comp="148" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="534"><net_src comp="154" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="539"><net_src comp="160" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="544"><net_src comp="260" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="184" pin=9"/></net>

<net id="549"><net_src comp="264" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="184" pin=10"/></net>

<net id="554"><net_src comp="268" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="184" pin=11"/></net>

<net id="559"><net_src comp="272" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="184" pin=12"/></net>

<net id="564"><net_src comp="276" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="184" pin=13"/></net>

<net id="569"><net_src comp="280" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="184" pin=14"/></net>

<net id="574"><net_src comp="284" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="579"><net_src comp="288" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="585"><net_src comp="296" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="590"><net_src comp="305" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="595"><net_src comp="314" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="600"><net_src comp="347" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="605"><net_src comp="352" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="610"><net_src comp="360" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="615"><net_src comp="369" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="620"><net_src comp="378" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="625"><net_src comp="387" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="630"><net_src comp="396" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="635"><net_src comp="401" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="640"><net_src comp="209" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="645"><net_src comp="214" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="650"><net_src comp="219" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="655"><net_src comp="252" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="660"><net_src comp="224" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="665"><net_src comp="228" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="670"><net_src comp="232" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="675"><net_src comp="236" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="680"><net_src comp="240" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="685"><net_src comp="244" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="690"><net_src comp="248" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="695"><net_src comp="444" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="700"><net_src comp="449" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="705"><net_src comp="457" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="710"><net_src comp="471" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="480" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V_data_V | {5 }
	Port: y_V_keep_V | {5 }
	Port: y_V_strb_V | {5 }
	Port: y_V_user_V | {5 }
	Port: y_V_last_V | {5 }
	Port: y_V_id_V | {5 }
	Port: y_V_dest_V | {5 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg | {2 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg_1 | {2 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg_2 | {2 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg_3 | {2 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg_4 | {2 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg_5 | {2 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg_6 | {1 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg_7 | {1 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg_8 | {1 }
	Port: filt_stream_int_stream_axis_0_lowfreq_shift_reg_9 | {1 }
 - Input state : 
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_data_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_keep_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_strb_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_user_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_last_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_id_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_dest_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_3 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_1 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_10 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_4 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_7 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_6 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_5 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_9 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_8 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_2 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg_1 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg_2 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg_3 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg_4 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg_5 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg_6 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg_7 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg_8 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_lowfreq_shift_reg_9 | {1 }
  - Chain level:
	State 1
		trunc_ln42 : 1
		sext_ln38_6 : 1
		sext_ln38_7 : 1
		sext_ln42_2 : 1
		mul_ln42_1 : 2
		mul_ln42_2 : 2
		mul_ln42_10 : 2
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln43 : 2
		br_ln31 : 1
	State 2
		sext_ln42_1 : 1
		sext_ln38 : 1
		sext_ln38_1 : 1
		sext_ln38_2 : 1
		sext_ln38_3 : 1
		sext_ln38_4 : 1
		mul_ln42 : 1
		mul_ln42_3 : 2
		mul_ln42_4 : 1
		mul_ln42_5 : 2
		mul_ln42_6 : 2
		mul_ln42_7 : 2
		mul_ln42_8 : 2
		mul_ln42_9 : 2
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
	State 3
		add_ln42_7 : 1
	State 4
		add_ln42_2 : 1
		add_ln42_5 : 1
		add_ln42_8 : 2
	State 5
		lowfreq_accumulate : 1
		write_ln52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_209          |    2    |   165   |    50   |
|          |           grp_fu_214          |    2    |   165   |    50   |
|          |           grp_fu_219          |    2    |   165   |    50   |
|          |           grp_fu_224          |    2    |   165   |    50   |
|          |           grp_fu_228          |    2    |   165   |    50   |
|    mul   |           grp_fu_232          |    2    |   165   |    50   |
|          |           grp_fu_236          |    2    |   165   |    50   |
|          |           grp_fu_240          |    2    |   165   |    50   |
|          |           grp_fu_244          |    2    |   165   |    50   |
|          |           grp_fu_248          |    2    |   165   |    50   |
|          |           grp_fu_252          |    2    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln42_6_fu_440       |    0    |    0    |    32   |
|          |       add_ln42_7_fu_444       |    0    |    0    |    32   |
|          |        add_ln42_fu_449        |    0    |    0    |    39   |
|          |       add_ln42_1_fu_453       |    0    |    0    |    32   |
|    add   |       add_ln42_2_fu_457       |    0    |    0    |    32   |
|          |       add_ln42_4_fu_462       |    0    |    0    |    39   |
|          |       add_ln42_5_fu_466       |    0    |    0    |    32   |
|          |       add_ln42_8_fu_471       |    0    |    0    |    32   |
|          |       add_ln42_3_fu_476       |    0    |    0    |    32   |
|          |   lowfreq_accumulate_fu_480   |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          | gmem_addr_read_11_read_fu_100 |    0    |    0    |    0    |
|          | gmem_addr_read_12_read_fu_106 |    0    |    0    |    0    |
|          | gmem_addr_read_13_read_fu_112 |    0    |    0    |    0    |
|          | gmem_addr_read_15_read_fu_118 |    0    |    0    |    0    |
|          | gmem_addr_read_16_read_fu_124 |    0    |    0    |    0    |
|   read   | gmem_addr_read_17_read_fu_130 |    0    |    0    |    0    |
|          | gmem_addr_read_18_read_fu_136 |    0    |    0    |    0    |
|          | gmem_addr_read_19_read_fu_142 |    0    |    0    |    0    |
|          | gmem_addr_read_14_read_fu_148 |    0    |    0    |    0    |
|          | gmem_addr_read_20_read_fu_154 |    0    |    0    |    0    |
|          | gmem_addr_read_21_read_fu_160 |    0    |    0    |    0    |
|          |       empty_read_fu_166       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln52_write_fu_184    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_data_fu_256        |    0    |    0    |    0    |
|          |        tmp_keep_fu_260        |    0    |    0    |    0    |
|          |        tmp_strb_fu_264        |    0    |    0    |    0    |
|extractvalue|        tmp_user_fu_268        |    0    |    0    |    0    |
|          |        tmp_last_fu_272        |    0    |    0    |    0    |
|          |         tmp_id_fu_276         |    0    |    0    |    0    |
|          |        tmp_dest_fu_280        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln42_fu_284       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln38_6_fu_296      |    0    |    0    |    0    |
|          |       sext_ln38_7_fu_305      |    0    |    0    |    0    |
|          |       sext_ln42_2_fu_314      |    0    |    0    |    0    |
|          |       sext_ln42_1_fu_347      |    0    |    0    |    0    |
|          |        sext_ln42_fu_352       |    0    |    0    |    0    |
|   sext   |        sext_ln38_fu_360       |    0    |    0    |    0    |
|          |       sext_ln38_1_fu_369      |    0    |    0    |    0    |
|          |       sext_ln38_2_fu_378      |    0    |    0    |    0    |
|          |       sext_ln38_3_fu_387      |    0    |    0    |    0    |
|          |       sext_ln38_4_fu_396      |    0    |    0    |    0    |
|          |       sext_ln38_5_fu_401      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    22   |   1815  |   884   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------+--------+
|                                                              |   FF   |
+--------------------------------------------------------------+--------+
|                      add_ln42_2_reg_702                      |   32   |
|                      add_ln42_7_reg_692                      |   32   |
|                      add_ln42_8_reg_707                      |   32   |
|                       add_ln42_reg_697                       |   32   |
|filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load_reg_576|   16   |
|                   gmem_addr_read_11_reg_486                  |   32   |
|                   gmem_addr_read_12_reg_491                  |   32   |
|                   gmem_addr_read_13_reg_496                  |   32   |
|                   gmem_addr_read_14_reg_526                  |   32   |
|                   gmem_addr_read_15_reg_501                  |   32   |
|                   gmem_addr_read_16_reg_506                  |   32   |
|                   gmem_addr_read_17_reg_511                  |   32   |
|                   gmem_addr_read_18_reg_516                  |   32   |
|                   gmem_addr_read_19_reg_521                  |   32   |
|                   gmem_addr_read_20_reg_531                  |   32   |
|                   gmem_addr_read_21_reg_536                  |   32   |
|                      mul_ln42_10_reg_647                     |   32   |
|                      mul_ln42_1_reg_637                      |   32   |
|                      mul_ln42_2_reg_642                      |   32   |
|                      mul_ln42_3_reg_657                      |   32   |
|                      mul_ln42_4_reg_662                      |   32   |
|                      mul_ln42_5_reg_667                      |   32   |
|                      mul_ln42_6_reg_672                      |   32   |
|                      mul_ln42_7_reg_677                      |   32   |
|                      mul_ln42_8_reg_682                      |   32   |
|                      mul_ln42_9_reg_687                      |   32   |
|                       mul_ln42_reg_652                       |   32   |
|                      sext_ln38_1_reg_612                     |   32   |
|                      sext_ln38_2_reg_617                     |   32   |
|                      sext_ln38_3_reg_622                     |   32   |
|                      sext_ln38_4_reg_627                     |   32   |
|                      sext_ln38_5_reg_632                     |   32   |
|                      sext_ln38_6_reg_582                     |   32   |
|                      sext_ln38_7_reg_587                     |   32   |
|                       sext_ln38_reg_607                      |   32   |
|                      sext_ln42_1_reg_597                     |   32   |
|                      sext_ln42_2_reg_592                     |   32   |
|                       sext_ln42_reg_602                      |   32   |
|                       tmp_dest_reg_566                       |    1   |
|                        tmp_id_reg_561                        |    1   |
|                       tmp_keep_reg_541                       |    4   |
|                       tmp_last_reg_556                       |    1   |
|                       tmp_strb_reg_546                       |    4   |
|                       tmp_user_reg_551                       |    1   |
|                      trunc_ln42_reg_571                      |   16   |
+--------------------------------------------------------------+--------+
|                             Total                            |  1228  |
+--------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_209 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_209 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_214 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_214 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_219 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_219 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_224 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_228 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_232 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_236 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_240 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_244 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_248 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_252 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   544  ||  22.232 ||   126   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1815  |   884  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   126  |
|  Register |    -   |    -   |  1228  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   22   |  3043  |  1010  |
+-----------+--------+--------+--------+--------+
