/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [50:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [25:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~((in_data[16] | celloutsig_0_2z) & (in_data[83] | celloutsig_0_0z[8]));
  assign celloutsig_0_5z = celloutsig_0_2z | ~(celloutsig_0_0z[8]);
  assign celloutsig_0_6z = in_data[10] | ~(celloutsig_0_2z);
  assign celloutsig_1_0z = ~(in_data[137] ^ in_data[180]);
  assign celloutsig_1_4z = ~(in_data[126] ^ in_data[130]);
  assign celloutsig_0_12z = { in_data[66:54], celloutsig_0_8z } / { 1'h1, celloutsig_0_10z[13:1] };
  assign celloutsig_0_8z = { in_data[18], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z } == { celloutsig_0_0z[9:6], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z[44:32], celloutsig_1_0z, celloutsig_1_1z } >= celloutsig_1_2z[28:14];
  assign celloutsig_1_13z = celloutsig_1_2z[38:36] && { celloutsig_1_11z[0], celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_19z = { celloutsig_0_15z[4], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z } && { celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_13z = ! { celloutsig_0_0z[6:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_3z = ! { celloutsig_0_0z[9:5], celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[129:122] < { in_data[136:131], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[57:47] * in_data[52:42];
  assign celloutsig_1_18z = celloutsig_1_3z ? { celloutsig_1_11z[3], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_1z } : { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_5z = celloutsig_1_2z[6] ? in_data[123:115] : { in_data[172:168], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_5z[4:2] != celloutsig_1_7z[21:19];
  assign celloutsig_0_15z = - celloutsig_0_0z[6:1];
  assign celloutsig_1_9z = & celloutsig_1_7z[23:13];
  assign celloutsig_0_1z = | in_data[21:13];
  assign celloutsig_0_2z = | celloutsig_0_0z;
  assign celloutsig_0_10z = { in_data[59:56], celloutsig_0_0z } >> in_data[18:4];
  assign celloutsig_0_18z = { celloutsig_0_15z[1:0], celloutsig_0_6z } >> { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_2z[42:30], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z } >> { celloutsig_1_2z[30:6], celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[120:115], celloutsig_1_4z } ^ in_data[183:177];
  assign celloutsig_1_16z = ~((celloutsig_1_5z[2] & celloutsig_1_0z) | celloutsig_1_9z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_20z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_20z = { celloutsig_0_12z[9], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_13z };
  assign { celloutsig_1_2z[1], celloutsig_1_2z[50:3] } = { celloutsig_1_1z, in_data[150:103] } ^ { celloutsig_1_0z, in_data[167:122], celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_2z[2], celloutsig_1_2z[0] } = 2'h0;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
