{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 16:01:02 2022 " "Info: Processing started: Thu Sep 15 16:01:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trng_impl_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file trng_impl_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRNG_IMPL_3-hardware " "Info: Found design unit 1: TRNG_IMPL_3-hardware" {  } { { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TRNG_IMPL_3 " "Info: Found entity 1: TRNG_IMPL_3" {  } { { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/flipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-hardware " "Info: Found design unit 1: flipflop-hardware" {  } { { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Info: Found entity 1: flipflop" {  } { { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/o_ring.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/o_ring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 O_Ring-hardware " "Info: Found design unit 1: O_Ring-hardware" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 O_Ring " "Info: Found entity 1: O_Ring" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/xor_c.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/xor_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_C-hardware " "Info: Found design unit 1: XOR_C-hardware" {  } { { "../TRNG/XOR_C.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/XOR_C.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XOR_C " "Info: Found entity 1: XOR_C" {  } { { "../TRNG/XOR_C.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/XOR_C.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRNG_IMPL_3 " "Info: Elaborating entity \"TRNG_IMPL_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "O_Ring O_Ring:anel_1_1 " "Info: Elaborating entity \"O_Ring\" for hierarchy \"O_Ring:anel_1_1\"" {  } { { "TRNG_IMPL_3.vhd" "anel_1_1" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:flip_1_1 " "Info: Elaborating entity \"flipflop\" for hierarchy \"flipflop:flip_1_1\"" {  } { { "TRNG_IMPL_3.vhd" "flip_1_1" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_C XOR_C:XOR_1_1 " "Info: Elaborating entity \"XOR_C\" for hierarchy \"XOR_C:XOR_1_1\"" {  } { { "TRNG_IMPL_3.vhd" "XOR_1_1" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_1_2\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_1_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_3_2\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_3_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_4_2\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_4_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_5_2\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_5_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_1_2\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_1_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_3_2\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_3_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_4_2\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_4_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_5_2\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_5_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_1_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_1_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_2_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_2_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_3_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_3_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_4_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_4_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_5_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_5_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_6_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_6_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_7_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_7_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_8_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_8_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_9_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_9_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_10_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_10_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_11_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_11_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_12_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_12_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_13_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_13_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_14_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_14_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_15_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_15_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_16_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_16_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_1_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_1_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_2_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_2_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_3_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_3_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_4_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_4_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_5_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_5_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_6_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_6_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_7_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_7_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_8_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_8_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_9_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_9_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_10_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_10_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_11_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_11_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_12_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_12_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_13_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_13_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_14_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_14_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_15_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_15_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_16_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_16_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Info: Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Info: Implemented 117 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 16:01:07 2022 " "Info: Processing ended: Thu Sep 15 16:01:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 16:01:08 2022 " "Info: Processing started: Thu Sep 15 16:01:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TRNG_IMPL_3 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design TRNG_IMPL_3" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "Critical Warning: No exact pin location assignment(s) for 3 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Info: Pin S0 not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { S0 } } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 8 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node rst (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_1_1\|sig1 " "Info: Destination node O_Ring:anel_1_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_1_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_1_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_2_1\|sig1 " "Info: Destination node O_Ring:anel_2_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_2_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_2_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_3_1\|sig1 " "Info: Destination node O_Ring:anel_3_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_3_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_3_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_4_1\|sig1 " "Info: Destination node O_Ring:anel_4_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_4_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 380 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_5_1\|sig1 " "Info: Destination node O_Ring:anel_5_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_5_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_5_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 373 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_6_1\|sig1 " "Info: Destination node O_Ring:anel_6_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_6_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_6_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 366 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_7_1\|sig1 " "Info: Destination node O_Ring:anel_7_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_7_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_7_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 359 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_8_1\|sig1 " "Info: Destination node O_Ring:anel_8_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_8_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_8_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 352 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_9_1\|sig1 " "Info: Destination node O_Ring:anel_9_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_9_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_9_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_Ring:anel_10_1\|sig1 " "Info: Destination node O_Ring:anel_10_1\|sig1" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_Ring:anel_10_1\|sig1" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_10_1|sig1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.846 ns register register " "Info: Estimated most critical path is register to register delay of 4.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk2 1 REG LAB_X30_Y20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y20; Fanout = 9; REG Node = 'clk2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.691 ns) 4.691 ns O_Ring:anel_1_2\|sig4 2 COMB LOOP LAB_X29_Y20 2 " "Info: 2: + IC(0.000 ns) + CELL(4.691 ns) = 4.691 ns; Loc. = LAB_X29_Y20; Fanout = 2; COMB LOOP Node = 'O_Ring:anel_1_2\|sig4'" { { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_1_2\|sig4 LAB_X29_Y20 " "Info: Loc. = LAB_X29_Y20; Node \"O_Ring:anel_1_2\|sig4\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_1_2|sig4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_1_2\|sig3 LAB_X29_Y20 " "Info: Loc. = LAB_X29_Y20; Node \"O_Ring:anel_1_2\|sig3\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_1_2|sig3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_1_2\|sig2 LAB_X29_Y20 " "Info: Loc. = LAB_X29_Y20; Node \"O_Ring:anel_1_2\|sig2\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_1_2|sig2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_1_2\|sig1 LAB_X29_Y20 " "Info: Loc. = LAB_X29_Y20; Node \"O_Ring:anel_1_2\|sig1\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_1_2|sig1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_1_2|sig4 } "NODE_NAME" } } { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_1_2|sig3 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_1_2|sig2 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_1_2|sig1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.691 ns" { clk2 O_Ring:anel_1_2|sig4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.846 ns flipflop:flip_1_2\|S 3 REG LAB_X29_Y20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.846 ns; Loc. = LAB_X29_Y20; Fanout = 1; REG Node = 'flipflop:flip_1_2\|S'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { O_Ring:anel_1_2|sig4 flipflop:flip_1_2|S } "NODE_NAME" } } { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.846 ns ( 100.00 % ) " "Info: Total cell delay = 4.846 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { clk2 O_Ring:anel_1_2|sig4 flipflop:flip_1_2|S } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0 0 " "Info: Pin \"S0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 16:01:19 2022 " "Info: Processing ended: Thu Sep 15 16:01:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 16:01:21 2022 " "Info: Processing started: Thu Sep 15 16:01:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 16:01:25 2022 " "Info: Processing ended: Thu Sep 15 16:01:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 16:01:27 2022 " "Info: Processing started: Thu Sep 15 16:01:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_14_1\|sig4 " "Warning: Node \"O_Ring:anel_14_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_14_1\|sig1 " "Warning: Node \"O_Ring:anel_14_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_14_1\|sig2 " "Warning: Node \"O_Ring:anel_14_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_14_1\|sig3 " "Warning: Node \"O_Ring:anel_14_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_13_1\|sig4 " "Warning: Node \"O_Ring:anel_13_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_13_1\|sig1 " "Warning: Node \"O_Ring:anel_13_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_13_1\|sig2 " "Warning: Node \"O_Ring:anel_13_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_13_1\|sig3 " "Warning: Node \"O_Ring:anel_13_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_15_1\|sig4 " "Warning: Node \"O_Ring:anel_15_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_15_1\|sig1 " "Warning: Node \"O_Ring:anel_15_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_15_1\|sig2 " "Warning: Node \"O_Ring:anel_15_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_15_1\|sig3 " "Warning: Node \"O_Ring:anel_15_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_16_1\|sig4 " "Warning: Node \"O_Ring:anel_16_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_16_1\|sig1 " "Warning: Node \"O_Ring:anel_16_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_16_1\|sig2 " "Warning: Node \"O_Ring:anel_16_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_16_1\|sig3 " "Warning: Node \"O_Ring:anel_16_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_10_1\|sig4 " "Warning: Node \"O_Ring:anel_10_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_10_1\|sig1 " "Warning: Node \"O_Ring:anel_10_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_10_1\|sig2 " "Warning: Node \"O_Ring:anel_10_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_10_1\|sig3 " "Warning: Node \"O_Ring:anel_10_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_9_1\|sig4 " "Warning: Node \"O_Ring:anel_9_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_9_1\|sig1 " "Warning: Node \"O_Ring:anel_9_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_9_1\|sig2 " "Warning: Node \"O_Ring:anel_9_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_9_1\|sig3 " "Warning: Node \"O_Ring:anel_9_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_11_1\|sig4 " "Warning: Node \"O_Ring:anel_11_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_11_1\|sig1 " "Warning: Node \"O_Ring:anel_11_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_11_1\|sig2 " "Warning: Node \"O_Ring:anel_11_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_11_1\|sig3 " "Warning: Node \"O_Ring:anel_11_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_12_1\|sig4 " "Warning: Node \"O_Ring:anel_12_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_12_1\|sig1 " "Warning: Node \"O_Ring:anel_12_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_12_1\|sig2 " "Warning: Node \"O_Ring:anel_12_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_12_1\|sig3 " "Warning: Node \"O_Ring:anel_12_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_1_1\|sig4 " "Warning: Node \"O_Ring:anel_1_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_1_1\|sig1 " "Warning: Node \"O_Ring:anel_1_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_1_1\|sig2 " "Warning: Node \"O_Ring:anel_1_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_1_1\|sig3 " "Warning: Node \"O_Ring:anel_1_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_2_1\|sig4 " "Warning: Node \"O_Ring:anel_2_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_2_1\|sig1 " "Warning: Node \"O_Ring:anel_2_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_2_1\|sig2 " "Warning: Node \"O_Ring:anel_2_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_2_1\|sig3 " "Warning: Node \"O_Ring:anel_2_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_3_1\|sig4 " "Warning: Node \"O_Ring:anel_3_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_3_1\|sig1 " "Warning: Node \"O_Ring:anel_3_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_3_1\|sig2 " "Warning: Node \"O_Ring:anel_3_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_3_1\|sig3 " "Warning: Node \"O_Ring:anel_3_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_4_1\|sig4 " "Warning: Node \"O_Ring:anel_4_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_4_1\|sig1 " "Warning: Node \"O_Ring:anel_4_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_4_1\|sig2 " "Warning: Node \"O_Ring:anel_4_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_4_1\|sig3 " "Warning: Node \"O_Ring:anel_4_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_7_1\|sig4 " "Warning: Node \"O_Ring:anel_7_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_7_1\|sig1 " "Warning: Node \"O_Ring:anel_7_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_7_1\|sig2 " "Warning: Node \"O_Ring:anel_7_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_7_1\|sig3 " "Warning: Node \"O_Ring:anel_7_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_8_1\|sig4 " "Warning: Node \"O_Ring:anel_8_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_8_1\|sig1 " "Warning: Node \"O_Ring:anel_8_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_8_1\|sig2 " "Warning: Node \"O_Ring:anel_8_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_8_1\|sig3 " "Warning: Node \"O_Ring:anel_8_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_6_1\|sig4 " "Warning: Node \"O_Ring:anel_6_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_6_1\|sig1 " "Warning: Node \"O_Ring:anel_6_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_6_1\|sig2 " "Warning: Node \"O_Ring:anel_6_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_6_1\|sig3 " "Warning: Node \"O_Ring:anel_6_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_5_1\|sig4 " "Warning: Node \"O_Ring:anel_5_1\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_5_1\|sig1 " "Warning: Node \"O_Ring:anel_5_1\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_5_1\|sig2 " "Warning: Node \"O_Ring:anel_5_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_5_1\|sig3 " "Warning: Node \"O_Ring:anel_5_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_5_2\|sig4 " "Warning: Node \"O_Ring:anel_5_2\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_5_2\|sig1 " "Warning: Node \"O_Ring:anel_5_2\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_5_2\|sig2 " "Warning: Node \"O_Ring:anel_5_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_5_2\|sig3 " "Warning: Node \"O_Ring:anel_5_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_4_2\|sig4 " "Warning: Node \"O_Ring:anel_4_2\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_4_2\|sig1 " "Warning: Node \"O_Ring:anel_4_2\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_4_2\|sig2 " "Warning: Node \"O_Ring:anel_4_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_4_2\|sig3 " "Warning: Node \"O_Ring:anel_4_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_1_2\|sig4 " "Warning: Node \"O_Ring:anel_1_2\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_1_2\|sig1 " "Warning: Node \"O_Ring:anel_1_2\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_1_2\|sig2 " "Warning: Node \"O_Ring:anel_1_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_1_2\|sig3 " "Warning: Node \"O_Ring:anel_1_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_3_2\|sig4 " "Warning: Node \"O_Ring:anel_3_2\|sig4\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_3_2\|sig1 " "Warning: Node \"O_Ring:anel_3_2\|sig1\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_3_2\|sig2 " "Warning: Node \"O_Ring:anel_3_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "O_Ring:anel_3_2\|sig3 " "Warning: Node \"O_Ring:anel_3_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk2~DUPLICATE register flipflop:flip_3_2\|S 413.91 MHz 2.416 ns Internal " "Info: Clock \"clk\" has Internal fmax of 413.91 MHz between source register \"clk2~DUPLICATE\" and destination register \"flipflop:flip_3_2\|S\" (period= 2.416 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.241 ns + Longest register register " "Info: + Longest register to register delay is 2.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk2~DUPLICATE 1 REG LCFF_X30_Y20_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y20_N19; Fanout = 5; REG Node = 'clk2~DUPLICATE'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2~DUPLICATE } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.086 ns) 2.086 ns O_Ring:anel_4_2\|sig4 2 COMB LOOP LCCOMB_X22_Y14_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(2.086 ns) = 2.086 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 2; COMB LOOP Node = 'O_Ring:anel_4_2\|sig4'" { { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_4_2\|sig4 LCCOMB_X22_Y14_N16 " "Info: Loc. = LCCOMB_X22_Y14_N16; Node \"O_Ring:anel_4_2\|sig4\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_2|sig4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_4_2\|sig3 LCCOMB_X22_Y14_N14 " "Info: Loc. = LCCOMB_X22_Y14_N14; Node \"O_Ring:anel_4_2\|sig3\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_2|sig3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_4_2\|sig2 LCCOMB_X22_Y14_N10 " "Info: Loc. = LCCOMB_X22_Y14_N10; Node \"O_Ring:anel_4_2\|sig2\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_2|sig2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_4_2\|sig1 LCCOMB_X22_Y14_N20 " "Info: Loc. = LCCOMB_X22_Y14_N20; Node \"O_Ring:anel_4_2\|sig1\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_2|sig1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_2|sig4 } "NODE_NAME" } } { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_2|sig3 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_2|sig2 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_2|sig1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { clk2~DUPLICATE O_Ring:anel_4_2|sig4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.241 ns flipflop:flip_3_2\|S 3 REG LCFF_X22_Y14_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.241 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 1; REG Node = 'flipflop:flip_3_2\|S'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { O_Ring:anel_4_2|sig4 flipflop:flip_3_2|S } "NODE_NAME" } } { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.241 ns ( 100.00 % ) " "Info: Total cell delay = 2.241 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { clk2~DUPLICATE O_Ring:anel_4_2|sig4 flipflop:flip_3_2|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.241 ns" { clk2~DUPLICATE {} O_Ring:anel_4_2|sig4 {} flipflop:flip_3_2|S {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.086ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns flipflop:flip_3_2\|S 3 REG LCFF_X22_Y14_N17 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X22_Y14_N17; Fanout = 1; REG Node = 'flipflop:flip_3_2\|S'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl flipflop:flip_3_2|S } "NODE_NAME" } } { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl flipflop:flip_3_2|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} flipflop:flip_3_2|S {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns clk2~DUPLICATE 3 REG LCFF_X30_Y20_N19 5 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y20_N19; Fanout = 5; REG Node = 'clk2~DUPLICATE'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl clk2~DUPLICATE } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl clk2~DUPLICATE } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} clk2~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl flipflop:flip_3_2|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} flipflop:flip_3_2|S {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl clk2~DUPLICATE } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} clk2~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { clk2~DUPLICATE O_Ring:anel_4_2|sig4 flipflop:flip_3_2|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.241 ns" { clk2~DUPLICATE {} O_Ring:anel_4_2|sig4 {} flipflop:flip_3_2|S {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.086ns 0.155ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl flipflop:flip_3_2|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} flipflop:flip_3_2|S {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk clk~clkctrl clk2~DUPLICATE } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk {} clk~combout {} clk~clkctrl {} clk2~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flipflop:flip_8_1\|S rst clk 6.098 ns register " "Info: tsu for register \"flipflop:flip_8_1\|S\" (data pin = \"rst\", clock pin = \"clk\") is 6.098 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.482 ns + Longest pin register " "Info: + Longest pin to register delay is 8.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns rst 1 PIN PIN_M21 33 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 33; PIN Node = 'rst'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.463 ns) 8.327 ns O_Ring:anel_8_1\|sig4 2 COMB LOOP LCCOMB_X31_Y20_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(7.463 ns) = 8.327 ns; Loc. = LCCOMB_X31_Y20_N6; Fanout = 2; COMB LOOP Node = 'O_Ring:anel_8_1\|sig4'" { { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_8_1\|sig4 LCCOMB_X31_Y20_N6 " "Info: Loc. = LCCOMB_X31_Y20_N6; Node \"O_Ring:anel_8_1\|sig4\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_8_1|sig4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_8_1\|sig3 LCCOMB_X39_Y16_N0 " "Info: Loc. = LCCOMB_X39_Y16_N0; Node \"O_Ring:anel_8_1\|sig3\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_8_1|sig3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_8_1\|sig2 LCCOMB_X39_Y16_N2 " "Info: Loc. = LCCOMB_X39_Y16_N2; Node \"O_Ring:anel_8_1\|sig2\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_8_1|sig2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_8_1\|sig1 LCCOMB_X31_Y20_N28 " "Info: Loc. = LCCOMB_X31_Y20_N28; Node \"O_Ring:anel_8_1\|sig1\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_8_1|sig1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_8_1|sig4 } "NODE_NAME" } } { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_8_1|sig3 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_8_1|sig2 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_8_1|sig1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.463 ns" { rst O_Ring:anel_8_1|sig4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.482 ns flipflop:flip_8_1\|S 3 REG LCFF_X31_Y20_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 8.482 ns; Loc. = LCFF_X31_Y20_N7; Fanout = 1; REG Node = 'flipflop:flip_8_1\|S'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { O_Ring:anel_8_1|sig4 flipflop:flip_8_1|S } "NODE_NAME" } } { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.482 ns ( 100.00 % ) " "Info: Total cell delay = 8.482 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.482 ns" { rst O_Ring:anel_8_1|sig4 flipflop:flip_8_1|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.482 ns" { rst {} rst~combout {} O_Ring:anel_8_1|sig4 {} flipflop:flip_8_1|S {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.864ns 7.463ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns flipflop:flip_8_1\|S 3 REG LCFF_X31_Y20_N7 1 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X31_Y20_N7; Fanout = 1; REG Node = 'flipflop:flip_8_1\|S'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl flipflop:flip_8_1|S } "NODE_NAME" } } { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl flipflop:flip_8_1|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} flipflop:flip_8_1|S {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.482 ns" { rst O_Ring:anel_8_1|sig4 flipflop:flip_8_1|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.482 ns" { rst {} rst~combout {} O_Ring:anel_8_1|sig4 {} flipflop:flip_8_1|S {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.864ns 7.463ns 0.155ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl flipflop:flip_8_1|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} flipflop:flip_8_1|S {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S0 S0~reg0 7.032 ns register " "Info: tco from clock \"clk\" to destination pin \"S0\" through register \"S0~reg0\" is 7.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns S0~reg0 3 REG LCFF_X27_Y18_N17 1 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X27_Y18_N17; Fanout = 1; REG Node = 'S0~reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl S0~reg0 } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 123 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl S0~reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} S0~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 123 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.464 ns + Longest register pin " "Info: + Longest register to pin delay is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns S0~reg0 1 REG LCFF_X27_Y18_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y18_N17; Fanout = 1; REG Node = 'S0~reg0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0~reg0 } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 123 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(2.144 ns) 4.464 ns S0 2 PIN PIN_N22 0 " "Info: 2: + IC(2.320 ns) + CELL(2.144 ns) = 4.464 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'S0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { S0~reg0 S0 } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 48.03 % ) " "Info: Total cell delay = 2.144 ns ( 48.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.320 ns ( 51.97 % ) " "Info: Total interconnect delay = 2.320 ns ( 51.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { S0~reg0 S0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { S0~reg0 {} S0 {} } { 0.000ns 2.320ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl S0~reg0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} S0~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { S0~reg0 S0 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { S0~reg0 {} S0 {} } { 0.000ns 2.320ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flipflop:flip_4_1\|S rst clk -4.113 ns register " "Info: th for register \"flipflop:flip_4_1\|S\" (data pin = \"rst\", clock pin = \"clk\") is -4.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.469 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns flipflop:flip_4_1\|S 3 REG LCFF_X29_Y20_N7 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y20_N7; Fanout = 1; REG Node = 'flipflop:flip_4_1\|S'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clk~clkctrl flipflop:flip_4_1|S } "NODE_NAME" } } { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl flipflop:flip_4_1|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} flipflop:flip_4_1|S {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.731 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns rst 1 PIN PIN_M21 33 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 33; PIN Node = 'rst'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.712 ns) 6.576 ns O_Ring:anel_4_1\|sig4 2 COMB LOOP LCCOMB_X29_Y20_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(5.712 ns) = 6.576 ns; Loc. = LCCOMB_X29_Y20_N6; Fanout = 2; COMB LOOP Node = 'O_Ring:anel_4_1\|sig4'" { { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_4_1\|sig4 LCCOMB_X29_Y20_N6 " "Info: Loc. = LCCOMB_X29_Y20_N6; Node \"O_Ring:anel_4_1\|sig4\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_1|sig4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_4_1\|sig3 LCCOMB_X29_Y20_N14 " "Info: Loc. = LCCOMB_X29_Y20_N14; Node \"O_Ring:anel_4_1\|sig3\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_1|sig3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_4_1\|sig2 LCCOMB_X29_Y20_N28 " "Info: Loc. = LCCOMB_X29_Y20_N28; Node \"O_Ring:anel_4_1\|sig2\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_1|sig2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "O_Ring:anel_4_1\|sig1 LCCOMB_X29_Y20_N26 " "Info: Loc. = LCCOMB_X29_Y20_N26; Node \"O_Ring:anel_4_1\|sig1\"" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_1|sig1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_1|sig4 } "NODE_NAME" } } { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_1|sig3 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_1|sig2 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_Ring:anel_4_1|sig1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { rst O_Ring:anel_4_1|sig4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.731 ns flipflop:flip_4_1\|S 3 REG LCFF_X29_Y20_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.731 ns; Loc. = LCFF_X29_Y20_N7; Fanout = 1; REG Node = 'flipflop:flip_4_1\|S'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { O_Ring:anel_4_1|sig4 flipflop:flip_4_1|S } "NODE_NAME" } } { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.731 ns ( 100.00 % ) " "Info: Total cell delay = 6.731 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { rst O_Ring:anel_4_1|sig4 flipflop:flip_4_1|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.731 ns" { rst {} rst~combout {} O_Ring:anel_4_1|sig4 {} flipflop:flip_4_1|S {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.864ns 5.712ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl flipflop:flip_4_1|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} flipflop:flip_4_1|S {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { rst O_Ring:anel_4_1|sig4 flipflop:flip_4_1|S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.731 ns" { rst {} rst~combout {} O_Ring:anel_4_1|sig4 {} flipflop:flip_4_1|S {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.864ns 5.712ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 101 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 16:01:28 2022 " "Info: Processing ended: Thu Sep 15 16:01:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Info: Quartus II Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
