<def f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='32' ll='72'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='39' c='_ZN4llvm14CGIOperandList14ConstraintInfo15getEarlyClobberEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='40' c='_ZN4llvm14CGIOperandList14ConstraintInfo15getEarlyClobberEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='46' c='_ZN4llvm14CGIOperandList14ConstraintInfo7getTiedEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='47' c='_ZN4llvm14CGIOperandList14ConstraintInfo7getTiedEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='62' c='_ZNK4llvm14CGIOperandList14ConstraintInfoeqERKS1_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='69' c='_ZNK4llvm14CGIOperandList14ConstraintInfoneERKS1_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='117'/>
<use f='llvm/llvm/utils/TableGen/CodeGenInstruction.h' l='131' c='_ZNK4llvm14CGIOperandList11OperandInfo15getTiedRegisterEv'/>
<size>8</size>
<mbr r='llvm::CGIOperandList::ConstraintInfo::Kind' o='0' t='enum (anonymous enum at /fast/tmp/llvm-proj-12/llvm/unittests/TableGen/../../utils/TableGen/CodeGenInstruction.h:33:7)'/>
<mbr r='llvm::CGIOperandList::ConstraintInfo::OtherTiedOperand' o='32' t='unsigned int'/>
<fun r='_ZN4llvm14CGIOperandList14ConstraintInfoC1Ev'/>
<fun r='_ZN4llvm14CGIOperandList14ConstraintInfo15getEarlyClobberEv'/>
<fun r='_ZN4llvm14CGIOperandList14ConstraintInfo7getTiedEj'/>
<fun r='_ZNK4llvm14CGIOperandList14ConstraintInfo6isNoneEv'/>
<fun r='_ZNK4llvm14CGIOperandList14ConstraintInfo14isEarlyClobberEv'/>
<fun r='_ZNK4llvm14CGIOperandList14ConstraintInfo6isTiedEv'/>
<fun r='_ZNK4llvm14CGIOperandList14ConstraintInfo14getTiedOperandEv'/>
<fun r='_ZNK4llvm14CGIOperandList14ConstraintInfoeqERKS1_'/>
<fun r='_ZNK4llvm14CGIOperandList14ConstraintInfoneERKS1_'/>
<use f='llvm/llvm/utils/TableGen/InstrInfoEmitter.cpp' l='180' c='_ZN12_GLOBAL__N_116InstrInfoEmitter14GetOperandInfoB5cxx11ERKN4llvm18CodeGenInstructionE'/>
<size>8</size>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='417' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<size>8</size>
