library ieee;
use ieee.std_logic_1164.all;

ENTITY mux IS 
PORT (a ,b,c,d :IN std_logic;
	s  : in std_logic_vector (1 downto 0);
	z : out std_logic);
END ENTITY mux;

ARCHITECTURE mux of mux IS BEGIN
	p1 :PROCESS  (a,b) is 
	
	BEGIN
	c<= a AND b; 
	
END PROCESS p1;
END ARCHITECTURE and2;
