

Implementation tool: Xilinx Vivado v.2019.1
Project:             iscsi_hls
Solution:            iscsi_processor
Device target:       xc7z020-clg484-1
Report date:         Fri Jan 31 15:20:37 +07 2020

#=== Post-Implementation Resource usage ===
SLICE:           64
LUT:            124
FF:             235
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.424
CP achieved post-implementation:    3.825
Timing met
