ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"I2C_1_MASTER.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.comm	I2C_1_mstrStatus,1,1
  19              		.comm	I2C_1_mstrControl,1,1
  20              		.comm	I2C_1_mstrRdBufPtr,4,4
  21              		.comm	I2C_1_mstrRdBufSize,1,1
  22              		.comm	I2C_1_mstrRdBufIndex,1,1
  23              		.comm	I2C_1_mstrWrBufPtr,4,4
  24              		.comm	I2C_1_mstrWrBufSize,1,1
  25              		.comm	I2C_1_mstrWrBufIndex,1,1
  26              		.section	.text.I2C_1_MasterWriteBuf,"ax",%progbits
  27              		.align	2
  28              		.global	I2C_1_MasterWriteBuf
  29              		.thumb
  30              		.thumb_func
  31              		.type	I2C_1_MasterWriteBuf, %function
  32              	I2C_1_MasterWriteBuf:
  33              	.LFB0:
  34              		.file 1 ".\\Generated_Source\\PSoC5\\I2C_1_MASTER.c"
   1:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * File Name: I2C_1_MASTER.c
   3:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Version 3.50
   4:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
   5:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Description:
   6:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  This file provides the source code of APIs for the I2C component master mode.
   7:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
   8:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************
   9:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Copyright 2012-2015, Cypress Semiconductor Corporation. All rights reserved.
  10:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * the software package with which this file was provided.
  13:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
  14:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  15:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** #include "I2C_1_PVT.h"
  16:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  17:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** #if(I2C_1_MODE_MASTER_ENABLED)
  18:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  19:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /**********************************
  20:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *      System variables
  21:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** **********************************/
  22:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  23:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** volatile uint8 I2C_1_mstrStatus;     /* Master Status byte  */
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 2


  24:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** volatile uint8 I2C_1_mstrControl;    /* Master Control byte */
  25:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  26:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /* Transmit buffer variables */
  27:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** volatile uint8 * I2C_1_mstrRdBufPtr;     /* Pointer to Master Read buffer */
  28:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** volatile uint8   I2C_1_mstrRdBufSize;    /* Master Read buffer size       */
  29:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** volatile uint8   I2C_1_mstrRdBufIndex;   /* Master Read buffer Index      */
  30:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  31:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /* Receive buffer variables */
  32:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** volatile uint8 * I2C_1_mstrWrBufPtr;     /* Pointer to Master Write buffer */
  33:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** volatile uint8   I2C_1_mstrWrBufSize;    /* Master Write buffer size       */
  34:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** volatile uint8   I2C_1_mstrWrBufIndex;   /* Master Write buffer Index      */
  35:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  36:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  37:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
  38:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterWriteBuf
  39:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
  40:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
  41:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
  42:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Automatically writes an entire buffer of data to a slave device. Once the
  43:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  data transfer is initiated by this function, further data transfer is handled
  44:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  by the included ISR in byte by byte mode.
  45:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
  46:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
  47:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  slaveAddr: 7-bit slave address.
  48:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  xferData:  Pointer to buffer of data to be sent.
  49:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  cnt:       Size of buffer to send.
  50:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
  51:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
  52:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *             generating a stop.
  53:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
  54:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
  55:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Status error - Zero means no errors.
  56:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
  57:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Side Effects:
  58:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  The included ISR will start a transfer after a start or restart condition is
  59:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  generated.
  60:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
  61:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
  62:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrStatus  - The global variable used to store a current
  63:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                 status of the I2C Master.
  64:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_state       - The global variable used to store a current
  65:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                 state of the software FSM.
  66:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrControl - The global variable used to control the master
  67:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                 end of a transaction with or without Stop
  68:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                 generation.
  69:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrWrBufPtr - The global variable used to store a pointer
  70:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                  to the master write buffer.
  71:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrWrBufIndex - The global variable used to store current
  72:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                    index within the master write buffer.
  73:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrWrBufSize - The global variable used to store a master
  74:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                   write buffer size.
  75:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
  76:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Reentrant:
  77:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  No
  78:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
  79:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
  80:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterWriteBuf(uint8 slaveAddress, uint8 * wrData, uint8 cnt, uint8 mode)
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 3


  81:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****       
  82:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
  35              		.loc 1 82 0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 16
  38              		@ frame_needed = 1, uses_anonymous_args = 0
  39              		@ link register save eliminated.
  40 0000 80B4     		push	{r7}
  41              		.cfi_def_cfa_offset 4
  42              		.cfi_offset 7, -4
  43 0002 85B0     		sub	sp, sp, #20
  44              		.cfi_def_cfa_offset 24
  45 0004 00AF     		add	r7, sp, #0
  46              		.cfi_def_cfa_register 7
  47 0006 3960     		str	r1, [r7]
  48 0008 1146     		mov	r1, r2
  49 000a 1A46     		mov	r2, r3
  50 000c 0346     		mov	r3, r0
  51 000e FB71     		strb	r3, [r7, #7]
  52 0010 0B46     		mov	r3, r1
  53 0012 BB71     		strb	r3, [r7, #6]
  54 0014 1346     		mov	r3, r2
  55 0016 7B71     		strb	r3, [r7, #5]
  83:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     uint8 errStatus;
  84:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  85:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     errStatus = I2C_1_MSTR_NOT_READY;
  56              		.loc 1 85 0
  57 0018 0223     		movs	r3, #2
  58 001a FB73     		strb	r3, [r7, #15]
  86:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
  87:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     if(NULL != wrData)
  59              		.loc 1 87 0
  60 001c 3B68     		ldr	r3, [r7]
  61 001e 002B     		cmp	r3, #0
  62 0020 56D0     		beq	.L2
  88:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     {
  89:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Check I2C state to allow transfer: valid states are IDLE or HALT */
  90:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_SM_IDLE == I2C_1_state)
  63              		.loc 1 90 0
  64 0022 2F4B     		ldr	r3, .L10
  65 0024 1B78     		ldrb	r3, [r3]
  66 0026 DBB2     		uxtb	r3, r3
  67 0028 102B     		cmp	r3, #16
  68 002a 0CD1     		bne	.L3
  91:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
  92:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Master is ready for transaction: check if bus is free */
  93:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             if(I2C_1_CHECK_BUS_FREE(I2C_1_MCSR_REG))
  69              		.loc 1 93 0
  70 002c 2D4B     		ldr	r3, .L10+4
  71 002e 1B78     		ldrb	r3, [r3]
  72 0030 DBB2     		uxtb	r3, r3
  73 0032 03F00803 		and	r3, r3, #8
  74 0036 002B     		cmp	r3, #0
  75 0038 02D1     		bne	.L4
  94:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
  95:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 errStatus = I2C_1_MSTR_NO_ERROR;
  76              		.loc 1 95 0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 4


  77 003a 0023     		movs	r3, #0
  78 003c FB73     		strb	r3, [r7, #15]
  79 003e 15E0     		b	.L6
  80              	.L4:
  96:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
  97:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             else
  98:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
  99:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 errStatus = I2C_1_MSTR_BUS_BUSY;
  81              		.loc 1 99 0
  82 0040 0123     		movs	r3, #1
  83 0042 FB73     		strb	r3, [r7, #15]
  84 0044 12E0     		b	.L6
  85              	.L3:
 100:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 101:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 102:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else if(I2C_1_SM_MSTR_HALT == I2C_1_state)
  86              		.loc 1 102 0
  87 0046 264B     		ldr	r3, .L10
  88 0048 1B78     		ldrb	r3, [r3]
  89 004a DBB2     		uxtb	r3, r3
  90 004c 602B     		cmp	r3, #96
  91 004e 0DD1     		bne	.L6
 103:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 104:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Master is ready and waiting for ReStart */
 105:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_NO_ERROR;
  92              		.loc 1 105 0
  93 0050 0023     		movs	r3, #0
  94 0052 FB73     		strb	r3, [r7, #15]
 106:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 107:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_ClearPendingInt();
  95              		.loc 1 107 0
  96 0054 244B     		ldr	r3, .L10+8
  97 0056 4FF40042 		mov	r2, #32768
  98 005a 1A60     		str	r2, [r3]
 108:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrStatus &= (uint8) ~I2C_1_MSTAT_XFER_HALT;
  99              		.loc 1 108 0
 100 005c 234B     		ldr	r3, .L10+12
 101 005e 1B78     		ldrb	r3, [r3]
 102 0060 DBB2     		uxtb	r3, r3
 103 0062 23F00803 		bic	r3, r3, #8
 104 0066 DAB2     		uxtb	r2, r3
 105 0068 204B     		ldr	r3, .L10+12
 106 006a 1A70     		strb	r2, [r3]
 107              	.L6:
 109:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 110:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else
 111:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 112:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* errStatus = I2C_1_MSTR_NOT_READY was send before */
 113:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 114:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 115:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_MSTR_NO_ERROR == errStatus)
 108              		.loc 1 115 0
 109 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 110 006e 002B     		cmp	r3, #0
 111 0070 2ED1     		bne	.L2
 116:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 117:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Set state to start write transaction */
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 5


 118:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_MSTR_WR_ADDR;
 112              		.loc 1 118 0
 113 0072 1B4B     		ldr	r3, .L10
 114 0074 4522     		movs	r2, #69
 115 0076 1A70     		strb	r2, [r3]
 119:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 120:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Prepare write buffer */
 121:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrWrBufIndex = 0u;
 116              		.loc 1 121 0
 117 0078 1D4B     		ldr	r3, .L10+16
 118 007a 0022     		movs	r2, #0
 119 007c 1A70     		strb	r2, [r3]
 122:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrWrBufSize  = cnt;
 120              		.loc 1 122 0
 121 007e 1D4A     		ldr	r2, .L10+20
 122 0080 BB79     		ldrb	r3, [r7, #6]
 123 0082 1370     		strb	r3, [r2]
 123:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrWrBufPtr   = (volatile uint8 *) wrData;
 124              		.loc 1 123 0
 125 0084 1C4A     		ldr	r2, .L10+24
 126 0086 3B68     		ldr	r3, [r7]
 127 0088 1360     		str	r3, [r2]
 124:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 125:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Set end of transaction flag: Stop or Halt (following ReStart) */
 126:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrControl = mode;
 128              		.loc 1 126 0
 129 008a 1C4A     		ldr	r2, .L10+28
 130 008c 7B79     		ldrb	r3, [r7, #5]
 131 008e 1370     		strb	r3, [r2]
 127:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 128:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Clear write status history */
 129:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrStatus &= (uint8) ~I2C_1_MSTAT_WR_CMPLT;
 132              		.loc 1 129 0
 133 0090 164B     		ldr	r3, .L10+12
 134 0092 1B78     		ldrb	r3, [r3]
 135 0094 DBB2     		uxtb	r3, r3
 136 0096 23F00203 		bic	r3, r3, #2
 137 009a DAB2     		uxtb	r2, r3
 138 009c 134B     		ldr	r3, .L10+12
 139 009e 1A70     		strb	r2, [r3]
 130:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 131:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Hardware actions: write address and generate Start or ReStart */
 132:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_DATA_REG = (uint8) (slaveAddress << I2C_1_SLAVE_ADDR_SHIFT);
 140              		.loc 1 132 0
 141 00a0 174A     		ldr	r2, .L10+32
 142 00a2 FB79     		ldrb	r3, [r7, #7]
 143 00a4 5B00     		lsls	r3, r3, #1
 144 00a6 DBB2     		uxtb	r3, r3
 145 00a8 1370     		strb	r3, [r2]
 133:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 134:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             if(I2C_1_CHECK_RESTART(mode))
 146              		.loc 1 134 0
 147 00aa 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 148 00ac 03F00103 		and	r3, r3, #1
 149 00b0 002B     		cmp	r3, #0
 150 00b2 06D0     		beq	.L7
 135:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 6


 136:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_GENERATE_RESTART;
 151              		.loc 1 136 0
 152 00b4 0B4B     		ldr	r3, .L10+4
 153 00b6 1222     		movs	r2, #18
 154 00b8 1A70     		strb	r2, [r3]
 155 00ba 124B     		ldr	r3, .L10+36
 156 00bc 0422     		movs	r2, #4
 157 00be 1A70     		strb	r2, [r3]
 158 00c0 02E0     		b	.L8
 159              	.L7:
 137:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 138:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             else
 139:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 140:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_GENERATE_START;
 160              		.loc 1 140 0
 161 00c2 084B     		ldr	r3, .L10+4
 162 00c4 0122     		movs	r2, #1
 163 00c6 1A70     		strb	r2, [r3]
 164              	.L8:
 141:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 142:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 143:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Enable interrupt to complete transfer */
 144:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_EnableInt();
 165              		.loc 1 144 0
 166 00c8 0F4B     		ldr	r3, .L10+40
 167 00ca 4FF40042 		mov	r2, #32768
 168 00ce 1A60     		str	r2, [r3]
 169              	.L2:
 145:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 146:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     }
 147:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 148:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return(errStatus);
 170              		.loc 1 148 0
 171 00d0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 149:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 172              		.loc 1 149 0
 173 00d2 1846     		mov	r0, r3
 174 00d4 1437     		adds	r7, r7, #20
 175              		.cfi_def_cfa_offset 4
 176 00d6 BD46     		mov	sp, r7
 177              		.cfi_def_cfa_register 13
 178              		@ sp needed
 179 00d8 5DF8047B 		ldr	r7, [sp], #4
 180              		.cfi_restore 7
 181              		.cfi_def_cfa_offset 0
 182 00dc 7047     		bx	lr
 183              	.L11:
 184 00de 00BF     		.align	2
 185              	.L10:
 186 00e0 00000000 		.word	I2C_1_state
 187 00e4 D9490040 		.word	1073760729
 188 00e8 80E200E0 		.word	-536812928
 189 00ec 00000000 		.word	I2C_1_mstrStatus
 190 00f0 00000000 		.word	I2C_1_mstrWrBufIndex
 191 00f4 00000000 		.word	I2C_1_mstrWrBufSize
 192 00f8 00000000 		.word	I2C_1_mstrWrBufPtr
 193 00fc 00000000 		.word	I2C_1_mstrControl
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 7


 194 0100 D8490040 		.word	1073760728
 195 0104 D7490040 		.word	1073760727
 196 0108 00E100E0 		.word	-536813312
 197              		.cfi_endproc
 198              	.LFE0:
 199              		.size	I2C_1_MasterWriteBuf, .-I2C_1_MasterWriteBuf
 200              		.section	.text.I2C_1_MasterReadBuf,"ax",%progbits
 201              		.align	2
 202              		.global	I2C_1_MasterReadBuf
 203              		.thumb
 204              		.thumb_func
 205              		.type	I2C_1_MasterReadBuf, %function
 206              	I2C_1_MasterReadBuf:
 207              	.LFB1:
 150:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 151:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 152:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 153:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterReadBuf
 154:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 155:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 156:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 157:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Automatically writes an entire buffer of data to a slave device. Once the
 158:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  data transfer is initiated by this function, further data transfer is handled
 159:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  by the included ISR in byte by byte mode.
 160:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 161:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 162:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  slaveAddr: 7-bit slave address.
 163:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  xferData:  Pointer to buffer where to put data from slave.
 164:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  cnt:       Size of buffer to read.
 165:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
 166:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
 167:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *             generating a stop.
 168:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 169:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 170:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Status error - Zero means no errors.
 171:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 172:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Side Effects:
 173:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  The included ISR will start a transfer after start or restart condition is
 174:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  generated.
 175:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 176:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 177:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrStatus  - The global variable used to store a current
 178:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                 status of the I2C Master.
 179:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_state       - The global variable used to store a current
 180:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                 state of the software FSM.
 181:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrControl - The global variable used to control the master
 182:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                 end of a transaction with or without
 183:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                 Stop generation.
 184:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrRdBufPtr - The global variable used to store a pointer
 185:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                  to the master write buffer.
 186:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrRdBufIndex - The global variable  used to store a
 187:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                    current index within the master
 188:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                    write buffer.
 189:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrRdBufSize - The global variable used to store a master
 190:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                   write buffer size.
 191:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 192:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Reentrant:
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 8


 193:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  No.
 194:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 195:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 196:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterReadBuf(uint8 slaveAddress, uint8 * rdData, uint8 cnt, uint8 mode)
 197:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****       
 198:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 208              		.loc 1 198 0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 16
 211              		@ frame_needed = 1, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 213 0000 80B4     		push	{r7}
 214              		.cfi_def_cfa_offset 4
 215              		.cfi_offset 7, -4
 216 0002 85B0     		sub	sp, sp, #20
 217              		.cfi_def_cfa_offset 24
 218 0004 00AF     		add	r7, sp, #0
 219              		.cfi_def_cfa_register 7
 220 0006 3960     		str	r1, [r7]
 221 0008 1146     		mov	r1, r2
 222 000a 1A46     		mov	r2, r3
 223 000c 0346     		mov	r3, r0
 224 000e FB71     		strb	r3, [r7, #7]
 225 0010 0B46     		mov	r3, r1
 226 0012 BB71     		strb	r3, [r7, #6]
 227 0014 1346     		mov	r3, r2
 228 0016 7B71     		strb	r3, [r7, #5]
 199:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     uint8 errStatus;
 200:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 201:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     errStatus = I2C_1_MSTR_NOT_READY;
 229              		.loc 1 201 0
 230 0018 0223     		movs	r3, #2
 231 001a FB73     		strb	r3, [r7, #15]
 202:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 203:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     if(NULL != rdData)
 232              		.loc 1 203 0
 233 001c 3B68     		ldr	r3, [r7]
 234 001e 002B     		cmp	r3, #0
 235 0020 59D0     		beq	.L13
 204:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     {
 205:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Check I2C state to allow transfer: valid states are IDLE or HALT */
 206:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_SM_IDLE == I2C_1_state)
 236              		.loc 1 206 0
 237 0022 304B     		ldr	r3, .L21
 238 0024 1B78     		ldrb	r3, [r3]
 239 0026 DBB2     		uxtb	r3, r3
 240 0028 102B     		cmp	r3, #16
 241 002a 0CD1     		bne	.L14
 207:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 208:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Master is ready to transaction: check if bus is free */
 209:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             if(I2C_1_CHECK_BUS_FREE(I2C_1_MCSR_REG))
 242              		.loc 1 209 0
 243 002c 2E4B     		ldr	r3, .L21+4
 244 002e 1B78     		ldrb	r3, [r3]
 245 0030 DBB2     		uxtb	r3, r3
 246 0032 03F00803 		and	r3, r3, #8
 247 0036 002B     		cmp	r3, #0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 9


 248 0038 02D1     		bne	.L15
 210:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 211:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 errStatus = I2C_1_MSTR_NO_ERROR;
 249              		.loc 1 211 0
 250 003a 0023     		movs	r3, #0
 251 003c FB73     		strb	r3, [r7, #15]
 252 003e 15E0     		b	.L17
 253              	.L15:
 212:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 213:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             else
 214:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 215:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 errStatus = I2C_1_MSTR_BUS_BUSY;
 254              		.loc 1 215 0
 255 0040 0123     		movs	r3, #1
 256 0042 FB73     		strb	r3, [r7, #15]
 257 0044 12E0     		b	.L17
 258              	.L14:
 216:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 217:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 218:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else if(I2C_1_SM_MSTR_HALT == I2C_1_state)
 259              		.loc 1 218 0
 260 0046 274B     		ldr	r3, .L21
 261 0048 1B78     		ldrb	r3, [r3]
 262 004a DBB2     		uxtb	r3, r3
 263 004c 602B     		cmp	r3, #96
 264 004e 0DD1     		bne	.L17
 219:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 220:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Master is ready and waiting for ReStart */
 221:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_NO_ERROR;
 265              		.loc 1 221 0
 266 0050 0023     		movs	r3, #0
 267 0052 FB73     		strb	r3, [r7, #15]
 222:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 223:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_ClearPendingInt();
 268              		.loc 1 223 0
 269 0054 254B     		ldr	r3, .L21+8
 270 0056 4FF40042 		mov	r2, #32768
 271 005a 1A60     		str	r2, [r3]
 224:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrStatus &= (uint8) ~I2C_1_MSTAT_XFER_HALT;
 272              		.loc 1 224 0
 273 005c 244B     		ldr	r3, .L21+12
 274 005e 1B78     		ldrb	r3, [r3]
 275 0060 DBB2     		uxtb	r3, r3
 276 0062 23F00803 		bic	r3, r3, #8
 277 0066 DAB2     		uxtb	r2, r3
 278 0068 214B     		ldr	r3, .L21+12
 279 006a 1A70     		strb	r2, [r3]
 280              	.L17:
 225:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 226:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else
 227:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 228:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* errStatus = I2C_1_MSTR_NOT_READY was set before */
 229:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 230:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 231:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_MSTR_NO_ERROR == errStatus)
 281              		.loc 1 231 0
 282 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 10


 283 006e 002B     		cmp	r3, #0
 284 0070 31D1     		bne	.L13
 232:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 233:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Set state to start write transaction */
 234:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_MSTR_RD_ADDR;
 285              		.loc 1 234 0
 286 0072 1C4B     		ldr	r3, .L21
 287 0074 4922     		movs	r2, #73
 288 0076 1A70     		strb	r2, [r3]
 235:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 236:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Prepare read buffer */
 237:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrRdBufIndex  = 0u;
 289              		.loc 1 237 0
 290 0078 1E4B     		ldr	r3, .L21+16
 291 007a 0022     		movs	r2, #0
 292 007c 1A70     		strb	r2, [r3]
 238:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrRdBufSize   = cnt;
 293              		.loc 1 238 0
 294 007e 1E4A     		ldr	r2, .L21+20
 295 0080 BB79     		ldrb	r3, [r7, #6]
 296 0082 1370     		strb	r3, [r2]
 239:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrRdBufPtr    = (volatile uint8 *) rdData;
 297              		.loc 1 239 0
 298 0084 1D4A     		ldr	r2, .L21+24
 299 0086 3B68     		ldr	r3, [r7]
 300 0088 1360     		str	r3, [r2]
 240:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 241:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Set end of transaction flag: Stop or Halt (following ReStart) */
 242:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrControl = mode;
 301              		.loc 1 242 0
 302 008a 1D4A     		ldr	r2, .L21+28
 303 008c 7B79     		ldrb	r3, [r7, #5]
 304 008e 1370     		strb	r3, [r2]
 243:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 244:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Clear read status history */
 245:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_mstrStatus &= (uint8) ~I2C_1_MSTAT_RD_CMPLT;
 305              		.loc 1 245 0
 306 0090 174B     		ldr	r3, .L21+12
 307 0092 1B78     		ldrb	r3, [r3]
 308 0094 DBB2     		uxtb	r3, r3
 309 0096 23F00103 		bic	r3, r3, #1
 310 009a DAB2     		uxtb	r2, r3
 311 009c 144B     		ldr	r3, .L21+12
 312 009e 1A70     		strb	r2, [r3]
 246:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 247:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Hardware actions: write address and generate Start or ReStart */
 248:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_DATA_REG = ((uint8) (slaveAddress << I2C_1_SLAVE_ADDR_SHIFT) |
 313              		.loc 1 248 0
 314 00a0 184A     		ldr	r2, .L21+32
 315 00a2 FB79     		ldrb	r3, [r7, #7]
 316 00a4 5B00     		lsls	r3, r3, #1
 317 00a6 DBB2     		uxtb	r3, r3
 318 00a8 43F00103 		orr	r3, r3, #1
 319 00ac DBB2     		uxtb	r3, r3
 320 00ae 1370     		strb	r3, [r2]
 249:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                                                   I2C_1_READ_FLAG);
 250:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 11


 251:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             if(I2C_1_CHECK_RESTART(mode))
 321              		.loc 1 251 0
 322 00b0 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 323 00b2 03F00103 		and	r3, r3, #1
 324 00b6 002B     		cmp	r3, #0
 325 00b8 06D0     		beq	.L18
 252:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 253:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_GENERATE_RESTART;
 326              		.loc 1 253 0
 327 00ba 0B4B     		ldr	r3, .L21+4
 328 00bc 1222     		movs	r2, #18
 329 00be 1A70     		strb	r2, [r3]
 330 00c0 114B     		ldr	r3, .L21+36
 331 00c2 0422     		movs	r2, #4
 332 00c4 1A70     		strb	r2, [r3]
 333 00c6 02E0     		b	.L19
 334              	.L18:
 254:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 255:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             else
 256:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 257:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_GENERATE_START;
 335              		.loc 1 257 0
 336 00c8 074B     		ldr	r3, .L21+4
 337 00ca 0122     		movs	r2, #1
 338 00cc 1A70     		strb	r2, [r3]
 339              	.L19:
 258:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 259:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 260:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Enable interrupt to complete transfer */
 261:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_EnableInt();
 340              		.loc 1 261 0
 341 00ce 0F4B     		ldr	r3, .L21+40
 342 00d0 4FF40042 		mov	r2, #32768
 343 00d4 1A60     		str	r2, [r3]
 344              	.L13:
 262:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 263:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     }
 264:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 265:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return(errStatus);
 345              		.loc 1 265 0
 346 00d6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 266:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 347              		.loc 1 266 0
 348 00d8 1846     		mov	r0, r3
 349 00da 1437     		adds	r7, r7, #20
 350              		.cfi_def_cfa_offset 4
 351 00dc BD46     		mov	sp, r7
 352              		.cfi_def_cfa_register 13
 353              		@ sp needed
 354 00de 5DF8047B 		ldr	r7, [sp], #4
 355              		.cfi_restore 7
 356              		.cfi_def_cfa_offset 0
 357 00e2 7047     		bx	lr
 358              	.L22:
 359              		.align	2
 360              	.L21:
 361 00e4 00000000 		.word	I2C_1_state
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 12


 362 00e8 D9490040 		.word	1073760729
 363 00ec 80E200E0 		.word	-536812928
 364 00f0 00000000 		.word	I2C_1_mstrStatus
 365 00f4 00000000 		.word	I2C_1_mstrRdBufIndex
 366 00f8 00000000 		.word	I2C_1_mstrRdBufSize
 367 00fc 00000000 		.word	I2C_1_mstrRdBufPtr
 368 0100 00000000 		.word	I2C_1_mstrControl
 369 0104 D8490040 		.word	1073760728
 370 0108 D7490040 		.word	1073760727
 371 010c 00E100E0 		.word	-536813312
 372              		.cfi_endproc
 373              	.LFE1:
 374              		.size	I2C_1_MasterReadBuf, .-I2C_1_MasterReadBuf
 375              		.section	.text.I2C_1_MasterSendStart,"ax",%progbits
 376              		.align	2
 377              		.global	I2C_1_MasterSendStart
 378              		.thumb
 379              		.thumb_func
 380              		.type	I2C_1_MasterSendStart, %function
 381              	I2C_1_MasterSendStart:
 382              	.LFB2:
 267:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 268:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 269:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 270:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterSendStart
 271:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 272:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 273:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 274:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Generates Start condition and sends slave address with read/write bit.
 275:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 276:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 277:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  slaveAddress:  7-bit slave address.
 278:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  R_nW:          Zero, send write command, non-zero send read command.
 279:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 280:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 281:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Status error - Zero means no errors.
 282:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 283:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Side Effects:
 284:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 285:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  register. It does not exit until it is set.
 286:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 287:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 288:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_state - The global variable used to store a current state of
 289:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                           the software FSM.
 290:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 291:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Reentrant:
 292:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  No.
 293:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 294:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 295:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterSendStart(uint8 slaveAddress, uint8 R_nW)
 296:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****       
 297:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 383              		.loc 1 297 0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 16
 386              		@ frame_needed = 1, uses_anonymous_args = 0
 387              		@ link register save eliminated.
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 13


 388 0000 80B4     		push	{r7}
 389              		.cfi_def_cfa_offset 4
 390              		.cfi_offset 7, -4
 391 0002 85B0     		sub	sp, sp, #20
 392              		.cfi_def_cfa_offset 24
 393 0004 00AF     		add	r7, sp, #0
 394              		.cfi_def_cfa_register 7
 395 0006 0346     		mov	r3, r0
 396 0008 0A46     		mov	r2, r1
 397 000a FB71     		strb	r3, [r7, #7]
 398 000c 1346     		mov	r3, r2
 399 000e BB71     		strb	r3, [r7, #6]
 298:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     uint8 errStatus;
 299:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 300:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     errStatus = I2C_1_MSTR_NOT_READY;
 400              		.loc 1 300 0
 401 0010 0223     		movs	r3, #2
 402 0012 FB73     		strb	r3, [r7, #15]
 301:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 302:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     /* If IDLE, check if bus is free */
 303:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     if(I2C_1_SM_IDLE == I2C_1_state)
 403              		.loc 1 303 0
 404 0014 244B     		ldr	r3, .L32
 405 0016 1B78     		ldrb	r3, [r3]
 406 0018 DBB2     		uxtb	r3, r3
 407 001a 102B     		cmp	r3, #16
 408 001c 3CD1     		bne	.L24
 304:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     {
 305:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* If bus is free, generate Start condition */
 306:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_CHECK_BUS_FREE(I2C_1_MCSR_REG))
 409              		.loc 1 306 0
 410 001e 234B     		ldr	r3, .L32+4
 411 0020 1B78     		ldrb	r3, [r3]
 412 0022 DBB2     		uxtb	r3, r3
 413 0024 03F00803 		and	r3, r3, #8
 414 0028 002B     		cmp	r3, #0
 415 002a 33D1     		bne	.L25
 307:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 308:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Disable interrupt for manual master operation */
 309:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_DisableInt();
 416              		.loc 1 309 0
 417 002c 204B     		ldr	r3, .L32+8
 418 002e 4FF40042 		mov	r2, #32768
 419 0032 1A60     		str	r2, [r3]
 310:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 311:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Set address and read/write flag */
 312:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             slaveAddress = (uint8) (slaveAddress << I2C_1_SLAVE_ADDR_SHIFT);
 420              		.loc 1 312 0
 421 0034 FB79     		ldrb	r3, [r7, #7]
 422 0036 5B00     		lsls	r3, r3, #1
 423 0038 FB71     		strb	r3, [r7, #7]
 313:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             if(0u != R_nW)
 424              		.loc 1 313 0
 425 003a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 426 003c 002B     		cmp	r3, #0
 427 003e 07D0     		beq	.L26
 314:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 14


 315:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 slaveAddress |= I2C_1_READ_FLAG;
 428              		.loc 1 315 0
 429 0040 FB79     		ldrb	r3, [r7, #7]
 430 0042 43F00103 		orr	r3, r3, #1
 431 0046 FB71     		strb	r3, [r7, #7]
 316:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_state = I2C_1_SM_MSTR_RD_ADDR;
 432              		.loc 1 316 0
 433 0048 174B     		ldr	r3, .L32
 434 004a 4922     		movs	r2, #73
 435 004c 1A70     		strb	r2, [r3]
 436 004e 02E0     		b	.L27
 437              	.L26:
 317:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 318:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             else
 319:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 320:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_state = I2C_1_SM_MSTR_WR_ADDR;
 438              		.loc 1 320 0
 439 0050 154B     		ldr	r3, .L32
 440 0052 4522     		movs	r2, #69
 441 0054 1A70     		strb	r2, [r3]
 442              	.L27:
 321:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 322:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 323:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Hardware actions: write address and generate Start */
 324:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_DATA_REG = slaveAddress;
 443              		.loc 1 324 0
 444 0056 174A     		ldr	r2, .L32+12
 445 0058 FB79     		ldrb	r3, [r7, #7]
 446 005a 1370     		strb	r3, [r2]
 325:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_GENERATE_START_MANUAL;
 447              		.loc 1 325 0
 448 005c 134B     		ldr	r3, .L32+4
 449 005e 0122     		movs	r2, #1
 450 0060 1A70     		strb	r2, [r3]
 326:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 327:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Wait until address is transferred */
 328:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             while(I2C_1_WAIT_BYTE_COMPLETE(I2C_1_CSR_REG))
 451              		.loc 1 328 0
 452 0062 00BF     		nop
 453              	.L28:
 454              		.loc 1 328 0 is_stmt 0 discriminator 1
 455 0064 144B     		ldr	r3, .L32+16
 456 0066 1B78     		ldrb	r3, [r3]
 457 0068 DBB2     		uxtb	r3, r3
 458 006a 03F00103 		and	r3, r3, #1
 459 006e 002B     		cmp	r3, #0
 460 0070 F8D0     		beq	.L28
 329:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 330:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 331:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 332:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         #if(I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED)
 333:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             if(I2C_1_CHECK_START_GEN(I2C_1_MCSR_REG))
 334:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 335:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_CLEAR_START_GEN;
 336:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 337:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 /* Start condition was not generated: reset FSM to IDLE */
 338:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_state = I2C_1_SM_IDLE;
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 15


 339:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 errStatus = I2C_1_MSTR_ERR_ABORT_START_GEN;
 340:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 341:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             else
 342:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         #endif /* (I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 343:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 344:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         #if(I2C_1_MODE_MULTI_MASTER_ENABLED)
 345:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             if(I2C_1_CHECK_LOST_ARB(I2C_1_CSR_REG))
 346:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 347:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_BUS_RELEASE_MANUAL;
 348:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 349:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 /* Master lost arbitrage: reset FSM to IDLE */
 350:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_state = I2C_1_SM_IDLE;
 351:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 errStatus = I2C_1_MSTR_ERR_ARB_LOST;
 352:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 353:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             else
 354:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         #endif /* (I2C_1_MODE_MULTI_MASTER_ENABLED) */
 355:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 356:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             if(I2C_1_CHECK_ADDR_NAK(I2C_1_CSR_REG))
 461              		.loc 1 356 0 is_stmt 1
 462 0072 114B     		ldr	r3, .L32+16
 463 0074 1B78     		ldrb	r3, [r3]
 464 0076 DBB2     		uxtb	r3, r3
 465 0078 03F00A03 		and	r3, r3, #10
 466 007c DBB2     		uxtb	r3, r3
 467 007e 0A2B     		cmp	r3, #10
 468 0080 05D1     		bne	.L29
 357:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 358:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 /* Address has been NACKed: reset FSM to IDLE */
 359:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 I2C_1_state = I2C_1_SM_IDLE;
 469              		.loc 1 359 0
 470 0082 094B     		ldr	r3, .L32
 471 0084 1022     		movs	r2, #16
 472 0086 1A70     		strb	r2, [r3]
 360:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 errStatus = I2C_1_MSTR_ERR_LB_NAK;
 473              		.loc 1 360 0
 474 0088 0323     		movs	r3, #3
 475 008a FB73     		strb	r3, [r7, #15]
 476 008c 04E0     		b	.L24
 477              	.L29:
 361:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 362:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             else
 363:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             {
 364:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 /* Start was sent without errors */
 365:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****                 errStatus = I2C_1_MSTR_NO_ERROR;
 478              		.loc 1 365 0
 479 008e 0023     		movs	r3, #0
 480 0090 FB73     		strb	r3, [r7, #15]
 481 0092 01E0     		b	.L24
 482              	.L25:
 366:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             }
 367:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 368:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else
 369:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 370:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_BUS_BUSY;
 483              		.loc 1 370 0
 484 0094 0123     		movs	r3, #1
 485 0096 FB73     		strb	r3, [r7, #15]
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 16


 486              	.L24:
 371:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 372:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     }
 373:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 374:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return(errStatus);
 487              		.loc 1 374 0
 488 0098 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 375:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 489              		.loc 1 375 0
 490 009a 1846     		mov	r0, r3
 491 009c 1437     		adds	r7, r7, #20
 492              		.cfi_def_cfa_offset 4
 493 009e BD46     		mov	sp, r7
 494              		.cfi_def_cfa_register 13
 495              		@ sp needed
 496 00a0 5DF8047B 		ldr	r7, [sp], #4
 497              		.cfi_restore 7
 498              		.cfi_def_cfa_offset 0
 499 00a4 7047     		bx	lr
 500              	.L33:
 501 00a6 00BF     		.align	2
 502              	.L32:
 503 00a8 00000000 		.word	I2C_1_state
 504 00ac D9490040 		.word	1073760729
 505 00b0 80E100E0 		.word	-536813184
 506 00b4 D8490040 		.word	1073760728
 507 00b8 D7490040 		.word	1073760727
 508              		.cfi_endproc
 509              	.LFE2:
 510              		.size	I2C_1_MasterSendStart, .-I2C_1_MasterSendStart
 511              		.section	.text.I2C_1_MasterSendRestart,"ax",%progbits
 512              		.align	2
 513              		.global	I2C_1_MasterSendRestart
 514              		.thumb
 515              		.thumb_func
 516              		.type	I2C_1_MasterSendRestart, %function
 517              	I2C_1_MasterSendRestart:
 518              	.LFB3:
 376:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 377:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 378:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 379:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterSendRestart
 380:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 381:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 382:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 383:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Generates ReStart condition and sends slave address with read/write bit.
 384:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 385:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 386:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  slaveAddress:  7-bit slave address.
 387:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  R_nW:          Zero, send write command, non-zero send read command.
 388:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 389:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 390:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Status error - Zero means no errors.
 391:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 392:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Side Effects:
 393:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 394:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  register. It does not exit until it is set.
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 17


 395:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 396:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 397:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_state - The global variable used to store a current state of
 398:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                           the software FSM.
 399:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 400:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Reentrant:
 401:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  No.
 402:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 403:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 404:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterSendRestart(uint8 slaveAddress, uint8 R_nW)
 405:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****       
 406:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 519              		.loc 1 406 0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 16
 522              		@ frame_needed = 1, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 524 0000 80B4     		push	{r7}
 525              		.cfi_def_cfa_offset 4
 526              		.cfi_offset 7, -4
 527 0002 85B0     		sub	sp, sp, #20
 528              		.cfi_def_cfa_offset 24
 529 0004 00AF     		add	r7, sp, #0
 530              		.cfi_def_cfa_register 7
 531 0006 0346     		mov	r3, r0
 532 0008 0A46     		mov	r2, r1
 533 000a FB71     		strb	r3, [r7, #7]
 534 000c 1346     		mov	r3, r2
 535 000e BB71     		strb	r3, [r7, #6]
 407:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     uint8 errStatus;
 408:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 409:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     errStatus = I2C_1_MSTR_NOT_READY;
 536              		.loc 1 409 0
 537 0010 0223     		movs	r3, #2
 538 0012 FB73     		strb	r3, [r7, #15]
 410:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 411:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     /* Check if START condition was generated */
 412:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     if(I2C_1_CHECK_MASTER_MODE(I2C_1_MCSR_REG))
 539              		.loc 1 412 0
 540 0014 1F4B     		ldr	r3, .L41
 541 0016 1B78     		ldrb	r3, [r3]
 542 0018 DBB2     		uxtb	r3, r3
 543 001a 03F00403 		and	r3, r3, #4
 544 001e 002B     		cmp	r3, #0
 545 0020 31D0     		beq	.L35
 413:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     {
 414:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Set address and read/write flag */
 415:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         slaveAddress = (uint8) (slaveAddress << I2C_1_SLAVE_ADDR_SHIFT);
 546              		.loc 1 415 0
 547 0022 FB79     		ldrb	r3, [r7, #7]
 548 0024 5B00     		lsls	r3, r3, #1
 549 0026 FB71     		strb	r3, [r7, #7]
 416:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(0u != R_nW)
 550              		.loc 1 416 0
 551 0028 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 552 002a 002B     		cmp	r3, #0
 553 002c 07D0     		beq	.L36
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 18


 417:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 418:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             slaveAddress |= I2C_1_READ_FLAG;
 554              		.loc 1 418 0
 555 002e FB79     		ldrb	r3, [r7, #7]
 556 0030 43F00103 		orr	r3, r3, #1
 557 0034 FB71     		strb	r3, [r7, #7]
 419:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_MSTR_RD_ADDR;
 558              		.loc 1 419 0
 559 0036 184B     		ldr	r3, .L41+4
 560 0038 4922     		movs	r2, #73
 561 003a 1A70     		strb	r2, [r3]
 562 003c 02E0     		b	.L37
 563              	.L36:
 420:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 421:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else
 422:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 423:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_MSTR_WR_ADDR;
 564              		.loc 1 423 0
 565 003e 164B     		ldr	r3, .L41+4
 566 0040 4522     		movs	r2, #69
 567 0042 1A70     		strb	r2, [r3]
 568              	.L37:
 424:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 425:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 426:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Hardware actions: write address and generate ReStart */
 427:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         I2C_1_DATA_REG = slaveAddress;
 569              		.loc 1 427 0
 570 0044 154A     		ldr	r2, .L41+8
 571 0046 FB79     		ldrb	r3, [r7, #7]
 572 0048 1370     		strb	r3, [r2]
 428:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         I2C_1_GENERATE_RESTART_MANUAL;
 573              		.loc 1 428 0
 574 004a 124B     		ldr	r3, .L41
 575 004c 1222     		movs	r2, #18
 576 004e 1A70     		strb	r2, [r3]
 577 0050 134B     		ldr	r3, .L41+12
 578 0052 0422     		movs	r2, #4
 579 0054 1A70     		strb	r2, [r3]
 429:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 430:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Wait until address has been transferred */
 431:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         while(I2C_1_WAIT_BYTE_COMPLETE(I2C_1_CSR_REG))
 580              		.loc 1 431 0
 581 0056 00BF     		nop
 582              	.L38:
 583              		.loc 1 431 0 is_stmt 0 discriminator 1
 584 0058 114B     		ldr	r3, .L41+12
 585 005a 1B78     		ldrb	r3, [r3]
 586 005c DBB2     		uxtb	r3, r3
 587 005e 03F00103 		and	r3, r3, #1
 588 0062 002B     		cmp	r3, #0
 589 0064 F8D0     		beq	.L38
 432:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 433:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 434:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 435:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     #if(I2C_1_MODE_MULTI_MASTER_ENABLED)
 436:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_CHECK_LOST_ARB(I2C_1_CSR_REG))
 437:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 19


 438:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_BUS_RELEASE_MANUAL;
 439:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 440:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Master lost arbitrage: reset FSM to IDLE */
 441:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_IDLE;
 442:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_ERR_ARB_LOST;
 443:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 444:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else
 445:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     #endif /* (I2C_1_MODE_MULTI_MASTER_ENABLED) */
 446:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 447:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_CHECK_ADDR_NAK(I2C_1_CSR_REG))
 590              		.loc 1 447 0 is_stmt 1
 591 0066 0E4B     		ldr	r3, .L41+12
 592 0068 1B78     		ldrb	r3, [r3]
 593 006a DBB2     		uxtb	r3, r3
 594 006c 03F00A03 		and	r3, r3, #10
 595 0070 DBB2     		uxtb	r3, r3
 596 0072 0A2B     		cmp	r3, #10
 597 0074 05D1     		bne	.L39
 448:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 449:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Address has been NACKed: reset FSM to IDLE */
 450:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_IDLE;
 598              		.loc 1 450 0
 599 0076 084B     		ldr	r3, .L41+4
 600 0078 1022     		movs	r2, #16
 601 007a 1A70     		strb	r2, [r3]
 451:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_ERR_LB_NAK;
 602              		.loc 1 451 0
 603 007c 0323     		movs	r3, #3
 604 007e FB73     		strb	r3, [r7, #15]
 605 0080 01E0     		b	.L35
 606              	.L39:
 452:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 453:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else
 454:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 455:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* ReStart was sent without errors */
 456:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_NO_ERROR;
 607              		.loc 1 456 0
 608 0082 0023     		movs	r3, #0
 609 0084 FB73     		strb	r3, [r7, #15]
 610              	.L35:
 457:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 458:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     }
 459:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 460:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return(errStatus);
 611              		.loc 1 460 0
 612 0086 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 461:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 613              		.loc 1 461 0
 614 0088 1846     		mov	r0, r3
 615 008a 1437     		adds	r7, r7, #20
 616              		.cfi_def_cfa_offset 4
 617 008c BD46     		mov	sp, r7
 618              		.cfi_def_cfa_register 13
 619              		@ sp needed
 620 008e 5DF8047B 		ldr	r7, [sp], #4
 621              		.cfi_restore 7
 622              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 20


 623 0092 7047     		bx	lr
 624              	.L42:
 625              		.align	2
 626              	.L41:
 627 0094 D9490040 		.word	1073760729
 628 0098 00000000 		.word	I2C_1_state
 629 009c D8490040 		.word	1073760728
 630 00a0 D7490040 		.word	1073760727
 631              		.cfi_endproc
 632              	.LFE3:
 633              		.size	I2C_1_MasterSendRestart, .-I2C_1_MasterSendRestart
 634              		.section	.text.I2C_1_MasterSendStop,"ax",%progbits
 635              		.align	2
 636              		.global	I2C_1_MasterSendStop
 637              		.thumb
 638              		.thumb_func
 639              		.type	I2C_1_MasterSendStop, %function
 640              	I2C_1_MasterSendStop:
 641              	.LFB4:
 462:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 463:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 464:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 465:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterSendStop
 466:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 467:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 468:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 469:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Generates I2C Stop condition on bus. Function do nothing if Start or Restart
 470:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  condition was failed before call this function.
 471:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 472:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 473:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  None.
 474:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 475:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 476:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Status error - Zero means no errors.
 477:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 478:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Side Effects:
 479:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Stop generation is required to complete the transaction.
 480:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  This function does not wait until a Stop condition is generated.
 481:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 482:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 483:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_state - The global variable used to store a current state of
 484:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                           the software FSM.
 485:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 486:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Reentrant:
 487:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  No.
 488:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 489:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 490:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterSendStop(void) 
 491:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 642              		.loc 1 491 0
 643              		.cfi_startproc
 644              		@ args = 0, pretend = 0, frame = 8
 645              		@ frame_needed = 1, uses_anonymous_args = 0
 646              		@ link register save eliminated.
 647 0000 80B4     		push	{r7}
 648              		.cfi_def_cfa_offset 4
 649              		.cfi_offset 7, -4
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 21


 650 0002 83B0     		sub	sp, sp, #12
 651              		.cfi_def_cfa_offset 16
 652 0004 00AF     		add	r7, sp, #0
 653              		.cfi_def_cfa_register 7
 492:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     uint8 errStatus;
 493:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 494:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     errStatus = I2C_1_MSTR_NOT_READY;
 654              		.loc 1 494 0
 655 0006 0223     		movs	r3, #2
 656 0008 FB71     		strb	r3, [r7, #7]
 495:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 496:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     /* Check if master is active on bus */
 497:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     if(I2C_1_CHECK_MASTER_MODE(I2C_1_MCSR_REG))
 657              		.loc 1 497 0
 658 000a 104B     		ldr	r3, .L47
 659 000c 1B78     		ldrb	r3, [r3]
 660 000e DBB2     		uxtb	r3, r3
 661 0010 03F00403 		and	r3, r3, #4
 662 0014 002B     		cmp	r3, #0
 663 0016 12D0     		beq	.L44
 498:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     {
 499:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         I2C_1_GENERATE_STOP_MANUAL;
 664              		.loc 1 499 0
 665 0018 0C4B     		ldr	r3, .L47
 666 001a 1022     		movs	r2, #16
 667 001c 1A70     		strb	r2, [r3]
 668 001e 0C4B     		ldr	r3, .L47+4
 669 0020 0422     		movs	r2, #4
 670 0022 1A70     		strb	r2, [r3]
 500:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         I2C_1_state = I2C_1_SM_IDLE;
 671              		.loc 1 500 0
 672 0024 0B4B     		ldr	r3, .L47+8
 673 0026 1022     		movs	r2, #16
 674 0028 1A70     		strb	r2, [r3]
 501:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 502:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Wait until stop has been generated */
 503:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         while(I2C_1_WAIT_STOP_COMPLETE(I2C_1_CSR_REG))
 675              		.loc 1 503 0
 676 002a 00BF     		nop
 677              	.L45:
 678              		.loc 1 503 0 is_stmt 0 discriminator 1
 679 002c 084B     		ldr	r3, .L47+4
 680 002e 1B78     		ldrb	r3, [r3]
 681 0030 DBB2     		uxtb	r3, r3
 682 0032 03F02103 		and	r3, r3, #33
 683 0036 002B     		cmp	r3, #0
 684 0038 F8D0     		beq	.L45
 504:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 505:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 506:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 507:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         errStatus = I2C_1_MSTR_NO_ERROR;
 685              		.loc 1 507 0 is_stmt 1
 686 003a 0023     		movs	r3, #0
 687 003c FB71     		strb	r3, [r7, #7]
 688              	.L44:
 508:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 509:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     #if(I2C_1_MODE_MULTI_MASTER_ENABLED)
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 22


 510:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_CHECK_LOST_ARB(I2C_1_CSR_REG))
 511:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 512:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_BUS_RELEASE_MANUAL;
 513:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 514:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* NACK was generated by instead Stop */
 515:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_ERR_ARB_LOST;
 516:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 517:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     #endif /* (I2C_1_MODE_MULTI_MASTER_ENABLED) */
 518:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     }
 519:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 520:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return(errStatus);
 689              		.loc 1 520 0
 690 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 521:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 691              		.loc 1 521 0
 692 0040 1846     		mov	r0, r3
 693 0042 0C37     		adds	r7, r7, #12
 694              		.cfi_def_cfa_offset 4
 695 0044 BD46     		mov	sp, r7
 696              		.cfi_def_cfa_register 13
 697              		@ sp needed
 698 0046 5DF8047B 		ldr	r7, [sp], #4
 699              		.cfi_restore 7
 700              		.cfi_def_cfa_offset 0
 701 004a 7047     		bx	lr
 702              	.L48:
 703              		.align	2
 704              	.L47:
 705 004c D9490040 		.word	1073760729
 706 0050 D7490040 		.word	1073760727
 707 0054 00000000 		.word	I2C_1_state
 708              		.cfi_endproc
 709              	.LFE4:
 710              		.size	I2C_1_MasterSendStop, .-I2C_1_MasterSendStop
 711              		.section	.text.I2C_1_MasterWriteByte,"ax",%progbits
 712              		.align	2
 713              		.global	I2C_1_MasterWriteByte
 714              		.thumb
 715              		.thumb_func
 716              		.type	I2C_1_MasterWriteByte, %function
 717              	I2C_1_MasterWriteByte:
 718              	.LFB5:
 522:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 523:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 524:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 525:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterWriteByte
 526:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 527:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 528:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 529:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Sends one byte to a slave. A valid Start or ReStart condition must be
 530:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  generated before this call this function. Function do nothing if Start or
 531:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Restart condition was failed before call this function.
 532:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 533:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 534:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  data:  The data byte to send to the slave.
 535:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 536:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 23


 537:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Status error - Zero means no errors.
 538:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 539:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Side Effects:
 540:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 541:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  register. It does not exit until it is set.
 542:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 543:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 544:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_state - The global variable used to store a current state of
 545:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                           the software FSM.
 546:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 547:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 548:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterWriteByte(uint8 theByte) 
 549:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 719              		.loc 1 549 0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 16
 722              		@ frame_needed = 1, uses_anonymous_args = 0
 723              		@ link register save eliminated.
 724 0000 80B4     		push	{r7}
 725              		.cfi_def_cfa_offset 4
 726              		.cfi_offset 7, -4
 727 0002 85B0     		sub	sp, sp, #20
 728              		.cfi_def_cfa_offset 24
 729 0004 00AF     		add	r7, sp, #0
 730              		.cfi_def_cfa_register 7
 731 0006 0346     		mov	r3, r0
 732 0008 FB71     		strb	r3, [r7, #7]
 550:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     uint8 errStatus;
 551:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 552:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     errStatus = I2C_1_MSTR_NOT_READY;
 733              		.loc 1 552 0
 734 000a 0223     		movs	r3, #2
 735 000c FB73     		strb	r3, [r7, #15]
 553:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 554:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     /* Check if START condition was generated */
 555:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     if(I2C_1_CHECK_MASTER_MODE(I2C_1_MCSR_REG))
 736              		.loc 1 555 0
 737 000e 184B     		ldr	r3, .L54
 738 0010 1B78     		ldrb	r3, [r3]
 739 0012 DBB2     		uxtb	r3, r3
 740 0014 03F00403 		and	r3, r3, #4
 741 0018 002B     		cmp	r3, #0
 742 001a 22D0     		beq	.L50
 556:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     {
 557:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         I2C_1_DATA_REG = theByte;   /* Write DATA register */
 743              		.loc 1 557 0
 744 001c 154A     		ldr	r2, .L54+4
 745 001e FB79     		ldrb	r3, [r7, #7]
 746 0020 1370     		strb	r3, [r2]
 558:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         I2C_1_TRANSMIT_DATA_MANUAL; /* Set transmit mode   */
 747              		.loc 1 558 0
 748 0022 154B     		ldr	r3, .L54+8
 749 0024 0422     		movs	r2, #4
 750 0026 1A70     		strb	r2, [r3]
 559:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         I2C_1_state = I2C_1_SM_MSTR_WR_DATA;
 751              		.loc 1 559 0
 752 0028 144B     		ldr	r3, .L54+12
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 24


 753 002a 4622     		movs	r2, #70
 754 002c 1A70     		strb	r2, [r3]
 560:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 561:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Wait until data byte has been transmitted */
 562:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         while(I2C_1_WAIT_BYTE_COMPLETE(I2C_1_CSR_REG))
 755              		.loc 1 562 0
 756 002e 00BF     		nop
 757              	.L51:
 758              		.loc 1 562 0 is_stmt 0 discriminator 1
 759 0030 114B     		ldr	r3, .L54+8
 760 0032 1B78     		ldrb	r3, [r3]
 761 0034 DBB2     		uxtb	r3, r3
 762 0036 03F00103 		and	r3, r3, #1
 763 003a 002B     		cmp	r3, #0
 764 003c F8D0     		beq	.L51
 563:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 564:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 565:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 566:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     #if(I2C_1_MODE_MULTI_MASTER_ENABLED)
 567:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_CHECK_LOST_ARB(I2C_1_CSR_REG))
 568:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 569:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_BUS_RELEASE_MANUAL;
 570:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 571:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             /* Master lost arbitrage: reset FSM to IDLE */
 572:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_IDLE;
 573:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_ERR_ARB_LOST;
 574:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 575:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Check LRB bit */
 576:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else
 577:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     #endif /* (I2C_1_MODE_MULTI_MASTER_ENABLED) */
 578:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 579:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_CHECK_DATA_ACK(I2C_1_CSR_REG))
 765              		.loc 1 579 0 is_stmt 1
 766 003e 0E4B     		ldr	r3, .L54+8
 767 0040 1B78     		ldrb	r3, [r3]
 768 0042 DBB2     		uxtb	r3, r3
 769 0044 03F00203 		and	r3, r3, #2
 770 0048 002B     		cmp	r3, #0
 771 004a 05D1     		bne	.L52
 580:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 581:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_MSTR_HALT;
 772              		.loc 1 581 0
 773 004c 0B4B     		ldr	r3, .L54+12
 774 004e 6022     		movs	r2, #96
 775 0050 1A70     		strb	r2, [r3]
 582:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_NO_ERROR;
 776              		.loc 1 582 0
 777 0052 0023     		movs	r3, #0
 778 0054 FB73     		strb	r3, [r7, #15]
 779 0056 04E0     		b	.L50
 780              	.L52:
 583:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 584:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else
 585:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 586:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_MSTR_HALT;
 781              		.loc 1 586 0
 782 0058 084B     		ldr	r3, .L54+12
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 25


 783 005a 6022     		movs	r2, #96
 784 005c 1A70     		strb	r2, [r3]
 587:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             errStatus = I2C_1_MSTR_ERR_LB_NAK;
 785              		.loc 1 587 0
 786 005e 0323     		movs	r3, #3
 787 0060 FB73     		strb	r3, [r7, #15]
 788              	.L50:
 588:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 589:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     }
 590:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 591:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return(errStatus);
 789              		.loc 1 591 0
 790 0062 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 592:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 791              		.loc 1 592 0
 792 0064 1846     		mov	r0, r3
 793 0066 1437     		adds	r7, r7, #20
 794              		.cfi_def_cfa_offset 4
 795 0068 BD46     		mov	sp, r7
 796              		.cfi_def_cfa_register 13
 797              		@ sp needed
 798 006a 5DF8047B 		ldr	r7, [sp], #4
 799              		.cfi_restore 7
 800              		.cfi_def_cfa_offset 0
 801 006e 7047     		bx	lr
 802              	.L55:
 803              		.align	2
 804              	.L54:
 805 0070 D9490040 		.word	1073760729
 806 0074 D8490040 		.word	1073760728
 807 0078 D7490040 		.word	1073760727
 808 007c 00000000 		.word	I2C_1_state
 809              		.cfi_endproc
 810              	.LFE5:
 811              		.size	I2C_1_MasterWriteByte, .-I2C_1_MasterWriteByte
 812              		.section	.text.I2C_1_MasterReadByte,"ax",%progbits
 813              		.align	2
 814              		.global	I2C_1_MasterReadByte
 815              		.thumb
 816              		.thumb_func
 817              		.type	I2C_1_MasterReadByte, %function
 818              	I2C_1_MasterReadByte:
 819              	.LFB6:
 593:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 594:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 595:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 596:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterReadByte
 597:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 598:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 599:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 600:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Reads one byte from a slave and ACK or NACK the transfer. A valid Start or
 601:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  ReStart condition must be generated before this call this function. Function
 602:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  do nothing if Start or Restart condition was failed before call this
 603:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  function.
 604:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 605:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 606:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  acknNack:  Zero, response with NACK, if non-zero response with ACK.
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 26


 607:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 608:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 609:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Byte read from slave.
 610:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 611:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Side Effects:
 612:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 613:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  register. It does not exit until it is set.
 614:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 615:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 616:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_state - The global variable used to store a current
 617:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                           state of the software FSM.
 618:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 619:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Reentrant:
 620:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  No.
 621:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 622:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 623:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterReadByte(uint8 acknNak) 
 624:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 820              		.loc 1 624 0
 821              		.cfi_startproc
 822              		@ args = 0, pretend = 0, frame = 16
 823              		@ frame_needed = 1, uses_anonymous_args = 0
 824              		@ link register save eliminated.
 825 0000 80B4     		push	{r7}
 826              		.cfi_def_cfa_offset 4
 827              		.cfi_offset 7, -4
 828 0002 85B0     		sub	sp, sp, #20
 829              		.cfi_def_cfa_offset 24
 830 0004 00AF     		add	r7, sp, #0
 831              		.cfi_def_cfa_register 7
 832 0006 0346     		mov	r3, r0
 833 0008 FB71     		strb	r3, [r7, #7]
 625:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     uint8 theByte;
 626:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 627:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     theByte = 0u;
 834              		.loc 1 627 0
 835 000a 0023     		movs	r3, #0
 836 000c FB73     		strb	r3, [r7, #15]
 628:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 629:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     /* Check if START condition was generated */
 630:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     if(I2C_1_CHECK_MASTER_MODE(I2C_1_MCSR_REG))
 837              		.loc 1 630 0
 838 000e 174B     		ldr	r3, .L62
 839 0010 1B78     		ldrb	r3, [r3]
 840 0012 DBB2     		uxtb	r3, r3
 841 0014 03F00403 		and	r3, r3, #4
 842 0018 002B     		cmp	r3, #0
 843 001a 1FD0     		beq	.L57
 631:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     {
 632:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* When address phase needs to release bus and receive byte,
 633:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         * then decide ACK or NACK
 634:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         */
 635:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(I2C_1_SM_MSTR_RD_ADDR == I2C_1_state)
 844              		.loc 1 635 0
 845 001c 144B     		ldr	r3, .L62+4
 846 001e 1B78     		ldrb	r3, [r3]
 847 0020 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 27


 848 0022 492B     		cmp	r3, #73
 849 0024 05D1     		bne	.L58
 636:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 637:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_READY_TO_READ_MANUAL;
 850              		.loc 1 637 0
 851 0026 134B     		ldr	r3, .L62+8
 852 0028 0022     		movs	r2, #0
 853 002a 1A70     		strb	r2, [r3]
 638:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_MSTR_RD_DATA;
 854              		.loc 1 638 0
 855 002c 104B     		ldr	r3, .L62+4
 856 002e 4A22     		movs	r2, #74
 857 0030 1A70     		strb	r2, [r3]
 858              	.L58:
 639:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 640:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 641:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Wait until data byte has been received */
 642:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         while(I2C_1_WAIT_BYTE_COMPLETE(I2C_1_CSR_REG))
 859              		.loc 1 642 0
 860 0032 00BF     		nop
 861              	.L59:
 862              		.loc 1 642 0 is_stmt 0 discriminator 1
 863 0034 0F4B     		ldr	r3, .L62+8
 864 0036 1B78     		ldrb	r3, [r3]
 865 0038 DBB2     		uxtb	r3, r3
 866 003a 03F00103 		and	r3, r3, #1
 867 003e 002B     		cmp	r3, #0
 868 0040 F8D0     		beq	.L59
 643:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 644:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 645:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 646:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         theByte = I2C_1_DATA_REG;
 869              		.loc 1 646 0 is_stmt 1
 870 0042 0D4B     		ldr	r3, .L62+12
 871 0044 1B78     		ldrb	r3, [r3]
 872 0046 FB73     		strb	r3, [r7, #15]
 647:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 648:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Command ACK to receive next byte and continue transfer.
 649:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         *  Do nothing for NACK. The NACK will be generated by
 650:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         *  Stop or ReStart routine.
 651:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         */
 652:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         if(acknNak != 0u) /* Generate ACK */
 873              		.loc 1 652 0
 874 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 875 004a 002B     		cmp	r3, #0
 876 004c 03D0     		beq	.L60
 653:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
 654:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_ACK_AND_RECEIVE_MANUAL;
 877              		.loc 1 654 0
 878 004e 094B     		ldr	r3, .L62+8
 879 0050 1022     		movs	r2, #16
 880 0052 1A70     		strb	r2, [r3]
 881 0054 02E0     		b	.L57
 882              	.L60:
 655:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 656:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         else              /* Do nothing for the follwong NACK */
 657:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         {
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 28


 658:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****             I2C_1_state = I2C_1_SM_MSTR_HALT;
 883              		.loc 1 658 0
 884 0056 064B     		ldr	r3, .L62+4
 885 0058 6022     		movs	r2, #96
 886 005a 1A70     		strb	r2, [r3]
 887              	.L57:
 659:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         }
 660:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     }
 661:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 662:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return(theByte);
 888              		.loc 1 662 0
 889 005c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 663:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 890              		.loc 1 663 0
 891 005e 1846     		mov	r0, r3
 892 0060 1437     		adds	r7, r7, #20
 893              		.cfi_def_cfa_offset 4
 894 0062 BD46     		mov	sp, r7
 895              		.cfi_def_cfa_register 13
 896              		@ sp needed
 897 0064 5DF8047B 		ldr	r7, [sp], #4
 898              		.cfi_restore 7
 899              		.cfi_def_cfa_offset 0
 900 0068 7047     		bx	lr
 901              	.L63:
 902 006a 00BF     		.align	2
 903              	.L62:
 904 006c D9490040 		.word	1073760729
 905 0070 00000000 		.word	I2C_1_state
 906 0074 D7490040 		.word	1073760727
 907 0078 D8490040 		.word	1073760728
 908              		.cfi_endproc
 909              	.LFE6:
 910              		.size	I2C_1_MasterReadByte, .-I2C_1_MasterReadByte
 911              		.section	.text.I2C_1_MasterStatus,"ax",%progbits
 912              		.align	2
 913              		.global	I2C_1_MasterStatus
 914              		.thumb
 915              		.thumb_func
 916              		.type	I2C_1_MasterStatus, %function
 917              	I2C_1_MasterStatus:
 918              	.LFB7:
 664:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 665:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 666:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 667:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterStatus
 668:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 669:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 670:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 671:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Returns the master's communication status.
 672:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 673:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 674:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  None.
 675:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 676:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 677:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Current status of I2C master.
 678:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 29


 679:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 680:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrStatus - The global variable used to store a current
 681:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                status of the I2C Master.
 682:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 683:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 684:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterStatus(void) 
 685:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 919              		.loc 1 685 0
 920              		.cfi_startproc
 921              		@ args = 0, pretend = 0, frame = 8
 922              		@ frame_needed = 1, uses_anonymous_args = 0
 923              		@ link register save eliminated.
 924 0000 80B4     		push	{r7}
 925              		.cfi_def_cfa_offset 4
 926              		.cfi_offset 7, -4
 927 0002 83B0     		sub	sp, sp, #12
 928              		.cfi_def_cfa_offset 16
 929 0004 00AF     		add	r7, sp, #0
 930              		.cfi_def_cfa_register 7
 686:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     uint8 status;
 687:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 688:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_DisableInt(); /* Lock from interrupt */
 931              		.loc 1 688 0
 932 0006 0F4B     		ldr	r3, .L67
 933 0008 4FF40042 		mov	r2, #32768
 934 000c 1A60     		str	r2, [r3]
 689:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 690:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     /* Read master status */
 691:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     status = I2C_1_mstrStatus;
 935              		.loc 1 691 0
 936 000e 0E4B     		ldr	r3, .L67+4
 937 0010 1B78     		ldrb	r3, [r3]
 938 0012 FB71     		strb	r3, [r7, #7]
 692:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 693:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     if (I2C_1_CHECK_SM_MASTER)
 939              		.loc 1 693 0
 940 0014 0D4B     		ldr	r3, .L67+8
 941 0016 1B78     		ldrb	r3, [r3]
 942 0018 DBB2     		uxtb	r3, r3
 943 001a 03F04003 		and	r3, r3, #64
 944 001e DBB2     		uxtb	r3, r3
 945 0020 002B     		cmp	r3, #0
 946 0022 03D0     		beq	.L65
 694:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     {
 695:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         /* Set transfer in progress flag in status */
 696:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****         status |= I2C_1_MSTAT_XFER_INP;
 947              		.loc 1 696 0
 948 0024 FB79     		ldrb	r3, [r7, #7]
 949 0026 43F00403 		orr	r3, r3, #4
 950 002a FB71     		strb	r3, [r7, #7]
 951              	.L65:
 697:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     }
 698:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 699:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_EnableInt(); /* Release lock */
 952              		.loc 1 699 0
 953 002c 084B     		ldr	r3, .L67+12
 954 002e 4FF40042 		mov	r2, #32768
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 30


 955 0032 1A60     		str	r2, [r3]
 700:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 701:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return (status);
 956              		.loc 1 701 0
 957 0034 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 702:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 958              		.loc 1 702 0
 959 0036 1846     		mov	r0, r3
 960 0038 0C37     		adds	r7, r7, #12
 961              		.cfi_def_cfa_offset 4
 962 003a BD46     		mov	sp, r7
 963              		.cfi_def_cfa_register 13
 964              		@ sp needed
 965 003c 5DF8047B 		ldr	r7, [sp], #4
 966              		.cfi_restore 7
 967              		.cfi_def_cfa_offset 0
 968 0040 7047     		bx	lr
 969              	.L68:
 970 0042 00BF     		.align	2
 971              	.L67:
 972 0044 80E100E0 		.word	-536813184
 973 0048 00000000 		.word	I2C_1_mstrStatus
 974 004c 00000000 		.word	I2C_1_state
 975 0050 00E100E0 		.word	-536813312
 976              		.cfi_endproc
 977              	.LFE7:
 978              		.size	I2C_1_MasterStatus, .-I2C_1_MasterStatus
 979              		.section	.text.I2C_1_MasterClearStatus,"ax",%progbits
 980              		.align	2
 981              		.global	I2C_1_MasterClearStatus
 982              		.thumb
 983              		.thumb_func
 984              		.type	I2C_1_MasterClearStatus, %function
 985              	I2C_1_MasterClearStatus:
 986              	.LFB8:
 703:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 704:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 705:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 706:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterClearStatus
 707:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 708:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 709:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 710:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Clears all status flags and returns the master status.
 711:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 712:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 713:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  None.
 714:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 715:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 716:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Current status of I2C master.
 717:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 718:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 719:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrStatus - The global variable used to store a current
 720:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                status of the I2C Master.
 721:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 722:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Reentrant:
 723:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  No.
 724:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 31


 725:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 726:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterClearStatus(void) 
 727:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 987              		.loc 1 727 0
 988              		.cfi_startproc
 989              		@ args = 0, pretend = 0, frame = 8
 990              		@ frame_needed = 1, uses_anonymous_args = 0
 991              		@ link register save eliminated.
 992 0000 80B4     		push	{r7}
 993              		.cfi_def_cfa_offset 4
 994              		.cfi_offset 7, -4
 995 0002 83B0     		sub	sp, sp, #12
 996              		.cfi_def_cfa_offset 16
 997 0004 00AF     		add	r7, sp, #0
 998              		.cfi_def_cfa_register 7
 728:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     uint8 status;
 729:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 730:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_DisableInt(); /* Lock from interrupt */
 999              		.loc 1 730 0
 1000 0006 0A4B     		ldr	r3, .L71
 1001 0008 4FF40042 		mov	r2, #32768
 1002 000c 1A60     		str	r2, [r3]
 731:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 732:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     /* Read and clear master status */
 733:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     status = I2C_1_mstrStatus;
 1003              		.loc 1 733 0
 1004 000e 094B     		ldr	r3, .L71+4
 1005 0010 1B78     		ldrb	r3, [r3]
 1006 0012 FB71     		strb	r3, [r7, #7]
 734:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_mstrStatus = I2C_1_MSTAT_CLEAR;
 1007              		.loc 1 734 0
 1008 0014 074B     		ldr	r3, .L71+4
 1009 0016 0022     		movs	r2, #0
 1010 0018 1A70     		strb	r2, [r3]
 735:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 736:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_EnableInt(); /* Release lock */
 1011              		.loc 1 736 0
 1012 001a 074B     		ldr	r3, .L71+8
 1013 001c 4FF40042 		mov	r2, #32768
 1014 0020 1A60     		str	r2, [r3]
 737:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 738:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return (status);
 1015              		.loc 1 738 0
 1016 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 739:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 1017              		.loc 1 739 0
 1018 0024 1846     		mov	r0, r3
 1019 0026 0C37     		adds	r7, r7, #12
 1020              		.cfi_def_cfa_offset 4
 1021 0028 BD46     		mov	sp, r7
 1022              		.cfi_def_cfa_register 13
 1023              		@ sp needed
 1024 002a 5DF8047B 		ldr	r7, [sp], #4
 1025              		.cfi_restore 7
 1026              		.cfi_def_cfa_offset 0
 1027 002e 7047     		bx	lr
 1028              	.L72:
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 32


 1029              		.align	2
 1030              	.L71:
 1031 0030 80E100E0 		.word	-536813184
 1032 0034 00000000 		.word	I2C_1_mstrStatus
 1033 0038 00E100E0 		.word	-536813312
 1034              		.cfi_endproc
 1035              	.LFE8:
 1036              		.size	I2C_1_MasterClearStatus, .-I2C_1_MasterClearStatus
 1037              		.section	.text.I2C_1_MasterGetReadBufSize,"ax",%progbits
 1038              		.align	2
 1039              		.global	I2C_1_MasterGetReadBufSize
 1040              		.thumb
 1041              		.thumb_func
 1042              		.type	I2C_1_MasterGetReadBufSize, %function
 1043              	I2C_1_MasterGetReadBufSize:
 1044              	.LFB9:
 740:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 741:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 742:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 743:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterGetReadBufSize
 744:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 745:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 746:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 747:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Returns the amount of bytes that has been transferred with an
 748:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_MasterReadBuf command.
 749:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 750:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 751:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  None.
 752:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 753:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 754:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it will return
 755:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  the byte count transferred so far.
 756:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 757:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 758:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrRdBufIndex - The global variable stores current index
 759:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                    within the master read buffer.
 760:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 761:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 762:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterGetReadBufSize(void) 
 763:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 1045              		.loc 1 763 0
 1046              		.cfi_startproc
 1047              		@ args = 0, pretend = 0, frame = 0
 1048              		@ frame_needed = 1, uses_anonymous_args = 0
 1049              		@ link register save eliminated.
 1050 0000 80B4     		push	{r7}
 1051              		.cfi_def_cfa_offset 4
 1052              		.cfi_offset 7, -4
 1053 0002 00AF     		add	r7, sp, #0
 1054              		.cfi_def_cfa_register 7
 764:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return (I2C_1_mstrRdBufIndex);
 1055              		.loc 1 764 0
 1056 0004 034B     		ldr	r3, .L75
 1057 0006 1B78     		ldrb	r3, [r3]
 1058 0008 DBB2     		uxtb	r3, r3
 765:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 1059              		.loc 1 765 0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 33


 1060 000a 1846     		mov	r0, r3
 1061 000c BD46     		mov	sp, r7
 1062              		.cfi_def_cfa_register 13
 1063              		@ sp needed
 1064 000e 5DF8047B 		ldr	r7, [sp], #4
 1065              		.cfi_restore 7
 1066              		.cfi_def_cfa_offset 0
 1067 0012 7047     		bx	lr
 1068              	.L76:
 1069              		.align	2
 1070              	.L75:
 1071 0014 00000000 		.word	I2C_1_mstrRdBufIndex
 1072              		.cfi_endproc
 1073              	.LFE9:
 1074              		.size	I2C_1_MasterGetReadBufSize, .-I2C_1_MasterGetReadBufSize
 1075              		.section	.text.I2C_1_MasterGetWriteBufSize,"ax",%progbits
 1076              		.align	2
 1077              		.global	I2C_1_MasterGetWriteBufSize
 1078              		.thumb
 1079              		.thumb_func
 1080              		.type	I2C_1_MasterGetWriteBufSize, %function
 1081              	I2C_1_MasterGetWriteBufSize:
 1082              	.LFB10:
 766:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 767:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 768:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 769:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterGetWriteBufSize
 770:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 771:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 772:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 773:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Returns the amount of bytes that has been transferred with an
 774:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_MasterWriteBuf command.
 775:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 776:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 777:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  None.
 778:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 779:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 780:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it will return
 781:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  the byte count transferred so far.
 782:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 783:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 784:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrWrBufIndex -  The global variable used to stores current
 785:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                     index within master write buffer.
 786:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 787:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 788:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** uint8 I2C_1_MasterGetWriteBufSize(void) 
 789:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 1083              		.loc 1 789 0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 0
 1086              		@ frame_needed = 1, uses_anonymous_args = 0
 1087              		@ link register save eliminated.
 1088 0000 80B4     		push	{r7}
 1089              		.cfi_def_cfa_offset 4
 1090              		.cfi_offset 7, -4
 1091 0002 00AF     		add	r7, sp, #0
 1092              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 34


 790:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     return (I2C_1_mstrWrBufIndex);
 1093              		.loc 1 790 0
 1094 0004 034B     		ldr	r3, .L79
 1095 0006 1B78     		ldrb	r3, [r3]
 1096 0008 DBB2     		uxtb	r3, r3
 791:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 1097              		.loc 1 791 0
 1098 000a 1846     		mov	r0, r3
 1099 000c BD46     		mov	sp, r7
 1100              		.cfi_def_cfa_register 13
 1101              		@ sp needed
 1102 000e 5DF8047B 		ldr	r7, [sp], #4
 1103              		.cfi_restore 7
 1104              		.cfi_def_cfa_offset 0
 1105 0012 7047     		bx	lr
 1106              	.L80:
 1107              		.align	2
 1108              	.L79:
 1109 0014 00000000 		.word	I2C_1_mstrWrBufIndex
 1110              		.cfi_endproc
 1111              	.LFE10:
 1112              		.size	I2C_1_MasterGetWriteBufSize, .-I2C_1_MasterGetWriteBufSize
 1113              		.section	.text.I2C_1_MasterClearReadBuf,"ax",%progbits
 1114              		.align	2
 1115              		.global	I2C_1_MasterClearReadBuf
 1116              		.thumb
 1117              		.thumb_func
 1118              		.type	I2C_1_MasterClearReadBuf, %function
 1119              	I2C_1_MasterClearReadBuf:
 1120              	.LFB11:
 792:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 793:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 794:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 795:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterClearReadBuf
 796:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 797:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 798:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 799:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Resets the read buffer pointer back to the first byte in the buffer.
 800:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 801:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 802:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  None.
 803:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 804:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 805:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  None.
 806:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 807:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 808:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrRdBufIndex - The global variable used to stores current
 809:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                    index within master read buffer.
 810:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrStatus - The global variable used to store a current
 811:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                status of the I2C Master.
 812:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 813:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Reentrant:
 814:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  No.
 815:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 816:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 817:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** void I2C_1_MasterClearReadBuf(void) 
 818:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 35


 1121              		.loc 1 818 0
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 0
 1124              		@ frame_needed = 1, uses_anonymous_args = 0
 1125              		@ link register save eliminated.
 1126 0000 80B4     		push	{r7}
 1127              		.cfi_def_cfa_offset 4
 1128              		.cfi_offset 7, -4
 1129 0002 00AF     		add	r7, sp, #0
 1130              		.cfi_def_cfa_register 7
 819:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_DisableInt(); /* Lock from interrupt */
 1131              		.loc 1 819 0
 1132 0004 0B4B     		ldr	r3, .L82
 1133 0006 4FF40042 		mov	r2, #32768
 1134 000a 1A60     		str	r2, [r3]
 820:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 821:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_mstrRdBufIndex = 0u;
 1135              		.loc 1 821 0
 1136 000c 0A4B     		ldr	r3, .L82+4
 1137 000e 0022     		movs	r2, #0
 1138 0010 1A70     		strb	r2, [r3]
 822:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_mstrStatus    &= (uint8) ~I2C_1_MSTAT_RD_CMPLT;
 1139              		.loc 1 822 0
 1140 0012 0A4B     		ldr	r3, .L82+8
 1141 0014 1B78     		ldrb	r3, [r3]
 1142 0016 DBB2     		uxtb	r3, r3
 1143 0018 23F00103 		bic	r3, r3, #1
 1144 001c DAB2     		uxtb	r2, r3
 1145 001e 074B     		ldr	r3, .L82+8
 1146 0020 1A70     		strb	r2, [r3]
 823:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 824:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_EnableInt(); /* Release lock */
 1147              		.loc 1 824 0
 1148 0022 074B     		ldr	r3, .L82+12
 1149 0024 4FF40042 		mov	r2, #32768
 1150 0028 1A60     		str	r2, [r3]
 825:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 1151              		.loc 1 825 0
 1152 002a BD46     		mov	sp, r7
 1153              		.cfi_def_cfa_register 13
 1154              		@ sp needed
 1155 002c 5DF8047B 		ldr	r7, [sp], #4
 1156              		.cfi_restore 7
 1157              		.cfi_def_cfa_offset 0
 1158 0030 7047     		bx	lr
 1159              	.L83:
 1160 0032 00BF     		.align	2
 1161              	.L82:
 1162 0034 80E100E0 		.word	-536813184
 1163 0038 00000000 		.word	I2C_1_mstrRdBufIndex
 1164 003c 00000000 		.word	I2C_1_mstrStatus
 1165 0040 00E100E0 		.word	-536813312
 1166              		.cfi_endproc
 1167              	.LFE11:
 1168              		.size	I2C_1_MasterClearReadBuf, .-I2C_1_MasterClearReadBuf
 1169              		.section	.text.I2C_1_MasterClearWriteBuf,"ax",%progbits
 1170              		.align	2
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 36


 1171              		.global	I2C_1_MasterClearWriteBuf
 1172              		.thumb
 1173              		.thumb_func
 1174              		.type	I2C_1_MasterClearWriteBuf, %function
 1175              	I2C_1_MasterClearWriteBuf:
 1176              	.LFB12:
 826:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 827:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 828:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** /*******************************************************************************
 829:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Function Name: I2C_1_MasterClearWriteBuf
 830:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** ********************************************************************************
 831:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 832:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Summary:
 833:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  Resets the write buffer pointer back to the first byte in the buffer.
 834:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 835:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Parameters:
 836:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  None.
 837:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 838:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Return:
 839:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  None.
 840:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 841:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Global variables:
 842:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrRdBufIndex - The global variable used to stote current
 843:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                    index within master read buffer.
 844:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  I2C_1_mstrStatus - The global variable used to store a current
 845:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *                                status of the I2C Master.
 846:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 847:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** * Reentrant:
 848:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *  No.
 849:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *
 850:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** *******************************************************************************/
 851:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** void I2C_1_MasterClearWriteBuf(void) 
 852:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** {
 1177              		.loc 1 852 0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 1, uses_anonymous_args = 0
 1181              		@ link register save eliminated.
 1182 0000 80B4     		push	{r7}
 1183              		.cfi_def_cfa_offset 4
 1184              		.cfi_offset 7, -4
 1185 0002 00AF     		add	r7, sp, #0
 1186              		.cfi_def_cfa_register 7
 853:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_DisableInt(); /* Lock from interrupt */
 1187              		.loc 1 853 0
 1188 0004 0B4B     		ldr	r3, .L85
 1189 0006 4FF40042 		mov	r2, #32768
 1190 000a 1A60     		str	r2, [r3]
 854:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 855:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_mstrWrBufIndex = 0u;
 1191              		.loc 1 855 0
 1192 000c 0A4B     		ldr	r3, .L85+4
 1193 000e 0022     		movs	r2, #0
 1194 0010 1A70     		strb	r2, [r3]
 856:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_mstrStatus    &= (uint8) ~I2C_1_MSTAT_WR_CMPLT;
 1195              		.loc 1 856 0
 1196 0012 0A4B     		ldr	r3, .L85+8
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 37


 1197 0014 1B78     		ldrb	r3, [r3]
 1198 0016 DBB2     		uxtb	r3, r3
 1199 0018 23F00203 		bic	r3, r3, #2
 1200 001c DAB2     		uxtb	r2, r3
 1201 001e 074B     		ldr	r3, .L85+8
 1202 0020 1A70     		strb	r2, [r3]
 857:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** 
 858:.\Generated_Source\PSoC5/I2C_1_MASTER.c ****     I2C_1_EnableInt(); /* Release lock */
 1203              		.loc 1 858 0
 1204 0022 074B     		ldr	r3, .L85+12
 1205 0024 4FF40042 		mov	r2, #32768
 1206 0028 1A60     		str	r2, [r3]
 859:.\Generated_Source\PSoC5/I2C_1_MASTER.c **** }
 1207              		.loc 1 859 0
 1208 002a BD46     		mov	sp, r7
 1209              		.cfi_def_cfa_register 13
 1210              		@ sp needed
 1211 002c 5DF8047B 		ldr	r7, [sp], #4
 1212              		.cfi_restore 7
 1213              		.cfi_def_cfa_offset 0
 1214 0030 7047     		bx	lr
 1215              	.L86:
 1216 0032 00BF     		.align	2
 1217              	.L85:
 1218 0034 80E100E0 		.word	-536813184
 1219 0038 00000000 		.word	I2C_1_mstrWrBufIndex
 1220 003c 00000000 		.word	I2C_1_mstrStatus
 1221 0040 00E100E0 		.word	-536813312
 1222              		.cfi_endproc
 1223              	.LFE12:
 1224              		.size	I2C_1_MasterClearWriteBuf, .-I2C_1_MasterClearWriteBuf
 1225              		.text
 1226              	.Letext0:
 1227              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 1228              		.file 3 ".\\Generated_Source\\PSoC5\\I2C_1_PVT.h"
 1229              		.section	.debug_info,"",%progbits
 1230              	.Ldebug_info0:
 1231 0000 EB030000 		.4byte	0x3eb
 1232 0004 0400     		.2byte	0x4
 1233 0006 00000000 		.4byte	.Ldebug_abbrev0
 1234 000a 04       		.byte	0x4
 1235 000b 01       		.uleb128 0x1
 1236 000c 34010000 		.4byte	.LASF48
 1237 0010 01       		.byte	0x1
 1238 0011 56030000 		.4byte	.LASF49
 1239 0015 F2000000 		.4byte	.LASF50
 1240 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1241 001d 00000000 		.4byte	0
 1242 0021 00000000 		.4byte	.Ldebug_line0
 1243 0025 02       		.uleb128 0x2
 1244 0026 01       		.byte	0x1
 1245 0027 06       		.byte	0x6
 1246 0028 4A030000 		.4byte	.LASF0
 1247 002c 02       		.uleb128 0x2
 1248 002d 01       		.byte	0x1
 1249 002e 08       		.byte	0x8
 1250 002f C7000000 		.4byte	.LASF1
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 38


 1251 0033 02       		.uleb128 0x2
 1252 0034 02       		.byte	0x2
 1253 0035 05       		.byte	0x5
 1254 0036 E8020000 		.4byte	.LASF2
 1255 003a 02       		.uleb128 0x2
 1256 003b 02       		.byte	0x2
 1257 003c 07       		.byte	0x7
 1258 003d 4B000000 		.4byte	.LASF3
 1259 0041 02       		.uleb128 0x2
 1260 0042 04       		.byte	0x4
 1261 0043 05       		.byte	0x5
 1262 0044 3C030000 		.4byte	.LASF4
 1263 0048 02       		.uleb128 0x2
 1264 0049 04       		.byte	0x4
 1265 004a 07       		.byte	0x7
 1266 004b DA000000 		.4byte	.LASF5
 1267 004f 02       		.uleb128 0x2
 1268 0050 08       		.byte	0x8
 1269 0051 05       		.byte	0x5
 1270 0052 69020000 		.4byte	.LASF6
 1271 0056 02       		.uleb128 0x2
 1272 0057 08       		.byte	0x8
 1273 0058 07       		.byte	0x7
 1274 0059 23020000 		.4byte	.LASF7
 1275 005d 03       		.uleb128 0x3
 1276 005e 04       		.byte	0x4
 1277 005f 05       		.byte	0x5
 1278 0060 696E7400 		.ascii	"int\000"
 1279 0064 02       		.uleb128 0x2
 1280 0065 04       		.byte	0x4
 1281 0066 07       		.byte	0x7
 1282 0067 5E000000 		.4byte	.LASF8
 1283 006b 04       		.uleb128 0x4
 1284 006c EC000000 		.4byte	.LASF9
 1285 0070 02       		.byte	0x2
 1286 0071 C2       		.byte	0xc2
 1287 0072 2C000000 		.4byte	0x2c
 1288 0076 04       		.uleb128 0x4
 1289 0077 01020000 		.4byte	.LASF10
 1290 007b 02       		.byte	0x2
 1291 007c C4       		.byte	0xc4
 1292 007d 48000000 		.4byte	0x48
 1293 0081 02       		.uleb128 0x2
 1294 0082 04       		.byte	0x4
 1295 0083 04       		.byte	0x4
 1296 0084 C1000000 		.4byte	.LASF11
 1297 0088 02       		.uleb128 0x2
 1298 0089 08       		.byte	0x8
 1299 008a 04       		.byte	0x4
 1300 008b C2010000 		.4byte	.LASF12
 1301 008f 02       		.uleb128 0x2
 1302 0090 01       		.byte	0x1
 1303 0091 08       		.byte	0x8
 1304 0092 45030000 		.4byte	.LASF13
 1305 0096 05       		.uleb128 0x5
 1306 0097 D5000000 		.4byte	.LASF14
 1307 009b 02       		.byte	0x2
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 39


 1308 009c 6C01     		.2byte	0x16c
 1309 009e A2000000 		.4byte	0xa2
 1310 00a2 06       		.uleb128 0x6
 1311 00a3 6B000000 		.4byte	0x6b
 1312 00a7 05       		.uleb128 0x5
 1313 00a8 00000000 		.4byte	.LASF15
 1314 00ac 02       		.byte	0x2
 1315 00ad 6E01     		.2byte	0x16e
 1316 00af B3000000 		.4byte	0xb3
 1317 00b3 06       		.uleb128 0x6
 1318 00b4 76000000 		.4byte	0x76
 1319 00b8 02       		.uleb128 0x2
 1320 00b9 04       		.byte	0x4
 1321 00ba 07       		.byte	0x7
 1322 00bb 60020000 		.4byte	.LASF16
 1323 00bf 07       		.uleb128 0x7
 1324 00c0 AC000000 		.4byte	.LASF20
 1325 00c4 01       		.byte	0x1
 1326 00c5 50       		.byte	0x50
 1327 00c6 6B000000 		.4byte	0x6b
 1328 00ca 00000000 		.4byte	.LFB0
 1329 00ce 0C010000 		.4byte	.LFE0-.LFB0
 1330 00d2 01       		.uleb128 0x1
 1331 00d3 9C       		.byte	0x9c
 1332 00d4 1F010000 		.4byte	0x11f
 1333 00d8 08       		.uleb128 0x8
 1334 00d9 3F020000 		.4byte	.LASF17
 1335 00dd 01       		.byte	0x1
 1336 00de 50       		.byte	0x50
 1337 00df 6B000000 		.4byte	0x6b
 1338 00e3 02       		.uleb128 0x2
 1339 00e4 91       		.byte	0x91
 1340 00e5 6F       		.sleb128 -17
 1341 00e6 08       		.uleb128 0x8
 1342 00e7 1C020000 		.4byte	.LASF18
 1343 00eb 01       		.byte	0x1
 1344 00ec 50       		.byte	0x50
 1345 00ed 1F010000 		.4byte	0x11f
 1346 00f1 02       		.uleb128 0x2
 1347 00f2 91       		.byte	0x91
 1348 00f3 68       		.sleb128 -24
 1349 00f4 09       		.uleb128 0x9
 1350 00f5 636E7400 		.ascii	"cnt\000"
 1351 00f9 01       		.byte	0x1
 1352 00fa 50       		.byte	0x50
 1353 00fb 6B000000 		.4byte	0x6b
 1354 00ff 02       		.uleb128 0x2
 1355 0100 91       		.byte	0x91
 1356 0101 6E       		.sleb128 -18
 1357 0102 08       		.uleb128 0x8
 1358 0103 3A020000 		.4byte	.LASF19
 1359 0107 01       		.byte	0x1
 1360 0108 50       		.byte	0x50
 1361 0109 6B000000 		.4byte	0x6b
 1362 010d 02       		.uleb128 0x2
 1363 010e 91       		.byte	0x91
 1364 010f 6D       		.sleb128 -19
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 40


 1365 0110 0A       		.uleb128 0xa
 1366 0111 2A010000 		.4byte	.LASF23
 1367 0115 01       		.byte	0x1
 1368 0116 53       		.byte	0x53
 1369 0117 6B000000 		.4byte	0x6b
 1370 011b 02       		.uleb128 0x2
 1371 011c 91       		.byte	0x91
 1372 011d 77       		.sleb128 -9
 1373 011e 00       		.byte	0
 1374 011f 0B       		.uleb128 0xb
 1375 0120 04       		.byte	0x4
 1376 0121 6B000000 		.4byte	0x6b
 1377 0125 07       		.uleb128 0x7
 1378 0126 E1010000 		.4byte	.LASF21
 1379 012a 01       		.byte	0x1
 1380 012b C4       		.byte	0xc4
 1381 012c 6B000000 		.4byte	0x6b
 1382 0130 00000000 		.4byte	.LFB1
 1383 0134 10010000 		.4byte	.LFE1-.LFB1
 1384 0138 01       		.uleb128 0x1
 1385 0139 9C       		.byte	0x9c
 1386 013a 85010000 		.4byte	0x185
 1387 013e 08       		.uleb128 0x8
 1388 013f 3F020000 		.4byte	.LASF17
 1389 0143 01       		.byte	0x1
 1390 0144 C4       		.byte	0xc4
 1391 0145 6B000000 		.4byte	0x6b
 1392 0149 02       		.uleb128 0x2
 1393 014a 91       		.byte	0x91
 1394 014b 6F       		.sleb128 -17
 1395 014c 08       		.uleb128 0x8
 1396 014d FA010000 		.4byte	.LASF22
 1397 0151 01       		.byte	0x1
 1398 0152 C4       		.byte	0xc4
 1399 0153 1F010000 		.4byte	0x11f
 1400 0157 02       		.uleb128 0x2
 1401 0158 91       		.byte	0x91
 1402 0159 68       		.sleb128 -24
 1403 015a 09       		.uleb128 0x9
 1404 015b 636E7400 		.ascii	"cnt\000"
 1405 015f 01       		.byte	0x1
 1406 0160 C4       		.byte	0xc4
 1407 0161 6B000000 		.4byte	0x6b
 1408 0165 02       		.uleb128 0x2
 1409 0166 91       		.byte	0x91
 1410 0167 6E       		.sleb128 -18
 1411 0168 08       		.uleb128 0x8
 1412 0169 3A020000 		.4byte	.LASF19
 1413 016d 01       		.byte	0x1
 1414 016e C4       		.byte	0xc4
 1415 016f 6B000000 		.4byte	0x6b
 1416 0173 02       		.uleb128 0x2
 1417 0174 91       		.byte	0x91
 1418 0175 6D       		.sleb128 -19
 1419 0176 0A       		.uleb128 0xa
 1420 0177 2A010000 		.4byte	.LASF23
 1421 017b 01       		.byte	0x1
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 41


 1422 017c C7       		.byte	0xc7
 1423 017d 6B000000 		.4byte	0x6b
 1424 0181 02       		.uleb128 0x2
 1425 0182 91       		.byte	0x91
 1426 0183 77       		.sleb128 -9
 1427 0184 00       		.byte	0
 1428 0185 0C       		.uleb128 0xc
 1429 0186 35000000 		.4byte	.LASF24
 1430 018a 01       		.byte	0x1
 1431 018b 2701     		.2byte	0x127
 1432 018d 6B000000 		.4byte	0x6b
 1433 0191 00000000 		.4byte	.LFB2
 1434 0195 BC000000 		.4byte	.LFE2-.LFB2
 1435 0199 01       		.uleb128 0x1
 1436 019a 9C       		.byte	0x9c
 1437 019b CD010000 		.4byte	0x1cd
 1438 019f 0D       		.uleb128 0xd
 1439 01a0 3F020000 		.4byte	.LASF17
 1440 01a4 01       		.byte	0x1
 1441 01a5 2701     		.2byte	0x127
 1442 01a7 6B000000 		.4byte	0x6b
 1443 01ab 02       		.uleb128 0x2
 1444 01ac 91       		.byte	0x91
 1445 01ad 6F       		.sleb128 -17
 1446 01ae 0D       		.uleb128 0xd
 1447 01af F5010000 		.4byte	.LASF25
 1448 01b3 01       		.byte	0x1
 1449 01b4 2701     		.2byte	0x127
 1450 01b6 6B000000 		.4byte	0x6b
 1451 01ba 02       		.uleb128 0x2
 1452 01bb 91       		.byte	0x91
 1453 01bc 6E       		.sleb128 -18
 1454 01bd 0E       		.uleb128 0xe
 1455 01be 2A010000 		.4byte	.LASF23
 1456 01c2 01       		.byte	0x1
 1457 01c3 2A01     		.2byte	0x12a
 1458 01c5 6B000000 		.4byte	0x6b
 1459 01c9 02       		.uleb128 0x2
 1460 01ca 91       		.byte	0x91
 1461 01cb 77       		.sleb128 -9
 1462 01cc 00       		.byte	0
 1463 01cd 0C       		.uleb128 0xc
 1464 01ce C9010000 		.4byte	.LASF26
 1465 01d2 01       		.byte	0x1
 1466 01d3 9401     		.2byte	0x194
 1467 01d5 6B000000 		.4byte	0x6b
 1468 01d9 00000000 		.4byte	.LFB3
 1469 01dd A4000000 		.4byte	.LFE3-.LFB3
 1470 01e1 01       		.uleb128 0x1
 1471 01e2 9C       		.byte	0x9c
 1472 01e3 15020000 		.4byte	0x215
 1473 01e7 0D       		.uleb128 0xd
 1474 01e8 3F020000 		.4byte	.LASF17
 1475 01ec 01       		.byte	0x1
 1476 01ed 9401     		.2byte	0x194
 1477 01ef 6B000000 		.4byte	0x6b
 1478 01f3 02       		.uleb128 0x2
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 42


 1479 01f4 91       		.byte	0x91
 1480 01f5 6F       		.sleb128 -17
 1481 01f6 0D       		.uleb128 0xd
 1482 01f7 F5010000 		.4byte	.LASF25
 1483 01fb 01       		.byte	0x1
 1484 01fc 9401     		.2byte	0x194
 1485 01fe 6B000000 		.4byte	0x6b
 1486 0202 02       		.uleb128 0x2
 1487 0203 91       		.byte	0x91
 1488 0204 6E       		.sleb128 -18
 1489 0205 0E       		.uleb128 0xe
 1490 0206 2A010000 		.4byte	.LASF23
 1491 020a 01       		.byte	0x1
 1492 020b 9701     		.2byte	0x197
 1493 020d 6B000000 		.4byte	0x6b
 1494 0211 02       		.uleb128 0x2
 1495 0212 91       		.byte	0x91
 1496 0213 77       		.sleb128 -9
 1497 0214 00       		.byte	0
 1498 0215 0C       		.uleb128 0xc
 1499 0216 27030000 		.4byte	.LASF27
 1500 021a 01       		.byte	0x1
 1501 021b EA01     		.2byte	0x1ea
 1502 021d 6B000000 		.4byte	0x6b
 1503 0221 00000000 		.4byte	.LFB4
 1504 0225 58000000 		.4byte	.LFE4-.LFB4
 1505 0229 01       		.uleb128 0x1
 1506 022a 9C       		.byte	0x9c
 1507 022b 3F020000 		.4byte	0x23f
 1508 022f 0E       		.uleb128 0xe
 1509 0230 2A010000 		.4byte	.LASF23
 1510 0234 01       		.byte	0x1
 1511 0235 EC01     		.2byte	0x1ec
 1512 0237 6B000000 		.4byte	0x6b
 1513 023b 02       		.uleb128 0x2
 1514 023c 91       		.byte	0x91
 1515 023d 77       		.sleb128 -9
 1516 023e 00       		.byte	0
 1517 023f 0C       		.uleb128 0xc
 1518 0240 A5020000 		.4byte	.LASF28
 1519 0244 01       		.byte	0x1
 1520 0245 2402     		.2byte	0x224
 1521 0247 6B000000 		.4byte	0x6b
 1522 024b 00000000 		.4byte	.LFB5
 1523 024f 80000000 		.4byte	.LFE5-.LFB5
 1524 0253 01       		.uleb128 0x1
 1525 0254 9C       		.byte	0x9c
 1526 0255 78020000 		.4byte	0x278
 1527 0259 0D       		.uleb128 0xd
 1528 025a F2020000 		.4byte	.LASF29
 1529 025e 01       		.byte	0x1
 1530 025f 2402     		.2byte	0x224
 1531 0261 6B000000 		.4byte	0x6b
 1532 0265 02       		.uleb128 0x2
 1533 0266 91       		.byte	0x91
 1534 0267 6F       		.sleb128 -17
 1535 0268 0E       		.uleb128 0xe
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 43


 1536 0269 2A010000 		.4byte	.LASF23
 1537 026d 01       		.byte	0x1
 1538 026e 2602     		.2byte	0x226
 1539 0270 6B000000 		.4byte	0x6b
 1540 0274 02       		.uleb128 0x2
 1541 0275 91       		.byte	0x91
 1542 0276 77       		.sleb128 -9
 1543 0277 00       		.byte	0
 1544 0278 0C       		.uleb128 0xc
 1545 0279 77020000 		.4byte	.LASF30
 1546 027d 01       		.byte	0x1
 1547 027e 6F02     		.2byte	0x26f
 1548 0280 6B000000 		.4byte	0x6b
 1549 0284 00000000 		.4byte	.LFB6
 1550 0288 7C000000 		.4byte	.LFE6-.LFB6
 1551 028c 01       		.uleb128 0x1
 1552 028d 9C       		.byte	0x9c
 1553 028e B1020000 		.4byte	0x2b1
 1554 0292 0D       		.uleb128 0xd
 1555 0293 14020000 		.4byte	.LASF31
 1556 0297 01       		.byte	0x1
 1557 0298 6F02     		.2byte	0x26f
 1558 029a 6B000000 		.4byte	0x6b
 1559 029e 02       		.uleb128 0x2
 1560 029f 91       		.byte	0x91
 1561 02a0 6F       		.sleb128 -17
 1562 02a1 0E       		.uleb128 0xe
 1563 02a2 F2020000 		.4byte	.LASF29
 1564 02a6 01       		.byte	0x1
 1565 02a7 7102     		.2byte	0x271
 1566 02a9 6B000000 		.4byte	0x6b
 1567 02ad 02       		.uleb128 0x2
 1568 02ae 91       		.byte	0x91
 1569 02af 77       		.sleb128 -9
 1570 02b0 00       		.byte	0
 1571 02b1 0C       		.uleb128 0xc
 1572 02b2 7E030000 		.4byte	.LASF32
 1573 02b6 01       		.byte	0x1
 1574 02b7 AC02     		.2byte	0x2ac
 1575 02b9 6B000000 		.4byte	0x6b
 1576 02bd 00000000 		.4byte	.LFB7
 1577 02c1 54000000 		.4byte	.LFE7-.LFB7
 1578 02c5 01       		.uleb128 0x1
 1579 02c6 9C       		.byte	0x9c
 1580 02c7 DB020000 		.4byte	0x2db
 1581 02cb 0E       		.uleb128 0xe
 1582 02cc 06000000 		.4byte	.LASF33
 1583 02d0 01       		.byte	0x1
 1584 02d1 AE02     		.2byte	0x2ae
 1585 02d3 6B000000 		.4byte	0x6b
 1586 02d7 02       		.uleb128 0x2
 1587 02d8 91       		.byte	0x91
 1588 02d9 77       		.sleb128 -9
 1589 02da 00       		.byte	0
 1590 02db 0C       		.uleb128 0xc
 1591 02dc FA020000 		.4byte	.LASF34
 1592 02e0 01       		.byte	0x1
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 44


 1593 02e1 D602     		.2byte	0x2d6
 1594 02e3 6B000000 		.4byte	0x6b
 1595 02e7 00000000 		.4byte	.LFB8
 1596 02eb 3C000000 		.4byte	.LFE8-.LFB8
 1597 02ef 01       		.uleb128 0x1
 1598 02f0 9C       		.byte	0x9c
 1599 02f1 05030000 		.4byte	0x305
 1600 02f5 0E       		.uleb128 0xe
 1601 02f6 06000000 		.4byte	.LASF33
 1602 02fa 01       		.byte	0x1
 1603 02fb D802     		.2byte	0x2d8
 1604 02fd 6B000000 		.4byte	0x6b
 1605 0301 02       		.uleb128 0x2
 1606 0302 91       		.byte	0x91
 1607 0303 77       		.sleb128 -9
 1608 0304 00       		.byte	0
 1609 0305 0F       		.uleb128 0xf
 1610 0306 91030000 		.4byte	.LASF35
 1611 030a 01       		.byte	0x1
 1612 030b FA02     		.2byte	0x2fa
 1613 030d 6B000000 		.4byte	0x6b
 1614 0311 00000000 		.4byte	.LFB9
 1615 0315 18000000 		.4byte	.LFE9-.LFB9
 1616 0319 01       		.uleb128 0x1
 1617 031a 9C       		.byte	0x9c
 1618 031b 0F       		.uleb128 0xf
 1619 031c 90000000 		.4byte	.LASF36
 1620 0320 01       		.byte	0x1
 1621 0321 1403     		.2byte	0x314
 1622 0323 6B000000 		.4byte	0x6b
 1623 0327 00000000 		.4byte	.LFB10
 1624 032b 18000000 		.4byte	.LFE10-.LFB10
 1625 032f 01       		.uleb128 0x1
 1626 0330 9C       		.byte	0x9c
 1627 0331 10       		.uleb128 0x10
 1628 0332 8C020000 		.4byte	.LASF37
 1629 0336 01       		.byte	0x1
 1630 0337 3103     		.2byte	0x331
 1631 0339 00000000 		.4byte	.LFB11
 1632 033d 44000000 		.4byte	.LFE11-.LFB11
 1633 0341 01       		.uleb128 0x1
 1634 0342 9C       		.byte	0x9c
 1635 0343 10       		.uleb128 0x10
 1636 0344 BB020000 		.4byte	.LASF38
 1637 0348 01       		.byte	0x1
 1638 0349 5303     		.2byte	0x353
 1639 034b 00000000 		.4byte	.LFB12
 1640 034f 44000000 		.4byte	.LFE12-.LFB12
 1641 0353 01       		.uleb128 0x1
 1642 0354 9C       		.byte	0x9c
 1643 0355 11       		.uleb128 0x11
 1644 0356 08020000 		.4byte	.LASF39
 1645 035a 03       		.byte	0x3
 1646 035b 23       		.byte	0x23
 1647 035c A2000000 		.4byte	0xa2
 1648 0360 12       		.uleb128 0x12
 1649 0361 7F000000 		.4byte	.LASF40
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 45


 1650 0365 01       		.byte	0x1
 1651 0366 17       		.byte	0x17
 1652 0367 A2000000 		.4byte	0xa2
 1653 036b 05       		.uleb128 0x5
 1654 036c 03       		.byte	0x3
 1655 036d 00000000 		.4byte	I2C_1_mstrStatus
 1656 0371 12       		.uleb128 0x12
 1657 0372 AC030000 		.4byte	.LASF41
 1658 0376 01       		.byte	0x1
 1659 0377 18       		.byte	0x18
 1660 0378 A2000000 		.4byte	0xa2
 1661 037c 05       		.uleb128 0x5
 1662 037d 03       		.byte	0x3
 1663 037e 00000000 		.4byte	I2C_1_mstrControl
 1664 0382 12       		.uleb128 0x12
 1665 0383 D5020000 		.4byte	.LASF42
 1666 0387 01       		.byte	0x1
 1667 0388 1B       		.byte	0x1b
 1668 0389 93030000 		.4byte	0x393
 1669 038d 05       		.uleb128 0x5
 1670 038e 03       		.byte	0x3
 1671 038f 00000000 		.4byte	I2C_1_mstrRdBufPtr
 1672 0393 0B       		.uleb128 0xb
 1673 0394 04       		.byte	0x4
 1674 0395 A2000000 		.4byte	0xa2
 1675 0399 12       		.uleb128 0x12
 1676 039a 4C020000 		.4byte	.LASF43
 1677 039e 01       		.byte	0x1
 1678 039f 1C       		.byte	0x1c
 1679 03a0 A2000000 		.4byte	0xa2
 1680 03a4 05       		.uleb128 0x5
 1681 03a5 03       		.byte	0x3
 1682 03a6 00000000 		.4byte	I2C_1_mstrRdBufSize
 1683 03aa 12       		.uleb128 0x12
 1684 03ab 0D000000 		.4byte	.LASF44
 1685 03af 01       		.byte	0x1
 1686 03b0 1D       		.byte	0x1d
 1687 03b1 A2000000 		.4byte	0xa2
 1688 03b5 05       		.uleb128 0x5
 1689 03b6 03       		.byte	0x3
 1690 03b7 00000000 		.4byte	I2C_1_mstrRdBufIndex
 1691 03bb 12       		.uleb128 0x12
 1692 03bc 22000000 		.4byte	.LASF45
 1693 03c0 01       		.byte	0x1
 1694 03c1 20       		.byte	0x20
 1695 03c2 93030000 		.4byte	0x393
 1696 03c6 05       		.uleb128 0x5
 1697 03c7 03       		.byte	0x3
 1698 03c8 00000000 		.4byte	I2C_1_mstrWrBufPtr
 1699 03cc 12       		.uleb128 0x12
 1700 03cd 6B000000 		.4byte	.LASF46
 1701 03d1 01       		.byte	0x1
 1702 03d2 21       		.byte	0x21
 1703 03d3 A2000000 		.4byte	0xa2
 1704 03d7 05       		.uleb128 0x5
 1705 03d8 03       		.byte	0x3
 1706 03d9 00000000 		.4byte	I2C_1_mstrWrBufSize
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 46


 1707 03dd 12       		.uleb128 0x12
 1708 03de 12030000 		.4byte	.LASF47
 1709 03e2 01       		.byte	0x1
 1710 03e3 22       		.byte	0x22
 1711 03e4 A2000000 		.4byte	0xa2
 1712 03e8 05       		.uleb128 0x5
 1713 03e9 03       		.byte	0x3
 1714 03ea 00000000 		.4byte	I2C_1_mstrWrBufIndex
 1715 03ee 00       		.byte	0
 1716              		.section	.debug_abbrev,"",%progbits
 1717              	.Ldebug_abbrev0:
 1718 0000 01       		.uleb128 0x1
 1719 0001 11       		.uleb128 0x11
 1720 0002 01       		.byte	0x1
 1721 0003 25       		.uleb128 0x25
 1722 0004 0E       		.uleb128 0xe
 1723 0005 13       		.uleb128 0x13
 1724 0006 0B       		.uleb128 0xb
 1725 0007 03       		.uleb128 0x3
 1726 0008 0E       		.uleb128 0xe
 1727 0009 1B       		.uleb128 0x1b
 1728 000a 0E       		.uleb128 0xe
 1729 000b 55       		.uleb128 0x55
 1730 000c 17       		.uleb128 0x17
 1731 000d 11       		.uleb128 0x11
 1732 000e 01       		.uleb128 0x1
 1733 000f 10       		.uleb128 0x10
 1734 0010 17       		.uleb128 0x17
 1735 0011 00       		.byte	0
 1736 0012 00       		.byte	0
 1737 0013 02       		.uleb128 0x2
 1738 0014 24       		.uleb128 0x24
 1739 0015 00       		.byte	0
 1740 0016 0B       		.uleb128 0xb
 1741 0017 0B       		.uleb128 0xb
 1742 0018 3E       		.uleb128 0x3e
 1743 0019 0B       		.uleb128 0xb
 1744 001a 03       		.uleb128 0x3
 1745 001b 0E       		.uleb128 0xe
 1746 001c 00       		.byte	0
 1747 001d 00       		.byte	0
 1748 001e 03       		.uleb128 0x3
 1749 001f 24       		.uleb128 0x24
 1750 0020 00       		.byte	0
 1751 0021 0B       		.uleb128 0xb
 1752 0022 0B       		.uleb128 0xb
 1753 0023 3E       		.uleb128 0x3e
 1754 0024 0B       		.uleb128 0xb
 1755 0025 03       		.uleb128 0x3
 1756 0026 08       		.uleb128 0x8
 1757 0027 00       		.byte	0
 1758 0028 00       		.byte	0
 1759 0029 04       		.uleb128 0x4
 1760 002a 16       		.uleb128 0x16
 1761 002b 00       		.byte	0
 1762 002c 03       		.uleb128 0x3
 1763 002d 0E       		.uleb128 0xe
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 47


 1764 002e 3A       		.uleb128 0x3a
 1765 002f 0B       		.uleb128 0xb
 1766 0030 3B       		.uleb128 0x3b
 1767 0031 0B       		.uleb128 0xb
 1768 0032 49       		.uleb128 0x49
 1769 0033 13       		.uleb128 0x13
 1770 0034 00       		.byte	0
 1771 0035 00       		.byte	0
 1772 0036 05       		.uleb128 0x5
 1773 0037 16       		.uleb128 0x16
 1774 0038 00       		.byte	0
 1775 0039 03       		.uleb128 0x3
 1776 003a 0E       		.uleb128 0xe
 1777 003b 3A       		.uleb128 0x3a
 1778 003c 0B       		.uleb128 0xb
 1779 003d 3B       		.uleb128 0x3b
 1780 003e 05       		.uleb128 0x5
 1781 003f 49       		.uleb128 0x49
 1782 0040 13       		.uleb128 0x13
 1783 0041 00       		.byte	0
 1784 0042 00       		.byte	0
 1785 0043 06       		.uleb128 0x6
 1786 0044 35       		.uleb128 0x35
 1787 0045 00       		.byte	0
 1788 0046 49       		.uleb128 0x49
 1789 0047 13       		.uleb128 0x13
 1790 0048 00       		.byte	0
 1791 0049 00       		.byte	0
 1792 004a 07       		.uleb128 0x7
 1793 004b 2E       		.uleb128 0x2e
 1794 004c 01       		.byte	0x1
 1795 004d 3F       		.uleb128 0x3f
 1796 004e 19       		.uleb128 0x19
 1797 004f 03       		.uleb128 0x3
 1798 0050 0E       		.uleb128 0xe
 1799 0051 3A       		.uleb128 0x3a
 1800 0052 0B       		.uleb128 0xb
 1801 0053 3B       		.uleb128 0x3b
 1802 0054 0B       		.uleb128 0xb
 1803 0055 27       		.uleb128 0x27
 1804 0056 19       		.uleb128 0x19
 1805 0057 49       		.uleb128 0x49
 1806 0058 13       		.uleb128 0x13
 1807 0059 11       		.uleb128 0x11
 1808 005a 01       		.uleb128 0x1
 1809 005b 12       		.uleb128 0x12
 1810 005c 06       		.uleb128 0x6
 1811 005d 40       		.uleb128 0x40
 1812 005e 18       		.uleb128 0x18
 1813 005f 9742     		.uleb128 0x2117
 1814 0061 19       		.uleb128 0x19
 1815 0062 01       		.uleb128 0x1
 1816 0063 13       		.uleb128 0x13
 1817 0064 00       		.byte	0
 1818 0065 00       		.byte	0
 1819 0066 08       		.uleb128 0x8
 1820 0067 05       		.uleb128 0x5
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 48


 1821 0068 00       		.byte	0
 1822 0069 03       		.uleb128 0x3
 1823 006a 0E       		.uleb128 0xe
 1824 006b 3A       		.uleb128 0x3a
 1825 006c 0B       		.uleb128 0xb
 1826 006d 3B       		.uleb128 0x3b
 1827 006e 0B       		.uleb128 0xb
 1828 006f 49       		.uleb128 0x49
 1829 0070 13       		.uleb128 0x13
 1830 0071 02       		.uleb128 0x2
 1831 0072 18       		.uleb128 0x18
 1832 0073 00       		.byte	0
 1833 0074 00       		.byte	0
 1834 0075 09       		.uleb128 0x9
 1835 0076 05       		.uleb128 0x5
 1836 0077 00       		.byte	0
 1837 0078 03       		.uleb128 0x3
 1838 0079 08       		.uleb128 0x8
 1839 007a 3A       		.uleb128 0x3a
 1840 007b 0B       		.uleb128 0xb
 1841 007c 3B       		.uleb128 0x3b
 1842 007d 0B       		.uleb128 0xb
 1843 007e 49       		.uleb128 0x49
 1844 007f 13       		.uleb128 0x13
 1845 0080 02       		.uleb128 0x2
 1846 0081 18       		.uleb128 0x18
 1847 0082 00       		.byte	0
 1848 0083 00       		.byte	0
 1849 0084 0A       		.uleb128 0xa
 1850 0085 34       		.uleb128 0x34
 1851 0086 00       		.byte	0
 1852 0087 03       		.uleb128 0x3
 1853 0088 0E       		.uleb128 0xe
 1854 0089 3A       		.uleb128 0x3a
 1855 008a 0B       		.uleb128 0xb
 1856 008b 3B       		.uleb128 0x3b
 1857 008c 0B       		.uleb128 0xb
 1858 008d 49       		.uleb128 0x49
 1859 008e 13       		.uleb128 0x13
 1860 008f 02       		.uleb128 0x2
 1861 0090 18       		.uleb128 0x18
 1862 0091 00       		.byte	0
 1863 0092 00       		.byte	0
 1864 0093 0B       		.uleb128 0xb
 1865 0094 0F       		.uleb128 0xf
 1866 0095 00       		.byte	0
 1867 0096 0B       		.uleb128 0xb
 1868 0097 0B       		.uleb128 0xb
 1869 0098 49       		.uleb128 0x49
 1870 0099 13       		.uleb128 0x13
 1871 009a 00       		.byte	0
 1872 009b 00       		.byte	0
 1873 009c 0C       		.uleb128 0xc
 1874 009d 2E       		.uleb128 0x2e
 1875 009e 01       		.byte	0x1
 1876 009f 3F       		.uleb128 0x3f
 1877 00a0 19       		.uleb128 0x19
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 49


 1878 00a1 03       		.uleb128 0x3
 1879 00a2 0E       		.uleb128 0xe
 1880 00a3 3A       		.uleb128 0x3a
 1881 00a4 0B       		.uleb128 0xb
 1882 00a5 3B       		.uleb128 0x3b
 1883 00a6 05       		.uleb128 0x5
 1884 00a7 27       		.uleb128 0x27
 1885 00a8 19       		.uleb128 0x19
 1886 00a9 49       		.uleb128 0x49
 1887 00aa 13       		.uleb128 0x13
 1888 00ab 11       		.uleb128 0x11
 1889 00ac 01       		.uleb128 0x1
 1890 00ad 12       		.uleb128 0x12
 1891 00ae 06       		.uleb128 0x6
 1892 00af 40       		.uleb128 0x40
 1893 00b0 18       		.uleb128 0x18
 1894 00b1 9742     		.uleb128 0x2117
 1895 00b3 19       		.uleb128 0x19
 1896 00b4 01       		.uleb128 0x1
 1897 00b5 13       		.uleb128 0x13
 1898 00b6 00       		.byte	0
 1899 00b7 00       		.byte	0
 1900 00b8 0D       		.uleb128 0xd
 1901 00b9 05       		.uleb128 0x5
 1902 00ba 00       		.byte	0
 1903 00bb 03       		.uleb128 0x3
 1904 00bc 0E       		.uleb128 0xe
 1905 00bd 3A       		.uleb128 0x3a
 1906 00be 0B       		.uleb128 0xb
 1907 00bf 3B       		.uleb128 0x3b
 1908 00c0 05       		.uleb128 0x5
 1909 00c1 49       		.uleb128 0x49
 1910 00c2 13       		.uleb128 0x13
 1911 00c3 02       		.uleb128 0x2
 1912 00c4 18       		.uleb128 0x18
 1913 00c5 00       		.byte	0
 1914 00c6 00       		.byte	0
 1915 00c7 0E       		.uleb128 0xe
 1916 00c8 34       		.uleb128 0x34
 1917 00c9 00       		.byte	0
 1918 00ca 03       		.uleb128 0x3
 1919 00cb 0E       		.uleb128 0xe
 1920 00cc 3A       		.uleb128 0x3a
 1921 00cd 0B       		.uleb128 0xb
 1922 00ce 3B       		.uleb128 0x3b
 1923 00cf 05       		.uleb128 0x5
 1924 00d0 49       		.uleb128 0x49
 1925 00d1 13       		.uleb128 0x13
 1926 00d2 02       		.uleb128 0x2
 1927 00d3 18       		.uleb128 0x18
 1928 00d4 00       		.byte	0
 1929 00d5 00       		.byte	0
 1930 00d6 0F       		.uleb128 0xf
 1931 00d7 2E       		.uleb128 0x2e
 1932 00d8 00       		.byte	0
 1933 00d9 3F       		.uleb128 0x3f
 1934 00da 19       		.uleb128 0x19
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 50


 1935 00db 03       		.uleb128 0x3
 1936 00dc 0E       		.uleb128 0xe
 1937 00dd 3A       		.uleb128 0x3a
 1938 00de 0B       		.uleb128 0xb
 1939 00df 3B       		.uleb128 0x3b
 1940 00e0 05       		.uleb128 0x5
 1941 00e1 27       		.uleb128 0x27
 1942 00e2 19       		.uleb128 0x19
 1943 00e3 49       		.uleb128 0x49
 1944 00e4 13       		.uleb128 0x13
 1945 00e5 11       		.uleb128 0x11
 1946 00e6 01       		.uleb128 0x1
 1947 00e7 12       		.uleb128 0x12
 1948 00e8 06       		.uleb128 0x6
 1949 00e9 40       		.uleb128 0x40
 1950 00ea 18       		.uleb128 0x18
 1951 00eb 9742     		.uleb128 0x2117
 1952 00ed 19       		.uleb128 0x19
 1953 00ee 00       		.byte	0
 1954 00ef 00       		.byte	0
 1955 00f0 10       		.uleb128 0x10
 1956 00f1 2E       		.uleb128 0x2e
 1957 00f2 00       		.byte	0
 1958 00f3 3F       		.uleb128 0x3f
 1959 00f4 19       		.uleb128 0x19
 1960 00f5 03       		.uleb128 0x3
 1961 00f6 0E       		.uleb128 0xe
 1962 00f7 3A       		.uleb128 0x3a
 1963 00f8 0B       		.uleb128 0xb
 1964 00f9 3B       		.uleb128 0x3b
 1965 00fa 05       		.uleb128 0x5
 1966 00fb 27       		.uleb128 0x27
 1967 00fc 19       		.uleb128 0x19
 1968 00fd 11       		.uleb128 0x11
 1969 00fe 01       		.uleb128 0x1
 1970 00ff 12       		.uleb128 0x12
 1971 0100 06       		.uleb128 0x6
 1972 0101 40       		.uleb128 0x40
 1973 0102 18       		.uleb128 0x18
 1974 0103 9742     		.uleb128 0x2117
 1975 0105 19       		.uleb128 0x19
 1976 0106 00       		.byte	0
 1977 0107 00       		.byte	0
 1978 0108 11       		.uleb128 0x11
 1979 0109 34       		.uleb128 0x34
 1980 010a 00       		.byte	0
 1981 010b 03       		.uleb128 0x3
 1982 010c 0E       		.uleb128 0xe
 1983 010d 3A       		.uleb128 0x3a
 1984 010e 0B       		.uleb128 0xb
 1985 010f 3B       		.uleb128 0x3b
 1986 0110 0B       		.uleb128 0xb
 1987 0111 49       		.uleb128 0x49
 1988 0112 13       		.uleb128 0x13
 1989 0113 3F       		.uleb128 0x3f
 1990 0114 19       		.uleb128 0x19
 1991 0115 3C       		.uleb128 0x3c
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 51


 1992 0116 19       		.uleb128 0x19
 1993 0117 00       		.byte	0
 1994 0118 00       		.byte	0
 1995 0119 12       		.uleb128 0x12
 1996 011a 34       		.uleb128 0x34
 1997 011b 00       		.byte	0
 1998 011c 03       		.uleb128 0x3
 1999 011d 0E       		.uleb128 0xe
 2000 011e 3A       		.uleb128 0x3a
 2001 011f 0B       		.uleb128 0xb
 2002 0120 3B       		.uleb128 0x3b
 2003 0121 0B       		.uleb128 0xb
 2004 0122 49       		.uleb128 0x49
 2005 0123 13       		.uleb128 0x13
 2006 0124 3F       		.uleb128 0x3f
 2007 0125 19       		.uleb128 0x19
 2008 0126 02       		.uleb128 0x2
 2009 0127 18       		.uleb128 0x18
 2010 0128 00       		.byte	0
 2011 0129 00       		.byte	0
 2012 012a 00       		.byte	0
 2013              		.section	.debug_aranges,"",%progbits
 2014 0000 7C000000 		.4byte	0x7c
 2015 0004 0200     		.2byte	0x2
 2016 0006 00000000 		.4byte	.Ldebug_info0
 2017 000a 04       		.byte	0x4
 2018 000b 00       		.byte	0
 2019 000c 0000     		.2byte	0
 2020 000e 0000     		.2byte	0
 2021 0010 00000000 		.4byte	.LFB0
 2022 0014 0C010000 		.4byte	.LFE0-.LFB0
 2023 0018 00000000 		.4byte	.LFB1
 2024 001c 10010000 		.4byte	.LFE1-.LFB1
 2025 0020 00000000 		.4byte	.LFB2
 2026 0024 BC000000 		.4byte	.LFE2-.LFB2
 2027 0028 00000000 		.4byte	.LFB3
 2028 002c A4000000 		.4byte	.LFE3-.LFB3
 2029 0030 00000000 		.4byte	.LFB4
 2030 0034 58000000 		.4byte	.LFE4-.LFB4
 2031 0038 00000000 		.4byte	.LFB5
 2032 003c 80000000 		.4byte	.LFE5-.LFB5
 2033 0040 00000000 		.4byte	.LFB6
 2034 0044 7C000000 		.4byte	.LFE6-.LFB6
 2035 0048 00000000 		.4byte	.LFB7
 2036 004c 54000000 		.4byte	.LFE7-.LFB7
 2037 0050 00000000 		.4byte	.LFB8
 2038 0054 3C000000 		.4byte	.LFE8-.LFB8
 2039 0058 00000000 		.4byte	.LFB9
 2040 005c 18000000 		.4byte	.LFE9-.LFB9
 2041 0060 00000000 		.4byte	.LFB10
 2042 0064 18000000 		.4byte	.LFE10-.LFB10
 2043 0068 00000000 		.4byte	.LFB11
 2044 006c 44000000 		.4byte	.LFE11-.LFB11
 2045 0070 00000000 		.4byte	.LFB12
 2046 0074 44000000 		.4byte	.LFE12-.LFB12
 2047 0078 00000000 		.4byte	0
 2048 007c 00000000 		.4byte	0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 52


 2049              		.section	.debug_ranges,"",%progbits
 2050              	.Ldebug_ranges0:
 2051 0000 00000000 		.4byte	.LFB0
 2052 0004 0C010000 		.4byte	.LFE0
 2053 0008 00000000 		.4byte	.LFB1
 2054 000c 10010000 		.4byte	.LFE1
 2055 0010 00000000 		.4byte	.LFB2
 2056 0014 BC000000 		.4byte	.LFE2
 2057 0018 00000000 		.4byte	.LFB3
 2058 001c A4000000 		.4byte	.LFE3
 2059 0020 00000000 		.4byte	.LFB4
 2060 0024 58000000 		.4byte	.LFE4
 2061 0028 00000000 		.4byte	.LFB5
 2062 002c 80000000 		.4byte	.LFE5
 2063 0030 00000000 		.4byte	.LFB6
 2064 0034 7C000000 		.4byte	.LFE6
 2065 0038 00000000 		.4byte	.LFB7
 2066 003c 54000000 		.4byte	.LFE7
 2067 0040 00000000 		.4byte	.LFB8
 2068 0044 3C000000 		.4byte	.LFE8
 2069 0048 00000000 		.4byte	.LFB9
 2070 004c 18000000 		.4byte	.LFE9
 2071 0050 00000000 		.4byte	.LFB10
 2072 0054 18000000 		.4byte	.LFE10
 2073 0058 00000000 		.4byte	.LFB11
 2074 005c 44000000 		.4byte	.LFE11
 2075 0060 00000000 		.4byte	.LFB12
 2076 0064 44000000 		.4byte	.LFE12
 2077 0068 00000000 		.4byte	0
 2078 006c 00000000 		.4byte	0
 2079              		.section	.debug_line,"",%progbits
 2080              	.Ldebug_line0:
 2081 0000 E9010000 		.section	.debug_str,"MS",%progbits,1
 2081      02005A00 
 2081      00000201 
 2081      FB0E0D00 
 2081      01010101 
 2082              	.LASF15:
 2083 0000 72656733 		.ascii	"reg32\000"
 2083      3200
 2084              	.LASF33:
 2085 0006 73746174 		.ascii	"status\000"
 2085      757300
 2086              	.LASF44:
 2087 000d 4932435F 		.ascii	"I2C_1_mstrRdBufIndex\000"
 2087      315F6D73 
 2087      74725264 
 2087      42756649 
 2087      6E646578 
 2088              	.LASF45:
 2089 0022 4932435F 		.ascii	"I2C_1_mstrWrBufPtr\000"
 2089      315F6D73 
 2089      74725772 
 2089      42756650 
 2089      747200
 2090              	.LASF24:
 2091 0035 4932435F 		.ascii	"I2C_1_MasterSendStart\000"
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 53


 2091      315F4D61 
 2091      73746572 
 2091      53656E64 
 2091      53746172 
 2092              	.LASF3:
 2093 004b 73686F72 		.ascii	"short unsigned int\000"
 2093      7420756E 
 2093      7369676E 
 2093      65642069 
 2093      6E7400
 2094              	.LASF8:
 2095 005e 756E7369 		.ascii	"unsigned int\000"
 2095      676E6564 
 2095      20696E74 
 2095      00
 2096              	.LASF46:
 2097 006b 4932435F 		.ascii	"I2C_1_mstrWrBufSize\000"
 2097      315F6D73 
 2097      74725772 
 2097      42756653 
 2097      697A6500 
 2098              	.LASF40:
 2099 007f 4932435F 		.ascii	"I2C_1_mstrStatus\000"
 2099      315F6D73 
 2099      74725374 
 2099      61747573 
 2099      00
 2100              	.LASF36:
 2101 0090 4932435F 		.ascii	"I2C_1_MasterGetWriteBufSize\000"
 2101      315F4D61 
 2101      73746572 
 2101      47657457 
 2101      72697465 
 2102              	.LASF20:
 2103 00ac 4932435F 		.ascii	"I2C_1_MasterWriteBuf\000"
 2103      315F4D61 
 2103      73746572 
 2103      57726974 
 2103      65427566 
 2104              	.LASF11:
 2105 00c1 666C6F61 		.ascii	"float\000"
 2105      7400
 2106              	.LASF1:
 2107 00c7 756E7369 		.ascii	"unsigned char\000"
 2107      676E6564 
 2107      20636861 
 2107      7200
 2108              	.LASF14:
 2109 00d5 72656738 		.ascii	"reg8\000"
 2109      00
 2110              	.LASF5:
 2111 00da 6C6F6E67 		.ascii	"long unsigned int\000"
 2111      20756E73 
 2111      69676E65 
 2111      6420696E 
 2111      7400
 2112              	.LASF9:
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 54


 2113 00ec 75696E74 		.ascii	"uint8\000"
 2113      3800
 2114              	.LASF50:
 2115 00f2 433A5C57 		.ascii	"C:\\Workspace\\PSoC_Creator\\QDExample01\\QDExample"
 2115      6F726B73 
 2115      70616365 
 2115      5C50536F 
 2115      435F4372 
 2116 0121 30312E63 		.ascii	"01.cydsn\000"
 2116      7964736E 
 2116      00
 2117              	.LASF23:
 2118 012a 65727253 		.ascii	"errStatus\000"
 2118      74617475 
 2118      7300
 2119              	.LASF48:
 2120 0134 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 2120      4320342E 
 2120      392E3320 
 2120      32303135 
 2120      30333033 
 2121 0167 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 2121      20726576 
 2121      6973696F 
 2121      6E203232 
 2121      31323230 
 2122 019a 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 2122      66756E63 
 2122      74696F6E 
 2122      2D736563 
 2122      74696F6E 
 2123              	.LASF12:
 2124 01c2 646F7562 		.ascii	"double\000"
 2124      6C6500
 2125              	.LASF26:
 2126 01c9 4932435F 		.ascii	"I2C_1_MasterSendRestart\000"
 2126      315F4D61 
 2126      73746572 
 2126      53656E64 
 2126      52657374 
 2127              	.LASF21:
 2128 01e1 4932435F 		.ascii	"I2C_1_MasterReadBuf\000"
 2128      315F4D61 
 2128      73746572 
 2128      52656164 
 2128      42756600 
 2129              	.LASF25:
 2130 01f5 525F6E57 		.ascii	"R_nW\000"
 2130      00
 2131              	.LASF22:
 2132 01fa 72644461 		.ascii	"rdData\000"
 2132      746100
 2133              	.LASF10:
 2134 0201 75696E74 		.ascii	"uint32\000"
 2134      333200
 2135              	.LASF39:
 2136 0208 4932435F 		.ascii	"I2C_1_state\000"
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 55


 2136      315F7374 
 2136      61746500 
 2137              	.LASF31:
 2138 0214 61636B6E 		.ascii	"acknNak\000"
 2138      4E616B00 
 2139              	.LASF18:
 2140 021c 77724461 		.ascii	"wrData\000"
 2140      746100
 2141              	.LASF7:
 2142 0223 6C6F6E67 		.ascii	"long long unsigned int\000"
 2142      206C6F6E 
 2142      6720756E 
 2142      7369676E 
 2142      65642069 
 2143              	.LASF19:
 2144 023a 6D6F6465 		.ascii	"mode\000"
 2144      00
 2145              	.LASF17:
 2146 023f 736C6176 		.ascii	"slaveAddress\000"
 2146      65416464 
 2146      72657373 
 2146      00
 2147              	.LASF43:
 2148 024c 4932435F 		.ascii	"I2C_1_mstrRdBufSize\000"
 2148      315F6D73 
 2148      74725264 
 2148      42756653 
 2148      697A6500 
 2149              	.LASF16:
 2150 0260 73697A65 		.ascii	"sizetype\000"
 2150      74797065 
 2150      00
 2151              	.LASF6:
 2152 0269 6C6F6E67 		.ascii	"long long int\000"
 2152      206C6F6E 
 2152      6720696E 
 2152      7400
 2153              	.LASF30:
 2154 0277 4932435F 		.ascii	"I2C_1_MasterReadByte\000"
 2154      315F4D61 
 2154      73746572 
 2154      52656164 
 2154      42797465 
 2155              	.LASF37:
 2156 028c 4932435F 		.ascii	"I2C_1_MasterClearReadBuf\000"
 2156      315F4D61 
 2156      73746572 
 2156      436C6561 
 2156      72526561 
 2157              	.LASF28:
 2158 02a5 4932435F 		.ascii	"I2C_1_MasterWriteByte\000"
 2158      315F4D61 
 2158      73746572 
 2158      57726974 
 2158      65427974 
 2159              	.LASF38:
 2160 02bb 4932435F 		.ascii	"I2C_1_MasterClearWriteBuf\000"
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 56


 2160      315F4D61 
 2160      73746572 
 2160      436C6561 
 2160      72577269 
 2161              	.LASF42:
 2162 02d5 4932435F 		.ascii	"I2C_1_mstrRdBufPtr\000"
 2162      315F6D73 
 2162      74725264 
 2162      42756650 
 2162      747200
 2163              	.LASF2:
 2164 02e8 73686F72 		.ascii	"short int\000"
 2164      7420696E 
 2164      7400
 2165              	.LASF29:
 2166 02f2 74686542 		.ascii	"theByte\000"
 2166      79746500 
 2167              	.LASF34:
 2168 02fa 4932435F 		.ascii	"I2C_1_MasterClearStatus\000"
 2168      315F4D61 
 2168      73746572 
 2168      436C6561 
 2168      72537461 
 2169              	.LASF47:
 2170 0312 4932435F 		.ascii	"I2C_1_mstrWrBufIndex\000"
 2170      315F6D73 
 2170      74725772 
 2170      42756649 
 2170      6E646578 
 2171              	.LASF27:
 2172 0327 4932435F 		.ascii	"I2C_1_MasterSendStop\000"
 2172      315F4D61 
 2172      73746572 
 2172      53656E64 
 2172      53746F70 
 2173              	.LASF4:
 2174 033c 6C6F6E67 		.ascii	"long int\000"
 2174      20696E74 
 2174      00
 2175              	.LASF13:
 2176 0345 63686172 		.ascii	"char\000"
 2176      00
 2177              	.LASF0:
 2178 034a 7369676E 		.ascii	"signed char\000"
 2178      65642063 
 2178      68617200 
 2179              	.LASF49:
 2180 0356 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\I2C_1_MASTER.c\000"
 2180      6E657261 
 2180      7465645F 
 2180      536F7572 
 2180      63655C50 
 2181              	.LASF32:
 2182 037e 4932435F 		.ascii	"I2C_1_MasterStatus\000"
 2182      315F4D61 
 2182      73746572 
 2182      53746174 
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccuH2ZzE.s 			page 57


 2182      757300
 2183              	.LASF35:
 2184 0391 4932435F 		.ascii	"I2C_1_MasterGetReadBufSize\000"
 2184      315F4D61 
 2184      73746572 
 2184      47657452 
 2184      65616442 
 2185              	.LASF41:
 2186 03ac 4932435F 		.ascii	"I2C_1_mstrControl\000"
 2186      315F6D73 
 2186      7472436F 
 2186      6E74726F 
 2186      6C00
 2187              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
