// Seed: 1898206563
module module_0 (
    input  tri1 id_0,
    output tri1 id_1
);
  wire id_3 = id_3;
  wire id_4;
  wire id_5[-1 : 1];
  assign module_1.id_3 = 0;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wor id_2,
    output wire id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wire id_5,
    output tri1 id_6,
    output uwire id_7
    , id_15, id_16,
    input supply0 id_8,
    input tri0 id_9,
    input tri id_10,
    input uwire id_11,
    input wire id_12,
    output tri0 id_13
);
endmodule
