# Stopwatch
 This Verilog-based stopwatch project demonstrates precise digital design, featuring modular clock division, control logic, and time counting. Designed for simulation with a 50-cycle divider, it showcases effective use of FSMs and hardware timing to model a 1Hz stopwatch system.
