// Seed: 62018895
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    output logic id_9
);
  assign id_0[1] = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  output id_2;
  inout id_1;
  defparam id_10.id_11 = id_5;
endmodule
