// Seed: 415947890
module module_0 (
    input wand  id_0,
    input uwire id_1
);
  assign module_1.type_15 = 0;
  supply0 id_3 = ~1;
  id_4 :
  assert property (@(negedge id_3) 1) id_3 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    output tri id_3,
    input wand id_4,
    input wand id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wand id_9,
    input supply1 id_10,
    input tri id_11,
    output wire id_12,
    output wor id_13,
    output wire id_14,
    output supply0 id_15,
    output tri1 id_16,
    input wand id_17,
    input supply0 id_18,
    output supply1 id_19,
    input wand id_20,
    input wand id_21,
    input tri id_22,
    output tri id_23,
    output supply0 id_24,
    output wor id_25,
    input tri id_26,
    output wor id_27,
    output uwire id_28,
    input uwire id_29,
    input wand id_30,
    input tri0 id_31,
    input wor id_32,
    id_45,
    output supply1 id_33,
    input tri0 id_34,
    output wand id_35,
    input uwire id_36,
    input wire id_37,
    input wand id_38,
    output wire id_39,
    id_46,
    output supply0 id_40,
    output supply0 id_41,
    input wire id_42,
    output supply1 id_43
);
  assign id_1 = -1;
  id_47(
      id_28
  );
  assign id_28 = id_17;
  xor primCall (
      id_13,
      id_26,
      id_48,
      id_20,
      id_45,
      id_8,
      id_38,
      id_29,
      id_18,
      id_2,
      id_17,
      id_6,
      id_32,
      id_31,
      id_10,
      id_46,
      id_42,
      id_49,
      id_30,
      id_36,
      id_34,
      id_5,
      id_47,
      id_4,
      id_21,
      id_37,
      id_22,
      id_0,
      id_11
  );
  wire id_48, id_49;
  module_0 modCall_1 (
      id_18,
      id_26
  );
endmodule
