# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:22:51 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 23:22:52 on Nov 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_fetchlogic -voptargs=+acc
# vsim work.tb_fetchlogic -voptargs="+acc" 
# Start time: 23:23:03 on Nov 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetchlogic/s_pcUpdated
run
# Break key hit
# Simulation stop requested.
# Break key hit
add wave -position insertpoint  \
sim:/tb_fetchlogic/DUT0/o_pcUpdated
run
# Break key hit
# Simulation stop requested.
# Load canceled
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:26:55 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 23:26:55 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_fetchlogic
# End time: 23:27:02 on Nov 06,2022, Elapsed time: 0:03:59
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_fetchlogic 
# Start time: 23:27:02 on Nov 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetchlogic/s_ALUZero \
sim:/tb_fetchlogic/s_branch \
sim:/tb_fetchlogic/s_branchImm \
sim:/tb_fetchlogic/s_jumpImm \
sim:/tb_fetchlogic/s_jumpSel \
sim:/tb_fetchlogic/s_pcCurrent \
sim:/tb_fetchlogic/s_pcUpdated
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ns ###############
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/o_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:14)
#       Signal: /tb_fetchlogic/s_pcUpdated @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:42)
#       Signal: /tb_fetchlogic/DUT0/s_pcPlusFour @ sub-iteration 0 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:20)
#   Active process: /tb_fetchlogic/DUT0/line__27 @ sub-iteration 1
#     Source: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:50
#   Active process: /tb_fetchlogic/DUT0/line__25 @ sub-iteration 1
#     Source: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd:50
#       Signal: /tb_fetchlogic/DUT0/s_pcPlusFour @ sub-iteration 2 at Value unknown (/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd:20)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 0 ns.
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:32:40 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 23:32:40 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
run
# Break key hit
# Simulation stop requested.
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:33:03 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 23:33:03 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
# Break key hit
# Simulation stop requested.
# Load canceled
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:33:40 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(32): near "end": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(9): near "is": (vcom-1576) expecting ';'.
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(11): Labels do not match: 'dataflow' and 'tb_fetchLogic'.
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd(11): VHDL Compiler exiting
# End time: 23:33:40 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:33:54 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# End time: 23:33:54 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:33:55 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 23:33:55 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
run
# Break key hit
# Break in Architecture dataflow at /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd line 25
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:34:41 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): (vcom-1136) Unknown identifier "o_pcCurrent".
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(32): VHDL Compiler exiting
# End time: 23:34:41 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:34:47 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(25): (vcom-1136) Unknown identifier "o_pcCurrent".
# ** Note: /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd(32): VHDL Compiler exiting
# End time: 23:34:47 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 23:34:52 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 23:34:52 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
run
# Causality operation skipped due to absence of debug database file
