set moduleName compute_output_1
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {compute_output.1}
set C_modelType { void 0 }
set C_modelArgList {
	{ fm_out_buff_0_V int 16 regular {array 169 { 2 0 } 1 1 }  }
	{ fm_out_buff_1_V int 16 regular {array 169 { 2 0 } 1 1 }  }
	{ fm_out_buff_2_V int 16 regular {array 169 { 2 0 } 1 1 }  }
	{ fm_out_buff_3_V int 16 regular {array 169 { 2 0 } 1 1 }  }
	{ fm_out_buff_4_V int 16 regular {array 169 { 2 0 } 1 1 }  }
	{ fm_out_buff_5_V int 16 regular {array 169 { 2 0 } 1 1 }  }
	{ fm_out_buff_6_V int 16 regular {array 169 { 2 0 } 1 1 }  }
	{ fm_out_buff_7_V int 16 regular {array 169 { 2 0 } 1 1 }  }
	{ bias_buff_0_V int 16 regular {array 128 { 1 3 } 1 1 }  }
	{ bias_buff_1_V int 16 regular {array 128 { 1 3 } 1 1 }  }
	{ bias_buff_2_V int 16 regular {array 128 { 1 3 } 1 1 }  }
	{ bias_buff_3_V int 16 regular {array 128 { 1 3 } 1 1 }  }
	{ bias_buff_4_V int 16 regular {array 128 { 1 3 } 1 1 }  }
	{ bias_buff_5_V int 16 regular {array 128 { 1 3 } 1 1 }  }
	{ bias_buff_6_V int 16 regular {array 128 { 1 3 } 1 1 }  }
	{ bias_buff_7_V int 16 regular {array 128 { 1 3 } 1 1 }  }
	{ in1_V int 16 regular {axi_master 0}  }
	{ in1_V_offset int 31 regular  }
	{ in2_V int 16 regular {axi_master 0}  }
	{ in2_V_offset int 31 regular  }
	{ in3_V int 16 regular {axi_master 0}  }
	{ in3_V_offset int 31 regular  }
	{ in4_V int 16 regular {axi_master 0}  }
	{ in4_V_offset int 31 regular  }
	{ weight_V int 16 regular {axi_master 0}  }
	{ weight_V_offset int 31 regular  }
	{ m int 16 regular  }
	{ fm_size int 16 regular  }
	{ ch_in int 16 regular  }
	{ ch_out int 16 regular  }
	{ basePixAddr int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "fm_out_buff_0_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "fm_out_buff_1_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "fm_out_buff_2_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "fm_out_buff_3_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "fm_out_buff_4_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "fm_out_buff_5_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "fm_out_buff_6_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "fm_out_buff_7_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "bias_buff_0_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "bias_buff_1_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "bias_buff_2_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "bias_buff_3_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "bias_buff_4_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "bias_buff_5_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "bias_buff_6_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "bias_buff_7_V", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "in1_V", "interface" : "axi_master", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "in1_V_offset", "interface" : "wire", "bitwidth" : 31, "direction" : "READONLY"} , 
 	{ "Name" : "in2_V", "interface" : "axi_master", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "in2_V_offset", "interface" : "wire", "bitwidth" : 31, "direction" : "READONLY"} , 
 	{ "Name" : "in3_V", "interface" : "axi_master", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "in3_V_offset", "interface" : "wire", "bitwidth" : 31, "direction" : "READONLY"} , 
 	{ "Name" : "in4_V", "interface" : "axi_master", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "in4_V_offset", "interface" : "wire", "bitwidth" : 31, "direction" : "READONLY"} , 
 	{ "Name" : "weight_V", "interface" : "axi_master", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "weight_V_offset", "interface" : "wire", "bitwidth" : 31, "direction" : "READONLY"} , 
 	{ "Name" : "m", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "fm_size", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "ch_in", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "ch_out", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "basePixAddr", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 337
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ fm_out_buff_0_V_address0 sc_out sc_lv 8 signal 0 } 
	{ fm_out_buff_0_V_ce0 sc_out sc_logic 1 signal 0 } 
	{ fm_out_buff_0_V_we0 sc_out sc_logic 1 signal 0 } 
	{ fm_out_buff_0_V_d0 sc_out sc_lv 16 signal 0 } 
	{ fm_out_buff_0_V_q0 sc_in sc_lv 16 signal 0 } 
	{ fm_out_buff_0_V_address1 sc_out sc_lv 8 signal 0 } 
	{ fm_out_buff_0_V_ce1 sc_out sc_logic 1 signal 0 } 
	{ fm_out_buff_0_V_we1 sc_out sc_logic 1 signal 0 } 
	{ fm_out_buff_0_V_d1 sc_out sc_lv 16 signal 0 } 
	{ fm_out_buff_1_V_address0 sc_out sc_lv 8 signal 1 } 
	{ fm_out_buff_1_V_ce0 sc_out sc_logic 1 signal 1 } 
	{ fm_out_buff_1_V_we0 sc_out sc_logic 1 signal 1 } 
	{ fm_out_buff_1_V_d0 sc_out sc_lv 16 signal 1 } 
	{ fm_out_buff_1_V_q0 sc_in sc_lv 16 signal 1 } 
	{ fm_out_buff_1_V_address1 sc_out sc_lv 8 signal 1 } 
	{ fm_out_buff_1_V_ce1 sc_out sc_logic 1 signal 1 } 
	{ fm_out_buff_1_V_we1 sc_out sc_logic 1 signal 1 } 
	{ fm_out_buff_1_V_d1 sc_out sc_lv 16 signal 1 } 
	{ fm_out_buff_2_V_address0 sc_out sc_lv 8 signal 2 } 
	{ fm_out_buff_2_V_ce0 sc_out sc_logic 1 signal 2 } 
	{ fm_out_buff_2_V_we0 sc_out sc_logic 1 signal 2 } 
	{ fm_out_buff_2_V_d0 sc_out sc_lv 16 signal 2 } 
	{ fm_out_buff_2_V_q0 sc_in sc_lv 16 signal 2 } 
	{ fm_out_buff_2_V_address1 sc_out sc_lv 8 signal 2 } 
	{ fm_out_buff_2_V_ce1 sc_out sc_logic 1 signal 2 } 
	{ fm_out_buff_2_V_we1 sc_out sc_logic 1 signal 2 } 
	{ fm_out_buff_2_V_d1 sc_out sc_lv 16 signal 2 } 
	{ fm_out_buff_3_V_address0 sc_out sc_lv 8 signal 3 } 
	{ fm_out_buff_3_V_ce0 sc_out sc_logic 1 signal 3 } 
	{ fm_out_buff_3_V_we0 sc_out sc_logic 1 signal 3 } 
	{ fm_out_buff_3_V_d0 sc_out sc_lv 16 signal 3 } 
	{ fm_out_buff_3_V_q0 sc_in sc_lv 16 signal 3 } 
	{ fm_out_buff_3_V_address1 sc_out sc_lv 8 signal 3 } 
	{ fm_out_buff_3_V_ce1 sc_out sc_logic 1 signal 3 } 
	{ fm_out_buff_3_V_we1 sc_out sc_logic 1 signal 3 } 
	{ fm_out_buff_3_V_d1 sc_out sc_lv 16 signal 3 } 
	{ fm_out_buff_4_V_address0 sc_out sc_lv 8 signal 4 } 
	{ fm_out_buff_4_V_ce0 sc_out sc_logic 1 signal 4 } 
	{ fm_out_buff_4_V_we0 sc_out sc_logic 1 signal 4 } 
	{ fm_out_buff_4_V_d0 sc_out sc_lv 16 signal 4 } 
	{ fm_out_buff_4_V_q0 sc_in sc_lv 16 signal 4 } 
	{ fm_out_buff_4_V_address1 sc_out sc_lv 8 signal 4 } 
	{ fm_out_buff_4_V_ce1 sc_out sc_logic 1 signal 4 } 
	{ fm_out_buff_4_V_we1 sc_out sc_logic 1 signal 4 } 
	{ fm_out_buff_4_V_d1 sc_out sc_lv 16 signal 4 } 
	{ fm_out_buff_5_V_address0 sc_out sc_lv 8 signal 5 } 
	{ fm_out_buff_5_V_ce0 sc_out sc_logic 1 signal 5 } 
	{ fm_out_buff_5_V_we0 sc_out sc_logic 1 signal 5 } 
	{ fm_out_buff_5_V_d0 sc_out sc_lv 16 signal 5 } 
	{ fm_out_buff_5_V_q0 sc_in sc_lv 16 signal 5 } 
	{ fm_out_buff_5_V_address1 sc_out sc_lv 8 signal 5 } 
	{ fm_out_buff_5_V_ce1 sc_out sc_logic 1 signal 5 } 
	{ fm_out_buff_5_V_we1 sc_out sc_logic 1 signal 5 } 
	{ fm_out_buff_5_V_d1 sc_out sc_lv 16 signal 5 } 
	{ fm_out_buff_6_V_address0 sc_out sc_lv 8 signal 6 } 
	{ fm_out_buff_6_V_ce0 sc_out sc_logic 1 signal 6 } 
	{ fm_out_buff_6_V_we0 sc_out sc_logic 1 signal 6 } 
	{ fm_out_buff_6_V_d0 sc_out sc_lv 16 signal 6 } 
	{ fm_out_buff_6_V_q0 sc_in sc_lv 16 signal 6 } 
	{ fm_out_buff_6_V_address1 sc_out sc_lv 8 signal 6 } 
	{ fm_out_buff_6_V_ce1 sc_out sc_logic 1 signal 6 } 
	{ fm_out_buff_6_V_we1 sc_out sc_logic 1 signal 6 } 
	{ fm_out_buff_6_V_d1 sc_out sc_lv 16 signal 6 } 
	{ fm_out_buff_7_V_address0 sc_out sc_lv 8 signal 7 } 
	{ fm_out_buff_7_V_ce0 sc_out sc_logic 1 signal 7 } 
	{ fm_out_buff_7_V_we0 sc_out sc_logic 1 signal 7 } 
	{ fm_out_buff_7_V_d0 sc_out sc_lv 16 signal 7 } 
	{ fm_out_buff_7_V_q0 sc_in sc_lv 16 signal 7 } 
	{ fm_out_buff_7_V_address1 sc_out sc_lv 8 signal 7 } 
	{ fm_out_buff_7_V_ce1 sc_out sc_logic 1 signal 7 } 
	{ fm_out_buff_7_V_we1 sc_out sc_logic 1 signal 7 } 
	{ fm_out_buff_7_V_d1 sc_out sc_lv 16 signal 7 } 
	{ bias_buff_0_V_address0 sc_out sc_lv 7 signal 8 } 
	{ bias_buff_0_V_ce0 sc_out sc_logic 1 signal 8 } 
	{ bias_buff_0_V_q0 sc_in sc_lv 16 signal 8 } 
	{ bias_buff_1_V_address0 sc_out sc_lv 7 signal 9 } 
	{ bias_buff_1_V_ce0 sc_out sc_logic 1 signal 9 } 
	{ bias_buff_1_V_q0 sc_in sc_lv 16 signal 9 } 
	{ bias_buff_2_V_address0 sc_out sc_lv 7 signal 10 } 
	{ bias_buff_2_V_ce0 sc_out sc_logic 1 signal 10 } 
	{ bias_buff_2_V_q0 sc_in sc_lv 16 signal 10 } 
	{ bias_buff_3_V_address0 sc_out sc_lv 7 signal 11 } 
	{ bias_buff_3_V_ce0 sc_out sc_logic 1 signal 11 } 
	{ bias_buff_3_V_q0 sc_in sc_lv 16 signal 11 } 
	{ bias_buff_4_V_address0 sc_out sc_lv 7 signal 12 } 
	{ bias_buff_4_V_ce0 sc_out sc_logic 1 signal 12 } 
	{ bias_buff_4_V_q0 sc_in sc_lv 16 signal 12 } 
	{ bias_buff_5_V_address0 sc_out sc_lv 7 signal 13 } 
	{ bias_buff_5_V_ce0 sc_out sc_logic 1 signal 13 } 
	{ bias_buff_5_V_q0 sc_in sc_lv 16 signal 13 } 
	{ bias_buff_6_V_address0 sc_out sc_lv 7 signal 14 } 
	{ bias_buff_6_V_ce0 sc_out sc_logic 1 signal 14 } 
	{ bias_buff_6_V_q0 sc_in sc_lv 16 signal 14 } 
	{ bias_buff_7_V_address0 sc_out sc_lv 7 signal 15 } 
	{ bias_buff_7_V_ce0 sc_out sc_logic 1 signal 15 } 
	{ bias_buff_7_V_q0 sc_in sc_lv 16 signal 15 } 
	{ m_axi_in1_V_AWVALID sc_out sc_logic 1 signal 16 } 
	{ m_axi_in1_V_AWREADY sc_in sc_logic 1 signal 16 } 
	{ m_axi_in1_V_AWADDR sc_out sc_lv 32 signal 16 } 
	{ m_axi_in1_V_AWID sc_out sc_lv 1 signal 16 } 
	{ m_axi_in1_V_AWLEN sc_out sc_lv 32 signal 16 } 
	{ m_axi_in1_V_AWSIZE sc_out sc_lv 3 signal 16 } 
	{ m_axi_in1_V_AWBURST sc_out sc_lv 2 signal 16 } 
	{ m_axi_in1_V_AWLOCK sc_out sc_lv 2 signal 16 } 
	{ m_axi_in1_V_AWCACHE sc_out sc_lv 4 signal 16 } 
	{ m_axi_in1_V_AWPROT sc_out sc_lv 3 signal 16 } 
	{ m_axi_in1_V_AWQOS sc_out sc_lv 4 signal 16 } 
	{ m_axi_in1_V_AWREGION sc_out sc_lv 4 signal 16 } 
	{ m_axi_in1_V_AWUSER sc_out sc_lv 1 signal 16 } 
	{ m_axi_in1_V_WVALID sc_out sc_logic 1 signal 16 } 
	{ m_axi_in1_V_WREADY sc_in sc_logic 1 signal 16 } 
	{ m_axi_in1_V_WDATA sc_out sc_lv 16 signal 16 } 
	{ m_axi_in1_V_WSTRB sc_out sc_lv 2 signal 16 } 
	{ m_axi_in1_V_WLAST sc_out sc_logic 1 signal 16 } 
	{ m_axi_in1_V_WID sc_out sc_lv 1 signal 16 } 
	{ m_axi_in1_V_WUSER sc_out sc_lv 1 signal 16 } 
	{ m_axi_in1_V_ARVALID sc_out sc_logic 1 signal 16 } 
	{ m_axi_in1_V_ARREADY sc_in sc_logic 1 signal 16 } 
	{ m_axi_in1_V_ARADDR sc_out sc_lv 32 signal 16 } 
	{ m_axi_in1_V_ARID sc_out sc_lv 1 signal 16 } 
	{ m_axi_in1_V_ARLEN sc_out sc_lv 32 signal 16 } 
	{ m_axi_in1_V_ARSIZE sc_out sc_lv 3 signal 16 } 
	{ m_axi_in1_V_ARBURST sc_out sc_lv 2 signal 16 } 
	{ m_axi_in1_V_ARLOCK sc_out sc_lv 2 signal 16 } 
	{ m_axi_in1_V_ARCACHE sc_out sc_lv 4 signal 16 } 
	{ m_axi_in1_V_ARPROT sc_out sc_lv 3 signal 16 } 
	{ m_axi_in1_V_ARQOS sc_out sc_lv 4 signal 16 } 
	{ m_axi_in1_V_ARREGION sc_out sc_lv 4 signal 16 } 
	{ m_axi_in1_V_ARUSER sc_out sc_lv 1 signal 16 } 
	{ m_axi_in1_V_RVALID sc_in sc_logic 1 signal 16 } 
	{ m_axi_in1_V_RREADY sc_out sc_logic 1 signal 16 } 
	{ m_axi_in1_V_RDATA sc_in sc_lv 16 signal 16 } 
	{ m_axi_in1_V_RLAST sc_in sc_logic 1 signal 16 } 
	{ m_axi_in1_V_RID sc_in sc_lv 1 signal 16 } 
	{ m_axi_in1_V_RUSER sc_in sc_lv 1 signal 16 } 
	{ m_axi_in1_V_RRESP sc_in sc_lv 2 signal 16 } 
	{ m_axi_in1_V_BVALID sc_in sc_logic 1 signal 16 } 
	{ m_axi_in1_V_BREADY sc_out sc_logic 1 signal 16 } 
	{ m_axi_in1_V_BRESP sc_in sc_lv 2 signal 16 } 
	{ m_axi_in1_V_BID sc_in sc_lv 1 signal 16 } 
	{ m_axi_in1_V_BUSER sc_in sc_lv 1 signal 16 } 
	{ in1_V_offset sc_in sc_lv 31 signal 17 } 
	{ m_axi_in2_V_AWVALID sc_out sc_logic 1 signal 18 } 
	{ m_axi_in2_V_AWREADY sc_in sc_logic 1 signal 18 } 
	{ m_axi_in2_V_AWADDR sc_out sc_lv 32 signal 18 } 
	{ m_axi_in2_V_AWID sc_out sc_lv 1 signal 18 } 
	{ m_axi_in2_V_AWLEN sc_out sc_lv 32 signal 18 } 
	{ m_axi_in2_V_AWSIZE sc_out sc_lv 3 signal 18 } 
	{ m_axi_in2_V_AWBURST sc_out sc_lv 2 signal 18 } 
	{ m_axi_in2_V_AWLOCK sc_out sc_lv 2 signal 18 } 
	{ m_axi_in2_V_AWCACHE sc_out sc_lv 4 signal 18 } 
	{ m_axi_in2_V_AWPROT sc_out sc_lv 3 signal 18 } 
	{ m_axi_in2_V_AWQOS sc_out sc_lv 4 signal 18 } 
	{ m_axi_in2_V_AWREGION sc_out sc_lv 4 signal 18 } 
	{ m_axi_in2_V_AWUSER sc_out sc_lv 1 signal 18 } 
	{ m_axi_in2_V_WVALID sc_out sc_logic 1 signal 18 } 
	{ m_axi_in2_V_WREADY sc_in sc_logic 1 signal 18 } 
	{ m_axi_in2_V_WDATA sc_out sc_lv 16 signal 18 } 
	{ m_axi_in2_V_WSTRB sc_out sc_lv 2 signal 18 } 
	{ m_axi_in2_V_WLAST sc_out sc_logic 1 signal 18 } 
	{ m_axi_in2_V_WID sc_out sc_lv 1 signal 18 } 
	{ m_axi_in2_V_WUSER sc_out sc_lv 1 signal 18 } 
	{ m_axi_in2_V_ARVALID sc_out sc_logic 1 signal 18 } 
	{ m_axi_in2_V_ARREADY sc_in sc_logic 1 signal 18 } 
	{ m_axi_in2_V_ARADDR sc_out sc_lv 32 signal 18 } 
	{ m_axi_in2_V_ARID sc_out sc_lv 1 signal 18 } 
	{ m_axi_in2_V_ARLEN sc_out sc_lv 32 signal 18 } 
	{ m_axi_in2_V_ARSIZE sc_out sc_lv 3 signal 18 } 
	{ m_axi_in2_V_ARBURST sc_out sc_lv 2 signal 18 } 
	{ m_axi_in2_V_ARLOCK sc_out sc_lv 2 signal 18 } 
	{ m_axi_in2_V_ARCACHE sc_out sc_lv 4 signal 18 } 
	{ m_axi_in2_V_ARPROT sc_out sc_lv 3 signal 18 } 
	{ m_axi_in2_V_ARQOS sc_out sc_lv 4 signal 18 } 
	{ m_axi_in2_V_ARREGION sc_out sc_lv 4 signal 18 } 
	{ m_axi_in2_V_ARUSER sc_out sc_lv 1 signal 18 } 
	{ m_axi_in2_V_RVALID sc_in sc_logic 1 signal 18 } 
	{ m_axi_in2_V_RREADY sc_out sc_logic 1 signal 18 } 
	{ m_axi_in2_V_RDATA sc_in sc_lv 16 signal 18 } 
	{ m_axi_in2_V_RLAST sc_in sc_logic 1 signal 18 } 
	{ m_axi_in2_V_RID sc_in sc_lv 1 signal 18 } 
	{ m_axi_in2_V_RUSER sc_in sc_lv 1 signal 18 } 
	{ m_axi_in2_V_RRESP sc_in sc_lv 2 signal 18 } 
	{ m_axi_in2_V_BVALID sc_in sc_logic 1 signal 18 } 
	{ m_axi_in2_V_BREADY sc_out sc_logic 1 signal 18 } 
	{ m_axi_in2_V_BRESP sc_in sc_lv 2 signal 18 } 
	{ m_axi_in2_V_BID sc_in sc_lv 1 signal 18 } 
	{ m_axi_in2_V_BUSER sc_in sc_lv 1 signal 18 } 
	{ in2_V_offset sc_in sc_lv 31 signal 19 } 
	{ m_axi_in3_V_AWVALID sc_out sc_logic 1 signal 20 } 
	{ m_axi_in3_V_AWREADY sc_in sc_logic 1 signal 20 } 
	{ m_axi_in3_V_AWADDR sc_out sc_lv 32 signal 20 } 
	{ m_axi_in3_V_AWID sc_out sc_lv 1 signal 20 } 
	{ m_axi_in3_V_AWLEN sc_out sc_lv 32 signal 20 } 
	{ m_axi_in3_V_AWSIZE sc_out sc_lv 3 signal 20 } 
	{ m_axi_in3_V_AWBURST sc_out sc_lv 2 signal 20 } 
	{ m_axi_in3_V_AWLOCK sc_out sc_lv 2 signal 20 } 
	{ m_axi_in3_V_AWCACHE sc_out sc_lv 4 signal 20 } 
	{ m_axi_in3_V_AWPROT sc_out sc_lv 3 signal 20 } 
	{ m_axi_in3_V_AWQOS sc_out sc_lv 4 signal 20 } 
	{ m_axi_in3_V_AWREGION sc_out sc_lv 4 signal 20 } 
	{ m_axi_in3_V_AWUSER sc_out sc_lv 1 signal 20 } 
	{ m_axi_in3_V_WVALID sc_out sc_logic 1 signal 20 } 
	{ m_axi_in3_V_WREADY sc_in sc_logic 1 signal 20 } 
	{ m_axi_in3_V_WDATA sc_out sc_lv 16 signal 20 } 
	{ m_axi_in3_V_WSTRB sc_out sc_lv 2 signal 20 } 
	{ m_axi_in3_V_WLAST sc_out sc_logic 1 signal 20 } 
	{ m_axi_in3_V_WID sc_out sc_lv 1 signal 20 } 
	{ m_axi_in3_V_WUSER sc_out sc_lv 1 signal 20 } 
	{ m_axi_in3_V_ARVALID sc_out sc_logic 1 signal 20 } 
	{ m_axi_in3_V_ARREADY sc_in sc_logic 1 signal 20 } 
	{ m_axi_in3_V_ARADDR sc_out sc_lv 32 signal 20 } 
	{ m_axi_in3_V_ARID sc_out sc_lv 1 signal 20 } 
	{ m_axi_in3_V_ARLEN sc_out sc_lv 32 signal 20 } 
	{ m_axi_in3_V_ARSIZE sc_out sc_lv 3 signal 20 } 
	{ m_axi_in3_V_ARBURST sc_out sc_lv 2 signal 20 } 
	{ m_axi_in3_V_ARLOCK sc_out sc_lv 2 signal 20 } 
	{ m_axi_in3_V_ARCACHE sc_out sc_lv 4 signal 20 } 
	{ m_axi_in3_V_ARPROT sc_out sc_lv 3 signal 20 } 
	{ m_axi_in3_V_ARQOS sc_out sc_lv 4 signal 20 } 
	{ m_axi_in3_V_ARREGION sc_out sc_lv 4 signal 20 } 
	{ m_axi_in3_V_ARUSER sc_out sc_lv 1 signal 20 } 
	{ m_axi_in3_V_RVALID sc_in sc_logic 1 signal 20 } 
	{ m_axi_in3_V_RREADY sc_out sc_logic 1 signal 20 } 
	{ m_axi_in3_V_RDATA sc_in sc_lv 16 signal 20 } 
	{ m_axi_in3_V_RLAST sc_in sc_logic 1 signal 20 } 
	{ m_axi_in3_V_RID sc_in sc_lv 1 signal 20 } 
	{ m_axi_in3_V_RUSER sc_in sc_lv 1 signal 20 } 
	{ m_axi_in3_V_RRESP sc_in sc_lv 2 signal 20 } 
	{ m_axi_in3_V_BVALID sc_in sc_logic 1 signal 20 } 
	{ m_axi_in3_V_BREADY sc_out sc_logic 1 signal 20 } 
	{ m_axi_in3_V_BRESP sc_in sc_lv 2 signal 20 } 
	{ m_axi_in3_V_BID sc_in sc_lv 1 signal 20 } 
	{ m_axi_in3_V_BUSER sc_in sc_lv 1 signal 20 } 
	{ in3_V_offset sc_in sc_lv 31 signal 21 } 
	{ m_axi_in4_V_AWVALID sc_out sc_logic 1 signal 22 } 
	{ m_axi_in4_V_AWREADY sc_in sc_logic 1 signal 22 } 
	{ m_axi_in4_V_AWADDR sc_out sc_lv 32 signal 22 } 
	{ m_axi_in4_V_AWID sc_out sc_lv 1 signal 22 } 
	{ m_axi_in4_V_AWLEN sc_out sc_lv 32 signal 22 } 
	{ m_axi_in4_V_AWSIZE sc_out sc_lv 3 signal 22 } 
	{ m_axi_in4_V_AWBURST sc_out sc_lv 2 signal 22 } 
	{ m_axi_in4_V_AWLOCK sc_out sc_lv 2 signal 22 } 
	{ m_axi_in4_V_AWCACHE sc_out sc_lv 4 signal 22 } 
	{ m_axi_in4_V_AWPROT sc_out sc_lv 3 signal 22 } 
	{ m_axi_in4_V_AWQOS sc_out sc_lv 4 signal 22 } 
	{ m_axi_in4_V_AWREGION sc_out sc_lv 4 signal 22 } 
	{ m_axi_in4_V_AWUSER sc_out sc_lv 1 signal 22 } 
	{ m_axi_in4_V_WVALID sc_out sc_logic 1 signal 22 } 
	{ m_axi_in4_V_WREADY sc_in sc_logic 1 signal 22 } 
	{ m_axi_in4_V_WDATA sc_out sc_lv 16 signal 22 } 
	{ m_axi_in4_V_WSTRB sc_out sc_lv 2 signal 22 } 
	{ m_axi_in4_V_WLAST sc_out sc_logic 1 signal 22 } 
	{ m_axi_in4_V_WID sc_out sc_lv 1 signal 22 } 
	{ m_axi_in4_V_WUSER sc_out sc_lv 1 signal 22 } 
	{ m_axi_in4_V_ARVALID sc_out sc_logic 1 signal 22 } 
	{ m_axi_in4_V_ARREADY sc_in sc_logic 1 signal 22 } 
	{ m_axi_in4_V_ARADDR sc_out sc_lv 32 signal 22 } 
	{ m_axi_in4_V_ARID sc_out sc_lv 1 signal 22 } 
	{ m_axi_in4_V_ARLEN sc_out sc_lv 32 signal 22 } 
	{ m_axi_in4_V_ARSIZE sc_out sc_lv 3 signal 22 } 
	{ m_axi_in4_V_ARBURST sc_out sc_lv 2 signal 22 } 
	{ m_axi_in4_V_ARLOCK sc_out sc_lv 2 signal 22 } 
	{ m_axi_in4_V_ARCACHE sc_out sc_lv 4 signal 22 } 
	{ m_axi_in4_V_ARPROT sc_out sc_lv 3 signal 22 } 
	{ m_axi_in4_V_ARQOS sc_out sc_lv 4 signal 22 } 
	{ m_axi_in4_V_ARREGION sc_out sc_lv 4 signal 22 } 
	{ m_axi_in4_V_ARUSER sc_out sc_lv 1 signal 22 } 
	{ m_axi_in4_V_RVALID sc_in sc_logic 1 signal 22 } 
	{ m_axi_in4_V_RREADY sc_out sc_logic 1 signal 22 } 
	{ m_axi_in4_V_RDATA sc_in sc_lv 16 signal 22 } 
	{ m_axi_in4_V_RLAST sc_in sc_logic 1 signal 22 } 
	{ m_axi_in4_V_RID sc_in sc_lv 1 signal 22 } 
	{ m_axi_in4_V_RUSER sc_in sc_lv 1 signal 22 } 
	{ m_axi_in4_V_RRESP sc_in sc_lv 2 signal 22 } 
	{ m_axi_in4_V_BVALID sc_in sc_logic 1 signal 22 } 
	{ m_axi_in4_V_BREADY sc_out sc_logic 1 signal 22 } 
	{ m_axi_in4_V_BRESP sc_in sc_lv 2 signal 22 } 
	{ m_axi_in4_V_BID sc_in sc_lv 1 signal 22 } 
	{ m_axi_in4_V_BUSER sc_in sc_lv 1 signal 22 } 
	{ in4_V_offset sc_in sc_lv 31 signal 23 } 
	{ m_axi_weight_V_AWVALID sc_out sc_logic 1 signal 24 } 
	{ m_axi_weight_V_AWREADY sc_in sc_logic 1 signal 24 } 
	{ m_axi_weight_V_AWADDR sc_out sc_lv 32 signal 24 } 
	{ m_axi_weight_V_AWID sc_out sc_lv 1 signal 24 } 
	{ m_axi_weight_V_AWLEN sc_out sc_lv 32 signal 24 } 
	{ m_axi_weight_V_AWSIZE sc_out sc_lv 3 signal 24 } 
	{ m_axi_weight_V_AWBURST sc_out sc_lv 2 signal 24 } 
	{ m_axi_weight_V_AWLOCK sc_out sc_lv 2 signal 24 } 
	{ m_axi_weight_V_AWCACHE sc_out sc_lv 4 signal 24 } 
	{ m_axi_weight_V_AWPROT sc_out sc_lv 3 signal 24 } 
	{ m_axi_weight_V_AWQOS sc_out sc_lv 4 signal 24 } 
	{ m_axi_weight_V_AWREGION sc_out sc_lv 4 signal 24 } 
	{ m_axi_weight_V_AWUSER sc_out sc_lv 1 signal 24 } 
	{ m_axi_weight_V_WVALID sc_out sc_logic 1 signal 24 } 
	{ m_axi_weight_V_WREADY sc_in sc_logic 1 signal 24 } 
	{ m_axi_weight_V_WDATA sc_out sc_lv 16 signal 24 } 
	{ m_axi_weight_V_WSTRB sc_out sc_lv 2 signal 24 } 
	{ m_axi_weight_V_WLAST sc_out sc_logic 1 signal 24 } 
	{ m_axi_weight_V_WID sc_out sc_lv 1 signal 24 } 
	{ m_axi_weight_V_WUSER sc_out sc_lv 1 signal 24 } 
	{ m_axi_weight_V_ARVALID sc_out sc_logic 1 signal 24 } 
	{ m_axi_weight_V_ARREADY sc_in sc_logic 1 signal 24 } 
	{ m_axi_weight_V_ARADDR sc_out sc_lv 32 signal 24 } 
	{ m_axi_weight_V_ARID sc_out sc_lv 1 signal 24 } 
	{ m_axi_weight_V_ARLEN sc_out sc_lv 32 signal 24 } 
	{ m_axi_weight_V_ARSIZE sc_out sc_lv 3 signal 24 } 
	{ m_axi_weight_V_ARBURST sc_out sc_lv 2 signal 24 } 
	{ m_axi_weight_V_ARLOCK sc_out sc_lv 2 signal 24 } 
	{ m_axi_weight_V_ARCACHE sc_out sc_lv 4 signal 24 } 
	{ m_axi_weight_V_ARPROT sc_out sc_lv 3 signal 24 } 
	{ m_axi_weight_V_ARQOS sc_out sc_lv 4 signal 24 } 
	{ m_axi_weight_V_ARREGION sc_out sc_lv 4 signal 24 } 
	{ m_axi_weight_V_ARUSER sc_out sc_lv 1 signal 24 } 
	{ m_axi_weight_V_RVALID sc_in sc_logic 1 signal 24 } 
	{ m_axi_weight_V_RREADY sc_out sc_logic 1 signal 24 } 
	{ m_axi_weight_V_RDATA sc_in sc_lv 16 signal 24 } 
	{ m_axi_weight_V_RLAST sc_in sc_logic 1 signal 24 } 
	{ m_axi_weight_V_RID sc_in sc_lv 1 signal 24 } 
	{ m_axi_weight_V_RUSER sc_in sc_lv 1 signal 24 } 
	{ m_axi_weight_V_RRESP sc_in sc_lv 2 signal 24 } 
	{ m_axi_weight_V_BVALID sc_in sc_logic 1 signal 24 } 
	{ m_axi_weight_V_BREADY sc_out sc_logic 1 signal 24 } 
	{ m_axi_weight_V_BRESP sc_in sc_lv 2 signal 24 } 
	{ m_axi_weight_V_BID sc_in sc_lv 1 signal 24 } 
	{ m_axi_weight_V_BUSER sc_in sc_lv 1 signal 24 } 
	{ weight_V_offset sc_in sc_lv 31 signal 25 } 
	{ m sc_in sc_lv 16 signal 26 } 
	{ fm_size sc_in sc_lv 16 signal 27 } 
	{ ch_in sc_in sc_lv 16 signal 28 } 
	{ ch_out sc_in sc_lv 16 signal 29 } 
	{ basePixAddr sc_in sc_lv 16 signal 30 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "fm_out_buff_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_0_V", "role": "address0" }} , 
 	{ "name": "fm_out_buff_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_0_V", "role": "ce0" }} , 
 	{ "name": "fm_out_buff_0_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_0_V", "role": "we0" }} , 
 	{ "name": "fm_out_buff_0_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_0_V", "role": "d0" }} , 
 	{ "name": "fm_out_buff_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_0_V", "role": "q0" }} , 
 	{ "name": "fm_out_buff_0_V_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_0_V", "role": "address1" }} , 
 	{ "name": "fm_out_buff_0_V_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_0_V", "role": "ce1" }} , 
 	{ "name": "fm_out_buff_0_V_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_0_V", "role": "we1" }} , 
 	{ "name": "fm_out_buff_0_V_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_0_V", "role": "d1" }} , 
 	{ "name": "fm_out_buff_1_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_1_V", "role": "address0" }} , 
 	{ "name": "fm_out_buff_1_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_1_V", "role": "ce0" }} , 
 	{ "name": "fm_out_buff_1_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_1_V", "role": "we0" }} , 
 	{ "name": "fm_out_buff_1_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_1_V", "role": "d0" }} , 
 	{ "name": "fm_out_buff_1_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_1_V", "role": "q0" }} , 
 	{ "name": "fm_out_buff_1_V_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_1_V", "role": "address1" }} , 
 	{ "name": "fm_out_buff_1_V_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_1_V", "role": "ce1" }} , 
 	{ "name": "fm_out_buff_1_V_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_1_V", "role": "we1" }} , 
 	{ "name": "fm_out_buff_1_V_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_1_V", "role": "d1" }} , 
 	{ "name": "fm_out_buff_2_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_2_V", "role": "address0" }} , 
 	{ "name": "fm_out_buff_2_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_2_V", "role": "ce0" }} , 
 	{ "name": "fm_out_buff_2_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_2_V", "role": "we0" }} , 
 	{ "name": "fm_out_buff_2_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_2_V", "role": "d0" }} , 
 	{ "name": "fm_out_buff_2_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_2_V", "role": "q0" }} , 
 	{ "name": "fm_out_buff_2_V_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_2_V", "role": "address1" }} , 
 	{ "name": "fm_out_buff_2_V_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_2_V", "role": "ce1" }} , 
 	{ "name": "fm_out_buff_2_V_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_2_V", "role": "we1" }} , 
 	{ "name": "fm_out_buff_2_V_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_2_V", "role": "d1" }} , 
 	{ "name": "fm_out_buff_3_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_3_V", "role": "address0" }} , 
 	{ "name": "fm_out_buff_3_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_3_V", "role": "ce0" }} , 
 	{ "name": "fm_out_buff_3_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_3_V", "role": "we0" }} , 
 	{ "name": "fm_out_buff_3_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_3_V", "role": "d0" }} , 
 	{ "name": "fm_out_buff_3_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_3_V", "role": "q0" }} , 
 	{ "name": "fm_out_buff_3_V_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_3_V", "role": "address1" }} , 
 	{ "name": "fm_out_buff_3_V_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_3_V", "role": "ce1" }} , 
 	{ "name": "fm_out_buff_3_V_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_3_V", "role": "we1" }} , 
 	{ "name": "fm_out_buff_3_V_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_3_V", "role": "d1" }} , 
 	{ "name": "fm_out_buff_4_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_4_V", "role": "address0" }} , 
 	{ "name": "fm_out_buff_4_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_4_V", "role": "ce0" }} , 
 	{ "name": "fm_out_buff_4_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_4_V", "role": "we0" }} , 
 	{ "name": "fm_out_buff_4_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_4_V", "role": "d0" }} , 
 	{ "name": "fm_out_buff_4_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_4_V", "role": "q0" }} , 
 	{ "name": "fm_out_buff_4_V_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_4_V", "role": "address1" }} , 
 	{ "name": "fm_out_buff_4_V_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_4_V", "role": "ce1" }} , 
 	{ "name": "fm_out_buff_4_V_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_4_V", "role": "we1" }} , 
 	{ "name": "fm_out_buff_4_V_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_4_V", "role": "d1" }} , 
 	{ "name": "fm_out_buff_5_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_5_V", "role": "address0" }} , 
 	{ "name": "fm_out_buff_5_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_5_V", "role": "ce0" }} , 
 	{ "name": "fm_out_buff_5_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_5_V", "role": "we0" }} , 
 	{ "name": "fm_out_buff_5_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_5_V", "role": "d0" }} , 
 	{ "name": "fm_out_buff_5_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_5_V", "role": "q0" }} , 
 	{ "name": "fm_out_buff_5_V_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_5_V", "role": "address1" }} , 
 	{ "name": "fm_out_buff_5_V_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_5_V", "role": "ce1" }} , 
 	{ "name": "fm_out_buff_5_V_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_5_V", "role": "we1" }} , 
 	{ "name": "fm_out_buff_5_V_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_5_V", "role": "d1" }} , 
 	{ "name": "fm_out_buff_6_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_6_V", "role": "address0" }} , 
 	{ "name": "fm_out_buff_6_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_6_V", "role": "ce0" }} , 
 	{ "name": "fm_out_buff_6_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_6_V", "role": "we0" }} , 
 	{ "name": "fm_out_buff_6_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_6_V", "role": "d0" }} , 
 	{ "name": "fm_out_buff_6_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_6_V", "role": "q0" }} , 
 	{ "name": "fm_out_buff_6_V_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_6_V", "role": "address1" }} , 
 	{ "name": "fm_out_buff_6_V_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_6_V", "role": "ce1" }} , 
 	{ "name": "fm_out_buff_6_V_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_6_V", "role": "we1" }} , 
 	{ "name": "fm_out_buff_6_V_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_6_V", "role": "d1" }} , 
 	{ "name": "fm_out_buff_7_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_7_V", "role": "address0" }} , 
 	{ "name": "fm_out_buff_7_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_7_V", "role": "ce0" }} , 
 	{ "name": "fm_out_buff_7_V_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_7_V", "role": "we0" }} , 
 	{ "name": "fm_out_buff_7_V_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_7_V", "role": "d0" }} , 
 	{ "name": "fm_out_buff_7_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_7_V", "role": "q0" }} , 
 	{ "name": "fm_out_buff_7_V_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "fm_out_buff_7_V", "role": "address1" }} , 
 	{ "name": "fm_out_buff_7_V_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_7_V", "role": "ce1" }} , 
 	{ "name": "fm_out_buff_7_V_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "fm_out_buff_7_V", "role": "we1" }} , 
 	{ "name": "fm_out_buff_7_V_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_out_buff_7_V", "role": "d1" }} , 
 	{ "name": "bias_buff_0_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "bias_buff_0_V", "role": "address0" }} , 
 	{ "name": "bias_buff_0_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "bias_buff_0_V", "role": "ce0" }} , 
 	{ "name": "bias_buff_0_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "bias_buff_0_V", "role": "q0" }} , 
 	{ "name": "bias_buff_1_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "bias_buff_1_V", "role": "address0" }} , 
 	{ "name": "bias_buff_1_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "bias_buff_1_V", "role": "ce0" }} , 
 	{ "name": "bias_buff_1_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "bias_buff_1_V", "role": "q0" }} , 
 	{ "name": "bias_buff_2_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "bias_buff_2_V", "role": "address0" }} , 
 	{ "name": "bias_buff_2_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "bias_buff_2_V", "role": "ce0" }} , 
 	{ "name": "bias_buff_2_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "bias_buff_2_V", "role": "q0" }} , 
 	{ "name": "bias_buff_3_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "bias_buff_3_V", "role": "address0" }} , 
 	{ "name": "bias_buff_3_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "bias_buff_3_V", "role": "ce0" }} , 
 	{ "name": "bias_buff_3_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "bias_buff_3_V", "role": "q0" }} , 
 	{ "name": "bias_buff_4_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "bias_buff_4_V", "role": "address0" }} , 
 	{ "name": "bias_buff_4_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "bias_buff_4_V", "role": "ce0" }} , 
 	{ "name": "bias_buff_4_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "bias_buff_4_V", "role": "q0" }} , 
 	{ "name": "bias_buff_5_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "bias_buff_5_V", "role": "address0" }} , 
 	{ "name": "bias_buff_5_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "bias_buff_5_V", "role": "ce0" }} , 
 	{ "name": "bias_buff_5_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "bias_buff_5_V", "role": "q0" }} , 
 	{ "name": "bias_buff_6_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "bias_buff_6_V", "role": "address0" }} , 
 	{ "name": "bias_buff_6_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "bias_buff_6_V", "role": "ce0" }} , 
 	{ "name": "bias_buff_6_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "bias_buff_6_V", "role": "q0" }} , 
 	{ "name": "bias_buff_7_V_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "bias_buff_7_V", "role": "address0" }} , 
 	{ "name": "bias_buff_7_V_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "bias_buff_7_V", "role": "ce0" }} , 
 	{ "name": "bias_buff_7_V_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "bias_buff_7_V", "role": "q0" }} , 
 	{ "name": "m_axi_in1_V_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "AWVALID" }} , 
 	{ "name": "m_axi_in1_V_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "AWREADY" }} , 
 	{ "name": "m_axi_in1_V_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in1_V", "role": "AWADDR" }} , 
 	{ "name": "m_axi_in1_V_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "AWID" }} , 
 	{ "name": "m_axi_in1_V_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in1_V", "role": "AWLEN" }} , 
 	{ "name": "m_axi_in1_V_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in1_V", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_in1_V_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in1_V", "role": "AWBURST" }} , 
 	{ "name": "m_axi_in1_V_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in1_V", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_in1_V_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in1_V", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_in1_V_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in1_V", "role": "AWPROT" }} , 
 	{ "name": "m_axi_in1_V_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in1_V", "role": "AWQOS" }} , 
 	{ "name": "m_axi_in1_V_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in1_V", "role": "AWREGION" }} , 
 	{ "name": "m_axi_in1_V_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "AWUSER" }} , 
 	{ "name": "m_axi_in1_V_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "WVALID" }} , 
 	{ "name": "m_axi_in1_V_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "WREADY" }} , 
 	{ "name": "m_axi_in1_V_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "in1_V", "role": "WDATA" }} , 
 	{ "name": "m_axi_in1_V_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in1_V", "role": "WSTRB" }} , 
 	{ "name": "m_axi_in1_V_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "WLAST" }} , 
 	{ "name": "m_axi_in1_V_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "WID" }} , 
 	{ "name": "m_axi_in1_V_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "WUSER" }} , 
 	{ "name": "m_axi_in1_V_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "ARVALID" }} , 
 	{ "name": "m_axi_in1_V_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "ARREADY" }} , 
 	{ "name": "m_axi_in1_V_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in1_V", "role": "ARADDR" }} , 
 	{ "name": "m_axi_in1_V_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "ARID" }} , 
 	{ "name": "m_axi_in1_V_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in1_V", "role": "ARLEN" }} , 
 	{ "name": "m_axi_in1_V_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in1_V", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_in1_V_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in1_V", "role": "ARBURST" }} , 
 	{ "name": "m_axi_in1_V_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in1_V", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_in1_V_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in1_V", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_in1_V_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in1_V", "role": "ARPROT" }} , 
 	{ "name": "m_axi_in1_V_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in1_V", "role": "ARQOS" }} , 
 	{ "name": "m_axi_in1_V_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in1_V", "role": "ARREGION" }} , 
 	{ "name": "m_axi_in1_V_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "ARUSER" }} , 
 	{ "name": "m_axi_in1_V_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "RVALID" }} , 
 	{ "name": "m_axi_in1_V_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "RREADY" }} , 
 	{ "name": "m_axi_in1_V_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "in1_V", "role": "RDATA" }} , 
 	{ "name": "m_axi_in1_V_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "RLAST" }} , 
 	{ "name": "m_axi_in1_V_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "RID" }} , 
 	{ "name": "m_axi_in1_V_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "RUSER" }} , 
 	{ "name": "m_axi_in1_V_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in1_V", "role": "RRESP" }} , 
 	{ "name": "m_axi_in1_V_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "BVALID" }} , 
 	{ "name": "m_axi_in1_V_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "BREADY" }} , 
 	{ "name": "m_axi_in1_V_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in1_V", "role": "BRESP" }} , 
 	{ "name": "m_axi_in1_V_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "BID" }} , 
 	{ "name": "m_axi_in1_V_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in1_V", "role": "BUSER" }} , 
 	{ "name": "in1_V_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":31, "type": "signal", "bundle":{"name": "in1_V_offset", "role": "default" }} , 
 	{ "name": "m_axi_in2_V_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "AWVALID" }} , 
 	{ "name": "m_axi_in2_V_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "AWREADY" }} , 
 	{ "name": "m_axi_in2_V_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in2_V", "role": "AWADDR" }} , 
 	{ "name": "m_axi_in2_V_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "AWID" }} , 
 	{ "name": "m_axi_in2_V_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in2_V", "role": "AWLEN" }} , 
 	{ "name": "m_axi_in2_V_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in2_V", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_in2_V_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in2_V", "role": "AWBURST" }} , 
 	{ "name": "m_axi_in2_V_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in2_V", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_in2_V_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in2_V", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_in2_V_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in2_V", "role": "AWPROT" }} , 
 	{ "name": "m_axi_in2_V_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in2_V", "role": "AWQOS" }} , 
 	{ "name": "m_axi_in2_V_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in2_V", "role": "AWREGION" }} , 
 	{ "name": "m_axi_in2_V_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "AWUSER" }} , 
 	{ "name": "m_axi_in2_V_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "WVALID" }} , 
 	{ "name": "m_axi_in2_V_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "WREADY" }} , 
 	{ "name": "m_axi_in2_V_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "in2_V", "role": "WDATA" }} , 
 	{ "name": "m_axi_in2_V_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in2_V", "role": "WSTRB" }} , 
 	{ "name": "m_axi_in2_V_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "WLAST" }} , 
 	{ "name": "m_axi_in2_V_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "WID" }} , 
 	{ "name": "m_axi_in2_V_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "WUSER" }} , 
 	{ "name": "m_axi_in2_V_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "ARVALID" }} , 
 	{ "name": "m_axi_in2_V_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "ARREADY" }} , 
 	{ "name": "m_axi_in2_V_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in2_V", "role": "ARADDR" }} , 
 	{ "name": "m_axi_in2_V_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "ARID" }} , 
 	{ "name": "m_axi_in2_V_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in2_V", "role": "ARLEN" }} , 
 	{ "name": "m_axi_in2_V_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in2_V", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_in2_V_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in2_V", "role": "ARBURST" }} , 
 	{ "name": "m_axi_in2_V_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in2_V", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_in2_V_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in2_V", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_in2_V_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in2_V", "role": "ARPROT" }} , 
 	{ "name": "m_axi_in2_V_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in2_V", "role": "ARQOS" }} , 
 	{ "name": "m_axi_in2_V_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in2_V", "role": "ARREGION" }} , 
 	{ "name": "m_axi_in2_V_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "ARUSER" }} , 
 	{ "name": "m_axi_in2_V_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "RVALID" }} , 
 	{ "name": "m_axi_in2_V_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "RREADY" }} , 
 	{ "name": "m_axi_in2_V_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "in2_V", "role": "RDATA" }} , 
 	{ "name": "m_axi_in2_V_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "RLAST" }} , 
 	{ "name": "m_axi_in2_V_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "RID" }} , 
 	{ "name": "m_axi_in2_V_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "RUSER" }} , 
 	{ "name": "m_axi_in2_V_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in2_V", "role": "RRESP" }} , 
 	{ "name": "m_axi_in2_V_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "BVALID" }} , 
 	{ "name": "m_axi_in2_V_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "BREADY" }} , 
 	{ "name": "m_axi_in2_V_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in2_V", "role": "BRESP" }} , 
 	{ "name": "m_axi_in2_V_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "BID" }} , 
 	{ "name": "m_axi_in2_V_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in2_V", "role": "BUSER" }} , 
 	{ "name": "in2_V_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":31, "type": "signal", "bundle":{"name": "in2_V_offset", "role": "default" }} , 
 	{ "name": "m_axi_in3_V_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "AWVALID" }} , 
 	{ "name": "m_axi_in3_V_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "AWREADY" }} , 
 	{ "name": "m_axi_in3_V_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in3_V", "role": "AWADDR" }} , 
 	{ "name": "m_axi_in3_V_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "AWID" }} , 
 	{ "name": "m_axi_in3_V_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in3_V", "role": "AWLEN" }} , 
 	{ "name": "m_axi_in3_V_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in3_V", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_in3_V_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in3_V", "role": "AWBURST" }} , 
 	{ "name": "m_axi_in3_V_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in3_V", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_in3_V_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in3_V", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_in3_V_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in3_V", "role": "AWPROT" }} , 
 	{ "name": "m_axi_in3_V_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in3_V", "role": "AWQOS" }} , 
 	{ "name": "m_axi_in3_V_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in3_V", "role": "AWREGION" }} , 
 	{ "name": "m_axi_in3_V_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "AWUSER" }} , 
 	{ "name": "m_axi_in3_V_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "WVALID" }} , 
 	{ "name": "m_axi_in3_V_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "WREADY" }} , 
 	{ "name": "m_axi_in3_V_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "in3_V", "role": "WDATA" }} , 
 	{ "name": "m_axi_in3_V_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in3_V", "role": "WSTRB" }} , 
 	{ "name": "m_axi_in3_V_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "WLAST" }} , 
 	{ "name": "m_axi_in3_V_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "WID" }} , 
 	{ "name": "m_axi_in3_V_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "WUSER" }} , 
 	{ "name": "m_axi_in3_V_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "ARVALID" }} , 
 	{ "name": "m_axi_in3_V_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "ARREADY" }} , 
 	{ "name": "m_axi_in3_V_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in3_V", "role": "ARADDR" }} , 
 	{ "name": "m_axi_in3_V_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "ARID" }} , 
 	{ "name": "m_axi_in3_V_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in3_V", "role": "ARLEN" }} , 
 	{ "name": "m_axi_in3_V_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in3_V", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_in3_V_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in3_V", "role": "ARBURST" }} , 
 	{ "name": "m_axi_in3_V_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in3_V", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_in3_V_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in3_V", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_in3_V_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in3_V", "role": "ARPROT" }} , 
 	{ "name": "m_axi_in3_V_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in3_V", "role": "ARQOS" }} , 
 	{ "name": "m_axi_in3_V_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in3_V", "role": "ARREGION" }} , 
 	{ "name": "m_axi_in3_V_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "ARUSER" }} , 
 	{ "name": "m_axi_in3_V_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "RVALID" }} , 
 	{ "name": "m_axi_in3_V_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "RREADY" }} , 
 	{ "name": "m_axi_in3_V_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "in3_V", "role": "RDATA" }} , 
 	{ "name": "m_axi_in3_V_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "RLAST" }} , 
 	{ "name": "m_axi_in3_V_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "RID" }} , 
 	{ "name": "m_axi_in3_V_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "RUSER" }} , 
 	{ "name": "m_axi_in3_V_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in3_V", "role": "RRESP" }} , 
 	{ "name": "m_axi_in3_V_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "BVALID" }} , 
 	{ "name": "m_axi_in3_V_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "BREADY" }} , 
 	{ "name": "m_axi_in3_V_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in3_V", "role": "BRESP" }} , 
 	{ "name": "m_axi_in3_V_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "BID" }} , 
 	{ "name": "m_axi_in3_V_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in3_V", "role": "BUSER" }} , 
 	{ "name": "in3_V_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":31, "type": "signal", "bundle":{"name": "in3_V_offset", "role": "default" }} , 
 	{ "name": "m_axi_in4_V_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "AWVALID" }} , 
 	{ "name": "m_axi_in4_V_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "AWREADY" }} , 
 	{ "name": "m_axi_in4_V_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in4_V", "role": "AWADDR" }} , 
 	{ "name": "m_axi_in4_V_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "AWID" }} , 
 	{ "name": "m_axi_in4_V_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in4_V", "role": "AWLEN" }} , 
 	{ "name": "m_axi_in4_V_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in4_V", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_in4_V_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in4_V", "role": "AWBURST" }} , 
 	{ "name": "m_axi_in4_V_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in4_V", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_in4_V_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in4_V", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_in4_V_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in4_V", "role": "AWPROT" }} , 
 	{ "name": "m_axi_in4_V_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in4_V", "role": "AWQOS" }} , 
 	{ "name": "m_axi_in4_V_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in4_V", "role": "AWREGION" }} , 
 	{ "name": "m_axi_in4_V_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "AWUSER" }} , 
 	{ "name": "m_axi_in4_V_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "WVALID" }} , 
 	{ "name": "m_axi_in4_V_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "WREADY" }} , 
 	{ "name": "m_axi_in4_V_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "in4_V", "role": "WDATA" }} , 
 	{ "name": "m_axi_in4_V_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in4_V", "role": "WSTRB" }} , 
 	{ "name": "m_axi_in4_V_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "WLAST" }} , 
 	{ "name": "m_axi_in4_V_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "WID" }} , 
 	{ "name": "m_axi_in4_V_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "WUSER" }} , 
 	{ "name": "m_axi_in4_V_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "ARVALID" }} , 
 	{ "name": "m_axi_in4_V_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "ARREADY" }} , 
 	{ "name": "m_axi_in4_V_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in4_V", "role": "ARADDR" }} , 
 	{ "name": "m_axi_in4_V_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "ARID" }} , 
 	{ "name": "m_axi_in4_V_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "in4_V", "role": "ARLEN" }} , 
 	{ "name": "m_axi_in4_V_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in4_V", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_in4_V_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in4_V", "role": "ARBURST" }} , 
 	{ "name": "m_axi_in4_V_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in4_V", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_in4_V_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in4_V", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_in4_V_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "in4_V", "role": "ARPROT" }} , 
 	{ "name": "m_axi_in4_V_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in4_V", "role": "ARQOS" }} , 
 	{ "name": "m_axi_in4_V_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "in4_V", "role": "ARREGION" }} , 
 	{ "name": "m_axi_in4_V_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "ARUSER" }} , 
 	{ "name": "m_axi_in4_V_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "RVALID" }} , 
 	{ "name": "m_axi_in4_V_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "RREADY" }} , 
 	{ "name": "m_axi_in4_V_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "in4_V", "role": "RDATA" }} , 
 	{ "name": "m_axi_in4_V_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "RLAST" }} , 
 	{ "name": "m_axi_in4_V_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "RID" }} , 
 	{ "name": "m_axi_in4_V_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "RUSER" }} , 
 	{ "name": "m_axi_in4_V_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in4_V", "role": "RRESP" }} , 
 	{ "name": "m_axi_in4_V_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "BVALID" }} , 
 	{ "name": "m_axi_in4_V_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "BREADY" }} , 
 	{ "name": "m_axi_in4_V_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "in4_V", "role": "BRESP" }} , 
 	{ "name": "m_axi_in4_V_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "BID" }} , 
 	{ "name": "m_axi_in4_V_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "in4_V", "role": "BUSER" }} , 
 	{ "name": "in4_V_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":31, "type": "signal", "bundle":{"name": "in4_V_offset", "role": "default" }} , 
 	{ "name": "m_axi_weight_V_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "AWVALID" }} , 
 	{ "name": "m_axi_weight_V_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "AWREADY" }} , 
 	{ "name": "m_axi_weight_V_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_V", "role": "AWADDR" }} , 
 	{ "name": "m_axi_weight_V_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "AWID" }} , 
 	{ "name": "m_axi_weight_V_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_V", "role": "AWLEN" }} , 
 	{ "name": "m_axi_weight_V_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "weight_V", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_weight_V_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_V", "role": "AWBURST" }} , 
 	{ "name": "m_axi_weight_V_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_V", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_weight_V_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "weight_V", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_weight_V_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "weight_V", "role": "AWPROT" }} , 
 	{ "name": "m_axi_weight_V_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "weight_V", "role": "AWQOS" }} , 
 	{ "name": "m_axi_weight_V_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "weight_V", "role": "AWREGION" }} , 
 	{ "name": "m_axi_weight_V_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "AWUSER" }} , 
 	{ "name": "m_axi_weight_V_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "WVALID" }} , 
 	{ "name": "m_axi_weight_V_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "WREADY" }} , 
 	{ "name": "m_axi_weight_V_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "weight_V", "role": "WDATA" }} , 
 	{ "name": "m_axi_weight_V_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_V", "role": "WSTRB" }} , 
 	{ "name": "m_axi_weight_V_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "WLAST" }} , 
 	{ "name": "m_axi_weight_V_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "WID" }} , 
 	{ "name": "m_axi_weight_V_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "WUSER" }} , 
 	{ "name": "m_axi_weight_V_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "ARVALID" }} , 
 	{ "name": "m_axi_weight_V_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "ARREADY" }} , 
 	{ "name": "m_axi_weight_V_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_V", "role": "ARADDR" }} , 
 	{ "name": "m_axi_weight_V_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "ARID" }} , 
 	{ "name": "m_axi_weight_V_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "weight_V", "role": "ARLEN" }} , 
 	{ "name": "m_axi_weight_V_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "weight_V", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_weight_V_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_V", "role": "ARBURST" }} , 
 	{ "name": "m_axi_weight_V_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_V", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_weight_V_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "weight_V", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_weight_V_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "weight_V", "role": "ARPROT" }} , 
 	{ "name": "m_axi_weight_V_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "weight_V", "role": "ARQOS" }} , 
 	{ "name": "m_axi_weight_V_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "weight_V", "role": "ARREGION" }} , 
 	{ "name": "m_axi_weight_V_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "ARUSER" }} , 
 	{ "name": "m_axi_weight_V_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "RVALID" }} , 
 	{ "name": "m_axi_weight_V_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "RREADY" }} , 
 	{ "name": "m_axi_weight_V_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "weight_V", "role": "RDATA" }} , 
 	{ "name": "m_axi_weight_V_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "RLAST" }} , 
 	{ "name": "m_axi_weight_V_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "RID" }} , 
 	{ "name": "m_axi_weight_V_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "RUSER" }} , 
 	{ "name": "m_axi_weight_V_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_V", "role": "RRESP" }} , 
 	{ "name": "m_axi_weight_V_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "BVALID" }} , 
 	{ "name": "m_axi_weight_V_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "BREADY" }} , 
 	{ "name": "m_axi_weight_V_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "weight_V", "role": "BRESP" }} , 
 	{ "name": "m_axi_weight_V_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "BID" }} , 
 	{ "name": "m_axi_weight_V_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "weight_V", "role": "BUSER" }} , 
 	{ "name": "weight_V_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":31, "type": "signal", "bundle":{"name": "weight_V_offset", "role": "default" }} , 
 	{ "name": "m", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "m", "role": "default" }} , 
 	{ "name": "fm_size", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "fm_size", "role": "default" }} , 
 	{ "name": "ch_in", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ch_in", "role": "default" }} , 
 	{ "name": "ch_out", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ch_out", "role": "default" }} , 
 	{ "name": "basePixAddr", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "basePixAddr", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "42", "44", "47"],
		"CDFG" : "compute_output_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"WaitState" : [
			{"State" : "ap_ST_fsm_state4", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_compute_1_fu_513"},
			{"State" : "ap_ST_fsm_state4", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_compute_1_fu_513"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_compute_1_fu_513"},
			{"State" : "ap_ST_fsm_state5", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_compute_1_fu_513"},
			{"State" : "ap_ST_fsm_state2", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_load_weight_1_fu_569"},
			{"State" : "ap_ST_fsm_state4", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_load_weight_1_fu_569"},
			{"State" : "ap_ST_fsm_state4", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_load_weight_1_fu_569"},
			{"State" : "ap_ST_fsm_state2", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_load_input_1_fu_650"},
			{"State" : "ap_ST_fsm_state4", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_load_input_1_fu_650"},
			{"State" : "ap_ST_fsm_state4", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_load_input_1_fu_650"},
			{"State" : "ap_ST_fsm_state2", "FSM" : "ap_CS_fsm", "SubInstance" : "grp_load_bias_1_fu_685"}],
		"Port" : [
			{"Name" : "fm_out_buff_0_V", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_compute_1_fu_513", "Port" : "fm_out_buff_0_V"},
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "fm_out_buff_0_V"}]},
			{"Name" : "fm_out_buff_1_V", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_compute_1_fu_513", "Port" : "fm_out_buff_1_V"},
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "fm_out_buff_1_V"}]},
			{"Name" : "fm_out_buff_2_V", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_compute_1_fu_513", "Port" : "fm_out_buff_2_V"},
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "fm_out_buff_2_V"}]},
			{"Name" : "fm_out_buff_3_V", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_compute_1_fu_513", "Port" : "fm_out_buff_3_V"},
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "fm_out_buff_3_V"}]},
			{"Name" : "fm_out_buff_4_V", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_compute_1_fu_513", "Port" : "fm_out_buff_4_V"},
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "fm_out_buff_4_V"}]},
			{"Name" : "fm_out_buff_5_V", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_compute_1_fu_513", "Port" : "fm_out_buff_5_V"},
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "fm_out_buff_5_V"}]},
			{"Name" : "fm_out_buff_6_V", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_compute_1_fu_513", "Port" : "fm_out_buff_6_V"},
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "fm_out_buff_6_V"}]},
			{"Name" : "fm_out_buff_7_V", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "9", "SubInstance" : "grp_compute_1_fu_513", "Port" : "fm_out_buff_7_V"},
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "fm_out_buff_7_V"}]},
			{"Name" : "bias_buff_0_V", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "bias_buff_0_V"}]},
			{"Name" : "bias_buff_1_V", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "bias_buff_1_V"}]},
			{"Name" : "bias_buff_2_V", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "bias_buff_2_V"}]},
			{"Name" : "bias_buff_3_V", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "bias_buff_3_V"}]},
			{"Name" : "bias_buff_4_V", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "bias_buff_4_V"}]},
			{"Name" : "bias_buff_5_V", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "bias_buff_5_V"}]},
			{"Name" : "bias_buff_6_V", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "bias_buff_6_V"}]},
			{"Name" : "bias_buff_7_V", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "47", "SubInstance" : "grp_load_bias_1_fu_685", "Port" : "bias_buff_7_V"}]},
			{"Name" : "in1_V", "Type" : "MAXI", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "44", "SubInstance" : "grp_load_input_1_fu_650", "Port" : "in1_V"}]},
			{"Name" : "in1_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "in2_V", "Type" : "MAXI", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "44", "SubInstance" : "grp_load_input_1_fu_650", "Port" : "in2_V"}]},
			{"Name" : "in2_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "in3_V", "Type" : "MAXI", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "44", "SubInstance" : "grp_load_input_1_fu_650", "Port" : "in3_V"}]},
			{"Name" : "in3_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "in4_V", "Type" : "MAXI", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "44", "SubInstance" : "grp_load_input_1_fu_650", "Port" : "in4_V"}]},
			{"Name" : "in4_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_V", "Type" : "MAXI", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "42", "SubInstance" : "grp_load_weight_1_fu_569", "Port" : "weight_V"}]},
			{"Name" : "weight_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "m", "Type" : "None", "Direction" : "I"},
			{"Name" : "fm_size", "Type" : "None", "Direction" : "I"},
			{"Name" : "ch_in", "Type" : "None", "Direction" : "I"},
			{"Name" : "ch_out", "Type" : "None", "Direction" : "I"},
			{"Name" : "basePixAddr", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fm_in_buff1_0_V_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fm_in_buff1_1_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fm_in_buff1_2_V_U", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fm_in_buff1_3_V_U", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fm_in_buff2_0_V_U", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fm_in_buff2_1_V_U", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fm_in_buff2_2_V_U", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fm_in_buff2_3_V_U", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513", "Parent" : "0", "Child" : ["10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41"],
		"CDFG" : "compute_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "180", "EstimateLatencyMax" : "180",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "fm_in_buff_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "fm_in_buff_1_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "fm_in_buff_2_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "fm_in_buff_3_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "fm_out_buff_0_V", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "fm_out_buff_1_V", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "fm_out_buff_2_V", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "fm_out_buff_3_V", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "fm_out_buff_4_V", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "fm_out_buff_5_V", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "fm_out_buff_6_V", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "fm_out_buff_7_V", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "wt_buff_0_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_0_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_0_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_0_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_1_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_1_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_1_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_1_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_2_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_2_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_2_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_2_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_3_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_3_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_3_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_3_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_4_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_4_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_4_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_4_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_5_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_5_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_5_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_5_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_6_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_6_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_6_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_6_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_7_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_7_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_7_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_7_3_V_read", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "10", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U147", "Parent" : "9"},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U148", "Parent" : "9"},
	{"ID" : "12", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U149", "Parent" : "9"},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U150", "Parent" : "9"},
	{"ID" : "14", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U151", "Parent" : "9"},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U152", "Parent" : "9"},
	{"ID" : "16", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U153", "Parent" : "9"},
	{"ID" : "17", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U154", "Parent" : "9"},
	{"ID" : "18", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U155", "Parent" : "9"},
	{"ID" : "19", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U156", "Parent" : "9"},
	{"ID" : "20", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U157", "Parent" : "9"},
	{"ID" : "21", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U158", "Parent" : "9"},
	{"ID" : "22", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U159", "Parent" : "9"},
	{"ID" : "23", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U160", "Parent" : "9"},
	{"ID" : "24", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U161", "Parent" : "9"},
	{"ID" : "25", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U162", "Parent" : "9"},
	{"ID" : "26", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U163", "Parent" : "9"},
	{"ID" : "27", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U164", "Parent" : "9"},
	{"ID" : "28", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U165", "Parent" : "9"},
	{"ID" : "29", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U166", "Parent" : "9"},
	{"ID" : "30", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U167", "Parent" : "9"},
	{"ID" : "31", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U168", "Parent" : "9"},
	{"ID" : "32", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U169", "Parent" : "9"},
	{"ID" : "33", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U170", "Parent" : "9"},
	{"ID" : "34", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U171", "Parent" : "9"},
	{"ID" : "35", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U172", "Parent" : "9"},
	{"ID" : "36", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U173", "Parent" : "9"},
	{"ID" : "37", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U174", "Parent" : "9"},
	{"ID" : "38", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U175", "Parent" : "9"},
	{"ID" : "39", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U176", "Parent" : "9"},
	{"ID" : "40", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U177", "Parent" : "9"},
	{"ID" : "41", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_compute_1_fu_513.conv_mul_mul_16s_xdS_U178", "Parent" : "9"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_load_weight_1_fu_569", "Parent" : "0", "Child" : ["43"],
		"CDFG" : "load_weight_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "wt_buff_0_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_0_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_0_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_0_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_1_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_1_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_1_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_1_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_2_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_2_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_2_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_2_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_3_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_3_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_3_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_3_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_4_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_4_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_4_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_4_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_5_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_5_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_5_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_5_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_6_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_6_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_6_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_6_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_7_0_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_7_1_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_7_2_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "wt_buff_7_3_V_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "weight_V", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "weight_V_blk_n_AR", "Type" : "RtlSignal"},
					{"Name" : "weight_V_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "weight_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "n", "Type" : "None", "Direction" : "I"},
			{"Name" : "m", "Type" : "None", "Direction" : "I"},
			{"Name" : "ch_in", "Type" : "None", "Direction" : "I"},
			{"Name" : "ch_out", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "43", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_load_weight_1_fu_569.conv_am_addmul_16wdI_U107", "Parent" : "42"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_load_input_1_fu_650", "Parent" : "0", "Child" : ["45", "46"],
		"CDFG" : "load_input_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "186", "EstimateLatencyMax" : "186",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "fm_in_buff_0_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_in_buff_1_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_in_buff_2_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_in_buff_3_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "in1_V", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "in1_V_blk_n_AR", "Type" : "RtlSignal"},
					{"Name" : "in1_V_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "in1_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "in2_V", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "in2_V_blk_n_AR", "Type" : "RtlSignal"},
					{"Name" : "in2_V_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "in2_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "in3_V", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "in3_V_blk_n_AR", "Type" : "RtlSignal"},
					{"Name" : "in3_V_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "in3_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "in4_V", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "in4_V_blk_n_AR", "Type" : "RtlSignal"},
					{"Name" : "in4_V_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "in4_V_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "n", "Type" : "None", "Direction" : "I"},
			{"Name" : "basePixAddr", "Type" : "None", "Direction" : "I"},
			{"Name" : "fm_size", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "45", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_load_input_1_fu_650.conv_mul_mul_16nsudo_U88", "Parent" : "44"},
	{"ID" : "46", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_load_input_1_fu_650.conv_mac_muladd_1vdy_U89", "Parent" : "44"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_load_bias_1_fu_685", "Parent" : "0",
		"CDFG" : "load_bias_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "172", "EstimateLatencyMax" : "172",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "fm_out_buff_0_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_out_buff_1_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_out_buff_2_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_out_buff_3_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_out_buff_4_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_out_buff_5_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_out_buff_6_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "fm_out_buff_7_V", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "bias_buff_0_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bias_buff_1_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bias_buff_2_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bias_buff_3_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bias_buff_4_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bias_buff_5_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bias_buff_6_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "bias_buff_7_V", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "m", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	compute_output_1 {
		fm_out_buff_0_V {Type IO LastRead 8 FirstWrite 3}
		fm_out_buff_1_V {Type IO LastRead 8 FirstWrite 3}
		fm_out_buff_2_V {Type IO LastRead 8 FirstWrite 3}
		fm_out_buff_3_V {Type IO LastRead 8 FirstWrite 3}
		fm_out_buff_4_V {Type IO LastRead 8 FirstWrite 3}
		fm_out_buff_5_V {Type IO LastRead 8 FirstWrite 3}
		fm_out_buff_6_V {Type IO LastRead 8 FirstWrite 3}
		fm_out_buff_7_V {Type IO LastRead 8 FirstWrite 3}
		bias_buff_0_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_1_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_2_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_3_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_4_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_5_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_6_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_7_V {Type I LastRead 1 FirstWrite -1}
		in1_V {Type I LastRead 16 FirstWrite -1}
		in1_V_offset {Type I LastRead 0 FirstWrite -1}
		in2_V {Type I LastRead 16 FirstWrite -1}
		in2_V_offset {Type I LastRead 0 FirstWrite -1}
		in3_V {Type I LastRead 16 FirstWrite -1}
		in3_V_offset {Type I LastRead 0 FirstWrite -1}
		in4_V {Type I LastRead 16 FirstWrite -1}
		in4_V_offset {Type I LastRead 0 FirstWrite -1}
		weight_V {Type I LastRead 14 FirstWrite -1}
		weight_V_offset {Type I LastRead 0 FirstWrite -1}
		m {Type I LastRead 0 FirstWrite -1}
		fm_size {Type I LastRead 0 FirstWrite -1}
		ch_in {Type I LastRead 0 FirstWrite -1}
		ch_out {Type I LastRead 0 FirstWrite -1}
		basePixAddr {Type I LastRead 0 FirstWrite -1}}
	compute_1 {
		fm_in_buff_0_V {Type I LastRead 1 FirstWrite -1}
		fm_in_buff_1_V {Type I LastRead 1 FirstWrite -1}
		fm_in_buff_2_V {Type I LastRead 1 FirstWrite -1}
		fm_in_buff_3_V {Type I LastRead 1 FirstWrite -1}
		fm_out_buff_0_V {Type IO LastRead 8 FirstWrite 11}
		fm_out_buff_1_V {Type IO LastRead 8 FirstWrite 11}
		fm_out_buff_2_V {Type IO LastRead 8 FirstWrite 11}
		fm_out_buff_3_V {Type IO LastRead 8 FirstWrite 11}
		fm_out_buff_4_V {Type IO LastRead 8 FirstWrite 11}
		fm_out_buff_5_V {Type IO LastRead 8 FirstWrite 11}
		fm_out_buff_6_V {Type IO LastRead 8 FirstWrite 11}
		fm_out_buff_7_V {Type IO LastRead 8 FirstWrite 11}
		wt_buff_0_0_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_0_1_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_0_2_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_0_3_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_1_0_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_1_1_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_1_2_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_1_3_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_2_0_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_2_1_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_2_2_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_2_3_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_3_0_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_3_1_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_3_2_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_3_3_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_4_0_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_4_1_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_4_2_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_4_3_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_5_0_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_5_1_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_5_2_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_5_3_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_6_0_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_6_1_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_6_2_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_6_3_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_7_0_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_7_1_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_7_2_V_read {Type I LastRead 0 FirstWrite -1}
		wt_buff_7_3_V_read {Type I LastRead 0 FirstWrite -1}}
	load_weight_1 {
		wt_buff_0_0_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_0_1_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_0_2_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_0_3_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_1_0_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_1_1_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_1_2_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_1_3_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_2_0_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_2_1_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_2_2_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_2_3_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_3_0_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_3_1_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_3_2_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_3_3_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_4_0_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_4_1_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_4_2_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_4_3_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_5_0_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_5_1_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_5_2_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_5_3_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_6_0_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_6_1_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_6_2_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_6_3_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_7_0_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_7_1_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_7_2_V_read {Type I LastRead 1 FirstWrite -1}
		wt_buff_7_3_V_read {Type I LastRead 1 FirstWrite -1}
		weight_V {Type I LastRead 14 FirstWrite -1}
		weight_V_offset {Type I LastRead 1 FirstWrite -1}
		n {Type I LastRead 1 FirstWrite -1}
		m {Type I LastRead 0 FirstWrite -1}
		ch_in {Type I LastRead 1 FirstWrite -1}
		ch_out {Type I LastRead 0 FirstWrite -1}}
	load_input_1 {
		fm_in_buff_0_V {Type O LastRead -1 FirstWrite 17}
		fm_in_buff_1_V {Type O LastRead -1 FirstWrite 17}
		fm_in_buff_2_V {Type O LastRead -1 FirstWrite 17}
		fm_in_buff_3_V {Type O LastRead -1 FirstWrite 17}
		in1_V {Type I LastRead 16 FirstWrite -1}
		in1_V_offset {Type I LastRead 6 FirstWrite -1}
		in2_V {Type I LastRead 16 FirstWrite -1}
		in2_V_offset {Type I LastRead 7 FirstWrite -1}
		in3_V {Type I LastRead 16 FirstWrite -1}
		in3_V_offset {Type I LastRead 7 FirstWrite -1}
		in4_V {Type I LastRead 16 FirstWrite -1}
		in4_V_offset {Type I LastRead 6 FirstWrite -1}
		n {Type I LastRead 3 FirstWrite -1}
		basePixAddr {Type I LastRead 5 FirstWrite -1}
		fm_size {Type I LastRead 0 FirstWrite -1}}
	load_bias_1 {
		fm_out_buff_0_V {Type O LastRead -1 FirstWrite 3}
		fm_out_buff_1_V {Type O LastRead -1 FirstWrite 3}
		fm_out_buff_2_V {Type O LastRead -1 FirstWrite 3}
		fm_out_buff_3_V {Type O LastRead -1 FirstWrite 3}
		fm_out_buff_4_V {Type O LastRead -1 FirstWrite 3}
		fm_out_buff_5_V {Type O LastRead -1 FirstWrite 3}
		fm_out_buff_6_V {Type O LastRead -1 FirstWrite 3}
		fm_out_buff_7_V {Type O LastRead -1 FirstWrite 3}
		bias_buff_0_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_1_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_2_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_3_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_4_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_5_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_6_V {Type I LastRead 1 FirstWrite -1}
		bias_buff_7_V {Type I LastRead 1 FirstWrite -1}
		m {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	fm_out_buff_0_V { ap_memory {  { fm_out_buff_0_V_address0 mem_address 1 8 }  { fm_out_buff_0_V_ce0 mem_ce 1 1 }  { fm_out_buff_0_V_we0 mem_we 1 1 }  { fm_out_buff_0_V_d0 mem_din 1 16 }  { fm_out_buff_0_V_q0 mem_dout 0 16 }  { fm_out_buff_0_V_address1 MemPortADDR2 1 8 }  { fm_out_buff_0_V_ce1 MemPortCE2 1 1 }  { fm_out_buff_0_V_we1 MemPortWE2 1 1 }  { fm_out_buff_0_V_d1 MemPortDIN2 1 16 } } }
	fm_out_buff_1_V { ap_memory {  { fm_out_buff_1_V_address0 mem_address 1 8 }  { fm_out_buff_1_V_ce0 mem_ce 1 1 }  { fm_out_buff_1_V_we0 mem_we 1 1 }  { fm_out_buff_1_V_d0 mem_din 1 16 }  { fm_out_buff_1_V_q0 mem_dout 0 16 }  { fm_out_buff_1_V_address1 MemPortADDR2 1 8 }  { fm_out_buff_1_V_ce1 MemPortCE2 1 1 }  { fm_out_buff_1_V_we1 MemPortWE2 1 1 }  { fm_out_buff_1_V_d1 MemPortDIN2 1 16 } } }
	fm_out_buff_2_V { ap_memory {  { fm_out_buff_2_V_address0 mem_address 1 8 }  { fm_out_buff_2_V_ce0 mem_ce 1 1 }  { fm_out_buff_2_V_we0 mem_we 1 1 }  { fm_out_buff_2_V_d0 mem_din 1 16 }  { fm_out_buff_2_V_q0 mem_dout 0 16 }  { fm_out_buff_2_V_address1 MemPortADDR2 1 8 }  { fm_out_buff_2_V_ce1 MemPortCE2 1 1 }  { fm_out_buff_2_V_we1 MemPortWE2 1 1 }  { fm_out_buff_2_V_d1 MemPortDIN2 1 16 } } }
	fm_out_buff_3_V { ap_memory {  { fm_out_buff_3_V_address0 mem_address 1 8 }  { fm_out_buff_3_V_ce0 mem_ce 1 1 }  { fm_out_buff_3_V_we0 mem_we 1 1 }  { fm_out_buff_3_V_d0 mem_din 1 16 }  { fm_out_buff_3_V_q0 mem_dout 0 16 }  { fm_out_buff_3_V_address1 MemPortADDR2 1 8 }  { fm_out_buff_3_V_ce1 MemPortCE2 1 1 }  { fm_out_buff_3_V_we1 MemPortWE2 1 1 }  { fm_out_buff_3_V_d1 MemPortDIN2 1 16 } } }
	fm_out_buff_4_V { ap_memory {  { fm_out_buff_4_V_address0 mem_address 1 8 }  { fm_out_buff_4_V_ce0 mem_ce 1 1 }  { fm_out_buff_4_V_we0 mem_we 1 1 }  { fm_out_buff_4_V_d0 mem_din 1 16 }  { fm_out_buff_4_V_q0 mem_dout 0 16 }  { fm_out_buff_4_V_address1 MemPortADDR2 1 8 }  { fm_out_buff_4_V_ce1 MemPortCE2 1 1 }  { fm_out_buff_4_V_we1 MemPortWE2 1 1 }  { fm_out_buff_4_V_d1 MemPortDIN2 1 16 } } }
	fm_out_buff_5_V { ap_memory {  { fm_out_buff_5_V_address0 mem_address 1 8 }  { fm_out_buff_5_V_ce0 mem_ce 1 1 }  { fm_out_buff_5_V_we0 mem_we 1 1 }  { fm_out_buff_5_V_d0 mem_din 1 16 }  { fm_out_buff_5_V_q0 mem_dout 0 16 }  { fm_out_buff_5_V_address1 MemPortADDR2 1 8 }  { fm_out_buff_5_V_ce1 MemPortCE2 1 1 }  { fm_out_buff_5_V_we1 MemPortWE2 1 1 }  { fm_out_buff_5_V_d1 MemPortDIN2 1 16 } } }
	fm_out_buff_6_V { ap_memory {  { fm_out_buff_6_V_address0 mem_address 1 8 }  { fm_out_buff_6_V_ce0 mem_ce 1 1 }  { fm_out_buff_6_V_we0 mem_we 1 1 }  { fm_out_buff_6_V_d0 mem_din 1 16 }  { fm_out_buff_6_V_q0 mem_dout 0 16 }  { fm_out_buff_6_V_address1 MemPortADDR2 1 8 }  { fm_out_buff_6_V_ce1 MemPortCE2 1 1 }  { fm_out_buff_6_V_we1 MemPortWE2 1 1 }  { fm_out_buff_6_V_d1 MemPortDIN2 1 16 } } }
	fm_out_buff_7_V { ap_memory {  { fm_out_buff_7_V_address0 mem_address 1 8 }  { fm_out_buff_7_V_ce0 mem_ce 1 1 }  { fm_out_buff_7_V_we0 mem_we 1 1 }  { fm_out_buff_7_V_d0 mem_din 1 16 }  { fm_out_buff_7_V_q0 mem_dout 0 16 }  { fm_out_buff_7_V_address1 MemPortADDR2 1 8 }  { fm_out_buff_7_V_ce1 MemPortCE2 1 1 }  { fm_out_buff_7_V_we1 MemPortWE2 1 1 }  { fm_out_buff_7_V_d1 MemPortDIN2 1 16 } } }
	bias_buff_0_V { ap_memory {  { bias_buff_0_V_address0 mem_address 1 7 }  { bias_buff_0_V_ce0 mem_ce 1 1 }  { bias_buff_0_V_q0 mem_dout 0 16 } } }
	bias_buff_1_V { ap_memory {  { bias_buff_1_V_address0 mem_address 1 7 }  { bias_buff_1_V_ce0 mem_ce 1 1 }  { bias_buff_1_V_q0 mem_dout 0 16 } } }
	bias_buff_2_V { ap_memory {  { bias_buff_2_V_address0 mem_address 1 7 }  { bias_buff_2_V_ce0 mem_ce 1 1 }  { bias_buff_2_V_q0 mem_dout 0 16 } } }
	bias_buff_3_V { ap_memory {  { bias_buff_3_V_address0 mem_address 1 7 }  { bias_buff_3_V_ce0 mem_ce 1 1 }  { bias_buff_3_V_q0 mem_dout 0 16 } } }
	bias_buff_4_V { ap_memory {  { bias_buff_4_V_address0 mem_address 1 7 }  { bias_buff_4_V_ce0 mem_ce 1 1 }  { bias_buff_4_V_q0 mem_dout 0 16 } } }
	bias_buff_5_V { ap_memory {  { bias_buff_5_V_address0 mem_address 1 7 }  { bias_buff_5_V_ce0 mem_ce 1 1 }  { bias_buff_5_V_q0 mem_dout 0 16 } } }
	bias_buff_6_V { ap_memory {  { bias_buff_6_V_address0 mem_address 1 7 }  { bias_buff_6_V_ce0 mem_ce 1 1 }  { bias_buff_6_V_q0 mem_dout 0 16 } } }
	bias_buff_7_V { ap_memory {  { bias_buff_7_V_address0 mem_address 1 7 }  { bias_buff_7_V_ce0 mem_ce 1 1 }  { bias_buff_7_V_q0 mem_dout 0 16 } } }
	in1_V { m_axi {  { m_axi_in1_V_AWVALID VALID 1 1 }  { m_axi_in1_V_AWREADY READY 0 1 }  { m_axi_in1_V_AWADDR ADDR 1 32 }  { m_axi_in1_V_AWID ID 1 1 }  { m_axi_in1_V_AWLEN LEN 1 32 }  { m_axi_in1_V_AWSIZE SIZE 1 3 }  { m_axi_in1_V_AWBURST BURST 1 2 }  { m_axi_in1_V_AWLOCK LOCK 1 2 }  { m_axi_in1_V_AWCACHE CACHE 1 4 }  { m_axi_in1_V_AWPROT PROT 1 3 }  { m_axi_in1_V_AWQOS QOS 1 4 }  { m_axi_in1_V_AWREGION REGION 1 4 }  { m_axi_in1_V_AWUSER USER 1 1 }  { m_axi_in1_V_WVALID VALID 1 1 }  { m_axi_in1_V_WREADY READY 0 1 }  { m_axi_in1_V_WDATA DATA 1 16 }  { m_axi_in1_V_WSTRB STRB 1 2 }  { m_axi_in1_V_WLAST LAST 1 1 }  { m_axi_in1_V_WID ID 1 1 }  { m_axi_in1_V_WUSER USER 1 1 }  { m_axi_in1_V_ARVALID VALID 1 1 }  { m_axi_in1_V_ARREADY READY 0 1 }  { m_axi_in1_V_ARADDR ADDR 1 32 }  { m_axi_in1_V_ARID ID 1 1 }  { m_axi_in1_V_ARLEN LEN 1 32 }  { m_axi_in1_V_ARSIZE SIZE 1 3 }  { m_axi_in1_V_ARBURST BURST 1 2 }  { m_axi_in1_V_ARLOCK LOCK 1 2 }  { m_axi_in1_V_ARCACHE CACHE 1 4 }  { m_axi_in1_V_ARPROT PROT 1 3 }  { m_axi_in1_V_ARQOS QOS 1 4 }  { m_axi_in1_V_ARREGION REGION 1 4 }  { m_axi_in1_V_ARUSER USER 1 1 }  { m_axi_in1_V_RVALID VALID 0 1 }  { m_axi_in1_V_RREADY READY 1 1 }  { m_axi_in1_V_RDATA DATA 0 16 }  { m_axi_in1_V_RLAST LAST 0 1 }  { m_axi_in1_V_RID ID 0 1 }  { m_axi_in1_V_RUSER USER 0 1 }  { m_axi_in1_V_RRESP RESP 0 2 }  { m_axi_in1_V_BVALID VALID 0 1 }  { m_axi_in1_V_BREADY READY 1 1 }  { m_axi_in1_V_BRESP RESP 0 2 }  { m_axi_in1_V_BID ID 0 1 }  { m_axi_in1_V_BUSER USER 0 1 } } }
	in1_V_offset { ap_none {  { in1_V_offset in_data 0 31 } } }
	in2_V { m_axi {  { m_axi_in2_V_AWVALID VALID 1 1 }  { m_axi_in2_V_AWREADY READY 0 1 }  { m_axi_in2_V_AWADDR ADDR 1 32 }  { m_axi_in2_V_AWID ID 1 1 }  { m_axi_in2_V_AWLEN LEN 1 32 }  { m_axi_in2_V_AWSIZE SIZE 1 3 }  { m_axi_in2_V_AWBURST BURST 1 2 }  { m_axi_in2_V_AWLOCK LOCK 1 2 }  { m_axi_in2_V_AWCACHE CACHE 1 4 }  { m_axi_in2_V_AWPROT PROT 1 3 }  { m_axi_in2_V_AWQOS QOS 1 4 }  { m_axi_in2_V_AWREGION REGION 1 4 }  { m_axi_in2_V_AWUSER USER 1 1 }  { m_axi_in2_V_WVALID VALID 1 1 }  { m_axi_in2_V_WREADY READY 0 1 }  { m_axi_in2_V_WDATA DATA 1 16 }  { m_axi_in2_V_WSTRB STRB 1 2 }  { m_axi_in2_V_WLAST LAST 1 1 }  { m_axi_in2_V_WID ID 1 1 }  { m_axi_in2_V_WUSER USER 1 1 }  { m_axi_in2_V_ARVALID VALID 1 1 }  { m_axi_in2_V_ARREADY READY 0 1 }  { m_axi_in2_V_ARADDR ADDR 1 32 }  { m_axi_in2_V_ARID ID 1 1 }  { m_axi_in2_V_ARLEN LEN 1 32 }  { m_axi_in2_V_ARSIZE SIZE 1 3 }  { m_axi_in2_V_ARBURST BURST 1 2 }  { m_axi_in2_V_ARLOCK LOCK 1 2 }  { m_axi_in2_V_ARCACHE CACHE 1 4 }  { m_axi_in2_V_ARPROT PROT 1 3 }  { m_axi_in2_V_ARQOS QOS 1 4 }  { m_axi_in2_V_ARREGION REGION 1 4 }  { m_axi_in2_V_ARUSER USER 1 1 }  { m_axi_in2_V_RVALID VALID 0 1 }  { m_axi_in2_V_RREADY READY 1 1 }  { m_axi_in2_V_RDATA DATA 0 16 }  { m_axi_in2_V_RLAST LAST 0 1 }  { m_axi_in2_V_RID ID 0 1 }  { m_axi_in2_V_RUSER USER 0 1 }  { m_axi_in2_V_RRESP RESP 0 2 }  { m_axi_in2_V_BVALID VALID 0 1 }  { m_axi_in2_V_BREADY READY 1 1 }  { m_axi_in2_V_BRESP RESP 0 2 }  { m_axi_in2_V_BID ID 0 1 }  { m_axi_in2_V_BUSER USER 0 1 } } }
	in2_V_offset { ap_none {  { in2_V_offset in_data 0 31 } } }
	in3_V { m_axi {  { m_axi_in3_V_AWVALID VALID 1 1 }  { m_axi_in3_V_AWREADY READY 0 1 }  { m_axi_in3_V_AWADDR ADDR 1 32 }  { m_axi_in3_V_AWID ID 1 1 }  { m_axi_in3_V_AWLEN LEN 1 32 }  { m_axi_in3_V_AWSIZE SIZE 1 3 }  { m_axi_in3_V_AWBURST BURST 1 2 }  { m_axi_in3_V_AWLOCK LOCK 1 2 }  { m_axi_in3_V_AWCACHE CACHE 1 4 }  { m_axi_in3_V_AWPROT PROT 1 3 }  { m_axi_in3_V_AWQOS QOS 1 4 }  { m_axi_in3_V_AWREGION REGION 1 4 }  { m_axi_in3_V_AWUSER USER 1 1 }  { m_axi_in3_V_WVALID VALID 1 1 }  { m_axi_in3_V_WREADY READY 0 1 }  { m_axi_in3_V_WDATA DATA 1 16 }  { m_axi_in3_V_WSTRB STRB 1 2 }  { m_axi_in3_V_WLAST LAST 1 1 }  { m_axi_in3_V_WID ID 1 1 }  { m_axi_in3_V_WUSER USER 1 1 }  { m_axi_in3_V_ARVALID VALID 1 1 }  { m_axi_in3_V_ARREADY READY 0 1 }  { m_axi_in3_V_ARADDR ADDR 1 32 }  { m_axi_in3_V_ARID ID 1 1 }  { m_axi_in3_V_ARLEN LEN 1 32 }  { m_axi_in3_V_ARSIZE SIZE 1 3 }  { m_axi_in3_V_ARBURST BURST 1 2 }  { m_axi_in3_V_ARLOCK LOCK 1 2 }  { m_axi_in3_V_ARCACHE CACHE 1 4 }  { m_axi_in3_V_ARPROT PROT 1 3 }  { m_axi_in3_V_ARQOS QOS 1 4 }  { m_axi_in3_V_ARREGION REGION 1 4 }  { m_axi_in3_V_ARUSER USER 1 1 }  { m_axi_in3_V_RVALID VALID 0 1 }  { m_axi_in3_V_RREADY READY 1 1 }  { m_axi_in3_V_RDATA DATA 0 16 }  { m_axi_in3_V_RLAST LAST 0 1 }  { m_axi_in3_V_RID ID 0 1 }  { m_axi_in3_V_RUSER USER 0 1 }  { m_axi_in3_V_RRESP RESP 0 2 }  { m_axi_in3_V_BVALID VALID 0 1 }  { m_axi_in3_V_BREADY READY 1 1 }  { m_axi_in3_V_BRESP RESP 0 2 }  { m_axi_in3_V_BID ID 0 1 }  { m_axi_in3_V_BUSER USER 0 1 } } }
	in3_V_offset { ap_none {  { in3_V_offset in_data 0 31 } } }
	in4_V { m_axi {  { m_axi_in4_V_AWVALID VALID 1 1 }  { m_axi_in4_V_AWREADY READY 0 1 }  { m_axi_in4_V_AWADDR ADDR 1 32 }  { m_axi_in4_V_AWID ID 1 1 }  { m_axi_in4_V_AWLEN LEN 1 32 }  { m_axi_in4_V_AWSIZE SIZE 1 3 }  { m_axi_in4_V_AWBURST BURST 1 2 }  { m_axi_in4_V_AWLOCK LOCK 1 2 }  { m_axi_in4_V_AWCACHE CACHE 1 4 }  { m_axi_in4_V_AWPROT PROT 1 3 }  { m_axi_in4_V_AWQOS QOS 1 4 }  { m_axi_in4_V_AWREGION REGION 1 4 }  { m_axi_in4_V_AWUSER USER 1 1 }  { m_axi_in4_V_WVALID VALID 1 1 }  { m_axi_in4_V_WREADY READY 0 1 }  { m_axi_in4_V_WDATA DATA 1 16 }  { m_axi_in4_V_WSTRB STRB 1 2 }  { m_axi_in4_V_WLAST LAST 1 1 }  { m_axi_in4_V_WID ID 1 1 }  { m_axi_in4_V_WUSER USER 1 1 }  { m_axi_in4_V_ARVALID VALID 1 1 }  { m_axi_in4_V_ARREADY READY 0 1 }  { m_axi_in4_V_ARADDR ADDR 1 32 }  { m_axi_in4_V_ARID ID 1 1 }  { m_axi_in4_V_ARLEN LEN 1 32 }  { m_axi_in4_V_ARSIZE SIZE 1 3 }  { m_axi_in4_V_ARBURST BURST 1 2 }  { m_axi_in4_V_ARLOCK LOCK 1 2 }  { m_axi_in4_V_ARCACHE CACHE 1 4 }  { m_axi_in4_V_ARPROT PROT 1 3 }  { m_axi_in4_V_ARQOS QOS 1 4 }  { m_axi_in4_V_ARREGION REGION 1 4 }  { m_axi_in4_V_ARUSER USER 1 1 }  { m_axi_in4_V_RVALID VALID 0 1 }  { m_axi_in4_V_RREADY READY 1 1 }  { m_axi_in4_V_RDATA DATA 0 16 }  { m_axi_in4_V_RLAST LAST 0 1 }  { m_axi_in4_V_RID ID 0 1 }  { m_axi_in4_V_RUSER USER 0 1 }  { m_axi_in4_V_RRESP RESP 0 2 }  { m_axi_in4_V_BVALID VALID 0 1 }  { m_axi_in4_V_BREADY READY 1 1 }  { m_axi_in4_V_BRESP RESP 0 2 }  { m_axi_in4_V_BID ID 0 1 }  { m_axi_in4_V_BUSER USER 0 1 } } }
	in4_V_offset { ap_none {  { in4_V_offset in_data 0 31 } } }
	weight_V { m_axi {  { m_axi_weight_V_AWVALID VALID 1 1 }  { m_axi_weight_V_AWREADY READY 0 1 }  { m_axi_weight_V_AWADDR ADDR 1 32 }  { m_axi_weight_V_AWID ID 1 1 }  { m_axi_weight_V_AWLEN LEN 1 32 }  { m_axi_weight_V_AWSIZE SIZE 1 3 }  { m_axi_weight_V_AWBURST BURST 1 2 }  { m_axi_weight_V_AWLOCK LOCK 1 2 }  { m_axi_weight_V_AWCACHE CACHE 1 4 }  { m_axi_weight_V_AWPROT PROT 1 3 }  { m_axi_weight_V_AWQOS QOS 1 4 }  { m_axi_weight_V_AWREGION REGION 1 4 }  { m_axi_weight_V_AWUSER USER 1 1 }  { m_axi_weight_V_WVALID VALID 1 1 }  { m_axi_weight_V_WREADY READY 0 1 }  { m_axi_weight_V_WDATA DATA 1 16 }  { m_axi_weight_V_WSTRB STRB 1 2 }  { m_axi_weight_V_WLAST LAST 1 1 }  { m_axi_weight_V_WID ID 1 1 }  { m_axi_weight_V_WUSER USER 1 1 }  { m_axi_weight_V_ARVALID VALID 1 1 }  { m_axi_weight_V_ARREADY READY 0 1 }  { m_axi_weight_V_ARADDR ADDR 1 32 }  { m_axi_weight_V_ARID ID 1 1 }  { m_axi_weight_V_ARLEN LEN 1 32 }  { m_axi_weight_V_ARSIZE SIZE 1 3 }  { m_axi_weight_V_ARBURST BURST 1 2 }  { m_axi_weight_V_ARLOCK LOCK 1 2 }  { m_axi_weight_V_ARCACHE CACHE 1 4 }  { m_axi_weight_V_ARPROT PROT 1 3 }  { m_axi_weight_V_ARQOS QOS 1 4 }  { m_axi_weight_V_ARREGION REGION 1 4 }  { m_axi_weight_V_ARUSER USER 1 1 }  { m_axi_weight_V_RVALID VALID 0 1 }  { m_axi_weight_V_RREADY READY 1 1 }  { m_axi_weight_V_RDATA DATA 0 16 }  { m_axi_weight_V_RLAST LAST 0 1 }  { m_axi_weight_V_RID ID 0 1 }  { m_axi_weight_V_RUSER USER 0 1 }  { m_axi_weight_V_RRESP RESP 0 2 }  { m_axi_weight_V_BVALID VALID 0 1 }  { m_axi_weight_V_BREADY READY 1 1 }  { m_axi_weight_V_BRESP RESP 0 2 }  { m_axi_weight_V_BID ID 0 1 }  { m_axi_weight_V_BUSER USER 0 1 } } }
	weight_V_offset { ap_none {  { weight_V_offset in_data 0 31 } } }
	m { ap_none {  { m in_data 0 16 } } }
	fm_size { ap_none {  { fm_size in_data 0 16 } } }
	ch_in { ap_none {  { ch_in in_data 0 16 } } }
	ch_out { ap_none {  { ch_out in_data 0 16 } } }
	basePixAddr { ap_none {  { basePixAddr in_data 0 16 } } }
}
