* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jul 24 2022 20:50:02

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  D:/Verilog/Nandland_Go_Board_Projects/Projects/LED_Blink/LED_Blink_Implmnt\sbt\netlist\oadb-led_blink_top  --package  VQ100  --outdir  D:/Verilog/Nandland_Go_Board_Projects/Projects/LED_Blink/LED_Blink_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/Verilog/Nandland_Go_Board_Projects/Projects/LED_Blink/LED_Blink_Implmnt\sbt\outputs\placer\led_blink_top_pl.sdc  --dst_sdc_file  D:/Verilog/Nandland_Go_Board_Projects/Projects/LED_Blink/LED_Blink_Implmnt\sbt\outputs\packer\led_blink_top_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: led_blink_top
Used Logic Cell: 172/1280
Used Logic Tile: 27/160
Used IO Cell:    5/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 100
Fanout to Tile: 25


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 4 8 0 0 0 0   
 8|   0 0 0 0 0 1 8 8 8 0 7 3   
 7|   0 0 0 0 0 0 6 8 8 0 8 7   
 6|   0 0 0 0 0 0 1 7 8 0 8 8   
 5|   0 0 0 0 0 0 0 4 8 0 4 7   
 4|   0 0 0 0 0 0 0 0 3 0 8 8   
 3|   0 0 0 0 0 0 0 0 0 0 6 8   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.37

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  7 18  0  0  0  0    
 8|     0  0  0  0  0  4 20 16 18  0 14  9    
 7|     0  0  0  0  0  0 15 16 16  0 16 22    
 6|     0  0  0  0  0  0  4 11 16  0 16 17    
 5|     0  0  0  0  0  0  0 16 21  0 10 14    
 4|     0  0  0  0  0  0  0  0  6  0 22 16    
 3|     0  0  0  0  0  0  0  0  0  0 15 16    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 14.48

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0 16 18  0  0  0  0    
 8|     0  0  0  0  0  4 32 16 18  0 14 12    
 7|     0  0  0  0  0  0 24 16 16  0 16 28    
 6|     0  0  0  0  0  0  4 26 16  0 16 30    
 5|     0  0  0  0  0  0  0 16 30  0 16 14    
 4|     0  0  0  0  0  0  0  0 12  0 32 16    
 3|     0  0  0  0  0  0  0  0  0  0 22 16    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 18.37

***** Run Time Info *****
Run Time:  1
