INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/ring_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_module
INFO: [VRFC 10-311] analyzing module ring_module_tb
