`timescale 1ns/1ns
module tb_spi_drv;

reg 		clk,rst_n;
reg			start;
reg  [7:0]	cmd;
reg	 [15:0]	addr;

initial begin
	clk=0;
	rst_n=0;
	start=0;
	#100
		rst_n=1;
	#100000
		@(posedge clk)
			start=1;
		@(posedge clk)
			start=0;
end

always #10 clk=~clk;

spi_drv
	unspi_drv(
		.clk		( clk	),
		.rst_n		( rst_n	),
		.start		( start	),
		.cmd		( 8'h32),
		.addr		( 16'h1314),
		.length		( 16'd2),
		.dat		( 2),
		.o_dat_vld	(),
		.o_dat		(),
		.o_dat_req	(),
	
		.spi_miso	(),
		.o_spi_cs	(),
		.o_spi_sck	(),
		.o_spi_mosi	()		
);




endmodule 