digraph "CFG for '_Z19sumArraysOnGPUlocalPfS_S_i' function" {
	label="CFG for '_Z19sumArraysOnGPUlocalPfS_S_i' function";

	Node0x5477590 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = add nsw i32 %13, 4\l  %15 = icmp slt i32 %14, %3\l  br i1 %15, label %16, label %47\l|{<s0>T|<s1>F}}"];
	Node0x5477590:s0 -> Node0x5479530;
	Node0x5477590:s1 -> Node0x54795c0;
	Node0x5479530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = sext i32 %13 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %0, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7\l  %20 = fmul contract float %19, 2.000000e+00\l  %21 = insertelement \<4 x float\> undef, float %20, i64 0\l  %22 = add nsw i32 %13, 1\l  %23 = sext i32 %22 to i64\l  %24 = getelementptr inbounds float, float addrspace(1)* %0, i64 %23\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %26 = fmul contract float %25, 2.000000e+00\l  %27 = insertelement \<4 x float\> %21, float %26, i64 1\l  %28 = add nsw i32 %13, 2\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = fmul contract float %31, 2.000000e+00\l  %33 = insertelement \<4 x float\> %27, float %32, i64 2\l  %34 = add nsw i32 %13, 3\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %0, i64 %35\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = fmul contract float %37, 2.000000e+00\l  %39 = insertelement \<4 x float\> %33, float %38, i64 3\l  %40 = getelementptr inbounds float, float addrspace(1)* %1, i64 %17\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %42 = fadd contract float %19, %41\l  %43 = and i32 %12, 3\l  %44 = extractelement \<4 x float\> %39, i32 %43\l  %45 = fadd contract float %44, %42\l  %46 = getelementptr inbounds float, float addrspace(1)* %2, i64 %17\l  store float %45, float addrspace(1)* %46, align 4, !tbaa !7\l  br label %47\l}"];
	Node0x5479530 -> Node0x54795c0;
	Node0x54795c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  ret void\l}"];
}
