# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:07:41 on Sep 17,2025
# vlog -reportprogress 300 siso_r.v "+acc" 
# -- Compiling module sisor
# -- Compiling module siso_tb
# ** Error: (vlog-13069) siso_r.v(73): near "se_in": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 13:07:41 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog siso_r.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:08:14 on Sep 17,2025
# vlog -reportprogress 300 siso_r.v "+acc" 
# -- Compiling module sisor
# -- Compiling module siso_tb
# 
# Top level modules:
# 	siso_tb
# End time: 13:08:14 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim sisor_tb 
# Start time: 13:08:14 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit sisor_tb.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:08:49 on Sep 17,2025
# vlog -reportprogress 300 siso_r.v "+acc" 
# -- Compiling module sisor
# -- Compiling module sisor_tb
# 
# Top level modules:
# 	sisor_tb
# End time: 13:08:49 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim sisor_tb 
# Start time: 13:08:14 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.sisor_tb(fast)
# Loading work.sisor(fast)
# clk=0 rst=0 mod=0 se_in=1 se_out=0 $time=0
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=10
# clk=0 rst=1 mod=0 se_in=0 se_out=0 $time=20
# clk=1 rst=1 mod=0 se_in=0 se_out=0 $time=30
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=40
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=50
# clk=0 rst=1 mod=0 se_in=0 se_out=0 $time=60
# clk=1 rst=1 mod=0 se_in=0 se_out=0 $time=70
# clk=0 rst=1 mod=1 se_in=1 se_out=0 $time=80
# clk=1 rst=1 mod=1 se_in=1 se_out=0 $time=90
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=100
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=110
# clk=0 rst=1 mod=1 se_in=1 se_out=1 $time=120
# clk=1 rst=1 mod=1 se_in=1 se_out=0 $time=130
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=140
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=150
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=160
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=170
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=180
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=190
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=200
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=210
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=220
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=230
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=240
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=250
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=260
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=270
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=280
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=290
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=300
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=310
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=320
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=330
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=340
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=350
# ** Note: $stop    : siso_r.v(78)
#    Time: 360 ns  Iteration: 0  Instance: /sisor_tb
# Break in Module sisor_tb at siso_r.v line 78
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:09:57 on Sep 17,2025
# vlog -reportprogress 300 siso_r.v "+acc" 
# -- Compiling module sisor
# -- Compiling module sisor_tb
# 
# Top level modules:
# 	sisor_tb
# End time: 13:09:57 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:09:59 on Sep 17,2025, Elapsed time: 0:01:45
# Errors: 1, Warnings: 0
# vsim sisor_tb 
# Start time: 13:09:59 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sisor_tb(fast)
# Loading work.sisor(fast)
# clk=0 rst=0 mod=0 se_in=1 se_out=0 $time=0
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=10
# clk=0 rst=1 mod=0 se_in=0 se_out=0 $time=20
# clk=1 rst=1 mod=0 se_in=0 se_out=0 $time=30
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=40
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=50
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=60
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=70
# clk=0 rst=1 mod=1 se_in=1 se_out=0 $time=80
# clk=1 rst=1 mod=1 se_in=1 se_out=1 $time=90
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=100
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=110
# clk=0 rst=1 mod=1 se_in=1 se_out=1 $time=120
# clk=1 rst=1 mod=1 se_in=1 se_out=0 $time=130
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=140
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=150
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=160
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=170
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=180
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=190
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=200
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=210
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=220
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=230
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=240
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=250
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=260
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=270
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=280
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=290
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=300
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=310
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=320
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=330
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=340
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=350
# ** Note: $stop    : siso_r.v(78)
#    Time: 360 ns  Iteration: 0  Instance: /sisor_tb
# Break in Module sisor_tb at siso_r.v line 78
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:13:41 on Sep 17,2025
# vlog -reportprogress 300 siso_r.v "+acc" 
# -- Compiling module sisor
# -- Compiling module sisor_tb
# 
# Top level modules:
# 	sisor_tb
# End time: 13:13:41 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:13:43 on Sep 17,2025, Elapsed time: 0:03:44
# Errors: 0, Warnings: 0
# vsim sisor_tb 
# Start time: 13:13:43 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sisor_tb(fast)
# Loading work.sisor(fast)
# clk=0 rst=0 mod=0 se_in=1 se_out=0 $time=0
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=10
# clk=0 rst=1 mod=0 se_in=0 se_out=0 $time=20
# clk=1 rst=1 mod=0 se_in=0 se_out=0 $time=30
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=40
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=50
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=60
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=70
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=80
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=90
# clk=0 rst=1 mod=0 se_in=1 se_out=1 $time=100
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=110
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=120
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=130
# clk=0 rst=1 mod=0 se_in=1 se_out=1 $time=140
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=150
# clk=0 rst=1 mod=0 se_in=1 se_out=1 $time=160
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=170
# clk=0 rst=1 mod=1 se_in=1 se_out=1 $time=180
# clk=1 rst=1 mod=1 se_in=1 se_out=1 $time=190
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=200
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=210
# clk=0 rst=1 mod=1 se_in=1 se_out=1 $time=220
# clk=1 rst=1 mod=1 se_in=1 se_out=1 $time=230
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=240
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=250
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=260
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=270
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=280
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=290
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=300
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=310
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=320
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=330
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=340
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=350
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=360
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=370
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=380
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=390
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=400
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=410
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=420
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=430
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=440
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=450
# ** Note: $stop    : siso_r.v(81)
#    Time: 460 ns  Iteration: 0  Instance: /sisor_tb
# Break in Module sisor_tb at siso_r.v line 81
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:18:38 on Sep 17,2025
# vlog -reportprogress 300 siso_r.v "+acc" 
# -- Compiling module sisor
# -- Compiling module sisor_tb
# 
# Top level modules:
# 	sisor_tb
# End time: 13:18:38 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:18:41 on Sep 17,2025, Elapsed time: 0:04:58
# Errors: 0, Warnings: 0
# vsim sisor_tb 
# Start time: 13:18:41 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sisor_tb(fast)
# Loading work.sisor(fast)
# clk=0 rst=0 mod=0 se_in=1 se_out=0 $time=0
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=10
# clk=0 rst=1 mod=0 se_in=0 se_out=0 $time=20
# clk=1 rst=1 mod=0 se_in=0 se_out=0 $time=30
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=40
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=50
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=60
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=70
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=80
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=90
# clk=0 rst=1 mod=0 se_in=1 se_out=1 $time=100
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=110
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=120
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=130
# clk=0 rst=1 mod=0 se_in=1 se_out=1 $time=140
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=150
# clk=0 rst=1 mod=0 se_in=1 se_out=1 $time=160
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=170
# clk=0 rst=1 mod=1 se_in=1 se_out=1 $time=180
# clk=1 rst=1 mod=1 se_in=1 se_out=1 $time=190
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=200
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=210
# clk=0 rst=1 mod=1 se_in=1 se_out=1 $time=220
# clk=1 rst=1 mod=1 se_in=1 se_out=1 $time=230
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=240
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=250
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=260
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=270
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=280
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=290
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=300
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=310
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=320
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=330
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=340
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=350
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=360
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=370
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=380
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=390
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=400
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=410
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=420
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=430
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=440
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=450
# ** Note: $stop    : siso_r.v(82)
#    Time: 460 ns  Iteration: 0  Instance: /sisor_tb
# Break in Module sisor_tb at siso_r.v line 82
# Causality operation skipped due to absence of debug database file
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:37:42 on Sep 17,2025
# vlog -reportprogress 300 siso_r.v "+acc" 
# -- Compiling module sisor
# -- Compiling module sisor_tb
# 
# Top level modules:
# 	sisor_tb
# End time: 13:37:42 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:37:46 on Sep 17,2025, Elapsed time: 0:19:05
# Errors: 0, Warnings: 1
# vsim sisor_tb 
# Start time: 13:37:46 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.sisor_tb(fast)
# Loading work.sisor(fast)
# clk=0 rst=0 mod=0 se_in=1 se_out=0 $time=0
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=10
# clk=0 rst=1 mod=0 se_in=0 se_out=0 $time=20
# clk=1 rst=1 mod=0 se_in=0 se_out=0 $time=30
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=40
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=50
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=60
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=70
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=80
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=90
# clk=0 rst=1 mod=0 se_in=1 se_out=1 $time=100
# clk=1 rst=1 mod=0 se_in=1 se_out=0 $time=110
# clk=0 rst=1 mod=0 se_in=1 se_out=0 $time=120
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=130
# clk=0 rst=1 mod=0 se_in=1 se_out=1 $time=140
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=150
# clk=0 rst=1 mod=0 se_in=1 se_out=1 $time=160
# clk=1 rst=1 mod=0 se_in=1 se_out=1 $time=170
# clk=0 rst=1 mod=1 se_in=1 se_out=1 $time=180
# clk=1 rst=1 mod=1 se_in=1 se_out=1 $time=190
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=200
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=210
# clk=0 rst=1 mod=1 se_in=1 se_out=1 $time=220
# clk=1 rst=1 mod=1 se_in=1 se_out=1 $time=230
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=240
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=250
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=260
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=270
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=280
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=290
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=300
# clk=1 rst=1 mod=1 se_in=0 se_out=1 $time=310
# clk=0 rst=1 mod=1 se_in=0 se_out=1 $time=320
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=330
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=340
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=350
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=360
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=370
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=380
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=390
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=400
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=410
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=420
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=430
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=440
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=450
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=460
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=470
# clk=0 rst=1 mod=1 se_in=0 se_out=0 $time=480
# clk=1 rst=1 mod=1 se_in=0 se_out=0 $time=490
# ** Note: $stop    : siso_r.v(84)
#    Time: 500 ns  Iteration: 0  Instance: /sisor_tb
# Break in Module sisor_tb at siso_r.v line 84
# End time: 13:51:41 on Sep 17,2025, Elapsed time: 0:13:55
# Errors: 0, Warnings: 0
