[2025-09-16 20:35:07] START suite=cs trace=cloud9_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2185715 heartbeat IPC: 4.575 cumulative IPC: 4.575 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4383820 heartbeat IPC: 4.549 cumulative IPC: 4.562 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4383820 cumulative IPC: 4.562 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4383820 cumulative IPC: 4.562 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13278165 heartbeat IPC: 1.124 cumulative IPC: 1.124 (Simulation time: 00 hr 01 min 48 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22730336 heartbeat IPC: 1.058 cumulative IPC: 1.09 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32462139 heartbeat IPC: 1.028 cumulative IPC: 1.068 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 42381181 heartbeat IPC: 1.008 cumulative IPC: 1.053 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 52426718 heartbeat IPC: 0.9955 cumulative IPC: 1.041 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 62509414 heartbeat IPC: 0.9918 cumulative IPC: 1.032 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 72663998 heartbeat IPC: 0.9848 cumulative IPC: 1.025 (Simulation time: 00 hr 07 min 56 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 82872813 heartbeat IPC: 0.9795 cumulative IPC: 1.019 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 92986519 heartbeat IPC: 0.9888 cumulative IPC: 1.016 (Simulation time: 00 hr 09 min 58 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 98772608 cumulative IPC: 1.012 (Simulation time: 00 hr 11 min 01 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 98772608 cumulative IPC: 1.012 (Simulation time: 00 hr 11 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.012 instructions: 100000001 cycles: 98772608
CPU 0 Branch Prediction Accuracy: 98.78% MPKI: 0.2483 Average ROB Occupancy at Mispredict: 2271
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1687
BRANCH_INDIRECT: 0.07827
BRANCH_CONDITIONAL: 0.00138
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 193892
LQ_STALL: 0
SQ_STALL: 54


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 298.68674
REPLAY_LOAD: 112.20112
NON_REPLAY_LOAD: 41.2213

== Total ==
ADDR_TRANS: 74373
REPLAY_LOAD: 40168
NON_REPLAY_LOAD: 79351

== Counts ==
ADDR_TRANS: 249
REPLAY_LOAD: 358
NON_REPLAY_LOAD: 1925

cpu0->cpu0_STLB TOTAL        ACCESS:     161400 HIT:     156020 MISS:       5380 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     161400 HIT:     156020 MISS:       5380 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 353.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     410822 HIT:     326933 MISS:      83889 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     177181 HIT:     112642 MISS:      64539 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      74260 HIT:      65347 MISS:       8913 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     148438 HIT:     148405 MISS:         33 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10943 HIT:        539 MISS:      10404 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9767839 HIT:    9758193 MISS:       9646 MSHR_MERGE:       2359
cpu0->cpu0_L1I LOAD         ACCESS:    9767839 HIT:    9758193 MISS:       9646 MSHR_MERGE:       2359
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 36.59 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18981206 HIT:   18522067 MISS:     459139 MSHR_MERGE:     204042
cpu0->cpu0_L1D LOAD         ACCESS:   12032533 HIT:   11794417 MISS:     238116 MSHR_MERGE:      68222
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6937077 HIT:    6727038 MISS:     210039 MSHR_MERGE:     135779
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11596 HIT:        612 MISS:      10984 MSHR_MERGE:         41
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.98 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8125398 HIT:    8113211 MISS:      12187 MSHR_MERGE:       5127
cpu0->cpu0_ITLB LOAD         ACCESS:    8125398 HIT:    8113211 MISS:      12187 MSHR_MERGE:       5127
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.62 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18669871 HIT:   18491595 MISS:     178276 MSHR_MERGE:      23936
cpu0->cpu0_DTLB LOAD         ACCESS:   18669871 HIT:   18491595 MISS:     178276 MSHR_MERGE:      23936
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.9 cycles
cpu0->LLC TOTAL        ACCESS:     126014 HIT:      64643 MISS:      61371 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      64539 HIT:      18563 MISS:      45976 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8913 HIT:       1831 MISS:       7082 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      42158 HIT:      41467 MISS:        691 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10404 HIT:       2782 MISS:       7622 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.24 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        219
  ROW_BUFFER_MISS:      60461
  AVG DBUS CONGESTED CYCLE: 6.963
Channel 0 WQ ROW_BUFFER_HIT:       3070
  ROW_BUFFER_MISS:      19404
  FULL:          0
Channel 0 REFRESHES ISSUED:       8231

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        98500        38333         9170        13018
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           32          268          857
  STLB miss resolved @ L2C                0            9           51          221          701
  STLB miss resolved @ LLC                0           17          127          910         2000
  STLB miss resolved @ MEM                0            6          209         2319         6517

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              10961            5           88           73           73
---------------------------------------------------------------
  STLB miss resolved @ L1D               11            3            2           32           55
  STLB miss resolved @ L2C                2            0            3            3           15
  STLB miss resolved @ LLC               26            4            1           58           28
  STLB miss resolved @ MEM               22            1            5           74          181
[2025-09-16 20:46:09] END   suite=cs trace=cloud9_phase4_core2 (rc=0)
