# RV32I_Verilog_Design
This repo contains my design of RISCV processor core capable of implementing the complete 32-bit Integer instruction set.
