$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Thu Oct 03 17:53:50 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module DEMUX12_4_vlg_vec_tst $end
$var reg 4 ! D [3:0] $end
$var reg 1 " S $end
$var wire 1 # Y0 [3] $end
$var wire 1 $ Y0 [2] $end
$var wire 1 % Y0 [1] $end
$var wire 1 & Y0 [0] $end
$var wire 1 ' Y1 [3] $end
$var wire 1 ( Y1 [2] $end
$var wire 1 ) Y1 [1] $end
$var wire 1 * Y1 [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 2 S~input_o $end
$var wire 1 3 D[3]~input_o $end
$var wire 1 4 inst5|inst2~combout $end
$var wire 1 5 D[2]~input_o $end
$var wire 1 6 inst4|inst2~combout $end
$var wire 1 7 D[1]~input_o $end
$var wire 1 8 inst3|inst2~combout $end
$var wire 1 9 D[0]~input_o $end
$var wire 1 : inst|inst2~combout $end
$var wire 1 ; inst5|inst3~combout $end
$var wire 1 < inst4|inst3~combout $end
$var wire 1 = inst3|inst3~combout $end
$var wire 1 > inst|inst3~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
0"
1&
1%
1$
1#
0*
0)
0(
0'
0+
1,
x-
1.
1/
10
01
02
13
14
15
16
17
18
19
1:
0;
0<
0=
0>
$end
#500000
1"
12
1>
1=
1<
1;
0:
08
06
04
0#
0$
0%
0&
1'
1(
1)
1*
#1000000
