================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri Feb 13 18:02:20 +0530 2026
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         cnn_accl
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu7ev-ffvc1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              13887
FF:               10426
DSP:              80
BRAM:             0
URAM:             0
SRL:              334


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 3.683       |
| Post-Route     | 5.617       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+------------------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                                     | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                                     | 13887 | 10426 | 80  |      |      |     |        |      |         |          |        |
|   conv_and_pool_U0                                                                       | 12597 | 9069  | 72  |      |      |     |        |      |         |          |        |
|     (conv_and_pool_U0)                                                                   | 1     | 8     |     |      |      |     |        |      |         |          |        |
|     grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58                     | 131   | 67    |     |      |      |     |        |      |         |          |        |
|       (grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58)                 | 17    | 33    |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                                           | 42    | 2     |     |      |      |     |        |      |         |          |        |
|       urem_5ns_5ns_5_9_1_U16                                                             | 53    | 16    |     |      |      |     |        |      |         |          |        |
|       urem_5ns_5ns_5_9_1_U18                                                             | 19    | 16    |     |      |      |     |        |      |         |          |        |
|     grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82     | 7219  | 7698  | 72  |      |      |     |        |      |         |          |        |
|       (grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82) | 940   | 1692  |     |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U32                                                 | 111   | 87    | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U33                                                 | 112   | 87    | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U34                                                 | 112   | 87    | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U35                                                 | 112   | 109   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U36                                                 | 161   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U37                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U38                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U39                                                 | 162   | 177   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U40                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U41                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U42                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U43                                                 | 162   | 177   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U44                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U45                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U46                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U47                                                 | 162   | 177   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U48                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U49                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U50                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U51                                                 | 162   | 145   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U52                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U53                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U54                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U55                                                 | 162   | 177   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U56                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U57                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U58                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U59                                                 | 162   | 177   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U60                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U61                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U62                                                 | 162   | 187   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U63                                                 | 162   | 177   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U64                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U65                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U66                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U67                                                 | 162   | 155   | 2   |      |      |     |        |      |         |          |        |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U84                                                    | 26    |       |     |      |      |     |        |      |         |          |        |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U85                                                    | 26    |       |     |      |      |     |        |      |         |          |        |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U86                                                    | 26    |       |     |      |      |     |        |      |         |          |        |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U87                                                    | 26    |       |     |      |      |     |        |      |         |          |        |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U88                                                    | 69    | 1     |     |      |      |     |        |      |         |          |        |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U89                                                    | 77    |       |     |      |      |     |        |      |         |          |        |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U90                                                    | 54    |       |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                                           | 70    | 2     |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U68                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U69                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U70                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U71                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U72                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U73                                                  | 3     | 28    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U74                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U75                                                  | 3     | 28    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U76                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U77                                                  | 3     | 28    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U78                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U79                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U80                                                  | 3     | 18    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U81                                                  | 3     | 28    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U82                                                  | 3     | 28    |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U83                                                  | 3     | 28    |     |      |      |     |        |      |         |          |        |
|       frp_pipeline_valid_U                                                               | 8     | 60    |     |      |      |     |        |      |         |          |        |
|       pf_pool_stream_U                                                                   | 60    | 12    |     |      |      |     |        |      |         |          |        |
|       urem_4ns_4ns_3_8_1_U91                                                             | 12    | 13    |     |      |      |     |        |      |         |          |        |
|       urem_4ns_4ns_4_8_1_U98                                                             | 10    | 14    |     |      |      |     |        |      |         |          |        |
|       urem_5ns_5ns_5_9_1_U100                                                            | 30    | 19    |     |      |      |     |        |      |         |          |        |
|       urem_5ns_5ns_5_9_1_U101                                                            | 52    | 23    |     |      |      |     |        |      |         |          |        |
|       urem_5ns_5ns_5_9_1_U93                                                             | 20    | 15    |     |      |      |     |        |      |         |          |        |
|       urem_5ns_5ns_5_9_1_U94                                                             | 6     | 4     |     |      |      |     |        |      |         |          |        |
|       urem_5ns_5ns_5_9_1_U96                                                             | 29    | 11    |     |      |      |     |        |      |         |          |        |
|     image_1_U                                                                            | 583   | 144   |     |      |      |     |        |      |         |          |        |
|     image_2_U                                                                            | 583   | 144   |     |      |      |     |        |      |         |          |        |
|     image_3_U                                                                            | 583   | 144   |     |      |      |     |        |      |         |          |        |
|     image_4_U                                                                            | 583   | 144   |     |      |      |     |        |      |         |          |        |
|     image_5_U                                                                            | 583   | 144   |     |      |      |     |        |      |         |          |        |
|     image_6_U                                                                            | 583   | 144   |     |      |      |     |        |      |         |          |        |
|     image_7_U                                                                            | 583   | 144   |     |      |      |     |        |      |         |          |        |
|     image_8_U                                                                            | 583   | 144   |     |      |      |     |        |      |         |          |        |
|     image_U                                                                              | 583   | 144   |     |      |      |     |        |      |         |          |        |
|   ctrl_s_axi_U                                                                           | 24    | 25    |     |      |      |     |        |      |         |          |        |
|   dense_and_write_U0                                                                     | 1198  | 1233  | 8   |      |      |     |        |      |         |          |        |
|     (dense_and_write_U0)                                                                 | 1     | 8     |     |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U190                                                | 262   | 188   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U191                                                | 286   | 177   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U192                                                | 227   | 177   | 2   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_4_full_dsp_1_U193                                                | 229   | 177   | 2   |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                                           | 18    | 2     |     |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_3_max_dsp_1_U194                                                 | 8     | 28    |     |      |      |     |        |      |         |          |        |
|     grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100                                  | 14    | 40    |     |      |      |     |        |      |         |          |        |
|       (grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100)                              | 2     | 38    |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                                           | 13    | 2     |     |      |      |     |        |      |         |          |        |
|     regslice_both_out_stream_V_data_V_U                                                  | 41    | 69    |     |      |      |     |        |      |         |          |        |
|     regslice_both_out_stream_V_last_V_U                                                  | 4     | 5     |     |      |      |     |        |      |         |          |        |
|   img_stream_U                                                                           | 18    | 28    |     |      |      |     |        |      |         |          |        |
|   pool_stream_U                                                                          | 11    | 24    |     |      |      |     |        |      |         |          |        |
|   read_input_U0                                                                          | 30    | 39    |     |      |      |     |        |      |         |          |        |
|     (read_input_U0)                                                                      |       | 11    |     |      |      |     |        |      |         |          |        |
|   start_for_conv_and_pool_U0_U                                                           | 6     | 4     |     |      |      |     |        |      |         |          |        |
|   start_for_dense_and_write_U0_U                                                         | 5     | 4     |     |      |      |     |        |      |         |          |        |
+------------------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 6.03%  | OK     |
| FD                                                        | 50%       | 2.26%  | OK     |
| LUTRAM+SRL                                                | 25%       | 4.73%  | OK     |
| CARRY8                                                    | 25%       | 1.35%  | OK     |
| MUXF7                                                     | 15%       | 0.07%  | OK     |
| DSP                                                       | 80%       | 4.63%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 4.63%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4320      | 116    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.66   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                                         | ENDPOINT PIN                                                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                                        |                                                             |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.383 | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]/C | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMA/WADR4 |            3 |       1296 |          5.509 |          0.359 |        5.150 |
| Path2 | 4.383 | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]/C | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMB/WADR4 |            3 |       1296 |          5.509 |          0.359 |        5.150 |
| Path3 | 4.383 | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]/C | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMC/WADR4 |            3 |       1296 |          5.509 |          0.359 |        5.150 |
| Path4 | 4.383 | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]/C | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMD/WADR4 |            3 |       1296 |          5.509 |          0.359 |        5.150 |
| Path5 | 4.383 | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]/C | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAME/WADR4 |            3 |       1296 |          5.509 |          0.359 |        5.150 |
+-------+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | Path1 Cells                                                                                                                                         | Primitive Type     |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMA                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMB                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMC                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMD                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAME                                                                                               | CLB.LUTRAM.RAM64M8 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | Path2 Cells                                                                                                                                         | Primitive Type     |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMA                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMB                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMC                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMD                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAME                                                                                               | CLB.LUTRAM.RAM64M8 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | Path3 Cells                                                                                                                                         | Primitive Type     |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMA                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMB                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMC                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMD                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAME                                                                                               | CLB.LUTRAM.RAM64M8 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | Path4 Cells                                                                                                                                         | Primitive Type     |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMA                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMB                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMC                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMD                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAME                                                                                               | CLB.LUTRAM.RAM64M8 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | Path5 Cells                                                                                                                                         | Primitive Type     |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMA                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMB                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMC                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAMD                                                                                               | CLB.LUTRAM.RAM64M8 |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/remd_reg[1]                | REGISTER.SDR.FDRE  |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U96/ram0_reg_0_63_0_0__22_i_21 | CLB.LUT.LUT3       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/urem_5ns_5ns_5_9_1_U101/ram1_reg_0_63_21_27_i_17  | CLB.LUT.LUT6       |
    | conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ram3_reg_0_63_21_27_i_8                    | CLB.LUT.LUT6       |
    | conv_and_pool_U0/image_2_U/ram4_reg_64_127_28_31/RAME                                                                                               | CLB.LUTRAM.RAM64M8 |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------------+
| Report Type              | Report Location                                                         |
+--------------------------+-------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/cnn_accelerator_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/cnn_accelerator_failfast_routed.rpt                 |
| status                   | impl/verilog/report/cnn_accelerator_status_routed.rpt                   |
| timing                   | impl/verilog/report/cnn_accelerator_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/cnn_accelerator_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/cnn_accelerator_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/cnn_accelerator_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------------------+


