--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Jan 11 14:14:32 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     MMU
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets \U_MMU_RA/MMU_RA_MUX/D_Q3]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.814ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_22  (from \U_MMU_RA/MMU_RA_MUX/D_Q3 +)
   Destination:    SB_DFFNR   D              \U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_22  (to \U_MMU_RA/MMU_RA_MUX/D_Q3 -)

   Delay:                   3.053ns  (25.4% logic, 74.6% route), 2 logic levels.

 Constraint Details:

      3.053ns data_path \U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_22 to \U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_22 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 996.814ns

 Path Details: \U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_22 to \U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \U_MMU_RA/MMU_RA_MUX/RA_ENABLE_N_22 (from \U_MMU_RA/MMU_RA_MUX/D_Q3)
Route         2   e 1.258                                  RA_ENABLE_N
LUT4        ---     0.408             I0 to O              i1192_2_lut
Route         1   e 1.020                                  n1145
                  --------
                    3.053  (25.4% logic, 74.6% route), 2 logic levels.

Report: 3.186 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets DELAY_CLK]
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 998.480ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1  (from DELAY_CLK +)
   Destination:    SB_DFF     D              \U_MMU_HOLD_TIME/D_PHI_0_9  (to DELAY_CLK +)

   Delay:                   1.387ns  (26.5% logic, 73.5% route), 1 logic levels.

 Constraint Details:

      1.387ns data_path \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1 to \U_MMU_HOLD_TIME/D_PHI_0_9 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 998.480ns

 Path Details: \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1 to \U_MMU_HOLD_TIME/D_PHI_0_9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1 (from DELAY_CLK)
Route         1   e 1.020                                  \U_MMU_HOLD_TIME/SHIFT_REGISTER[1]
                  --------
                    1.387  (26.5% logic, 73.5% route), 1 logic levels.


Passed:  The following path meets requirements by 998.480ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/Q3_SHIFT_REGISTER_i1  (from DELAY_CLK +)
   Destination:    SB_DFF     D              \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16  (to DELAY_CLK +)

   Delay:                   1.387ns  (26.5% logic, 73.5% route), 1 logic levels.

 Constraint Details:

      1.387ns data_path \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/Q3_SHIFT_REGISTER_i1 to \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 998.480ns

 Path Details: \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/Q3_SHIFT_REGISTER_i1 to \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/Q3_SHIFT_REGISTER_i1 (from DELAY_CLK)
Route         1   e 1.020                                  \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/Q3_SHIFT_REGISTER[1]
                  --------
                    1.387  (26.5% logic, 73.5% route), 1 logic levels.


Passed:  The following path meets requirements by 998.480ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i0  (from DELAY_CLK +)
   Destination:    SB_DFF     D              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1  (to DELAY_CLK +)

   Delay:                   1.387ns  (26.5% logic, 73.5% route), 1 logic levels.

 Constraint Details:

      1.387ns data_path \U_MMU_HOLD_TIME/SHIFT_REGISTER_i0 to \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 998.480ns

 Path Details: \U_MMU_HOLD_TIME/SHIFT_REGISTER_i0 to \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i0 (from DELAY_CLK)
Route         1   e 1.020                                  \U_MMU_HOLD_TIME/SHIFT_REGISTER[0]
                  --------
                    1.387  (26.5% logic, 73.5% route), 1 logic levels.

Report: 1.520 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets PHI_0_c]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 998.242ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \U_MMU_MPON/M5_2_23  (from PHI_0_c +)
   Destination:    SB_DFF     D              \U_MMU_MPON/M5_7_24  (to PHI_0_c +)

   Delay:                   1.625ns  (22.6% logic, 77.4% route), 1 logic levels.

 Constraint Details:

      1.625ns data_path \U_MMU_MPON/M5_2_23 to \U_MMU_MPON/M5_7_24 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 998.242ns

 Path Details: \U_MMU_MPON/M5_2_23 to \U_MMU_MPON/M5_7_24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \U_MMU_MPON/M5_2_23 (from PHI_0_c)
Route         2   e 1.258                                  \U_MMU_MPON/M5_2
                  --------
                    1.625  (22.6% logic, 77.4% route), 1 logic levels.


Passed:  The following path meets requirements by 998.242ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \U_MMU_MPON/M5_7_24  (from PHI_0_c +)
   Destination:    SB_DFF     D              \U_MMU_MPON/DELTA_01XX_N_25  (to PHI_0_c +)

   Delay:                   1.625ns  (22.6% logic, 77.4% route), 1 logic levels.

 Constraint Details:

      1.625ns data_path \U_MMU_MPON/M5_7_24 to \U_MMU_MPON/DELTA_01XX_N_25 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 998.242ns

 Path Details: \U_MMU_MPON/M5_7_24 to \U_MMU_MPON/DELTA_01XX_N_25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \U_MMU_MPON/M5_7_24 (from PHI_0_c)
Route         2   e 1.258                                  \U_MMU_MPON/M5_7
                  --------
                    1.625  (22.6% logic, 77.4% route), 1 logic levels.

Report: 1.758 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets DEV0_N]
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.814ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNS   C              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32  (from DEV0_N +)
   Destination:    SB_DFFNS   D              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32  (to DEV0_N -)

   Delay:                   3.053ns  (25.4% logic, 74.6% route), 2 logic levels.

 Constraint Details:

      3.053ns data_path \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 to \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 996.814ns

 Path Details: \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 to \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 (from DEV0_N)
Route         2   e 1.258                                  \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN
LUT4        ---     0.408             I2 to O              \U_MMU_SOFT_SWITCHES_C08X/i297_4_lut_4_lut
Route         1   e 1.020                                  \U_MMU_SOFT_SWITCHES_C08X/D4_N_83
                  --------
                    3.053  (25.4% logic, 74.6% route), 2 logic levels.


Passed:  The following path meets requirements by 996.814ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNS   C              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32  (from DEV0_N +)
   Destination:    SB_DFFNR   D              \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28  (to DEV0_N -)

   Delay:                   3.053ns  (25.4% logic, 74.6% route), 2 logic levels.

 Constraint Details:

      3.053ns data_path \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 996.814ns

 Path Details: \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 (from DEV0_N)
Route         2   e 1.258                                  \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN
LUT4        ---     0.408             I2 to O              \U_MMU_SOFT_SWITCHES_C08X/i298_1_lut_4_lut_4_lut
Route         1   e 1.020                                  \U_MMU_SOFT_SWITCHES_C08X/D4
                  --------
                    3.053  (25.4% logic, 74.6% route), 2 logic levels.


Passed:  The following path meets requirements by 996.814ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27  (from DEV0_N +)
   Destination:    SB_DFFNS   D              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32  (to DEV0_N -)

   Delay:                   3.053ns  (25.4% logic, 74.6% route), 2 logic levels.

 Constraint Details:

      3.053ns data_path \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 996.814ns

 Path Details: \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 (from DEV0_N)
Route         2   e 1.258                                  \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC
LUT4        ---     0.408             I3 to O              \U_MMU_SOFT_SWITCHES_C08X/i297_4_lut_4_lut
Route         1   e 1.020                                  \U_MMU_SOFT_SWITCHES_C08X/D4_N_83
                  --------
                    3.053  (25.4% logic, 74.6% route), 2 logic levels.

Report: 3.186 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets                          |             |             |
\U_MMU_RA/MMU_RA_MUX/D_Q3]              |  1000.000 ns|     3.186 ns|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets DELAY_CLK]               |  1000.000 ns|     1.520 ns|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets PHI_0_c]                 |  1000.000 ns|     1.758 ns|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets DEV0_N]                  |  1000.000 ns|     3.186 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  14 paths, 19 nets, and 38 connections (9.1% coverage)


Peak memory: 51142656 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
