m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA/Verilog_design/system_function/test_readmem
vtest
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 3]b=0QFCzj@aOo]UnmmQ:2
I0?WX3j:kE5:@BW7OJz0k?1
R0
w1648473047
8.\test.v
F.\test.v
L0 2
OL;L;10.6c;65
!s108 1648473080.000000
!s107 .\test.v|
!s90 .\test.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
