[38;1m$ !rm -rf uniocled[0m
[38;1m$ project.create uniocled[0m
Project uniocled created
[38;1m$ project.selectplatform unioc_v11[0m
[34;7m[INFO][0m   : [34;1mNo platform in project[0m
Component platform added as unioc_v11
Component rstext_syscon added as rstext_syscon00
Component atmega_wb8_wrapper added as atmega_wb8_wrapper00

[38;1m$ project.addinstance components.led.wb8 led0[0m
Component led added as led0

[38;1m$ project.autoconnectbus[0m
setting base address 0x0 for  led0.swb8
Bus connected

[38;1m$ project.setaddr led0.swb8 0x1100[0m

Base address 0x1100 set
[38;1m$ project.getmapping atmega_wb8_wrapper00.mwb8[0m
Address  | instance.interface             | size        
---------------------------------------------------------
    0x00 |                       --void-- |       4352
  0x1100 |                      led0.swb8 |          2
---------------------------------------------------------

[38;1m$ project.intercon atmega_wb8_wrapper00.mwb8[0m
Intercon with name : atmega_wb8_wrapper00_mwb8_intercon Done
Component atmega_wb8_wrapper00_mwb8 added as atmega_wb8_wrapper00_mwb8_intercon

[38;1m$ project.top[0m

Top generated with name : top_uniocled.vhd
[38;1m$ project.synthesis.selecttoolchain quartus[0m
[38;1m$ project.synthesis.generateproject[0m
Make directory for rstext_syscon
Make directory for atmega_wb8_wrapper
Make directory for led
Make directory for atmega_wb8_wrapper00_mwb8

Constraint file generated with name :/home/fabien/periphondemand/src/tests/uniocled/synthesis/uniocled_pinout.tcl

TODO: Generate tcl script for quartus

[38;1m$ project.delinstance atmega_wb8_wrapper00_mwb8_intercon[0m
Component atmega_wb8_wrapper00_mwb8_intercon deleted

[38;1m$ project.connectpin led0.int_led.led.0 unioc_v11.fpga.TLED[0m
pin connected
[38;1m$ project.autoconnectbus[0m
[35;7m[WARNING][0m: [35;1mClock connection atmega_wb8_wrapper00.mwb8 exists[0m
[38;1m$ project.intercon atmega_wb8_wrapper00.mwb8[0m
[34;7m[INFO][0m   : [34;1mBus connection for led0.swb8 already exists[0m
Intercon with name : atmega_wb8_wrapper00_mwb8_intercon Done
Component atmega_wb8_wrapper00_mwb8 added as atmega_wb8_wrapper00_mwb8_intercon

[38;1m$ project.top[0m

Top generated with name : top_uniocled.vhd
[38;1m$ project.synthesis.selecttoolchain quartus[0m
[38;1m$ project.synthesis.generateproject[0m
[31;7m[ERROR][0m  : [31;1mcan't make directory /home/fabien/periphondemand/src/tests/uniocled/synthesis/rstext_syscon[0m
[38;1m$ project.simulation.selecttoolchain ghdl[0m
[38;1m$ project.simulation.generateproject[0m

Testbench with name : /home/fabien/periphondemand/src/tests/uniocled/simulation/top_uniocled_tb.vhd Done

Makefile generated with name : /home/fabien/periphondemand/src/tests/uniocled/simulation/Makefile Done
