# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do gcd_fsmd_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:47 on Sep 27,2018
# vcom -reportprogress 300 -2008 -work work C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_fsmd
# -- Compiling architecture behavioral of gcd_fsmd
# End time: 22:34:47 on Sep 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_datapath.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:47 on Sep 27,2018
# vcom -reportprogress 300 -2008 -work work C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_datapath.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity gcd_datapath
# -- Compiling architecture behavioral of gcd_datapath
# End time: 22:34:47 on Sep 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsm.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:47 on Sep 27,2018
# vcom -reportprogress 300 -2008 -work work C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsm.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_fsm
# -- Compiling architecture behavioral of gcd_fsm
# End time: 22:34:47 on Sep 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd_tb.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:47 on Sep 27,2018
# vcom -reportprogress 300 -2008 -work work C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 2/gcd/gcd_fsmd_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_fsmd_tb
# -- Compiling architecture testbench of gcd_fsmd_tb
# End time: 22:34:47 on Sep 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  gcd_fsmd_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" gcd_fsmd_tb 
# Start time: 22:34:47 on Sep 27,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.gcd_fsmd_tb(testbench)
# Loading work.gcd_fsmd(behavioral)
# Loading work.gcd_fsm(behavioral)
# Loading ieee.math_real(body)
# Loading work.gcd_datapath(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 22:39:55 on Sep 27,2018, Elapsed time: 0:05:08
# Errors: 0, Warnings: 0
