// Seed: 3747239065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
  wire id_15;
  if (id_4) begin
    wire id_16;
    genvar id_17;
  end else id_18(.id_0(1), .id_1(1));
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wire id_2,
    input uwire id_3,
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input wand id_11,
    output supply1 id_12
    , id_17,
    input supply1 id_13,
    output tri id_14,
    input uwire id_15
);
  wire id_18;
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17, id_18, id_18, id_17, id_18, id_17, id_17, id_17
  );
endmodule
