# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../P4_SF.srcs/sources_1/new/sma_filter.vhd" \
"../../../../P4_SF.srcs/sim_1/new/tb_sma_filter.vhd" \

# Do not sort compile order
nosort
