
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.75

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.47 source latency mem[4][1]$_DFFE_PP_/CLK ^
  -0.48 target latency rd_data_reg[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data_reg[5]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.09    0.36    1.07    1.27 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net34 (net)
                  0.36    0.00    1.27 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.26    0.26    0.25    1.52 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    1.52 ^ rd_data_reg[5]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.52   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.37    0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.00    0.29 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.08    0.18    0.48 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.08    0.00    0.48 ^ rd_data_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.26    0.74   library removal time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: wr_data[2] (input port clocked by core_clock)
Endpoint: mem[7][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v wr_data[2] (in)
                                         wr_data[2] (net)
                  0.00    0.00    0.20 v input4/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     7    0.22    0.14    0.17    0.37 v input4/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net5 (net)
                  0.14    0.00    0.37 v _487_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.59 v _487_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _110_ (net)
                  0.07    0.00    0.59 v mem[7][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.59   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.37    0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.00    0.29 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.11    0.08    0.18    0.48 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.48 ^ mem[7][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.09    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.09    0.36    1.07    1.27 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net34 (net)
                  0.36    0.00    1.27 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.26    0.26    0.25    1.52 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    1.52 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.37    0.29   10.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.00   10.29 ^ clkbuf_4_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.18   10.47 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.47 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.47   clock reconvergence pessimism
                          0.08   10.56   library recovery time
                                 10.56   data required time
-----------------------------------------------------------------------------
                                 10.56   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.37    0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.00    0.29 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.10    0.07    0.18    0.47 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.47 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.24    0.54    1.01 ^ wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_ptr[0] (net)
                  0.24    0.00    1.01 ^ _337_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.19    0.16    1.17 v _337_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.19    0.00    1.17 v _624_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.11    0.23    1.40 v _624_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _307_ (net)
                  0.11    0.00    1.40 v _335_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.48 ^ _335_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _288_ (net)
                  0.09    0.00    1.48 ^ _615_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.11    0.33    1.81 ^ _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _289_ (net)
                  0.11    0.00    1.81 ^ _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.19    2.00 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _150_ (net)
                  0.09    0.00    2.00 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.12    2.12 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.16    0.00    2.12 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.29    0.47    2.59 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.29    0.00    2.59 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.18    0.21    0.17    2.76 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         net20 (net)
                  0.21    0.00    2.76 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.29    0.22    2.98 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.29    0.00    2.98 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.14    0.15    0.22    3.20 ^ _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _162_ (net)
                  0.15    0.00    3.20 ^ _326_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.12    0.15    0.12    3.32 v _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net15 (net)
                  0.15    0.00    3.32 v output14/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.72    4.05 v output14/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.15    0.00    4.05 v full (out)
                                  4.05   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.05   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.09    0.36    1.07    1.27 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net34 (net)
                  0.36    0.00    1.27 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.26    0.26    0.25    1.52 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    1.52 ^ rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.37    0.29   10.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.00   10.29 ^ clkbuf_4_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.18   10.47 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.47 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.47   clock reconvergence pessimism
                          0.08   10.56   library recovery time
                                 10.56   data required time
-----------------------------------------------------------------------------
                                 10.56   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.95    0.37    0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.00    0.29 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.10    0.07    0.18    0.47 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.47 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.24    0.54    1.01 ^ wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_ptr[0] (net)
                  0.24    0.00    1.01 ^ _337_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.19    0.16    1.17 v _337_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.19    0.00    1.17 v _624_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.11    0.23    1.40 v _624_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _307_ (net)
                  0.11    0.00    1.40 v _335_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.48 ^ _335_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _288_ (net)
                  0.09    0.00    1.48 ^ _615_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.11    0.33    1.81 ^ _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _289_ (net)
                  0.11    0.00    1.81 ^ _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.19    2.00 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _150_ (net)
                  0.09    0.00    2.00 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.12    2.12 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.16    0.00    2.12 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.29    0.47    2.59 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.29    0.00    2.59 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.18    0.21    0.17    2.76 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         net20 (net)
                  0.21    0.00    2.76 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.29    0.22    2.98 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.29    0.00    2.98 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.14    0.15    0.22    3.20 ^ _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _162_ (net)
                  0.15    0.00    3.20 ^ _326_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.12    0.15    0.12    3.32 v _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net15 (net)
                  0.15    0.00    3.32 v output14/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.72    4.05 v output14/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.15    0.00    4.05 v full (out)
                                  4.05   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.05   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.1374330520629883

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7634

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.27816879749298096

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9530

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[0][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.47 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.47 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.71    1.18 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.22    1.40 v _334_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.42    1.81 v _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.21    2.02 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.21    2.24 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.41    2.65 v _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.16    2.81 ^ _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.15    2.96 v _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.22    3.19 v _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    3.44 v _344_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.21    3.65 v _345_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    3.90 ^ _356_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.90 ^ mem[0][5]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.90   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.29   10.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.47 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.47 ^ mem[0][5]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.47   clock reconvergence pessimism
  -0.11   10.36   library setup time
          10.36   data required time
---------------------------------------------------------
          10.36   data required time
          -3.90   data arrival time
---------------------------------------------------------
           6.47   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[10][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.47 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.47 ^ mem[10][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.83 ^ mem[10][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.98 ^ _365_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.98 ^ mem[10][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.98   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.29    0.29 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.47 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.47 ^ mem[10][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.47   clock reconvergence pessimism
   0.02    0.49   library hold time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.98   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4729

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4756

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.0454

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.7546

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
142.250457

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.64e-02   4.23e-03   8.68e-08   3.07e-02  25.8%
Combinational          4.13e-02   1.86e-02   1.09e-07   5.98e-02  50.3%
Clock                  2.06e-02   7.81e-03   3.77e-07   2.84e-02  23.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.82e-02   3.06e-02   5.72e-07   1.19e-01 100.0%
                          74.2%      25.8%       0.0%
