// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_rows_V_read,
        p_dst_cols_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 59'd1;
parameter    ap_ST_fsm_state2 = 59'd2;
parameter    ap_ST_fsm_state3 = 59'd4;
parameter    ap_ST_fsm_state4 = 59'd8;
parameter    ap_ST_fsm_state5 = 59'd16;
parameter    ap_ST_fsm_state6 = 59'd32;
parameter    ap_ST_fsm_state7 = 59'd64;
parameter    ap_ST_fsm_state8 = 59'd128;
parameter    ap_ST_fsm_state9 = 59'd256;
parameter    ap_ST_fsm_state10 = 59'd512;
parameter    ap_ST_fsm_state11 = 59'd1024;
parameter    ap_ST_fsm_state12 = 59'd2048;
parameter    ap_ST_fsm_state13 = 59'd4096;
parameter    ap_ST_fsm_state14 = 59'd8192;
parameter    ap_ST_fsm_state15 = 59'd16384;
parameter    ap_ST_fsm_state16 = 59'd32768;
parameter    ap_ST_fsm_state17 = 59'd65536;
parameter    ap_ST_fsm_state18 = 59'd131072;
parameter    ap_ST_fsm_state19 = 59'd262144;
parameter    ap_ST_fsm_state20 = 59'd524288;
parameter    ap_ST_fsm_state21 = 59'd1048576;
parameter    ap_ST_fsm_state22 = 59'd2097152;
parameter    ap_ST_fsm_state23 = 59'd4194304;
parameter    ap_ST_fsm_state24 = 59'd8388608;
parameter    ap_ST_fsm_state25 = 59'd16777216;
parameter    ap_ST_fsm_state26 = 59'd33554432;
parameter    ap_ST_fsm_state27 = 59'd67108864;
parameter    ap_ST_fsm_state28 = 59'd134217728;
parameter    ap_ST_fsm_state29 = 59'd268435456;
parameter    ap_ST_fsm_state30 = 59'd536870912;
parameter    ap_ST_fsm_state31 = 59'd1073741824;
parameter    ap_ST_fsm_state32 = 59'd2147483648;
parameter    ap_ST_fsm_state33 = 59'd4294967296;
parameter    ap_ST_fsm_state34 = 59'd8589934592;
parameter    ap_ST_fsm_state35 = 59'd17179869184;
parameter    ap_ST_fsm_state36 = 59'd34359738368;
parameter    ap_ST_fsm_state37 = 59'd68719476736;
parameter    ap_ST_fsm_state38 = 59'd137438953472;
parameter    ap_ST_fsm_state39 = 59'd274877906944;
parameter    ap_ST_fsm_state40 = 59'd549755813888;
parameter    ap_ST_fsm_state41 = 59'd1099511627776;
parameter    ap_ST_fsm_state42 = 59'd2199023255552;
parameter    ap_ST_fsm_state43 = 59'd4398046511104;
parameter    ap_ST_fsm_state44 = 59'd8796093022208;
parameter    ap_ST_fsm_state45 = 59'd17592186044416;
parameter    ap_ST_fsm_state46 = 59'd35184372088832;
parameter    ap_ST_fsm_state47 = 59'd70368744177664;
parameter    ap_ST_fsm_state48 = 59'd140737488355328;
parameter    ap_ST_fsm_state49 = 59'd281474976710656;
parameter    ap_ST_fsm_state50 = 59'd562949953421312;
parameter    ap_ST_fsm_state51 = 59'd1125899906842624;
parameter    ap_ST_fsm_state52 = 59'd2251799813685248;
parameter    ap_ST_fsm_state53 = 59'd4503599627370496;
parameter    ap_ST_fsm_state54 = 59'd9007199254740992;
parameter    ap_ST_fsm_state55 = 59'd18014398509481984;
parameter    ap_ST_fsm_state56 = 59'd36028797018963968;
parameter    ap_ST_fsm_state57 = 59'd72057594037927936;
parameter    ap_ST_fsm_pp0_stage0 = 59'd144115188075855872;
parameter    ap_ST_fsm_state122 = 59'd288230376151711744;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_src_rows_V_read;
input  [15:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
input  [15:0] p_dst_rows_V_read;
input  [15:0] p_dst_cols_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [58:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter46;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_30_reg_1905;
reg   [0:0] tmp_30_reg_1905_pp0_iter45_reg;
reg   [0:0] col_rd_2_reg_2129;
reg   [0:0] row_rd_5_reg_2125;
reg   [0:0] tmp_54_reg_2133;
reg   [0:0] tmp_55_reg_2137;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter63;
reg   [0:0] brmerge_demorgan_reg_2145;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter62_reg;
reg   [14:0] p_Val2_12_reg_314;
wire   [47:0] grp_fu_378_p2;
reg   [47:0] tmp_6_reg_1745;
wire    ap_CS_fsm_state52;
wire  signed [31:0] row_rate_V_fu_435_p1;
reg  signed [31:0] row_rate_V_reg_1751;
wire   [47:0] grp_fu_404_p2;
reg   [47:0] tmp_8_reg_1759;
wire  signed [31:0] col_rate_V_fu_439_p1;
reg  signed [31:0] col_rate_V_reg_1765;
reg   [30:0] p_lshr_reg_1773;
wire    ap_CS_fsm_state53;
reg   [30:0] p_lshr1_reg_1778;
wire   [31:0] p_neg_t_fu_476_p2;
reg   [31:0] p_neg_t_reg_1783;
wire    ap_CS_fsm_state54;
wire   [31:0] p_neg_t1_fu_485_p2;
reg   [31:0] p_neg_t1_reg_1788;
reg   [19:0] p_Val2_5_reg_1793;
wire    ap_CS_fsm_state55;
reg   [0:0] tmp_44_reg_1798;
reg   [19:0] p_Val2_9_reg_1803;
reg   [0:0] tmp_62_reg_1808;
wire   [15:0] rows_fu_632_p3;
reg   [15:0] rows_reg_1813;
wire    ap_CS_fsm_state56;
wire   [15:0] cols_fu_648_p3;
reg   [15:0] cols_reg_1818;
wire   [16:0] tmp_20_fu_655_p2;
reg   [16:0] tmp_20_reg_1823;
wire   [15:0] sx_fu_661_p2;
reg   [15:0] sx_reg_1830;
wire   [16:0] tmp_21_fu_666_p2;
reg   [16:0] tmp_21_reg_1835;
wire   [15:0] sy_fu_672_p2;
reg   [15:0] sy_reg_1841;
wire   [0:0] tmp_22_fu_677_p2;
reg   [0:0] tmp_22_reg_1846;
wire   [0:0] tmp_23_fu_682_p2;
reg   [0:0] tmp_23_reg_1851;
wire  signed [31:0] tmp_69_cast_fu_695_p1;
reg  signed [31:0] tmp_69_cast_reg_1858;
wire  signed [31:0] tmp_71_cast_fu_707_p1;
reg  signed [31:0] tmp_71_cast_reg_1863;
wire   [0:0] tmp_26_fu_715_p2;
wire    ap_CS_fsm_state57;
wire   [14:0] i_fu_720_p2;
reg   [14:0] i_reg_1872;
wire   [15:0] tmp_27_fu_726_p2;
reg   [15:0] tmp_27_reg_1877;
wire   [0:0] tmp_28_fu_732_p2;
reg   [0:0] tmp_28_reg_1883;
wire   [0:0] row_wr_2_fu_738_p2;
reg   [0:0] row_wr_2_reg_1889;
wire   [31:0] tmp_59_cast_fu_752_p1;
reg   [31:0] tmp_59_cast_reg_1894;
wire   [15:0] i_op_assign_cast_fu_756_p1;
reg   [15:0] i_op_assign_cast_reg_1899;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state58_pp0_stage0_iter0;
wire    ap_block_state59_pp0_stage0_iter1;
wire    ap_block_state60_pp0_stage0_iter2;
wire    ap_block_state61_pp0_stage0_iter3;
wire    ap_block_state62_pp0_stage0_iter4;
wire    ap_block_state63_pp0_stage0_iter5;
wire    ap_block_state64_pp0_stage0_iter6;
wire    ap_block_state65_pp0_stage0_iter7;
wire    ap_block_state66_pp0_stage0_iter8;
wire    ap_block_state67_pp0_stage0_iter9;
wire    ap_block_state68_pp0_stage0_iter10;
wire    ap_block_state69_pp0_stage0_iter11;
wire    ap_block_state70_pp0_stage0_iter12;
wire    ap_block_state71_pp0_stage0_iter13;
wire    ap_block_state72_pp0_stage0_iter14;
wire    ap_block_state73_pp0_stage0_iter15;
wire    ap_block_state74_pp0_stage0_iter16;
wire    ap_block_state75_pp0_stage0_iter17;
wire    ap_block_state76_pp0_stage0_iter18;
wire    ap_block_state77_pp0_stage0_iter19;
wire    ap_block_state78_pp0_stage0_iter20;
wire    ap_block_state79_pp0_stage0_iter21;
wire    ap_block_state80_pp0_stage0_iter22;
wire    ap_block_state81_pp0_stage0_iter23;
wire    ap_block_state82_pp0_stage0_iter24;
wire    ap_block_state83_pp0_stage0_iter25;
wire    ap_block_state84_pp0_stage0_iter26;
wire    ap_block_state85_pp0_stage0_iter27;
wire    ap_block_state86_pp0_stage0_iter28;
wire    ap_block_state87_pp0_stage0_iter29;
wire    ap_block_state88_pp0_stage0_iter30;
wire    ap_block_state89_pp0_stage0_iter31;
wire    ap_block_state90_pp0_stage0_iter32;
wire    ap_block_state91_pp0_stage0_iter33;
wire    ap_block_state92_pp0_stage0_iter34;
wire    ap_block_state93_pp0_stage0_iter35;
wire    ap_block_state94_pp0_stage0_iter36;
wire    ap_block_state95_pp0_stage0_iter37;
wire    ap_block_state96_pp0_stage0_iter38;
wire    ap_block_state97_pp0_stage0_iter39;
wire    ap_block_state98_pp0_stage0_iter40;
wire    ap_block_state99_pp0_stage0_iter41;
wire    ap_block_state100_pp0_stage0_iter42;
wire    ap_block_state101_pp0_stage0_iter43;
wire    ap_block_state102_pp0_stage0_iter44;
wire    ap_block_state103_pp0_stage0_iter45;
reg    ap_predicate_op513_read_state104;
reg    ap_block_state104_pp0_stage0_iter46;
wire    ap_block_state105_pp0_stage0_iter47;
wire    ap_block_state106_pp0_stage0_iter48;
wire    ap_block_state107_pp0_stage0_iter49;
wire    ap_block_state108_pp0_stage0_iter50;
wire    ap_block_state109_pp0_stage0_iter51;
wire    ap_block_state110_pp0_stage0_iter52;
wire    ap_block_state111_pp0_stage0_iter53;
wire    ap_block_state112_pp0_stage0_iter54;
wire    ap_block_state113_pp0_stage0_iter55;
wire    ap_block_state114_pp0_stage0_iter56;
wire    ap_block_state115_pp0_stage0_iter57;
wire    ap_block_state116_pp0_stage0_iter58;
wire    ap_block_state117_pp0_stage0_iter59;
wire    ap_block_state118_pp0_stage0_iter60;
wire    ap_block_state119_pp0_stage0_iter61;
wire    ap_block_state120_pp0_stage0_iter62;
reg    ap_block_state121_pp0_stage0_iter63;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter1_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter2_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter3_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter4_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter5_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter6_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter7_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter8_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter9_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter10_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter11_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter12_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter13_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter14_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter15_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter16_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter17_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter18_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter19_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter20_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter21_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter22_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter23_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter24_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter25_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter26_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter27_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter28_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter29_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter30_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter31_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter32_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter33_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter34_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter35_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter36_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter37_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter38_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter39_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter40_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter41_reg;
reg   [15:0] i_op_assign_cast_reg_1899_pp0_iter42_reg;
wire   [0:0] tmp_30_fu_760_p2;
reg   [0:0] tmp_30_reg_1905_pp0_iter1_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter2_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter3_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter4_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter5_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter6_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter7_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter8_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter9_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter10_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter11_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter12_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter13_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter14_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter15_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter16_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter17_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter18_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter19_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter20_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter21_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter22_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter23_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter24_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter25_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter26_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter27_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter28_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter29_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter30_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter31_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter32_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter33_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter34_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter35_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter36_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter37_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter38_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter39_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter40_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter41_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter42_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter43_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter44_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter46_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter47_reg;
reg   [0:0] tmp_30_reg_1905_pp0_iter48_reg;
wire   [14:0] j_fu_765_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_51_fu_792_p2;
reg   [0:0] tmp_51_reg_1919;
reg   [0:0] tmp_51_reg_1919_pp0_iter1_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter2_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter3_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter4_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter5_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter6_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter7_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter8_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter9_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter10_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter11_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter12_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter13_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter14_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter15_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter16_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter17_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter18_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter19_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter20_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter21_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter22_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter23_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter24_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter25_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter26_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter27_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter28_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter29_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter30_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter31_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter32_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter33_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter34_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter35_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter36_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter37_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter38_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter39_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter40_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter41_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter42_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter43_reg;
reg   [0:0] tmp_51_reg_1919_pp0_iter44_reg;
wire   [0:0] col_wr_1_fu_798_p2;
reg   [0:0] col_wr_1_reg_1931;
reg   [0:0] col_wr_1_reg_1931_pp0_iter1_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter2_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter3_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter4_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter5_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter6_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter7_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter8_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter9_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter10_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter11_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter12_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter13_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter14_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter15_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter16_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter17_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter18_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter19_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter20_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter21_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter22_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter23_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter24_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter25_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter26_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter27_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter28_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter29_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter30_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter31_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter32_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter33_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter34_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter35_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter36_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter37_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter38_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter39_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter40_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter41_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter42_reg;
reg   [0:0] col_wr_1_reg_1931_pp0_iter43_reg;
wire   [15:0] grp_fu_771_p2;
reg   [15:0] tmp_32_reg_1936;
wire   [15:0] grp_fu_787_p2;
reg   [15:0] tmp_34_reg_1941;
wire   [15:0] tmp_63_fu_804_p1;
wire   [15:0] tmp_35_fu_807_p2;
wire   [15:0] tmp_64_fu_812_p1;
wire   [31:0] grp_fu_819_p2;
reg   [31:0] p_Val2_s_reg_1971;
wire   [31:0] grp_fu_828_p2;
reg   [31:0] p_Val2_1_reg_1976;
wire  signed [31:0] p_Val2_3_fu_833_p2;
reg  signed [31:0] p_Val2_3_reg_1981;
reg  signed [31:0] p_Val2_3_reg_1981_pp0_iter42_reg;
wire  signed [31:0] p_Val2_2_fu_837_p2;
reg  signed [31:0] p_Val2_2_reg_1987;
reg  signed [31:0] p_Val2_2_reg_1987_pp0_iter42_reg;
reg   [15:0] ret_V_reg_1993;
wire   [15:0] tmp_66_fu_851_p1;
reg   [15:0] tmp_66_reg_2000;
reg   [15:0] ret_V_2_reg_2005;
wire   [15:0] tmp_68_fu_865_p1;
reg   [15:0] tmp_68_reg_2012;
wire  signed [15:0] sx_2_fu_893_p3;
reg  signed [15:0] sx_2_reg_2017;
wire  signed [15:0] sy_3_fu_924_p3;
reg  signed [15:0] sy_3_reg_2024;
wire   [32:0] r_V_6_fu_945_p2;
reg   [32:0] r_V_6_reg_2031;
wire   [17:0] tmp_69_fu_951_p1;
reg   [17:0] tmp_69_reg_2036;
reg   [17:0] tmp_69_reg_2036_pp0_iter44_reg;
reg   [17:0] tmp_69_reg_2036_pp0_iter45_reg;
reg   [17:0] tmp_69_reg_2036_pp0_iter46_reg;
reg   [17:0] tmp_69_reg_2036_pp0_iter47_reg;
wire   [32:0] r_V_7_fu_969_p2;
reg   [32:0] r_V_7_reg_2041;
wire   [17:0] tmp_70_fu_975_p1;
reg   [17:0] tmp_70_reg_2046;
reg   [17:0] tmp_70_reg_2046_pp0_iter44_reg;
reg   [17:0] tmp_70_reg_2046_pp0_iter45_reg;
reg   [17:0] tmp_70_reg_2046_pp0_iter46_reg;
reg   [17:0] tmp_70_reg_2046_pp0_iter47_reg;
wire   [0:0] tmp_48_fu_982_p2;
reg   [0:0] tmp_48_reg_2051;
reg   [0:0] tmp_48_reg_2051_pp0_iter44_reg;
reg   [0:0] tmp_48_reg_2051_pp0_iter45_reg;
reg   [0:0] tmp_48_reg_2051_pp0_iter46_reg;
reg   [0:0] tmp_48_reg_2051_pp0_iter47_reg;
wire  signed [15:0] pre_fx_1_fu_987_p3;
reg  signed [15:0] pre_fx_1_reg_2056;
reg  signed [15:0] pre_fx_1_reg_2056_pp0_iter44_reg;
wire   [0:0] tmp_50_fu_996_p2;
reg   [0:0] tmp_50_reg_2065;
reg   [0:0] tmp_50_reg_2065_pp0_iter44_reg;
reg   [0:0] tmp_50_reg_2065_pp0_iter45_reg;
reg   [0:0] tmp_50_reg_2065_pp0_iter46_reg;
reg   [0:0] tmp_50_reg_2065_pp0_iter47_reg;
wire  signed [15:0] sy_4_fu_1001_p3;
reg  signed [15:0] sy_4_reg_2070;
reg  signed [15:0] sy_4_reg_2070_pp0_iter44_reg;
wire   [0:0] sel_tmp5_fu_1007_p2;
reg   [0:0] sel_tmp5_reg_2078;
reg   [0:0] sel_tmp5_reg_2078_pp0_iter44_reg;
wire   [15:0] tmp_52_fu_1011_p2;
reg   [15:0] tmp_52_reg_2085;
wire   [0:0] tmp_41_fu_1022_p2;
reg   [0:0] tmp_41_reg_2090;
reg   [0:0] tmp_41_reg_2090_pp0_iter45_reg;
reg   [0:0] tmp_41_reg_2090_pp0_iter46_reg;
reg   [0:0] tmp_41_reg_2090_pp0_iter47_reg;
wire   [0:0] tmp_46_fu_1027_p2;
reg   [0:0] tmp_46_reg_2095;
reg   [0:0] tmp_46_reg_2095_pp0_iter45_reg;
reg   [0:0] tmp_46_reg_2095_pp0_iter46_reg;
reg   [0:0] tmp_46_reg_2095_pp0_iter47_reg;
wire   [0:0] row_wr_1_fu_1032_p2;
reg   [0:0] row_wr_1_reg_2100;
wire   [0:0] not_1_fu_1036_p2;
reg   [0:0] not_1_reg_2105;
wire   [0:0] not_s_fu_1072_p2;
reg   [0:0] not_s_reg_2110;
wire   [0:0] col_wr_2_fu_1090_p3;
reg   [0:0] col_wr_2_reg_2115;
wire  signed [15:0] x_2_fu_1115_p3;
reg  signed [15:0] x_2_reg_2120;
wire   [0:0] row_rd_5_fu_1131_p3;
reg   [0:0] row_rd_5_reg_2125_pp0_iter46_reg;
reg   [0:0] row_rd_5_reg_2125_pp0_iter47_reg;
reg   [0:0] row_rd_5_reg_2125_pp0_iter48_reg;
wire   [0:0] col_rd_2_fu_1154_p2;
reg   [0:0] col_rd_2_reg_2129_pp0_iter46_reg;
reg   [0:0] col_rd_2_reg_2129_pp0_iter47_reg;
reg   [0:0] col_rd_2_reg_2129_pp0_iter48_reg;
wire   [0:0] tmp_54_fu_1167_p2;
reg   [0:0] tmp_54_reg_2133_pp0_iter46_reg;
reg   [0:0] tmp_54_reg_2133_pp0_iter47_reg;
reg   [0:0] tmp_54_reg_2133_pp0_iter48_reg;
wire   [0:0] tmp_55_fu_1175_p2;
reg   [0:0] tmp_55_reg_2137_pp0_iter46_reg;
reg   [0:0] tmp_55_reg_2137_pp0_iter47_reg;
reg   [0:0] tmp_55_reg_2137_pp0_iter48_reg;
wire   [0:0] tmp_56_fu_1183_p2;
reg   [0:0] tmp_56_reg_2141;
reg   [0:0] tmp_56_reg_2141_pp0_iter46_reg;
reg   [0:0] tmp_56_reg_2141_pp0_iter47_reg;
wire   [0:0] brmerge_demorgan_fu_1199_p2;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter46_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter47_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter48_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter49_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter50_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter51_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter52_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter53_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter54_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter55_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter56_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter57_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter58_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter59_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter60_reg;
reg   [0:0] brmerge_demorgan_reg_2145_pp0_iter61_reg;
wire  signed [63:0] tmp_53_fu_1214_p1;
reg  signed [63:0] tmp_53_reg_2149;
reg  signed [63:0] tmp_53_reg_2149_pp0_iter47_reg;
reg   [10:0] k_buf_val_val_0_0_ad_reg_2160;
reg   [7:0] tmp_77_reg_2166;
reg   [7:0] tmp_77_reg_2166_pp0_iter47_reg;
reg   [7:0] tmp_77_reg_2166_pp0_iter48_reg;
wire   [7:0] k_buf_val_val_1_0_q0;
reg   [7:0] win_val_1_val_0_0_1_reg_2177;
reg    ap_enable_reg_pp0_iter47;
wire   [7:0] k_buf_val_val_0_0_q0;
reg   [7:0] win_val_1_val_0_0_reg_2182;
reg   [7:0] win_val_1_val_0_0_reg_2182_pp0_iter48_reg;
wire   [19:0] u1_V_fu_1256_p2;
reg  signed [19:0] u1_V_reg_2192;
wire  signed [19:0] v1_V_fu_1262_p2;
reg  signed [19:0] v1_V_reg_2197;
reg  signed [19:0] v1_V_reg_2197_pp0_iter49_reg;
reg  signed [19:0] v1_V_reg_2197_pp0_iter50_reg;
reg  signed [19:0] v1_V_reg_2197_pp0_iter51_reg;
wire  signed [19:0] p_u_V_fu_1268_p3;
reg  signed [19:0] p_u_V_reg_2203;
reg  signed [19:0] p_u_V_reg_2203_pp0_iter49_reg;
reg  signed [19:0] p_u_V_reg_2203_pp0_iter50_reg;
reg  signed [19:0] p_u_V_reg_2203_pp0_iter51_reg;
wire   [19:0] v_V_fu_1275_p3;
reg   [19:0] v_V_reg_2209;
reg   [19:0] v_V_reg_2209_pp0_iter49_reg;
reg   [19:0] v_V_reg_2209_pp0_iter50_reg;
reg   [19:0] v_V_reg_2209_pp0_iter51_reg;
reg  signed [19:0] v_V_reg_2209_pp0_iter52_reg;
wire   [7:0] k_buf_val_val_0_0_q1;
reg   [7:0] win_val_0_val_0_0_reg_2214;
reg    ap_enable_reg_pp0_iter48;
wire  signed [27:0] OP2_V_fu_1321_p1;
reg  signed [27:0] OP2_V_reg_2219;
wire  signed [27:0] grp_fu_1604_p2;
reg  signed [27:0] r_V_reg_2255;
wire  signed [27:0] grp_fu_1610_p2;
reg  signed [27:0] r_V_1_reg_2260;
wire  signed [27:0] grp_fu_1616_p2;
reg  signed [27:0] r_V_2_reg_2285;
reg  signed [27:0] r_V_2_reg_2285_pp0_iter53_reg;
wire  signed [27:0] grp_fu_1621_p2;
reg  signed [27:0] r_V_3_reg_2291;
wire  signed [47:0] OP2_V_6_fu_1379_p1;
reg  signed [47:0] OP2_V_6_reg_2297;
wire   [28:0] p_Val2_27_fu_1394_p2;
reg  signed [28:0] p_Val2_27_reg_2309;
wire   [47:0] grp_fu_1358_p2;
reg   [47:0] p_Val2_17_reg_2324;
wire   [47:0] grp_fu_1370_p2;
reg   [47:0] p_Val2_20_reg_2329;
wire   [47:0] grp_fu_1411_p2;
reg   [47:0] tmp23_reg_2334;
reg   [47:0] tmp23_reg_2334_pp0_iter59_reg;
wire   [47:0] p_Val2_23_fu_1416_p2;
reg   [47:0] p_Val2_23_reg_2339;
wire   [47:0] grp_fu_1388_p2;
reg   [47:0] p_Val2_25_reg_2345;
wire   [47:0] grp_fu_1403_p2;
reg   [47:0] p_Val2_24_reg_2350;
wire   [48:0] tmp22_fu_1426_p2;
reg   [48:0] tmp22_reg_2355;
wire   [47:0] p_Val2_44_cast_fu_1432_p2;
reg   [47:0] p_Val2_44_cast_reg_2360;
reg   [47:0] p_Val2_44_cast_reg_2360_pp0_iter61_reg;
reg   [0:0] signbit_reg_2365;
reg   [0:0] signbit_reg_2365_pp0_iter61_reg;
reg   [0:0] signbit_reg_2365_pp0_iter62_reg;
reg   [0:0] tmp_73_reg_2372;
reg   [0:0] tmp_73_reg_2372_pp0_iter61_reg;
reg   [3:0] p_Result_6_i_i_reg_2377;
reg   [7:0] p_Val2_28_reg_2383;
wire   [0:0] Range1_all_ones_fu_1484_p2;
reg   [0:0] Range1_all_ones_reg_2388;
wire   [0:0] Range1_all_zeros_fu_1489_p2;
reg   [0:0] Range1_all_zeros_reg_2394;
wire   [7:0] p_Val2_29_fu_1504_p2;
reg   [7:0] p_Val2_29_reg_2399;
wire   [0:0] p_38_i_i_i_fu_1535_p2;
reg   [0:0] p_38_i_i_i_reg_2405;
wire   [0:0] p_39_demorgan_i_i_i_fu_1540_p2;
reg   [0:0] p_39_demorgan_i_i_i_reg_2411;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_condition_pp0_exit_iter49_state107;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
wire   [10:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
reg   [10:0] k_buf_val_val_0_0_address1;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [7:0] k_buf_val_val_0_0_d1;
wire   [10:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [10:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
reg   [14:0] p_Val2_11_reg_303;
wire    ap_CS_fsm_state122;
wire   [15:0] ap_phi_reg_pp0_iter0_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter1_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter2_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter3_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter4_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter5_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter6_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter7_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter8_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter9_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter10_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter11_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter12_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter13_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter14_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter15_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter16_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter17_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter18_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter19_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter20_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter21_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter22_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter23_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter24_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter25_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter26_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter27_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter28_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter29_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter30_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter31_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter32_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter33_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter34_dy_reg_325;
reg   [15:0] ap_phi_reg_pp0_iter35_dy_reg_325;
reg  signed [15:0] ap_phi_reg_pp0_iter36_dy_reg_325;
wire   [15:0] ap_phi_reg_pp0_iter0_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter1_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter2_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter3_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter4_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter5_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter6_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter7_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter8_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter9_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter10_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter11_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter12_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter13_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter14_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter15_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter16_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter17_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter18_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter19_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter20_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter21_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter22_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter23_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter24_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter25_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter26_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter27_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter28_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter29_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter30_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter31_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter32_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter33_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter34_dx_reg_334;
reg   [15:0] ap_phi_reg_pp0_iter35_dx_reg_334;
reg  signed [15:0] ap_phi_reg_pp0_iter36_dx_reg_334;
reg   [7:0] ap_phi_mux_win_val_val_1_0_0_2_phi_fu_346_p10;
wire   [7:0] ap_phi_reg_pp0_iter48_win_val_val_1_0_0_2_reg_343;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] row_wr_fu_172;
wire   [0:0] row_wr_3_fu_1143_p3;
reg   [0:0] row_rd_fu_176;
reg   [15:0] pre_fx_fu_180;
wire   [15:0] pre_fx_5_fu_1083_p3;
reg   [15:0] pre_fy_fu_184;
wire   [15:0] pre_fy_5_fu_1054_p3;
reg   [15:0] x_fu_188;
wire   [15:0] x_1_fu_1188_p2;
reg   [7:0] win_val_0_val_1_0_fu_192;
reg   [7:0] win_val_0_val_1_0_1_fu_196;
reg   [7:0] win_val_1_val_1_0_fu_200;
reg   [7:0] win_val_1_val_1_0_1_fu_204;
reg   [7:0] tmp_fu_208;
wire  signed [15:0] tmp_4_fu_366_p1;
wire  signed [31:0] tmp_2_fu_358_p3;
wire   [47:0] grp_fu_378_p0;
wire  signed [15:0] tmp_1_fu_392_p1;
wire  signed [31:0] tmp_s_fu_384_p3;
wire   [47:0] grp_fu_404_p0;
wire   [31:0] p_neg_fu_443_p2;
wire   [31:0] p_neg1_fu_458_p2;
wire   [31:0] tmp_9_fu_473_p1;
wire   [31:0] tmp_12_fu_482_p1;
wire   [30:0] p_lshr_f_fu_498_p4;
wire   [0:0] tmp_37_fu_491_p3;
wire   [31:0] tmp_7_fu_507_p1;
wire   [31:0] tmp_10_fu_511_p3;
wire  signed [32:0] tmp_38_cast_fu_518_p1;
wire   [32:0] p_Val2_4_fu_522_p2;
wire   [30:0] p_lshr_f1_fu_553_p4;
wire   [0:0] tmp_49_fu_546_p3;
wire   [31:0] tmp_13_fu_562_p1;
wire   [31:0] tmp_14_fu_566_p3;
wire  signed [32:0] tmp_42_cast_fu_573_p1;
wire   [32:0] p_Val2_8_fu_577_p2;
wire  signed [15:0] tmp_23_cast_fu_601_p0;
wire  signed [15:0] tmp_30_cast_fu_604_p0;
wire   [19:0] tmp_11_fu_607_p1;
wire   [19:0] tmp_15_fu_615_p1;
wire  signed [15:0] tmp_16_fu_623_p0;
wire   [0:0] tmp_16_fu_623_p2;
wire  signed [15:0] rows_fu_632_p1;
wire   [15:0] tmp_17_fu_627_p2;
wire  signed [15:0] tmp_18_fu_639_p0;
wire   [0:0] tmp_18_fu_639_p2;
wire  signed [15:0] cols_fu_648_p1;
wire   [15:0] tmp_19_fu_643_p2;
wire  signed [16:0] tmp_30_cast_fu_604_p1;
wire  signed [15:0] sx_fu_661_p1;
wire  signed [16:0] tmp_23_cast_fu_601_p1;
wire  signed [15:0] sy_fu_672_p1;
wire   [19:0] p_Val2_13_fu_610_p2;
wire   [25:0] tmp_24_fu_687_p3;
wire   [19:0] p_Val2_14_fu_618_p2;
wire   [25:0] tmp_25_fu_699_p3;
wire   [15:0] i_op_assign_15_cast_fu_711_p1;
wire   [30:0] tmp_29_fu_744_p3;
wire   [30:0] grp_fu_771_p0;
wire   [30:0] tmp_33_fu_775_p3;
wire   [30:0] grp_fu_787_p0;
wire   [0:0] tmp_36_fu_876_p2;
wire   [15:0] ret_V_1_fu_881_p2;
wire   [0:0] tmp_65_fu_869_p3;
wire   [15:0] p_6_fu_886_p3;
wire   [0:0] tmp_38_fu_907_p2;
wire   [15:0] ret_V_3_fu_912_p2;
wire   [0:0] tmp_67_fu_900_p3;
wire   [15:0] p_7_fu_917_p3;
wire   [31:0] tmp_40_fu_934_p3;
wire  signed [32:0] tmp_39_fu_931_p1;
wire  signed [32:0] tmp_76_cast_fu_941_p1;
wire   [31:0] tmp_45_fu_958_p3;
wire  signed [32:0] tmp_43_fu_955_p1;
wire  signed [32:0] tmp_82_cast_fu_965_p1;
wire  signed [16:0] tmp_86_cast_fu_979_p1;
wire  signed [16:0] tmp_88_cast_fu_993_p1;
wire   [15:0] pre_fy_1_sy_fu_1041_p3;
wire   [15:0] sel_tmp6_fu_1047_p3;
wire   [15:0] pre_fx_2_fu_1061_p3;
wire   [15:0] pre_fx_2_sx_fu_1077_p3;
wire   [0:0] col_wr_fu_1068_p2;
wire   [0:0] tmp20_fu_1122_p2;
wire   [0:0] sel_tmp_fu_1126_p2;
wire   [0:0] row_wr_4_fu_1138_p3;
wire   [0:0] tmp21_fu_1150_p2;
wire  signed [16:0] tmp_96_cast_fu_1164_p1;
wire  signed [16:0] tmp_98_cast_fu_1172_p1;
wire  signed [16:0] tmp_100_cast_fu_1180_p1;
wire   [19:0] tmp_42_fu_1228_p3;
wire   [19:0] tmp_47_fu_1242_p3;
wire   [19:0] u_V_fu_1235_p3;
wire   [19:0] v_V_2_fu_1249_p3;
wire  signed [28:0] OP1_V_7_cast_fu_1376_p1;
wire  signed [28:0] OP1_V_9_cast_fu_1385_p1;
wire  signed [19:0] grp_fu_1403_p1;
wire  signed [19:0] grp_fu_1411_p0;
wire   [48:0] tmp_65_cast_fu_1420_p1;
wire   [48:0] tmp_1518_cast_cast_fu_1423_p1;
wire   [49:0] tmp29_cast_fu_1465_p1;
wire   [49:0] tmp_58_fu_1462_p1;
wire   [49:0] p_Val2_26_fu_1468_p2;
wire   [7:0] tmp_1_i_i_fu_1494_p1;
wire   [0:0] tmp_75_fu_1509_p3;
wire   [0:0] tmp_74_fu_1497_p3;
wire   [0:0] tmp_2_i_i_fu_1517_p2;
wire   [0:0] carry_fu_1523_p2;
wire   [0:0] deleted_zeros_fu_1529_p3;
wire   [0:0] tmp_3_i_i_fu_1545_p2;
wire   [0:0] signbit_not_fu_1555_p2;
wire   [0:0] neg_src_not_i_i_fu_1560_p2;
wire   [0:0] p_39_demorgan_i_not_i_fu_1570_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_1565_p2;
wire   [0:0] neg_src_fu_1550_p2;
wire   [0:0] brmerge_i_i_fu_1575_p2;
wire   [7:0] p_mux_i_i_fu_1581_p3;
wire   [7:0] p_i_i_fu_1588_p3;
wire   [7:0] grp_fu_1604_p1;
wire   [7:0] grp_fu_1610_p1;
wire  signed [19:0] grp_fu_1616_p0;
wire   [7:0] grp_fu_1616_p1;
wire   [7:0] grp_fu_1621_p1;
reg    grp_fu_771_ce;
reg    grp_fu_787_ce;
reg    grp_fu_819_ce;
reg    grp_fu_828_ce;
reg    grp_fu_1358_ce;
reg    grp_fu_1370_ce;
reg    grp_fu_1388_ce;
reg    grp_fu_1403_ce;
reg    grp_fu_1411_ce;
reg    grp_fu_1604_ce;
reg    grp_fu_1610_ce;
reg    grp_fu_1616_ce;
reg    grp_fu_1621_ce;
reg   [58:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [27:0] grp_fu_1604_p10;
wire   [27:0] grp_fu_1610_p10;
wire   [27:0] grp_fu_1616_p10;
wire   [27:0] grp_fu_1621_p10;
wire   [31:0] grp_fu_787_p00;
reg    ap_condition_433;
reg    ap_condition_3106;
reg    ap_condition_3114;
reg    ap_condition_1468;

// power-on initialization
initial begin
#0 ap_CS_fsm = 59'd1;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
end

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
k_buf_val_val_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_address0),
    .ce0(k_buf_val_val_0_0_ce0),
    .q0(k_buf_val_val_0_0_q0),
    .address1(k_buf_val_val_0_0_address1),
    .ce1(k_buf_val_val_0_0_ce1),
    .we1(k_buf_val_val_0_0_we1),
    .d1(k_buf_val_val_0_0_d1),
    .q1(k_buf_val_val_0_0_q1)
);

Resize_opr_linearcud #(
    .DataWidth( 8 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
k_buf_val_val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_address0),
    .ce0(k_buf_val_val_1_0_ce0),
    .q0(k_buf_val_val_1_0_q0),
    .address1(k_buf_val_val_1_0_address1),
    .ce1(k_buf_val_val_1_0_ce1),
    .we1(k_buf_val_val_1_0_we1),
    .d1(win_val_1_val_0_0_reg_2182)
);

resize_hls_axis_sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
resize_hls_axis_sdEe_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_378_p0),
    .din1(tmp_2_fu_358_p3),
    .ce(1'b1),
    .dout(grp_fu_378_p2)
);

resize_hls_axis_sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
resize_hls_axis_sdEe_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_404_p0),
    .din1(tmp_s_fu_384_p3),
    .ce(1'b1),
    .dout(grp_fu_404_p2)
);

resize_hls_axis_ueOg #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
resize_hls_axis_ueOg_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_771_p0),
    .din1(row_rate_V_reg_1751),
    .ce(grp_fu_771_ce),
    .dout(grp_fu_771_p2)
);

resize_hls_axis_ueOg #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
resize_hls_axis_ueOg_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_787_p0),
    .din1(col_rate_V_reg_1765),
    .ce(grp_fu_787_ce),
    .dout(grp_fu_787_p2)
);

resize_hls_axis_mfYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resize_hls_axis_mfYi_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(row_rate_V_reg_1751),
    .din1(ap_phi_reg_pp0_iter36_dy_reg_325),
    .ce(grp_fu_819_ce),
    .dout(grp_fu_819_p2)
);

resize_hls_axis_mfYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
resize_hls_axis_mfYi_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(col_rate_V_reg_1765),
    .din1(ap_phi_reg_pp0_iter36_dx_reg_334),
    .ce(grp_fu_828_ce),
    .dout(grp_fu_828_p2)
);

resize_hls_axis_mg8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
resize_hls_axis_mg8j_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_reg_2255),
    .din1(v1_V_reg_2197_pp0_iter51_reg),
    .ce(grp_fu_1358_ce),
    .dout(grp_fu_1358_p2)
);

resize_hls_axis_mg8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
resize_hls_axis_mg8j_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_1_reg_2260),
    .din1(p_u_V_reg_2203_pp0_iter51_reg),
    .ce(grp_fu_1370_ce),
    .dout(grp_fu_1370_p2)
);

resize_hls_axis_mg8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
resize_hls_axis_mg8j_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_3_reg_2291),
    .din1(v_V_reg_2209_pp0_iter52_reg),
    .ce(grp_fu_1388_ce),
    .dout(grp_fu_1388_p2)
);

resize_hls_axis_mg8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
resize_hls_axis_mg8j_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_2_reg_2285_pp0_iter53_reg),
    .din1(grp_fu_1403_p1),
    .ce(grp_fu_1403_ce),
    .dout(grp_fu_1403_p2)
);

resize_hls_axis_mhbi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 48 ))
resize_hls_axis_mhbi_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1411_p0),
    .din1(p_Val2_27_reg_2309),
    .ce(grp_fu_1411_ce),
    .dout(grp_fu_1411_p2)
);

resize_hls_axis_mibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
resize_hls_axis_mibs_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(u1_V_reg_2192),
    .din1(grp_fu_1604_p1),
    .ce(grp_fu_1604_ce),
    .dout(grp_fu_1604_p2)
);

resize_hls_axis_mibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
resize_hls_axis_mibs_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v1_V_reg_2197),
    .din1(grp_fu_1610_p1),
    .ce(grp_fu_1610_ce),
    .dout(grp_fu_1610_p2)
);

resize_hls_axis_mibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
resize_hls_axis_mibs_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1616_p0),
    .din1(grp_fu_1616_p1),
    .ce(grp_fu_1616_ce),
    .dout(grp_fu_1616_p2)
);

resize_hls_axis_mibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
resize_hls_axis_mibs_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_u_V_reg_2203_pp0_iter49_reg),
    .din1(grp_fu_1621_p1),
    .ce(grp_fu_1621_ce),
    .dout(grp_fu_1621_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((tmp_30_fu_760_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state57) & (tmp_26_fu_715_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter49_state107)) begin
                ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter48;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end else if (((1'b1 == ap_CS_fsm_state57) & (tmp_26_fu_715_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter63 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_433)) begin
        if (((tmp_22_reg_1846 == 1'd0) & (tmp_30_fu_760_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_dy_reg_325 <= tmp_27_reg_1877;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_dy_reg_325 <= ap_phi_reg_pp0_iter0_dy_reg_325;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        if (((tmp_23_reg_1851 == 1'd0) & (tmp_30_reg_1905_pp0_iter34_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter36_dx_reg_334 <= tmp_35_fu_807_p2;
        end else if (((tmp_30_reg_1905_pp0_iter34_reg == 1'd1) & (tmp_23_reg_1851 == 1'd1))) begin
            ap_phi_reg_pp0_iter36_dx_reg_334 <= tmp_64_fu_812_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter36_dx_reg_334 <= ap_phi_reg_pp0_iter35_dx_reg_334;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        if (((tmp_30_reg_1905_pp0_iter34_reg == 1'd1) & (tmp_22_reg_1846 == 1'd1))) begin
            ap_phi_reg_pp0_iter36_dy_reg_325 <= tmp_63_fu_804_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter36_dy_reg_325 <= ap_phi_reg_pp0_iter35_dy_reg_325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        p_Val2_11_reg_303 <= i_reg_1872;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        p_Val2_11_reg_303 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_fu_760_p2 == 1'd1))) begin
        p_Val2_12_reg_314 <= j_fu_765_p2;
    end else if (((1'b1 == ap_CS_fsm_state57) & (tmp_26_fu_715_p2 == 1'd1))) begin
        p_Val2_12_reg_314 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (tmp_30_reg_1905_pp0_iter43_reg == 1'd1))) begin
        pre_fx_fu_180 <= pre_fx_5_fu_1083_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fx_fu_180 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (tmp_30_reg_1905_pp0_iter43_reg == 1'd1))) begin
        pre_fy_fu_184 <= pre_fy_5_fu_1054_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fy_fu_184 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (tmp_30_reg_1905_pp0_iter44_reg == 1'd1))) begin
        row_rd_fu_176 <= row_rd_5_fu_1131_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_rd_fu_176 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (tmp_30_reg_1905_pp0_iter44_reg == 1'd1))) begin
        row_wr_fu_172 <= row_wr_3_fu_1143_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_wr_fu_172 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1468)) begin
        if ((1'b1 == ap_condition_3114)) begin
            win_val_0_val_1_0_fu_192 <= tmp_77_reg_2166_pp0_iter48_reg;
        end else if (((tmp_54_reg_2133_pp0_iter48_reg == 1'd0) & (row_rd_5_reg_2125_pp0_iter48_reg == 1'd1))) begin
            win_val_0_val_1_0_fu_192 <= win_val_1_val_0_0_reg_2182_pp0_iter48_reg;
        end else if ((row_rd_5_reg_2125_pp0_iter48_reg == 1'd0)) begin
            win_val_0_val_1_0_fu_192 <= win_val_0_val_0_0_reg_2214;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (col_rd_2_fu_1154_p2 == 1'd1) & (tmp_30_reg_1905_pp0_iter44_reg == 1'd1))) begin
        x_fu_188 <= x_1_fu_1188_p2;
    end else if (((col_rd_2_fu_1154_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (tmp_30_reg_1905_pp0_iter44_reg == 1'd1))) begin
        x_fu_188 <= x_2_fu_1115_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_fu_188 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_2145_pp0_iter52_reg == 1'd1))) begin
        OP2_V_6_reg_2297[47 : 2] <= OP2_V_6_fu_1379_p1[47 : 2];
        p_Val2_27_reg_2309 <= p_Val2_27_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_2145_pp0_iter48_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter48_reg == 1'd1))) begin
        OP2_V_reg_2219[27 : 2] <= OP2_V_fu_1321_p1[27 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_2145_pp0_iter60_reg == 1'd1))) begin
        Range1_all_ones_reg_2388 <= Range1_all_ones_fu_1484_p2;
        Range1_all_zeros_reg_2394 <= Range1_all_zeros_fu_1489_p2;
        p_Val2_28_reg_2383 <= {{p_Val2_26_fu_1468_p2[43:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_dx_reg_334 <= ap_phi_reg_pp0_iter9_dx_reg_334;
        ap_phi_reg_pp0_iter10_dy_reg_325 <= ap_phi_reg_pp0_iter9_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_dx_reg_334 <= ap_phi_reg_pp0_iter10_dx_reg_334;
        ap_phi_reg_pp0_iter11_dy_reg_325 <= ap_phi_reg_pp0_iter10_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_dx_reg_334 <= ap_phi_reg_pp0_iter11_dx_reg_334;
        ap_phi_reg_pp0_iter12_dy_reg_325 <= ap_phi_reg_pp0_iter11_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_dx_reg_334 <= ap_phi_reg_pp0_iter12_dx_reg_334;
        ap_phi_reg_pp0_iter13_dy_reg_325 <= ap_phi_reg_pp0_iter12_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_dx_reg_334 <= ap_phi_reg_pp0_iter13_dx_reg_334;
        ap_phi_reg_pp0_iter14_dy_reg_325 <= ap_phi_reg_pp0_iter13_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_dx_reg_334 <= ap_phi_reg_pp0_iter14_dx_reg_334;
        ap_phi_reg_pp0_iter15_dy_reg_325 <= ap_phi_reg_pp0_iter14_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_dx_reg_334 <= ap_phi_reg_pp0_iter15_dx_reg_334;
        ap_phi_reg_pp0_iter16_dy_reg_325 <= ap_phi_reg_pp0_iter15_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_dx_reg_334 <= ap_phi_reg_pp0_iter16_dx_reg_334;
        ap_phi_reg_pp0_iter17_dy_reg_325 <= ap_phi_reg_pp0_iter16_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_dx_reg_334 <= ap_phi_reg_pp0_iter17_dx_reg_334;
        ap_phi_reg_pp0_iter18_dy_reg_325 <= ap_phi_reg_pp0_iter17_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_dx_reg_334 <= ap_phi_reg_pp0_iter18_dx_reg_334;
        ap_phi_reg_pp0_iter19_dy_reg_325 <= ap_phi_reg_pp0_iter18_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_dx_reg_334 <= ap_phi_reg_pp0_iter0_dx_reg_334;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_dx_reg_334 <= ap_phi_reg_pp0_iter19_dx_reg_334;
        ap_phi_reg_pp0_iter20_dy_reg_325 <= ap_phi_reg_pp0_iter19_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_dx_reg_334 <= ap_phi_reg_pp0_iter20_dx_reg_334;
        ap_phi_reg_pp0_iter21_dy_reg_325 <= ap_phi_reg_pp0_iter20_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_dx_reg_334 <= ap_phi_reg_pp0_iter21_dx_reg_334;
        ap_phi_reg_pp0_iter22_dy_reg_325 <= ap_phi_reg_pp0_iter21_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_dx_reg_334 <= ap_phi_reg_pp0_iter22_dx_reg_334;
        ap_phi_reg_pp0_iter23_dy_reg_325 <= ap_phi_reg_pp0_iter22_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_dx_reg_334 <= ap_phi_reg_pp0_iter23_dx_reg_334;
        ap_phi_reg_pp0_iter24_dy_reg_325 <= ap_phi_reg_pp0_iter23_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_dx_reg_334 <= ap_phi_reg_pp0_iter24_dx_reg_334;
        ap_phi_reg_pp0_iter25_dy_reg_325 <= ap_phi_reg_pp0_iter24_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_dx_reg_334 <= ap_phi_reg_pp0_iter25_dx_reg_334;
        ap_phi_reg_pp0_iter26_dy_reg_325 <= ap_phi_reg_pp0_iter25_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_dx_reg_334 <= ap_phi_reg_pp0_iter26_dx_reg_334;
        ap_phi_reg_pp0_iter27_dy_reg_325 <= ap_phi_reg_pp0_iter26_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_dx_reg_334 <= ap_phi_reg_pp0_iter27_dx_reg_334;
        ap_phi_reg_pp0_iter28_dy_reg_325 <= ap_phi_reg_pp0_iter27_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_dx_reg_334 <= ap_phi_reg_pp0_iter28_dx_reg_334;
        ap_phi_reg_pp0_iter29_dy_reg_325 <= ap_phi_reg_pp0_iter28_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_dx_reg_334 <= ap_phi_reg_pp0_iter1_dx_reg_334;
        ap_phi_reg_pp0_iter2_dy_reg_325 <= ap_phi_reg_pp0_iter1_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_dx_reg_334 <= ap_phi_reg_pp0_iter29_dx_reg_334;
        ap_phi_reg_pp0_iter30_dy_reg_325 <= ap_phi_reg_pp0_iter29_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_dx_reg_334 <= ap_phi_reg_pp0_iter30_dx_reg_334;
        ap_phi_reg_pp0_iter31_dy_reg_325 <= ap_phi_reg_pp0_iter30_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_dx_reg_334 <= ap_phi_reg_pp0_iter31_dx_reg_334;
        ap_phi_reg_pp0_iter32_dy_reg_325 <= ap_phi_reg_pp0_iter31_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_dx_reg_334 <= ap_phi_reg_pp0_iter32_dx_reg_334;
        ap_phi_reg_pp0_iter33_dy_reg_325 <= ap_phi_reg_pp0_iter32_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_dx_reg_334 <= ap_phi_reg_pp0_iter33_dx_reg_334;
        ap_phi_reg_pp0_iter34_dy_reg_325 <= ap_phi_reg_pp0_iter33_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_dx_reg_334 <= ap_phi_reg_pp0_iter34_dx_reg_334;
        ap_phi_reg_pp0_iter35_dy_reg_325 <= ap_phi_reg_pp0_iter34_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_dx_reg_334 <= ap_phi_reg_pp0_iter2_dx_reg_334;
        ap_phi_reg_pp0_iter3_dy_reg_325 <= ap_phi_reg_pp0_iter2_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_dx_reg_334 <= ap_phi_reg_pp0_iter3_dx_reg_334;
        ap_phi_reg_pp0_iter4_dy_reg_325 <= ap_phi_reg_pp0_iter3_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_dx_reg_334 <= ap_phi_reg_pp0_iter4_dx_reg_334;
        ap_phi_reg_pp0_iter5_dy_reg_325 <= ap_phi_reg_pp0_iter4_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_dx_reg_334 <= ap_phi_reg_pp0_iter5_dx_reg_334;
        ap_phi_reg_pp0_iter6_dy_reg_325 <= ap_phi_reg_pp0_iter5_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_dx_reg_334 <= ap_phi_reg_pp0_iter6_dx_reg_334;
        ap_phi_reg_pp0_iter7_dy_reg_325 <= ap_phi_reg_pp0_iter6_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_dx_reg_334 <= ap_phi_reg_pp0_iter7_dx_reg_334;
        ap_phi_reg_pp0_iter8_dy_reg_325 <= ap_phi_reg_pp0_iter7_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_dx_reg_334 <= ap_phi_reg_pp0_iter8_dx_reg_334;
        ap_phi_reg_pp0_iter9_dy_reg_325 <= ap_phi_reg_pp0_iter8_dy_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter44_reg == 1'd1))) begin
        brmerge_demorgan_reg_2145 <= brmerge_demorgan_fu_1199_p2;
        col_rd_2_reg_2129 <= col_rd_2_fu_1154_p2;
        row_rd_5_reg_2125 <= row_rd_5_fu_1131_p3;
        x_2_reg_2120 <= x_2_fu_1115_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        brmerge_demorgan_reg_2145_pp0_iter46_reg <= brmerge_demorgan_reg_2145;
        brmerge_demorgan_reg_2145_pp0_iter47_reg <= brmerge_demorgan_reg_2145_pp0_iter46_reg;
        brmerge_demorgan_reg_2145_pp0_iter48_reg <= brmerge_demorgan_reg_2145_pp0_iter47_reg;
        brmerge_demorgan_reg_2145_pp0_iter49_reg <= brmerge_demorgan_reg_2145_pp0_iter48_reg;
        brmerge_demorgan_reg_2145_pp0_iter50_reg <= brmerge_demorgan_reg_2145_pp0_iter49_reg;
        brmerge_demorgan_reg_2145_pp0_iter51_reg <= brmerge_demorgan_reg_2145_pp0_iter50_reg;
        brmerge_demorgan_reg_2145_pp0_iter52_reg <= brmerge_demorgan_reg_2145_pp0_iter51_reg;
        brmerge_demorgan_reg_2145_pp0_iter53_reg <= brmerge_demorgan_reg_2145_pp0_iter52_reg;
        brmerge_demorgan_reg_2145_pp0_iter54_reg <= brmerge_demorgan_reg_2145_pp0_iter53_reg;
        brmerge_demorgan_reg_2145_pp0_iter55_reg <= brmerge_demorgan_reg_2145_pp0_iter54_reg;
        brmerge_demorgan_reg_2145_pp0_iter56_reg <= brmerge_demorgan_reg_2145_pp0_iter55_reg;
        brmerge_demorgan_reg_2145_pp0_iter57_reg <= brmerge_demorgan_reg_2145_pp0_iter56_reg;
        brmerge_demorgan_reg_2145_pp0_iter58_reg <= brmerge_demorgan_reg_2145_pp0_iter57_reg;
        brmerge_demorgan_reg_2145_pp0_iter59_reg <= brmerge_demorgan_reg_2145_pp0_iter58_reg;
        brmerge_demorgan_reg_2145_pp0_iter60_reg <= brmerge_demorgan_reg_2145_pp0_iter59_reg;
        brmerge_demorgan_reg_2145_pp0_iter61_reg <= brmerge_demorgan_reg_2145_pp0_iter60_reg;
        brmerge_demorgan_reg_2145_pp0_iter62_reg <= brmerge_demorgan_reg_2145_pp0_iter61_reg;
        col_rd_2_reg_2129_pp0_iter46_reg <= col_rd_2_reg_2129;
        col_rd_2_reg_2129_pp0_iter47_reg <= col_rd_2_reg_2129_pp0_iter46_reg;
        col_rd_2_reg_2129_pp0_iter48_reg <= col_rd_2_reg_2129_pp0_iter47_reg;
        col_wr_1_reg_1931_pp0_iter10_reg <= col_wr_1_reg_1931_pp0_iter9_reg;
        col_wr_1_reg_1931_pp0_iter11_reg <= col_wr_1_reg_1931_pp0_iter10_reg;
        col_wr_1_reg_1931_pp0_iter12_reg <= col_wr_1_reg_1931_pp0_iter11_reg;
        col_wr_1_reg_1931_pp0_iter13_reg <= col_wr_1_reg_1931_pp0_iter12_reg;
        col_wr_1_reg_1931_pp0_iter14_reg <= col_wr_1_reg_1931_pp0_iter13_reg;
        col_wr_1_reg_1931_pp0_iter15_reg <= col_wr_1_reg_1931_pp0_iter14_reg;
        col_wr_1_reg_1931_pp0_iter16_reg <= col_wr_1_reg_1931_pp0_iter15_reg;
        col_wr_1_reg_1931_pp0_iter17_reg <= col_wr_1_reg_1931_pp0_iter16_reg;
        col_wr_1_reg_1931_pp0_iter18_reg <= col_wr_1_reg_1931_pp0_iter17_reg;
        col_wr_1_reg_1931_pp0_iter19_reg <= col_wr_1_reg_1931_pp0_iter18_reg;
        col_wr_1_reg_1931_pp0_iter20_reg <= col_wr_1_reg_1931_pp0_iter19_reg;
        col_wr_1_reg_1931_pp0_iter21_reg <= col_wr_1_reg_1931_pp0_iter20_reg;
        col_wr_1_reg_1931_pp0_iter22_reg <= col_wr_1_reg_1931_pp0_iter21_reg;
        col_wr_1_reg_1931_pp0_iter23_reg <= col_wr_1_reg_1931_pp0_iter22_reg;
        col_wr_1_reg_1931_pp0_iter24_reg <= col_wr_1_reg_1931_pp0_iter23_reg;
        col_wr_1_reg_1931_pp0_iter25_reg <= col_wr_1_reg_1931_pp0_iter24_reg;
        col_wr_1_reg_1931_pp0_iter26_reg <= col_wr_1_reg_1931_pp0_iter25_reg;
        col_wr_1_reg_1931_pp0_iter27_reg <= col_wr_1_reg_1931_pp0_iter26_reg;
        col_wr_1_reg_1931_pp0_iter28_reg <= col_wr_1_reg_1931_pp0_iter27_reg;
        col_wr_1_reg_1931_pp0_iter29_reg <= col_wr_1_reg_1931_pp0_iter28_reg;
        col_wr_1_reg_1931_pp0_iter2_reg <= col_wr_1_reg_1931_pp0_iter1_reg;
        col_wr_1_reg_1931_pp0_iter30_reg <= col_wr_1_reg_1931_pp0_iter29_reg;
        col_wr_1_reg_1931_pp0_iter31_reg <= col_wr_1_reg_1931_pp0_iter30_reg;
        col_wr_1_reg_1931_pp0_iter32_reg <= col_wr_1_reg_1931_pp0_iter31_reg;
        col_wr_1_reg_1931_pp0_iter33_reg <= col_wr_1_reg_1931_pp0_iter32_reg;
        col_wr_1_reg_1931_pp0_iter34_reg <= col_wr_1_reg_1931_pp0_iter33_reg;
        col_wr_1_reg_1931_pp0_iter35_reg <= col_wr_1_reg_1931_pp0_iter34_reg;
        col_wr_1_reg_1931_pp0_iter36_reg <= col_wr_1_reg_1931_pp0_iter35_reg;
        col_wr_1_reg_1931_pp0_iter37_reg <= col_wr_1_reg_1931_pp0_iter36_reg;
        col_wr_1_reg_1931_pp0_iter38_reg <= col_wr_1_reg_1931_pp0_iter37_reg;
        col_wr_1_reg_1931_pp0_iter39_reg <= col_wr_1_reg_1931_pp0_iter38_reg;
        col_wr_1_reg_1931_pp0_iter3_reg <= col_wr_1_reg_1931_pp0_iter2_reg;
        col_wr_1_reg_1931_pp0_iter40_reg <= col_wr_1_reg_1931_pp0_iter39_reg;
        col_wr_1_reg_1931_pp0_iter41_reg <= col_wr_1_reg_1931_pp0_iter40_reg;
        col_wr_1_reg_1931_pp0_iter42_reg <= col_wr_1_reg_1931_pp0_iter41_reg;
        col_wr_1_reg_1931_pp0_iter43_reg <= col_wr_1_reg_1931_pp0_iter42_reg;
        col_wr_1_reg_1931_pp0_iter4_reg <= col_wr_1_reg_1931_pp0_iter3_reg;
        col_wr_1_reg_1931_pp0_iter5_reg <= col_wr_1_reg_1931_pp0_iter4_reg;
        col_wr_1_reg_1931_pp0_iter6_reg <= col_wr_1_reg_1931_pp0_iter5_reg;
        col_wr_1_reg_1931_pp0_iter7_reg <= col_wr_1_reg_1931_pp0_iter6_reg;
        col_wr_1_reg_1931_pp0_iter8_reg <= col_wr_1_reg_1931_pp0_iter7_reg;
        col_wr_1_reg_1931_pp0_iter9_reg <= col_wr_1_reg_1931_pp0_iter8_reg;
        i_op_assign_cast_reg_1899_pp0_iter10_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter9_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter11_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter10_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter12_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter11_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter13_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter12_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter14_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter13_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter15_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter14_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter16_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter15_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter17_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter16_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter18_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter17_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter19_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter18_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter20_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter19_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter21_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter20_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter22_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter21_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter23_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter22_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter24_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter23_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter25_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter24_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter26_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter25_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter27_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter26_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter28_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter27_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter29_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter28_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter2_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter1_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter30_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter29_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter31_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter30_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter32_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter31_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter33_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter32_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter34_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter33_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter35_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter34_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter36_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter35_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter37_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter36_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter38_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter37_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter39_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter38_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter3_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter2_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter40_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter39_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter41_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter40_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter42_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter41_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter4_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter3_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter5_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter4_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter6_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter5_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter7_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter6_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter8_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter7_reg[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter9_reg[14 : 0] <= i_op_assign_cast_reg_1899_pp0_iter8_reg[14 : 0];
        p_Val2_2_reg_1987_pp0_iter42_reg <= p_Val2_2_reg_1987;
        p_Val2_3_reg_1981_pp0_iter42_reg <= p_Val2_3_reg_1981;
        p_Val2_44_cast_reg_2360_pp0_iter61_reg <= p_Val2_44_cast_reg_2360;
        p_u_V_reg_2203_pp0_iter49_reg[19 : 2] <= p_u_V_reg_2203[19 : 2];
        p_u_V_reg_2203_pp0_iter50_reg[19 : 2] <= p_u_V_reg_2203_pp0_iter49_reg[19 : 2];
        p_u_V_reg_2203_pp0_iter51_reg[19 : 2] <= p_u_V_reg_2203_pp0_iter50_reg[19 : 2];
        pre_fx_1_reg_2056_pp0_iter44_reg <= pre_fx_1_reg_2056;
        r_V_2_reg_2285_pp0_iter53_reg <= r_V_2_reg_2285;
        row_rd_5_reg_2125_pp0_iter46_reg <= row_rd_5_reg_2125;
        row_rd_5_reg_2125_pp0_iter47_reg <= row_rd_5_reg_2125_pp0_iter46_reg;
        row_rd_5_reg_2125_pp0_iter48_reg <= row_rd_5_reg_2125_pp0_iter47_reg;
        sel_tmp5_reg_2078_pp0_iter44_reg <= sel_tmp5_reg_2078;
        signbit_reg_2365_pp0_iter61_reg <= signbit_reg_2365;
        signbit_reg_2365_pp0_iter62_reg <= signbit_reg_2365_pp0_iter61_reg;
        sy_4_reg_2070_pp0_iter44_reg <= sy_4_reg_2070;
        tmp23_reg_2334_pp0_iter59_reg <= tmp23_reg_2334;
        tmp_30_reg_1905_pp0_iter10_reg <= tmp_30_reg_1905_pp0_iter9_reg;
        tmp_30_reg_1905_pp0_iter11_reg <= tmp_30_reg_1905_pp0_iter10_reg;
        tmp_30_reg_1905_pp0_iter12_reg <= tmp_30_reg_1905_pp0_iter11_reg;
        tmp_30_reg_1905_pp0_iter13_reg <= tmp_30_reg_1905_pp0_iter12_reg;
        tmp_30_reg_1905_pp0_iter14_reg <= tmp_30_reg_1905_pp0_iter13_reg;
        tmp_30_reg_1905_pp0_iter15_reg <= tmp_30_reg_1905_pp0_iter14_reg;
        tmp_30_reg_1905_pp0_iter16_reg <= tmp_30_reg_1905_pp0_iter15_reg;
        tmp_30_reg_1905_pp0_iter17_reg <= tmp_30_reg_1905_pp0_iter16_reg;
        tmp_30_reg_1905_pp0_iter18_reg <= tmp_30_reg_1905_pp0_iter17_reg;
        tmp_30_reg_1905_pp0_iter19_reg <= tmp_30_reg_1905_pp0_iter18_reg;
        tmp_30_reg_1905_pp0_iter20_reg <= tmp_30_reg_1905_pp0_iter19_reg;
        tmp_30_reg_1905_pp0_iter21_reg <= tmp_30_reg_1905_pp0_iter20_reg;
        tmp_30_reg_1905_pp0_iter22_reg <= tmp_30_reg_1905_pp0_iter21_reg;
        tmp_30_reg_1905_pp0_iter23_reg <= tmp_30_reg_1905_pp0_iter22_reg;
        tmp_30_reg_1905_pp0_iter24_reg <= tmp_30_reg_1905_pp0_iter23_reg;
        tmp_30_reg_1905_pp0_iter25_reg <= tmp_30_reg_1905_pp0_iter24_reg;
        tmp_30_reg_1905_pp0_iter26_reg <= tmp_30_reg_1905_pp0_iter25_reg;
        tmp_30_reg_1905_pp0_iter27_reg <= tmp_30_reg_1905_pp0_iter26_reg;
        tmp_30_reg_1905_pp0_iter28_reg <= tmp_30_reg_1905_pp0_iter27_reg;
        tmp_30_reg_1905_pp0_iter29_reg <= tmp_30_reg_1905_pp0_iter28_reg;
        tmp_30_reg_1905_pp0_iter2_reg <= tmp_30_reg_1905_pp0_iter1_reg;
        tmp_30_reg_1905_pp0_iter30_reg <= tmp_30_reg_1905_pp0_iter29_reg;
        tmp_30_reg_1905_pp0_iter31_reg <= tmp_30_reg_1905_pp0_iter30_reg;
        tmp_30_reg_1905_pp0_iter32_reg <= tmp_30_reg_1905_pp0_iter31_reg;
        tmp_30_reg_1905_pp0_iter33_reg <= tmp_30_reg_1905_pp0_iter32_reg;
        tmp_30_reg_1905_pp0_iter34_reg <= tmp_30_reg_1905_pp0_iter33_reg;
        tmp_30_reg_1905_pp0_iter35_reg <= tmp_30_reg_1905_pp0_iter34_reg;
        tmp_30_reg_1905_pp0_iter36_reg <= tmp_30_reg_1905_pp0_iter35_reg;
        tmp_30_reg_1905_pp0_iter37_reg <= tmp_30_reg_1905_pp0_iter36_reg;
        tmp_30_reg_1905_pp0_iter38_reg <= tmp_30_reg_1905_pp0_iter37_reg;
        tmp_30_reg_1905_pp0_iter39_reg <= tmp_30_reg_1905_pp0_iter38_reg;
        tmp_30_reg_1905_pp0_iter3_reg <= tmp_30_reg_1905_pp0_iter2_reg;
        tmp_30_reg_1905_pp0_iter40_reg <= tmp_30_reg_1905_pp0_iter39_reg;
        tmp_30_reg_1905_pp0_iter41_reg <= tmp_30_reg_1905_pp0_iter40_reg;
        tmp_30_reg_1905_pp0_iter42_reg <= tmp_30_reg_1905_pp0_iter41_reg;
        tmp_30_reg_1905_pp0_iter43_reg <= tmp_30_reg_1905_pp0_iter42_reg;
        tmp_30_reg_1905_pp0_iter44_reg <= tmp_30_reg_1905_pp0_iter43_reg;
        tmp_30_reg_1905_pp0_iter45_reg <= tmp_30_reg_1905_pp0_iter44_reg;
        tmp_30_reg_1905_pp0_iter46_reg <= tmp_30_reg_1905_pp0_iter45_reg;
        tmp_30_reg_1905_pp0_iter47_reg <= tmp_30_reg_1905_pp0_iter46_reg;
        tmp_30_reg_1905_pp0_iter48_reg <= tmp_30_reg_1905_pp0_iter47_reg;
        tmp_30_reg_1905_pp0_iter4_reg <= tmp_30_reg_1905_pp0_iter3_reg;
        tmp_30_reg_1905_pp0_iter5_reg <= tmp_30_reg_1905_pp0_iter4_reg;
        tmp_30_reg_1905_pp0_iter6_reg <= tmp_30_reg_1905_pp0_iter5_reg;
        tmp_30_reg_1905_pp0_iter7_reg <= tmp_30_reg_1905_pp0_iter6_reg;
        tmp_30_reg_1905_pp0_iter8_reg <= tmp_30_reg_1905_pp0_iter7_reg;
        tmp_30_reg_1905_pp0_iter9_reg <= tmp_30_reg_1905_pp0_iter8_reg;
        tmp_41_reg_2090_pp0_iter45_reg <= tmp_41_reg_2090;
        tmp_41_reg_2090_pp0_iter46_reg <= tmp_41_reg_2090_pp0_iter45_reg;
        tmp_41_reg_2090_pp0_iter47_reg <= tmp_41_reg_2090_pp0_iter46_reg;
        tmp_46_reg_2095_pp0_iter45_reg <= tmp_46_reg_2095;
        tmp_46_reg_2095_pp0_iter46_reg <= tmp_46_reg_2095_pp0_iter45_reg;
        tmp_46_reg_2095_pp0_iter47_reg <= tmp_46_reg_2095_pp0_iter46_reg;
        tmp_48_reg_2051_pp0_iter44_reg <= tmp_48_reg_2051;
        tmp_48_reg_2051_pp0_iter45_reg <= tmp_48_reg_2051_pp0_iter44_reg;
        tmp_48_reg_2051_pp0_iter46_reg <= tmp_48_reg_2051_pp0_iter45_reg;
        tmp_48_reg_2051_pp0_iter47_reg <= tmp_48_reg_2051_pp0_iter46_reg;
        tmp_50_reg_2065_pp0_iter44_reg <= tmp_50_reg_2065;
        tmp_50_reg_2065_pp0_iter45_reg <= tmp_50_reg_2065_pp0_iter44_reg;
        tmp_50_reg_2065_pp0_iter46_reg <= tmp_50_reg_2065_pp0_iter45_reg;
        tmp_50_reg_2065_pp0_iter47_reg <= tmp_50_reg_2065_pp0_iter46_reg;
        tmp_51_reg_1919_pp0_iter10_reg <= tmp_51_reg_1919_pp0_iter9_reg;
        tmp_51_reg_1919_pp0_iter11_reg <= tmp_51_reg_1919_pp0_iter10_reg;
        tmp_51_reg_1919_pp0_iter12_reg <= tmp_51_reg_1919_pp0_iter11_reg;
        tmp_51_reg_1919_pp0_iter13_reg <= tmp_51_reg_1919_pp0_iter12_reg;
        tmp_51_reg_1919_pp0_iter14_reg <= tmp_51_reg_1919_pp0_iter13_reg;
        tmp_51_reg_1919_pp0_iter15_reg <= tmp_51_reg_1919_pp0_iter14_reg;
        tmp_51_reg_1919_pp0_iter16_reg <= tmp_51_reg_1919_pp0_iter15_reg;
        tmp_51_reg_1919_pp0_iter17_reg <= tmp_51_reg_1919_pp0_iter16_reg;
        tmp_51_reg_1919_pp0_iter18_reg <= tmp_51_reg_1919_pp0_iter17_reg;
        tmp_51_reg_1919_pp0_iter19_reg <= tmp_51_reg_1919_pp0_iter18_reg;
        tmp_51_reg_1919_pp0_iter20_reg <= tmp_51_reg_1919_pp0_iter19_reg;
        tmp_51_reg_1919_pp0_iter21_reg <= tmp_51_reg_1919_pp0_iter20_reg;
        tmp_51_reg_1919_pp0_iter22_reg <= tmp_51_reg_1919_pp0_iter21_reg;
        tmp_51_reg_1919_pp0_iter23_reg <= tmp_51_reg_1919_pp0_iter22_reg;
        tmp_51_reg_1919_pp0_iter24_reg <= tmp_51_reg_1919_pp0_iter23_reg;
        tmp_51_reg_1919_pp0_iter25_reg <= tmp_51_reg_1919_pp0_iter24_reg;
        tmp_51_reg_1919_pp0_iter26_reg <= tmp_51_reg_1919_pp0_iter25_reg;
        tmp_51_reg_1919_pp0_iter27_reg <= tmp_51_reg_1919_pp0_iter26_reg;
        tmp_51_reg_1919_pp0_iter28_reg <= tmp_51_reg_1919_pp0_iter27_reg;
        tmp_51_reg_1919_pp0_iter29_reg <= tmp_51_reg_1919_pp0_iter28_reg;
        tmp_51_reg_1919_pp0_iter2_reg <= tmp_51_reg_1919_pp0_iter1_reg;
        tmp_51_reg_1919_pp0_iter30_reg <= tmp_51_reg_1919_pp0_iter29_reg;
        tmp_51_reg_1919_pp0_iter31_reg <= tmp_51_reg_1919_pp0_iter30_reg;
        tmp_51_reg_1919_pp0_iter32_reg <= tmp_51_reg_1919_pp0_iter31_reg;
        tmp_51_reg_1919_pp0_iter33_reg <= tmp_51_reg_1919_pp0_iter32_reg;
        tmp_51_reg_1919_pp0_iter34_reg <= tmp_51_reg_1919_pp0_iter33_reg;
        tmp_51_reg_1919_pp0_iter35_reg <= tmp_51_reg_1919_pp0_iter34_reg;
        tmp_51_reg_1919_pp0_iter36_reg <= tmp_51_reg_1919_pp0_iter35_reg;
        tmp_51_reg_1919_pp0_iter37_reg <= tmp_51_reg_1919_pp0_iter36_reg;
        tmp_51_reg_1919_pp0_iter38_reg <= tmp_51_reg_1919_pp0_iter37_reg;
        tmp_51_reg_1919_pp0_iter39_reg <= tmp_51_reg_1919_pp0_iter38_reg;
        tmp_51_reg_1919_pp0_iter3_reg <= tmp_51_reg_1919_pp0_iter2_reg;
        tmp_51_reg_1919_pp0_iter40_reg <= tmp_51_reg_1919_pp0_iter39_reg;
        tmp_51_reg_1919_pp0_iter41_reg <= tmp_51_reg_1919_pp0_iter40_reg;
        tmp_51_reg_1919_pp0_iter42_reg <= tmp_51_reg_1919_pp0_iter41_reg;
        tmp_51_reg_1919_pp0_iter43_reg <= tmp_51_reg_1919_pp0_iter42_reg;
        tmp_51_reg_1919_pp0_iter44_reg <= tmp_51_reg_1919_pp0_iter43_reg;
        tmp_51_reg_1919_pp0_iter4_reg <= tmp_51_reg_1919_pp0_iter3_reg;
        tmp_51_reg_1919_pp0_iter5_reg <= tmp_51_reg_1919_pp0_iter4_reg;
        tmp_51_reg_1919_pp0_iter6_reg <= tmp_51_reg_1919_pp0_iter5_reg;
        tmp_51_reg_1919_pp0_iter7_reg <= tmp_51_reg_1919_pp0_iter6_reg;
        tmp_51_reg_1919_pp0_iter8_reg <= tmp_51_reg_1919_pp0_iter7_reg;
        tmp_51_reg_1919_pp0_iter9_reg <= tmp_51_reg_1919_pp0_iter8_reg;
        tmp_53_reg_2149_pp0_iter47_reg <= tmp_53_reg_2149;
        tmp_54_reg_2133_pp0_iter46_reg <= tmp_54_reg_2133;
        tmp_54_reg_2133_pp0_iter47_reg <= tmp_54_reg_2133_pp0_iter46_reg;
        tmp_54_reg_2133_pp0_iter48_reg <= tmp_54_reg_2133_pp0_iter47_reg;
        tmp_55_reg_2137_pp0_iter46_reg <= tmp_55_reg_2137;
        tmp_55_reg_2137_pp0_iter47_reg <= tmp_55_reg_2137_pp0_iter46_reg;
        tmp_55_reg_2137_pp0_iter48_reg <= tmp_55_reg_2137_pp0_iter47_reg;
        tmp_56_reg_2141_pp0_iter46_reg <= tmp_56_reg_2141;
        tmp_56_reg_2141_pp0_iter47_reg <= tmp_56_reg_2141_pp0_iter46_reg;
        tmp_69_reg_2036_pp0_iter44_reg <= tmp_69_reg_2036;
        tmp_69_reg_2036_pp0_iter45_reg <= tmp_69_reg_2036_pp0_iter44_reg;
        tmp_69_reg_2036_pp0_iter46_reg <= tmp_69_reg_2036_pp0_iter45_reg;
        tmp_69_reg_2036_pp0_iter47_reg <= tmp_69_reg_2036_pp0_iter46_reg;
        tmp_70_reg_2046_pp0_iter44_reg <= tmp_70_reg_2046;
        tmp_70_reg_2046_pp0_iter45_reg <= tmp_70_reg_2046_pp0_iter44_reg;
        tmp_70_reg_2046_pp0_iter46_reg <= tmp_70_reg_2046_pp0_iter45_reg;
        tmp_70_reg_2046_pp0_iter47_reg <= tmp_70_reg_2046_pp0_iter46_reg;
        tmp_73_reg_2372_pp0_iter61_reg <= tmp_73_reg_2372;
        tmp_77_reg_2166_pp0_iter47_reg <= tmp_77_reg_2166;
        tmp_77_reg_2166_pp0_iter48_reg <= tmp_77_reg_2166_pp0_iter47_reg;
        v1_V_reg_2197_pp0_iter49_reg[19 : 2] <= v1_V_reg_2197[19 : 2];
        v1_V_reg_2197_pp0_iter50_reg[19 : 2] <= v1_V_reg_2197_pp0_iter49_reg[19 : 2];
        v1_V_reg_2197_pp0_iter51_reg[19 : 2] <= v1_V_reg_2197_pp0_iter50_reg[19 : 2];
        v_V_reg_2209_pp0_iter49_reg[19 : 2] <= v_V_reg_2209[19 : 2];
        v_V_reg_2209_pp0_iter50_reg[19 : 2] <= v_V_reg_2209_pp0_iter49_reg[19 : 2];
        v_V_reg_2209_pp0_iter51_reg[19 : 2] <= v_V_reg_2209_pp0_iter50_reg[19 : 2];
        v_V_reg_2209_pp0_iter52_reg[19 : 2] <= v_V_reg_2209_pp0_iter51_reg[19 : 2];
        win_val_1_val_0_0_reg_2182_pp0_iter48_reg <= win_val_1_val_0_0_reg_2182;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        col_rate_V_reg_1765 <= col_rate_V_fu_439_p1;
        row_rate_V_reg_1751 <= row_rate_V_fu_435_p1;
        tmp_6_reg_1745 <= grp_fu_378_p2;
        tmp_8_reg_1759 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_reg_1851 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_fu_760_p2 == 1'd1))) begin
        col_wr_1_reg_1931 <= col_wr_1_fu_798_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_wr_1_reg_1931_pp0_iter1_reg <= col_wr_1_reg_1931;
        i_op_assign_cast_reg_1899[14 : 0] <= i_op_assign_cast_fu_756_p1[14 : 0];
        i_op_assign_cast_reg_1899_pp0_iter1_reg[14 : 0] <= i_op_assign_cast_reg_1899[14 : 0];
        tmp_30_reg_1905 <= tmp_30_fu_760_p2;
        tmp_30_reg_1905_pp0_iter1_reg <= tmp_30_reg_1905;
        tmp_51_reg_1919_pp0_iter1_reg <= tmp_51_reg_1919;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter43_reg == 1'd1))) begin
        col_wr_2_reg_2115 <= col_wr_2_fu_1090_p3;
        not_s_reg_2110 <= not_s_fu_1072_p2;
        tmp_41_reg_2090 <= tmp_41_fu_1022_p2;
        tmp_46_reg_2095 <= tmp_46_fu_1027_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        cols_reg_1818 <= cols_fu_648_p3;
        rows_reg_1813 <= rows_fu_632_p3;
        sx_reg_1830 <= sx_fu_661_p2;
        sy_reg_1841 <= sy_fu_672_p2;
        tmp_20_reg_1823 <= tmp_20_fu_655_p2;
        tmp_21_reg_1835 <= tmp_21_fu_666_p2;
        tmp_22_reg_1846 <= tmp_22_fu_677_p2;
        tmp_23_reg_1851 <= tmp_23_fu_682_p2;
        tmp_69_cast_reg_1858[31 : 6] <= tmp_69_cast_fu_695_p1[31 : 6];
        tmp_71_cast_reg_1863[31 : 6] <= tmp_71_cast_fu_707_p1[31 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        i_reg_1872 <= i_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (row_rd_5_reg_2125 == 1'd1) & (col_rd_2_reg_2129 == 1'd1) & (tmp_30_reg_1905_pp0_iter45_reg == 1'd1))) begin
        k_buf_val_val_0_0_ad_reg_2160 <= tmp_53_fu_1214_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_51_reg_1919_pp0_iter43_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter43_reg == 1'd1))) begin
        not_1_reg_2105 <= not_1_fu_1036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_2145_pp0_iter61_reg == 1'd1))) begin
        p_38_i_i_i_reg_2405 <= p_38_i_i_i_fu_1535_p2;
        p_39_demorgan_i_i_i_reg_2411 <= p_39_demorgan_i_i_i_fu_1540_p2;
        p_Val2_29_reg_2399 <= p_Val2_29_fu_1504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_2145_pp0_iter59_reg == 1'd1))) begin
        p_Result_6_i_i_reg_2377 <= {{p_Val2_44_cast_fu_1432_p2[47:44]}};
        p_Val2_24_reg_2350 <= grp_fu_1403_p2;
        p_Val2_44_cast_reg_2360 <= p_Val2_44_cast_fu_1432_p2;
        signbit_reg_2365 <= p_Val2_44_cast_fu_1432_p2[32'd47];
        tmp22_reg_2355 <= tmp22_fu_1426_p2;
        tmp_73_reg_2372 <= p_Val2_44_cast_fu_1432_p2[32'd35];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_2145_pp0_iter57_reg == 1'd1))) begin
        p_Val2_17_reg_2324 <= grp_fu_1358_p2;
        p_Val2_20_reg_2329 <= grp_fu_1370_p2;
        tmp23_reg_2334 <= grp_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter39_reg == 1'd1))) begin
        p_Val2_1_reg_1976 <= grp_fu_828_p2;
        p_Val2_s_reg_1971 <= grp_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_2145_pp0_iter58_reg == 1'd1))) begin
        p_Val2_23_reg_2339 <= p_Val2_23_fu_1416_p2;
        p_Val2_25_reg_2345 <= grp_fu_1388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter40_reg == 1'd1))) begin
        p_Val2_2_reg_1987 <= p_Val2_2_fu_837_p2;
        p_Val2_3_reg_1981 <= p_Val2_3_fu_833_p2;
        ret_V_2_reg_2005 <= {{p_Val2_3_fu_833_p2[31:16]}};
        ret_V_reg_1993 <= {{p_Val2_2_fu_837_p2[31:16]}};
        tmp_66_reg_2000 <= tmp_66_fu_851_p1;
        tmp_68_reg_2012 <= tmp_68_fu_865_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        p_Val2_5_reg_1793 <= {{p_Val2_4_fu_522_p2[25:6]}};
        p_Val2_9_reg_1803 <= {{p_Val2_8_fu_577_p2[25:6]}};
        tmp_44_reg_1798 <= p_Val2_4_fu_522_p2[32'd5];
        tmp_62_reg_1808 <= p_Val2_8_fu_577_p2[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        p_lshr1_reg_1778 <= {{p_neg1_fu_458_p2[31:1]}};
        p_lshr_reg_1773 <= {{p_neg_fu_443_p2[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_neg_t1_reg_1788 <= p_neg_t1_fu_485_p2;
        p_neg_t_reg_1783 <= p_neg_t_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter47_reg == 1'd1))) begin
        p_u_V_reg_2203[19 : 2] <= p_u_V_fu_1268_p3[19 : 2];
        u1_V_reg_2192[19 : 2] <= u1_V_fu_1256_p2[19 : 2];
        v1_V_reg_2197[19 : 2] <= v1_V_fu_1262_p2[19 : 2];
        v_V_reg_2209[19 : 2] <= v_V_fu_1275_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter42_reg == 1'd1))) begin
        pre_fx_1_reg_2056 <= pre_fx_1_fu_987_p3;
        r_V_6_reg_2031 <= r_V_6_fu_945_p2;
        r_V_7_reg_2041 <= r_V_7_fu_969_p2;
        sel_tmp5_reg_2078 <= sel_tmp5_fu_1007_p2;
        sy_4_reg_2070 <= sy_4_fu_1001_p3;
        tmp_48_reg_2051 <= tmp_48_fu_982_p2;
        tmp_50_reg_2065 <= tmp_50_fu_996_p2;
        tmp_69_reg_2036 <= tmp_69_fu_951_p1;
        tmp_70_reg_2046 <= tmp_70_fu_975_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_2145_pp0_iter50_reg == 1'd1))) begin
        r_V_1_reg_2260 <= grp_fu_1610_p2;
        r_V_reg_2255 <= grp_fu_1604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_2145_pp0_iter51_reg == 1'd1))) begin
        r_V_2_reg_2285 <= grp_fu_1616_p2;
        r_V_3_reg_2291 <= grp_fu_1621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (sel_tmp5_reg_2078 == 1'd1) & (tmp_51_reg_1919_pp0_iter43_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter43_reg == 1'd1))) begin
        row_wr_1_reg_2100 <= row_wr_1_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (tmp_26_fu_715_p2 == 1'd1))) begin
        row_wr_2_reg_1889 <= row_wr_2_fu_738_p2;
        tmp_27_reg_1877 <= tmp_27_fu_726_p2;
        tmp_28_reg_1883 <= tmp_28_fu_732_p2;
        tmp_59_cast_reg_1894[30 : 16] <= tmp_59_cast_fu_752_p1[30 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter41_reg == 1'd1))) begin
        sx_2_reg_2017 <= sx_2_fu_893_p3;
        sy_3_reg_2024 <= sy_3_fu_924_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter33_reg == 1'd1) & (tmp_22_reg_1846 == 1'd1))) begin
        tmp_32_reg_1936 <= grp_fu_771_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter33_reg == 1'd1) & (tmp_23_reg_1851 == 1'd1))) begin
        tmp_34_reg_1941 <= grp_fu_787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_fu_760_p2 == 1'd1))) begin
        tmp_51_reg_1919 <= tmp_51_fu_792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_reg_1905_pp0_iter42_reg == 1'd1) & (tmp_23_reg_1851 == 1'd1))) begin
        tmp_52_reg_2085 <= tmp_52_fu_1011_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (col_rd_2_reg_2129 == 1'd1) & (tmp_30_reg_1905_pp0_iter45_reg == 1'd1))) begin
        tmp_53_reg_2149 <= tmp_53_fu_1214_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (col_rd_2_fu_1154_p2 == 1'd1) & (row_rd_5_fu_1131_p3 == 1'd1) & (tmp_30_reg_1905_pp0_iter44_reg == 1'd1))) begin
        tmp_54_reg_2133 <= tmp_54_fu_1167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_54_fu_1167_p2 == 1'd1) & (col_rd_2_fu_1154_p2 == 1'd1) & (row_rd_5_fu_1131_p3 == 1'd1) & (tmp_30_reg_1905_pp0_iter44_reg == 1'd1))) begin
        tmp_55_reg_2137 <= tmp_55_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((tmp_55_fu_1175_p2 == 1'd0) & (col_rd_2_fu_1154_p2 == 1'd1) & (row_rd_5_fu_1131_p3 == 1'd1) & (tmp_30_reg_1905_pp0_iter44_reg == 1'd1)) | ((tmp_54_fu_1167_p2 == 1'd0) & (col_rd_2_fu_1154_p2 == 1'd1) & (row_rd_5_fu_1131_p3 == 1'd1) & (tmp_30_reg_1905_pp0_iter44_reg == 1'd1))))) begin
        tmp_56_reg_2141 <= tmp_56_fu_1183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op513_read_state104 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_77_reg_2166 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op513_read_state104 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        tmp_fu_208 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((row_rd_5_reg_2125_pp0_iter47_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1) & (col_rd_2_reg_2129_pp0_iter47_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter47_reg == 1'd1))) begin
        win_val_0_val_0_0_reg_2214 <= k_buf_val_val_0_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1) & (col_rd_2_reg_2129_pp0_iter48_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter48_reg == 1'd1))) begin
        win_val_0_val_1_0_1_fu_196 <= win_val_0_val_1_0_fu_192;
    end
end

always @ (posedge ap_clk) begin
    if (((row_rd_5_reg_2125_pp0_iter46_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1))) begin
        win_val_1_val_0_0_1_reg_2177 <= k_buf_val_val_1_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1))) begin
        win_val_1_val_0_0_reg_2182 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1) & (col_rd_2_reg_2129_pp0_iter47_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter47_reg == 1'd1))) begin
        win_val_1_val_1_0_1_fu_204 <= win_val_1_val_1_0_fu_200;
        win_val_1_val_1_0_fu_200 <= ap_phi_mux_win_val_val_1_0_0_2_phi_fu_346_p10;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        ap_condition_pp0_exit_iter49_state107 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter49_state107 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_26_fu_715_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state57)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_54_reg_2133_pp0_iter47_reg == 1'd0) & (ap_enable_reg_pp0_iter48 == 1'b1) & (col_rd_2_reg_2129_pp0_iter47_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter47_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter47_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_56_reg_2141_pp0_iter47_reg == 1'd0) & (tmp_55_reg_2137_pp0_iter47_reg == 1'd0) & (ap_enable_reg_pp0_iter48 == 1'b1) & (tmp_54_reg_2133_pp0_iter47_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter47_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter47_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter47_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_55_reg_2137_pp0_iter47_reg == 1'd0) & (ap_enable_reg_pp0_iter48 == 1'b1) & (tmp_56_reg_2141_pp0_iter47_reg == 1'd1) & (tmp_54_reg_2133_pp0_iter47_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter47_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter47_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter47_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter48 == 1'b1) & (tmp_55_reg_2137_pp0_iter47_reg == 1'd1) & (tmp_54_reg_2133_pp0_iter47_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter47_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter47_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter47_reg == 1'd1)))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_346_p10 = win_val_1_val_0_0_reg_2182;
    end else if (((1'b0 == ap_block_pp0_stage0) & (row_rd_5_reg_2125_pp0_iter47_reg == 1'd0) & (ap_enable_reg_pp0_iter48 == 1'b1) & (col_rd_2_reg_2129_pp0_iter47_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter47_reg == 1'd1))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_346_p10 = win_val_1_val_0_0_1_reg_2177;
    end else begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_346_p10 = ap_phi_reg_pp0_iter48_win_val_val_1_0_0_2_reg_343;
    end
end

always @ (*) begin
    if (((tmp_26_fu_715_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1358_ce = 1'b1;
    end else begin
        grp_fu_1358_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1370_ce = 1'b1;
    end else begin
        grp_fu_1370_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1388_ce = 1'b1;
    end else begin
        grp_fu_1388_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1403_ce = 1'b1;
    end else begin
        grp_fu_1403_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1411_ce = 1'b1;
    end else begin
        grp_fu_1411_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1604_ce = 1'b1;
    end else begin
        grp_fu_1604_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1610_ce = 1'b1;
    end else begin
        grp_fu_1610_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1616_ce = 1'b1;
    end else begin
        grp_fu_1616_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1621_ce = 1'b1;
    end else begin
        grp_fu_1621_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_771_ce = 1'b1;
    end else begin
        grp_fu_771_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_787_ce = 1'b1;
    end else begin
        grp_fu_787_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_819_ce = 1'b1;
    end else begin
        grp_fu_819_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_828_ce = 1'b1;
    end else begin
        grp_fu_828_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter47 == 1'b1) & (tmp_55_reg_2137_pp0_iter46_reg == 1'd1) & (tmp_54_reg_2133_pp0_iter46_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_56_reg_2141_pp0_iter46_reg == 1'd0) & (tmp_55_reg_2137_pp0_iter46_reg == 1'd0) & (ap_enable_reg_pp0_iter47 == 1'b1) & (tmp_54_reg_2133_pp0_iter46_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1)))) begin
        k_buf_val_val_0_0_address1 = k_buf_val_val_0_0_ad_reg_2160;
    end else if (((1'b0 == ap_block_pp0_stage0) & (row_rd_5_reg_2125_pp0_iter46_reg == 1'd0) & (ap_enable_reg_pp0_iter47 == 1'b1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1))) begin
        k_buf_val_val_0_0_address1 = tmp_53_reg_2149;
    end else begin
        k_buf_val_val_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        k_buf_val_val_0_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1) & (tmp_55_reg_2137_pp0_iter46_reg == 1'd1) & (tmp_54_reg_2133_pp0_iter46_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1)) | ((tmp_56_reg_2141_pp0_iter46_reg == 1'd0) & (tmp_55_reg_2137_pp0_iter46_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1) & (tmp_54_reg_2133_pp0_iter46_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1)) | ((row_rd_5_reg_2125_pp0_iter46_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1)))) begin
        k_buf_val_val_0_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3106)) begin
        if ((tmp_55_reg_2137_pp0_iter46_reg == 1'd1)) begin
            k_buf_val_val_0_0_d1 = tmp_77_reg_2166;
        end else if (((tmp_56_reg_2141_pp0_iter46_reg == 1'd0) & (tmp_55_reg_2137_pp0_iter46_reg == 1'd0))) begin
            k_buf_val_val_0_0_d1 = tmp_fu_208;
        end else begin
            k_buf_val_val_0_0_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1) & (tmp_55_reg_2137_pp0_iter46_reg == 1'd1) & (tmp_54_reg_2133_pp0_iter46_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1)) | ((tmp_56_reg_2141_pp0_iter46_reg == 1'd0) & (tmp_55_reg_2137_pp0_iter46_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1) & (tmp_54_reg_2133_pp0_iter46_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1)))) begin
        k_buf_val_val_0_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        k_buf_val_val_1_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        k_buf_val_val_1_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1) & (col_rd_2_reg_2129_pp0_iter47_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter47_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter47_reg == 1'd1))) begin
        k_buf_val_val_1_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter63 == 1'b1) & (brmerge_demorgan_reg_2145_pp0_iter62_reg == 1'd1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter63 == 1'b1) & (brmerge_demorgan_reg_2145_pp0_iter62_reg == 1'd1))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter46 == 1'b1) & (tmp_55_reg_2137 == 1'd1) & (tmp_54_reg_2133 == 1'd1) & (row_rd_5_reg_2125 == 1'd1) & (col_rd_2_reg_2129 == 1'd1) & (tmp_30_reg_1905_pp0_iter45_reg == 1'd1))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op513_read_state104 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((tmp_26_fu_715_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b1) & (ap_enable_reg_pp0_iter50 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter63 == 1'b1) & (ap_enable_reg_pp0_iter62 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter63 == 1'b1) & (ap_enable_reg_pp0_iter62 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b1) & (ap_enable_reg_pp0_iter50 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_7_cast_fu_1376_p1 = r_V_2_reg_2285;

assign OP1_V_9_cast_fu_1385_p1 = r_V_3_reg_2291;

assign OP2_V_6_fu_1379_p1 = v_V_reg_2209_pp0_iter52_reg;

assign OP2_V_fu_1321_p1 = u1_V_reg_2192;

assign Range1_all_ones_fu_1484_p2 = ((p_Result_6_i_i_reg_2377 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1489_p2 = ((p_Result_6_i_i_reg_2377 == 4'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op513_read_state104 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b1) & (brmerge_demorgan_reg_2145_pp0_iter62_reg == 1'd1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op513_read_state104 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b1) & (brmerge_demorgan_reg_2145_pp0_iter62_reg == 1'd1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op513_read_state104 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b1) & (brmerge_demorgan_reg_2145_pp0_iter62_reg == 1'd1)));
end

assign ap_block_state100_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state104_pp0_stage0_iter46 = ((ap_predicate_op513_read_state104 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0));
end

assign ap_block_state105_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state121_pp0_stage0_iter63 = ((p_dst_data_stream_V_full_n == 1'b0) & (brmerge_demorgan_reg_2145_pp0_iter62_reg == 1'd1));
end

assign ap_block_state58_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1468 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1) & (col_rd_2_reg_2129_pp0_iter48_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter48_reg == 1'd1));
end

always @ (*) begin
    ap_condition_3106 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter47 == 1'b1) & (tmp_54_reg_2133_pp0_iter46_reg == 1'd1) & (col_rd_2_reg_2129_pp0_iter46_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter46_reg == 1'd1) & (tmp_30_reg_1905_pp0_iter46_reg == 1'd1));
end

always @ (*) begin
    ap_condition_3114 = ((tmp_55_reg_2137_pp0_iter48_reg == 1'd1) & (tmp_54_reg_2133_pp0_iter48_reg == 1'd1) & (row_rd_5_reg_2125_pp0_iter48_reg == 1'd1));
end

always @ (*) begin
    ap_condition_433 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_dx_reg_334 = 'bx;

assign ap_phi_reg_pp0_iter0_dy_reg_325 = 'bx;

assign ap_phi_reg_pp0_iter48_win_val_val_1_0_0_2_reg_343 = 'bx;

always @ (*) begin
    ap_predicate_op513_read_state104 = ((tmp_55_reg_2137 == 1'd1) & (tmp_54_reg_2133 == 1'd1) & (row_rd_5_reg_2125 == 1'd1) & (col_rd_2_reg_2129 == 1'd1) & (tmp_30_reg_1905_pp0_iter45_reg == 1'd1));
end

assign brmerge_demorgan_fu_1199_p2 = (row_wr_3_fu_1143_p3 & col_wr_2_reg_2115);

assign brmerge_i_i_fu_1575_p2 = (p_39_demorgan_i_not_i_fu_1570_p2 | neg_src_not_i_i_fu_1560_p2);

assign brmerge_i_i_not_i_i_fu_1565_p2 = (p_39_demorgan_i_i_i_reg_2411 & neg_src_not_i_i_fu_1560_p2);

assign carry_fu_1523_p2 = (tmp_74_fu_1497_p3 & tmp_2_i_i_fu_1517_p2);

assign col_rate_V_fu_439_p1 = grp_fu_404_p2[31:0];

assign col_rd_2_fu_1154_p2 = (tmp_51_reg_1919_pp0_iter44_reg | tmp21_fu_1150_p2);

assign col_wr_1_fu_798_p2 = ((p_Val2_12_reg_314 != 15'd0) ? 1'b1 : 1'b0);

assign col_wr_2_fu_1090_p3 = ((tmp_23_reg_1851[0:0] === 1'b1) ? col_wr_fu_1068_p2 : col_wr_1_reg_1931_pp0_iter43_reg);

assign col_wr_fu_1068_p2 = ((pre_fx_1_reg_2056 == tmp_52_reg_2085) ? 1'b1 : 1'b0);

assign cols_fu_648_p1 = p_src_cols_V_read;

assign cols_fu_648_p3 = ((tmp_18_fu_639_p2[0:0] === 1'b1) ? cols_fu_648_p1 : tmp_19_fu_643_p2);

assign deleted_zeros_fu_1529_p3 = ((carry_fu_1523_p2[0:0] === 1'b1) ? Range1_all_ones_reg_2388 : Range1_all_zeros_reg_2394);

assign grp_fu_1403_p1 = OP2_V_6_reg_2297;

assign grp_fu_1411_p0 = OP2_V_6_reg_2297;

assign grp_fu_1604_p1 = grp_fu_1604_p10;

assign grp_fu_1604_p10 = win_val_1_val_1_0_1_fu_204;

assign grp_fu_1610_p1 = grp_fu_1610_p10;

assign grp_fu_1610_p10 = win_val_1_val_1_0_fu_200;

assign grp_fu_1616_p0 = OP2_V_reg_2219;

assign grp_fu_1616_p1 = grp_fu_1616_p10;

assign grp_fu_1616_p10 = win_val_0_val_1_0_1_fu_196;

assign grp_fu_1621_p1 = grp_fu_1621_p10;

assign grp_fu_1621_p10 = win_val_0_val_1_0_fu_192;

assign grp_fu_378_p0 = {{tmp_4_fu_366_p1}, {32'd0}};

assign grp_fu_404_p0 = {{tmp_1_fu_392_p1}, {32'd0}};

assign grp_fu_771_p0 = tmp_59_cast_reg_1894;

assign grp_fu_787_p0 = grp_fu_787_p00;

assign grp_fu_787_p00 = tmp_33_fu_775_p3;

assign i_fu_720_p2 = (p_Val2_11_reg_303 + 15'd1);

assign i_op_assign_15_cast_fu_711_p1 = p_Val2_11_reg_303;

assign i_op_assign_cast_fu_756_p1 = p_Val2_12_reg_314;

assign j_fu_765_p2 = (p_Val2_12_reg_314 + 15'd1);

assign k_buf_val_val_0_0_address0 = tmp_53_fu_1214_p1;

assign k_buf_val_val_1_0_address0 = tmp_53_fu_1214_p1;

assign k_buf_val_val_1_0_address1 = tmp_53_reg_2149_pp0_iter47_reg;

assign neg_src_fu_1550_p2 = (tmp_3_i_i_fu_1545_p2 & signbit_reg_2365_pp0_iter62_reg);

assign neg_src_not_i_i_fu_1560_p2 = (signbit_not_fu_1555_p2 | p_38_i_i_i_reg_2405);

assign not_1_fu_1036_p2 = ((sy_4_reg_2070 != pre_fy_fu_184) ? 1'b1 : 1'b0);

assign not_s_fu_1072_p2 = ((pre_fx_1_reg_2056 != pre_fx_2_fu_1061_p3) ? 1'b1 : 1'b0);

assign p_38_i_i_i_fu_1535_p2 = (carry_fu_1523_p2 & Range1_all_ones_reg_2388);

assign p_39_demorgan_i_i_i_fu_1540_p2 = (signbit_reg_2365_pp0_iter61_reg | deleted_zeros_fu_1529_p3);

assign p_39_demorgan_i_not_i_fu_1570_p2 = (p_39_demorgan_i_i_i_reg_2411 ^ 1'd1);

assign p_6_fu_886_p3 = ((tmp_36_fu_876_p2[0:0] === 1'b1) ? ret_V_reg_1993 : ret_V_1_fu_881_p2);

assign p_7_fu_917_p3 = ((tmp_38_fu_907_p2[0:0] === 1'b1) ? ret_V_2_reg_2005 : ret_V_3_fu_912_p2);

assign p_Val2_13_fu_610_p2 = (p_Val2_5_reg_1793 + tmp_11_fu_607_p1);

assign p_Val2_14_fu_618_p2 = (p_Val2_9_reg_1803 + tmp_15_fu_615_p1);

assign p_Val2_23_fu_1416_p2 = (p_Val2_20_reg_2329 + p_Val2_17_reg_2324);

assign p_Val2_26_fu_1468_p2 = (tmp29_cast_fu_1465_p1 + tmp_58_fu_1462_p1);

assign p_Val2_27_fu_1394_p2 = ($signed(OP1_V_7_cast_fu_1376_p1) + $signed(OP1_V_9_cast_fu_1385_p1));

assign p_Val2_29_fu_1504_p2 = (p_Val2_28_reg_2383 + tmp_1_i_i_fu_1494_p1);

assign p_Val2_2_fu_837_p2 = ($signed(p_Val2_1_reg_1976) + $signed(tmp_71_cast_reg_1863));

assign p_Val2_3_fu_833_p2 = ($signed(p_Val2_s_reg_1971) + $signed(tmp_69_cast_reg_1858));

assign p_Val2_44_cast_fu_1432_p2 = (tmp23_reg_2334_pp0_iter59_reg + p_Val2_23_reg_2339);

assign p_Val2_4_fu_522_p2 = ($signed(33'd8589901824) + $signed(tmp_38_cast_fu_518_p1));

assign p_Val2_8_fu_577_p2 = ($signed(33'd8589901824) + $signed(tmp_42_cast_fu_573_p1));

assign p_dst_data_stream_V_din = ((brmerge_i_i_fu_1575_p2[0:0] === 1'b1) ? p_mux_i_i_fu_1581_p3 : p_i_i_fu_1588_p3);

assign p_i_i_fu_1588_p3 = ((neg_src_fu_1550_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_29_reg_2399);

assign p_lshr_f1_fu_553_p4 = {{tmp_8_reg_1759[31:1]}};

assign p_lshr_f_fu_498_p4 = {{tmp_6_reg_1745[31:1]}};

assign p_mux_i_i_fu_1581_p3 = ((brmerge_i_i_not_i_i_fu_1565_p2[0:0] === 1'b1) ? p_Val2_29_reg_2399 : 8'd255);

assign p_neg1_fu_458_p2 = ($signed(32'd0) - $signed(col_rate_V_reg_1765));

assign p_neg_fu_443_p2 = ($signed(32'd0) - $signed(row_rate_V_reg_1751));

assign p_neg_t1_fu_485_p2 = (32'd0 - tmp_12_fu_482_p1);

assign p_neg_t_fu_476_p2 = (32'd0 - tmp_9_fu_473_p1);

assign p_u_V_fu_1268_p3 = ((tmp_48_reg_2051_pp0_iter47_reg[0:0] === 1'b1) ? 20'd0 : u_V_fu_1235_p3);

assign pre_fx_1_fu_987_p3 = ((tmp_48_fu_982_p2[0:0] === 1'b1) ? sx_reg_1830 : sx_2_reg_2017);

assign pre_fx_2_fu_1061_p3 = ((tmp_51_reg_1919_pp0_iter43_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_fu_180);

assign pre_fx_2_sx_fu_1077_p3 = ((tmp_51_reg_1919_pp0_iter43_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_1_reg_2056);

assign pre_fx_5_fu_1083_p3 = ((tmp_23_reg_1851[0:0] === 1'b1) ? pre_fx_2_fu_1061_p3 : pre_fx_2_sx_fu_1077_p3);

assign pre_fy_1_sy_fu_1041_p3 = ((tmp_28_reg_1883[0:0] === 1'b1) ? pre_fy_fu_184 : sy_4_reg_2070);

assign pre_fy_5_fu_1054_p3 = ((tmp_51_reg_1919_pp0_iter43_reg[0:0] === 1'b1) ? sel_tmp6_fu_1047_p3 : pre_fy_fu_184);

assign r_V_6_fu_945_p2 = ($signed(tmp_39_fu_931_p1) - $signed(tmp_76_cast_fu_941_p1));

assign r_V_7_fu_969_p2 = ($signed(tmp_43_fu_955_p1) - $signed(tmp_82_cast_fu_965_p1));

assign ret_V_1_fu_881_p2 = (16'd1 + ret_V_reg_1993);

assign ret_V_3_fu_912_p2 = (16'd1 + ret_V_2_reg_2005);

assign row_rate_V_fu_435_p1 = grp_fu_378_p2[31:0];

assign row_rd_5_fu_1131_p3 = ((tmp_51_reg_1919_pp0_iter44_reg[0:0] === 1'b1) ? sel_tmp_fu_1126_p2 : row_rd_fu_176);

assign row_wr_1_fu_1032_p2 = ((sy_4_reg_2070 == tmp_27_reg_1877) ? 1'b1 : 1'b0);

assign row_wr_2_fu_738_p2 = ((p_Val2_11_reg_303 != 15'd0) ? 1'b1 : 1'b0);

assign row_wr_3_fu_1143_p3 = ((tmp_51_reg_1919_pp0_iter44_reg[0:0] === 1'b1) ? row_wr_4_fu_1138_p3 : row_wr_fu_172);

assign row_wr_4_fu_1138_p3 = ((sel_tmp5_reg_2078_pp0_iter44_reg[0:0] === 1'b1) ? row_wr_1_reg_2100 : row_wr_2_reg_1889);

assign rows_fu_632_p1 = p_src_rows_V_read;

assign rows_fu_632_p3 = ((tmp_16_fu_623_p2[0:0] === 1'b1) ? rows_fu_632_p1 : tmp_17_fu_627_p2);

assign sel_tmp5_fu_1007_p2 = (tmp_51_reg_1919_pp0_iter42_reg & tmp_22_reg_1846);

assign sel_tmp6_fu_1047_p3 = ((sel_tmp5_reg_2078[0:0] === 1'b1) ? pre_fy_fu_184 : pre_fy_1_sy_fu_1041_p3);

assign sel_tmp_fu_1126_p2 = (tmp_28_reg_1883 | tmp20_fu_1122_p2);

assign signbit_not_fu_1555_p2 = (signbit_reg_2365_pp0_iter62_reg ^ 1'd1);

assign sx_2_fu_893_p3 = ((tmp_65_fu_869_p3[0:0] === 1'b1) ? p_6_fu_886_p3 : ret_V_reg_1993);

assign sx_fu_661_p1 = p_src_cols_V_read;

assign sx_fu_661_p2 = ($signed(16'd65535) + $signed(sx_fu_661_p1));

assign sy_3_fu_924_p3 = ((tmp_67_fu_900_p3[0:0] === 1'b1) ? p_7_fu_917_p3 : ret_V_2_reg_2005);

assign sy_4_fu_1001_p3 = ((tmp_50_fu_996_p2[0:0] === 1'b1) ? sy_reg_1841 : sy_3_reg_2024);

assign sy_fu_672_p1 = p_src_rows_V_read;

assign sy_fu_672_p2 = ($signed(16'd65535) + $signed(sy_fu_672_p1));

assign tmp20_fu_1122_p2 = (sel_tmp5_reg_2078_pp0_iter44_reg | not_1_reg_2105);

assign tmp21_fu_1150_p2 = (tmp_23_reg_1851 | not_s_reg_2110);

assign tmp22_fu_1426_p2 = (tmp_65_cast_fu_1420_p1 + tmp_1518_cast_cast_fu_1423_p1);

assign tmp29_cast_fu_1465_p1 = tmp22_reg_2355;

assign tmp_100_cast_fu_1180_p1 = pre_fx_1_reg_2056_pp0_iter44_reg;

assign tmp_10_fu_511_p3 = ((tmp_37_fu_491_p3[0:0] === 1'b1) ? p_neg_t_reg_1783 : tmp_7_fu_507_p1);

assign tmp_11_fu_607_p1 = tmp_44_reg_1798;

assign tmp_12_fu_482_p1 = p_lshr1_reg_1778;

assign tmp_13_fu_562_p1 = p_lshr_f1_fu_553_p4;

assign tmp_14_fu_566_p3 = ((tmp_49_fu_546_p3[0:0] === 1'b1) ? p_neg_t1_reg_1788 : tmp_13_fu_562_p1);

assign tmp_1518_cast_cast_fu_1423_p1 = p_Val2_25_reg_2345;

assign tmp_15_fu_615_p1 = tmp_62_reg_1808;

assign tmp_16_fu_623_p0 = p_src_rows_V_read;

assign tmp_16_fu_623_p2 = (($signed(tmp_16_fu_623_p0) > $signed(p_dst_rows_V_read)) ? 1'b1 : 1'b0);

assign tmp_17_fu_627_p2 = (16'd1 + p_dst_rows_V_read);

assign tmp_18_fu_639_p0 = p_src_cols_V_read;

assign tmp_18_fu_639_p2 = (($signed(tmp_18_fu_639_p0) > $signed(p_dst_cols_V_read)) ? 1'b1 : 1'b0);

assign tmp_19_fu_643_p2 = (16'd1 + p_dst_cols_V_read);

assign tmp_1_fu_392_p1 = p_src_cols_V_read;

assign tmp_1_i_i_fu_1494_p1 = tmp_73_reg_2372_pp0_iter61_reg;

assign tmp_20_fu_655_p2 = ($signed(17'd131071) + $signed(tmp_30_cast_fu_604_p1));

assign tmp_21_fu_666_p2 = ($signed(17'd131071) + $signed(tmp_23_cast_fu_601_p1));

assign tmp_22_fu_677_p2 = (($signed(row_rate_V_reg_1751) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_23_cast_fu_601_p0 = p_src_rows_V_read;

assign tmp_23_cast_fu_601_p1 = tmp_23_cast_fu_601_p0;

assign tmp_23_fu_682_p2 = (($signed(col_rate_V_reg_1765) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_24_fu_687_p3 = {{p_Val2_13_fu_610_p2}, {6'd0}};

assign tmp_25_fu_699_p3 = {{p_Val2_14_fu_618_p2}, {6'd0}};

assign tmp_26_fu_715_p2 = (($signed(i_op_assign_15_cast_fu_711_p1) < $signed(rows_reg_1813)) ? 1'b1 : 1'b0);

assign tmp_27_fu_726_p2 = ($signed(i_op_assign_15_cast_fu_711_p1) + $signed(16'd65535));

assign tmp_28_fu_732_p2 = ((p_Val2_11_reg_303 == 15'd0) ? 1'b1 : 1'b0);

assign tmp_29_fu_744_p3 = {{p_Val2_11_reg_303}, {16'd0}};

assign tmp_2_fu_358_p3 = {{p_dst_rows_V_read}, {16'd0}};

assign tmp_2_i_i_fu_1517_p2 = (tmp_75_fu_1509_p3 ^ 1'd1);

assign tmp_30_cast_fu_604_p0 = p_src_cols_V_read;

assign tmp_30_cast_fu_604_p1 = tmp_30_cast_fu_604_p0;

assign tmp_30_fu_760_p2 = (($signed(i_op_assign_cast_fu_756_p1) < $signed(cols_reg_1818)) ? 1'b1 : 1'b0);

assign tmp_33_fu_775_p3 = {{p_Val2_12_reg_314}, {16'd0}};

assign tmp_35_fu_807_p2 = ($signed(i_op_assign_cast_reg_1899_pp0_iter34_reg) + $signed(16'd65535));

assign tmp_36_fu_876_p2 = ((tmp_66_reg_2000 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_37_fu_491_p3 = tmp_6_reg_1745[32'd31];

assign tmp_38_cast_fu_518_p1 = $signed(tmp_10_fu_511_p3);

assign tmp_38_fu_907_p2 = ((tmp_68_reg_2012 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_39_fu_931_p1 = p_Val2_2_reg_1987_pp0_iter42_reg;

assign tmp_3_i_i_fu_1545_p2 = (p_38_i_i_i_reg_2405 ^ 1'd1);

assign tmp_40_fu_934_p3 = {{sx_2_reg_2017}, {16'd0}};

assign tmp_41_fu_1022_p2 = (($signed(r_V_6_reg_2031) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_42_cast_fu_573_p1 = $signed(tmp_14_fu_566_p3);

assign tmp_42_fu_1228_p3 = {{tmp_69_reg_2036_pp0_iter47_reg}, {2'd0}};

assign tmp_43_fu_955_p1 = p_Val2_3_reg_1981_pp0_iter42_reg;

assign tmp_45_fu_958_p3 = {{sy_3_reg_2024}, {16'd0}};

assign tmp_46_fu_1027_p2 = (($signed(r_V_7_reg_2041) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_47_fu_1242_p3 = {{tmp_70_reg_2046_pp0_iter47_reg}, {2'd0}};

assign tmp_48_fu_982_p2 = (($signed(tmp_86_cast_fu_979_p1) > $signed(tmp_20_reg_1823)) ? 1'b1 : 1'b0);

assign tmp_49_fu_546_p3 = tmp_8_reg_1759[32'd31];

assign tmp_4_fu_366_p1 = p_src_rows_V_read;

assign tmp_50_fu_996_p2 = (($signed(tmp_88_cast_fu_993_p1) > $signed(tmp_21_reg_1835)) ? 1'b1 : 1'b0);

assign tmp_51_fu_792_p2 = ((p_Val2_12_reg_314 == 15'd0) ? 1'b1 : 1'b0);

assign tmp_52_fu_1011_p2 = ($signed(16'd65535) + $signed(i_op_assign_cast_reg_1899_pp0_iter42_reg));

assign tmp_53_fu_1214_p1 = x_2_reg_2120;

assign tmp_54_fu_1167_p2 = (($signed(tmp_96_cast_fu_1164_p1) < $signed(tmp_21_reg_1835)) ? 1'b1 : 1'b0);

assign tmp_55_fu_1175_p2 = (($signed(tmp_98_cast_fu_1172_p1) < $signed(tmp_20_reg_1823)) ? 1'b1 : 1'b0);

assign tmp_56_fu_1183_p2 = (($signed(tmp_100_cast_fu_1180_p1) < $signed(tmp_20_reg_1823)) ? 1'b1 : 1'b0);

assign tmp_58_fu_1462_p1 = p_Val2_24_reg_2350;

assign tmp_59_cast_fu_752_p1 = tmp_29_fu_744_p3;

assign tmp_63_fu_804_p1 = tmp_32_reg_1936[15:0];

assign tmp_64_fu_812_p1 = tmp_34_reg_1941[15:0];

assign tmp_65_cast_fu_1420_p1 = p_Val2_23_reg_2339;

assign tmp_65_fu_869_p3 = p_Val2_2_reg_1987[32'd31];

assign tmp_66_fu_851_p1 = p_Val2_2_fu_837_p2[15:0];

assign tmp_67_fu_900_p3 = p_Val2_3_reg_1981[32'd31];

assign tmp_68_fu_865_p1 = p_Val2_3_fu_833_p2[15:0];

assign tmp_69_cast_fu_695_p1 = $signed(tmp_24_fu_687_p3);

assign tmp_69_fu_951_p1 = r_V_6_fu_945_p2[17:0];

assign tmp_70_fu_975_p1 = r_V_7_fu_969_p2[17:0];

assign tmp_71_cast_fu_707_p1 = $signed(tmp_25_fu_699_p3);

assign tmp_74_fu_1497_p3 = p_Val2_44_cast_reg_2360_pp0_iter61_reg[32'd43];

assign tmp_75_fu_1509_p3 = p_Val2_29_fu_1504_p2[32'd7];

assign tmp_76_cast_fu_941_p1 = $signed(tmp_40_fu_934_p3);

assign tmp_7_fu_507_p1 = p_lshr_f_fu_498_p4;

assign tmp_82_cast_fu_965_p1 = $signed(tmp_45_fu_958_p3);

assign tmp_86_cast_fu_979_p1 = sx_2_reg_2017;

assign tmp_88_cast_fu_993_p1 = sy_3_reg_2024;

assign tmp_96_cast_fu_1164_p1 = sy_4_reg_2070_pp0_iter44_reg;

assign tmp_98_cast_fu_1172_p1 = pre_fx_1_reg_2056_pp0_iter44_reg;

assign tmp_9_fu_473_p1 = p_lshr_reg_1773;

assign tmp_s_fu_384_p3 = {{p_dst_cols_V_read}, {16'd0}};

assign u1_V_fu_1256_p2 = (20'd262144 - u_V_fu_1235_p3);

assign u_V_fu_1235_p3 = ((tmp_41_reg_2090_pp0_iter47_reg[0:0] === 1'b1) ? tmp_42_fu_1228_p3 : 20'd0);

assign v1_V_fu_1262_p2 = (20'd262144 - v_V_2_fu_1249_p3);

assign v_V_2_fu_1249_p3 = ((tmp_46_reg_2095_pp0_iter47_reg[0:0] === 1'b1) ? tmp_47_fu_1242_p3 : 20'd0);

assign v_V_fu_1275_p3 = ((tmp_50_reg_2065_pp0_iter47_reg[0:0] === 1'b1) ? 20'd0 : v_V_2_fu_1249_p3);

assign x_1_fu_1188_p2 = ($signed(x_2_fu_1115_p3) + $signed(16'd1));

assign x_2_fu_1115_p3 = ((tmp_51_reg_1919_pp0_iter44_reg[0:0] === 1'b1) ? 16'd0 : x_fu_188);

always @ (posedge ap_clk) begin
    tmp_69_cast_reg_1858[5:0] <= 6'b000000;
    tmp_71_cast_reg_1863[5:0] <= 6'b000000;
    tmp_59_cast_reg_1894[15:0] <= 16'b0000000000000000;
    tmp_59_cast_reg_1894[31] <= 1'b0;
    i_op_assign_cast_reg_1899[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter1_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter2_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter3_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter4_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter5_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter6_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter7_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter8_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter9_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter10_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter11_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter12_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter13_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter14_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter15_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter16_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter17_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter18_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter19_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter20_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter21_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter22_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter23_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter24_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter25_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter26_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter27_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter28_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter29_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter30_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter31_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter32_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter33_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter34_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter35_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter36_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter37_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter38_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter39_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter40_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter41_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1899_pp0_iter42_reg[15] <= 1'b0;
    u1_V_reg_2192[1:0] <= 2'b00;
    v1_V_reg_2197[1:0] <= 2'b00;
    v1_V_reg_2197_pp0_iter49_reg[1:0] <= 2'b00;
    v1_V_reg_2197_pp0_iter50_reg[1:0] <= 2'b00;
    v1_V_reg_2197_pp0_iter51_reg[1:0] <= 2'b00;
    p_u_V_reg_2203[1:0] <= 2'b00;
    p_u_V_reg_2203_pp0_iter49_reg[1:0] <= 2'b00;
    p_u_V_reg_2203_pp0_iter50_reg[1:0] <= 2'b00;
    p_u_V_reg_2203_pp0_iter51_reg[1:0] <= 2'b00;
    v_V_reg_2209[1:0] <= 2'b00;
    v_V_reg_2209_pp0_iter49_reg[1:0] <= 2'b00;
    v_V_reg_2209_pp0_iter50_reg[1:0] <= 2'b00;
    v_V_reg_2209_pp0_iter51_reg[1:0] <= 2'b00;
    v_V_reg_2209_pp0_iter52_reg[1:0] <= 2'b00;
    OP2_V_reg_2219[1:0] <= 2'b00;
    OP2_V_6_reg_2297[1:0] <= 2'b00;
end

endmodule //Resize_opr_linear
