Warning (10268): Verilog HDL information at gpu_interface.v(148): always construct contains both blocking and non-blocking assignments File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/video/gpu_interface.v Line: 148
Warning (10268): Verilog HDL information at memory_mapped_control.v(37): always construct contains both blocking and non-blocking assignments File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v Line: 37
Warning (10268): Verilog HDL information at interrupt_controller.v(14): always construct contains both blocking and non-blocking assignments File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v Line: 14
Warning (10268): Verilog HDL information at arbiter.v(43): always construct contains both blocking and non-blocking assignments File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v Line: 43
Warning (10268): Verilog HDL information at instr_decoder.v(50): always construct contains both blocking and non-blocking assignments File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v Line: 50
Info (10281): Verilog HDL Declaration information at instr_decoder.v(6): object "FLAGS" differs only in case from object "flags" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v Line: 6
Info (10281): Verilog HDL Declaration information at instr_decoder.v(14): object "INT_NUM" differs only in case from object "int_num" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v Line: 14
Warning (10268): Verilog HDL information at core.v(162): always construct contains both blocking and non-blocking assignments File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v Line: 162
Info (10281): Verilog HDL Declaration information at core.v(15): object "INT_NUM" differs only in case from object "int_num" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v Line: 15
Info (10281): Verilog HDL Declaration information at core.v(5): object "FLAGS" differs only in case from object "flags" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v Line: 5
Warning (10268): Verilog HDL information at alu.v(55): always construct contains both blocking and non-blocking assignments File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v Line: 55
Info (10281): Verilog HDL Declaration information at alu.v(4): object "OPCODE" differs only in case from object "opcode" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v Line: 4
Info (10281): Verilog HDL Declaration information at alu.v(6): object "FLAGS" differs only in case from object "flags" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v Line: 6
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_5_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_4_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Warning (10268): Verilog HDL information at gpu_interface.v(148): always construct contains both blocking and non-blocking assignments File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/gpu_interface.v Line: 148
