// Seed: 638896266
module module_0 ();
  assign id_1 = id_1 ? 1'b0 : 1'h0;
  assign module_2.type_10 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    output tri1  id_5,
    output wand  module_1
);
  assign id_6 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0
    , id_22,
    output wor id_1,
    input tri1 id_2,
    input wand id_3,
    output wire id_4,
    input supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    output wire id_8,
    output uwire id_9,
    output wand id_10,
    input wire id_11,
    output wire id_12,
    input uwire id_13,
    input tri1 id_14,
    input wire id_15,
    output supply1 id_16,
    input tri1 id_17,
    input tri1 id_18,
    output tri id_19,
    input supply1 id_20
);
  wire id_23, id_24, id_25;
  and primCall (
      id_0,
      id_11,
      id_13,
      id_14,
      id_15,
      id_17,
      id_18,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_25,
      id_3,
      id_5
  );
  module_0 modCall_1 ();
endmodule
