// Seed: 895221366
module module_0 (
    input tri1 id_0
);
  reg id_2 = 1;
  always
    if (1) assign id_2 = 1;
    else begin
      if (('b0)) id_2 <= #1 id_2;
    end
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wor id_8
);
  wire id_10;
  module_0(
      id_6
  );
  tri0 id_11 = id_4;
endmodule
