<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/HaswellEMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_haswell_e_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">HaswellEMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___t_h_r_e_a_d___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_CORE_THREAD_COUNT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_h_r_e_a_d___i_d___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_THREAD_ID_INFO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_MCG_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_SMM_MCA_CAP_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_ERROR_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT1_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT2_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_RAPL_POWER_UNIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_DRAM_ENERGY_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___p_c_i_e___p_l_l___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_PCIE_PLL_RATIO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_MSRUNCORE_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_QM_EVTSEL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_PQR_ASSOC_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:acd74e8f5f0f31bbbbae05fc2730d0f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#acd74e8f5f0f31bbbbae05fc2730d0f8d">IS_HASWELL_E_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:acd74e8f5f0f31bbbbae05fc2730d0f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b40e8c7989c5d62db985184ff7854f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a31b40e8c7989c5d62db985184ff7854f">MSR_HASWELL_E_CORE_THREAD_COUNT</a>&#160;&#160;&#160;0x00000035</td></tr>
<tr class="separator:a31b40e8c7989c5d62db985184ff7854f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af332af52a89172abde7801c5a593fc4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af332af52a89172abde7801c5a593fc4f">MSR_HASWELL_E_THREAD_ID_INFO</a>&#160;&#160;&#160;0x00000053</td></tr>
<tr class="separator:af332af52a89172abde7801c5a593fc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6615e7a079dadc8f13f31ed93707ca69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a6615e7a079dadc8f13f31ed93707ca69">MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL</a>&#160;&#160;&#160;0x000000E2</td></tr>
<tr class="separator:a6615e7a079dadc8f13f31ed93707ca69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7850fb17f22619ffa607e785811effe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a7850fb17f22619ffa607e785811effe5">MSR_HASWELL_E_IA32_MCG_CAP</a>&#160;&#160;&#160;0x00000179</td></tr>
<tr class="separator:a7850fb17f22619ffa607e785811effe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c2e1a1a011e214ee61b044db566c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a68c2e1a1a011e214ee61b044db566c12">MSR_HASWELL_E_SMM_MCA_CAP</a>&#160;&#160;&#160;0x0000017D</td></tr>
<tr class="separator:a68c2e1a1a011e214ee61b044db566c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c89935e2bd7c7ab6220c0eae8b0a91e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9c89935e2bd7c7ab6220c0eae8b0a91e">MSR_HASWELL_E_ERROR_CONTROL</a>&#160;&#160;&#160;0x0000017F</td></tr>
<tr class="separator:a9c89935e2bd7c7ab6220c0eae8b0a91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e792894e6ee23a56feb235d0d88516f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a4e792894e6ee23a56feb235d0d88516f">MSR_HASWELL_E_TURBO_RATIO_LIMIT</a>&#160;&#160;&#160;0x000001AD</td></tr>
<tr class="separator:a4e792894e6ee23a56feb235d0d88516f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4865e6b50fe350d5ae5e3bfacf4794d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a4865e6b50fe350d5ae5e3bfacf4794d6">MSR_HASWELL_E_TURBO_RATIO_LIMIT1</a>&#160;&#160;&#160;0x000001AE</td></tr>
<tr class="separator:a4865e6b50fe350d5ae5e3bfacf4794d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55bf80eb42aa8cdfe747e300f4b4121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac55bf80eb42aa8cdfe747e300f4b4121">MSR_HASWELL_E_TURBO_RATIO_LIMIT2</a>&#160;&#160;&#160;0x000001AF</td></tr>
<tr class="separator:ac55bf80eb42aa8cdfe747e300f4b4121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596d2df4ee8f8f720e4ad1ea22e3758c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a596d2df4ee8f8f720e4ad1ea22e3758c">MSR_HASWELL_E_RAPL_POWER_UNIT</a>&#160;&#160;&#160;0x00000606</td></tr>
<tr class="separator:a596d2df4ee8f8f720e4ad1ea22e3758c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f79a195565809edf611595e0b63aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a27f79a195565809edf611595e0b63aa7">MSR_HASWELL_E_DRAM_POWER_LIMIT</a>&#160;&#160;&#160;0x00000618</td></tr>
<tr class="separator:a27f79a195565809edf611595e0b63aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae044488dcd5e29ddee44a18c7174dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aae044488dcd5e29ddee44a18c7174dd5">MSR_HASWELL_E_DRAM_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000619</td></tr>
<tr class="separator:aae044488dcd5e29ddee44a18c7174dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09222bebecba4a1b30b2a64c5470313e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a09222bebecba4a1b30b2a64c5470313e">MSR_HASWELL_E_DRAM_PERF_STATUS</a>&#160;&#160;&#160;0x0000061B</td></tr>
<tr class="separator:a09222bebecba4a1b30b2a64c5470313e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475d78cf16a807c77d9ffaee5a758cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a475d78cf16a807c77d9ffaee5a758cf1">MSR_HASWELL_E_DRAM_POWER_INFO</a>&#160;&#160;&#160;0x0000061C</td></tr>
<tr class="separator:a475d78cf16a807c77d9ffaee5a758cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81a4497e9202a70883495bb6de588a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac81a4497e9202a70883495bb6de588a7">MSR_HASWELL_E_PCIE_PLL_RATIO</a>&#160;&#160;&#160;0x0000061E</td></tr>
<tr class="separator:ac81a4497e9202a70883495bb6de588a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277c2fb49126d8186a2d76e24ec967d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a277c2fb49126d8186a2d76e24ec967d1">MSR_HASWELL_E_MSRUNCORE_RATIO_LIMIT</a>&#160;&#160;&#160;0x00000620</td></tr>
<tr class="separator:a277c2fb49126d8186a2d76e24ec967d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4eda12ead449e6b973c132c0ca6219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#abf4eda12ead449e6b973c132c0ca6219">MSR_HASWELL_E_PP0_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000639</td></tr>
<tr class="separator:abf4eda12ead449e6b973c132c0ca6219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16566ebf12fb29b26f40042dd35cea7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a16566ebf12fb29b26f40042dd35cea7c">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS</a>&#160;&#160;&#160;0x00000690</td></tr>
<tr class="separator:a16566ebf12fb29b26f40042dd35cea7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254d1c867877667f725201b9fe87d70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a254d1c867877667f725201b9fe87d70f">MSR_HASWELL_E_IA32_QM_EVTSEL</a>&#160;&#160;&#160;0x00000C8D</td></tr>
<tr class="separator:a254d1c867877667f725201b9fe87d70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e27e145c5340c4cdcde220cb884b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab4e27e145c5340c4cdcde220cb884b99">MSR_HASWELL_E_IA32_PQR_ASSOC</a>&#160;&#160;&#160;0x00000C8F</td></tr>
<tr class="separator:ab4e27e145c5340c4cdcde220cb884b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac77c0d0a3a956a645f49a82960821966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac77c0d0a3a956a645f49a82960821966">MSR_HASWELL_E_PMON_GLOBAL_CTL</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr class="separator:ac77c0d0a3a956a645f49a82960821966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101c25e5af60194b24a1f5950f18d288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a101c25e5af60194b24a1f5950f18d288">MSR_HASWELL_E_PMON_GLOBAL_STATUS</a>&#160;&#160;&#160;0x00000701</td></tr>
<tr class="separator:a101c25e5af60194b24a1f5950f18d288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173fa887f19ee03e548b8f380775b328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a173fa887f19ee03e548b8f380775b328">MSR_HASWELL_E_PMON_GLOBAL_CONFIG</a>&#160;&#160;&#160;0x00000702</td></tr>
<tr class="separator:a173fa887f19ee03e548b8f380775b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c92818d6ae3122fd360f518f68b0859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9c92818d6ae3122fd360f518f68b0859">MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTL</a>&#160;&#160;&#160;0x00000703</td></tr>
<tr class="separator:a9c92818d6ae3122fd360f518f68b0859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63988340edfd5e9c2292d1db79e4e8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a63988340edfd5e9c2292d1db79e4e8e8">MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTR</a>&#160;&#160;&#160;0x00000704</td></tr>
<tr class="separator:a63988340edfd5e9c2292d1db79e4e8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a3ec21721edfbf047ddf4ef7b465a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9a3ec21721edfbf047ddf4ef7b465a0d">MSR_HASWELL_E_U_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000705</td></tr>
<tr class="separator:a9a3ec21721edfbf047ddf4ef7b465a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777467a046109f4befeabc79e9a728b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a777467a046109f4befeabc79e9a728b6">MSR_HASWELL_E_U_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000706</td></tr>
<tr class="separator:a777467a046109f4befeabc79e9a728b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa20bc70abf3982bc582111a7ce76730f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa20bc70abf3982bc582111a7ce76730f">MSR_HASWELL_E_U_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000708</td></tr>
<tr class="separator:aa20bc70abf3982bc582111a7ce76730f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9409ebad20cd71d37f393cfce1d7eb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9409ebad20cd71d37f393cfce1d7eb3d">MSR_HASWELL_E_U_PMON_CTR0</a>&#160;&#160;&#160;0x00000709</td></tr>
<tr class="separator:a9409ebad20cd71d37f393cfce1d7eb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6d7f1151d524c685e06eb139e54993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a0b6d7f1151d524c685e06eb139e54993">MSR_HASWELL_E_U_PMON_CTR1</a>&#160;&#160;&#160;0x0000070A</td></tr>
<tr class="separator:a0b6d7f1151d524c685e06eb139e54993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab43f65231f0d1e61b5242a9d4e0e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a2ab43f65231f0d1e61b5242a9d4e0e6a">MSR_HASWELL_E_PCU_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000710</td></tr>
<tr class="separator:a2ab43f65231f0d1e61b5242a9d4e0e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46c58bca28b7ddcce9f725564eea7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa46c58bca28b7ddcce9f725564eea7bd">MSR_HASWELL_E_PCU_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000711</td></tr>
<tr class="separator:aa46c58bca28b7ddcce9f725564eea7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9518286c2e4545d93aa5dcfaa7e71fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa9518286c2e4545d93aa5dcfaa7e71fd">MSR_HASWELL_E_PCU_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000712</td></tr>
<tr class="separator:aa9518286c2e4545d93aa5dcfaa7e71fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d90fe3473400db9d00f7f2cf616c57d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8d90fe3473400db9d00f7f2cf616c57d">MSR_HASWELL_E_PCU_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000713</td></tr>
<tr class="separator:a8d90fe3473400db9d00f7f2cf616c57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae915ca267c5e8fe61fa500eb2ba6f62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae915ca267c5e8fe61fa500eb2ba6f62f">MSR_HASWELL_E_PCU_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000714</td></tr>
<tr class="separator:ae915ca267c5e8fe61fa500eb2ba6f62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9b2c2d77e7679f6549d1f5260d326e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a4a9b2c2d77e7679f6549d1f5260d326e">MSR_HASWELL_E_PCU_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000715</td></tr>
<tr class="separator:a4a9b2c2d77e7679f6549d1f5260d326e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332764f3464a2a9b7157dd8b95a1d69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a332764f3464a2a9b7157dd8b95a1d69d">MSR_HASWELL_E_PCU_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000716</td></tr>
<tr class="separator:a332764f3464a2a9b7157dd8b95a1d69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8841bfff9a8d5335669e2228dd7c7b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8841bfff9a8d5335669e2228dd7c7b9e">MSR_HASWELL_E_PCU_PMON_CTR0</a>&#160;&#160;&#160;0x00000717</td></tr>
<tr class="separator:a8841bfff9a8d5335669e2228dd7c7b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4da96cc76e07f8e6a07fb853b05accf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac4da96cc76e07f8e6a07fb853b05accf">MSR_HASWELL_E_PCU_PMON_CTR1</a>&#160;&#160;&#160;0x00000718</td></tr>
<tr class="separator:ac4da96cc76e07f8e6a07fb853b05accf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a565cf6332a0af1b62c62346bdc5ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9a565cf6332a0af1b62c62346bdc5ba2">MSR_HASWELL_E_PCU_PMON_CTR2</a>&#160;&#160;&#160;0x00000719</td></tr>
<tr class="separator:a9a565cf6332a0af1b62c62346bdc5ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c228020732b78154d0ed8b8ea09046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a32c228020732b78154d0ed8b8ea09046">MSR_HASWELL_E_PCU_PMON_CTR3</a>&#160;&#160;&#160;0x0000071A</td></tr>
<tr class="separator:a32c228020732b78154d0ed8b8ea09046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02bde02ed2732b0eb9bd492354f28bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac02bde02ed2732b0eb9bd492354f28bc">MSR_HASWELL_E_S0_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000720</td></tr>
<tr class="separator:ac02bde02ed2732b0eb9bd492354f28bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe84335fa55aaf410d993881abfcf2ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#abe84335fa55aaf410d993881abfcf2ff">MSR_HASWELL_E_S0_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000721</td></tr>
<tr class="separator:abe84335fa55aaf410d993881abfcf2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12b195f083dca6dac40827f22a13953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac12b195f083dca6dac40827f22a13953">MSR_HASWELL_E_S0_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000722</td></tr>
<tr class="separator:ac12b195f083dca6dac40827f22a13953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6779210df55197516dfa691b599c52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab6779210df55197516dfa691b599c52e">MSR_HASWELL_E_S0_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000723</td></tr>
<tr class="separator:ab6779210df55197516dfa691b599c52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a213f10580e658017f9e11464af98a641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a213f10580e658017f9e11464af98a641">MSR_HASWELL_E_S0_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000724</td></tr>
<tr class="separator:a213f10580e658017f9e11464af98a641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48224439936a85b7e874b62f070021c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa48224439936a85b7e874b62f070021c">MSR_HASWELL_E_S0_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000725</td></tr>
<tr class="separator:aa48224439936a85b7e874b62f070021c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac829b21b1c804b540ed16d9f2a551894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac829b21b1c804b540ed16d9f2a551894">MSR_HASWELL_E_S0_PMON_CTR0</a>&#160;&#160;&#160;0x00000726</td></tr>
<tr class="separator:ac829b21b1c804b540ed16d9f2a551894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fdc7b3e0e90c50edcfe3307ab36fc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8fdc7b3e0e90c50edcfe3307ab36fc83">MSR_HASWELL_E_S0_PMON_CTR1</a>&#160;&#160;&#160;0x00000727</td></tr>
<tr class="separator:a8fdc7b3e0e90c50edcfe3307ab36fc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4229e0169a296913904a45dfabf6390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab4229e0169a296913904a45dfabf6390">MSR_HASWELL_E_S0_PMON_CTR2</a>&#160;&#160;&#160;0x00000728</td></tr>
<tr class="separator:ab4229e0169a296913904a45dfabf6390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6575f4381cbb06d0d1eb7a1d8d41289f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a6575f4381cbb06d0d1eb7a1d8d41289f">MSR_HASWELL_E_S0_PMON_CTR3</a>&#160;&#160;&#160;0x00000729</td></tr>
<tr class="separator:a6575f4381cbb06d0d1eb7a1d8d41289f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841ea34989727b42bf3e2df81914b591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a841ea34989727b42bf3e2df81914b591">MSR_HASWELL_E_S1_PMON_BOX_CTL</a>&#160;&#160;&#160;0x0000072A</td></tr>
<tr class="separator:a841ea34989727b42bf3e2df81914b591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae570d9089f99973f5717ea828f1b9108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae570d9089f99973f5717ea828f1b9108">MSR_HASWELL_E_S1_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x0000072B</td></tr>
<tr class="separator:ae570d9089f99973f5717ea828f1b9108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2fb01ab3c9e721d7d54fc391de7e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9d2fb01ab3c9e721d7d54fc391de7e0b">MSR_HASWELL_E_S1_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x0000072C</td></tr>
<tr class="separator:a9d2fb01ab3c9e721d7d54fc391de7e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391476fecb46d10aed6316254b4f8f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a391476fecb46d10aed6316254b4f8f2f">MSR_HASWELL_E_S1_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x0000072D</td></tr>
<tr class="separator:a391476fecb46d10aed6316254b4f8f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad244cfdf53c238ec4242a529a363b6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ad244cfdf53c238ec4242a529a363b6e4">MSR_HASWELL_E_S1_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x0000072E</td></tr>
<tr class="separator:ad244cfdf53c238ec4242a529a363b6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe42fdaa873ff989b29083a6f74c6949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#abe42fdaa873ff989b29083a6f74c6949">MSR_HASWELL_E_S1_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x0000072F</td></tr>
<tr class="separator:abe42fdaa873ff989b29083a6f74c6949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92f866c53a95d765d4ef3f4c210d2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa92f866c53a95d765d4ef3f4c210d2a3">MSR_HASWELL_E_S1_PMON_CTR0</a>&#160;&#160;&#160;0x00000730</td></tr>
<tr class="separator:aa92f866c53a95d765d4ef3f4c210d2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109d9d25b180718f612d8f3f9a882ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a109d9d25b180718f612d8f3f9a882ae2">MSR_HASWELL_E_S1_PMON_CTR1</a>&#160;&#160;&#160;0x00000731</td></tr>
<tr class="separator:a109d9d25b180718f612d8f3f9a882ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae111bd68f0b54b78bc2d4b308b6e51f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae111bd68f0b54b78bc2d4b308b6e51f7">MSR_HASWELL_E_S1_PMON_CTR2</a>&#160;&#160;&#160;0x00000732</td></tr>
<tr class="separator:ae111bd68f0b54b78bc2d4b308b6e51f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae889d60d3e542bcd22925c04b8777137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae889d60d3e542bcd22925c04b8777137">MSR_HASWELL_E_S1_PMON_CTR3</a>&#160;&#160;&#160;0x00000733</td></tr>
<tr class="separator:ae889d60d3e542bcd22925c04b8777137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19dc29d5d4756ae36c1701d732fc25c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa19dc29d5d4756ae36c1701d732fc25c">MSR_HASWELL_E_S2_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000734</td></tr>
<tr class="separator:aa19dc29d5d4756ae36c1701d732fc25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5125a0b51e0ae93261546af896d335c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a5125a0b51e0ae93261546af896d335c7">MSR_HASWELL_E_S2_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000735</td></tr>
<tr class="separator:a5125a0b51e0ae93261546af896d335c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802fb38649d5910ee0ec83cb8056af5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a802fb38649d5910ee0ec83cb8056af5d">MSR_HASWELL_E_S2_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000736</td></tr>
<tr class="separator:a802fb38649d5910ee0ec83cb8056af5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a5affd6c6c78f911d8ca5085ebfd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a37a5affd6c6c78f911d8ca5085ebfd37">MSR_HASWELL_E_S2_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000737</td></tr>
<tr class="separator:a37a5affd6c6c78f911d8ca5085ebfd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab62058e880b2e004dc19d7042017e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aab62058e880b2e004dc19d7042017e2d">MSR_HASWELL_E_S2_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000738</td></tr>
<tr class="separator:aab62058e880b2e004dc19d7042017e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d83fd3d1df58c54783e274e3a7731ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a7d83fd3d1df58c54783e274e3a7731ea">MSR_HASWELL_E_S2_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000739</td></tr>
<tr class="separator:a7d83fd3d1df58c54783e274e3a7731ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1374f4590d090af3b429ac21919e23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac1374f4590d090af3b429ac21919e23d">MSR_HASWELL_E_S2_PMON_CTR0</a>&#160;&#160;&#160;0x0000073A</td></tr>
<tr class="separator:ac1374f4590d090af3b429ac21919e23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e7a30e1fd33f3155245e1081d2fe02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a85e7a30e1fd33f3155245e1081d2fe02">MSR_HASWELL_E_S2_PMON_CTR1</a>&#160;&#160;&#160;0x0000073B</td></tr>
<tr class="separator:a85e7a30e1fd33f3155245e1081d2fe02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b4c1b338eb068e3393c58b779feeb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ad9b4c1b338eb068e3393c58b779feeb8">MSR_HASWELL_E_S2_PMON_CTR2</a>&#160;&#160;&#160;0x0000073C</td></tr>
<tr class="separator:ad9b4c1b338eb068e3393c58b779feeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79034139cfca14fcf7fd6b8b1af85cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab79034139cfca14fcf7fd6b8b1af85cf">MSR_HASWELL_E_S2_PMON_CTR3</a>&#160;&#160;&#160;0x0000073D</td></tr>
<tr class="separator:ab79034139cfca14fcf7fd6b8b1af85cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b4ce276648a2db0188ddd580ba51d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa5b4ce276648a2db0188ddd580ba51d0">MSR_HASWELL_E_S3_PMON_BOX_CTL</a>&#160;&#160;&#160;0x0000073E</td></tr>
<tr class="separator:aa5b4ce276648a2db0188ddd580ba51d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cae1d4377475ff2e4fc4316c699c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a11cae1d4377475ff2e4fc4316c699c14">MSR_HASWELL_E_S3_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x0000073F</td></tr>
<tr class="separator:a11cae1d4377475ff2e4fc4316c699c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5c7104ffe7ed42a10580277839f032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#afd5c7104ffe7ed42a10580277839f032">MSR_HASWELL_E_S3_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000740</td></tr>
<tr class="separator:afd5c7104ffe7ed42a10580277839f032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2806b3367911e2f4d672f7c948ad3373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a2806b3367911e2f4d672f7c948ad3373">MSR_HASWELL_E_S3_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000741</td></tr>
<tr class="separator:a2806b3367911e2f4d672f7c948ad3373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0cf383538dce965004b990398d7283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ade0cf383538dce965004b990398d7283">MSR_HASWELL_E_S3_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000742</td></tr>
<tr class="separator:ade0cf383538dce965004b990398d7283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a60605e7c77bd58de45bc26c55cb43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a0a60605e7c77bd58de45bc26c55cb43a">MSR_HASWELL_E_S3_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000743</td></tr>
<tr class="separator:a0a60605e7c77bd58de45bc26c55cb43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f003b9b15276a292f620969f3c81b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a1f003b9b15276a292f620969f3c81b17">MSR_HASWELL_E_S3_PMON_CTR0</a>&#160;&#160;&#160;0x00000744</td></tr>
<tr class="separator:a1f003b9b15276a292f620969f3c81b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9364635ef422e75b0f37b99372a0bf2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9364635ef422e75b0f37b99372a0bf2a">MSR_HASWELL_E_S3_PMON_CTR1</a>&#160;&#160;&#160;0x00000745</td></tr>
<tr class="separator:a9364635ef422e75b0f37b99372a0bf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2012034e5e184a5f6b22aa5156538f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aeb2012034e5e184a5f6b22aa5156538f">MSR_HASWELL_E_S3_PMON_CTR2</a>&#160;&#160;&#160;0x00000746</td></tr>
<tr class="separator:aeb2012034e5e184a5f6b22aa5156538f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cda07f96d15c0bd9a378122a798339a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9cda07f96d15c0bd9a378122a798339a">MSR_HASWELL_E_S3_PMON_CTR3</a>&#160;&#160;&#160;0x00000747</td></tr>
<tr class="separator:a9cda07f96d15c0bd9a378122a798339a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74687f94dd968bc9639e3eec391adfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac74687f94dd968bc9639e3eec391adfe">MSR_HASWELL_E_C0_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E00</td></tr>
<tr class="separator:ac74687f94dd968bc9639e3eec391adfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7c69c8615004234f7c1f8f8f25ea08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a2d7c69c8615004234f7c1f8f8f25ea08">MSR_HASWELL_E_C0_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E01</td></tr>
<tr class="separator:a2d7c69c8615004234f7c1f8f8f25ea08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9379c96cc5f0bf299f23f4edd25580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a5d9379c96cc5f0bf299f23f4edd25580">MSR_HASWELL_E_C0_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E02</td></tr>
<tr class="separator:a5d9379c96cc5f0bf299f23f4edd25580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b9641c167ecc79c7be45373907950d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ad7b9641c167ecc79c7be45373907950d">MSR_HASWELL_E_C0_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E03</td></tr>
<tr class="separator:ad7b9641c167ecc79c7be45373907950d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a19735f811d2deb18d0615fcf6beb89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a6a19735f811d2deb18d0615fcf6beb89">MSR_HASWELL_E_C0_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E04</td></tr>
<tr class="separator:a6a19735f811d2deb18d0615fcf6beb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352a9e1ca949f2f9c1074de00659d808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a352a9e1ca949f2f9c1074de00659d808">MSR_HASWELL_E_C0_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E05</td></tr>
<tr class="separator:a352a9e1ca949f2f9c1074de00659d808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f73ea252a73c9342ca8deb0da6cdab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a7f73ea252a73c9342ca8deb0da6cdab3">MSR_HASWELL_E_C0_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E06</td></tr>
<tr class="separator:a7f73ea252a73c9342ca8deb0da6cdab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b3c69b215c9d08747d3abe5d67b7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a27b3c69b215c9d08747d3abe5d67b7b5">MSR_HASWELL_E_C0_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E07</td></tr>
<tr class="separator:a27b3c69b215c9d08747d3abe5d67b7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e71672cee8b287d8a1b07314bfdb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a06e71672cee8b287d8a1b07314bfdb1e">MSR_HASWELL_E_C0_PMON_CTR0</a>&#160;&#160;&#160;0x00000E08</td></tr>
<tr class="separator:a06e71672cee8b287d8a1b07314bfdb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8008e29ff6290340d96b4089f9d025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#abf8008e29ff6290340d96b4089f9d025">MSR_HASWELL_E_C0_PMON_CTR1</a>&#160;&#160;&#160;0x00000E09</td></tr>
<tr class="separator:abf8008e29ff6290340d96b4089f9d025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237e369ccc0aed3f2f8f424d6761917f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a237e369ccc0aed3f2f8f424d6761917f">MSR_HASWELL_E_C0_PMON_CTR2</a>&#160;&#160;&#160;0x00000E0A</td></tr>
<tr class="separator:a237e369ccc0aed3f2f8f424d6761917f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7414e8ab8fe29be053200c60e1979a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aab7414e8ab8fe29be053200c60e1979a">MSR_HASWELL_E_C0_PMON_CTR3</a>&#160;&#160;&#160;0x00000E0B</td></tr>
<tr class="separator:aab7414e8ab8fe29be053200c60e1979a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb07122c93620fdd716c1c5c20ab71df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#acb07122c93620fdd716c1c5c20ab71df">MSR_HASWELL_E_C1_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E10</td></tr>
<tr class="separator:acb07122c93620fdd716c1c5c20ab71df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709439906ced7363837c26bcc485e45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a709439906ced7363837c26bcc485e45c">MSR_HASWELL_E_C1_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E11</td></tr>
<tr class="separator:a709439906ced7363837c26bcc485e45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92f5db5e9aca281a670c7f2df725c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ad92f5db5e9aca281a670c7f2df725c7b">MSR_HASWELL_E_C1_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E12</td></tr>
<tr class="separator:ad92f5db5e9aca281a670c7f2df725c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601e049fcb3f6f56c11081cb546ffc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a601e049fcb3f6f56c11081cb546ffc4c">MSR_HASWELL_E_C1_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E13</td></tr>
<tr class="separator:a601e049fcb3f6f56c11081cb546ffc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a93285311c31b87909d0f697182149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a40a93285311c31b87909d0f697182149">MSR_HASWELL_E_C1_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E14</td></tr>
<tr class="separator:a40a93285311c31b87909d0f697182149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc053823a5278ea27234d89b8360b5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#acc053823a5278ea27234d89b8360b5a0">MSR_HASWELL_E_C1_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E15</td></tr>
<tr class="separator:acc053823a5278ea27234d89b8360b5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c5a90d60cdbed19dd04372a6d1261d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae5c5a90d60cdbed19dd04372a6d1261d">MSR_HASWELL_E_C1_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E16</td></tr>
<tr class="separator:ae5c5a90d60cdbed19dd04372a6d1261d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa0b4f8145354ca0abfddd88778a5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a5aa0b4f8145354ca0abfddd88778a5b1">MSR_HASWELL_E_C1_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E17</td></tr>
<tr class="separator:a5aa0b4f8145354ca0abfddd88778a5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af272494467179037901a877f302e460d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af272494467179037901a877f302e460d">MSR_HASWELL_E_C1_PMON_CTR0</a>&#160;&#160;&#160;0x00000E18</td></tr>
<tr class="separator:af272494467179037901a877f302e460d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfe3d9cd826c8d273c37201f4c5bc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a2cfe3d9cd826c8d273c37201f4c5bc9d">MSR_HASWELL_E_C1_PMON_CTR1</a>&#160;&#160;&#160;0x00000E19</td></tr>
<tr class="separator:a2cfe3d9cd826c8d273c37201f4c5bc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ef6460189b2832d5b461b33df19f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a98ef6460189b2832d5b461b33df19f15">MSR_HASWELL_E_C1_PMON_CTR2</a>&#160;&#160;&#160;0x00000E1A</td></tr>
<tr class="separator:a98ef6460189b2832d5b461b33df19f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070526c5d2717a47da15471afe6d455a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a070526c5d2717a47da15471afe6d455a">MSR_HASWELL_E_C1_PMON_CTR3</a>&#160;&#160;&#160;0x00000E1B</td></tr>
<tr class="separator:a070526c5d2717a47da15471afe6d455a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c5f24ee519a1200b454a578e2469ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a79c5f24ee519a1200b454a578e2469ce">MSR_HASWELL_E_C2_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E20</td></tr>
<tr class="separator:a79c5f24ee519a1200b454a578e2469ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb67d266f3ddd4643a3b1d6b4a38a8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#acb67d266f3ddd4643a3b1d6b4a38a8bd">MSR_HASWELL_E_C2_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E21</td></tr>
<tr class="separator:acb67d266f3ddd4643a3b1d6b4a38a8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a3b9973edadda8aaa308ce886e405f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a81a3b9973edadda8aaa308ce886e405f">MSR_HASWELL_E_C2_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E22</td></tr>
<tr class="separator:a81a3b9973edadda8aaa308ce886e405f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac115d81d9204980a33806a06721f2d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac115d81d9204980a33806a06721f2d82">MSR_HASWELL_E_C2_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E23</td></tr>
<tr class="separator:ac115d81d9204980a33806a06721f2d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44befab1c9ea4b61c5be7aa294566db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae44befab1c9ea4b61c5be7aa294566db">MSR_HASWELL_E_C2_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E24</td></tr>
<tr class="separator:ae44befab1c9ea4b61c5be7aa294566db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0238311962d5bff51dfc4526351bf4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a0238311962d5bff51dfc4526351bf4eb">MSR_HASWELL_E_C2_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E25</td></tr>
<tr class="separator:a0238311962d5bff51dfc4526351bf4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7410b52130cd72acf9c412746050e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac7410b52130cd72acf9c412746050e00">MSR_HASWELL_E_C2_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E26</td></tr>
<tr class="separator:ac7410b52130cd72acf9c412746050e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff507f261ca17b61d32620c6446c5752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aff507f261ca17b61d32620c6446c5752">MSR_HASWELL_E_C2_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E27</td></tr>
<tr class="separator:aff507f261ca17b61d32620c6446c5752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552a90ffe1def70de2ea14462af6f640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a552a90ffe1def70de2ea14462af6f640">MSR_HASWELL_E_C2_PMON_CTR0</a>&#160;&#160;&#160;0x00000E28</td></tr>
<tr class="separator:a552a90ffe1def70de2ea14462af6f640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659d344a24dbfb7d964bcf8a3f747b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a659d344a24dbfb7d964bcf8a3f747b6d">MSR_HASWELL_E_C2_PMON_CTR1</a>&#160;&#160;&#160;0x00000E29</td></tr>
<tr class="separator:a659d344a24dbfb7d964bcf8a3f747b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0784cba6da4a7d884032403b5d033c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#adc0784cba6da4a7d884032403b5d033c">MSR_HASWELL_E_C2_PMON_CTR2</a>&#160;&#160;&#160;0x00000E2A</td></tr>
<tr class="separator:adc0784cba6da4a7d884032403b5d033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b9a8025d078a66ef8e58e2de92aa61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af6b9a8025d078a66ef8e58e2de92aa61">MSR_HASWELL_E_C2_PMON_CTR3</a>&#160;&#160;&#160;0x00000E2B</td></tr>
<tr class="separator:af6b9a8025d078a66ef8e58e2de92aa61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629dbcc22aadede4e12dabff959f5370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a629dbcc22aadede4e12dabff959f5370">MSR_HASWELL_E_C3_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E30</td></tr>
<tr class="separator:a629dbcc22aadede4e12dabff959f5370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68551afe47515d9e2549c9a5ed95d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac68551afe47515d9e2549c9a5ed95d9d">MSR_HASWELL_E_C3_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E31</td></tr>
<tr class="separator:ac68551afe47515d9e2549c9a5ed95d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a085a07351a653857ddf1287281a96283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a085a07351a653857ddf1287281a96283">MSR_HASWELL_E_C3_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E32</td></tr>
<tr class="separator:a085a07351a653857ddf1287281a96283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fc85a878da284b72c920ad9e0861b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af1fc85a878da284b72c920ad9e0861b2">MSR_HASWELL_E_C3_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E33</td></tr>
<tr class="separator:af1fc85a878da284b72c920ad9e0861b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf6b87df28cced19a5ac14117f22ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a3cf6b87df28cced19a5ac14117f22ef0">MSR_HASWELL_E_C3_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E34</td></tr>
<tr class="separator:a3cf6b87df28cced19a5ac14117f22ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc43a40a7c477c1c5e7e6c46d9d0617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aedc43a40a7c477c1c5e7e6c46d9d0617">MSR_HASWELL_E_C3_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E35</td></tr>
<tr class="separator:aedc43a40a7c477c1c5e7e6c46d9d0617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273f3b5a9e5b0cbe20874c442d51222e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a273f3b5a9e5b0cbe20874c442d51222e">MSR_HASWELL_E_C3_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E36</td></tr>
<tr class="separator:a273f3b5a9e5b0cbe20874c442d51222e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d5302aba9bd2de2f82b038ca585d53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a7d5302aba9bd2de2f82b038ca585d53a">MSR_HASWELL_E_C3_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E37</td></tr>
<tr class="separator:a7d5302aba9bd2de2f82b038ca585d53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42b88eb1087fa9564f334f947da59fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab42b88eb1087fa9564f334f947da59fa">MSR_HASWELL_E_C3_PMON_CTR0</a>&#160;&#160;&#160;0x00000E38</td></tr>
<tr class="separator:ab42b88eb1087fa9564f334f947da59fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d8ace8781a78b2da51f1390584c298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ad6d8ace8781a78b2da51f1390584c298">MSR_HASWELL_E_C3_PMON_CTR1</a>&#160;&#160;&#160;0x00000E39</td></tr>
<tr class="separator:ad6d8ace8781a78b2da51f1390584c298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2019a5b1486c1a3754b2e889e848da53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a2019a5b1486c1a3754b2e889e848da53">MSR_HASWELL_E_C3_PMON_CTR2</a>&#160;&#160;&#160;0x00000E3A</td></tr>
<tr class="separator:a2019a5b1486c1a3754b2e889e848da53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98fbc8b951096ef68dfe6f215437a722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a98fbc8b951096ef68dfe6f215437a722">MSR_HASWELL_E_C3_PMON_CTR3</a>&#160;&#160;&#160;0x00000E3B</td></tr>
<tr class="separator:a98fbc8b951096ef68dfe6f215437a722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd1d5a4154a914564a3dd9869d5d026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8fd1d5a4154a914564a3dd9869d5d026">MSR_HASWELL_E_C4_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E40</td></tr>
<tr class="separator:a8fd1d5a4154a914564a3dd9869d5d026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d21bacf1c265717b434da908ce9924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a70d21bacf1c265717b434da908ce9924">MSR_HASWELL_E_C4_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E41</td></tr>
<tr class="separator:a70d21bacf1c265717b434da908ce9924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352867b4f6eb8950d2beaabaa846b867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a352867b4f6eb8950d2beaabaa846b867">MSR_HASWELL_E_C4_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E42</td></tr>
<tr class="separator:a352867b4f6eb8950d2beaabaa846b867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497f5301bb029a1899440c73e7e89202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a497f5301bb029a1899440c73e7e89202">MSR_HASWELL_E_C4_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E43</td></tr>
<tr class="separator:a497f5301bb029a1899440c73e7e89202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2266ad28d8b8a25aefcc7d159afd0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aaf2266ad28d8b8a25aefcc7d159afd0f">MSR_HASWELL_E_C4_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E44</td></tr>
<tr class="separator:aaf2266ad28d8b8a25aefcc7d159afd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31193322ffa38b4e0241c93ae7564f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab31193322ffa38b4e0241c93ae7564f0">MSR_HASWELL_E_C4_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E45</td></tr>
<tr class="separator:ab31193322ffa38b4e0241c93ae7564f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ba3baff121ef75bbd7ac5a52b026d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a89ba3baff121ef75bbd7ac5a52b026d2">MSR_HASWELL_E_C4_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E46</td></tr>
<tr class="separator:a89ba3baff121ef75bbd7ac5a52b026d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8197787df2740c14992422fdacca7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af8197787df2740c14992422fdacca7f9">MSR_HASWELL_E_C4_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E47</td></tr>
<tr class="separator:af8197787df2740c14992422fdacca7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1a0bfca718d62f1276f43d16d818bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a0f1a0bfca718d62f1276f43d16d818bc">MSR_HASWELL_E_C4_PMON_CTR0</a>&#160;&#160;&#160;0x00000E48</td></tr>
<tr class="separator:a0f1a0bfca718d62f1276f43d16d818bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937e307670fb6ad309490b3363293a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a937e307670fb6ad309490b3363293a4a">MSR_HASWELL_E_C4_PMON_CTR1</a>&#160;&#160;&#160;0x00000E49</td></tr>
<tr class="separator:a937e307670fb6ad309490b3363293a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca38765be4e97c704070afdefe73974a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aca38765be4e97c704070afdefe73974a">MSR_HASWELL_E_C4_PMON_CTR2</a>&#160;&#160;&#160;0x00000E4A</td></tr>
<tr class="separator:aca38765be4e97c704070afdefe73974a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e26c8bf94c7b7d18560a69469a8bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a61e26c8bf94c7b7d18560a69469a8bad">MSR_HASWELL_E_C4_PMON_CTR3</a>&#160;&#160;&#160;0x00000E4B</td></tr>
<tr class="separator:a61e26c8bf94c7b7d18560a69469a8bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f838bc90f9fedd3983eed35504bf8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a1f838bc90f9fedd3983eed35504bf8ed">MSR_HASWELL_E_C5_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E50</td></tr>
<tr class="separator:a1f838bc90f9fedd3983eed35504bf8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf48c77d2cad44ca20f40e9223d31a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a2cf48c77d2cad44ca20f40e9223d31a2">MSR_HASWELL_E_C5_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E51</td></tr>
<tr class="separator:a2cf48c77d2cad44ca20f40e9223d31a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618d54c6c948ef40c4c9aff62e87bcdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a618d54c6c948ef40c4c9aff62e87bcdb">MSR_HASWELL_E_C5_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E52</td></tr>
<tr class="separator:a618d54c6c948ef40c4c9aff62e87bcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8c87dba0a29ca927d4980787348e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#afd8c87dba0a29ca927d4980787348e59">MSR_HASWELL_E_C5_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E53</td></tr>
<tr class="separator:afd8c87dba0a29ca927d4980787348e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768f3cbdbb0c326ec3664db7adf396e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a768f3cbdbb0c326ec3664db7adf396e2">MSR_HASWELL_E_C5_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E54</td></tr>
<tr class="separator:a768f3cbdbb0c326ec3664db7adf396e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0585b83807a6abf6df36d630ecd5f4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a0585b83807a6abf6df36d630ecd5f4b2">MSR_HASWELL_E_C5_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E55</td></tr>
<tr class="separator:a0585b83807a6abf6df36d630ecd5f4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fbdb541ed27a64703ff0dd7b27c79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae5fbdb541ed27a64703ff0dd7b27c79a">MSR_HASWELL_E_C5_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E56</td></tr>
<tr class="separator:ae5fbdb541ed27a64703ff0dd7b27c79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1de86c9f34359c8e407261e3654f8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae1de86c9f34359c8e407261e3654f8f4">MSR_HASWELL_E_C5_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E57</td></tr>
<tr class="separator:ae1de86c9f34359c8e407261e3654f8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb44225edbcc7e59917fe151bb87d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#adbb44225edbcc7e59917fe151bb87d66">MSR_HASWELL_E_C5_PMON_CTR0</a>&#160;&#160;&#160;0x00000E58</td></tr>
<tr class="separator:adbb44225edbcc7e59917fe151bb87d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d661312aafa44c047e81cb0092e4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab5d661312aafa44c047e81cb0092e4e1">MSR_HASWELL_E_C5_PMON_CTR1</a>&#160;&#160;&#160;0x00000E59</td></tr>
<tr class="separator:ab5d661312aafa44c047e81cb0092e4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e09d1775c013a6248552166a8e4e046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a3e09d1775c013a6248552166a8e4e046">MSR_HASWELL_E_C5_PMON_CTR2</a>&#160;&#160;&#160;0x00000E5A</td></tr>
<tr class="separator:a3e09d1775c013a6248552166a8e4e046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38030baf8d4d29114fd1ef4e86128786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a38030baf8d4d29114fd1ef4e86128786">MSR_HASWELL_E_C5_PMON_CTR3</a>&#160;&#160;&#160;0x00000E5B</td></tr>
<tr class="separator:a38030baf8d4d29114fd1ef4e86128786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146ea230b54b9e002313bb4e72221cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a146ea230b54b9e002313bb4e72221cb3">MSR_HASWELL_E_C6_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E60</td></tr>
<tr class="separator:a146ea230b54b9e002313bb4e72221cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433d96be2acb030777470161273ff9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a433d96be2acb030777470161273ff9f0">MSR_HASWELL_E_C6_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E61</td></tr>
<tr class="separator:a433d96be2acb030777470161273ff9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a4bd61086e8b75fed064e54ee603e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a93a4bd61086e8b75fed064e54ee603e5">MSR_HASWELL_E_C6_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E62</td></tr>
<tr class="separator:a93a4bd61086e8b75fed064e54ee603e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597095dc68584c0c2cbbaada8506a2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a597095dc68584c0c2cbbaada8506a2d2">MSR_HASWELL_E_C6_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E63</td></tr>
<tr class="separator:a597095dc68584c0c2cbbaada8506a2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9dbfa40d5ff646961aab383044d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a7d9dbfa40d5ff646961aab383044d14c">MSR_HASWELL_E_C6_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E64</td></tr>
<tr class="separator:a7d9dbfa40d5ff646961aab383044d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a149b89259424284e5a849cf71f5e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a7a149b89259424284e5a849cf71f5e13">MSR_HASWELL_E_C6_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E65</td></tr>
<tr class="separator:a7a149b89259424284e5a849cf71f5e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a82de78fb2426450946fcaf4fea6380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a0a82de78fb2426450946fcaf4fea6380">MSR_HASWELL_E_C6_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E66</td></tr>
<tr class="separator:a0a82de78fb2426450946fcaf4fea6380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17647527b05fdd8394b4f74eadd40644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a17647527b05fdd8394b4f74eadd40644">MSR_HASWELL_E_C6_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E67</td></tr>
<tr class="separator:a17647527b05fdd8394b4f74eadd40644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac755c992ecb2eb7ef4e625c7a37590a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac755c992ecb2eb7ef4e625c7a37590a2">MSR_HASWELL_E_C6_PMON_CTR0</a>&#160;&#160;&#160;0x00000E68</td></tr>
<tr class="separator:ac755c992ecb2eb7ef4e625c7a37590a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08362f57743a0e0ecb767eeb5533cff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a08362f57743a0e0ecb767eeb5533cff1">MSR_HASWELL_E_C6_PMON_CTR1</a>&#160;&#160;&#160;0x00000E69</td></tr>
<tr class="separator:a08362f57743a0e0ecb767eeb5533cff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fb53904ec2f2bd82077e075b7606d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a24fb53904ec2f2bd82077e075b7606d2">MSR_HASWELL_E_C6_PMON_CTR2</a>&#160;&#160;&#160;0x00000E6A</td></tr>
<tr class="separator:a24fb53904ec2f2bd82077e075b7606d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844fd304a92ab6d95f60661c0b59f2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a844fd304a92ab6d95f60661c0b59f2b1">MSR_HASWELL_E_C6_PMON_CTR3</a>&#160;&#160;&#160;0x00000E6B</td></tr>
<tr class="separator:a844fd304a92ab6d95f60661c0b59f2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd16df793f940e8abfa5e1640e3c7345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#afd16df793f940e8abfa5e1640e3c7345">MSR_HASWELL_E_C7_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E70</td></tr>
<tr class="separator:afd16df793f940e8abfa5e1640e3c7345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1603bc99a62c3c742d8144b34217e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae1603bc99a62c3c742d8144b34217e7e">MSR_HASWELL_E_C7_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E71</td></tr>
<tr class="separator:ae1603bc99a62c3c742d8144b34217e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5b228c985271294fbaccf8d5bce676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a1b5b228c985271294fbaccf8d5bce676">MSR_HASWELL_E_C7_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E72</td></tr>
<tr class="separator:a1b5b228c985271294fbaccf8d5bce676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae32c1f01ee32613722d7b8b5634ee0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aae32c1f01ee32613722d7b8b5634ee0d">MSR_HASWELL_E_C7_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E73</td></tr>
<tr class="separator:aae32c1f01ee32613722d7b8b5634ee0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c40607ad9ca9fafa6d3074947472b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a63c40607ad9ca9fafa6d3074947472b9">MSR_HASWELL_E_C7_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E74</td></tr>
<tr class="separator:a63c40607ad9ca9fafa6d3074947472b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02744e84e17eacb483df436ec65d5731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a02744e84e17eacb483df436ec65d5731">MSR_HASWELL_E_C7_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E75</td></tr>
<tr class="separator:a02744e84e17eacb483df436ec65d5731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b6c0325f16e3400484789f64de213f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a23b6c0325f16e3400484789f64de213f">MSR_HASWELL_E_C7_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E76</td></tr>
<tr class="separator:a23b6c0325f16e3400484789f64de213f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9913930b9356d2700508076ba45ac000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9913930b9356d2700508076ba45ac000">MSR_HASWELL_E_C7_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E77</td></tr>
<tr class="separator:a9913930b9356d2700508076ba45ac000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62caf9424eab9e8105a9eb9b9f4d8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af62caf9424eab9e8105a9eb9b9f4d8cb">MSR_HASWELL_E_C7_PMON_CTR0</a>&#160;&#160;&#160;0x00000E78</td></tr>
<tr class="separator:af62caf9424eab9e8105a9eb9b9f4d8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b3daed8d4a7578cdb91a949e9a4f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac9b3daed8d4a7578cdb91a949e9a4f15">MSR_HASWELL_E_C7_PMON_CTR1</a>&#160;&#160;&#160;0x00000E79</td></tr>
<tr class="separator:ac9b3daed8d4a7578cdb91a949e9a4f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d6f799a74fa41b4d4baae6bea1394c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a98d6f799a74fa41b4d4baae6bea1394c">MSR_HASWELL_E_C7_PMON_CTR2</a>&#160;&#160;&#160;0x00000E7A</td></tr>
<tr class="separator:a98d6f799a74fa41b4d4baae6bea1394c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cbb8273a697ac195fb0d88d60286deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a5cbb8273a697ac195fb0d88d60286deb">MSR_HASWELL_E_C7_PMON_CTR3</a>&#160;&#160;&#160;0x00000E7B</td></tr>
<tr class="separator:a5cbb8273a697ac195fb0d88d60286deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b38a85dc2aad92aabc44355388e269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a2b38a85dc2aad92aabc44355388e269e">MSR_HASWELL_E_C8_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E80</td></tr>
<tr class="separator:a2b38a85dc2aad92aabc44355388e269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dba7c0309fc01bc11fe3fb78e9dd59a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a3dba7c0309fc01bc11fe3fb78e9dd59a">MSR_HASWELL_E_C8_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E81</td></tr>
<tr class="separator:a3dba7c0309fc01bc11fe3fb78e9dd59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae872a0258742705dbacc513dd2fb0a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae872a0258742705dbacc513dd2fb0a9c">MSR_HASWELL_E_C8_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E82</td></tr>
<tr class="separator:ae872a0258742705dbacc513dd2fb0a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8673fce0c2f777496680833fb80d80b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8673fce0c2f777496680833fb80d80b2">MSR_HASWELL_E_C8_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E83</td></tr>
<tr class="separator:a8673fce0c2f777496680833fb80d80b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bfa81caf02486279bb69b164f0be45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a24bfa81caf02486279bb69b164f0be45">MSR_HASWELL_E_C8_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E84</td></tr>
<tr class="separator:a24bfa81caf02486279bb69b164f0be45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e4c72303f5b24c4de3e5df4bd67f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a13e4c72303f5b24c4de3e5df4bd67f60">MSR_HASWELL_E_C8_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E85</td></tr>
<tr class="separator:a13e4c72303f5b24c4de3e5df4bd67f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263024a3d423b1dd3297716502615803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a263024a3d423b1dd3297716502615803">MSR_HASWELL_E_C8_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E86</td></tr>
<tr class="separator:a263024a3d423b1dd3297716502615803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c4608d60592b178b9b2ff25fb073f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a96c4608d60592b178b9b2ff25fb073f0">MSR_HASWELL_E_C8_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E87</td></tr>
<tr class="separator:a96c4608d60592b178b9b2ff25fb073f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26d5f0692449f270a50be4218fdc007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa26d5f0692449f270a50be4218fdc007">MSR_HASWELL_E_C8_PMON_CTR0</a>&#160;&#160;&#160;0x00000E88</td></tr>
<tr class="separator:aa26d5f0692449f270a50be4218fdc007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbaab3e37343e9ff71ae914d9e3cbb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#adbaab3e37343e9ff71ae914d9e3cbb51">MSR_HASWELL_E_C8_PMON_CTR1</a>&#160;&#160;&#160;0x00000E89</td></tr>
<tr class="separator:adbaab3e37343e9ff71ae914d9e3cbb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3020970044da70341d82dafad39a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a3a3020970044da70341d82dafad39a94">MSR_HASWELL_E_C8_PMON_CTR2</a>&#160;&#160;&#160;0x00000E8A</td></tr>
<tr class="separator:a3a3020970044da70341d82dafad39a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e1aa01d0f9aae36d23a03f82b074a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a69e1aa01d0f9aae36d23a03f82b074a8">MSR_HASWELL_E_C8_PMON_CTR3</a>&#160;&#160;&#160;0x00000E8B</td></tr>
<tr class="separator:a69e1aa01d0f9aae36d23a03f82b074a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e3848a359a7a4fbefa3246a8e63d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a41e3848a359a7a4fbefa3246a8e63d41">MSR_HASWELL_E_C9_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E90</td></tr>
<tr class="separator:a41e3848a359a7a4fbefa3246a8e63d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa6304fe70f3e47d1dfd3ead71c39b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#acfa6304fe70f3e47d1dfd3ead71c39b9">MSR_HASWELL_E_C9_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E91</td></tr>
<tr class="separator:acfa6304fe70f3e47d1dfd3ead71c39b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c269fbffbc99b1c817f41ce5904b64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a7c269fbffbc99b1c817f41ce5904b64d">MSR_HASWELL_E_C9_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E92</td></tr>
<tr class="separator:a7c269fbffbc99b1c817f41ce5904b64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65411de77953865043b51f417e8f88d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a65411de77953865043b51f417e8f88d4">MSR_HASWELL_E_C9_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E93</td></tr>
<tr class="separator:a65411de77953865043b51f417e8f88d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c4b7b37bbfa65b40fe92b59c980d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af6c4b7b37bbfa65b40fe92b59c980d28">MSR_HASWELL_E_C9_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E94</td></tr>
<tr class="separator:af6c4b7b37bbfa65b40fe92b59c980d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057570330316c64072f5d23a17c927ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a057570330316c64072f5d23a17c927ce">MSR_HASWELL_E_C9_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000E95</td></tr>
<tr class="separator:a057570330316c64072f5d23a17c927ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcde0b823a8e0624d2483f55b510d647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#afcde0b823a8e0624d2483f55b510d647">MSR_HASWELL_E_C9_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E96</td></tr>
<tr class="separator:afcde0b823a8e0624d2483f55b510d647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b630f996a2fdeaa7a2dc5716445b84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a6b630f996a2fdeaa7a2dc5716445b84a">MSR_HASWELL_E_C9_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E97</td></tr>
<tr class="separator:a6b630f996a2fdeaa7a2dc5716445b84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea250e112a10e123702561f4de03ded6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aea250e112a10e123702561f4de03ded6">MSR_HASWELL_E_C9_PMON_CTR0</a>&#160;&#160;&#160;0x00000E98</td></tr>
<tr class="separator:aea250e112a10e123702561f4de03ded6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e2a29a66e363f14b3fa0006debb5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a02e2a29a66e363f14b3fa0006debb5ea">MSR_HASWELL_E_C9_PMON_CTR1</a>&#160;&#160;&#160;0x00000E99</td></tr>
<tr class="separator:a02e2a29a66e363f14b3fa0006debb5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167984788da7a1cd573fa4b807206654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a167984788da7a1cd573fa4b807206654">MSR_HASWELL_E_C9_PMON_CTR2</a>&#160;&#160;&#160;0x00000E9A</td></tr>
<tr class="separator:a167984788da7a1cd573fa4b807206654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a26ddcba6eb52c5644cd924079e46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a10a26ddcba6eb52c5644cd924079e46e">MSR_HASWELL_E_C9_PMON_CTR3</a>&#160;&#160;&#160;0x00000E9B</td></tr>
<tr class="separator:a10a26ddcba6eb52c5644cd924079e46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3372a59b84243f620b7131c58b7b7b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a3372a59b84243f620b7131c58b7b7b1b">MSR_HASWELL_E_C10_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000EA0</td></tr>
<tr class="separator:a3372a59b84243f620b7131c58b7b7b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18763269185184c6784021a10dce5f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a18763269185184c6784021a10dce5f28">MSR_HASWELL_E_C10_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000EA1</td></tr>
<tr class="separator:a18763269185184c6784021a10dce5f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741f28bbc0e4c675ccb71ef941965c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a741f28bbc0e4c675ccb71ef941965c41">MSR_HASWELL_E_C10_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000EA2</td></tr>
<tr class="separator:a741f28bbc0e4c675ccb71ef941965c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a83f660383bd211eae4bdfe86a63c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a86a83f660383bd211eae4bdfe86a63c5">MSR_HASWELL_E_C10_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000EA3</td></tr>
<tr class="separator:a86a83f660383bd211eae4bdfe86a63c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22be04b5a52e0f363af2ba44e1de546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa22be04b5a52e0f363af2ba44e1de546">MSR_HASWELL_E_C10_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000EA4</td></tr>
<tr class="separator:aa22be04b5a52e0f363af2ba44e1de546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684b43016364bdece1498019ab5585b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a684b43016364bdece1498019ab5585b6">MSR_HASWELL_E_C10_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000EA5</td></tr>
<tr class="separator:a684b43016364bdece1498019ab5585b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47450b6ea1c9032f1c96e7a97592e328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a47450b6ea1c9032f1c96e7a97592e328">MSR_HASWELL_E_C10_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000EA6</td></tr>
<tr class="separator:a47450b6ea1c9032f1c96e7a97592e328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9446560f8352e6bff237fb332f1489af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9446560f8352e6bff237fb332f1489af">MSR_HASWELL_E_C10_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000EA7</td></tr>
<tr class="separator:a9446560f8352e6bff237fb332f1489af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fac95e3200fa3bf5c547c051f50938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac8fac95e3200fa3bf5c547c051f50938">MSR_HASWELL_E_C10_PMON_CTR0</a>&#160;&#160;&#160;0x00000EA8</td></tr>
<tr class="separator:ac8fac95e3200fa3bf5c547c051f50938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78149cedd33bce4d22d15413786a2e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a78149cedd33bce4d22d15413786a2e3d">MSR_HASWELL_E_C10_PMON_CTR1</a>&#160;&#160;&#160;0x00000EA9</td></tr>
<tr class="separator:a78149cedd33bce4d22d15413786a2e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdaa8bdfecaa1aee2a9ccea169b63825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#acdaa8bdfecaa1aee2a9ccea169b63825">MSR_HASWELL_E_C10_PMON_CTR2</a>&#160;&#160;&#160;0x00000EAA</td></tr>
<tr class="separator:acdaa8bdfecaa1aee2a9ccea169b63825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4b0a62340546ce379c7c522c1ed858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aac4b0a62340546ce379c7c522c1ed858">MSR_HASWELL_E_C10_PMON_CTR3</a>&#160;&#160;&#160;0x00000EAB</td></tr>
<tr class="separator:aac4b0a62340546ce379c7c522c1ed858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94069a5aedb80f5be803e91c7f2595f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a94069a5aedb80f5be803e91c7f2595f9">MSR_HASWELL_E_C11_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000EB0</td></tr>
<tr class="separator:a94069a5aedb80f5be803e91c7f2595f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bcf1a245323e02681da93822ad08a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a0bcf1a245323e02681da93822ad08a82">MSR_HASWELL_E_C11_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000EB1</td></tr>
<tr class="separator:a0bcf1a245323e02681da93822ad08a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48977cc51447525410565a506dfdd5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a48977cc51447525410565a506dfdd5f8">MSR_HASWELL_E_C11_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000EB2</td></tr>
<tr class="separator:a48977cc51447525410565a506dfdd5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af276c4817d5e02aa640c590594435573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af276c4817d5e02aa640c590594435573">MSR_HASWELL_E_C11_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000EB3</td></tr>
<tr class="separator:af276c4817d5e02aa640c590594435573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82b28ebb0d0d9a8a1367c42f5da368d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac82b28ebb0d0d9a8a1367c42f5da368d">MSR_HASWELL_E_C11_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000EB4</td></tr>
<tr class="separator:ac82b28ebb0d0d9a8a1367c42f5da368d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bbf7d41a27cefb35e46d8c0e5a92c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8bbf7d41a27cefb35e46d8c0e5a92c30">MSR_HASWELL_E_C11_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000EB5</td></tr>
<tr class="separator:a8bbf7d41a27cefb35e46d8c0e5a92c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af777b22bb18585d07db52583c1571298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af777b22bb18585d07db52583c1571298">MSR_HASWELL_E_C11_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000EB6</td></tr>
<tr class="separator:af777b22bb18585d07db52583c1571298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071f796579b08330c7d1a3276ba46625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a071f796579b08330c7d1a3276ba46625">MSR_HASWELL_E_C11_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000EB7</td></tr>
<tr class="separator:a071f796579b08330c7d1a3276ba46625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c68fbe3129c020d59d97ad7c6861bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a95c68fbe3129c020d59d97ad7c6861bf">MSR_HASWELL_E_C11_PMON_CTR0</a>&#160;&#160;&#160;0x00000EB8</td></tr>
<tr class="separator:a95c68fbe3129c020d59d97ad7c6861bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2251e6ec38031ed8532b5021060bd90d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a2251e6ec38031ed8532b5021060bd90d">MSR_HASWELL_E_C11_PMON_CTR1</a>&#160;&#160;&#160;0x00000EB9</td></tr>
<tr class="separator:a2251e6ec38031ed8532b5021060bd90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706b9406e32ab9998b9afd7b7bf97fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a706b9406e32ab9998b9afd7b7bf97fa3">MSR_HASWELL_E_C11_PMON_CTR2</a>&#160;&#160;&#160;0x00000EBA</td></tr>
<tr class="separator:a706b9406e32ab9998b9afd7b7bf97fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c73488e9e4c05f34d8a8dc17e766dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a4c73488e9e4c05f34d8a8dc17e766dc4">MSR_HASWELL_E_C11_PMON_CTR3</a>&#160;&#160;&#160;0x00000EBB</td></tr>
<tr class="separator:a4c73488e9e4c05f34d8a8dc17e766dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d48b78967e2128c3d10e2f919ccb65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ae4d48b78967e2128c3d10e2f919ccb65">MSR_HASWELL_E_C12_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000EC0</td></tr>
<tr class="separator:ae4d48b78967e2128c3d10e2f919ccb65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4877cece028bf161a5b6d469ffda885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac4877cece028bf161a5b6d469ffda885">MSR_HASWELL_E_C12_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000EC1</td></tr>
<tr class="separator:ac4877cece028bf161a5b6d469ffda885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad4beda568e87b8687fa370857cbf48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a3ad4beda568e87b8687fa370857cbf48">MSR_HASWELL_E_C12_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000EC2</td></tr>
<tr class="separator:a3ad4beda568e87b8687fa370857cbf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57f2319f7518142e211dd70531feffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ad57f2319f7518142e211dd70531feffd">MSR_HASWELL_E_C12_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000EC3</td></tr>
<tr class="separator:ad57f2319f7518142e211dd70531feffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e393ca4f32c927129eeca6101d4706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a60e393ca4f32c927129eeca6101d4706">MSR_HASWELL_E_C12_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000EC4</td></tr>
<tr class="separator:a60e393ca4f32c927129eeca6101d4706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc814ceeec2884c42157f9df012afbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#adc814ceeec2884c42157f9df012afbf7">MSR_HASWELL_E_C12_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000EC5</td></tr>
<tr class="separator:adc814ceeec2884c42157f9df012afbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1bf80e27b15e61dc2055510ab339c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#adf1bf80e27b15e61dc2055510ab339c2">MSR_HASWELL_E_C12_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000EC6</td></tr>
<tr class="separator:adf1bf80e27b15e61dc2055510ab339c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac493be005946faefe6c05e5c954504fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac493be005946faefe6c05e5c954504fc">MSR_HASWELL_E_C12_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000EC7</td></tr>
<tr class="separator:ac493be005946faefe6c05e5c954504fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10910b6202ec9104ae6a768ecf0e55e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a10910b6202ec9104ae6a768ecf0e55e2">MSR_HASWELL_E_C12_PMON_CTR0</a>&#160;&#160;&#160;0x00000EC8</td></tr>
<tr class="separator:a10910b6202ec9104ae6a768ecf0e55e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ef39c7e51bce34abb58ff903e23f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a73ef39c7e51bce34abb58ff903e23f3a">MSR_HASWELL_E_C12_PMON_CTR1</a>&#160;&#160;&#160;0x00000EC9</td></tr>
<tr class="separator:a73ef39c7e51bce34abb58ff903e23f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0db17394f87824f3e77a405311837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a1a0db17394f87824f3e77a405311837c">MSR_HASWELL_E_C12_PMON_CTR2</a>&#160;&#160;&#160;0x00000ECA</td></tr>
<tr class="separator:a1a0db17394f87824f3e77a405311837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0764788310e4de65d442354e9dc7c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa0764788310e4de65d442354e9dc7c3c">MSR_HASWELL_E_C12_PMON_CTR3</a>&#160;&#160;&#160;0x00000ECB</td></tr>
<tr class="separator:aa0764788310e4de65d442354e9dc7c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6716959b651fd257a36536fb5482d4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a6716959b651fd257a36536fb5482d4a0">MSR_HASWELL_E_C13_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000ED0</td></tr>
<tr class="separator:a6716959b651fd257a36536fb5482d4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6381b08ab0a90a91071229f84615de71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a6381b08ab0a90a91071229f84615de71">MSR_HASWELL_E_C13_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000ED1</td></tr>
<tr class="separator:a6381b08ab0a90a91071229f84615de71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedc9161ecbd6cc112917363ee9762a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#adedc9161ecbd6cc112917363ee9762a7">MSR_HASWELL_E_C13_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000ED2</td></tr>
<tr class="separator:adedc9161ecbd6cc112917363ee9762a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d400adbcca314b0deae6ad5aef4be1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a6d400adbcca314b0deae6ad5aef4be1b">MSR_HASWELL_E_C13_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000ED3</td></tr>
<tr class="separator:a6d400adbcca314b0deae6ad5aef4be1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8867f814a353398bac29dd7b4f0f66f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8867f814a353398bac29dd7b4f0f66f3">MSR_HASWELL_E_C13_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000ED4</td></tr>
<tr class="separator:a8867f814a353398bac29dd7b4f0f66f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4efb52fef7071c30f22b35f5596119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a5a4efb52fef7071c30f22b35f5596119">MSR_HASWELL_E_C13_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000ED5</td></tr>
<tr class="separator:a5a4efb52fef7071c30f22b35f5596119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7048f16f4f01a36aa2f49e427cc82cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a7048f16f4f01a36aa2f49e427cc82cd0">MSR_HASWELL_E_C13_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000ED6</td></tr>
<tr class="separator:a7048f16f4f01a36aa2f49e427cc82cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e3f6cbd25a3535b9a9766fc555ab20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a67e3f6cbd25a3535b9a9766fc555ab20">MSR_HASWELL_E_C13_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000ED7</td></tr>
<tr class="separator:a67e3f6cbd25a3535b9a9766fc555ab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15f5558e7ae569edfee867d0dda8dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ad15f5558e7ae569edfee867d0dda8dd5">MSR_HASWELL_E_C13_PMON_CTR0</a>&#160;&#160;&#160;0x00000ED8</td></tr>
<tr class="separator:ad15f5558e7ae569edfee867d0dda8dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77278b54cc14c7ad3ca3801f0c9890f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a77278b54cc14c7ad3ca3801f0c9890f6">MSR_HASWELL_E_C13_PMON_CTR1</a>&#160;&#160;&#160;0x00000ED9</td></tr>
<tr class="separator:a77278b54cc14c7ad3ca3801f0c9890f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb87a2d723972d19c2d0c4bec54abca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a4eb87a2d723972d19c2d0c4bec54abca">MSR_HASWELL_E_C13_PMON_CTR2</a>&#160;&#160;&#160;0x00000EDA</td></tr>
<tr class="separator:a4eb87a2d723972d19c2d0c4bec54abca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309f30e9cca7c9c7f717a6cd6e78ae3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a309f30e9cca7c9c7f717a6cd6e78ae3f">MSR_HASWELL_E_C13_PMON_CTR3</a>&#160;&#160;&#160;0x00000EDB</td></tr>
<tr class="separator:a309f30e9cca7c9c7f717a6cd6e78ae3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038c3573d54a9281f082aad8cb88df08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a038c3573d54a9281f082aad8cb88df08">MSR_HASWELL_E_C14_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000EE0</td></tr>
<tr class="separator:a038c3573d54a9281f082aad8cb88df08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ac36860087ee69c60befd77ae9324e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a57ac36860087ee69c60befd77ae9324e">MSR_HASWELL_E_C14_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000EE1</td></tr>
<tr class="separator:a57ac36860087ee69c60befd77ae9324e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5c931f514b157e32f741d6cec87603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a3d5c931f514b157e32f741d6cec87603">MSR_HASWELL_E_C14_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000EE2</td></tr>
<tr class="separator:a3d5c931f514b157e32f741d6cec87603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab850b13c7c9a72f5e617c72207bbdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aab850b13c7c9a72f5e617c72207bbdf2">MSR_HASWELL_E_C14_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000EE3</td></tr>
<tr class="separator:aab850b13c7c9a72f5e617c72207bbdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0b1102f23b6d90acc859e8aa70705c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#abd0b1102f23b6d90acc859e8aa70705c">MSR_HASWELL_E_C14_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000EE4</td></tr>
<tr class="separator:abd0b1102f23b6d90acc859e8aa70705c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac734a0f6c70e9a60c9af05b9cd41c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aac734a0f6c70e9a60c9af05b9cd41c11">MSR_HASWELL_E_C14_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000EE5</td></tr>
<tr class="separator:aac734a0f6c70e9a60c9af05b9cd41c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ef42854ae92a9fb0ebeee557aac911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab3ef42854ae92a9fb0ebeee557aac911">MSR_HASWELL_E_C14_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000EE6</td></tr>
<tr class="separator:ab3ef42854ae92a9fb0ebeee557aac911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbbc04a3de141a2bbf9428f9c974788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a9dbbc04a3de141a2bbf9428f9c974788">MSR_HASWELL_E_C14_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000EE7</td></tr>
<tr class="separator:a9dbbc04a3de141a2bbf9428f9c974788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a867bd9140cf7a7226ee089d0c48e30ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a867bd9140cf7a7226ee089d0c48e30ff">MSR_HASWELL_E_C14_PMON_CTR0</a>&#160;&#160;&#160;0x00000EE8</td></tr>
<tr class="separator:a867bd9140cf7a7226ee089d0c48e30ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd214c5d7d50a0828fe7548958615def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#afd214c5d7d50a0828fe7548958615def">MSR_HASWELL_E_C14_PMON_CTR1</a>&#160;&#160;&#160;0x00000EE9</td></tr>
<tr class="separator:afd214c5d7d50a0828fe7548958615def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5713e7c982940ef4713a89e95d44f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa5713e7c982940ef4713a89e95d44f2a">MSR_HASWELL_E_C14_PMON_CTR2</a>&#160;&#160;&#160;0x00000EEA</td></tr>
<tr class="separator:aa5713e7c982940ef4713a89e95d44f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2edda0054309b9f0ba09c64d5c8a9cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a2edda0054309b9f0ba09c64d5c8a9cc4">MSR_HASWELL_E_C14_PMON_CTR3</a>&#160;&#160;&#160;0x00000EEB</td></tr>
<tr class="separator:a2edda0054309b9f0ba09c64d5c8a9cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707a98875164684f4b4bad34029b860a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a707a98875164684f4b4bad34029b860a">MSR_HASWELL_E_C15_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000EF0</td></tr>
<tr class="separator:a707a98875164684f4b4bad34029b860a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70bbef061a74a4f19d60f02e3a8a573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab70bbef061a74a4f19d60f02e3a8a573">MSR_HASWELL_E_C15_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000EF1</td></tr>
<tr class="separator:ab70bbef061a74a4f19d60f02e3a8a573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede1dd4f6d99ded8d36d945783c71a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aede1dd4f6d99ded8d36d945783c71a31">MSR_HASWELL_E_C15_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000EF2</td></tr>
<tr class="separator:aede1dd4f6d99ded8d36d945783c71a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8218170e29f314cbd2c817ff7f608aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8218170e29f314cbd2c817ff7f608aca">MSR_HASWELL_E_C15_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000EF3</td></tr>
<tr class="separator:a8218170e29f314cbd2c817ff7f608aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b5823cc856d15d2ef894b4bdea9969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a38b5823cc856d15d2ef894b4bdea9969">MSR_HASWELL_E_C15_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000EF4</td></tr>
<tr class="separator:a38b5823cc856d15d2ef894b4bdea9969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f95b2fd9e5b9907bd68df527cc2a724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a5f95b2fd9e5b9907bd68df527cc2a724">MSR_HASWELL_E_C15_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000EF5</td></tr>
<tr class="separator:a5f95b2fd9e5b9907bd68df527cc2a724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852e17e6118c50f2c773d16aaffb3844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a852e17e6118c50f2c773d16aaffb3844">MSR_HASWELL_E_C15_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000EF6</td></tr>
<tr class="separator:a852e17e6118c50f2c773d16aaffb3844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d055e834a2791bb1096681ebed49bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a53d055e834a2791bb1096681ebed49bf">MSR_HASWELL_E_C15_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000EF7</td></tr>
<tr class="separator:a53d055e834a2791bb1096681ebed49bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5cec8fa74231de80a771161bef207a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a1e5cec8fa74231de80a771161bef207a">MSR_HASWELL_E_C15_PMON_CTR0</a>&#160;&#160;&#160;0x00000EF8</td></tr>
<tr class="separator:a1e5cec8fa74231de80a771161bef207a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e77b84e344af1becc2a488de5946cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a22e77b84e344af1becc2a488de5946cd">MSR_HASWELL_E_C15_PMON_CTR1</a>&#160;&#160;&#160;0x00000EF9</td></tr>
<tr class="separator:a22e77b84e344af1becc2a488de5946cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa55042014778970c66d7edc6197b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aeaa55042014778970c66d7edc6197b02">MSR_HASWELL_E_C15_PMON_CTR2</a>&#160;&#160;&#160;0x00000EFA</td></tr>
<tr class="separator:aeaa55042014778970c66d7edc6197b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb093612423dc7eb1a74176c28d72bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a6eb093612423dc7eb1a74176c28d72bb">MSR_HASWELL_E_C15_PMON_CTR3</a>&#160;&#160;&#160;0x00000EFB</td></tr>
<tr class="separator:a6eb093612423dc7eb1a74176c28d72bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a5bbd1f67d316dbcbd28784324d13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a44a5bbd1f67d316dbcbd28784324d13f">MSR_HASWELL_E_C16_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="separator:a44a5bbd1f67d316dbcbd28784324d13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3c4f017af3bc303e820ff0672ef201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#acf3c4f017af3bc303e820ff0672ef201">MSR_HASWELL_E_C16_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000F01</td></tr>
<tr class="separator:acf3c4f017af3bc303e820ff0672ef201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90191b916f5179e92093ca17204c1c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a90191b916f5179e92093ca17204c1c8a">MSR_HASWELL_E_C16_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000F02</td></tr>
<tr class="separator:a90191b916f5179e92093ca17204c1c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc721266a75e2553ccb7c20c6a67582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a6dc721266a75e2553ccb7c20c6a67582">MSR_HASWELL_E_C16_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000F03</td></tr>
<tr class="separator:a6dc721266a75e2553ccb7c20c6a67582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bacb3c833fecca5251f6c910839f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a76bacb3c833fecca5251f6c910839f1f">MSR_HASWELL_E_C16_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000F04</td></tr>
<tr class="separator:a76bacb3c833fecca5251f6c910839f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8956aacb4a2211445a9bb4df45af37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#af8956aacb4a2211445a9bb4df45af37d">MSR_HASWELL_E_C16_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000F05</td></tr>
<tr class="separator:af8956aacb4a2211445a9bb4df45af37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4f26e2507803c23b70b5c6224db7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8a4f26e2507803c23b70b5c6224db7b9">MSR_HASWELL_E_C16_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000F06</td></tr>
<tr class="separator:a8a4f26e2507803c23b70b5c6224db7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14689e16856b137ddc11f471cfe627cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a14689e16856b137ddc11f471cfe627cd">MSR_HASWELL_E_C16_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000F07</td></tr>
<tr class="separator:a14689e16856b137ddc11f471cfe627cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4baf554b8609b44db4da92c6fcbdef8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a4baf554b8609b44db4da92c6fcbdef8f">MSR_HASWELL_E_C16_PMON_CTR0</a>&#160;&#160;&#160;0x00000F08</td></tr>
<tr class="separator:a4baf554b8609b44db4da92c6fcbdef8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0fa1806e0ab85e9b6178f58650bca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a1b0fa1806e0ab85e9b6178f58650bca7">MSR_HASWELL_E_C16_PMON_CTR1</a>&#160;&#160;&#160;0x00000F09</td></tr>
<tr class="separator:a1b0fa1806e0ab85e9b6178f58650bca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a01553da42574cb4b9b5c918de831f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a12a01553da42574cb4b9b5c918de831f">MSR_HASWELL_E_C16_PMON_CTR2</a>&#160;&#160;&#160;0x00000F0A</td></tr>
<tr class="separator:a12a01553da42574cb4b9b5c918de831f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab720f4ccde1b2a1dcfa5ffaa7d18a095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab720f4ccde1b2a1dcfa5ffaa7d18a095">MSR_HASWELL_E_C16_PMON_CTR3</a>&#160;&#160;&#160;0x00000E0B</td></tr>
<tr class="separator:ab720f4ccde1b2a1dcfa5ffaa7d18a095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09a82d9c36bef43fecd28c6d232e10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#aa09a82d9c36bef43fecd28c6d232e10d">MSR_HASWELL_E_C17_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000F10</td></tr>
<tr class="separator:aa09a82d9c36bef43fecd28c6d232e10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23361910a2bceba8ea7ef91be68199e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab23361910a2bceba8ea7ef91be68199e">MSR_HASWELL_E_C17_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000F11</td></tr>
<tr class="separator:ab23361910a2bceba8ea7ef91be68199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab831a053edb5a1260640ccf85a8714fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab831a053edb5a1260640ccf85a8714fc">MSR_HASWELL_E_C17_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000F12</td></tr>
<tr class="separator:ab831a053edb5a1260640ccf85a8714fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e592a3b1856448e5ae5b2216a73a5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a8e592a3b1856448e5ae5b2216a73a5fa">MSR_HASWELL_E_C17_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000F13</td></tr>
<tr class="separator:a8e592a3b1856448e5ae5b2216a73a5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a863e509e56427a08f7c9c90583de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ac9a863e509e56427a08f7c9c90583de1">MSR_HASWELL_E_C17_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000F14</td></tr>
<tr class="separator:ac9a863e509e56427a08f7c9c90583de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0cae90324a0e6ddb760992dc227dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a4f0cae90324a0e6ddb760992dc227dc7">MSR_HASWELL_E_C17_PMON_BOX_FILTER0</a>&#160;&#160;&#160;0x00000F15</td></tr>
<tr class="separator:a4f0cae90324a0e6ddb760992dc227dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2a9097e4c83de2872b43d86f5a858f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a3e2a9097e4c83de2872b43d86f5a858f">MSR_HASWELL_E_C17_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000F16</td></tr>
<tr class="separator:a3e2a9097e4c83de2872b43d86f5a858f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ff8ca3b6aab0b99545902660394948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#ab6ff8ca3b6aab0b99545902660394948">MSR_HASWELL_E_C17_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000F17</td></tr>
<tr class="separator:ab6ff8ca3b6aab0b99545902660394948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:acd93bfd70fdc3e37060150c81b7a2664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#acd93bfd70fdc3e37060150c81b7a2664">MSR_HASWELL_E_C17_PMON_CTR0</a>&#160;&#160;&#160;0x00000F18</td></tr>
<tr class="separator:acd93bfd70fdc3e37060150c81b7a2664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d4d6a0cd722297d9f0f68d110bc1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a41d4d6a0cd722297d9f0f68d110bc1dc">MSR_HASWELL_E_C17_PMON_CTR1</a>&#160;&#160;&#160;0x00000F19</td></tr>
<tr class="separator:a41d4d6a0cd722297d9f0f68d110bc1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19dd5141a170f10ca1fc3cbff6e1c32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a19dd5141a170f10ca1fc3cbff6e1c32e">MSR_HASWELL_E_C17_PMON_CTR2</a>&#160;&#160;&#160;0x00000F1A</td></tr>
<tr class="separator:a19dd5141a170f10ca1fc3cbff6e1c32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a714aac7d98bd384e6660baa81c138be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_haswell_e_msr_8h.html#a714aac7d98bd384e6660baa81c138be8">MSR_HASWELL_E_C17_PMON_CTR3</a>&#160;&#160;&#160;0x00000F1B</td></tr>
<tr class="separator:a714aac7d98bd384e6660baa81c138be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel processors based on the Haswell-E microarchitecture.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="acd74e8f5f0f31bbbbae05fc2730d0f8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_HASWELL_E_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x3F    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel processors based on the Haswell-E microarchitecture?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ac74687f94dd968bc9639e3eec391adfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_BOX_CTL&#160;&#160;&#160;0x00000E00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_BOX_CTL (0x00000E00) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac74687f94dd968bc9639e3eec391adfe">MSR_HASWELL_E_C0_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac74687f94dd968bc9639e3eec391adfe">MSR_HASWELL_E_C0_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_BOX_CTL is defined as MSR_C0_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a352a9e1ca949f2f9c1074de00659d808"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E05</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_BOX_FILTER0 (0x00000E05) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a352a9e1ca949f2f9c1074de00659d808">MSR_HASWELL_E_C0_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a352a9e1ca949f2f9c1074de00659d808">MSR_HASWELL_E_C0_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_BOX_FILTER0 is defined as MSR_C0_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7f73ea252a73c9342ca8deb0da6cdab3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon box wide filter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_BOX_FILTER1 (0x00000E06) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7f73ea252a73c9342ca8deb0da6cdab3">MSR_HASWELL_E_C0_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7f73ea252a73c9342ca8deb0da6cdab3">MSR_HASWELL_E_C0_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_BOX_FILTER1 is defined as MSR_C0_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a27b3c69b215c9d08747d3abe5d67b7b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E07</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_BOX_STATUS (0x00000E07) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a27b3c69b215c9d08747d3abe5d67b7b5">MSR_HASWELL_E_C0_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a27b3c69b215c9d08747d3abe5d67b7b5">MSR_HASWELL_E_C0_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_BOX_STATUS is defined as MSR_C0_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a06e71672cee8b287d8a1b07314bfdb1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_CTR0&#160;&#160;&#160;0x00000E08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_CTR0 (0x00000E08) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a06e71672cee8b287d8a1b07314bfdb1e">MSR_HASWELL_E_C0_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a06e71672cee8b287d8a1b07314bfdb1e">MSR_HASWELL_E_C0_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_CTR0 is defined as MSR_C0_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abf8008e29ff6290340d96b4089f9d025"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_CTR1&#160;&#160;&#160;0x00000E09</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_CTR1 (0x00000E09) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#abf8008e29ff6290340d96b4089f9d025">MSR_HASWELL_E_C0_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#abf8008e29ff6290340d96b4089f9d025">MSR_HASWELL_E_C0_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_CTR1 is defined as MSR_C0_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a237e369ccc0aed3f2f8f424d6761917f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_CTR2&#160;&#160;&#160;0x00000E0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_CTR2 (0x00000E0A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a237e369ccc0aed3f2f8f424d6761917f">MSR_HASWELL_E_C0_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a237e369ccc0aed3f2f8f424d6761917f">MSR_HASWELL_E_C0_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_CTR2 is defined as MSR_C0_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aab7414e8ab8fe29be053200c60e1979a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_CTR3&#160;&#160;&#160;0x00000E0B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_CTR3 (0x00000E0B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aab7414e8ab8fe29be053200c60e1979a">MSR_HASWELL_E_C0_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aab7414e8ab8fe29be053200c60e1979a">MSR_HASWELL_E_C0_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_CTR3 is defined as MSR_C0_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2d7c69c8615004234f7c1f8f8f25ea08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select for C-box 0 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_EVNTSEL0 (0x00000E01) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2d7c69c8615004234f7c1f8f8f25ea08">MSR_HASWELL_E_C0_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2d7c69c8615004234f7c1f8f8f25ea08">MSR_HASWELL_E_C0_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_EVNTSEL0 is defined as MSR_C0_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5d9379c96cc5f0bf299f23f4edd25580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select for C-box 0 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_EVNTSEL1 (0x00000E02) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5d9379c96cc5f0bf299f23f4edd25580">MSR_HASWELL_E_C0_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5d9379c96cc5f0bf299f23f4edd25580">MSR_HASWELL_E_C0_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_EVNTSEL1 is defined as MSR_C0_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad7b9641c167ecc79c7be45373907950d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select for C-box 0 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_EVNTSEL2 (0x00000E03) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad7b9641c167ecc79c7be45373907950d">MSR_HASWELL_E_C0_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad7b9641c167ecc79c7be45373907950d">MSR_HASWELL_E_C0_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_EVNTSEL2 is defined as MSR_C0_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6a19735f811d2deb18d0615fcf6beb89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C0_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select for C-box 0 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C0_PMON_EVNTSEL3 (0x00000E04) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6a19735f811d2deb18d0615fcf6beb89">MSR_HASWELL_E_C0_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6a19735f811d2deb18d0615fcf6beb89">MSR_HASWELL_E_C0_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C0_PMON_EVNTSEL3 is defined as MSR_C0_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3372a59b84243f620b7131c58b7b7b1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_BOX_CTL&#160;&#160;&#160;0x00000EA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_BOX_CTL (0x00000EA0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3372a59b84243f620b7131c58b7b7b1b">MSR_HASWELL_E_C10_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3372a59b84243f620b7131c58b7b7b1b">MSR_HASWELL_E_C10_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_BOX_CTL is defined as MSR_C10_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a684b43016364bdece1498019ab5585b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000EA5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon box wide filter0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_BOX_FILTER0 (0x00000EA5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a684b43016364bdece1498019ab5585b6">MSR_HASWELL_E_C10_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a684b43016364bdece1498019ab5585b6">MSR_HASWELL_E_C10_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_BOX_FILTER0 is defined as MSR_C10_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a47450b6ea1c9032f1c96e7a97592e328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000EA6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_BOX_FILTER1 (0x00000EA6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a47450b6ea1c9032f1c96e7a97592e328">MSR_HASWELL_E_C10_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a47450b6ea1c9032f1c96e7a97592e328">MSR_HASWELL_E_C10_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_BOX_FILTER1 is defined as MSR_C10_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9446560f8352e6bff237fb332f1489af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_BOX_STATUS&#160;&#160;&#160;0x00000EA7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_BOX_STATUS (0x00000EA7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9446560f8352e6bff237fb332f1489af">MSR_HASWELL_E_C10_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9446560f8352e6bff237fb332f1489af">MSR_HASWELL_E_C10_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_BOX_STATUS is defined as MSR_C10_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac8fac95e3200fa3bf5c547c051f50938"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_CTR0&#160;&#160;&#160;0x00000EA8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_CTR0 (0x00000EA8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac8fac95e3200fa3bf5c547c051f50938">MSR_HASWELL_E_C10_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac8fac95e3200fa3bf5c547c051f50938">MSR_HASWELL_E_C10_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_CTR0 is defined as MSR_C10_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a78149cedd33bce4d22d15413786a2e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_CTR1&#160;&#160;&#160;0x00000EA9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_CTR1 (0x00000EA9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a78149cedd33bce4d22d15413786a2e3d">MSR_HASWELL_E_C10_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a78149cedd33bce4d22d15413786a2e3d">MSR_HASWELL_E_C10_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_CTR1 is defined as MSR_C10_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acdaa8bdfecaa1aee2a9ccea169b63825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_CTR2&#160;&#160;&#160;0x00000EAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_CTR2 (0x00000EAA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acdaa8bdfecaa1aee2a9ccea169b63825">MSR_HASWELL_E_C10_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acdaa8bdfecaa1aee2a9ccea169b63825">MSR_HASWELL_E_C10_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_CTR2 is defined as MSR_C10_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aac4b0a62340546ce379c7c522c1ed858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_CTR3&#160;&#160;&#160;0x00000EAB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_CTR3 (0x00000EAB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aac4b0a62340546ce379c7c522c1ed858">MSR_HASWELL_E_C10_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aac4b0a62340546ce379c7c522c1ed858">MSR_HASWELL_E_C10_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_CTR3 is defined as MSR_C10_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a18763269185184c6784021a10dce5f28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_EVNTSEL0&#160;&#160;&#160;0x00000EA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon event select for C-box 10 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_EVNTSEL0 (0x00000EA1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a18763269185184c6784021a10dce5f28">MSR_HASWELL_E_C10_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a18763269185184c6784021a10dce5f28">MSR_HASWELL_E_C10_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_EVNTSEL0 is defined as MSR_C10_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a741f28bbc0e4c675ccb71ef941965c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_EVNTSEL1&#160;&#160;&#160;0x00000EA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon event select for C-box 10 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_EVNTSEL1 (0x00000EA2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a741f28bbc0e4c675ccb71ef941965c41">MSR_HASWELL_E_C10_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a741f28bbc0e4c675ccb71ef941965c41">MSR_HASWELL_E_C10_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_EVNTSEL1 is defined as MSR_C10_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a86a83f660383bd211eae4bdfe86a63c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_EVNTSEL2&#160;&#160;&#160;0x00000EA3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon event select for C-box 10 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_EVNTSEL2 (0x00000EA3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a86a83f660383bd211eae4bdfe86a63c5">MSR_HASWELL_E_C10_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a86a83f660383bd211eae4bdfe86a63c5">MSR_HASWELL_E_C10_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_EVNTSEL2 is defined as MSR_C10_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa22be04b5a52e0f363af2ba44e1de546"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C10_PMON_EVNTSEL3&#160;&#160;&#160;0x00000EA4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon event select for C-box 10 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C10_PMON_EVNTSEL3 (0x00000EA4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa22be04b5a52e0f363af2ba44e1de546">MSR_HASWELL_E_C10_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa22be04b5a52e0f363af2ba44e1de546">MSR_HASWELL_E_C10_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C10_PMON_EVNTSEL3 is defined as MSR_C10_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a94069a5aedb80f5be803e91c7f2595f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_BOX_CTL&#160;&#160;&#160;0x00000EB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_BOX_CTL (0x00000EB0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a94069a5aedb80f5be803e91c7f2595f9">MSR_HASWELL_E_C11_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a94069a5aedb80f5be803e91c7f2595f9">MSR_HASWELL_E_C11_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_BOX_CTL is defined as MSR_C11_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8bbf7d41a27cefb35e46d8c0e5a92c30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000EB5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon box wide filter0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_BOX_FILTER0 (0x00000EB5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8bbf7d41a27cefb35e46d8c0e5a92c30">MSR_HASWELL_E_C11_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8bbf7d41a27cefb35e46d8c0e5a92c30">MSR_HASWELL_E_C11_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_BOX_FILTER0 is defined as MSR_C11_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af777b22bb18585d07db52583c1571298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000EB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_BOX_FILTER1 (0x00000EB6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af777b22bb18585d07db52583c1571298">MSR_HASWELL_E_C11_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af777b22bb18585d07db52583c1571298">MSR_HASWELL_E_C11_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_BOX_FILTER1 is defined as MSR_C11_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a071f796579b08330c7d1a3276ba46625"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_BOX_STATUS&#160;&#160;&#160;0x00000EB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_BOX_STATUS (0x00000EB7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a071f796579b08330c7d1a3276ba46625">MSR_HASWELL_E_C11_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a071f796579b08330c7d1a3276ba46625">MSR_HASWELL_E_C11_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_BOX_STATUS is defined as MSR_C11_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a95c68fbe3129c020d59d97ad7c6861bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_CTR0&#160;&#160;&#160;0x00000EB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_CTR0 (0x00000EB8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a95c68fbe3129c020d59d97ad7c6861bf">MSR_HASWELL_E_C11_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a95c68fbe3129c020d59d97ad7c6861bf">MSR_HASWELL_E_C11_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_CTR0 is defined as MSR_C11_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2251e6ec38031ed8532b5021060bd90d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_CTR1&#160;&#160;&#160;0x00000EB9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_CTR1 (0x00000EB9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2251e6ec38031ed8532b5021060bd90d">MSR_HASWELL_E_C11_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2251e6ec38031ed8532b5021060bd90d">MSR_HASWELL_E_C11_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_CTR1 is defined as MSR_C11_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a706b9406e32ab9998b9afd7b7bf97fa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_CTR2&#160;&#160;&#160;0x00000EBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_CTR2 (0x00000EBA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a706b9406e32ab9998b9afd7b7bf97fa3">MSR_HASWELL_E_C11_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a706b9406e32ab9998b9afd7b7bf97fa3">MSR_HASWELL_E_C11_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_CTR2 is defined as MSR_C11_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4c73488e9e4c05f34d8a8dc17e766dc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_CTR3&#160;&#160;&#160;0x00000EBB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_CTR3 (0x00000EBB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4c73488e9e4c05f34d8a8dc17e766dc4">MSR_HASWELL_E_C11_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4c73488e9e4c05f34d8a8dc17e766dc4">MSR_HASWELL_E_C11_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_CTR3 is defined as MSR_C11_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0bcf1a245323e02681da93822ad08a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_EVNTSEL0&#160;&#160;&#160;0x00000EB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon event select for C-box 11 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_EVNTSEL0 (0x00000EB1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0bcf1a245323e02681da93822ad08a82">MSR_HASWELL_E_C11_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0bcf1a245323e02681da93822ad08a82">MSR_HASWELL_E_C11_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_EVNTSEL0 is defined as MSR_C11_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a48977cc51447525410565a506dfdd5f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_EVNTSEL1&#160;&#160;&#160;0x00000EB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon event select for C-box 11 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_EVNTSEL1 (0x00000EB2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a48977cc51447525410565a506dfdd5f8">MSR_HASWELL_E_C11_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a48977cc51447525410565a506dfdd5f8">MSR_HASWELL_E_C11_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_EVNTSEL1 is defined as MSR_C11_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af276c4817d5e02aa640c590594435573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_EVNTSEL2&#160;&#160;&#160;0x00000EB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon event select for C-box 11 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_EVNTSEL2 (0x00000EB3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af276c4817d5e02aa640c590594435573">MSR_HASWELL_E_C11_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af276c4817d5e02aa640c590594435573">MSR_HASWELL_E_C11_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_EVNTSEL2 is defined as MSR_C11_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac82b28ebb0d0d9a8a1367c42f5da368d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C11_PMON_EVNTSEL3&#160;&#160;&#160;0x00000EB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon event select for C-box 11 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C11_PMON_EVNTSEL3 (0x00000EB4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac82b28ebb0d0d9a8a1367c42f5da368d">MSR_HASWELL_E_C11_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac82b28ebb0d0d9a8a1367c42f5da368d">MSR_HASWELL_E_C11_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C11_PMON_EVNTSEL3 is defined as MSR_C11_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae4d48b78967e2128c3d10e2f919ccb65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_BOX_CTL&#160;&#160;&#160;0x00000EC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_BOX_CTL (0x00000EC0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae4d48b78967e2128c3d10e2f919ccb65">MSR_HASWELL_E_C12_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae4d48b78967e2128c3d10e2f919ccb65">MSR_HASWELL_E_C12_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_BOX_CTL is defined as MSR_C12_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adc814ceeec2884c42157f9df012afbf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000EC5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon box wide filter0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_BOX_FILTER0 (0x00000EC5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adc814ceeec2884c42157f9df012afbf7">MSR_HASWELL_E_C12_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adc814ceeec2884c42157f9df012afbf7">MSR_HASWELL_E_C12_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_BOX_FILTER0 is defined as MSR_C12_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adf1bf80e27b15e61dc2055510ab339c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000EC6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_BOX_FILTER1 (0x00000EC6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adf1bf80e27b15e61dc2055510ab339c2">MSR_HASWELL_E_C12_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adf1bf80e27b15e61dc2055510ab339c2">MSR_HASWELL_E_C12_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_BOX_FILTER1 is defined as MSR_C12_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac493be005946faefe6c05e5c954504fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_BOX_STATUS&#160;&#160;&#160;0x00000EC7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_BOX_STATUS (0x00000EC7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac493be005946faefe6c05e5c954504fc">MSR_HASWELL_E_C12_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac493be005946faefe6c05e5c954504fc">MSR_HASWELL_E_C12_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_BOX_STATUS is defined as MSR_C12_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a10910b6202ec9104ae6a768ecf0e55e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_CTR0&#160;&#160;&#160;0x00000EC8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_CTR0 (0x00000EC8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a10910b6202ec9104ae6a768ecf0e55e2">MSR_HASWELL_E_C12_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a10910b6202ec9104ae6a768ecf0e55e2">MSR_HASWELL_E_C12_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_CTR0 is defined as MSR_C12_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a73ef39c7e51bce34abb58ff903e23f3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_CTR1&#160;&#160;&#160;0x00000EC9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_CTR1 (0x00000EC9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a73ef39c7e51bce34abb58ff903e23f3a">MSR_HASWELL_E_C12_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a73ef39c7e51bce34abb58ff903e23f3a">MSR_HASWELL_E_C12_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_CTR1 is defined as MSR_C12_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1a0db17394f87824f3e77a405311837c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_CTR2&#160;&#160;&#160;0x00000ECA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_CTR2 (0x00000ECA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1a0db17394f87824f3e77a405311837c">MSR_HASWELL_E_C12_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1a0db17394f87824f3e77a405311837c">MSR_HASWELL_E_C12_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_CTR2 is defined as MSR_C12_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa0764788310e4de65d442354e9dc7c3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_CTR3&#160;&#160;&#160;0x00000ECB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_CTR3 (0x00000ECB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa0764788310e4de65d442354e9dc7c3c">MSR_HASWELL_E_C12_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa0764788310e4de65d442354e9dc7c3c">MSR_HASWELL_E_C12_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_CTR3 is defined as MSR_C12_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac4877cece028bf161a5b6d469ffda885"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_EVNTSEL0&#160;&#160;&#160;0x00000EC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon event select for C-box 12 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_EVNTSEL0 (0x00000EC1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac4877cece028bf161a5b6d469ffda885">MSR_HASWELL_E_C12_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac4877cece028bf161a5b6d469ffda885">MSR_HASWELL_E_C12_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_EVNTSEL0 is defined as MSR_C12_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3ad4beda568e87b8687fa370857cbf48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_EVNTSEL1&#160;&#160;&#160;0x00000EC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon event select for C-box 12 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_EVNTSEL1 (0x00000EC2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3ad4beda568e87b8687fa370857cbf48">MSR_HASWELL_E_C12_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3ad4beda568e87b8687fa370857cbf48">MSR_HASWELL_E_C12_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_EVNTSEL1 is defined as MSR_C12_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad57f2319f7518142e211dd70531feffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_EVNTSEL2&#160;&#160;&#160;0x00000EC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon event select for C-box 12 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_EVNTSEL2 (0x00000EC3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad57f2319f7518142e211dd70531feffd">MSR_HASWELL_E_C12_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad57f2319f7518142e211dd70531feffd">MSR_HASWELL_E_C12_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_EVNTSEL2 is defined as MSR_C12_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a60e393ca4f32c927129eeca6101d4706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C12_PMON_EVNTSEL3&#160;&#160;&#160;0x00000EC4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon event select for C-box 12 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C12_PMON_EVNTSEL3 (0x00000EC4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a60e393ca4f32c927129eeca6101d4706">MSR_HASWELL_E_C12_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a60e393ca4f32c927129eeca6101d4706">MSR_HASWELL_E_C12_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C12_PMON_EVNTSEL3 is defined as MSR_C12_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6716959b651fd257a36536fb5482d4a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_BOX_CTL&#160;&#160;&#160;0x00000ED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_BOX_CTL (0x00000ED0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6716959b651fd257a36536fb5482d4a0">MSR_HASWELL_E_C13_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6716959b651fd257a36536fb5482d4a0">MSR_HASWELL_E_C13_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_BOX_CTL is defined as MSR_C13_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5a4efb52fef7071c30f22b35f5596119"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000ED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon box wide filter0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_BOX_FILTER0 (0x00000ED5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5a4efb52fef7071c30f22b35f5596119">MSR_HASWELL_E_C13_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5a4efb52fef7071c30f22b35f5596119">MSR_HASWELL_E_C13_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_BOX_FILTER0 is defined as MSR_C13_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7048f16f4f01a36aa2f49e427cc82cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000ED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_BOX_FILTER1 (0x00000ED6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7048f16f4f01a36aa2f49e427cc82cd0">MSR_HASWELL_E_C13_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7048f16f4f01a36aa2f49e427cc82cd0">MSR_HASWELL_E_C13_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_BOX_FILTER1 is defined as MSR_C13_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a67e3f6cbd25a3535b9a9766fc555ab20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_BOX_STATUS&#160;&#160;&#160;0x00000ED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_BOX_STATUS (0x00000ED7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a67e3f6cbd25a3535b9a9766fc555ab20">MSR_HASWELL_E_C13_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a67e3f6cbd25a3535b9a9766fc555ab20">MSR_HASWELL_E_C13_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_BOX_STATUS is defined as MSR_C13_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad15f5558e7ae569edfee867d0dda8dd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_CTR0&#160;&#160;&#160;0x00000ED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_CTR0 (0x00000ED8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad15f5558e7ae569edfee867d0dda8dd5">MSR_HASWELL_E_C13_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad15f5558e7ae569edfee867d0dda8dd5">MSR_HASWELL_E_C13_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_CTR0 is defined as MSR_C13_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a77278b54cc14c7ad3ca3801f0c9890f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_CTR1&#160;&#160;&#160;0x00000ED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_CTR1 (0x00000ED9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a77278b54cc14c7ad3ca3801f0c9890f6">MSR_HASWELL_E_C13_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a77278b54cc14c7ad3ca3801f0c9890f6">MSR_HASWELL_E_C13_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_CTR1 is defined as MSR_C13_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4eb87a2d723972d19c2d0c4bec54abca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_CTR2&#160;&#160;&#160;0x00000EDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_CTR2 (0x00000EDA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4eb87a2d723972d19c2d0c4bec54abca">MSR_HASWELL_E_C13_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4eb87a2d723972d19c2d0c4bec54abca">MSR_HASWELL_E_C13_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_CTR2 is defined as MSR_C13_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a309f30e9cca7c9c7f717a6cd6e78ae3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_CTR3&#160;&#160;&#160;0x00000EDB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_CTR3 (0x00000EDB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a309f30e9cca7c9c7f717a6cd6e78ae3f">MSR_HASWELL_E_C13_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a309f30e9cca7c9c7f717a6cd6e78ae3f">MSR_HASWELL_E_C13_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_CTR3 is defined as MSR_C13_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6381b08ab0a90a91071229f84615de71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_EVNTSEL0&#160;&#160;&#160;0x00000ED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon event select for C-box 13 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_EVNTSEL0 (0x00000ED1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6381b08ab0a90a91071229f84615de71">MSR_HASWELL_E_C13_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6381b08ab0a90a91071229f84615de71">MSR_HASWELL_E_C13_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_EVNTSEL0 is defined as MSR_C13_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adedc9161ecbd6cc112917363ee9762a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_EVNTSEL1&#160;&#160;&#160;0x00000ED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon event select for C-box 13 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_EVNTSEL1 (0x00000ED2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adedc9161ecbd6cc112917363ee9762a7">MSR_HASWELL_E_C13_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adedc9161ecbd6cc112917363ee9762a7">MSR_HASWELL_E_C13_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_EVNTSEL1 is defined as MSR_C13_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6d400adbcca314b0deae6ad5aef4be1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_EVNTSEL2&#160;&#160;&#160;0x00000ED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon event select for C-box 13 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_EVNTSEL2 (0x00000ED3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6d400adbcca314b0deae6ad5aef4be1b">MSR_HASWELL_E_C13_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6d400adbcca314b0deae6ad5aef4be1b">MSR_HASWELL_E_C13_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_EVNTSEL2 is defined as MSR_C13_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8867f814a353398bac29dd7b4f0f66f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C13_PMON_EVNTSEL3&#160;&#160;&#160;0x00000ED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon event select for C-box 13 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C13_PMON_EVNTSEL3 (0x00000ED4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8867f814a353398bac29dd7b4f0f66f3">MSR_HASWELL_E_C13_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8867f814a353398bac29dd7b4f0f66f3">MSR_HASWELL_E_C13_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C13_PMON_EVNTSEL3 is defined as MSR_C13_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a038c3573d54a9281f082aad8cb88df08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_BOX_CTL&#160;&#160;&#160;0x00000EE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_BOX_CTL (0x00000EE0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a038c3573d54a9281f082aad8cb88df08">MSR_HASWELL_E_C14_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a038c3573d54a9281f082aad8cb88df08">MSR_HASWELL_E_C14_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_BOX_CTL is defined as MSR_C14_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aac734a0f6c70e9a60c9af05b9cd41c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_BOX_FILTER&#160;&#160;&#160;0x00000EE5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon box wide filter0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_BOX_FILTER (0x00000EE5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aac734a0f6c70e9a60c9af05b9cd41c11">MSR_HASWELL_E_C14_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aac734a0f6c70e9a60c9af05b9cd41c11">MSR_HASWELL_E_C14_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_BOX_FILTER is defined as MSR_C14_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab3ef42854ae92a9fb0ebeee557aac911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000EE6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_BOX_FILTER1 (0x00000EE6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab3ef42854ae92a9fb0ebeee557aac911">MSR_HASWELL_E_C14_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab3ef42854ae92a9fb0ebeee557aac911">MSR_HASWELL_E_C14_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_BOX_FILTER1 is defined as MSR_C14_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9dbbc04a3de141a2bbf9428f9c974788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_BOX_STATUS&#160;&#160;&#160;0x00000EE7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_BOX_STATUS (0x00000EE7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9dbbc04a3de141a2bbf9428f9c974788">MSR_HASWELL_E_C14_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9dbbc04a3de141a2bbf9428f9c974788">MSR_HASWELL_E_C14_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_BOX_STATUS is defined as MSR_C14_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a867bd9140cf7a7226ee089d0c48e30ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_CTR0&#160;&#160;&#160;0x00000EE8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_CTR0 (0x00000EE8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a867bd9140cf7a7226ee089d0c48e30ff">MSR_HASWELL_E_C14_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a867bd9140cf7a7226ee089d0c48e30ff">MSR_HASWELL_E_C14_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_CTR0 is defined as MSR_C14_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afd214c5d7d50a0828fe7548958615def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_CTR1&#160;&#160;&#160;0x00000EE9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_CTR1 (0x00000EE9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afd214c5d7d50a0828fe7548958615def">MSR_HASWELL_E_C14_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afd214c5d7d50a0828fe7548958615def">MSR_HASWELL_E_C14_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_CTR1 is defined as MSR_C14_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa5713e7c982940ef4713a89e95d44f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_CTR2&#160;&#160;&#160;0x00000EEA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_CTR2 (0x00000EEA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa5713e7c982940ef4713a89e95d44f2a">MSR_HASWELL_E_C14_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa5713e7c982940ef4713a89e95d44f2a">MSR_HASWELL_E_C14_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_CTR2 is defined as MSR_C14_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2edda0054309b9f0ba09c64d5c8a9cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_CTR3&#160;&#160;&#160;0x00000EEB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_CTR3 (0x00000EEB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2edda0054309b9f0ba09c64d5c8a9cc4">MSR_HASWELL_E_C14_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2edda0054309b9f0ba09c64d5c8a9cc4">MSR_HASWELL_E_C14_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_CTR3 is defined as MSR_C14_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a57ac36860087ee69c60befd77ae9324e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_EVNTSEL0&#160;&#160;&#160;0x00000EE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon event select for C-box 14 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_EVNTSEL0 (0x00000EE1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a57ac36860087ee69c60befd77ae9324e">MSR_HASWELL_E_C14_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a57ac36860087ee69c60befd77ae9324e">MSR_HASWELL_E_C14_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_EVNTSEL0 is defined as MSR_C14_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3d5c931f514b157e32f741d6cec87603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_EVNTSEL1&#160;&#160;&#160;0x00000EE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon event select for C-box 14 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_EVNTSEL1 (0x00000EE2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3d5c931f514b157e32f741d6cec87603">MSR_HASWELL_E_C14_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3d5c931f514b157e32f741d6cec87603">MSR_HASWELL_E_C14_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_EVNTSEL1 is defined as MSR_C14_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aab850b13c7c9a72f5e617c72207bbdf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_EVNTSEL2&#160;&#160;&#160;0x00000EE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon event select for C-box 14 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_EVNTSEL2 (0x00000EE3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aab850b13c7c9a72f5e617c72207bbdf2">MSR_HASWELL_E_C14_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aab850b13c7c9a72f5e617c72207bbdf2">MSR_HASWELL_E_C14_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_EVNTSEL2 is defined as MSR_C14_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abd0b1102f23b6d90acc859e8aa70705c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C14_PMON_EVNTSEL3&#160;&#160;&#160;0x00000EE4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon event select for C-box 14 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C14_PMON_EVNTSEL3 (0x00000EE4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#abd0b1102f23b6d90acc859e8aa70705c">MSR_HASWELL_E_C14_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#abd0b1102f23b6d90acc859e8aa70705c">MSR_HASWELL_E_C14_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C14_PMON_EVNTSEL3 is defined as MSR_C14_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a707a98875164684f4b4bad34029b860a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_BOX_CTL&#160;&#160;&#160;0x00000EF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_BOX_CTL (0x00000EF0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a707a98875164684f4b4bad34029b860a">MSR_HASWELL_E_C15_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a707a98875164684f4b4bad34029b860a">MSR_HASWELL_E_C15_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_BOX_CTL is defined as MSR_C15_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f95b2fd9e5b9907bd68df527cc2a724"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000EF5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon box wide filter0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_BOX_FILTER0 (0x00000EF5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5f95b2fd9e5b9907bd68df527cc2a724">MSR_HASWELL_E_C15_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5f95b2fd9e5b9907bd68df527cc2a724">MSR_HASWELL_E_C15_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_BOX_FILTER0 is defined as MSR_C15_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a852e17e6118c50f2c773d16aaffb3844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000EF6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_BOX_FILTER1 (0x00000EF6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a852e17e6118c50f2c773d16aaffb3844">MSR_HASWELL_E_C15_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a852e17e6118c50f2c773d16aaffb3844">MSR_HASWELL_E_C15_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_BOX_FILTER1 is defined as MSR_C15_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a53d055e834a2791bb1096681ebed49bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_BOX_STATUS&#160;&#160;&#160;0x00000EF7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_BOX_STATUS (0x00000EF7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a53d055e834a2791bb1096681ebed49bf">MSR_HASWELL_E_C15_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a53d055e834a2791bb1096681ebed49bf">MSR_HASWELL_E_C15_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_BOX_STATUS is defined as MSR_C15_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1e5cec8fa74231de80a771161bef207a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_CTR0&#160;&#160;&#160;0x00000EF8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_CTR0 (0x00000EF8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1e5cec8fa74231de80a771161bef207a">MSR_HASWELL_E_C15_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1e5cec8fa74231de80a771161bef207a">MSR_HASWELL_E_C15_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_CTR0 is defined as MSR_C15_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a22e77b84e344af1becc2a488de5946cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_CTR1&#160;&#160;&#160;0x00000EF9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_CTR1 (0x00000EF9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a22e77b84e344af1becc2a488de5946cd">MSR_HASWELL_E_C15_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a22e77b84e344af1becc2a488de5946cd">MSR_HASWELL_E_C15_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_CTR1 is defined as MSR_C15_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeaa55042014778970c66d7edc6197b02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_CTR2&#160;&#160;&#160;0x00000EFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_CTR2 (0x00000EFA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aeaa55042014778970c66d7edc6197b02">MSR_HASWELL_E_C15_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aeaa55042014778970c66d7edc6197b02">MSR_HASWELL_E_C15_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_CTR2 is defined as MSR_C15_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6eb093612423dc7eb1a74176c28d72bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_CTR3&#160;&#160;&#160;0x00000EFB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_CTR3 (0x00000EFB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6eb093612423dc7eb1a74176c28d72bb">MSR_HASWELL_E_C15_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6eb093612423dc7eb1a74176c28d72bb">MSR_HASWELL_E_C15_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_CTR3 is defined as MSR_C15_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab70bbef061a74a4f19d60f02e3a8a573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_EVNTSEL0&#160;&#160;&#160;0x00000EF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon event select for C-box 15 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_EVNTSEL0 (0x00000EF1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab70bbef061a74a4f19d60f02e3a8a573">MSR_HASWELL_E_C15_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab70bbef061a74a4f19d60f02e3a8a573">MSR_HASWELL_E_C15_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_EVNTSEL0 is defined as MSR_C15_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aede1dd4f6d99ded8d36d945783c71a31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_EVNTSEL1&#160;&#160;&#160;0x00000EF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon event select for C-box 15 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_EVNTSEL1 (0x00000EF2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aede1dd4f6d99ded8d36d945783c71a31">MSR_HASWELL_E_C15_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aede1dd4f6d99ded8d36d945783c71a31">MSR_HASWELL_E_C15_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_EVNTSEL1 is defined as MSR_C15_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8218170e29f314cbd2c817ff7f608aca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_EVNTSEL2&#160;&#160;&#160;0x00000EF3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon event select for C-box 15 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_EVNTSEL2 (0x00000EF3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8218170e29f314cbd2c817ff7f608aca">MSR_HASWELL_E_C15_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8218170e29f314cbd2c817ff7f608aca">MSR_HASWELL_E_C15_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_EVNTSEL2 is defined as MSR_C15_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a38b5823cc856d15d2ef894b4bdea9969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C15_PMON_EVNTSEL3&#160;&#160;&#160;0x00000EF4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 15 perfmon event select for C-box 15 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C15_PMON_EVNTSEL3 (0x00000EF4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a38b5823cc856d15d2ef894b4bdea9969">MSR_HASWELL_E_C15_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a38b5823cc856d15d2ef894b4bdea9969">MSR_HASWELL_E_C15_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C15_PMON_EVNTSEL3 is defined as MSR_C15_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a44a5bbd1f67d316dbcbd28784324d13f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_BOX_CTL&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_BOX_CTL (0x00000F00) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a44a5bbd1f67d316dbcbd28784324d13f">MSR_HASWELL_E_C16_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a44a5bbd1f67d316dbcbd28784324d13f">MSR_HASWELL_E_C16_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_BOX_CTL is defined as MSR_C16_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af8956aacb4a2211445a9bb4df45af37d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000F05</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_BOX_FILTER0 (0x00000F05) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af8956aacb4a2211445a9bb4df45af37d">MSR_HASWELL_E_C16_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af8956aacb4a2211445a9bb4df45af37d">MSR_HASWELL_E_C16_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_BOX_FILTER0 is defined as MSR_C16_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8a4f26e2507803c23b70b5c6224db7b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000F06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon box wide filter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_BOX_FILTER1 (0x00000F06) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8a4f26e2507803c23b70b5c6224db7b9">MSR_HASWELL_E_C16_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8a4f26e2507803c23b70b5c6224db7b9">MSR_HASWELL_E_C16_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_BOX_FILTER1 is defined as MSR_C16_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a14689e16856b137ddc11f471cfe627cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_BOX_STATUS&#160;&#160;&#160;0x00000F07</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_BOX_STATUS (0x00000F07) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a14689e16856b137ddc11f471cfe627cd">MSR_HASWELL_E_C16_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a14689e16856b137ddc11f471cfe627cd">MSR_HASWELL_E_C16_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_BOX_STATUS is defined as MSR_C16_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4baf554b8609b44db4da92c6fcbdef8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_CTR0&#160;&#160;&#160;0x00000F08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_CTR0 (0x00000F08) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4baf554b8609b44db4da92c6fcbdef8f">MSR_HASWELL_E_C16_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4baf554b8609b44db4da92c6fcbdef8f">MSR_HASWELL_E_C16_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_CTR0 is defined as MSR_C16_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1b0fa1806e0ab85e9b6178f58650bca7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_CTR1&#160;&#160;&#160;0x00000F09</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_CTR1 (0x00000F09) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1b0fa1806e0ab85e9b6178f58650bca7">MSR_HASWELL_E_C16_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1b0fa1806e0ab85e9b6178f58650bca7">MSR_HASWELL_E_C16_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_CTR1 is defined as MSR_C16_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a12a01553da42574cb4b9b5c918de831f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_CTR2&#160;&#160;&#160;0x00000F0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_CTR2 (0x00000F0A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a12a01553da42574cb4b9b5c918de831f">MSR_HASWELL_E_C16_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a12a01553da42574cb4b9b5c918de831f">MSR_HASWELL_E_C16_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_CTR2 is defined as MSR_C16_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab720f4ccde1b2a1dcfa5ffaa7d18a095"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_CTR3&#160;&#160;&#160;0x00000E0B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_CTR3 (0x00000E0B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab720f4ccde1b2a1dcfa5ffaa7d18a095">MSR_HASWELL_E_C16_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab720f4ccde1b2a1dcfa5ffaa7d18a095">MSR_HASWELL_E_C16_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_CTR3 is defined as MSR_C16_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acf3c4f017af3bc303e820ff0672ef201"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_EVNTSEL0&#160;&#160;&#160;0x00000F01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon event select for C-box 16 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_EVNTSEL0 (0x00000F01) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acf3c4f017af3bc303e820ff0672ef201">MSR_HASWELL_E_C16_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acf3c4f017af3bc303e820ff0672ef201">MSR_HASWELL_E_C16_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_EVNTSEL0 is defined as MSR_C16_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a90191b916f5179e92093ca17204c1c8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_EVNTSEL1&#160;&#160;&#160;0x00000F02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon event select for C-box 16 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_EVNTSEL1 (0x00000F02) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a90191b916f5179e92093ca17204c1c8a">MSR_HASWELL_E_C16_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a90191b916f5179e92093ca17204c1c8a">MSR_HASWELL_E_C16_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_EVNTSEL1 is defined as MSR_C16_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6dc721266a75e2553ccb7c20c6a67582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_EVNTSEL2&#160;&#160;&#160;0x00000F03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon event select for C-box 16 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_EVNTSEL2 (0x00000F03) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6dc721266a75e2553ccb7c20c6a67582">MSR_HASWELL_E_C16_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6dc721266a75e2553ccb7c20c6a67582">MSR_HASWELL_E_C16_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_EVNTSEL2 is defined as MSR_C16_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a76bacb3c833fecca5251f6c910839f1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C16_PMON_EVNTSEL3&#160;&#160;&#160;0x00000F04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 16 perfmon event select for C-box 16 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C16_PMON_EVNTSEL3 (0x00000F04) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a76bacb3c833fecca5251f6c910839f1f">MSR_HASWELL_E_C16_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a76bacb3c833fecca5251f6c910839f1f">MSR_HASWELL_E_C16_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C16_PMON_EVNTSEL3 is defined as MSR_C16_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa09a82d9c36bef43fecd28c6d232e10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_BOX_CTL&#160;&#160;&#160;0x00000F10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_BOX_CTL (0x00000F10) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa09a82d9c36bef43fecd28c6d232e10d">MSR_HASWELL_E_C17_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa09a82d9c36bef43fecd28c6d232e10d">MSR_HASWELL_E_C17_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_BOX_CTL is defined as MSR_C17_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4f0cae90324a0e6ddb760992dc227dc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000F15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_BOX_FILTER0 (0x00000F15) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4f0cae90324a0e6ddb760992dc227dc7">MSR_HASWELL_E_C17_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4f0cae90324a0e6ddb760992dc227dc7">MSR_HASWELL_E_C17_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_BOX_FILTER0 is defined as MSR_C17_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3e2a9097e4c83de2872b43d86f5a858f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000F16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_BOX_FILTER1 (0x00000F16) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3e2a9097e4c83de2872b43d86f5a858f">MSR_HASWELL_E_C17_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3e2a9097e4c83de2872b43d86f5a858f">MSR_HASWELL_E_C17_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_BOX_FILTER1 is defined as MSR_C17_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6ff8ca3b6aab0b99545902660394948"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_BOX_STATUS&#160;&#160;&#160;0x00000F17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_BOX_STATUS (0x00000F17) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab6ff8ca3b6aab0b99545902660394948">MSR_HASWELL_E_C17_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab6ff8ca3b6aab0b99545902660394948">MSR_HASWELL_E_C17_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_BOX_STATUS is defined as MSR_C17_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acd93bfd70fdc3e37060150c81b7a2664"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_CTR0&#160;&#160;&#160;0x00000F18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon counter n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acd93bfd70fdc3e37060150c81b7a2664">MSR_HASWELL_E_C17_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acd93bfd70fdc3e37060150c81b7a2664">MSR_HASWELL_E_C17_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_CTR0 is defined as MSR_C17_PMON_CTR0 in SDM. MSR_HASWELL_E_C17_PMON_CTR1 is defined as MSR_C17_PMON_CTR1 in SDM. MSR_HASWELL_E_C17_PMON_CTR2 is defined as MSR_C17_PMON_CTR2 in SDM. MSR_HASWELL_E_C17_PMON_CTR3 is defined as MSR_C17_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a41d4d6a0cd722297d9f0f68d110bc1dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_CTR1&#160;&#160;&#160;0x00000F19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon counter n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acd93bfd70fdc3e37060150c81b7a2664">MSR_HASWELL_E_C17_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acd93bfd70fdc3e37060150c81b7a2664">MSR_HASWELL_E_C17_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_CTR0 is defined as MSR_C17_PMON_CTR0 in SDM. MSR_HASWELL_E_C17_PMON_CTR1 is defined as MSR_C17_PMON_CTR1 in SDM. MSR_HASWELL_E_C17_PMON_CTR2 is defined as MSR_C17_PMON_CTR2 in SDM. MSR_HASWELL_E_C17_PMON_CTR3 is defined as MSR_C17_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a19dd5141a170f10ca1fc3cbff6e1c32e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_CTR2&#160;&#160;&#160;0x00000F1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon counter n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acd93bfd70fdc3e37060150c81b7a2664">MSR_HASWELL_E_C17_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acd93bfd70fdc3e37060150c81b7a2664">MSR_HASWELL_E_C17_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_CTR0 is defined as MSR_C17_PMON_CTR0 in SDM. MSR_HASWELL_E_C17_PMON_CTR1 is defined as MSR_C17_PMON_CTR1 in SDM. MSR_HASWELL_E_C17_PMON_CTR2 is defined as MSR_C17_PMON_CTR2 in SDM. MSR_HASWELL_E_C17_PMON_CTR3 is defined as MSR_C17_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a714aac7d98bd384e6660baa81c138be8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_CTR3&#160;&#160;&#160;0x00000F1B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon counter n.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acd93bfd70fdc3e37060150c81b7a2664">MSR_HASWELL_E_C17_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acd93bfd70fdc3e37060150c81b7a2664">MSR_HASWELL_E_C17_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_CTR0 is defined as MSR_C17_PMON_CTR0 in SDM. MSR_HASWELL_E_C17_PMON_CTR1 is defined as MSR_C17_PMON_CTR1 in SDM. MSR_HASWELL_E_C17_PMON_CTR2 is defined as MSR_C17_PMON_CTR2 in SDM. MSR_HASWELL_E_C17_PMON_CTR3 is defined as MSR_C17_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab23361910a2bceba8ea7ef91be68199e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_EVNTSEL0&#160;&#160;&#160;0x00000F11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon event select for C-box 17 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_EVNTSEL0 (0x00000F11) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab23361910a2bceba8ea7ef91be68199e">MSR_HASWELL_E_C17_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab23361910a2bceba8ea7ef91be68199e">MSR_HASWELL_E_C17_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_EVNTSEL0 is defined as MSR_C17_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab831a053edb5a1260640ccf85a8714fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_EVNTSEL1&#160;&#160;&#160;0x00000F12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon event select for C-box 17 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_EVNTSEL1 (0x00000F12) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab831a053edb5a1260640ccf85a8714fc">MSR_HASWELL_E_C17_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab831a053edb5a1260640ccf85a8714fc">MSR_HASWELL_E_C17_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_EVNTSEL1 is defined as MSR_C17_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e592a3b1856448e5ae5b2216a73a5fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_EVNTSEL2&#160;&#160;&#160;0x00000F13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon event select for C-box 17 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_EVNTSEL2 (0x00000F13) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8e592a3b1856448e5ae5b2216a73a5fa">MSR_HASWELL_E_C17_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8e592a3b1856448e5ae5b2216a73a5fa">MSR_HASWELL_E_C17_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_EVNTSEL2 is defined as MSR_C17_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac9a863e509e56427a08f7c9c90583de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C17_PMON_EVNTSEL3&#160;&#160;&#160;0x00000F14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 17 perfmon event select for C-box 17 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C17_PMON_EVNTSEL3 (0x00000F14) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac9a863e509e56427a08f7c9c90583de1">MSR_HASWELL_E_C17_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac9a863e509e56427a08f7c9c90583de1">MSR_HASWELL_E_C17_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C17_PMON_EVNTSEL3 is defined as MSR_C17_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acb07122c93620fdd716c1c5c20ab71df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_BOX_CTL&#160;&#160;&#160;0x00000E10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_BOX_CTL (0x00000E10) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acb07122c93620fdd716c1c5c20ab71df">MSR_HASWELL_E_C1_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acb07122c93620fdd716c1c5c20ab71df">MSR_HASWELL_E_C1_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_BOX_CTL is defined as MSR_C1_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acc053823a5278ea27234d89b8360b5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_BOX_FILTER0 (0x00000E15) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acc053823a5278ea27234d89b8360b5a0">MSR_HASWELL_E_C1_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acc053823a5278ea27234d89b8360b5a0">MSR_HASWELL_E_C1_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_BOX_FILTER0 is defined as MSR_C1_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae5c5a90d60cdbed19dd04372a6d1261d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_BOX_FILTER1 (0x00000E16) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae5c5a90d60cdbed19dd04372a6d1261d">MSR_HASWELL_E_C1_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae5c5a90d60cdbed19dd04372a6d1261d">MSR_HASWELL_E_C1_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_BOX_FILTER1 is defined as MSR_C1_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5aa0b4f8145354ca0abfddd88778a5b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_BOX_STATUS (0x00000E17) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5aa0b4f8145354ca0abfddd88778a5b1">MSR_HASWELL_E_C1_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5aa0b4f8145354ca0abfddd88778a5b1">MSR_HASWELL_E_C1_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_BOX_STATUS is defined as MSR_C1_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af272494467179037901a877f302e460d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_CTR0&#160;&#160;&#160;0x00000E18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_CTR0 (0x00000E18) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af272494467179037901a877f302e460d">MSR_HASWELL_E_C1_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af272494467179037901a877f302e460d">MSR_HASWELL_E_C1_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_CTR0 is defined as MSR_C1_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2cfe3d9cd826c8d273c37201f4c5bc9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_CTR1&#160;&#160;&#160;0x00000E19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_CTR1 (0x00000E19) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2cfe3d9cd826c8d273c37201f4c5bc9d">MSR_HASWELL_E_C1_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2cfe3d9cd826c8d273c37201f4c5bc9d">MSR_HASWELL_E_C1_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_CTR1 is defined as MSR_C1_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a98ef6460189b2832d5b461b33df19f15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_CTR2&#160;&#160;&#160;0x00000E1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_CTR2 (0x00000E1A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a98ef6460189b2832d5b461b33df19f15">MSR_HASWELL_E_C1_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a98ef6460189b2832d5b461b33df19f15">MSR_HASWELL_E_C1_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_CTR2 is defined as MSR_C1_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a070526c5d2717a47da15471afe6d455a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_CTR3&#160;&#160;&#160;0x00000E1B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_CTR3 (0x00000E1B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a070526c5d2717a47da15471afe6d455a">MSR_HASWELL_E_C1_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a070526c5d2717a47da15471afe6d455a">MSR_HASWELL_E_C1_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_CTR3 is defined as MSR_C1_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a709439906ced7363837c26bcc485e45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select for C-box 1 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_EVNTSEL0 (0x00000E11) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a709439906ced7363837c26bcc485e45c">MSR_HASWELL_E_C1_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a709439906ced7363837c26bcc485e45c">MSR_HASWELL_E_C1_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_EVNTSEL0 is defined as MSR_C1_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad92f5db5e9aca281a670c7f2df725c7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select for C-box 1 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_EVNTSEL1 (0x00000E12) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad92f5db5e9aca281a670c7f2df725c7b">MSR_HASWELL_E_C1_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad92f5db5e9aca281a670c7f2df725c7b">MSR_HASWELL_E_C1_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_EVNTSEL1 is defined as MSR_C1_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a601e049fcb3f6f56c11081cb546ffc4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select for C-box 1 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_EVNTSEL2 (0x00000E13) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a601e049fcb3f6f56c11081cb546ffc4c">MSR_HASWELL_E_C1_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a601e049fcb3f6f56c11081cb546ffc4c">MSR_HASWELL_E_C1_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_EVNTSEL2 is defined as MSR_C1_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a40a93285311c31b87909d0f697182149"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C1_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select for C-box 1 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C1_PMON_EVNTSEL3 (0x00000E14) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a40a93285311c31b87909d0f697182149">MSR_HASWELL_E_C1_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a40a93285311c31b87909d0f697182149">MSR_HASWELL_E_C1_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C1_PMON_EVNTSEL3 is defined as MSR_C1_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a79c5f24ee519a1200b454a578e2469ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_BOX_CTL&#160;&#160;&#160;0x00000E20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_BOX_CTL (0x00000E20) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a79c5f24ee519a1200b454a578e2469ce">MSR_HASWELL_E_C2_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a79c5f24ee519a1200b454a578e2469ce">MSR_HASWELL_E_C2_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_BOX_CTL is defined as MSR_C2_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0238311962d5bff51dfc4526351bf4eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_BOX_FILTER0 (0x00000E25) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0238311962d5bff51dfc4526351bf4eb">MSR_HASWELL_E_C2_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0238311962d5bff51dfc4526351bf4eb">MSR_HASWELL_E_C2_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_BOX_FILTER0 is defined as MSR_C2_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac7410b52130cd72acf9c412746050e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_BOX_FILTER1 (0x00000E26) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac7410b52130cd72acf9c412746050e00">MSR_HASWELL_E_C2_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac7410b52130cd72acf9c412746050e00">MSR_HASWELL_E_C2_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_BOX_FILTER1 is defined as MSR_C2_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aff507f261ca17b61d32620c6446c5752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_BOX_STATUS (0x00000E27) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aff507f261ca17b61d32620c6446c5752">MSR_HASWELL_E_C2_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aff507f261ca17b61d32620c6446c5752">MSR_HASWELL_E_C2_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_BOX_STATUS is defined as MSR_C2_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a552a90ffe1def70de2ea14462af6f640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_CTR0&#160;&#160;&#160;0x00000E28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_CTR0 (0x00000E28) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a552a90ffe1def70de2ea14462af6f640">MSR_HASWELL_E_C2_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a552a90ffe1def70de2ea14462af6f640">MSR_HASWELL_E_C2_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_CTR0 is defined as MSR_C2_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a659d344a24dbfb7d964bcf8a3f747b6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_CTR1&#160;&#160;&#160;0x00000E29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_CTR1 (0x00000E29) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a659d344a24dbfb7d964bcf8a3f747b6d">MSR_HASWELL_E_C2_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a659d344a24dbfb7d964bcf8a3f747b6d">MSR_HASWELL_E_C2_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_CTR1 is defined as MSR_C2_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adc0784cba6da4a7d884032403b5d033c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_CTR2&#160;&#160;&#160;0x00000E2A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_CTR2 (0x00000E2A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adc0784cba6da4a7d884032403b5d033c">MSR_HASWELL_E_C2_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adc0784cba6da4a7d884032403b5d033c">MSR_HASWELL_E_C2_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_CTR2 is defined as MSR_C2_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af6b9a8025d078a66ef8e58e2de92aa61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_CTR3&#160;&#160;&#160;0x00000E2B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_CTR3 (0x00000E2B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af6b9a8025d078a66ef8e58e2de92aa61">MSR_HASWELL_E_C2_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af6b9a8025d078a66ef8e58e2de92aa61">MSR_HASWELL_E_C2_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_CTR3 is defined as MSR_C2_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acb67d266f3ddd4643a3b1d6b4a38a8bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select for C-box 2 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_EVNTSEL0 (0x00000E21) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acb67d266f3ddd4643a3b1d6b4a38a8bd">MSR_HASWELL_E_C2_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acb67d266f3ddd4643a3b1d6b4a38a8bd">MSR_HASWELL_E_C2_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_EVNTSEL0 is defined as MSR_C2_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a81a3b9973edadda8aaa308ce886e405f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select for C-box 2 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_EVNTSEL1 (0x00000E22) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a81a3b9973edadda8aaa308ce886e405f">MSR_HASWELL_E_C2_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a81a3b9973edadda8aaa308ce886e405f">MSR_HASWELL_E_C2_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_EVNTSEL1 is defined as MSR_C2_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac115d81d9204980a33806a06721f2d82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select for C-box 2 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_EVNTSEL2 (0x00000E23) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac115d81d9204980a33806a06721f2d82">MSR_HASWELL_E_C2_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac115d81d9204980a33806a06721f2d82">MSR_HASWELL_E_C2_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_EVNTSEL2 is defined as MSR_C2_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae44befab1c9ea4b61c5be7aa294566db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C2_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select for C-box 2 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C2_PMON_EVNTSEL3 (0x00000E24) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae44befab1c9ea4b61c5be7aa294566db">MSR_HASWELL_E_C2_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae44befab1c9ea4b61c5be7aa294566db">MSR_HASWELL_E_C2_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C2_PMON_EVNTSEL3 is defined as MSR_C2_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a629dbcc22aadede4e12dabff959f5370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_BOX_CTL&#160;&#160;&#160;0x00000E30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_BOX_CTL (0x00000E30) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a629dbcc22aadede4e12dabff959f5370">MSR_HASWELL_E_C3_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a629dbcc22aadede4e12dabff959f5370">MSR_HASWELL_E_C3_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_BOX_CTL is defined as MSR_C3_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aedc43a40a7c477c1c5e7e6c46d9d0617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_BOX_FILTER0 (0x00000E35) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aedc43a40a7c477c1c5e7e6c46d9d0617">MSR_HASWELL_E_C3_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aedc43a40a7c477c1c5e7e6c46d9d0617">MSR_HASWELL_E_C3_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_BOX_FILTER0 is defined as MSR_C3_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a273f3b5a9e5b0cbe20874c442d51222e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_BOX_FILTER1 (0x00000E36) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a273f3b5a9e5b0cbe20874c442d51222e">MSR_HASWELL_E_C3_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a273f3b5a9e5b0cbe20874c442d51222e">MSR_HASWELL_E_C3_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_BOX_FILTER1 is defined as MSR_C3_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7d5302aba9bd2de2f82b038ca585d53a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_BOX_STATUS (0x00000E37) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7d5302aba9bd2de2f82b038ca585d53a">MSR_HASWELL_E_C3_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7d5302aba9bd2de2f82b038ca585d53a">MSR_HASWELL_E_C3_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_BOX_STATUS is defined as MSR_C3_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab42b88eb1087fa9564f334f947da59fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_CTR0&#160;&#160;&#160;0x00000E38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_CTR0 (0x00000E38) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab42b88eb1087fa9564f334f947da59fa">MSR_HASWELL_E_C3_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab42b88eb1087fa9564f334f947da59fa">MSR_HASWELL_E_C3_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_CTR0 is defined as MSR_C3_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad6d8ace8781a78b2da51f1390584c298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_CTR1&#160;&#160;&#160;0x00000E39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_CTR1 (0x00000E39) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad6d8ace8781a78b2da51f1390584c298">MSR_HASWELL_E_C3_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad6d8ace8781a78b2da51f1390584c298">MSR_HASWELL_E_C3_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_CTR1 is defined as MSR_C3_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2019a5b1486c1a3754b2e889e848da53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_CTR2&#160;&#160;&#160;0x00000E3A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_CTR2 (0x00000E3A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2019a5b1486c1a3754b2e889e848da53">MSR_HASWELL_E_C3_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2019a5b1486c1a3754b2e889e848da53">MSR_HASWELL_E_C3_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_CTR2 is defined as MSR_C3_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a98fbc8b951096ef68dfe6f215437a722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_CTR3&#160;&#160;&#160;0x00000E3B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_CTR3 (0x00000E3B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a98fbc8b951096ef68dfe6f215437a722">MSR_HASWELL_E_C3_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a98fbc8b951096ef68dfe6f215437a722">MSR_HASWELL_E_C3_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_CTR3 is defined as MSR_C3_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac68551afe47515d9e2549c9a5ed95d9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select for C-box 3 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_EVNTSEL0 (0x00000E31) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac68551afe47515d9e2549c9a5ed95d9d">MSR_HASWELL_E_C3_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac68551afe47515d9e2549c9a5ed95d9d">MSR_HASWELL_E_C3_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_EVNTSEL0 is defined as MSR_C3_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a085a07351a653857ddf1287281a96283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select for C-box 3 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_EVNTSEL1 (0x00000E32) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a085a07351a653857ddf1287281a96283">MSR_HASWELL_E_C3_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a085a07351a653857ddf1287281a96283">MSR_HASWELL_E_C3_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_EVNTSEL1 is defined as MSR_C3_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af1fc85a878da284b72c920ad9e0861b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select for C-box 3 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_EVNTSEL2 (0x00000E33) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af1fc85a878da284b72c920ad9e0861b2">MSR_HASWELL_E_C3_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af1fc85a878da284b72c920ad9e0861b2">MSR_HASWELL_E_C3_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_EVNTSEL2 is defined as MSR_C3_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3cf6b87df28cced19a5ac14117f22ef0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C3_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select for C-box 3 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C3_PMON_EVNTSEL3 (0x00000E34) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3cf6b87df28cced19a5ac14117f22ef0">MSR_HASWELL_E_C3_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3cf6b87df28cced19a5ac14117f22ef0">MSR_HASWELL_E_C3_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C3_PMON_EVNTSEL3 is defined as MSR_C3_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8fd1d5a4154a914564a3dd9869d5d026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_BOX_CTL&#160;&#160;&#160;0x00000E40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_BOX_CTL (0x00000E40) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8fd1d5a4154a914564a3dd9869d5d026">MSR_HASWELL_E_C4_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8fd1d5a4154a914564a3dd9869d5d026">MSR_HASWELL_E_C4_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_BOX_CTL is defined as MSR_C4_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab31193322ffa38b4e0241c93ae7564f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_BOX_FILTER0 (0x00000E45) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab31193322ffa38b4e0241c93ae7564f0">MSR_HASWELL_E_C4_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab31193322ffa38b4e0241c93ae7564f0">MSR_HASWELL_E_C4_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_BOX_FILTER0 is defined as MSR_C4_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a89ba3baff121ef75bbd7ac5a52b026d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_BOX_FILTER1 (0x00000E46) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a89ba3baff121ef75bbd7ac5a52b026d2">MSR_HASWELL_E_C4_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a89ba3baff121ef75bbd7ac5a52b026d2">MSR_HASWELL_E_C4_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_BOX_FILTER1 is defined as MSR_C4_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af8197787df2740c14992422fdacca7f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_BOX_STATUS (0x00000E47) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af8197787df2740c14992422fdacca7f9">MSR_HASWELL_E_C4_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af8197787df2740c14992422fdacca7f9">MSR_HASWELL_E_C4_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_BOX_STATUS is defined as MSR_C4_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0f1a0bfca718d62f1276f43d16d818bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_CTR0&#160;&#160;&#160;0x00000E48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_CTR0 (0x00000E48) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0f1a0bfca718d62f1276f43d16d818bc">MSR_HASWELL_E_C4_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0f1a0bfca718d62f1276f43d16d818bc">MSR_HASWELL_E_C4_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_CTR0 is defined as MSR_C4_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a937e307670fb6ad309490b3363293a4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_CTR1&#160;&#160;&#160;0x00000E49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_CTR1 (0x00000E49) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a937e307670fb6ad309490b3363293a4a">MSR_HASWELL_E_C4_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a937e307670fb6ad309490b3363293a4a">MSR_HASWELL_E_C4_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_CTR1 is defined as MSR_C4_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aca38765be4e97c704070afdefe73974a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_CTR2&#160;&#160;&#160;0x00000E4A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_CTR2 (0x00000E4A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aca38765be4e97c704070afdefe73974a">MSR_HASWELL_E_C4_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aca38765be4e97c704070afdefe73974a">MSR_HASWELL_E_C4_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_CTR2 is defined as MSR_C4_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a61e26c8bf94c7b7d18560a69469a8bad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_CTR3&#160;&#160;&#160;0x00000E4B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_CTR3 (0x00000E4B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a61e26c8bf94c7b7d18560a69469a8bad">MSR_HASWELL_E_C4_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a61e26c8bf94c7b7d18560a69469a8bad">MSR_HASWELL_E_C4_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_CTR3 is defined as MSR_C4_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a70d21bacf1c265717b434da908ce9924"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select for C-box 4 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_EVNTSEL0 (0x00000E41) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a70d21bacf1c265717b434da908ce9924">MSR_HASWELL_E_C4_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a70d21bacf1c265717b434da908ce9924">MSR_HASWELL_E_C4_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_EVNTSEL0 is defined as MSR_C4_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a352867b4f6eb8950d2beaabaa846b867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select for C-box 4 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_EVNTSEL1 (0x00000E42) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a352867b4f6eb8950d2beaabaa846b867">MSR_HASWELL_E_C4_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a352867b4f6eb8950d2beaabaa846b867">MSR_HASWELL_E_C4_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_EVNTSEL1 is defined as MSR_C4_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a497f5301bb029a1899440c73e7e89202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select for C-box 4 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_EVNTSEL2 (0x00000E43) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a497f5301bb029a1899440c73e7e89202">MSR_HASWELL_E_C4_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a497f5301bb029a1899440c73e7e89202">MSR_HASWELL_E_C4_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_EVNTSEL2 is defined as MSR_C4_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaf2266ad28d8b8a25aefcc7d159afd0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C4_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select for C-box 4 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C4_PMON_EVNTSEL3 (0x00000E44) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aaf2266ad28d8b8a25aefcc7d159afd0f">MSR_HASWELL_E_C4_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aaf2266ad28d8b8a25aefcc7d159afd0f">MSR_HASWELL_E_C4_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C4_PMON_EVNTSEL3 is defined as MSR_C4_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1f838bc90f9fedd3983eed35504bf8ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_BOX_CTL&#160;&#160;&#160;0x00000E50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_BOX_CTL (0x00000E50) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1f838bc90f9fedd3983eed35504bf8ed">MSR_HASWELL_E_C5_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1f838bc90f9fedd3983eed35504bf8ed">MSR_HASWELL_E_C5_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_BOX_CTL is defined as MSR_C5_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0585b83807a6abf6df36d630ecd5f4b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_BOX_FILTER0 (0x00000E55) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0585b83807a6abf6df36d630ecd5f4b2">MSR_HASWELL_E_C5_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0585b83807a6abf6df36d630ecd5f4b2">MSR_HASWELL_E_C5_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_BOX_FILTER0 is defined as MSR_C5_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae5fbdb541ed27a64703ff0dd7b27c79a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_BOX_FILTER1 (0x00000E56) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae5fbdb541ed27a64703ff0dd7b27c79a">MSR_HASWELL_E_C5_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae5fbdb541ed27a64703ff0dd7b27c79a">MSR_HASWELL_E_C5_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_BOX_FILTER1 is defined as MSR_C5_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae1de86c9f34359c8e407261e3654f8f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_BOX_STATUS (0x00000E57) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae1de86c9f34359c8e407261e3654f8f4">MSR_HASWELL_E_C5_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae1de86c9f34359c8e407261e3654f8f4">MSR_HASWELL_E_C5_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_BOX_STATUS is defined as MSR_C5_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adbb44225edbcc7e59917fe151bb87d66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_CTR0&#160;&#160;&#160;0x00000E58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_CTR0 (0x00000E58) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adbb44225edbcc7e59917fe151bb87d66">MSR_HASWELL_E_C5_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adbb44225edbcc7e59917fe151bb87d66">MSR_HASWELL_E_C5_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_CTR0 is defined as MSR_C5_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab5d661312aafa44c047e81cb0092e4e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_CTR1&#160;&#160;&#160;0x00000E59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_CTR1 (0x00000E59) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab5d661312aafa44c047e81cb0092e4e1">MSR_HASWELL_E_C5_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab5d661312aafa44c047e81cb0092e4e1">MSR_HASWELL_E_C5_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_CTR1 is defined as MSR_C5_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3e09d1775c013a6248552166a8e4e046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_CTR2&#160;&#160;&#160;0x00000E5A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_CTR2 (0x00000E5A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3e09d1775c013a6248552166a8e4e046">MSR_HASWELL_E_C5_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3e09d1775c013a6248552166a8e4e046">MSR_HASWELL_E_C5_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_CTR2 is defined as MSR_C5_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a38030baf8d4d29114fd1ef4e86128786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_CTR3&#160;&#160;&#160;0x00000E5B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_CTR3 (0x00000E5B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a38030baf8d4d29114fd1ef4e86128786">MSR_HASWELL_E_C5_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a38030baf8d4d29114fd1ef4e86128786">MSR_HASWELL_E_C5_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_CTR3 is defined as MSR_C5_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2cf48c77d2cad44ca20f40e9223d31a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select for C-box 5 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_EVNTSEL0 (0x00000E51) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2cf48c77d2cad44ca20f40e9223d31a2">MSR_HASWELL_E_C5_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2cf48c77d2cad44ca20f40e9223d31a2">MSR_HASWELL_E_C5_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_EVNTSEL0 is defined as MSR_C5_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a618d54c6c948ef40c4c9aff62e87bcdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select for C-box 5 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_EVNTSEL1 (0x00000E52) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a618d54c6c948ef40c4c9aff62e87bcdb">MSR_HASWELL_E_C5_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a618d54c6c948ef40c4c9aff62e87bcdb">MSR_HASWELL_E_C5_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_EVNTSEL1 is defined as MSR_C5_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afd8c87dba0a29ca927d4980787348e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select for C-box 5 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_EVNTSEL2 (0x00000E53) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afd8c87dba0a29ca927d4980787348e59">MSR_HASWELL_E_C5_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afd8c87dba0a29ca927d4980787348e59">MSR_HASWELL_E_C5_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_EVNTSEL2 is defined as MSR_C5_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a768f3cbdbb0c326ec3664db7adf396e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C5_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select for C-box 5 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C5_PMON_EVNTSEL3 (0x00000E54) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a768f3cbdbb0c326ec3664db7adf396e2">MSR_HASWELL_E_C5_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a768f3cbdbb0c326ec3664db7adf396e2">MSR_HASWELL_E_C5_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C5_PMON_EVNTSEL3 is defined as MSR_C5_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a146ea230b54b9e002313bb4e72221cb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_BOX_CTL&#160;&#160;&#160;0x00000E60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_BOX_CTL (0x00000E60) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a146ea230b54b9e002313bb4e72221cb3">MSR_HASWELL_E_C6_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a146ea230b54b9e002313bb4e72221cb3">MSR_HASWELL_E_C6_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_BOX_CTL is defined as MSR_C6_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7a149b89259424284e5a849cf71f5e13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_BOX_FILTER0 (0x00000E65) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7a149b89259424284e5a849cf71f5e13">MSR_HASWELL_E_C6_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7a149b89259424284e5a849cf71f5e13">MSR_HASWELL_E_C6_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_BOX_FILTER0 is defined as MSR_C6_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0a82de78fb2426450946fcaf4fea6380"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_BOX_FILTER1 (0x00000E66) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0a82de78fb2426450946fcaf4fea6380">MSR_HASWELL_E_C6_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0a82de78fb2426450946fcaf4fea6380">MSR_HASWELL_E_C6_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_BOX_FILTER1 is defined as MSR_C6_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a17647527b05fdd8394b4f74eadd40644"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_BOX_STATUS (0x00000E67) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a17647527b05fdd8394b4f74eadd40644">MSR_HASWELL_E_C6_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a17647527b05fdd8394b4f74eadd40644">MSR_HASWELL_E_C6_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_BOX_STATUS is defined as MSR_C6_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac755c992ecb2eb7ef4e625c7a37590a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_CTR0&#160;&#160;&#160;0x00000E68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_CTR0 (0x00000E68) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac755c992ecb2eb7ef4e625c7a37590a2">MSR_HASWELL_E_C6_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac755c992ecb2eb7ef4e625c7a37590a2">MSR_HASWELL_E_C6_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_CTR0 is defined as MSR_C6_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a08362f57743a0e0ecb767eeb5533cff1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_CTR1&#160;&#160;&#160;0x00000E69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_CTR1 (0x00000E69) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a08362f57743a0e0ecb767eeb5533cff1">MSR_HASWELL_E_C6_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a08362f57743a0e0ecb767eeb5533cff1">MSR_HASWELL_E_C6_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_CTR1 is defined as MSR_C6_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a24fb53904ec2f2bd82077e075b7606d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_CTR2&#160;&#160;&#160;0x00000E6A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_CTR2 (0x00000E6A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a24fb53904ec2f2bd82077e075b7606d2">MSR_HASWELL_E_C6_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a24fb53904ec2f2bd82077e075b7606d2">MSR_HASWELL_E_C6_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_CTR2 is defined as MSR_C6_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a844fd304a92ab6d95f60661c0b59f2b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_CTR3&#160;&#160;&#160;0x00000E6B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_CTR3 (0x00000E6B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a844fd304a92ab6d95f60661c0b59f2b1">MSR_HASWELL_E_C6_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a844fd304a92ab6d95f60661c0b59f2b1">MSR_HASWELL_E_C6_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_CTR3 is defined as MSR_C6_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a433d96be2acb030777470161273ff9f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select for C-box 6 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_EVNTSEL0 (0x00000E61) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a433d96be2acb030777470161273ff9f0">MSR_HASWELL_E_C6_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a433d96be2acb030777470161273ff9f0">MSR_HASWELL_E_C6_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_EVNTSEL0 is defined as MSR_C6_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a93a4bd61086e8b75fed064e54ee603e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select for C-box 6 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_EVNTSEL1 (0x00000E62) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a93a4bd61086e8b75fed064e54ee603e5">MSR_HASWELL_E_C6_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a93a4bd61086e8b75fed064e54ee603e5">MSR_HASWELL_E_C6_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_EVNTSEL1 is defined as MSR_C6_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a597095dc68584c0c2cbbaada8506a2d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select for C-box 6 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_EVNTSEL2 (0x00000E63) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a597095dc68584c0c2cbbaada8506a2d2">MSR_HASWELL_E_C6_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a597095dc68584c0c2cbbaada8506a2d2">MSR_HASWELL_E_C6_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_EVNTSEL2 is defined as MSR_C6_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7d9dbfa40d5ff646961aab383044d14c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C6_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select for C-box 6 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C6_PMON_EVNTSEL3 (0x00000E64) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7d9dbfa40d5ff646961aab383044d14c">MSR_HASWELL_E_C6_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7d9dbfa40d5ff646961aab383044d14c">MSR_HASWELL_E_C6_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C6_PMON_EVNTSEL3 is defined as MSR_C6_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afd16df793f940e8abfa5e1640e3c7345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_BOX_CTL&#160;&#160;&#160;0x00000E70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon for box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_BOX_CTL (0x00000E70) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afd16df793f940e8abfa5e1640e3c7345">MSR_HASWELL_E_C7_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afd16df793f940e8abfa5e1640e3c7345">MSR_HASWELL_E_C7_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_BOX_CTL is defined as MSR_C7_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a02744e84e17eacb483df436ec65d5731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon box wide filter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_BOX_FILTER0 (0x00000E75) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a02744e84e17eacb483df436ec65d5731">MSR_HASWELL_E_C7_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a02744e84e17eacb483df436ec65d5731">MSR_HASWELL_E_C7_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_BOX_FILTER0 is defined as MSR_C7_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a23b6c0325f16e3400484789f64de213f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_BOX_FILTER1 (0x00000E76) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a23b6c0325f16e3400484789f64de213f">MSR_HASWELL_E_C7_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a23b6c0325f16e3400484789f64de213f">MSR_HASWELL_E_C7_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_BOX_FILTER1 is defined as MSR_C7_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9913930b9356d2700508076ba45ac000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_BOX_STATUS (0x00000E77) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9913930b9356d2700508076ba45ac000">MSR_HASWELL_E_C7_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9913930b9356d2700508076ba45ac000">MSR_HASWELL_E_C7_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_BOX_STATUS is defined as MSR_C7_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af62caf9424eab9e8105a9eb9b9f4d8cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_CTR0&#160;&#160;&#160;0x00000E78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_CTR0 (0x00000E78) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af62caf9424eab9e8105a9eb9b9f4d8cb">MSR_HASWELL_E_C7_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af62caf9424eab9e8105a9eb9b9f4d8cb">MSR_HASWELL_E_C7_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_CTR0 is defined as MSR_C7_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac9b3daed8d4a7578cdb91a949e9a4f15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_CTR1&#160;&#160;&#160;0x00000E79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_CTR1 (0x00000E79) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac9b3daed8d4a7578cdb91a949e9a4f15">MSR_HASWELL_E_C7_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac9b3daed8d4a7578cdb91a949e9a4f15">MSR_HASWELL_E_C7_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_CTR1 is defined as MSR_C7_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a98d6f799a74fa41b4d4baae6bea1394c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_CTR2&#160;&#160;&#160;0x00000E7A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_CTR2 (0x00000E7A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a98d6f799a74fa41b4d4baae6bea1394c">MSR_HASWELL_E_C7_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a98d6f799a74fa41b4d4baae6bea1394c">MSR_HASWELL_E_C7_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_CTR2 is defined as MSR_C7_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5cbb8273a697ac195fb0d88d60286deb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_CTR3&#160;&#160;&#160;0x00000E7B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_CTR3 (0x00000E7B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5cbb8273a697ac195fb0d88d60286deb">MSR_HASWELL_E_C7_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5cbb8273a697ac195fb0d88d60286deb">MSR_HASWELL_E_C7_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_CTR3 is defined as MSR_C7_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae1603bc99a62c3c742d8144b34217e7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select for C-box 7 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_EVNTSEL0 (0x00000E71) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae1603bc99a62c3c742d8144b34217e7e">MSR_HASWELL_E_C7_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae1603bc99a62c3c742d8144b34217e7e">MSR_HASWELL_E_C7_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_EVNTSEL0 is defined as MSR_C7_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1b5b228c985271294fbaccf8d5bce676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select for C-box 7 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_EVNTSEL1 (0x00000E72) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1b5b228c985271294fbaccf8d5bce676">MSR_HASWELL_E_C7_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1b5b228c985271294fbaccf8d5bce676">MSR_HASWELL_E_C7_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_EVNTSEL1 is defined as MSR_C7_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aae32c1f01ee32613722d7b8b5634ee0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select for C-box 7 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_EVNTSEL2 (0x00000E73) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aae32c1f01ee32613722d7b8b5634ee0d">MSR_HASWELL_E_C7_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aae32c1f01ee32613722d7b8b5634ee0d">MSR_HASWELL_E_C7_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_EVNTSEL2 is defined as MSR_C7_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a63c40607ad9ca9fafa6d3074947472b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C7_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select for C-box 7 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C7_PMON_EVNTSEL3 (0x00000E74) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a63c40607ad9ca9fafa6d3074947472b9">MSR_HASWELL_E_C7_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a63c40607ad9ca9fafa6d3074947472b9">MSR_HASWELL_E_C7_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C7_PMON_EVNTSEL3 is defined as MSR_C7_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2b38a85dc2aad92aabc44355388e269e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_BOX_CTL&#160;&#160;&#160;0x00000E80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_BOX_CTL (0x00000E80) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2b38a85dc2aad92aabc44355388e269e">MSR_HASWELL_E_C8_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2b38a85dc2aad92aabc44355388e269e">MSR_HASWELL_E_C8_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_BOX_CTL is defined as MSR_C8_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a13e4c72303f5b24c4de3e5df4bd67f60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon box wide filter0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_BOX_FILTER0 (0x00000E85) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a13e4c72303f5b24c4de3e5df4bd67f60">MSR_HASWELL_E_C8_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a13e4c72303f5b24c4de3e5df4bd67f60">MSR_HASWELL_E_C8_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_BOX_FILTER0 is defined as MSR_C8_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a263024a3d423b1dd3297716502615803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_BOX_FILTER1 (0x00000E86) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a263024a3d423b1dd3297716502615803">MSR_HASWELL_E_C8_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a263024a3d423b1dd3297716502615803">MSR_HASWELL_E_C8_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_BOX_FILTER1 is defined as MSR_C8_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a96c4608d60592b178b9b2ff25fb073f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_BOX_STATUS (0x00000E87) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a96c4608d60592b178b9b2ff25fb073f0">MSR_HASWELL_E_C8_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a96c4608d60592b178b9b2ff25fb073f0">MSR_HASWELL_E_C8_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_BOX_STATUS is defined as MSR_C8_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa26d5f0692449f270a50be4218fdc007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_CTR0&#160;&#160;&#160;0x00000E88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_CTR0 (0x00000E88) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa26d5f0692449f270a50be4218fdc007">MSR_HASWELL_E_C8_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa26d5f0692449f270a50be4218fdc007">MSR_HASWELL_E_C8_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_CTR0 is defined as MSR_C8_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adbaab3e37343e9ff71ae914d9e3cbb51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_CTR1&#160;&#160;&#160;0x00000E89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_CTR1 (0x00000E89) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adbaab3e37343e9ff71ae914d9e3cbb51">MSR_HASWELL_E_C8_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#adbaab3e37343e9ff71ae914d9e3cbb51">MSR_HASWELL_E_C8_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_CTR1 is defined as MSR_C8_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3a3020970044da70341d82dafad39a94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_CTR2&#160;&#160;&#160;0x00000E8A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_CTR2 (0x00000E8A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3a3020970044da70341d82dafad39a94">MSR_HASWELL_E_C8_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3a3020970044da70341d82dafad39a94">MSR_HASWELL_E_C8_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_CTR2 is defined as MSR_C8_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a69e1aa01d0f9aae36d23a03f82b074a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_CTR3&#160;&#160;&#160;0x00000E8B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_CTR3 (0x00000E8B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a69e1aa01d0f9aae36d23a03f82b074a8">MSR_HASWELL_E_C8_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a69e1aa01d0f9aae36d23a03f82b074a8">MSR_HASWELL_E_C8_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_CTR3 is defined as MSR_C8_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3dba7c0309fc01bc11fe3fb78e9dd59a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select for C-box 8 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_EVNTSEL0 (0x00000E81) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3dba7c0309fc01bc11fe3fb78e9dd59a">MSR_HASWELL_E_C8_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a3dba7c0309fc01bc11fe3fb78e9dd59a">MSR_HASWELL_E_C8_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_EVNTSEL0 is defined as MSR_C8_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae872a0258742705dbacc513dd2fb0a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select for C-box 8 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_EVNTSEL1 (0x00000E82) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae872a0258742705dbacc513dd2fb0a9c">MSR_HASWELL_E_C8_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae872a0258742705dbacc513dd2fb0a9c">MSR_HASWELL_E_C8_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_EVNTSEL1 is defined as MSR_C8_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8673fce0c2f777496680833fb80d80b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select for C-box 8 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_EVNTSEL2 (0x00000E83) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8673fce0c2f777496680833fb80d80b2">MSR_HASWELL_E_C8_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8673fce0c2f777496680833fb80d80b2">MSR_HASWELL_E_C8_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_EVNTSEL2 is defined as MSR_C8_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a24bfa81caf02486279bb69b164f0be45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C8_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select for C-box 8 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C8_PMON_EVNTSEL3 (0x00000E84) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a24bfa81caf02486279bb69b164f0be45">MSR_HASWELL_E_C8_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a24bfa81caf02486279bb69b164f0be45">MSR_HASWELL_E_C8_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C8_PMON_EVNTSEL3 is defined as MSR_C8_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a41e3848a359a7a4fbefa3246a8e63d41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_BOX_CTL&#160;&#160;&#160;0x00000E90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_BOX_CTL (0x00000E90) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a41e3848a359a7a4fbefa3246a8e63d41">MSR_HASWELL_E_C9_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a41e3848a359a7a4fbefa3246a8e63d41">MSR_HASWELL_E_C9_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_BOX_CTL is defined as MSR_C9_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a057570330316c64072f5d23a17c927ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_BOX_FILTER0&#160;&#160;&#160;0x00000E95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon box wide filter0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_BOX_FILTER0 (0x00000E95) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a057570330316c64072f5d23a17c927ce">MSR_HASWELL_E_C9_PMON_BOX_FILTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a057570330316c64072f5d23a17c927ce">MSR_HASWELL_E_C9_PMON_BOX_FILTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_BOX_FILTER0 is defined as MSR_C9_PMON_BOX_FILTER0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afcde0b823a8e0624d2483f55b510d647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_BOX_FILTER1 (0x00000E96) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afcde0b823a8e0624d2483f55b510d647">MSR_HASWELL_E_C9_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afcde0b823a8e0624d2483f55b510d647">MSR_HASWELL_E_C9_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_BOX_FILTER1 is defined as MSR_C9_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6b630f996a2fdeaa7a2dc5716445b84a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_BOX_STATUS (0x00000E97) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6b630f996a2fdeaa7a2dc5716445b84a">MSR_HASWELL_E_C9_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6b630f996a2fdeaa7a2dc5716445b84a">MSR_HASWELL_E_C9_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_BOX_STATUS is defined as MSR_C9_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aea250e112a10e123702561f4de03ded6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_CTR0&#160;&#160;&#160;0x00000E98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_CTR0 (0x00000E98) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aea250e112a10e123702561f4de03ded6">MSR_HASWELL_E_C9_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aea250e112a10e123702561f4de03ded6">MSR_HASWELL_E_C9_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_CTR0 is defined as MSR_C9_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a02e2a29a66e363f14b3fa0006debb5ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_CTR1&#160;&#160;&#160;0x00000E99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_CTR1 (0x00000E99) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a02e2a29a66e363f14b3fa0006debb5ea">MSR_HASWELL_E_C9_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a02e2a29a66e363f14b3fa0006debb5ea">MSR_HASWELL_E_C9_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_CTR1 is defined as MSR_C9_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a167984788da7a1cd573fa4b807206654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_CTR2&#160;&#160;&#160;0x00000E9A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_CTR2 (0x00000E9A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a167984788da7a1cd573fa4b807206654">MSR_HASWELL_E_C9_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a167984788da7a1cd573fa4b807206654">MSR_HASWELL_E_C9_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_CTR2 is defined as MSR_C9_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a10a26ddcba6eb52c5644cd924079e46e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_CTR3&#160;&#160;&#160;0x00000E9B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_CTR3 (0x00000E9B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a10a26ddcba6eb52c5644cd924079e46e">MSR_HASWELL_E_C9_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a10a26ddcba6eb52c5644cd924079e46e">MSR_HASWELL_E_C9_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_CTR3 is defined as MSR_C9_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acfa6304fe70f3e47d1dfd3ead71c39b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select for C-box 9 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_EVNTSEL0 (0x00000E91) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acfa6304fe70f3e47d1dfd3ead71c39b9">MSR_HASWELL_E_C9_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#acfa6304fe70f3e47d1dfd3ead71c39b9">MSR_HASWELL_E_C9_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_EVNTSEL0 is defined as MSR_C9_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7c269fbffbc99b1c817f41ce5904b64d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select for C-box 9 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_EVNTSEL1 (0x00000E92) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7c269fbffbc99b1c817f41ce5904b64d">MSR_HASWELL_E_C9_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7c269fbffbc99b1c817f41ce5904b64d">MSR_HASWELL_E_C9_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_EVNTSEL1 is defined as MSR_C9_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a65411de77953865043b51f417e8f88d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select for C-box 9 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_EVNTSEL2 (0x00000E93) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a65411de77953865043b51f417e8f88d4">MSR_HASWELL_E_C9_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a65411de77953865043b51f417e8f88d4">MSR_HASWELL_E_C9_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_EVNTSEL2 is defined as MSR_C9_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af6c4b7b37bbfa65b40fe92b59c980d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_C9_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select for C-box 9 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_C9_PMON_EVNTSEL3 (0x00000E94) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af6c4b7b37bbfa65b40fe92b59c980d28">MSR_HASWELL_E_C9_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af6c4b7b37bbfa65b40fe92b59c980d28">MSR_HASWELL_E_C9_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_C9_PMON_EVNTSEL3 is defined as MSR_C9_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a16566ebf12fb29b26f40042dd35cea7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS&#160;&#160;&#160;0x00000690</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS (0x00000690) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aa1f5b35d38a04f4f328022e7bd34f4d1">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a16566ebf12fb29b26f40042dd35cea7c">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a16566ebf12fb29b26f40042dd35cea7c">MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aa1f5b35d38a04f4f328022e7bd34f4d1">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_CORE_PERF_LIMIT_REASONS is defined as MSR_CORE_PERF_LIMIT_REASONS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a31b40e8c7989c5d62db985184ff7854f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_CORE_THREAD_COUNT&#160;&#160;&#160;0x00000035</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Configured State of Enabled Processor Core Count and Logical Processor Count (RO) - After a Power-On RESET, enumerates factory configuration of the number of processor cores and logical processors in the physical package. - Following the sequence of (i) BIOS modified a Configuration Mask which selects a subset of processor cores to be active post RESET and (ii) a RESET event after the modification, enumerates the current configuration of enabled processor core count and logical processor count in the physical package.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_CORE_THREAD_COUNT (0x00000035) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___t_h_r_e_a_d___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_CORE_THREAD_COUNT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___t_h_r_e_a_d___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_CORE_THREAD_COUNT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___t_h_r_e_a_d___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_CORE_THREAD_COUNT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___c_o_r_e___t_h_r_e_a_d___c_o_u_n_t___r_e_g_i_s_t_e_r.html#ab38abb994244dbe655d2e72091904bc9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a31b40e8c7989c5d62db985184ff7854f">MSR_HASWELL_E_CORE_THREAD_COUNT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_CORE_THREAD_COUNT is defined as MSR_CORE_THREAD_COUNT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aae044488dcd5e29ddee44a18c7174dd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_DRAM_ENERGY_STATUS&#160;&#160;&#160;0x00000619</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Energy Status (R/O) Energy Consumed by DRAM devices.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_DRAM_ENERGY_STATUS (0x00000619) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_DRAM_ENERGY_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_DRAM_ENERGY_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_DRAM_ENERGY_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___d_r_a_m___e_n_e_r_g_y___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#a8e4f9e0a7cb33d09eb91fd5c3884e12f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aae044488dcd5e29ddee44a18c7174dd5">MSR_HASWELL_E_DRAM_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_DRAM_ENERGY_STATUS is defined as MSR_DRAM_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a09222bebecba4a1b30b2a64c5470313e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_DRAM_PERF_STATUS&#160;&#160;&#160;0x0000061B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM
RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_DRAM_PERF_STATUS (0x0000061B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a09222bebecba4a1b30b2a64c5470313e">MSR_HASWELL_E_DRAM_PERF_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_DRAM_PERF_STATUS is defined as MSR_DRAM_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a475d78cf16a807c77d9ffaee5a758cf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_DRAM_POWER_INFO&#160;&#160;&#160;0x0000061C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Parameters (R/W) See Section 14.9.5, "DRAM RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_DRAM_POWER_INFO (0x0000061C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a475d78cf16a807c77d9ffaee5a758cf1">MSR_HASWELL_E_DRAM_POWER_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a475d78cf16a807c77d9ffaee5a758cf1">MSR_HASWELL_E_DRAM_POWER_INFO</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_DRAM_POWER_INFO is defined as MSR_DRAM_POWER_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a27f79a195565809edf611595e0b63aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_DRAM_POWER_LIMIT&#160;&#160;&#160;0x00000618</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Power Limit Control (R/W) See Section 14.9.5, "DRAM RAPL
Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_DRAM_POWER_LIMIT (0x00000618) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a27f79a195565809edf611595e0b63aa7">MSR_HASWELL_E_DRAM_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a27f79a195565809edf611595e0b63aa7">MSR_HASWELL_E_DRAM_POWER_LIMIT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_DRAM_POWER_LIMIT is defined as MSR_DRAM_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9c89935e2bd7c7ab6220c0eae8b0a91e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_ERROR_CONTROL&#160;&#160;&#160;0x0000017F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. MC Bank Error Configuration (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_ERROR_CONTROL (0x0000017F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_ERROR_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_ERROR_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_ERROR_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ae8f13bc92a4f435edaffbc4c3500620f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9c89935e2bd7c7ab6220c0eae8b0a91e">MSR_HASWELL_E_ERROR_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9c89935e2bd7c7ab6220c0eae8b0a91e">MSR_HASWELL_E_ERROR_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ae8f13bc92a4f435edaffbc4c3500620f">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_ERROR_CONTROL is defined as MSR_ERROR_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7850fb17f22619ffa607e785811effe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_IA32_MCG_CAP&#160;&#160;&#160;0x00000179</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Global Machine Check Capability (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_IA32_MCG_CAP (0x00000179) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_MCG_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_MCG_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_MCG_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___m_c_g___c_a_p___r_e_g_i_s_t_e_r.html#a22d31e72a08c50a2aad7a2ae8308a759">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7850fb17f22619ffa607e785811effe5">MSR_HASWELL_E_IA32_MCG_CAP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_IA32_MCG_CAP is defined as IA32_MCG_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab4e27e145c5340c4cdcde220cb884b99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_IA32_PQR_ASSOC&#160;&#160;&#160;0x00000C8F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Resource Association Register (R/W)..</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_IA32_PQR_ASSOC (0x00000C8F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_PQR_ASSOC_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_PQR_ASSOC_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_PQR_ASSOC_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html#acb11ee40626761297c23c2250706a962">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab4e27e145c5340c4cdcde220cb884b99">MSR_HASWELL_E_IA32_PQR_ASSOC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab4e27e145c5340c4cdcde220cb884b99">MSR_HASWELL_E_IA32_PQR_ASSOC</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___p_q_r___a_s_s_o_c___r_e_g_i_s_t_e_r.html#acb11ee40626761297c23c2250706a962">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_IA32_PQR_ASSOC is defined as IA32_PQR_ASSOC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a254d1c867877667f725201b9fe87d70f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_IA32_QM_EVTSEL&#160;&#160;&#160;0x00000C8D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Monitoring Event Select Register (R/W). if CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_IA32_QM_EVTSEL (0x00000C8D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_QM_EVTSEL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_QM_EVTSEL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_IA32_QM_EVTSEL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#abb9444c0c9ff423eeb2269744dc4ca6f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a254d1c867877667f725201b9fe87d70f">MSR_HASWELL_E_IA32_QM_EVTSEL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a254d1c867877667f725201b9fe87d70f">MSR_HASWELL_E_IA32_QM_EVTSEL</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___i_a32___q_m___e_v_t_s_e_l___r_e_g_i_s_t_e_r.html#abb9444c0c9ff423eeb2269744dc4ca6f">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_IA32_QM_EVTSEL is defined as IA32_QM_EVTSEL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a277c2fb49126d8186a2d76e24ec967d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_MSRUNCORE_RATIO_LIMIT&#160;&#160;&#160;0x00000620</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore Ratio Limit (R/W) Out of reset, the min_ratio and max_ratio fields represent the widest possible range of uncore frequencies. Writing to these fields allows software to control the minimum and the maximum frequency that hardware will select.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_MSRUNCORE_RATIO_LIMIT (0x00000620) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_MSRUNCORE_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_MSRUNCORE_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_MSRUNCORE_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a27b278094d442a5b847f38d6e3d5727b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a277c2fb49126d8186a2d76e24ec967d1">MSR_HASWELL_E_MSRUNCORE_RATIO_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a277c2fb49126d8186a2d76e24ec967d1">MSR_HASWELL_E_MSRUNCORE_RATIO_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___m_s_r_u_n_c_o_r_e___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a27b278094d442a5b847f38d6e3d5727b">Uint64</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ac81a4497e9202a70883495bb6de588a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCIE_PLL_RATIO&#160;&#160;&#160;0x0000061E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Configuration of PCIE PLL Relative to BCLK(R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCIE_PLL_RATIO (0x0000061E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___p_c_i_e___p_l_l___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_PCIE_PLL_RATIO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___p_c_i_e___p_l_l___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_PCIE_PLL_RATIO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___p_c_i_e___p_l_l___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_PCIE_PLL_RATIO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___p_c_i_e___p_l_l___r_a_t_i_o___r_e_g_i_s_t_e_r.html#aec38a2e7f795c633142402c06d30725f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac81a4497e9202a70883495bb6de588a7">MSR_HASWELL_E_PCIE_PLL_RATIO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac81a4497e9202a70883495bb6de588a7">MSR_HASWELL_E_PCIE_PLL_RATIO</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___p_c_i_e___p_l_l___r_a_t_i_o___r_e_g_i_s_t_e_r.html#aec38a2e7f795c633142402c06d30725f">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCIE_PLL_RATIO is defined as MSR_PCIE_PLL_RATIO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2ab43f65231f0d1e61b5242a9d4e0e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_BOX_CTL&#160;&#160;&#160;0x00000710</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon for PCU-box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_BOX_CTL (0x00000710) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2ab43f65231f0d1e61b5242a9d4e0e6a">MSR_HASWELL_E_PCU_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2ab43f65231f0d1e61b5242a9d4e0e6a">MSR_HASWELL_E_PCU_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_BOX_CTL is defined as MSR_PCU_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4a9b2c2d77e7679f6549d1f5260d326e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_BOX_FILTER&#160;&#160;&#160;0x00000715</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon box-wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_BOX_FILTER (0x00000715) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4a9b2c2d77e7679f6549d1f5260d326e">MSR_HASWELL_E_PCU_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4a9b2c2d77e7679f6549d1f5260d326e">MSR_HASWELL_E_PCU_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_BOX_FILTER is defined as MSR_PCU_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a332764f3464a2a9b7157dd8b95a1d69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_BOX_STATUS&#160;&#160;&#160;0x00000716</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_BOX_STATUS (0x00000716) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a332764f3464a2a9b7157dd8b95a1d69d">MSR_HASWELL_E_PCU_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a332764f3464a2a9b7157dd8b95a1d69d">MSR_HASWELL_E_PCU_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_BOX_STATUS is defined as MSR_PCU_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8841bfff9a8d5335669e2228dd7c7b9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_CTR0&#160;&#160;&#160;0x00000717</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_CTR0 (0x00000717) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8841bfff9a8d5335669e2228dd7c7b9e">MSR_HASWELL_E_PCU_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8841bfff9a8d5335669e2228dd7c7b9e">MSR_HASWELL_E_PCU_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_CTR0 is defined as MSR_PCU_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac4da96cc76e07f8e6a07fb853b05accf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_CTR1&#160;&#160;&#160;0x00000718</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_CTR1 (0x00000718) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac4da96cc76e07f8e6a07fb853b05accf">MSR_HASWELL_E_PCU_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac4da96cc76e07f8e6a07fb853b05accf">MSR_HASWELL_E_PCU_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_CTR1 is defined as MSR_PCU_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9a565cf6332a0af1b62c62346bdc5ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_CTR2&#160;&#160;&#160;0x00000719</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_CTR2 (0x00000719) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9a565cf6332a0af1b62c62346bdc5ba2">MSR_HASWELL_E_PCU_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9a565cf6332a0af1b62c62346bdc5ba2">MSR_HASWELL_E_PCU_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_CTR2 is defined as MSR_PCU_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a32c228020732b78154d0ed8b8ea09046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_CTR3&#160;&#160;&#160;0x0000071A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_CTR3 (0x0000071A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a32c228020732b78154d0ed8b8ea09046">MSR_HASWELL_E_PCU_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a32c228020732b78154d0ed8b8ea09046">MSR_HASWELL_E_PCU_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_CTR3 is defined as MSR_PCU_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa46c58bca28b7ddcce9f725564eea7bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_EVNTSEL0&#160;&#160;&#160;0x00000711</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon event select for PCU counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_EVNTSEL0 (0x00000711) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa46c58bca28b7ddcce9f725564eea7bd">MSR_HASWELL_E_PCU_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa46c58bca28b7ddcce9f725564eea7bd">MSR_HASWELL_E_PCU_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_EVNTSEL0 is defined as MSR_PCU_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa9518286c2e4545d93aa5dcfaa7e71fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_EVNTSEL1&#160;&#160;&#160;0x00000712</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon event select for PCU counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_EVNTSEL1 (0x00000712) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa9518286c2e4545d93aa5dcfaa7e71fd">MSR_HASWELL_E_PCU_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa9518286c2e4545d93aa5dcfaa7e71fd">MSR_HASWELL_E_PCU_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_EVNTSEL1 is defined as MSR_PCU_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8d90fe3473400db9d00f7f2cf616c57d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_EVNTSEL2&#160;&#160;&#160;0x00000713</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon event select for PCU counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_EVNTSEL2 (0x00000713) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8d90fe3473400db9d00f7f2cf616c57d">MSR_HASWELL_E_PCU_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8d90fe3473400db9d00f7f2cf616c57d">MSR_HASWELL_E_PCU_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_EVNTSEL2 is defined as MSR_PCU_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae915ca267c5e8fe61fa500eb2ba6f62f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PCU_PMON_EVNTSEL3&#160;&#160;&#160;0x00000714</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon event select for PCU counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PCU_PMON_EVNTSEL3 (0x00000714) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae915ca267c5e8fe61fa500eb2ba6f62f">MSR_HASWELL_E_PCU_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae915ca267c5e8fe61fa500eb2ba6f62f">MSR_HASWELL_E_PCU_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PCU_PMON_EVNTSEL3 is defined as MSR_PCU_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6615e7a079dadc8f13f31ed93707ca69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL&#160;&#160;&#160;0x000000E2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. <code>See <a href="http://biosbits.org">http://biosbits.org</a>. &lt;<a href="http://biosbits.org">http://biosbits.org</a>&gt;</code>__.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL (0x000000E2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a1221728bdd513f44ba4ecfae51682f69">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6615e7a079dadc8f13f31ed93707ca69">MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6615e7a079dadc8f13f31ed93707ca69">MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a1221728bdd513f44ba4ecfae51682f69">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PKG_CST_CONFIG_CONTROL is defined as MSR_PKG_CST_CONFIG_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a173fa887f19ee03e548b8f380775b328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PMON_GLOBAL_CONFIG&#160;&#160;&#160;0x00000702</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore perfmon per-socket global configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PMON_GLOBAL_CONFIG (0x00000702) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a173fa887f19ee03e548b8f380775b328">MSR_HASWELL_E_PMON_GLOBAL_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a173fa887f19ee03e548b8f380775b328">MSR_HASWELL_E_PMON_GLOBAL_CONFIG</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PMON_GLOBAL_CONFIG is defined as MSR_PMON_GLOBAL_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac77c0d0a3a956a645f49a82960821966"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PMON_GLOBAL_CTL&#160;&#160;&#160;0x00000700</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore perfmon per-socket global control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PMON_GLOBAL_CTL (0x00000700) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac77c0d0a3a956a645f49a82960821966">MSR_HASWELL_E_PMON_GLOBAL_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac77c0d0a3a956a645f49a82960821966">MSR_HASWELL_E_PMON_GLOBAL_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PMON_GLOBAL_CTL is defined as MSR_PMON_GLOBAL_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a101c25e5af60194b24a1f5950f18d288"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PMON_GLOBAL_STATUS&#160;&#160;&#160;0x00000701</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore perfmon per-socket global status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PMON_GLOBAL_STATUS (0x00000701) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a101c25e5af60194b24a1f5950f18d288">MSR_HASWELL_E_PMON_GLOBAL_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a101c25e5af60194b24a1f5950f18d288">MSR_HASWELL_E_PMON_GLOBAL_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PMON_GLOBAL_STATUS is defined as MSR_PMON_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abf4eda12ead449e6b973c132c0ca6219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_PP0_ENERGY_STATUS&#160;&#160;&#160;0x00000639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Reserved (R/O) Reads return 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#abf4eda12ead449e6b973c132c0ca6219">MSR_HASWELL_E_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_PP0_ENERGY_STATUS is defined as MSR_PP0_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a596d2df4ee8f8f720e4ad1ea22e3758c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_RAPL_POWER_UNIT&#160;&#160;&#160;0x00000606</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Unit Multipliers used in RAPL Interfaces (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_RAPL_POWER_UNIT (0x00000606) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_RAPL_POWER_UNIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_RAPL_POWER_UNIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_RAPL_POWER_UNIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___r_a_p_l___p_o_w_e_r___u_n_i_t___r_e_g_i_s_t_e_r.html#a0aa851183149004456401a3fddd6b40f">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a596d2df4ee8f8f720e4ad1ea22e3758c">MSR_HASWELL_E_RAPL_POWER_UNIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_RAPL_POWER_UNIT is defined as MSR_RAPL_POWER_UNIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac02bde02ed2732b0eb9bd492354f28bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_BOX_CTL&#160;&#160;&#160;0x00000720</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon for SBo 0 box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_BOX_CTL (0x00000720) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac02bde02ed2732b0eb9bd492354f28bc">MSR_HASWELL_E_S0_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac02bde02ed2732b0eb9bd492354f28bc">MSR_HASWELL_E_S0_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_BOX_CTL is defined as MSR_S0_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa48224439936a85b7e874b62f070021c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_BOX_FILTER&#160;&#160;&#160;0x00000725</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon box-wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_BOX_FILTER (0x00000725) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa48224439936a85b7e874b62f070021c">MSR_HASWELL_E_S0_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa48224439936a85b7e874b62f070021c">MSR_HASWELL_E_S0_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_BOX_FILTER is defined as MSR_S0_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac829b21b1c804b540ed16d9f2a551894"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_CTR0&#160;&#160;&#160;0x00000726</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_CTR0 (0x00000726) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac829b21b1c804b540ed16d9f2a551894">MSR_HASWELL_E_S0_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac829b21b1c804b540ed16d9f2a551894">MSR_HASWELL_E_S0_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_CTR0 is defined as MSR_S0_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8fdc7b3e0e90c50edcfe3307ab36fc83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_CTR1&#160;&#160;&#160;0x00000727</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_CTR1 (0x00000727) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8fdc7b3e0e90c50edcfe3307ab36fc83">MSR_HASWELL_E_S0_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a8fdc7b3e0e90c50edcfe3307ab36fc83">MSR_HASWELL_E_S0_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_CTR1 is defined as MSR_S0_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab4229e0169a296913904a45dfabf6390"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_CTR2&#160;&#160;&#160;0x00000728</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_CTR2 (0x00000728) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab4229e0169a296913904a45dfabf6390">MSR_HASWELL_E_S0_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab4229e0169a296913904a45dfabf6390">MSR_HASWELL_E_S0_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_CTR2 is defined as MSR_S0_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6575f4381cbb06d0d1eb7a1d8d41289f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_CTR3&#160;&#160;&#160;0x00000729</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_CTR3 (0x00000729) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6575f4381cbb06d0d1eb7a1d8d41289f">MSR_HASWELL_E_S0_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a6575f4381cbb06d0d1eb7a1d8d41289f">MSR_HASWELL_E_S0_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_CTR3 is defined as MSR_S0_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abe84335fa55aaf410d993881abfcf2ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_EVNTSEL0&#160;&#160;&#160;0x00000721</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon event select for SBo 0 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_EVNTSEL0 (0x00000721) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#abe84335fa55aaf410d993881abfcf2ff">MSR_HASWELL_E_S0_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#abe84335fa55aaf410d993881abfcf2ff">MSR_HASWELL_E_S0_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_EVNTSEL0 is defined as MSR_S0_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac12b195f083dca6dac40827f22a13953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_EVNTSEL1&#160;&#160;&#160;0x00000722</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon event select for SBo 0 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_EVNTSEL1 (0x00000722) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac12b195f083dca6dac40827f22a13953">MSR_HASWELL_E_S0_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac12b195f083dca6dac40827f22a13953">MSR_HASWELL_E_S0_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_EVNTSEL1 is defined as MSR_S0_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6779210df55197516dfa691b599c52e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_EVNTSEL2&#160;&#160;&#160;0x00000723</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon event select for SBo 0 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_EVNTSEL2 (0x00000723) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab6779210df55197516dfa691b599c52e">MSR_HASWELL_E_S0_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab6779210df55197516dfa691b599c52e">MSR_HASWELL_E_S0_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_EVNTSEL2 is defined as MSR_S0_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a213f10580e658017f9e11464af98a641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S0_PMON_EVNTSEL3&#160;&#160;&#160;0x00000724</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 0 perfmon event select for SBo 0 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S0_PMON_EVNTSEL3 (0x00000724) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a213f10580e658017f9e11464af98a641">MSR_HASWELL_E_S0_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a213f10580e658017f9e11464af98a641">MSR_HASWELL_E_S0_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S0_PMON_EVNTSEL3 is defined as MSR_S0_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a841ea34989727b42bf3e2df81914b591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_BOX_CTL&#160;&#160;&#160;0x0000072A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon for SBo 1 box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_BOX_CTL (0x0000072A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a841ea34989727b42bf3e2df81914b591">MSR_HASWELL_E_S1_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a841ea34989727b42bf3e2df81914b591">MSR_HASWELL_E_S1_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_BOX_CTL is defined as MSR_S1_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abe42fdaa873ff989b29083a6f74c6949"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_BOX_FILTER&#160;&#160;&#160;0x0000072F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon box-wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_BOX_FILTER (0x0000072F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#abe42fdaa873ff989b29083a6f74c6949">MSR_HASWELL_E_S1_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#abe42fdaa873ff989b29083a6f74c6949">MSR_HASWELL_E_S1_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_BOX_FILTER is defined as MSR_S1_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa92f866c53a95d765d4ef3f4c210d2a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_CTR0&#160;&#160;&#160;0x00000730</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_CTR0 (0x00000730) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa92f866c53a95d765d4ef3f4c210d2a3">MSR_HASWELL_E_S1_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa92f866c53a95d765d4ef3f4c210d2a3">MSR_HASWELL_E_S1_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_CTR0 is defined as MSR_S1_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a109d9d25b180718f612d8f3f9a882ae2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_CTR1&#160;&#160;&#160;0x00000731</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_CTR1 (0x00000731) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a109d9d25b180718f612d8f3f9a882ae2">MSR_HASWELL_E_S1_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a109d9d25b180718f612d8f3f9a882ae2">MSR_HASWELL_E_S1_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_CTR1 is defined as MSR_S1_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae111bd68f0b54b78bc2d4b308b6e51f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_CTR2&#160;&#160;&#160;0x00000732</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_CTR2 (0x00000732) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae111bd68f0b54b78bc2d4b308b6e51f7">MSR_HASWELL_E_S1_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae111bd68f0b54b78bc2d4b308b6e51f7">MSR_HASWELL_E_S1_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_CTR2 is defined as MSR_S1_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae889d60d3e542bcd22925c04b8777137"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_CTR3&#160;&#160;&#160;0x00000733</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_CTR3 (0x00000733) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae889d60d3e542bcd22925c04b8777137">MSR_HASWELL_E_S1_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae889d60d3e542bcd22925c04b8777137">MSR_HASWELL_E_S1_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_CTR3 is defined as MSR_S1_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae570d9089f99973f5717ea828f1b9108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_EVNTSEL0&#160;&#160;&#160;0x0000072B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon event select for SBo 1 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_EVNTSEL0 (0x0000072B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae570d9089f99973f5717ea828f1b9108">MSR_HASWELL_E_S1_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ae570d9089f99973f5717ea828f1b9108">MSR_HASWELL_E_S1_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_EVNTSEL0 is defined as MSR_S1_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9d2fb01ab3c9e721d7d54fc391de7e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_EVNTSEL1&#160;&#160;&#160;0x0000072C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon event select for SBo 1 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_EVNTSEL1 (0x0000072C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9d2fb01ab3c9e721d7d54fc391de7e0b">MSR_HASWELL_E_S1_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9d2fb01ab3c9e721d7d54fc391de7e0b">MSR_HASWELL_E_S1_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_EVNTSEL1 is defined as MSR_S1_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a391476fecb46d10aed6316254b4f8f2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_EVNTSEL2&#160;&#160;&#160;0x0000072D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon event select for SBo 1 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_EVNTSEL2 (0x0000072D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a391476fecb46d10aed6316254b4f8f2f">MSR_HASWELL_E_S1_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a391476fecb46d10aed6316254b4f8f2f">MSR_HASWELL_E_S1_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_EVNTSEL2 is defined as MSR_S1_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad244cfdf53c238ec4242a529a363b6e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S1_PMON_EVNTSEL3&#160;&#160;&#160;0x0000072E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 1 perfmon event select for SBo 1 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S1_PMON_EVNTSEL3 (0x0000072E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad244cfdf53c238ec4242a529a363b6e4">MSR_HASWELL_E_S1_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad244cfdf53c238ec4242a529a363b6e4">MSR_HASWELL_E_S1_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S1_PMON_EVNTSEL3 is defined as MSR_S1_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa19dc29d5d4756ae36c1701d732fc25c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_BOX_CTL&#160;&#160;&#160;0x00000734</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon for SBo 2 box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_BOX_CTL (0x00000734) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa19dc29d5d4756ae36c1701d732fc25c">MSR_HASWELL_E_S2_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa19dc29d5d4756ae36c1701d732fc25c">MSR_HASWELL_E_S2_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_BOX_CTL is defined as MSR_S2_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7d83fd3d1df58c54783e274e3a7731ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_BOX_FILTER&#160;&#160;&#160;0x00000739</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon box-wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_BOX_FILTER (0x00000739) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7d83fd3d1df58c54783e274e3a7731ea">MSR_HASWELL_E_S2_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a7d83fd3d1df58c54783e274e3a7731ea">MSR_HASWELL_E_S2_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_BOX_FILTER is defined as MSR_S2_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac1374f4590d090af3b429ac21919e23d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_CTR0&#160;&#160;&#160;0x0000073A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_CTR0 (0x0000073A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac1374f4590d090af3b429ac21919e23d">MSR_HASWELL_E_S2_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac1374f4590d090af3b429ac21919e23d">MSR_HASWELL_E_S2_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_CTR0 is defined as MSR_S2_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a85e7a30e1fd33f3155245e1081d2fe02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_CTR1&#160;&#160;&#160;0x0000073B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_CTR1 (0x0000073B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a85e7a30e1fd33f3155245e1081d2fe02">MSR_HASWELL_E_S2_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a85e7a30e1fd33f3155245e1081d2fe02">MSR_HASWELL_E_S2_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_CTR1 is defined as MSR_S2_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad9b4c1b338eb068e3393c58b779feeb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_CTR2&#160;&#160;&#160;0x0000073C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_CTR2 (0x0000073C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad9b4c1b338eb068e3393c58b779feeb8">MSR_HASWELL_E_S2_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ad9b4c1b338eb068e3393c58b779feeb8">MSR_HASWELL_E_S2_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_CTR2 is defined as MSR_S2_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab79034139cfca14fcf7fd6b8b1af85cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_CTR3&#160;&#160;&#160;0x0000073D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_CTR3 (0x0000073D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab79034139cfca14fcf7fd6b8b1af85cf">MSR_HASWELL_E_S2_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ab79034139cfca14fcf7fd6b8b1af85cf">MSR_HASWELL_E_S2_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_CTR3 is defined as MSR_S2_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5125a0b51e0ae93261546af896d335c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_EVNTSEL0&#160;&#160;&#160;0x00000735</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon event select for SBo 2 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_EVNTSEL0 (0x00000735) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5125a0b51e0ae93261546af896d335c7">MSR_HASWELL_E_S2_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a5125a0b51e0ae93261546af896d335c7">MSR_HASWELL_E_S2_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_EVNTSEL0 is defined as MSR_S2_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a802fb38649d5910ee0ec83cb8056af5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_EVNTSEL1&#160;&#160;&#160;0x00000736</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon event select for SBo 2 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_EVNTSEL1 (0x00000736) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a802fb38649d5910ee0ec83cb8056af5d">MSR_HASWELL_E_S2_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a802fb38649d5910ee0ec83cb8056af5d">MSR_HASWELL_E_S2_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_EVNTSEL1 is defined as MSR_S2_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a37a5affd6c6c78f911d8ca5085ebfd37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_EVNTSEL2&#160;&#160;&#160;0x00000737</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon event select for SBo 2 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_EVNTSEL2 (0x00000737) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a37a5affd6c6c78f911d8ca5085ebfd37">MSR_HASWELL_E_S2_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a37a5affd6c6c78f911d8ca5085ebfd37">MSR_HASWELL_E_S2_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_EVNTSEL2 is defined as MSR_S2_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aab62058e880b2e004dc19d7042017e2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S2_PMON_EVNTSEL3&#160;&#160;&#160;0x00000738</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 2 perfmon event select for SBo 2 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S2_PMON_EVNTSEL3 (0x00000738) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aab62058e880b2e004dc19d7042017e2d">MSR_HASWELL_E_S2_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aab62058e880b2e004dc19d7042017e2d">MSR_HASWELL_E_S2_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S2_PMON_EVNTSEL3 is defined as MSR_S2_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa5b4ce276648a2db0188ddd580ba51d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_BOX_CTL&#160;&#160;&#160;0x0000073E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon for SBo 3 box-wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_BOX_CTL (0x0000073E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa5b4ce276648a2db0188ddd580ba51d0">MSR_HASWELL_E_S3_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa5b4ce276648a2db0188ddd580ba51d0">MSR_HASWELL_E_S3_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_BOX_CTL is defined as MSR_S3_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0a60605e7c77bd58de45bc26c55cb43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_BOX_FILTER&#160;&#160;&#160;0x00000743</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon box-wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_BOX_FILTER (0x00000743) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0a60605e7c77bd58de45bc26c55cb43a">MSR_HASWELL_E_S3_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0a60605e7c77bd58de45bc26c55cb43a">MSR_HASWELL_E_S3_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_BOX_FILTER is defined as MSR_S3_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1f003b9b15276a292f620969f3c81b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_CTR0&#160;&#160;&#160;0x00000744</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_CTR0 (0x00000744) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1f003b9b15276a292f620969f3c81b17">MSR_HASWELL_E_S3_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a1f003b9b15276a292f620969f3c81b17">MSR_HASWELL_E_S3_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_CTR0 is defined as MSR_S3_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9364635ef422e75b0f37b99372a0bf2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_CTR1&#160;&#160;&#160;0x00000745</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_CTR1 (0x00000745) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9364635ef422e75b0f37b99372a0bf2a">MSR_HASWELL_E_S3_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9364635ef422e75b0f37b99372a0bf2a">MSR_HASWELL_E_S3_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_CTR1 is defined as MSR_S3_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeb2012034e5e184a5f6b22aa5156538f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_CTR2&#160;&#160;&#160;0x00000746</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_CTR2 (0x00000746) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aeb2012034e5e184a5f6b22aa5156538f">MSR_HASWELL_E_S3_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aeb2012034e5e184a5f6b22aa5156538f">MSR_HASWELL_E_S3_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_CTR2 is defined as MSR_S3_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9cda07f96d15c0bd9a378122a798339a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_CTR3&#160;&#160;&#160;0x00000747</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_CTR3 (0x00000747) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9cda07f96d15c0bd9a378122a798339a">MSR_HASWELL_E_S3_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9cda07f96d15c0bd9a378122a798339a">MSR_HASWELL_E_S3_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_CTR3 is defined as MSR_S3_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a11cae1d4377475ff2e4fc4316c699c14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_EVNTSEL0&#160;&#160;&#160;0x0000073F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon event select for SBo 3 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_EVNTSEL0 (0x0000073F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a11cae1d4377475ff2e4fc4316c699c14">MSR_HASWELL_E_S3_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a11cae1d4377475ff2e4fc4316c699c14">MSR_HASWELL_E_S3_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_EVNTSEL0 is defined as MSR_S3_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afd5c7104ffe7ed42a10580277839f032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_EVNTSEL1&#160;&#160;&#160;0x00000740</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon event select for SBo 3 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_EVNTSEL1 (0x00000740) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afd5c7104ffe7ed42a10580277839f032">MSR_HASWELL_E_S3_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#afd5c7104ffe7ed42a10580277839f032">MSR_HASWELL_E_S3_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_EVNTSEL1 is defined as MSR_S3_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2806b3367911e2f4d672f7c948ad3373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_EVNTSEL2&#160;&#160;&#160;0x00000741</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon event select for SBo 3 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_EVNTSEL2 (0x00000741) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2806b3367911e2f4d672f7c948ad3373">MSR_HASWELL_E_S3_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a2806b3367911e2f4d672f7c948ad3373">MSR_HASWELL_E_S3_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_EVNTSEL2 is defined as MSR_S3_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ade0cf383538dce965004b990398d7283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_S3_PMON_EVNTSEL3&#160;&#160;&#160;0x00000742</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore SBo 3 perfmon event select for SBo 3 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_S3_PMON_EVNTSEL3 (0x00000742) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ade0cf383538dce965004b990398d7283">MSR_HASWELL_E_S3_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ade0cf383538dce965004b990398d7283">MSR_HASWELL_E_S3_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_S3_PMON_EVNTSEL3 is defined as MSR_S3_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a68c2e1a1a011e214ee61b044db566c12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_SMM_MCA_CAP&#160;&#160;&#160;0x0000017D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THREAD. Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in SMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_SMM_MCA_CAP (0x0000017D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_SMM_MCA_CAP_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_SMM_MCA_CAP_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_SMM_MCA_CAP_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#a2d2a161a75084618c3b5be35ef2fbdbd">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a68c2e1a1a011e214ee61b044db566c12">MSR_HASWELL_E_SMM_MCA_CAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a68c2e1a1a011e214ee61b044db566c12">MSR_HASWELL_E_SMM_MCA_CAP</a>, Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___s_m_m___m_c_a___c_a_p___r_e_g_i_s_t_e_r.html#a2d2a161a75084618c3b5be35ef2fbdbd">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_SMM_MCA_CAP is defined as MSR_SMM_MCA_CAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af332af52a89172abde7801c5a593fc4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_THREAD_ID_INFO&#160;&#160;&#160;0x00000053</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. A Hardware Assigned ID for the Logical Processor (RO).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_THREAD_ID_INFO (0x00000053) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_h_r_e_a_d___i_d___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_THREAD_ID_INFO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_h_r_e_a_d___i_d___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_THREAD_ID_INFO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___t_h_r_e_a_d___i_d___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_THREAD_ID_INFO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___t_h_r_e_a_d___i_d___i_n_f_o___r_e_g_i_s_t_e_r.html#ac347973a0a120a9e8d6250d83fcde48d">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#af332af52a89172abde7801c5a593fc4f">MSR_HASWELL_E_THREAD_ID_INFO</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_THREAD_ID_INFO is defined as MSR_THREAD_ID_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4e792894e6ee23a56feb235d0d88516f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_TURBO_RATIO_LIMIT&#160;&#160;&#160;0x000001AD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_TURBO_RATIO_LIMIT (0x000001AD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#abc2d29c320d2071f9fe558a805a8f557">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4e792894e6ee23a56feb235d0d88516f">MSR_HASWELL_E_TURBO_RATIO_LIMIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4865e6b50fe350d5ae5e3bfacf4794d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_TURBO_RATIO_LIMIT1&#160;&#160;&#160;0x000001AE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_TURBO_RATIO_LIMIT1 (0x000001AE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT1_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT1_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT1_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html#af3f70f1285453dd58746a544f1d54014">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a4865e6b50fe350d5ae5e3bfacf4794d6">MSR_HASWELL_E_TURBO_RATIO_LIMIT1</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_TURBO_RATIO_LIMIT1 is defined as MSR_TURBO_RATIO_LIMIT1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac55bf80eb42aa8cdfe747e300f4b4121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_TURBO_RATIO_LIMIT2&#160;&#160;&#160;0x000001AF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_TURBO_RATIO_LIMIT2 (0x000001AF) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_E_TURBO_RATIO_LIMIT2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___h_a_s_w_e_l_l___e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t2___r_e_g_i_s_t_e_r.html#af121a76f47344b26313ed5ceeccd4b08">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#ac55bf80eb42aa8cdfe747e300f4b4121">MSR_HASWELL_E_TURBO_RATIO_LIMIT2</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_TURBO_RATIO_LIMIT2 is defined as MSR_TURBO_RATIO_LIMIT2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa20bc70abf3982bc582111a7ce76730f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_U_PMON_BOX_STATUS&#160;&#160;&#160;0x00000708</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon U-box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_U_PMON_BOX_STATUS (0x00000708) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa20bc70abf3982bc582111a7ce76730f">MSR_HASWELL_E_U_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#aa20bc70abf3982bc582111a7ce76730f">MSR_HASWELL_E_U_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_U_PMON_BOX_STATUS is defined as MSR_U_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9409ebad20cd71d37f393cfce1d7eb3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_U_PMON_CTR0&#160;&#160;&#160;0x00000709</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_U_PMON_CTR0 (0x00000709) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9409ebad20cd71d37f393cfce1d7eb3d">MSR_HASWELL_E_U_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9409ebad20cd71d37f393cfce1d7eb3d">MSR_HASWELL_E_U_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_U_PMON_CTR0 is defined as MSR_U_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0b6d7f1151d524c685e06eb139e54993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_U_PMON_CTR1&#160;&#160;&#160;0x0000070A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_U_PMON_CTR1 (0x0000070A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0b6d7f1151d524c685e06eb139e54993">MSR_HASWELL_E_U_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a0b6d7f1151d524c685e06eb139e54993">MSR_HASWELL_E_U_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_U_PMON_CTR1 is defined as MSR_U_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9a3ec21721edfbf047ddf4ef7b465a0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_U_PMON_EVNTSEL0&#160;&#160;&#160;0x00000705</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon event select for U-box counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_U_PMON_EVNTSEL0 (0x00000705) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9a3ec21721edfbf047ddf4ef7b465a0d">MSR_HASWELL_E_U_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9a3ec21721edfbf047ddf4ef7b465a0d">MSR_HASWELL_E_U_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_U_PMON_EVNTSEL0 is defined as MSR_U_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a777467a046109f4befeabc79e9a728b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_U_PMON_EVNTSEL1&#160;&#160;&#160;0x00000706</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon event select for U-box counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_U_PMON_EVNTSEL1 (0x00000706) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a777467a046109f4befeabc79e9a728b6">MSR_HASWELL_E_U_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a777467a046109f4befeabc79e9a728b6">MSR_HASWELL_E_U_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_U_PMON_EVNTSEL1 is defined as MSR_U_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9c92818d6ae3122fd360f518f68b0859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTL&#160;&#160;&#160;0x00000703</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box UCLK fixed counter control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTL (0x00000703) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9c92818d6ae3122fd360f518f68b0859">MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a9c92818d6ae3122fd360f518f68b0859">MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTL is defined as MSR_U_PMON_UCLK_FIXED_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a63988340edfd5e9c2292d1db79e4e8e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTR&#160;&#160;&#160;0x00000704</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box UCLK fixed counter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTR (0x00000704) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a63988340edfd5e9c2292d1db79e4e8e8">MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_haswell_e_msr_8h.html#a63988340edfd5e9c2292d1db79e4e8e8">MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_HASWELL_E_U_PMON_UCLK_FIXED_CTR is defined as MSR_U_PMON_UCLK_FIXED_CTR in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_haswell_e_msr_8h.html">HaswellEMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:24:51 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
