#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 01 14:52:52 2017
# Process ID: 8376
# Current directory: H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7296 H:\EECS_443\Xilinx_Vivado_Projects\lab_2\project_2\project_2.xpr
# Log file: H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/vivado.log
# Journal file: H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.xpr
update_compile_order -fileset sources_1
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
wait_on_run impl_2
remove_files H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.srcs/sources_1/imports/lab_2/FULL_ADDER.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse H:/EECS_443/Xilinx_Vivado_Projects/lab_2/FULL_ADDER.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
remove_files H:/EECS_443/Xilinx_Vivado_Projects/lab_2/FULL_ADDER.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.srcs/sources_1/new
close [ open H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.srcs/sources_1/new/FULL_ADDER.vhd w ]
add_files H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.srcs/sources_1/new/FULL_ADDER.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
wait_on_run impl_2
remove_files H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.srcs/sources_1/new/FULL_ADDER.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.srcs/sources_1/new/FULL_ADDER.vhd w ]
add_files H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.srcs/sources_1/new/FULL_ADDER.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.runs/impl_2/FULL_ADDER.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {H:/EECS_443/Xilinx_Vivado_Projects/lab_2/project_2/project_2.runs/impl_2/FULL_ADDER.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
