INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_06/Lab_06.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_06/Lab_06.srcs/sim_1/new/FSM_SIM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SIM
