#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000034dfd0 .scope module, "stimulus" "stimulus" 2 3;
 .timescale 0 0;
v000000000034e390_0 .var "A", 31 0;
v00000000007bc3e0_0 .var "ALUControl", 3 0;
v00000000007bc480_0 .net "ALUResult", 31 0, v00000000007b76f0_0;  1 drivers
v000000000033e730_0 .var "B", 31 0;
v000000000033e7d0_0 .net "ZERO", 0 0, v000000000034e2f0_0;  1 drivers
S_000000000034e160 .scope module, "ALU_module" "ALU" 2 10, 3 21 0, S_000000000034dfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v00000000007b74b0_0 .net "alu_control", 3 0, v00000000007bc3e0_0;  1 drivers
v00000000007b76f0_0 .var "alu_result", 31 0;
v00000000007b70a0_0 .net "in1", 31 0, v000000000034e390_0;  1 drivers
v00000000007bb910_0 .net "in2", 31 0, v000000000033e730_0;  1 drivers
v000000000034e2f0_0 .var "zero_flag", 0 0;
E_00000000007beb00 .event edge, v00000000007b74b0_0, v00000000007b70a0_0, v00000000007bb910_0, v00000000007b76f0_0;
    .scope S_000000000034e160;
T_0 ;
    %wait E_00000000007beb00;
    %load/vec4 v00000000007b74b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v00000000007b70a0_0;
    %load/vec4 v00000000007bb910_0;
    %and;
    %store/vec4 v00000000007b76f0_0, 0, 32;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v00000000007b70a0_0;
    %load/vec4 v00000000007bb910_0;
    %or;
    %store/vec4 v00000000007b76f0_0, 0, 32;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v00000000007b70a0_0;
    %load/vec4 v00000000007bb910_0;
    %add;
    %store/vec4 v00000000007b76f0_0, 0, 32;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v00000000007b70a0_0;
    %load/vec4 v00000000007bb910_0;
    %sub;
    %store/vec4 v00000000007b76f0_0, 0, 32;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v00000000007b70a0_0;
    %load/vec4 v00000000007bb910_0;
    %cmp/u;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000007b76f0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000007b76f0_0, 0, 32;
T_0.11 ;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v00000000007b70a0_0;
    %ix/getv 4, v00000000007bb910_0;
    %shiftl 4;
    %store/vec4 v00000000007b76f0_0, 0, 32;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v00000000007b70a0_0;
    %ix/getv 4, v00000000007bb910_0;
    %shiftr 4;
    %store/vec4 v00000000007b76f0_0, 0, 32;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v00000000007b70a0_0;
    %load/vec4 v00000000007bb910_0;
    %mul;
    %store/vec4 v00000000007b76f0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v00000000007b70a0_0;
    %load/vec4 v00000000007bb910_0;
    %xor;
    %store/vec4 v00000000007b76f0_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v00000000007b76f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000034e2f0_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000034e2f0_0, 0, 1;
T_0.13 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000034dfd0;
T_1 ;
    %vpi_call 2 15 "$dumpfile", "output_wave.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000034dfd0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000034dfd0;
T_2 ;
    %vpi_call 2 21 "$monitor", $time, "\012Input_1 = %b, \012Input_2 = %b,\012ALU_control = %b,\012 ALU_result = %b, Zero_flag = %b\012", v000000000034e390_0, v000000000033e730_0, v00000000007bc3e0_0, v00000000007bc480_0, v000000000033e7d0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000034dfd0;
T_3 ;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000000000034e390_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v000000000033e730_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000007bc3e0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000000000034e390_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v000000000033e730_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000007bc3e0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000000000034e390_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v000000000033e730_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000007bc3e0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000000000034e390_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v000000000033e730_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000007bc3e0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000000000034e390_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v000000000033e730_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000007bc3e0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v000000000034e390_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000000000033e730_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000007bc3e0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v000000000034e390_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000000000033e730_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000007bc3e0_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000000000034dfd0;
T_4 ;
    %delay 150, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALU_testbench.v";
    "./ALU.v";
