// Seed: 3701513384
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri0 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output wor id_9,
    input tri1 id_10
);
  assign id_6 = id_0;
  assign id_9 = 1'b0;
  wire  id_12;
  logic id_13;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_1 = 32'd59
) (
    input supply0 _id_0,
    input wor _id_1,
    output wire id_2,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 id_6
);
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_5,
      id_4,
      id_6
  );
  wire id_8;
  wire [-1  -  id_1 : -1  &&  id_0] id_9;
endmodule
