# Design a FSM for Full adder with half adder.

![CamScanner 02-20-2024 19 24 (1)_1](https://github.com/AmanKafle/VHDL-hw/assets/85100268/68e07079-4de8-428a-84b3-dad817022679)

# Output Screenshot:
![full_adder_with_half_adder](https://github.com/AmanKafle/VHDL-hw/assets/85100268/f5c1c99e-0ae4-4d9e-b7ed-c707cc5c709f)
