Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,3555
design__instance__area,49453.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0010363797191530466
power__switching__total,0.0002077159588225186
power__leakage__total,0.0000011116172800029744
power__total,0.0012452072696760297
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.28696773547470195
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.28963762763540585
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09219392177301734
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.899790267762487
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.092194
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.278580
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.33660050699446076
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3444257476713904
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5659487483289756
timing__setup__ws__corner:nom_slow_1p08V_125C,13.676923980473841
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.565949
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.676924
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.30523059943496306
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.30990519361235386
timing__hold__ws__corner:nom_typ_1p20V_25C,0.26987479681530296
timing__setup__ws__corner:nom_typ_1p20V_25C,14.478417097257427
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.269875
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.043783
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.28696773547470195
clock__skew__worst_setup,0.28963762763540585
timing__hold__ws,0.09219392177301734
timing__setup__ws,13.676923980473841
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.092194
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.676924
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3555
design__instance__area__stdcell,49453.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.822723
design__instance__utilization__stdcell,0.822723
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,154
design__instance__area__class:inverter,869.098
design__instance__count__class:sequential_cell,366
design__instance__area__class:sequential_cell,17265.8
design__instance__count__class:multi_input_combinational_cell,2408
design__instance__area__class:multi_input_combinational_cell,22748.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,537
design__instance__area__class:timing_repair_buffer,7776.52
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,77569.5
design__violations,0
design__instance__count__class:clock_buffer,65
design__instance__area__class:clock_buffer,589.68
design__instance__count__class:clock_inverter,18
design__instance__area__class:clock_inverter,157.853
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,376
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
design__instance__area__class:antenna_cell,16.3296
route__net,3915
route__net__special,2
route__drc_errors__iter:0,1801
route__wirelength__iter:0,85915
route__drc_errors__iter:1,1040
route__wirelength__iter:1,85059
route__drc_errors__iter:2,919
route__wirelength__iter:2,84948
route__drc_errors__iter:3,188
route__wirelength__iter:3,84374
route__drc_errors__iter:4,53
route__wirelength__iter:4,84292
route__drc_errors__iter:5,11
route__wirelength__iter:5,84298
route__drc_errors__iter:6,0
route__wirelength__iter:6,84286
route__drc_errors,0
route__wirelength,84286
route__vias,22205
route__vias__singlecut,22205
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,549.725
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,365
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,365
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,365
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,365
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000161186
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000015623
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000766489
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000015623
design_powergrid__voltage__worst,0.000015623
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000161186
design_powergrid__drop__worst__net:VPWR,0.0000161186
design_powergrid__voltage__worst__net:VGND,0.000015623
design_powergrid__drop__worst__net:VGND,0.000015623
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000774000000000000043325586174258745586485019885003566741943359375
ir__drop__worst,0.000016099999999999998318532534735680883386521600186824798583984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
