{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737858140997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737858141003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 25 23:22:20 2025 " "Processing started: Sat Jan 25 23:22:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737858141003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858141003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trabalho -c Trabalho " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trabalho -c Trabalho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858141003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737858141478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737858141478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trabalho-behavioral " "Found design unit 1: Trabalho-behavioral" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trabalho " "Found entity 1: Trabalho" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behavioral " "Found design unit 1: Decoder-behavioral" {  } { { "Decoder.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151118 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-behavioral " "Found design unit 1: MEM-behavioral" {  } { { "MEM.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/MEM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151120 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151123 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_div-comportamento " "Found design unit 1: CLK_div-comportamento" {  } { { "CLK_div.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/CLK_div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151125 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_div " "Found entity 1: CLK_div" {  } { { "CLK_div.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/CLK_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-behavioral " "Found design unit 1: REG-behavioral" {  } { { "REG.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/REG.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151127 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/REG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-comportamento " "Found design unit 1: Controle-comportamento" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/ULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151132 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Comportamento " "Found design unit 1: Bin2BCD-Comportamento" {  } { { "Bin2BCD.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Bin2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151134 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Bin2BCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador7seg-Comportamento " "Found design unit 1: Controlador7seg-Comportamento" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador7seg " "Found entity 1: Controlador7seg" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737858151136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858151136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trabalho " "Elaborating entity \"Trabalho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737858151179 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "controle_BCD Trabalho.vhd(13) " "VHDL Signal Declaration warning at Trabalho.vhd(13): used implicit default value for signal \"controle_BCD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737858151180 "|Trabalho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_seg1_out Trabalho.vhd(46) " "Verilog HDL or VHDL warning at Trabalho.vhd(46): object \"signal_seg1_out\" assigned a value but never read" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737858151180 "|Trabalho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_seg2_out Trabalho.vhd(47) " "Verilog HDL or VHDL warning at Trabalho.vhd(47): object \"signal_seg2_out\" assigned a value but never read" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737858151180 "|Trabalho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_seg3_out Trabalho.vhd(48) " "Verilog HDL or VHDL warning at Trabalho.vhd(48): object \"signal_seg3_out\" assigned a value but never read" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737858151180 "|Trabalho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_seg4_out Trabalho.vhd(49) " "Verilog HDL or VHDL warning at Trabalho.vhd(49): object \"signal_seg4_out\" assigned a value but never read" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737858151180 "|Trabalho"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinal_ATT Trabalho.vhd(219) " "VHDL Process Statement warning at Trabalho.vhd(219): signal \"sinal_ATT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151180 "|Trabalho"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinal_ZERA Trabalho.vhd(220) " "VHDL Process Statement warning at Trabalho.vhd(220): signal \"sinal_ZERA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151180 "|Trabalho"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinal_LER Trabalho.vhd(221) " "VHDL Process Statement warning at Trabalho.vhd(221): signal \"sinal_LER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151180 "|Trabalho"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_div CLK_div:clock_div " "Elaborating entity \"CLK_div\" for hierarchy \"CLK_div:clock_div\"" {  } { { "Trabalho.vhd" "clock_div" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858151181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_in " "Elaborating entity \"PC\" for hierarchy \"PC:PC_in\"" {  } { { "Trabalho.vhd" "PC_in" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858151192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinal_PC PC.vhd(39) " "VHDL Process Statement warning at PC.vhd(39): signal \"sinal_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/PC.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151192 "|Trabalho|PC:PC_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decoder_ini " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decoder_ini\"" {  } { { "Trabalho.vhd" "Decoder_ini" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858151193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:MEM_ini " "Elaborating entity \"MEM\" for hierarchy \"MEM:MEM_ini\"" {  } { { "Trabalho.vhd" "MEM_ini" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858151194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Controle_ini " "Elaborating entity \"Controle\" for hierarchy \"Controle:Controle_ini\"" {  } { { "Trabalho.vhd" "Controle_ini" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858151195 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(26) " "VHDL Process Statement warning at Controle.vhd(26): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151196 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(29) " "VHDL Process Statement warning at Controle.vhd(29): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151196 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(33) " "VHDL Process Statement warning at Controle.vhd(33): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151196 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(37) " "VHDL Process Statement warning at Controle.vhd(37): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151196 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(41) " "VHDL Process Statement warning at Controle.vhd(41): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151196 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(45) " "VHDL Process Statement warning at Controle.vhd(45): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151196 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(49) " "VHDL Process Statement warning at Controle.vhd(49): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151196 "|Trabalho|Controle:Controle_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE_in Controle.vhd(63) " "VHDL Process Statement warning at Controle.vhd(63): signal \"OPCODE_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controle.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151196 "|Trabalho|Controle:Controle_ini"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_ini " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_ini\"" {  } { { "Trabalho.vhd" "ULA_ini" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858151197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:REG_ini " "Elaborating entity \"REG\" for hierarchy \"REG:REG_ini\"" {  } { { "Trabalho.vhd" "REG_ini" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858151198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD Bin2BCD:Bin2BCD_ini " "Elaborating entity \"Bin2BCD\" for hierarchy \"Bin2BCD:Bin2BCD_ini\"" {  } { { "Trabalho.vhd" "Bin2BCD_ini" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858151200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador7seg Controlador7seg:Controlador7seg_ini " "Elaborating entity \"Controlador7seg\" for hierarchy \"Controlador7seg:Controlador7seg_ini\"" {  } { { "Trabalho.vhd" "Controlador7seg_ini" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858151201 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_in Controlador7seg.vhd(42) " "VHDL Process Statement warning at Controlador7seg.vhd(42): signal \"bcd_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151202 "|Trabalho|Controlador7seg:Controlador7seg_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_in Controlador7seg.vhd(43) " "VHDL Process Statement warning at Controlador7seg.vhd(43): signal \"bcd_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151202 "|Trabalho|Controlador7seg:Controlador7seg_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_in Controlador7seg.vhd(44) " "VHDL Process Statement warning at Controlador7seg.vhd(44): signal \"bcd_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151202 "|Trabalho|Controlador7seg:Controlador7seg_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_in Controlador7seg.vhd(45) " "VHDL Process Statement warning at Controlador7seg.vhd(45): signal \"bcd_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151202 "|Trabalho|Controlador7seg:Controlador7seg_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit1 Controlador7seg.vhd(48) " "VHDL Process Statement warning at Controlador7seg.vhd(48): signal \"digit1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151202 "|Trabalho|Controlador7seg:Controlador7seg_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit2 Controlador7seg.vhd(49) " "VHDL Process Statement warning at Controlador7seg.vhd(49): signal \"digit2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151202 "|Trabalho|Controlador7seg:Controlador7seg_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit3 Controlador7seg.vhd(50) " "VHDL Process Statement warning at Controlador7seg.vhd(50): signal \"digit3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151202 "|Trabalho|Controlador7seg:Controlador7seg_ini"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit4 Controlador7seg.vhd(51) " "VHDL Process Statement warning at Controlador7seg.vhd(51): signal \"digit4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Controlador7seg.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737858151202 "|Trabalho|Controlador7seg:Controlador7seg_ini"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "controle_BCD GND " "Pin \"controle_BCD\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737858152082 "|Trabalho|controle_BCD"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_BCD\[10\] GND " "Pin \"saida_BCD\[10\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737858152082 "|Trabalho|saida_BCD[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_BCD\[11\] GND " "Pin \"saida_BCD\[11\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737858152082 "|Trabalho|saida_BCD[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_BCD\[12\] GND " "Pin \"saida_BCD\[12\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737858152082 "|Trabalho|saida_BCD[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_BCD\[13\] GND " "Pin \"saida_BCD\[13\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737858152082 "|Trabalho|saida_BCD[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_BCD\[14\] GND " "Pin \"saida_BCD\[14\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737858152082 "|Trabalho|saida_BCD[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_BCD\[15\] GND " "Pin \"saida_BCD\[15\]\" is stuck at GND" {  } { { "Trabalho.vhd" "" { Text "C:/intelFPGA_lite/17.0/Trabalho4/Trabalho-VHDL/Trabalho.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737858152082 "|Trabalho|saida_BCD[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737858152082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737858152145 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737858152580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737858152580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737858152615 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737858152615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737858152615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737858152615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737858152637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 25 23:22:32 2025 " "Processing ended: Sat Jan 25 23:22:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737858152637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737858152637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737858152637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737858152637 ""}
