Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Z:/shared_with_vm_cs141/lab3/part2/lab3_xilinx_project/test_fsm_isim_beh.exe" -prj "Z:/shared_with_vm_cs141/lab3/part2/lab3_xilinx_project/test_fsm_beh.prj" "work.test_fsm" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab3/part2/lab3_xilinx_project/register.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab3/part2/lab3_xilinx_project/tape.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab3/part2/lab3_xilinx_project/fsm.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab3/part2/lab3_xilinx_project/test_fsm.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101752 KB
Fuse CPU Usage: 483 ms
Compiling module register(SIZE=2)
Compiling module tape
Compiling module fsm
Compiling module test_fsm
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable Z:/shared_with_vm_cs141/lab3/part2/lab3_xilinx_project/test_fsm_isim_beh.exe
Fuse Memory Usage: 106344 KB
Fuse CPU Usage: 625 ms
