#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 12 08:53:55 2020
# Process ID: 37061
# Current directory: /home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/ntt/xsim_script.tcl}
# Log file: /home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/xsim.log
# Journal file: /home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/ntt/xsim_script.tcl
# xsim {ntt} -autoloadwcfg -tclbatch {ntt.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source ntt.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 28 [n/a] @ "125000"
// RTL Simulation : 1 / 28 [n/a] @ "102675000"
// RTL Simulation : 2 / 28 [n/a] @ "205215000"
// RTL Simulation : 3 / 28 [n/a] @ "307755000"
// RTL Simulation : 4 / 28 [n/a] @ "410295000"
// RTL Simulation : 5 / 28 [n/a] @ "512835000"
// RTL Simulation : 6 / 28 [n/a] @ "615375000"
// RTL Simulation : 7 / 28 [n/a] @ "717915000"
// RTL Simulation : 8 / 28 [n/a] @ "820455000"
// RTL Simulation : 9 / 28 [n/a] @ "922995000"
// RTL Simulation : 10 / 28 [n/a] @ "1025535000"
// RTL Simulation : 11 / 28 [n/a] @ "1128075000"
// RTL Simulation : 12 / 28 [n/a] @ "1230615000"
// RTL Simulation : 13 / 28 [n/a] @ "1333155000"
// RTL Simulation : 14 / 28 [n/a] @ "1435695000"
// RTL Simulation : 15 / 28 [n/a] @ "1538235000"
// RTL Simulation : 16 / 28 [n/a] @ "1640775000"
// RTL Simulation : 17 / 28 [n/a] @ "1743315000"
// RTL Simulation : 18 / 28 [n/a] @ "1845855000"
// RTL Simulation : 19 / 28 [n/a] @ "1948395000"
// RTL Simulation : 20 / 28 [n/a] @ "2050935000"
// RTL Simulation : 21 / 28 [n/a] @ "2153475000"
// RTL Simulation : 22 / 28 [n/a] @ "2256015000"
// RTL Simulation : 23 / 28 [n/a] @ "2358555000"
// RTL Simulation : 24 / 28 [n/a] @ "2461095000"
// RTL Simulation : 25 / 28 [n/a] @ "2563635000"
// RTL Simulation : 26 / 28 [n/a] @ "2666175000"
// RTL Simulation : 27 / 28 [n/a] @ "2768715000"
// RTL Simulation : 28 / 28 [n/a] @ "2871255000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2871295 ns : File "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/ntt.autotb.v" Line 229
## quit
INFO: [Common 17-206] Exiting xsim at Sat Dec 12 08:54:08 2020...
