// Seed: 4151312412
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_8;
  reg   id_9 = 1'h0;
  always @(1 or posedge 1) begin
    id_9 <= id_7;
  end
endmodule
