INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:38:20 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.815ns  (required time - arrival time)
  Source:                 c_LSQ_y/storeQ/head_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_y/storeQ/head_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.255ns (19.375%)  route 5.222ns (80.625%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 5.283 - 4.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5483, unset)         1.376     1.376    c_LSQ_y/storeQ/clk
    SLICE_X52Y125        FDRE                                         r  c_LSQ_y/storeQ/head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.246     1.622 r  c_LSQ_y/storeQ/head_reg[1]_rep/Q
                         net (fo=96, routed)          0.884     2.506    c_LSQ_y/storeQ/head_reg[1]_rep_n_0
    SLICE_X47Y123        LUT6 (Prop_lut6_I2_O)        0.158     2.664 r  c_LSQ_y/storeQ/y_address0[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.672     3.336    c_LSQ_y/storeQ/y_address0[8]_INST_0_i_4_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.053     3.389 r  c_LSQ_y/storeQ/y_address0[8]_INST_0_i_1/O
                         net (fo=16, routed)          0.757     4.145    c_LSQ_y/storeQ/y_address0[8]
    SLICE_X49Y131        LUT6 (Prop_lut6_I3_O)        0.053     4.198 r  c_LSQ_y/storeQ/y_we0_INST_0_i_310/O
                         net (fo=1, routed)           0.000     4.198    c_LSQ_y/storeQ/y_we0_INST_0_i_310_n_0
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     4.433 r  c_LSQ_y/storeQ/y_we0_INST_0_i_226/CO[3]
                         net (fo=1, routed)           0.000     4.433    c_LSQ_y/storeQ/y_we0_INST_0_i_226_n_0
    SLICE_X49Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.491 r  c_LSQ_y/storeQ/y_we0_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     4.491    c_LSQ_y/storeQ/y_we0_INST_0_i_141_n_0
    SLICE_X49Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     4.623 r  c_LSQ_y/storeQ/y_we0_INST_0_i_88/CO[2]
                         net (fo=1, routed)           0.781     5.404    c_LSQ_y/storeQ/_T_3447
    SLICE_X59Y136        LUT4 (Prop_lut4_I1_O)        0.161     5.565 r  c_LSQ_y/storeQ/y_we0_INST_0_i_37/O
                         net (fo=1, routed)           0.531     6.097    c_LSQ_y/loadQ/storeCompleted_15_i_5_0
    SLICE_X60Y138        LUT6 (Prop_lut6_I1_O)        0.053     6.150 f  c_LSQ_y/loadQ/y_we0_INST_0_i_7/O
                         net (fo=2, routed)           0.244     6.393    c_LSQ_y/loadQ/y_we0_INST_0_i_7_n_0
    SLICE_X59Y138        LUT4 (Prop_lut4_I0_O)        0.053     6.446 f  c_LSQ_y/loadQ/y_we0_INST_0_i_1/O
                         net (fo=1, routed)           0.514     6.960    c_LSQ_y/loadQ/y_we0_INST_0_i_1_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.053     7.013 r  c_LSQ_y/loadQ/y_we0_INST_0/O
                         net (fo=21, routed)          0.840     7.853    c_LSQ_y/storeQ/head_reg[0]_rep__2_1[0]
    SLICE_X62Y140        FDRE                                         r  c_LSQ_y/storeQ/head_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5483, unset)         1.283     5.283    c_LSQ_y/storeQ/clk
    SLICE_X62Y140        FDRE                                         r  c_LSQ_y/storeQ/head_reg[0]_rep__0/C
                         clock pessimism              0.010     5.293    
                         clock uncertainty           -0.035     5.258    
    SLICE_X62Y140        FDRE (Setup_fdre_C_CE)      -0.219     5.039    c_LSQ_y/storeQ/head_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                 -2.815    




