// Seed: 255046989
module module_0 ();
  assign id_1 = 1 ? 1 : 1;
  logic [7:0] id_2;
  assign module_2.id_14 = 0;
  assign id_2[1'd0] = 1'h0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign id_2[1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output wand id_1,
    input wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input logic id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri id_10,
    input supply1 id_11,
    output logic id_12,
    input supply1 id_13,
    input tri0 id_14,
    output logic id_15
);
  always @(negedge 1 or id_6) begin : LABEL_0
    if (id_11 >= id_10 - id_6) id_12 <= 1;
    else id_15 <= {id_7, 1'b0};
  end
  module_0 modCall_1 ();
endmodule
