#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 05 02:17:03 2017
# Process ID: 9236
# Current directory: C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26056 C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.xpr
# Log file: C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/vivado.log
# Journal file: C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/ver201604template.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ip_repo/addition_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2016.4/data/ip/partners/diligent'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ip_repo/myip_add_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 846.707 ; gain = 177.543
file copy -force C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/ver201604template.runs/impl_1/basicZturn_wrapper.sysdef C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf

file copy -force C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/ver201604template.runs/impl_1/basicZturn_wrapper.sysdef C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf

launch_sdk -workspace C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/ver201604template.sdk -hwspec C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/ver201604template.sdk -hwspec C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 05 02:28:51 2017...
