// Seed: 1733690305
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4
);
  logic id_5;
  initial begin
    id_2 <= id_3;
  end
endmodule
