Added Component: Designator=P2(HDR1X12)
Added Pin To Net: NetName=VCC_3_3 Pin=P2-1
Added Pin To Net: NetName=GND Pin=P2-2
Added Pin To Net: NetName=NetP3_2 Pin=P2-3
Added Pin To Net: NetName=NetP3_3 Pin=P2-4
Added Pin To Net: NetName=NetP3_4 Pin=P2-5
Added Pin To Net: NetName=NetP3_5 Pin=P2-6
Added Pin To Net: NetName=NetP3_6 Pin=P2-7
Added Pin To Net: NetName=NetP3_7 Pin=P2-8
Added Pin To Net: NetName=NetP3_8 Pin=P2-9
Added Pin To Net: NetName=NetP3_9 Pin=P2-10
Added Pin To Net: NetName=NetP3_10 Pin=P2-11
Added Pin To Net: NetName=NetP3_11 Pin=P2-12
Change Net Name : Old Net Name=NetP3_2 New Net Name=NetP2_3
Change Net Name : Old Net Name=NetP3_3 New Net Name=NetP2_4
Change Net Name : Old Net Name=NetP3_4 New Net Name=NetP2_5
Change Net Name : Old Net Name=NetP3_5 New Net Name=NetP2_6
Change Net Name : Old Net Name=NetP3_6 New Net Name=NetP2_7
Change Net Name : Old Net Name=NetP3_7 New Net Name=NetP2_8
Change Net Name : Old Net Name=NetP3_8 New Net Name=NetP2_9
Change Net Name : Old Net Name=NetP3_9 New Net Name=NetP2_10
Change Net Name : Old Net Name=NetP3_10 New Net Name=NetP2_11
Change Net Name : Old Net Name=NetP3_11 New Net Name=NetP2_12
Added Member To Class: ClassName=io_bank Member=Component P2 Header 12
Added Member To Class: ClassName=io_bank Member=Component U5 AGLN250V2-VQ100
Added Room: Name=fpga_radio
Added Room: Name=io_bank
Added Room: Name=power
