--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PICtop.twx PICtop.ncd -o PICtop.twr PICtop.pcf

Design file:              PICtop.ncd
Physical constraint file: PICtop.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RS232_RX    |    1.144(R)|      FAST  |   -0.587(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    8.137(R)|      SLOW  |   -0.104(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
RS232_TX    |        10.341(R)|      SLOW  |         4.016(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<0>   |         9.004(R)|      SLOW  |         4.418(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<1>   |         8.811(R)|      SLOW  |         4.492(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<2>   |         8.855(R)|      SLOW  |         4.550(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<3>   |         8.633(R)|      SLOW  |         4.465(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<4>   |         8.509(R)|      SLOW  |         4.305(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<5>   |         8.592(R)|      SLOW  |         4.264(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_H<6>   |         8.764(R)|      SLOW  |         4.314(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<0>   |         8.403(R)|      SLOW  |         4.025(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<1>   |         8.514(R)|      SLOW  |         4.156(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<2>   |         8.211(R)|      SLOW  |         4.000(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<3>   |         8.065(R)|      SLOW  |         3.975(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<4>   |         8.165(R)|      SLOW  |         4.036(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<5>   |         8.240(R)|      SLOW  |         4.092(R)|      FAST  |Clk_BUFGP         |   0.000|
Temp_L<6>   |         8.627(R)|      SLOW  |         4.184(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<0> |         7.526(R)|      SLOW  |         4.039(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<1> |         6.882(R)|      SLOW  |         3.555(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<2> |         7.130(R)|      SLOW  |         3.742(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<3> |         6.807(R)|      SLOW  |         3.503(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<4> |         6.928(R)|      SLOW  |         3.586(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<5> |         6.758(R)|      SLOW  |         3.475(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<6> |         7.418(R)|      SLOW  |         3.959(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<7> |         7.176(R)|      SLOW  |         3.799(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.552|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 16 14:20:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



