/*
 * Copyright (c) 2015 Google Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holder nor the names of its
 * contributors may be used to endorse or promote products derived from this
 * software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/**
 * @author: Jean Pihet
 * @author: Perry Hung
 */

#define DBG_COMP    DBG_SWITCH

#include <phabos/spi.h>
#include <phabos/panic.h>
#include <phabos/utils.h>

#include <errno.h>
#include <string.h>

#include <asm/gpio.h>
#include <asm/delay.h>
#include <asm/byteordering.h>

#include "tsb_switch.h"
#include "tsb_switch_driver_es2.h"
#include "tsb_switch_event.h"
#include "tsb_es2_mphy_fixups.h"
#include "up_debug.h"

// XXX: porting phabos
extern struct spi_master stm32_spi_master;

#define SWITCH_SPI_INIT_DELAY   (700)   // us


/* This is provided to apply port-dependent M-PHY fixups, in case a
 * later switch increases SWITCH_UNIPORT_MAX */
#define ES2_SWITCH_NUM_UNIPORTS 14

#define ES2_IRQ_MAX    16
/* 16-byte max delay + 5-byte header + 272-byte max payload + 2-byte footer */
#define ES2_CPORT_RX_MAX_SIZE        (16 + 5 + 272 + 2)
#define ES2_CPORT_NCP_MAX_PAYLOAD    (256)
#define ES2_CPORT_DATA_MAX_PAYLOAD   (272)

struct es2_cport {
    struct mutex lock;
    uint8_t rxbuf[ES2_CPORT_RX_MAX_SIZE];
};

struct sw_es2_priv {
    struct spi_master   *spi_master;
    struct es2_cport    ncp_cport;
    struct es2_cport    data_cport4;
    struct es2_cport    data_cport5;
};

#define LNUL        (0x00)
#define STRW        (0x01)
#define STRR        (0x02)
#define SRPT        (0x03)
#define NACK        (0x04)
#define ENDP        (0x06)
#define INIT        (0x08)
#define HNUL        (0xff)

#define CPORT_NCP   (0x03)
#define CPORT_DATA4 (0x04)
#define CPORT_DATA5 (0x05)

#define TSB_MPHY_MAP (0x7F)
    #define TSB_MPHY_MAP_TSB_REGISTER_1 (0x01)
    #define TSB_MPHY_MAP_NORMAL         (0x00)
    #define TSB_MPHY_MAP_TSB_REGISTER_2 (0x81)

#define CHECK_VALID_ENTRY(entry) \
    (valid_bitmask[15 - ((entry) / 8)] & (1 << ((entry)) % 8))

#define WSTATUS0_TXENTFIFOREMAIN_MASK  (0x03)
#define WSTATUS1_TXENTFIFOREMAIN_MASK  (0xff)
#define WSTATUS2_TXDATAFIFOREMAIN_MASK (0x7f)
#define WSTATUS3_LENERR_MASK           (0x40)
#define WSTATUS3_TXENTFIFOFULL_MASK    (0x02)
#define WSTATUS3_TXDATAFIFOFULL_MASK   (0x01)

#define IRQ_STATUS_ENDPOINTRESETIND     (0x0)
#define IRQ_STATUS_LINKSTARTUPIND       (0x1)
#define IRQ_STATUS_LINKLOSTIND          (0x2)
#define IRQ_STATUS_HIBERNATEENTERIND    (0x3)
#define IRQ_STATUS_HIBERNATEEXITIND     (0x4)
#define IRQ_STATUS_POWERMODEIND         (0x5)
#define IRQ_STATUS_TESTMODEIND          (0x6)
#define IRQ_STATUS_ERRORPHYIND          (0x7)
#define IRQ_STATUS_ERRORPAIND           (0x8)
#define IRQ_STATUS_ERRORDIND            (0x9)
#define IRQ_STATUS_ERRORNIND            (0xa)
#define IRQ_STATUS_ERRORTIND            (0xb)
#define IRQ_STATUS_PAINITERROR          (0xc)
#define IRQ_STATUS_DEBUGCOUNTEROVERFLOW (0xd)
#define IRQ_STATUS_LINKSTARTUPCNF       (0xe)
#define IRQ_STATUS_MAILBOX              (0xf)

/* Attributes as sources of interrupts from the Unipro ports */
static uint16_t unipro_irq_attr[] = {
    TSB_DME_ENDPOINTRESETIND,
    TSB_DME_LINKSTARTUPIND,
    TSB_DME_LINKLOSTIND,
    TSB_DME_HIBERNATEENTERIND,
    TSB_DME_HIBERNATEEXITIND,
    TSB_DME_POWERMODEIND,
    TSB_DME_TESTMODEIND,
    TSB_DME_ERRORPHYIND,
    TSB_DME_ERRORPAIND,
    TSB_DME_ERRORDIND,
    0,                          // Not recommended to read
    TSB_DME_ERRORTIND,
    TSB_DME_ERRORDIND,
    TSB_DEBUGCOUNTEROVERFLOW,
    TSB_DME_LINKSTARTUPCNF,
    TSB_MAILBOX
};

static void es2_spi_select(struct tsb_switch *sw, int select);

static inline uint8_t *cport_to_rxbuf(struct sw_es2_priv *priv, unsigned int cportid) {
    switch (cportid) {
    case CPORT_NCP:
        return priv->ncp_cport.rxbuf;
    case CPORT_DATA4:
        return priv->data_cport4.rxbuf;
    case CPORT_DATA5:
        return priv->data_cport5.rxbuf;
    };
    return NULL;
}

static int es2_transfer_check_write_status(uint8_t *status_block,
                                           size_t size)
{
    size_t i;
    struct write_status {
        uint8_t strw;
        uint8_t cport;
        uint16_t len;
        uint8_t status[4];
        uint8_t endp;
    } __attribute__((packed));
    struct write_status *w_status;
    uint16_t tx_ent_remain;
    uint8_t tx_data_remain;
    int len_err, tx_ent_full, tx_data_full;

    /*
     * Find the status report within the block.
     */
    for (i = 0; i < size; i++) {
        switch (status_block[i]) {
        case STRW:
            w_status = (struct write_status*)&status_block[i];
            goto block_found;
        case HNUL: /* fall through */
        case LNUL:
            continue;
        default:
            dbg_error("%s: invalid byte 0x%x in status block\n",
                      __func__, status_block[i]);
            dbg_print_buf(DBG_ERROR, status_block, SWITCH_WRITE_STATUS_NNULL);
            return -EPROTO;
        }
    }
    dbg_error("%s: no STRW found in write status block:\n", __func__);
    dbg_print_buf(DBG_ERROR, status_block, size);
    return -EPROTO;

 block_found:
    /*
     * Sanity check the header and footer.
     */
    if (be16_to_cpu(w_status->len) != sizeof(w_status->status)) {
        dbg_error("%s: unexpected write status length %u (expected %u)\n",
                  __func__, be16_to_cpu(w_status->len),
                  (unsigned int)sizeof(w_status->status));
        return -EPROTO;
    } else if (w_status->endp != ENDP) {
        dbg_error("%s: unexpected write status byte 0x%02x in ENDP position (expected 0x02%x)\n",
                  __func__, w_status->endp, ENDP);
        return -EPROTO;
    }

    /*
     * Parse the status report itself.
     */
    tx_ent_remain =
        (((w_status->status[0] & WSTATUS0_TXENTFIFOREMAIN_MASK) << 8) |
         (w_status->status[1] & WSTATUS1_TXENTFIFOREMAIN_MASK));
    tx_data_remain = w_status->status[2] & WSTATUS2_TXDATAFIFOREMAIN_MASK;
    len_err = !!(w_status->status[3] & WSTATUS3_LENERR_MASK);
    tx_ent_full = !!(w_status->status[3] & WSTATUS3_TXENTFIFOFULL_MASK);
    tx_data_full = !!(w_status->status[3] & WSTATUS3_TXDATAFIFOFULL_MASK);
    if (tx_ent_remain == 0 && !tx_ent_full) {
        dbg_error("%s: TXENTFIFOREMAIN=0, but TXENTFIFOFULL is not set.\n",
                  __func__);
        return -EPROTO;
    }
    if (tx_data_remain == 0 && !tx_data_full) {
        dbg_error("%s: TXDATAFIFOREMAIN=0, but TXDATAFIFOFULL is not set.\n",
                  __func__);
        return -EPROTO;
    }
    if (len_err) {
        dbg_error("%s: payload length error.\n", __func__);
        return -EIO;
    }
    if (tx_ent_full) {
        dbg_warn("%s: TX entry FIFO is full; write data was discarded.\n",
                 __func__);
        return -EAGAIN;
    }
    if (tx_data_full) {
        dbg_warn("%s: TX data FIFO is full; write data was discarded.\n",
                 __func__);
        return -EAGAIN;
    }
    return 0;
}

/* 19 bytes for entire report (7+12) and max 16 bytes of delay */
#define SRPT_SIZE           (19 + 16)
#define SRPT_REPORT_SIZE    (12)

struct __attribute__ ((__packed__)) srpt_read_status_report {
    unsigned char raw[SRPT_REPORT_SIZE];
    size_t rx_fifo_size; // number of bytes available in the rx buffer
    size_t tx_fifo_size; // bytes available for enqueue in the tx buffer
};

/**
 * @brief retrieve the state of the cport spi fifo
 */
static int es2_read_status(struct tsb_switch *sw,
                           unsigned int cport,
                           struct srpt_read_status_report *status) {
    struct sw_es2_priv *priv = sw->priv;
    struct spi_master *spi_master = priv->spi_master;
    unsigned int offset;
    struct srpt_read_status_report *rpt = NULL;
    uint8_t *rxbuf = cport_to_rxbuf(priv, cport);

    const char srpt_cmd[] = {HNUL, SRPT, cport, 0, 0, ENDP, HNUL};
    const char srpt_report_header[] = {HNUL, SRPT, cport, 0x00, 0xC};

    struct spi_msg xfer[] = {
        {
            .tx_buffer = srpt_cmd,
            .length = sizeof(srpt_cmd),
        },
        {
            .rx_buffer = rxbuf,
            .length = SRPT_SIZE,
        },
    };

    es2_spi_select(sw, true);
    spi_transfer(spi_master, xfer, ARRAY_SIZE(xfer));
    es2_spi_select(sw, false);

    /* find the header */
    for (offset = 0; offset < (SRPT_SIZE - SRPT_REPORT_SIZE); offset++) {
        if (!memcmp(srpt_report_header,
                    &rxbuf[offset],
                    sizeof srpt_report_header)) {
            /* jump past the header */
            rpt = (struct srpt_read_status_report *)
                  &rxbuf[offset + sizeof srpt_report_header];
            break;
        }
    }

    if (!rpt) {
        return -ENOMSG;
    }

    /* fill in the report and parse useful fields */
    if (status) {
        memcpy(status, rpt, SRPT_REPORT_SIZE);

        status->tx_fifo_size = ((rpt->raw[8] << 8) | rpt->raw[9]);
        status->rx_fifo_size = 576 - ((rpt->raw[10] << 8) | rpt->raw[11]);
    }

    return 0;
}

static int es2_write(struct tsb_switch *sw,
                     uint8_t cportid,
                     uint8_t *tx_buf,
                     size_t tx_size) {
    struct sw_es2_priv *priv = sw->priv;
    struct spi_master *spi_master = priv->spi_master;
    struct srpt_read_status_report rpt;
    uint8_t *rxbuf = cport_to_rxbuf(priv, cportid);
    unsigned int size;
    int ret = 0;

    uint8_t write_header[] = {
        LNUL,
        STRW,
        cportid,
        (tx_size & 0xFF00) >> 8,
        (tx_size & 0xFF),
    };

    uint8_t write_trailer[] = {
        ENDP,
        LNUL,
    };

    switch (cportid) {
    case CPORT_NCP:
        if (tx_size >= ES2_CPORT_NCP_MAX_PAYLOAD) {
            return -ENOMEM;
        }
        break;
    case CPORT_DATA4:
    case CPORT_DATA5:
        /*
         * Must read the fifo status for data to ensure there is enough space.
         */
        ret = es2_read_status(sw, cportid, &rpt);
        if (ret) {
            return ret;
        }

        /* messages greater than one fifo's worth are not supported */
        if (tx_size >= ES2_CPORT_DATA_MAX_PAYLOAD) {
            return -EINVAL;
        }

        if (tx_size >= rpt.tx_fifo_size) {
            return -ENOMEM;
        }
        break;
    default:
        return -EINVAL;
    }

    // Make sure we use 16-bit frames
    size = sizeof write_header + tx_size + sizeof write_trailer
           + SWITCH_WRITE_STATUS_NNULL;
    const uint8_t lnul = LNUL;
    struct spi_msg xfer[] = {
        {
            .tx_buffer = write_header,
            .length = sizeof(write_header),
        },
        {
            .tx_buffer = tx_buf,
            .length = tx_size,
        },
        {
            .tx_buffer = write_trailer,
            .length = sizeof(write_trailer),
        },
        {
            .rx_buffer = rxbuf,
            .length = SWITCH_WRITE_STATUS_NNULL,
        },
        {
            .tx_buffer = &lnul,
            .length = size & 0x1,
        },
    };

    es2_spi_select(sw, true);
    spi_transfer(spi_master, xfer, ARRAY_SIZE(xfer));

    dbg_insane("Write payload:\n");
    dbg_print_buf(DBG_INSANE, tx_buf, tx_size);
    dbg_insane("Write status:\n");
    dbg_print_buf(DBG_INSANE, rxbuf, SWITCH_WRITE_STATUS_NNULL);

    // Parse the write status and bail on error.
    ret = es2_transfer_check_write_status(rxbuf,
                                          SWITCH_WRITE_STATUS_NNULL);
    if (ret) {
        goto out;
    }

out:
    es2_spi_select(sw, false);
    return ret;
}

static int es2_read(struct tsb_switch *sw,
                    uint8_t cportid,
                    uint8_t *rx_buf,
                    size_t rx_size) {
    struct sw_es2_priv *priv = sw->priv;
    struct spi_master *spi_master = priv->spi_master;
    uint8_t *rxbuf = cport_to_rxbuf(priv, cportid);
    size_t size;
    int rcv_done = 0;
    bool null_rxbuf;
    int ret = 0;

    uint8_t read_header[] = {
        LNUL,
        STRR,
        cportid,
        0,      // LENM
        0,      // LENL
        ENDP,
        LNUL
    };

    es2_spi_select(sw, true);

    // Read CNF and retry if NACK received
    do {
        // Read the CNF
        const char lnul = LNUL;
        size = SWITCH_WAIT_REPLY_LEN + rx_size + sizeof read_header;
        struct spi_msg msgs[] = {
            {
                .tx_buffer = read_header,
                .length = sizeof(read_header),
            },
            {
                .rx_buffer = rxbuf,
                .length = size - sizeof(read_header),
            },
            {
                .tx_buffer = &lnul,
                .length = size & 0x1,
            },
        };

        spi_transfer(spi_master, msgs, ARRAY_SIZE(msgs));

        dbg_insane("RX Data:\n");
        dbg_print_buf(DBG_INSANE, rxbuf, size);

        if (!rx_buf) {
            break;
        }

        /*
         * Find the STRR and copy the response; handle other cases:
         * NACK, switch not responding.
         *
         * In some cases (e.g. wrong function ID in the NCP command) the
         * switch does respond on the command with all NULs.
         * In that case bail out with error.
         */
        uint8_t *resp_start = NULL;
        unsigned int i;
        null_rxbuf = true;

        for (i = 0; i < size; i++) {
            // Detect an all-[LH]NULs RX buffer
            if ((rxbuf[i] != LNUL) && (rxbuf[i] != HNUL)) {
                null_rxbuf = false;
            }
            // Check for STRR or NACK
            if (rxbuf[i] == STRR) {
                // STRR found, parse the reply length and data
                resp_start = &rxbuf[i];
                size_t resp_len = resp_start[2] << 8 | resp_start[3];
                memcpy(rx_buf, &resp_start[4], resp_len);
                rcv_done = 1;
                break;
            } else if (rxbuf[i] == NACK) {
                // NACK found, retry the CNF read
                break;
            }
        }

        // If all NULs in RX buffer, bail out with error code
        if (null_rxbuf) {
            ret = -EIO;
            dbg_error("Switch not responding, aborting command\n");
        }

    } while (!rcv_done && !null_rxbuf);

    es2_spi_select(sw, false);

    return ret;
}

static int es2_ncp_transfer(struct tsb_switch *sw,
                            uint8_t *tx_buf,
                            size_t tx_size,
                            uint8_t *rx_buf,
                            size_t rx_size) {
    struct sw_es2_priv *priv = sw->priv;
    int rc;

    mutex_lock(&priv->ncp_cport.lock);

    /* Send the request */
    rc = es2_write(sw, CPORT_NCP, tx_buf, tx_size);
    if (rc) {
        dbg_error("%s() write failed: rc=%d\n", __func__, rc);
        goto done;
    }

    /* Read the CNF */
    rc = es2_read(sw, CPORT_NCP, rx_buf, rx_size);
    if (rc) {
        dbg_error("%s() read failed: rc=%d\n", __func__, rc);
        goto done;
    }

done:
    mutex_unlock(&priv->ncp_cport.lock);

    return rc;
}

static uint32_t es2_mphy_trim_fixup_value(uint32_t mphy_trim[4], uint8_t port)
{
    switch (port) {
    case 0:
        return (mphy_trim[0] >> 1) & 0x1f;
    case 1:
        return (mphy_trim[0] >> 9) & 0x1f;
    case 2:
        return (mphy_trim[0] >> 17) & 0x1f;
    case 3:
        return (mphy_trim[0] >> 25) & 0x1f;
    case 4:
        return (mphy_trim[1] >> 1) & 0x1f;
    case 5:
        return (mphy_trim[1] >> 9) & 0x1f;
    case 6:
        return (mphy_trim[1] >> 17) & 0x1f;
    case 7:
        return (mphy_trim[1] >> 25) & 0x1f;
    case 8:
        return (mphy_trim[2] >> 1) & 0x1f;
    case 9:
        return (mphy_trim[2] >> 9) & 0x1f;
    case 10:
        return (mphy_trim[2] >> 17) & 0x1f;
    case 11:
        return (mphy_trim[2] >> 25) & 0x1f;
    case 12:
        return (mphy_trim[3] >> 1) & 0x1f;
    case 13:
        return (mphy_trim[3] >> 9) & 0x1f;
    default:                    /* can't happen */
        panic("switch: es2: reached unreacheable\n");
        return 0xdeadbeef;
    }
}

/*
 * Apply M-PHY fixups.
 *
 * This function must be called while all links are still at PWM-G1,
 * before a subsequent power mode change to an HS gear (e.g.,
 * immediately after switch and interface initialization).
 */
static int es2_fixup_mphy(struct tsb_switch *sw)
{
    uint32_t mphy_trim[4];
    int rc;
    uint8_t port;

    dbg_info("Applying M-PHY fixup settings to switch ports\n");

    rc = (switch_sys_ctrl_get(sw, SC_MPHY_TRIM0, mphy_trim + 0) ||
          switch_sys_ctrl_get(sw, SC_MPHY_TRIM1, mphy_trim + 1) ||
          switch_sys_ctrl_get(sw, SC_MPHY_TRIM2, mphy_trim + 2) ||
          switch_sys_ctrl_get(sw, SC_MPHY_TRIM3, mphy_trim + 3));
    if (rc) {
        dbg_error("%s(): can't read MPHY trim values: %d\n",
                  __func__, rc);
        return rc;
    }

    for (port = 0; port < ES2_SWITCH_NUM_UNIPORTS; port++) {
        const struct tsb_mphy_fixup *fu;

        /*
         * Apply the "register 2" map fixups.
         */
        rc = switch_dme_set(sw, port, TSB_MPHY_MAP, 0,
                            TSB_MPHY_MAP_TSB_REGISTER_2);
        if (rc) {
            dbg_error("%s(): failed to set switch map to \"TSB register 2\": %d\n",
                      __func__, rc);
            return rc;
        }
        fu = tsb_register_2_map_mphy_fixups;
        do {
            dbg_verbose("%s: port=%u, attrid=0x%04x, select_index=%u, value=0x%02x\n",
                        __func__, port, fu->attrid, fu->select_index,
                        fu->value);
            rc = switch_dme_set(sw, port, fu->attrid, fu->select_index,
                                fu->value);
            if (rc) {
                dbg_error("%s(): failed to apply register 2 map fixup: %d\n",
                          __func__, rc);
                return rc;
            }
        } while (!tsb_mphy_fixup_is_last(fu++));


        /*
         * Switch to "normal" map.
         */
        rc = switch_dme_set(sw, port, TSB_MPHY_MAP, 0,
                            TSB_MPHY_MAP_NORMAL);
        if (rc) {
            dbg_error("%s(): failed to set switch map to normal: %d\n",
                      __func__, rc);
            return rc;
        }

        /*
         * Apply the "register 1" map fixups.
         */
        rc = switch_dme_set(sw, port, TSB_MPHY_MAP, 0,
                          TSB_MPHY_MAP_TSB_REGISTER_1);
        if (rc) {
            dbg_error("%s(): failed to switch to TSB register 1 map: %d\n",
                      __func__, rc);
            return rc;
        }
        fu = tsb_register_1_map_mphy_fixups;
        do {
            if (tsb_mphy_r1_fixup_is_magic(fu)) {
                /* The "magic" fixups for the switch come from the
                 * M-PHY trim values. */
                uint32_t mpt = es2_mphy_trim_fixup_value(mphy_trim, port);
                dbg_verbose("%s: port=%u, attrid=0x%04x, select_index=%u, value=0x%02x\n",
                            __func__, port, 0x8002, 0, mpt);
                rc = switch_dme_set(sw, port, 0x8002, 0, mpt);
            } else {
                dbg_verbose("%s: port=%u, attrid=0x%04x, select_index=%u, value=0x%02x\n",
                            __func__, port, fu->attrid, fu->select_index,
                            fu->value);
                rc = switch_dme_set(sw, port, fu->attrid,
                                    fu->select_index, fu->value);
            }
            if (rc) {
                dbg_error("%s(): failed to apply register 1 map fixup: %d\n",
                          __func__, rc);
                return rc;
            }
        } while (!tsb_mphy_fixup_is_last(fu++));

        /*
         * Switch to "normal" map.
         */
        rc = switch_dme_set(sw, port, TSB_MPHY_MAP, 0,
                            TSB_MPHY_MAP_NORMAL);
        if (rc) {
            dbg_error("%s(): failed to re-set switch map to normal: %d\n",
                      __func__, rc);
            return rc;
        }
    }
    return 0;
}

/* Switch communication init procedure */
int es2_init_seq(struct tsb_switch *sw)
{
    struct sw_es2_priv *priv = sw->priv;
    struct spi_master *spi_master = priv->spi_master;
    const char init_reply[] = { INIT, LNUL };
    uint8_t *rxbuf = cport_to_rxbuf(priv, CPORT_NCP);
    int i, rc = -1;


    es2_spi_select(sw, true);

    // Delay needed before the switch is ready on the SPI bus
    udelay(SWITCH_SPI_INIT_DELAY);

    const char txbuf[] = {INIT, INIT};
    struct spi_msg msgs[] = {
        {
            .tx_buffer = txbuf,
            .length = sizeof(txbuf),
        },
        {
            .rx_buffer = rxbuf,
            .length = SWITCH_WAIT_REPLY_LEN,
        },
    };

    spi_transfer(spi_master, msgs, ARRAY_SIZE(msgs));

    dbg_insane("Init RX Data:\n");
    dbg_print_buf(DBG_INSANE, rxbuf, SWITCH_WAIT_REPLY_LEN);

    // Check for the transition from INIT to LNUL after sending INITs
    for (i = 0; i < SWITCH_WAIT_REPLY_LEN - 1; i++) {
        if (!memcmp(rxbuf + i, init_reply, sizeof(init_reply)))
            rc = 0;
    }

    es2_spi_select(sw, false);

    if (rc) {
        dbg_error("%s: Failed to init the SPI link with the switch\n",
                  __func__);
        return rc;
    }

    rc = es2_fixup_mphy(sw);
    if (rc) {
        dbg_error("%s: failed to fix up the M-PHY attributes\n",
                  __func__);
    }

    return rc;
}

/* ES2 specific interrupt handler. Clears the source of interrupt */
int es2_switch_irq_handler(struct tsb_switch *sw)
{
    uint32_t swint, swins, port_irq_status, attr_value;
    int i, j;

    if (!sw) {
        dbg_error("%s: no Switch context\n", __func__);
        return -EINVAL;
    }

    do {
        // Read Switch Interrupt Status register
        if (switch_internal_getattr(sw, SWINT, &swint)) {
            dbg_error("IRQ: SWINT register read failed\n");
            return -EIO;
        }
        dbg_insane("IRQ: SWINT=0x%x\n", swint);

        // Handle the Switch internal interrupts
        if (swint & TSB_INTERRUPT_SWINTERNAL) {
            if (switch_internal_getattr(sw, SWINS, &swins)) {
                dbg_error("IRQ: SWINS register read failed\n");
            }
            dbg_insane("IRQ: Switch internal irq, SWINS=0x%04x\n", swins);

            if (swins & TSB_INTERRUPT_SPICES) {
                if (switch_internal_getattr(sw, SPICES, &attr_value)) {
                    dbg_error("IRQ: SPICES register read failed\n");
                }
                dbg_insane("IRQ: Switch internal irq, SPICES=0x%04x\n",
                           attr_value);
            }
            if (swins & TSB_INTERRUPT_SPI3ES) {
                if (switch_internal_getattr(sw, SPI3ES, &attr_value)) {
                    dbg_error("IRQ: SPI3ES register read failed\n");
                }
                dbg_insane("IRQ: Switch internal irq, SPI3ES=0x%04x\n",
                           attr_value);
            }
            if (swins & TSB_INTERRUPT_SPI4ES) {
                if (switch_internal_getattr(sw, SPI4ES, &attr_value)) {
                    dbg_error("IRQ: SPI4ES register read failed\n");
                }
                dbg_insane("IRQ: Switch internal irq, SPI4ES=0x%04x\n",
                           attr_value);
            }
            if (swins & TSB_INTERRUPT_SPI5ES) {
                if (switch_internal_getattr(sw, SPI5ES, &attr_value)) {
                    dbg_error("IRQ: SPI5ES register read failed\n");
                }
                dbg_insane("IRQ: Switch internal irq, SPI5ES=0x%04x\n",
                           attr_value);
            }
        }

        // Handle external interrupts: CPorts 4 & 5
        if (swint & TSB_INTERRUPT_SPIPORT4_RX) {
            dbg_insane("IRQ: Switch SPI port 4 RX irq\n");
        }
        if (swint & TSB_INTERRUPT_SPIPORT5_RX) {
            dbg_insane("IRQ: Switch SPI port 5 RX irq\n");
        }

        // Handle Unipro interrupts: read the Unipro ports interrupt status
        for (i = 0; i < SWITCH_PORT_MAX; i++) {
            // If Unipro interrupt pending, read the interrupt status attribute
            if (swint & (1 << i)) {
                if (switch_dme_get(sw, i, TSB_INTERRUPTSTATUS, 0x0,
                                   &port_irq_status)) {
                    dbg_error("IRQ: TSB_INTERRUPTSTATUS(%d) register read failed\n",
                              i);
                    break;
                }
                dbg_insane("IRQ: TSB_INTERRUPTSTATUS(%d)=0x%04x\n",
                           i, port_irq_status);

                // Read the attributes associated to the interrupt sources
                for (j = 0; j < ES2_IRQ_MAX; j++) {
                    if ((port_irq_status & (1 << j)) && unipro_irq_attr[j]) {
                        if (switch_dme_get(sw, i, unipro_irq_attr[j], 0x0,
                                           &attr_value)) {
                            dbg_error("IRQ: Port %d line %d attr(0x%04x) read failed\n",
                                      i, j, unipro_irq_attr[j]);
                        } else {
                            dbg_insane("IRQ: Port %d line %d asserted, attr(0x%04x)=0x%04x\n",
                                       i, j, unipro_irq_attr[j], attr_value);
                        }

                        uint32_t irq_type = j;
                        uint32_t port = i;
                        switch (irq_type) {
                        case IRQ_STATUS_MAILBOX: {
                            struct tsb_switch_event e;
                            e.type = TSB_SWITCH_EVENT_MAILBOX;
                            e.mbox.port = port;
                            e.mbox.val = attr_value;
                            tsb_switch_event_notify(sw, &e);
                            break;
                        }
                        default:
                            break;
                        }
                    }
                }
            }
        }

    } while (swint);

    return 0;
}

/* Low level switch IRQ handler
 *
 * Posts a message in a list in order to defer the work to perform
 */
static int switch_irq_handler(int irq, void *context, void *priv)
{
    struct tsb_switch *sw = priv;

    if (!sw) {
        dbg_error("%s: no Switch context\n", __func__);
        return -EINVAL;
    }

    switch_post_irq(sw);

    return 0;
}

/* Switch interrupt enable/disable */
static int es2_switch_irq_enable(struct tsb_switch *sw, bool enable)
{
    if (enable) {
        // Enable switch interrupt sources and install handler
        if (!sw->pdata->gpio_irq) {
            dbg_error("%s: no Switch context\n", __func__);
            return -EINVAL;
        }

        /*
         * Configure switch IRQ line: rising edge; install handler
         * and pass the tsb_switch struct to the handler
         */
        //stm32_gpiosetevent_priv(sw->pdata->gpio_irq, true, false, true,
        //                        switch_irq_handler, sw); XXX phabos

        // Enable the switch internal interrupt sources
        if (switch_internal_setattr(sw, SWINE, SWINE_ENABLE_ALL)) {
            dbg_error("Switch SWINE register write failed\n");
            return -EIO;
        }

        // Enable the L4 interrupts
        if (switch_dme_set(sw, SWITCH_PORT_ID, TSB_INTERRUPTENABLE, 0x0,
                       TSB_L4_INTERRUPTENABLE_ALL)) {
            dbg_error("Switch INTERRUPTENABLE register write failed\n");
            return -EIO;
        }

        // Enable the SPI interrupts
        if (switch_internal_setattr(sw, SPIINTE, SPIINTE_ENABLE_ALL)) {
            dbg_error("Switch SPIINTE register write failed\n");
            return -EIO;
        }
        if (switch_internal_setattr(sw, SPICEE, SPICEE_ENABLE_ALL)) {
            dbg_error("Switch SPICEE register write failed\n");
            return -EIO;
        }
        if (switch_internal_setattr(sw, SPI3EE, SPI3EE_ENABLE_ALL)) {
            dbg_error("Switch SPI3EE register write failed\n");
            return -EIO;
        }
        if (switch_internal_setattr(sw, SPI4EE, SPI45EE_ENABLE_ALL)) {
            dbg_error("Switch SPI4EE register write failed\n");
            return -EIO;
        }
        if (switch_internal_setattr(sw, SPI5EE, SPI45EE_ENABLE_ALL)) {
            dbg_error("Switch SPI5EE register write failed\n");
            return -EIO;
        }
    } else {
        // Disable switch interrupt
        //stm32_gpiosetevent_priv(sw->pdata->gpio_irq, false, false, false, NULL, NULL); XXX phabos
    }

    return 0;
}

/* Enable/disable the interrupts for the port */
static int es2_port_irq_enable(struct tsb_switch *sw, uint8_t port_id,
                               bool enable)
{
    if (switch_dme_set(sw, port_id, TSB_INTERRUPTENABLE, 0x0,
                       enable ? TSB_INTERRUPTENABLE_ALL : 0)) {
        dbg_error("Port %d INTERRUPTENABLE register write failed\n", port_id);
        return -EIO;
    }

    return 0;
}

/* NCP commands */
static int es2_set(struct tsb_switch *sw,
                   uint8_t port_id,
                   uint16_t attrid,
                   uint16_t select_index,
                   uint32_t val)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        port_id,
        NCP_SETREQ,
        (attrid >> 8),
        (attrid & 0xff),
        (select_index >> 8),
        (select_index & 0xff),
        ((val >> 24) & 0xff),
        ((val >> 16) & 0xff),
        ((val >> 8) & 0xff),
        (val & 0xff)
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t port_id;
        uint8_t function_id;
        uint8_t reserved;
        uint8_t rc;
    } cnf;

    dbg_verbose("%s(): portId=%d, attrId=0x%04x, selectIndex=%d, val=0x%04x\n",
                __func__, port_id, attrid, select_index, val);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *) &cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): portId=%u, attrId=0x%04x failed: rc=%d\n",
                  __func__, port_id, attrid, rc);
        return rc;
    }

    if (cnf.function_id != NCP_SETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    dbg_verbose("%s(): fid=0x%02x, rc=%u, attr(0x%04x)=0x%04x\n",
                __func__, cnf.function_id, cnf.rc, attrid, val);

    return cnf.rc;
}

static int es2_get(struct tsb_switch *sw,
                   uint8_t port_id,
                   uint16_t attrid,
                   uint16_t select_index,
                   uint32_t *val)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        port_id,
        NCP_GETREQ,
        (attrid >> 8),
        (attrid & 0xff),
        (select_index >> 8),
        (select_index & 0xff),
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t port_id;
        uint8_t function_id;
        uint8_t reserved;
        uint8_t rc;
        uint32_t attr_val;
    } cnf;

    dbg_verbose("%s(): portId=%d, attrId=0x%04x, selectIndex=%d\n",
                __func__, port_id, attrid, select_index);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *) &cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): attrId=0x%04x failed: rc=%d\n", __func__, attrid, rc);
        return rc;
    }

    if (cnf.function_id != NCP_GETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    *val = be32_to_cpu(cnf.attr_val);
    dbg_verbose("%s(): fid=0x%02x, rc=%u, attr(0x%04x)=0x%04x\n",
                __func__, cnf.function_id, cnf.rc, attrid, *val);

    return cnf.rc;
}


static int es2_peer_set(struct tsb_switch *sw,
                        uint8_t port_id,
                        uint16_t attrid,
                        uint16_t select_index,
                        uint32_t val)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        port_id,
        NCP_PEERSETREQ,
        (attrid >> 8),
        (attrid & 0xff),
        (select_index >> 8),
        (select_index & 0xff),
        ((val >> 24) & 0xff),
        ((val >> 16) & 0xff),
        ((val >> 8) & 0xff),
        (val & 0xff)
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t port_id;
        uint8_t function_id;
        uint8_t reserved;
        uint8_t rc;
    } cnf;

    dbg_verbose("%s(): portId=%d, attrId=0x%04x, selectIndex=%d, val=0x%04x\n",
                __func__, port_id, attrid, select_index, val);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *)  &cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): portId=%u, attrId=0x%04x failed: rc=%d\n",
                  __func__, port_id, attrid, rc);
        return rc;
    }

    if (cnf.function_id != NCP_PEERSETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    dbg_verbose("%s(): fid=0x%02x, rc=%u, attr(0x%04x)=0x%04x\n",
                __func__, cnf.function_id, cnf.rc, attrid, val);

    return cnf.rc;
}

static int es2_peer_get(struct tsb_switch *sw,
                        uint8_t port_id,
                        uint16_t attrid,
                        uint16_t select_index,
                        uint32_t *val)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        port_id,
        NCP_PEERGETREQ,
        (attrid >> 8),
        (attrid & 0xff),
        (select_index >> 8),
        (select_index & 0xff),
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t port_id;
        uint8_t function_id;
        uint8_t reserved;
        uint8_t rc;
        uint32_t attr_val;
    } cnf;

    dbg_verbose("%s(): portId=%d, attrId=0x%04x, selectIndex=%d\n",
                 __func__, port_id, attrid, select_index);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *) &cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): attrId=0x%04x failed: rc=%d\n", __func__, attrid, rc);
        return rc;
    }

    if (cnf.function_id != NCP_PEERGETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    *val = be32_to_cpu(cnf.attr_val);
    dbg_verbose("%s(): fid=0x%02x, rc=%u, attr(0x%04x)=0x%04x\n",
                __func__, cnf.function_id, cnf.rc, attrid, *val);

    return cnf.rc;
}

static int es2_lut_set(struct tsb_switch *sw,
                       uint8_t unipro_portid,
                       uint8_t lut_address,
                       uint8_t dest_portid)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        lut_address,
        NCP_LUTSETREQ,
        unipro_portid,
        dest_portid
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t rc;
        uint8_t function_id;
        uint8_t portid;
        uint8_t reserved;
    } cnf;

    dbg_verbose("%s(): unipro_portid=%d, lutAddress=%d, destPortId=%d\n",
                __func__, unipro_portid, lut_address, dest_portid);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *) &cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): unipro_portid=%d, destPortId=%d failed: rc=%d\n",
                  __func__, unipro_portid, dest_portid, rc);
        return rc;
    }

    if (cnf.function_id != NCP_LUTSETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    dbg_verbose("%s(): fid=0x%02x, rc=%u, portID=%u\n",
                __func__, cnf.function_id, cnf.rc, cnf.portid);

    /* Return resultCode */
    return cnf.rc;
}

static int es2_lut_get(struct tsb_switch *sw,
                       uint8_t unipro_portid,
                       uint8_t lut_address,
                       uint8_t *dest_portid)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        lut_address,
        NCP_LUTGETREQ,
        unipro_portid,
        NCP_RESERVED,
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t rc;
        uint8_t function_id;
        uint8_t portid;
        uint8_t dest_portid;
    } cnf;

    dbg_verbose("%s(): unipro_portid=%d, lutAddress=%d, destPortId=%d\n",
                __func__, unipro_portid, lut_address, *dest_portid);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *) &cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): unipro_portid=%d, destPortId=%d failed: rc=%d\n",
                  __func__, unipro_portid, *dest_portid, rc);
        return rc;
    }

    if (cnf.function_id != NCP_LUTGETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    *dest_portid = cnf.dest_portid;

    dbg_verbose("%s(): fid=0x%02x, rc=%u, portID=%u\n", __func__,
                cnf.function_id, cnf.rc, cnf.dest_portid);

    /* Return resultCode */
    return cnf.rc;
}

/**
 * @brief Dump routing table to low level console
 */
static int es2_dump_routing_table(struct tsb_switch *sw) {
    int i, j, devid, unipro_portid;
    uint8_t p = 0, valid_bitmask[16];

    dbg_info("======================================================\n");
    dbg_info("Routing table:\n");
    dbg_info(" [Port,DevId] -> [Port]\n");

    for (unipro_portid = 0; unipro_portid <= SWITCH_PORT_ID; unipro_portid++) {
        if (switch_dev_id_mask_get(sw, unipro_portid, valid_bitmask)) {
            dbg_error("%s() Failed to retrieve routing table.\n", __func__);
            return -1;
        }
        dbg_insane("%s(): Mask ID %d\n", __func__, unipro_portid);
        dbg_print_buf(DBG_INSANE, valid_bitmask, sizeof(valid_bitmask));

        for (i = 0; i < 8; i++) {
            for (j = 0; j < 16; j++) {
                devid = i * 16 + j;
                if (CHECK_VALID_ENTRY(devid)) {
                    switch_lut_get(sw, unipro_portid, devid, &p);
                    dbg_info(" [%u,%u] -> %u\n", unipro_portid, devid, p);
               }
            }
        }
    }

    dbg_info("======================================================\n");

    return 0;
}

static int es2_sys_ctrl_set(struct tsb_switch *sw,
                            uint16_t sc_addr,
                            uint32_t val)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        NCP_RESERVED,
        NCP_SYSCTRLSETREQ,
        sc_addr >> 8,
        sc_addr & 0xff,
        val >> 24,
        (val >> 16) & 0xff,
        (val >> 8) & 0xff,
        val & 0xff,
    };

    struct __attribute__((packed)) cnf {
        uint8_t rc;
        uint8_t function_id;
    } cnf;

    dbg_verbose("%s(): sc_addr=0x%x, val=0x%x (%d)",
                __func__, sc_addr, val, val);
    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t*)&cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): sc_addr=0x%x, val=0x%x (%d) failed: %d",
                  __func__, sc_addr, val, val, rc);
        return rc;
    }
    if (cnf.function_id != NCP_SYSCTRLSETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    dbg_verbose("%s(): fid=0x%02x, rc=%u", __func__, cnf.function_id, cnf.rc);
    return cnf.rc;
}

static int es2_sys_ctrl_get(struct tsb_switch *sw,
                            uint16_t sc_addr,
                            uint32_t *val)
{
    int rc;
    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        NCP_RESERVED,
        NCP_SYSCTRLGETREQ,
        sc_addr >> 8,
        sc_addr & 0xff,
    };
    struct __attribute__((packed)) cnf {
        uint8_t rc;
        uint8_t function_id;
        uint32_t val;
    } cnf;

    dbg_verbose("%s(): sc_addr=0x%x\n", __func__, sc_addr);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *)&cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): sc_addr=0x%x failed: %d\n", __func__, sc_addr, rc);
        return rc;
    }

    if (cnf.function_id != NCP_SYSCTRLGETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    if (cnf.rc == 0) {
        *val = be32_to_cpu(cnf.rc);
    }
    dbg_verbose("%s(): fid=0x%02x, rc=%u", __func__, cnf.function_id, cnf.rc);

    return cnf.rc;
}

static int es2_dev_id_mask_set(struct tsb_switch *sw,
                               uint8_t unipro_portid,
                               uint8_t *mask)
{
    int rc;

    struct __attribute__ ((__packed__)) req {
        uint8_t dest_deviceid;
        uint8_t portid;
        uint8_t function_id;
        uint8_t mask[16];
    } req = {
        SWITCH_DEVICE_ID,
        unipro_portid,
        NCP_SETDEVICEIDMASKREQ,
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t rc;
        uint8_t function_id;
        uint8_t portid;
        uint8_t reserved;
    } cnf;

    dbg_verbose("%s()\n", __func__);

    memcpy(req.mask, mask, sizeof(req.mask));

    rc = es2_ncp_transfer(sw, (uint8_t *) &req, sizeof(req),
                         (uint8_t *) &cnf, sizeof(struct cnf));
    if (rc) {
        dbg_error("%s()failed: rc=%d\n", __func__, rc);
        return rc;
    }

    if (cnf.function_id != NCP_SETDEVICEIDMASKCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    dbg_verbose("%s(): fid=0x%02x, rc=%u\n", __func__,
                cnf.function_id, cnf.rc);

    /* Return resultCode */
    return cnf.rc;
}

static int es2_dev_id_mask_get(struct tsb_switch *sw,
                               uint8_t unipro_portid,
                               uint8_t *dst)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        unipro_portid,
        NCP_GETDEVICEIDMASKREQ,
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t rc;
        uint8_t function_id;
        uint8_t portid;
        uint8_t reserved;
        uint8_t mask[16];
    } cnf;

    dbg_verbose("%s(%d)\n", __func__, unipro_portid);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *) &cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s()failed: rc=%d\n", __func__, rc);
        return rc;
    }

    if (cnf.function_id != NCP_GETDEVICEIDMASKCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    memcpy(dst, &cnf.mask, sizeof(cnf.mask));

    dbg_verbose("%s(): fid=0x%02x, rc=%u\n", __func__,
                cnf.function_id, cnf.rc);

    /* Return resultCode */
    return cnf.rc;
}

static int es2_switch_attr_set(struct tsb_switch *sw,
                               uint16_t attrid,
                               uint32_t val)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        NCP_RESERVED,
        NCP_SWITCHATTRSETREQ,
        (attrid & 0xFF00) >> 8,
        (attrid & 0xFF),
        ((val >> 24) & 0xff),
        ((val >> 16) & 0xff),
        ((val >> 8) & 0xff),
        (val & 0xff)
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t rc;
        uint8_t function_id;
    } cnf;

    dbg_verbose("%s(): attrId=0x%04x\n", __func__, attrid);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *) &cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): attrId=0x%04x failed: rc=%d\n", __func__, attrid, rc);
        return rc;
    }

    if (cnf.function_id != NCP_SWITCHATTRSETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    dbg_verbose("%s(): fid=0x%02x, rc=%u, attr(0x%04x)=0x%04x\n",
                __func__, cnf.function_id, cnf.rc, attrid, val);

    return cnf.rc;
}

static int es2_switch_attr_get(struct tsb_switch *sw,
                               uint16_t attrid,
                               uint32_t *val)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        NCP_RESERVED,
        NCP_SWITCHATTRGETREQ,
        (attrid & 0xFF00) >> 8,
        (attrid & 0xFF),
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t rc;
        uint8_t function_id;
        uint32_t attr_val;
    } cnf;

    dbg_verbose("%s(): attrId=0x%04x\n", __func__, attrid);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t *) &cnf,
                          sizeof(struct cnf));
    if (rc) {
        dbg_error("%s(): attrId=0x%04x failed: rc=%d\n", __func__, attrid, rc);
        return rc;
    }

    if (cnf.function_id != NCP_SWITCHATTRGETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    *val = be32_to_cpu(cnf.attr_val);
    dbg_verbose("%s(): fid=0x%02x, rc=%u, attr(0x%04x)=0x%04x\n",
                __func__, cnf.function_id, cnf.rc, attrid, *val);

    return cnf.rc;
}

static int es2_switch_id_set(struct tsb_switch *sw,
                             uint8_t cportid,
                             uint8_t peer_cportid,
                             uint8_t dis,
                             uint8_t irt)
{
    int rc;

    uint8_t req[] = {
        SWITCH_DEVICE_ID,
        (dis << 2) | (irt << 0),
        NCP_SWITCHIDSETREQ,
        SWITCH_DEVICE_ID,
        cportid,            // L4 CPortID
        SWITCH_DEVICE_ID,
        peer_cportid,
        NCP_RESERVED,
        SWITCH_PORT_ID      // Source portID
    };

    struct __attribute__ ((__packed__)) cnf {
        uint8_t rc;
        uint8_t function_id;
    } cnf;

    dbg_verbose("%s: cportid: %u peer_cportid: %u dis: %u irt: %u\n",
                __func__,
                cportid,
                peer_cportid,
                dis,
                irt);

    rc = es2_ncp_transfer(sw, req, sizeof(req), (uint8_t*)&cnf, sizeof(cnf));
    if (rc) {
        dbg_error("%s() failed: rc=%d\n", __func__, rc);
        return rc;
    }

    if (cnf.function_id != NCP_SWITCHIDSETCNF) {
        dbg_error("%s(): unexpected CNF 0x%x\n", __func__, cnf.function_id);
        return -EPROTO;
    }

    dbg_verbose("%s(): ret=0x%02x, switchDeviceId=0x%01x, cPortId=0x%01x -> peerCPortId=0x%01x\n",
                __func__,
                cnf.rc,
                SWITCH_DEVICE_ID,
                cportid,
                peer_cportid);

    return cnf.rc;
}

static struct tsb_switch_ops es2_ops = {
    .init_comm             = es2_init_seq,

    .set                   = es2_set,
    .get                   = es2_get,

    .peer_set              = es2_peer_set,
    .peer_get              = es2_peer_get,

    .lut_set               = es2_lut_set,
    .lut_get               = es2_lut_get,
    .dump_routing_table    = es2_dump_routing_table,

    .sys_ctrl_set          = es2_sys_ctrl_set,
    .sys_ctrl_get          = es2_sys_ctrl_get,

    .dev_id_mask_get       = es2_dev_id_mask_get,
    .dev_id_mask_set       = es2_dev_id_mask_set,

    .port_irq_enable       = es2_port_irq_enable,

    .switch_attr_get       = es2_switch_attr_get,
    .switch_attr_set       = es2_switch_attr_set,
    .switch_id_set         = es2_switch_id_set,

    .switch_irq_enable     = es2_switch_irq_enable,
    .switch_irq_handler    = es2_switch_irq_handler,
};

int tsb_switch_es2_init(struct tsb_switch *sw, unsigned int spi_bus)
{
    struct spi_master *spi_master;
    struct sw_es2_priv *priv;
    int rc = 0;

    dbg_info("Initializing ES2 switch...\n");

    stm32_configgpio(sw->pdata->spi_cs);
    stm32_gpiowrite(sw->pdata->spi_cs, true);

    spi_master = &stm32_spi_master;
    if (!spi_master) {
        dbg_error("%s: Failed to initialize spi device\n", __func__);
        return -ENODEV;
    }

    priv = malloc(sizeof(struct sw_es2_priv));
    if (!priv) {
        dbg_error("%s: Failed to alloc the priv struct\n", __func__);
        rc = -ENOMEM;
        goto error;
    }

    priv->spi_master = spi_master;
    mutex_init(&priv->ncp_cport.lock);
    mutex_init(&priv->data_cport4.lock);
    mutex_init(&priv->data_cport5.lock);

    sw->priv = priv;
    sw->ops = &es2_ops;

    /* Configure the SPI1 bus in Mode0, 8bits, 13MHz clock */
    spi_set_mode(spi_master, SPI_MODE_0);
    spi_set_bpw(spi_master, 8);
    spi_set_max_freq(spi_master, SWITCH_SPI_FREQUENCY);

    dbg_info("... Done!\n");

    return rc;

error:
    tsb_switch_es2_exit(sw);
    return rc;
}

void tsb_switch_es2_exit(struct tsb_switch *sw) {
    struct sw_es2_priv *priv;

    if (!sw)
        return;

    priv = sw->priv;
    free(priv);
    sw->priv = NULL;
    sw->ops = NULL;
}

static void es2_spi_select(struct tsb_switch *sw, int select) {
    /*
     * SW-472: The STM32 SPI peripheral does not delay until the last
     * falling edge of SCK, instead dropping RXNE as soon as the rising
     * edge is clocked out.
     * Manually add a hacked delay in these cases...
     */
    if ((!select) && (SWITCH_SPI_FREQUENCY < 8000000))
        udelay(2);

    /* Set the GPIO low to select and high to de-select */
    stm32_gpiowrite(sw->pdata->spi_cs, !select);
}
