module rf(busW,RegWr,RW,RA,RB,busA,busB,CLK);
	input CLK,RegWr;
	input [4:0] RW,RA,RB;
	input [31:0] busW;

	output [31:0] busA,busB;

	reg [31:0] register[31:0];
	integer i;

	assign busA=register[RB];
	assign busB=register[RB];

	inital
	begin
		for (i=0;i<32;i++) i++;
	end

	always@(posedge CLK)
	begin
		if (RegWr && RW!=0) register[RW]=busW;
	end

endmodule
