{"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement\/init(rawValue:)","interfaceLanguage":"swift"},"kind":"symbol","schemaVersion":{"patch":0,"major":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement"]]},"metadata":{"symbolKind":"init","title":"init(rawValue:)","modules":[{"name":"VHDLMachines"}],"roleHeading":"Initializer","externalID":"s:12VHDLMachines14AfterStatementV8rawValueACSgSS_tcfc","role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"},{"text":")","kind":"text"}]},"sections":[],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"preciseIdentifier":"s:SS","kind":"typeIdentifier","text":"String"},{"kind":"text","text":")"}],"languages":["swift"],"platforms":["Linux"]}]},{"kind":"parameters","parameters":[{"name":"rawValue","content":[{"inlineContent":[{"type":"text","text":"The "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code enacting this statement."}],"type":"paragraph"}]}]}],"abstract":[{"type":"text","text":"Creates a new after statement from the "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code."}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/afterstatement\/init(rawvalue:)"]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement/init(rawValue:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement\/init(rawValue:)","type":"topic","kind":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:SS","kind":"typeIdentifier","text":"String"},{"kind":"text","text":")"}],"abstract":[{"text":"Creates a new after statement from the ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":" code.","type":"text"}],"role":"symbol","url":"\/documentation\/vhdlmachines\/afterstatement\/init(rawvalue:)","title":"init(rawValue:)"},"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"AfterStatement"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","kind":"symbol","abstract":[{"type":"text","text":"An after statement found commonly on "},{"code":"LLFSM","type":"codeVoice"},{"type":"text","text":" transitions."}],"url":"\/documentation\/vhdlmachines\/afterstatement","title":"AfterStatement","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"AfterStatement"}]}}}